(function() {var implementors = {};
implementors["bare_metal"] = [{"text":"impl&lt;T&gt; Freeze for <a class=\"struct\" href=\"bare_metal/struct.Peripheral.html\" title=\"struct bare_metal::Peripheral\">Peripheral</a>&lt;T&gt;","synthetic":true,"types":["bare_metal::Peripheral"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bare_metal/struct.CriticalSection.html\" title=\"struct bare_metal::CriticalSection\">CriticalSection</a>","synthetic":true,"types":["bare_metal::CriticalSection"]},{"text":"impl&lt;T&gt; !Freeze for <a class=\"struct\" href=\"bare_metal/struct.Mutex.html\" title=\"struct bare_metal::Mutex\">Mutex</a>&lt;T&gt;","synthetic":true,"types":["bare_metal::Mutex"]}];
implementors["bl602_hal"] = [{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_hal/clock/struct.Clocks.html\" title=\"struct bl602_hal::clock::Clocks\">Clocks</a>","synthetic":true,"types":["bl602_hal::clock::Clocks"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_hal/clock/struct.Strict.html\" title=\"struct bl602_hal::clock::Strict\">Strict</a>","synthetic":true,"types":["bl602_hal::clock::Strict"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_hal/gpio/struct.ClkCfg.html\" title=\"struct bl602_hal::gpio::ClkCfg\">ClkCfg</a>","synthetic":true,"types":["bl602_hal::gpio::ClkCfg"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_hal/gpio/struct.Floating.html\" title=\"struct bl602_hal::gpio::Floating\">Floating</a>","synthetic":true,"types":["bl602_hal::gpio::Floating"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_hal/gpio/struct.PullDown.html\" title=\"struct bl602_hal::gpio::PullDown\">PullDown</a>","synthetic":true,"types":["bl602_hal::gpio::PullDown"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_hal/gpio/struct.PullUp.html\" title=\"struct bl602_hal::gpio::PullUp\">PullUp</a>","synthetic":true,"types":["bl602_hal::gpio::PullUp"]},{"text":"impl&lt;MODE&gt; Freeze for <a class=\"struct\" href=\"bl602_hal/gpio/struct.Input.html\" title=\"struct bl602_hal::gpio::Input\">Input</a>&lt;MODE&gt;","synthetic":true,"types":["bl602_hal::gpio::Input"]},{"text":"impl&lt;MODE&gt; Freeze for <a class=\"struct\" href=\"bl602_hal/gpio/struct.Output.html\" title=\"struct bl602_hal::gpio::Output\">Output</a>&lt;MODE&gt;","synthetic":true,"types":["bl602_hal::gpio::Output"]},{"text":"impl&lt;MODE&gt; Freeze for <a class=\"struct\" href=\"bl602_hal/gpio/struct.Alternate.html\" title=\"struct bl602_hal::gpio::Alternate\">Alternate</a>&lt;MODE&gt;","synthetic":true,"types":["bl602_hal::gpio::Alternate"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_hal/gpio/struct.AF1.html\" title=\"struct bl602_hal::gpio::AF1\">AF1</a>","synthetic":true,"types":["bl602_hal::gpio::AF1"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_hal/gpio/struct.AF2.html\" title=\"struct bl602_hal::gpio::AF2\">AF2</a>","synthetic":true,"types":["bl602_hal::gpio::AF2"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_hal/gpio/struct.AF4.html\" title=\"struct bl602_hal::gpio::AF4\">AF4</a>","synthetic":true,"types":["bl602_hal::gpio::AF4"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_hal/gpio/struct.AF6.html\" title=\"struct bl602_hal::gpio::AF6\">AF6</a>","synthetic":true,"types":["bl602_hal::gpio::AF6"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_hal/gpio/struct.Uart.html\" title=\"struct bl602_hal::gpio::Uart\">Uart</a>","synthetic":true,"types":["bl602_hal::gpio::Uart"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_hal/gpio/struct.AF8.html\" title=\"struct bl602_hal::gpio::AF8\">AF8</a>","synthetic":true,"types":["bl602_hal::gpio::AF8"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_hal/gpio/struct.AF9.html\" title=\"struct bl602_hal::gpio::AF9\">AF9</a>","synthetic":true,"types":["bl602_hal::gpio::AF9"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_hal/gpio/struct.AF14.html\" title=\"struct bl602_hal::gpio::AF14\">AF14</a>","synthetic":true,"types":["bl602_hal::gpio::AF14"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_hal/gpio/struct.Analog.html\" title=\"struct bl602_hal::gpio::Analog\">Analog</a>","synthetic":true,"types":["bl602_hal::gpio::Analog"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_hal/gpio/struct.Parts.html\" title=\"struct bl602_hal::gpio::Parts\">Parts</a>","synthetic":true,"types":["bl602_hal::gpio::Parts"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_hal/gpio/uart_sig/struct.Uart0Rts.html\" title=\"struct bl602_hal::gpio::uart_sig::Uart0Rts\">Uart0Rts</a>","synthetic":true,"types":["bl602_hal::gpio::uart_sig::Uart0Rts"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_hal/gpio/uart_sig/struct.Uart0Cts.html\" title=\"struct bl602_hal::gpio::uart_sig::Uart0Cts\">Uart0Cts</a>","synthetic":true,"types":["bl602_hal::gpio::uart_sig::Uart0Cts"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_hal/gpio/uart_sig/struct.Uart0Tx.html\" title=\"struct bl602_hal::gpio::uart_sig::Uart0Tx\">Uart0Tx</a>","synthetic":true,"types":["bl602_hal::gpio::uart_sig::Uart0Tx"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_hal/gpio/uart_sig/struct.Uart0Rx.html\" title=\"struct bl602_hal::gpio::uart_sig::Uart0Rx\">Uart0Rx</a>","synthetic":true,"types":["bl602_hal::gpio::uart_sig::Uart0Rx"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_hal/gpio/uart_sig/struct.Uart1Rx.html\" title=\"struct bl602_hal::gpio::uart_sig::Uart1Rx\">Uart1Rx</a>","synthetic":true,"types":["bl602_hal::gpio::uart_sig::Uart1Rx"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_hal/gpio/uart_sig/struct.Uart1Rts.html\" title=\"struct bl602_hal::gpio::uart_sig::Uart1Rts\">Uart1Rts</a>","synthetic":true,"types":["bl602_hal::gpio::uart_sig::Uart1Rts"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_hal/gpio/uart_sig/struct.Uart1Cts.html\" title=\"struct bl602_hal::gpio::uart_sig::Uart1Cts\">Uart1Cts</a>","synthetic":true,"types":["bl602_hal::gpio::uart_sig::Uart1Cts"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_hal/gpio/uart_sig/struct.Uart1Tx.html\" title=\"struct bl602_hal::gpio::uart_sig::Uart1Tx\">Uart1Tx</a>","synthetic":true,"types":["bl602_hal::gpio::uart_sig::Uart1Tx"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_hal/gpio/uart_sig/struct.UartSig0.html\" title=\"struct bl602_hal::gpio::uart_sig::UartSig0\">UartSig0</a>","synthetic":true,"types":["bl602_hal::gpio::uart_sig::UartSig0"]},{"text":"impl&lt;MODE&gt; Freeze for <a class=\"struct\" href=\"bl602_hal/gpio/uart_sig/struct.UartMux0.html\" title=\"struct bl602_hal::gpio::uart_sig::UartMux0\">UartMux0</a>&lt;MODE&gt;","synthetic":true,"types":["bl602_hal::gpio::uart_sig::UartMux0"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_hal/gpio/uart_sig/struct.UartSig1.html\" title=\"struct bl602_hal::gpio::uart_sig::UartSig1\">UartSig1</a>","synthetic":true,"types":["bl602_hal::gpio::uart_sig::UartSig1"]},{"text":"impl&lt;MODE&gt; Freeze for <a class=\"struct\" href=\"bl602_hal/gpio/uart_sig/struct.UartMux1.html\" title=\"struct bl602_hal::gpio::uart_sig::UartMux1\">UartMux1</a>&lt;MODE&gt;","synthetic":true,"types":["bl602_hal::gpio::uart_sig::UartMux1"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_hal/gpio/uart_sig/struct.UartSig2.html\" title=\"struct bl602_hal::gpio::uart_sig::UartSig2\">UartSig2</a>","synthetic":true,"types":["bl602_hal::gpio::uart_sig::UartSig2"]},{"text":"impl&lt;MODE&gt; Freeze for <a class=\"struct\" href=\"bl602_hal/gpio/uart_sig/struct.UartMux2.html\" title=\"struct bl602_hal::gpio::uart_sig::UartMux2\">UartMux2</a>&lt;MODE&gt;","synthetic":true,"types":["bl602_hal::gpio::uart_sig::UartMux2"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_hal/gpio/uart_sig/struct.UartSig3.html\" title=\"struct bl602_hal::gpio::uart_sig::UartSig3\">UartSig3</a>","synthetic":true,"types":["bl602_hal::gpio::uart_sig::UartSig3"]},{"text":"impl&lt;MODE&gt; Freeze for <a class=\"struct\" href=\"bl602_hal/gpio/uart_sig/struct.UartMux3.html\" title=\"struct bl602_hal::gpio::uart_sig::UartMux3\">UartMux3</a>&lt;MODE&gt;","synthetic":true,"types":["bl602_hal::gpio::uart_sig::UartMux3"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_hal/gpio/uart_sig/struct.UartSig4.html\" title=\"struct bl602_hal::gpio::uart_sig::UartSig4\">UartSig4</a>","synthetic":true,"types":["bl602_hal::gpio::uart_sig::UartSig4"]},{"text":"impl&lt;MODE&gt; Freeze for <a class=\"struct\" href=\"bl602_hal/gpio/uart_sig/struct.UartMux4.html\" title=\"struct bl602_hal::gpio::uart_sig::UartMux4\">UartMux4</a>&lt;MODE&gt;","synthetic":true,"types":["bl602_hal::gpio::uart_sig::UartMux4"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_hal/gpio/uart_sig/struct.UartSig5.html\" title=\"struct bl602_hal::gpio::uart_sig::UartSig5\">UartSig5</a>","synthetic":true,"types":["bl602_hal::gpio::uart_sig::UartSig5"]},{"text":"impl&lt;MODE&gt; Freeze for <a class=\"struct\" href=\"bl602_hal/gpio/uart_sig/struct.UartMux5.html\" title=\"struct bl602_hal::gpio::uart_sig::UartMux5\">UartMux5</a>&lt;MODE&gt;","synthetic":true,"types":["bl602_hal::gpio::uart_sig::UartMux5"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_hal/gpio/uart_sig/struct.UartSig6.html\" title=\"struct bl602_hal::gpio::uart_sig::UartSig6\">UartSig6</a>","synthetic":true,"types":["bl602_hal::gpio::uart_sig::UartSig6"]},{"text":"impl&lt;MODE&gt; Freeze for <a class=\"struct\" href=\"bl602_hal/gpio/uart_sig/struct.UartMux6.html\" title=\"struct bl602_hal::gpio::uart_sig::UartMux6\">UartMux6</a>&lt;MODE&gt;","synthetic":true,"types":["bl602_hal::gpio::uart_sig::UartMux6"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_hal/gpio/uart_sig/struct.UartSig7.html\" title=\"struct bl602_hal::gpio::uart_sig::UartSig7\">UartSig7</a>","synthetic":true,"types":["bl602_hal::gpio::uart_sig::UartSig7"]},{"text":"impl&lt;MODE&gt; Freeze for <a class=\"struct\" href=\"bl602_hal/gpio/uart_sig/struct.UartMux7.html\" title=\"struct bl602_hal::gpio::uart_sig::UartMux7\">UartMux7</a>&lt;MODE&gt;","synthetic":true,"types":["bl602_hal::gpio::uart_sig::UartMux7"]},{"text":"impl&lt;MODE&gt; Freeze for <a class=\"struct\" href=\"bl602_hal/gpio/pin/struct.Pin0.html\" title=\"struct bl602_hal::gpio::pin::Pin0\">Pin0</a>&lt;MODE&gt;","synthetic":true,"types":["bl602_hal::gpio::pin::Pin0"]},{"text":"impl&lt;MODE&gt; Freeze for <a class=\"struct\" href=\"bl602_hal/gpio/pin/struct.Pin1.html\" title=\"struct bl602_hal::gpio::pin::Pin1\">Pin1</a>&lt;MODE&gt;","synthetic":true,"types":["bl602_hal::gpio::pin::Pin1"]},{"text":"impl&lt;MODE&gt; Freeze for <a class=\"struct\" href=\"bl602_hal/gpio/pin/struct.Pin2.html\" title=\"struct bl602_hal::gpio::pin::Pin2\">Pin2</a>&lt;MODE&gt;","synthetic":true,"types":["bl602_hal::gpio::pin::Pin2"]},{"text":"impl&lt;MODE&gt; Freeze for <a class=\"struct\" href=\"bl602_hal/gpio/pin/struct.Pin3.html\" title=\"struct bl602_hal::gpio::pin::Pin3\">Pin3</a>&lt;MODE&gt;","synthetic":true,"types":["bl602_hal::gpio::pin::Pin3"]},{"text":"impl&lt;MODE&gt; Freeze for <a class=\"struct\" href=\"bl602_hal/gpio/pin/struct.Pin4.html\" title=\"struct bl602_hal::gpio::pin::Pin4\">Pin4</a>&lt;MODE&gt;","synthetic":true,"types":["bl602_hal::gpio::pin::Pin4"]},{"text":"impl&lt;MODE&gt; Freeze for <a class=\"struct\" href=\"bl602_hal/gpio/pin/struct.Pin5.html\" title=\"struct bl602_hal::gpio::pin::Pin5\">Pin5</a>&lt;MODE&gt;","synthetic":true,"types":["bl602_hal::gpio::pin::Pin5"]},{"text":"impl&lt;MODE&gt; Freeze for <a class=\"struct\" href=\"bl602_hal/gpio/pin/struct.Pin6.html\" title=\"struct bl602_hal::gpio::pin::Pin6\">Pin6</a>&lt;MODE&gt;","synthetic":true,"types":["bl602_hal::gpio::pin::Pin6"]},{"text":"impl&lt;MODE&gt; Freeze for <a class=\"struct\" href=\"bl602_hal/gpio/pin/struct.Pin7.html\" title=\"struct bl602_hal::gpio::pin::Pin7\">Pin7</a>&lt;MODE&gt;","synthetic":true,"types":["bl602_hal::gpio::pin::Pin7"]},{"text":"impl&lt;MODE&gt; Freeze for <a class=\"struct\" href=\"bl602_hal/gpio/pin/struct.Pin8.html\" title=\"struct bl602_hal::gpio::pin::Pin8\">Pin8</a>&lt;MODE&gt;","synthetic":true,"types":["bl602_hal::gpio::pin::Pin8"]},{"text":"impl&lt;MODE&gt; Freeze for <a class=\"struct\" href=\"bl602_hal/gpio/pin/struct.Pin9.html\" title=\"struct bl602_hal::gpio::pin::Pin9\">Pin9</a>&lt;MODE&gt;","synthetic":true,"types":["bl602_hal::gpio::pin::Pin9"]},{"text":"impl&lt;MODE&gt; Freeze for <a class=\"struct\" href=\"bl602_hal/gpio/pin/struct.Pin10.html\" title=\"struct bl602_hal::gpio::pin::Pin10\">Pin10</a>&lt;MODE&gt;","synthetic":true,"types":["bl602_hal::gpio::pin::Pin10"]},{"text":"impl&lt;MODE&gt; Freeze for <a class=\"struct\" href=\"bl602_hal/gpio/pin/struct.Pin11.html\" title=\"struct bl602_hal::gpio::pin::Pin11\">Pin11</a>&lt;MODE&gt;","synthetic":true,"types":["bl602_hal::gpio::pin::Pin11"]},{"text":"impl&lt;MODE&gt; Freeze for <a class=\"struct\" href=\"bl602_hal/gpio/pin/struct.Pin12.html\" title=\"struct bl602_hal::gpio::pin::Pin12\">Pin12</a>&lt;MODE&gt;","synthetic":true,"types":["bl602_hal::gpio::pin::Pin12"]},{"text":"impl&lt;MODE&gt; Freeze for <a class=\"struct\" href=\"bl602_hal/gpio/pin/struct.Pin13.html\" title=\"struct bl602_hal::gpio::pin::Pin13\">Pin13</a>&lt;MODE&gt;","synthetic":true,"types":["bl602_hal::gpio::pin::Pin13"]},{"text":"impl&lt;MODE&gt; Freeze for <a class=\"struct\" href=\"bl602_hal/gpio/pin/struct.Pin14.html\" title=\"struct bl602_hal::gpio::pin::Pin14\">Pin14</a>&lt;MODE&gt;","synthetic":true,"types":["bl602_hal::gpio::pin::Pin14"]},{"text":"impl&lt;MODE&gt; Freeze for <a class=\"struct\" href=\"bl602_hal/gpio/pin/struct.Pin15.html\" title=\"struct bl602_hal::gpio::pin::Pin15\">Pin15</a>&lt;MODE&gt;","synthetic":true,"types":["bl602_hal::gpio::pin::Pin15"]},{"text":"impl&lt;MODE&gt; Freeze for <a class=\"struct\" href=\"bl602_hal/gpio/pin/struct.Pin16.html\" title=\"struct bl602_hal::gpio::pin::Pin16\">Pin16</a>&lt;MODE&gt;","synthetic":true,"types":["bl602_hal::gpio::pin::Pin16"]},{"text":"impl&lt;MODE&gt; Freeze for <a class=\"struct\" href=\"bl602_hal/gpio/pin/struct.Pin17.html\" title=\"struct bl602_hal::gpio::pin::Pin17\">Pin17</a>&lt;MODE&gt;","synthetic":true,"types":["bl602_hal::gpio::pin::Pin17"]},{"text":"impl&lt;MODE&gt; Freeze for <a class=\"struct\" href=\"bl602_hal/gpio/pin/struct.Pin18.html\" title=\"struct bl602_hal::gpio::pin::Pin18\">Pin18</a>&lt;MODE&gt;","synthetic":true,"types":["bl602_hal::gpio::pin::Pin18"]},{"text":"impl&lt;MODE&gt; Freeze for <a class=\"struct\" href=\"bl602_hal/gpio/pin/struct.Pin19.html\" title=\"struct bl602_hal::gpio::pin::Pin19\">Pin19</a>&lt;MODE&gt;","synthetic":true,"types":["bl602_hal::gpio::pin::Pin19"]},{"text":"impl&lt;MODE&gt; Freeze for <a class=\"struct\" href=\"bl602_hal/gpio/pin/struct.Pin20.html\" title=\"struct bl602_hal::gpio::pin::Pin20\">Pin20</a>&lt;MODE&gt;","synthetic":true,"types":["bl602_hal::gpio::pin::Pin20"]},{"text":"impl&lt;MODE&gt; Freeze for <a class=\"struct\" href=\"bl602_hal/gpio/pin/struct.Pin21.html\" title=\"struct bl602_hal::gpio::pin::Pin21\">Pin21</a>&lt;MODE&gt;","synthetic":true,"types":["bl602_hal::gpio::pin::Pin21"]},{"text":"impl&lt;MODE&gt; Freeze for <a class=\"struct\" href=\"bl602_hal/gpio/pin/struct.Pin22.html\" title=\"struct bl602_hal::gpio::pin::Pin22\">Pin22</a>&lt;MODE&gt;","synthetic":true,"types":["bl602_hal::gpio::pin::Pin22"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_hal/serial/struct.Config.html\" title=\"struct bl602_hal::serial::Config\">Config</a>","synthetic":true,"types":["bl602_hal::serial::Config"]},{"text":"impl&lt;UART, PINS&gt; Freeze for <a class=\"struct\" href=\"bl602_hal/serial/struct.Serial.html\" title=\"struct bl602_hal::serial::Serial\">Serial</a>&lt;UART, PINS&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;PINS: Freeze,<br>&nbsp;&nbsp;&nbsp;&nbsp;UART: Freeze,&nbsp;</span>","synthetic":true,"types":["bl602_hal::serial::Serial"]},{"text":"impl Freeze for <a class=\"enum\" href=\"bl602_hal/serial/enum.Error.html\" title=\"enum bl602_hal::serial::Error\">Error</a>","synthetic":true,"types":["bl602_hal::serial::Error"]},{"text":"impl Freeze for <a class=\"enum\" href=\"bl602_hal/serial/enum.Order.html\" title=\"enum bl602_hal::serial::Order\">Order</a>","synthetic":true,"types":["bl602_hal::serial::Order"]},{"text":"impl Freeze for <a class=\"enum\" href=\"bl602_hal/serial/enum.Parity.html\" title=\"enum bl602_hal::serial::Parity\">Parity</a>","synthetic":true,"types":["bl602_hal::serial::Parity"]},{"text":"impl Freeze for <a class=\"enum\" href=\"bl602_hal/serial/enum.StopBits.html\" title=\"enum bl602_hal::serial::StopBits\">StopBits</a>","synthetic":true,"types":["bl602_hal::serial::StopBits"]},{"text":"impl Freeze for <a class=\"enum\" href=\"bl602_hal/serial/enum.WordLength.html\" title=\"enum bl602_hal::serial::WordLength\">WordLength</a>","synthetic":true,"types":["bl602_hal::serial::WordLength"]},{"text":"impl Freeze for <a class=\"enum\" href=\"bl602_hal/serial/enum.Event.html\" title=\"enum bl602_hal::serial::Event\">Event</a>","synthetic":true,"types":["bl602_hal::serial::Event"]}];
implementors["bl602_pac"] = [{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/struct.GLB.html\" title=\"struct bl602_pac::GLB\">GLB</a>","synthetic":true,"types":["bl602_pac::GLB"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/struct.RF.html\" title=\"struct bl602_pac::RF\">RF</a>","synthetic":true,"types":["bl602_pac::RF"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/struct.GPIP.html\" title=\"struct bl602_pac::GPIP\">GPIP</a>","synthetic":true,"types":["bl602_pac::GPIP"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/struct.SEC_DBG.html\" title=\"struct bl602_pac::SEC_DBG\">SEC_DBG</a>","synthetic":true,"types":["bl602_pac::SEC_DBG"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/struct.SEC_ENG.html\" title=\"struct bl602_pac::SEC_ENG\">SEC_ENG</a>","synthetic":true,"types":["bl602_pac::SEC_ENG"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/struct.TZC_SEC.html\" title=\"struct bl602_pac::TZC_SEC\">TZC_SEC</a>","synthetic":true,"types":["bl602_pac::TZC_SEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/struct.TZC_NSEC.html\" title=\"struct bl602_pac::TZC_NSEC\">TZC_NSEC</a>","synthetic":true,"types":["bl602_pac::TZC_NSEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/struct.EF_DATA_0.html\" title=\"struct bl602_pac::EF_DATA_0\">EF_DATA_0</a>","synthetic":true,"types":["bl602_pac::EF_DATA_0"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/struct.EF_DATA_1.html\" title=\"struct bl602_pac::EF_DATA_1\">EF_DATA_1</a>","synthetic":true,"types":["bl602_pac::EF_DATA_1"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/struct.EF_CTRL.html\" title=\"struct bl602_pac::EF_CTRL\">EF_CTRL</a>","synthetic":true,"types":["bl602_pac::EF_CTRL"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/struct.CCI.html\" title=\"struct bl602_pac::CCI\">CCI</a>","synthetic":true,"types":["bl602_pac::CCI"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/struct.L1C.html\" title=\"struct bl602_pac::L1C\">L1C</a>","synthetic":true,"types":["bl602_pac::L1C"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/struct.UART.html\" title=\"struct bl602_pac::UART\">UART</a>","synthetic":true,"types":["bl602_pac::UART"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/struct.SPI.html\" title=\"struct bl602_pac::SPI\">SPI</a>","synthetic":true,"types":["bl602_pac::SPI"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/struct.I2C.html\" title=\"struct bl602_pac::I2C\">I2C</a>","synthetic":true,"types":["bl602_pac::I2C"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/struct.PWM.html\" title=\"struct bl602_pac::PWM\">PWM</a>","synthetic":true,"types":["bl602_pac::PWM"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/struct.TIMER.html\" title=\"struct bl602_pac::TIMER\">TIMER</a>","synthetic":true,"types":["bl602_pac::TIMER"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/struct.IR.html\" title=\"struct bl602_pac::IR\">IR</a>","synthetic":true,"types":["bl602_pac::IR"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/struct.CKS.html\" title=\"struct bl602_pac::CKS\">CKS</a>","synthetic":true,"types":["bl602_pac::CKS"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/struct.SF_CTRL.html\" title=\"struct bl602_pac::SF_CTRL\">SF_CTRL</a>","synthetic":true,"types":["bl602_pac::SF_CTRL"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/struct.DMA.html\" title=\"struct bl602_pac::DMA\">DMA</a>","synthetic":true,"types":["bl602_pac::DMA"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/struct.PDS.html\" title=\"struct bl602_pac::PDS\">PDS</a>","synthetic":true,"types":["bl602_pac::PDS"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/struct.HBN.html\" title=\"struct bl602_pac::HBN\">HBN</a>","synthetic":true,"types":["bl602_pac::HBN"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/struct.AON.html\" title=\"struct bl602_pac::AON\">AON</a>","synthetic":true,"types":["bl602_pac::AON"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/struct.Peripherals.html\" title=\"struct bl602_pac::Peripherals\">Peripherals</a>","synthetic":true,"types":["bl602_pac::Peripherals"]},{"text":"impl&lt;REG&gt; !Freeze for <a class=\"struct\" href=\"bl602_pac/generic/struct.Reg.html\" title=\"struct bl602_pac::generic::Reg\">Reg</a>&lt;REG&gt;","synthetic":true,"types":["bl602_pac::generic::Reg"]},{"text":"impl&lt;REG:&nbsp;?<a class=\"trait\" href=\"https://doc.rust-lang.org/nightly/core/marker/trait.Sized.html\" title=\"trait core::marker::Sized\">Sized</a>&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/generic/struct.R.html\" title=\"struct bl602_pac::generic::R\">R</a>&lt;REG&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;&lt;REG as <a class=\"trait\" href=\"bl602_pac/generic/trait.RegisterSpec.html\" title=\"trait bl602_pac::generic::RegisterSpec\">RegisterSpec</a>&gt;::<a class=\"type\" href=\"bl602_pac/generic/trait.RegisterSpec.html#associatedtype.Ux\" title=\"type bl602_pac::generic::RegisterSpec::Ux\">Ux</a>: Freeze,&nbsp;</span>","synthetic":true,"types":["bl602_pac::generic::R"]},{"text":"impl&lt;REG:&nbsp;?<a class=\"trait\" href=\"https://doc.rust-lang.org/nightly/core/marker/trait.Sized.html\" title=\"trait core::marker::Sized\">Sized</a>&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/generic/struct.W.html\" title=\"struct bl602_pac::generic::W\">W</a>&lt;REG&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;&lt;REG as <a class=\"trait\" href=\"bl602_pac/generic/trait.RegisterSpec.html\" title=\"trait bl602_pac::generic::RegisterSpec\">RegisterSpec</a>&gt;::<a class=\"type\" href=\"bl602_pac/generic/trait.RegisterSpec.html#associatedtype.Ux\" title=\"type bl602_pac::generic::RegisterSpec::Ux\">Ux</a>: Freeze,&nbsp;</span>","synthetic":true,"types":["bl602_pac::generic::W"]},{"text":"impl&lt;U, T&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/generic/struct.FieldReader.html\" title=\"struct bl602_pac::generic::FieldReader\">FieldReader</a>&lt;U, T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;U: Freeze,&nbsp;</span>","synthetic":true,"types":["bl602_pac::generic::FieldReader"]},{"text":"impl&lt;U, T&gt; Freeze for <a class=\"enum\" href=\"bl602_pac/generic/enum.Variant.html\" title=\"enum bl602_pac::generic::Variant\">Variant</a>&lt;U, T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Freeze,<br>&nbsp;&nbsp;&nbsp;&nbsp;U: Freeze,&nbsp;</span>","synthetic":true,"types":["bl602_pac::generic::Variant"]},{"text":"impl !Freeze for <a class=\"struct\" href=\"bl602_pac/glb/struct.RegisterBlock.html\" title=\"struct bl602_pac::glb::RegisterBlock\">RegisterBlock</a>","synthetic":true,"types":["bl602_pac::glb::RegisterBlock"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/clk_cfg0/struct.R.html\" title=\"struct bl602_pac::glb::clk_cfg0::R\">R</a>","synthetic":true,"types":["bl602_pac::glb::clk_cfg0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/clk_cfg0/struct.W.html\" title=\"struct bl602_pac::glb::clk_cfg0::W\">W</a>","synthetic":true,"types":["bl602_pac::glb::clk_cfg0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/clk_cfg0/struct.GLB_ID_R.html\" title=\"struct bl602_pac::glb::clk_cfg0::GLB_ID_R\">GLB_ID_R</a>","synthetic":true,"types":["bl602_pac::glb::clk_cfg0::GLB_ID_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/clk_cfg0/struct.GLB_ID_W.html\" title=\"struct bl602_pac::glb::clk_cfg0::GLB_ID_W\">GLB_ID_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::clk_cfg0::GLB_ID_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/clk_cfg0/struct.CHIP_RDY_R.html\" title=\"struct bl602_pac::glb::clk_cfg0::CHIP_RDY_R\">CHIP_RDY_R</a>","synthetic":true,"types":["bl602_pac::glb::clk_cfg0::CHIP_RDY_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/clk_cfg0/struct.CHIP_RDY_W.html\" title=\"struct bl602_pac::glb::clk_cfg0::CHIP_RDY_W\">CHIP_RDY_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::clk_cfg0::CHIP_RDY_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/clk_cfg0/struct.FCLK_SW_STATE_R.html\" title=\"struct bl602_pac::glb::clk_cfg0::FCLK_SW_STATE_R\">FCLK_SW_STATE_R</a>","synthetic":true,"types":["bl602_pac::glb::clk_cfg0::FCLK_SW_STATE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/clk_cfg0/struct.FCLK_SW_STATE_W.html\" title=\"struct bl602_pac::glb::clk_cfg0::FCLK_SW_STATE_W\">FCLK_SW_STATE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::clk_cfg0::FCLK_SW_STATE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/clk_cfg0/struct.REG_BCLK_DIV_R.html\" title=\"struct bl602_pac::glb::clk_cfg0::REG_BCLK_DIV_R\">REG_BCLK_DIV_R</a>","synthetic":true,"types":["bl602_pac::glb::clk_cfg0::REG_BCLK_DIV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/clk_cfg0/struct.REG_BCLK_DIV_W.html\" title=\"struct bl602_pac::glb::clk_cfg0::REG_BCLK_DIV_W\">REG_BCLK_DIV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::clk_cfg0::REG_BCLK_DIV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/clk_cfg0/struct.REG_HCLK_DIV_R.html\" title=\"struct bl602_pac::glb::clk_cfg0::REG_HCLK_DIV_R\">REG_HCLK_DIV_R</a>","synthetic":true,"types":["bl602_pac::glb::clk_cfg0::REG_HCLK_DIV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/clk_cfg0/struct.REG_HCLK_DIV_W.html\" title=\"struct bl602_pac::glb::clk_cfg0::REG_HCLK_DIV_W\">REG_HCLK_DIV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::clk_cfg0::REG_HCLK_DIV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/clk_cfg0/struct.HBN_ROOT_CLK_SEL_R.html\" title=\"struct bl602_pac::glb::clk_cfg0::HBN_ROOT_CLK_SEL_R\">HBN_ROOT_CLK_SEL_R</a>","synthetic":true,"types":["bl602_pac::glb::clk_cfg0::HBN_ROOT_CLK_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/clk_cfg0/struct.HBN_ROOT_CLK_SEL_W.html\" title=\"struct bl602_pac::glb::clk_cfg0::HBN_ROOT_CLK_SEL_W\">HBN_ROOT_CLK_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::clk_cfg0::HBN_ROOT_CLK_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/clk_cfg0/struct.REG_PLL_SEL_R.html\" title=\"struct bl602_pac::glb::clk_cfg0::REG_PLL_SEL_R\">REG_PLL_SEL_R</a>","synthetic":true,"types":["bl602_pac::glb::clk_cfg0::REG_PLL_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/clk_cfg0/struct.REG_PLL_SEL_W.html\" title=\"struct bl602_pac::glb::clk_cfg0::REG_PLL_SEL_W\">REG_PLL_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::clk_cfg0::REG_PLL_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/clk_cfg0/struct.REG_BCLK_EN_R.html\" title=\"struct bl602_pac::glb::clk_cfg0::REG_BCLK_EN_R\">REG_BCLK_EN_R</a>","synthetic":true,"types":["bl602_pac::glb::clk_cfg0::REG_BCLK_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/clk_cfg0/struct.REG_BCLK_EN_W.html\" title=\"struct bl602_pac::glb::clk_cfg0::REG_BCLK_EN_W\">REG_BCLK_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::clk_cfg0::REG_BCLK_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/clk_cfg0/struct.REG_HCLK_EN_R.html\" title=\"struct bl602_pac::glb::clk_cfg0::REG_HCLK_EN_R\">REG_HCLK_EN_R</a>","synthetic":true,"types":["bl602_pac::glb::clk_cfg0::REG_HCLK_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/clk_cfg0/struct.REG_HCLK_EN_W.html\" title=\"struct bl602_pac::glb::clk_cfg0::REG_HCLK_EN_W\">REG_HCLK_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::clk_cfg0::REG_HCLK_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/clk_cfg0/struct.REG_FCLK_EN_R.html\" title=\"struct bl602_pac::glb::clk_cfg0::REG_FCLK_EN_R\">REG_FCLK_EN_R</a>","synthetic":true,"types":["bl602_pac::glb::clk_cfg0::REG_FCLK_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/clk_cfg0/struct.REG_FCLK_EN_W.html\" title=\"struct bl602_pac::glb::clk_cfg0::REG_FCLK_EN_W\">REG_FCLK_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::clk_cfg0::REG_FCLK_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/clk_cfg0/struct.REG_PLL_EN_R.html\" title=\"struct bl602_pac::glb::clk_cfg0::REG_PLL_EN_R\">REG_PLL_EN_R</a>","synthetic":true,"types":["bl602_pac::glb::clk_cfg0::REG_PLL_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/clk_cfg0/struct.REG_PLL_EN_W.html\" title=\"struct bl602_pac::glb::clk_cfg0::REG_PLL_EN_W\">REG_PLL_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::clk_cfg0::REG_PLL_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/clk_cfg0/struct.CLK_CFG0_SPEC.html\" title=\"struct bl602_pac::glb::clk_cfg0::CLK_CFG0_SPEC\">CLK_CFG0_SPEC</a>","synthetic":true,"types":["bl602_pac::glb::clk_cfg0::CLK_CFG0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/clk_cfg1/struct.R.html\" title=\"struct bl602_pac::glb::clk_cfg1::R\">R</a>","synthetic":true,"types":["bl602_pac::glb::clk_cfg1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/clk_cfg1/struct.W.html\" title=\"struct bl602_pac::glb::clk_cfg1::W\">W</a>","synthetic":true,"types":["bl602_pac::glb::clk_cfg1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/clk_cfg1/struct.BLE_EN_R.html\" title=\"struct bl602_pac::glb::clk_cfg1::BLE_EN_R\">BLE_EN_R</a>","synthetic":true,"types":["bl602_pac::glb::clk_cfg1::BLE_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/clk_cfg1/struct.BLE_EN_W.html\" title=\"struct bl602_pac::glb::clk_cfg1::BLE_EN_W\">BLE_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::clk_cfg1::BLE_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/clk_cfg1/struct.BLE_CLK_SEL_R.html\" title=\"struct bl602_pac::glb::clk_cfg1::BLE_CLK_SEL_R\">BLE_CLK_SEL_R</a>","synthetic":true,"types":["bl602_pac::glb::clk_cfg1::BLE_CLK_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/clk_cfg1/struct.BLE_CLK_SEL_W.html\" title=\"struct bl602_pac::glb::clk_cfg1::BLE_CLK_SEL_W\">BLE_CLK_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::clk_cfg1::BLE_CLK_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/clk_cfg1/struct.WIFI_MAC_WT_DIV_R.html\" title=\"struct bl602_pac::glb::clk_cfg1::WIFI_MAC_WT_DIV_R\">WIFI_MAC_WT_DIV_R</a>","synthetic":true,"types":["bl602_pac::glb::clk_cfg1::WIFI_MAC_WT_DIV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/clk_cfg1/struct.WIFI_MAC_WT_DIV_W.html\" title=\"struct bl602_pac::glb::clk_cfg1::WIFI_MAC_WT_DIV_W\">WIFI_MAC_WT_DIV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::clk_cfg1::WIFI_MAC_WT_DIV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/clk_cfg1/struct.WIFI_MAC_CORE_DIV_R.html\" title=\"struct bl602_pac::glb::clk_cfg1::WIFI_MAC_CORE_DIV_R\">WIFI_MAC_CORE_DIV_R</a>","synthetic":true,"types":["bl602_pac::glb::clk_cfg1::WIFI_MAC_CORE_DIV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/clk_cfg1/struct.WIFI_MAC_CORE_DIV_W.html\" title=\"struct bl602_pac::glb::clk_cfg1::WIFI_MAC_CORE_DIV_W\">WIFI_MAC_CORE_DIV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::clk_cfg1::WIFI_MAC_CORE_DIV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/clk_cfg1/struct.CLK_CFG1_SPEC.html\" title=\"struct bl602_pac::glb::clk_cfg1::CLK_CFG1_SPEC\">CLK_CFG1_SPEC</a>","synthetic":true,"types":["bl602_pac::glb::clk_cfg1::CLK_CFG1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/clk_cfg2/struct.R.html\" title=\"struct bl602_pac::glb::clk_cfg2::R\">R</a>","synthetic":true,"types":["bl602_pac::glb::clk_cfg2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/clk_cfg2/struct.W.html\" title=\"struct bl602_pac::glb::clk_cfg2::W\">W</a>","synthetic":true,"types":["bl602_pac::glb::clk_cfg2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/clk_cfg2/struct.DMA_CLK_EN_R.html\" title=\"struct bl602_pac::glb::clk_cfg2::DMA_CLK_EN_R\">DMA_CLK_EN_R</a>","synthetic":true,"types":["bl602_pac::glb::clk_cfg2::DMA_CLK_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/clk_cfg2/struct.DMA_CLK_EN_W.html\" title=\"struct bl602_pac::glb::clk_cfg2::DMA_CLK_EN_W\">DMA_CLK_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::clk_cfg2::DMA_CLK_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/clk_cfg2/struct.IR_CLK_EN_R.html\" title=\"struct bl602_pac::glb::clk_cfg2::IR_CLK_EN_R\">IR_CLK_EN_R</a>","synthetic":true,"types":["bl602_pac::glb::clk_cfg2::IR_CLK_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/clk_cfg2/struct.IR_CLK_EN_W.html\" title=\"struct bl602_pac::glb::clk_cfg2::IR_CLK_EN_W\">IR_CLK_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::clk_cfg2::IR_CLK_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/clk_cfg2/struct.IR_CLK_DIV_R.html\" title=\"struct bl602_pac::glb::clk_cfg2::IR_CLK_DIV_R\">IR_CLK_DIV_R</a>","synthetic":true,"types":["bl602_pac::glb::clk_cfg2::IR_CLK_DIV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/clk_cfg2/struct.IR_CLK_DIV_W.html\" title=\"struct bl602_pac::glb::clk_cfg2::IR_CLK_DIV_W\">IR_CLK_DIV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::clk_cfg2::IR_CLK_DIV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/clk_cfg2/struct.SF_CLK_SEL2_R.html\" title=\"struct bl602_pac::glb::clk_cfg2::SF_CLK_SEL2_R\">SF_CLK_SEL2_R</a>","synthetic":true,"types":["bl602_pac::glb::clk_cfg2::SF_CLK_SEL2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/clk_cfg2/struct.SF_CLK_SEL2_W.html\" title=\"struct bl602_pac::glb::clk_cfg2::SF_CLK_SEL2_W\">SF_CLK_SEL2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::clk_cfg2::SF_CLK_SEL2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/clk_cfg2/struct.SF_CLK_SEL_R.html\" title=\"struct bl602_pac::glb::clk_cfg2::SF_CLK_SEL_R\">SF_CLK_SEL_R</a>","synthetic":true,"types":["bl602_pac::glb::clk_cfg2::SF_CLK_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/clk_cfg2/struct.SF_CLK_SEL_W.html\" title=\"struct bl602_pac::glb::clk_cfg2::SF_CLK_SEL_W\">SF_CLK_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::clk_cfg2::SF_CLK_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/clk_cfg2/struct.SF_CLK_EN_R.html\" title=\"struct bl602_pac::glb::clk_cfg2::SF_CLK_EN_R\">SF_CLK_EN_R</a>","synthetic":true,"types":["bl602_pac::glb::clk_cfg2::SF_CLK_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/clk_cfg2/struct.SF_CLK_EN_W.html\" title=\"struct bl602_pac::glb::clk_cfg2::SF_CLK_EN_W\">SF_CLK_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::clk_cfg2::SF_CLK_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/clk_cfg2/struct.SF_CLK_DIV_R.html\" title=\"struct bl602_pac::glb::clk_cfg2::SF_CLK_DIV_R\">SF_CLK_DIV_R</a>","synthetic":true,"types":["bl602_pac::glb::clk_cfg2::SF_CLK_DIV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/clk_cfg2/struct.SF_CLK_DIV_W.html\" title=\"struct bl602_pac::glb::clk_cfg2::SF_CLK_DIV_W\">SF_CLK_DIV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::clk_cfg2::SF_CLK_DIV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/clk_cfg2/struct.HBN_UART_CLK_SEL_R.html\" title=\"struct bl602_pac::glb::clk_cfg2::HBN_UART_CLK_SEL_R\">HBN_UART_CLK_SEL_R</a>","synthetic":true,"types":["bl602_pac::glb::clk_cfg2::HBN_UART_CLK_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/clk_cfg2/struct.HBN_UART_CLK_SEL_W.html\" title=\"struct bl602_pac::glb::clk_cfg2::HBN_UART_CLK_SEL_W\">HBN_UART_CLK_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::clk_cfg2::HBN_UART_CLK_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/clk_cfg2/struct.UART_CLK_EN_R.html\" title=\"struct bl602_pac::glb::clk_cfg2::UART_CLK_EN_R\">UART_CLK_EN_R</a>","synthetic":true,"types":["bl602_pac::glb::clk_cfg2::UART_CLK_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/clk_cfg2/struct.UART_CLK_EN_W.html\" title=\"struct bl602_pac::glb::clk_cfg2::UART_CLK_EN_W\">UART_CLK_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::clk_cfg2::UART_CLK_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/clk_cfg2/struct.UART_CLK_DIV_R.html\" title=\"struct bl602_pac::glb::clk_cfg2::UART_CLK_DIV_R\">UART_CLK_DIV_R</a>","synthetic":true,"types":["bl602_pac::glb::clk_cfg2::UART_CLK_DIV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/clk_cfg2/struct.UART_CLK_DIV_W.html\" title=\"struct bl602_pac::glb::clk_cfg2::UART_CLK_DIV_W\">UART_CLK_DIV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::clk_cfg2::UART_CLK_DIV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/clk_cfg2/struct.CLK_CFG2_SPEC.html\" title=\"struct bl602_pac::glb::clk_cfg2::CLK_CFG2_SPEC\">CLK_CFG2_SPEC</a>","synthetic":true,"types":["bl602_pac::glb::clk_cfg2::CLK_CFG2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/clk_cfg3/struct.R.html\" title=\"struct bl602_pac::glb::clk_cfg3::R\">R</a>","synthetic":true,"types":["bl602_pac::glb::clk_cfg3::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/clk_cfg3/struct.W.html\" title=\"struct bl602_pac::glb::clk_cfg3::W\">W</a>","synthetic":true,"types":["bl602_pac::glb::clk_cfg3::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/clk_cfg3/struct.I2C_CLK_EN_R.html\" title=\"struct bl602_pac::glb::clk_cfg3::I2C_CLK_EN_R\">I2C_CLK_EN_R</a>","synthetic":true,"types":["bl602_pac::glb::clk_cfg3::I2C_CLK_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/clk_cfg3/struct.I2C_CLK_EN_W.html\" title=\"struct bl602_pac::glb::clk_cfg3::I2C_CLK_EN_W\">I2C_CLK_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::clk_cfg3::I2C_CLK_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/clk_cfg3/struct.I2C_CLK_DIV_R.html\" title=\"struct bl602_pac::glb::clk_cfg3::I2C_CLK_DIV_R\">I2C_CLK_DIV_R</a>","synthetic":true,"types":["bl602_pac::glb::clk_cfg3::I2C_CLK_DIV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/clk_cfg3/struct.I2C_CLK_DIV_W.html\" title=\"struct bl602_pac::glb::clk_cfg3::I2C_CLK_DIV_W\">I2C_CLK_DIV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::clk_cfg3::I2C_CLK_DIV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/clk_cfg3/struct.SPI_CLK_EN_R.html\" title=\"struct bl602_pac::glb::clk_cfg3::SPI_CLK_EN_R\">SPI_CLK_EN_R</a>","synthetic":true,"types":["bl602_pac::glb::clk_cfg3::SPI_CLK_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/clk_cfg3/struct.SPI_CLK_EN_W.html\" title=\"struct bl602_pac::glb::clk_cfg3::SPI_CLK_EN_W\">SPI_CLK_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::clk_cfg3::SPI_CLK_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/clk_cfg3/struct.SPI_CLK_DIV_R.html\" title=\"struct bl602_pac::glb::clk_cfg3::SPI_CLK_DIV_R\">SPI_CLK_DIV_R</a>","synthetic":true,"types":["bl602_pac::glb::clk_cfg3::SPI_CLK_DIV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/clk_cfg3/struct.SPI_CLK_DIV_W.html\" title=\"struct bl602_pac::glb::clk_cfg3::SPI_CLK_DIV_W\">SPI_CLK_DIV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::clk_cfg3::SPI_CLK_DIV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/clk_cfg3/struct.CLK_CFG3_SPEC.html\" title=\"struct bl602_pac::glb::clk_cfg3::CLK_CFG3_SPEC\">CLK_CFG3_SPEC</a>","synthetic":true,"types":["bl602_pac::glb::clk_cfg3::CLK_CFG3_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg0/struct.R.html\" title=\"struct bl602_pac::glb::swrst_cfg0::R\">R</a>","synthetic":true,"types":["bl602_pac::glb::swrst_cfg0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg0/struct.W.html\" title=\"struct bl602_pac::glb::swrst_cfg0::W\">W</a>","synthetic":true,"types":["bl602_pac::glb::swrst_cfg0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg0/struct.SWRST_S30_R.html\" title=\"struct bl602_pac::glb::swrst_cfg0::SWRST_S30_R\">SWRST_S30_R</a>","synthetic":true,"types":["bl602_pac::glb::swrst_cfg0::SWRST_S30_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg0/struct.SWRST_S30_W.html\" title=\"struct bl602_pac::glb::swrst_cfg0::SWRST_S30_W\">SWRST_S30_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::swrst_cfg0::SWRST_S30_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg0/struct.SWRST_S20_R.html\" title=\"struct bl602_pac::glb::swrst_cfg0::SWRST_S20_R\">SWRST_S20_R</a>","synthetic":true,"types":["bl602_pac::glb::swrst_cfg0::SWRST_S20_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg0/struct.SWRST_S20_W.html\" title=\"struct bl602_pac::glb::swrst_cfg0::SWRST_S20_W\">SWRST_S20_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::swrst_cfg0::SWRST_S20_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg0/struct.SWRST_S01_R.html\" title=\"struct bl602_pac::glb::swrst_cfg0::SWRST_S01_R\">SWRST_S01_R</a>","synthetic":true,"types":["bl602_pac::glb::swrst_cfg0::SWRST_S01_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg0/struct.SWRST_S01_W.html\" title=\"struct bl602_pac::glb::swrst_cfg0::SWRST_S01_W\">SWRST_S01_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::swrst_cfg0::SWRST_S01_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg0/struct.SWRST_S00_R.html\" title=\"struct bl602_pac::glb::swrst_cfg0::SWRST_S00_R\">SWRST_S00_R</a>","synthetic":true,"types":["bl602_pac::glb::swrst_cfg0::SWRST_S00_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg0/struct.SWRST_S00_W.html\" title=\"struct bl602_pac::glb::swrst_cfg0::SWRST_S00_W\">SWRST_S00_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::swrst_cfg0::SWRST_S00_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg0/struct.SWRST_CFG0_SPEC.html\" title=\"struct bl602_pac::glb::swrst_cfg0::SWRST_CFG0_SPEC\">SWRST_CFG0_SPEC</a>","synthetic":true,"types":["bl602_pac::glb::swrst_cfg0::SWRST_CFG0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg1/struct.R.html\" title=\"struct bl602_pac::glb::swrst_cfg1::R\">R</a>","synthetic":true,"types":["bl602_pac::glb::swrst_cfg1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg1/struct.W.html\" title=\"struct bl602_pac::glb::swrst_cfg1::W\">W</a>","synthetic":true,"types":["bl602_pac::glb::swrst_cfg1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg1/struct.SWRST_S1A7_R.html\" title=\"struct bl602_pac::glb::swrst_cfg1::SWRST_S1A7_R\">SWRST_S1A7_R</a>","synthetic":true,"types":["bl602_pac::glb::swrst_cfg1::SWRST_S1A7_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg1/struct.SWRST_S1A7_W.html\" title=\"struct bl602_pac::glb::swrst_cfg1::SWRST_S1A7_W\">SWRST_S1A7_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::swrst_cfg1::SWRST_S1A7_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg1/struct.SWRST_S1A6_R.html\" title=\"struct bl602_pac::glb::swrst_cfg1::SWRST_S1A6_R\">SWRST_S1A6_R</a>","synthetic":true,"types":["bl602_pac::glb::swrst_cfg1::SWRST_S1A6_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg1/struct.SWRST_S1A6_W.html\" title=\"struct bl602_pac::glb::swrst_cfg1::SWRST_S1A6_W\">SWRST_S1A6_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::swrst_cfg1::SWRST_S1A6_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg1/struct.SWRST_S1A5_R.html\" title=\"struct bl602_pac::glb::swrst_cfg1::SWRST_S1A5_R\">SWRST_S1A5_R</a>","synthetic":true,"types":["bl602_pac::glb::swrst_cfg1::SWRST_S1A5_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg1/struct.SWRST_S1A5_W.html\" title=\"struct bl602_pac::glb::swrst_cfg1::SWRST_S1A5_W\">SWRST_S1A5_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::swrst_cfg1::SWRST_S1A5_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg1/struct.SWRST_S1A4_R.html\" title=\"struct bl602_pac::glb::swrst_cfg1::SWRST_S1A4_R\">SWRST_S1A4_R</a>","synthetic":true,"types":["bl602_pac::glb::swrst_cfg1::SWRST_S1A4_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg1/struct.SWRST_S1A4_W.html\" title=\"struct bl602_pac::glb::swrst_cfg1::SWRST_S1A4_W\">SWRST_S1A4_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::swrst_cfg1::SWRST_S1A4_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg1/struct.SWRST_S1A3_R.html\" title=\"struct bl602_pac::glb::swrst_cfg1::SWRST_S1A3_R\">SWRST_S1A3_R</a>","synthetic":true,"types":["bl602_pac::glb::swrst_cfg1::SWRST_S1A3_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg1/struct.SWRST_S1A3_W.html\" title=\"struct bl602_pac::glb::swrst_cfg1::SWRST_S1A3_W\">SWRST_S1A3_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::swrst_cfg1::SWRST_S1A3_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg1/struct.SWRST_S1A2_R.html\" title=\"struct bl602_pac::glb::swrst_cfg1::SWRST_S1A2_R\">SWRST_S1A2_R</a>","synthetic":true,"types":["bl602_pac::glb::swrst_cfg1::SWRST_S1A2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg1/struct.SWRST_S1A2_W.html\" title=\"struct bl602_pac::glb::swrst_cfg1::SWRST_S1A2_W\">SWRST_S1A2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::swrst_cfg1::SWRST_S1A2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg1/struct.SWRST_S1A1_R.html\" title=\"struct bl602_pac::glb::swrst_cfg1::SWRST_S1A1_R\">SWRST_S1A1_R</a>","synthetic":true,"types":["bl602_pac::glb::swrst_cfg1::SWRST_S1A1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg1/struct.SWRST_S1A1_W.html\" title=\"struct bl602_pac::glb::swrst_cfg1::SWRST_S1A1_W\">SWRST_S1A1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::swrst_cfg1::SWRST_S1A1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg1/struct.SWRST_S1A0_R.html\" title=\"struct bl602_pac::glb::swrst_cfg1::SWRST_S1A0_R\">SWRST_S1A0_R</a>","synthetic":true,"types":["bl602_pac::glb::swrst_cfg1::SWRST_S1A0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg1/struct.SWRST_S1A0_W.html\" title=\"struct bl602_pac::glb::swrst_cfg1::SWRST_S1A0_W\">SWRST_S1A0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::swrst_cfg1::SWRST_S1A0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg1/struct.SWRST_S1F_R.html\" title=\"struct bl602_pac::glb::swrst_cfg1::SWRST_S1F_R\">SWRST_S1F_R</a>","synthetic":true,"types":["bl602_pac::glb::swrst_cfg1::SWRST_S1F_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg1/struct.SWRST_S1F_W.html\" title=\"struct bl602_pac::glb::swrst_cfg1::SWRST_S1F_W\">SWRST_S1F_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::swrst_cfg1::SWRST_S1F_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg1/struct.SWRST_S1E_R.html\" title=\"struct bl602_pac::glb::swrst_cfg1::SWRST_S1E_R\">SWRST_S1E_R</a>","synthetic":true,"types":["bl602_pac::glb::swrst_cfg1::SWRST_S1E_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg1/struct.SWRST_S1E_W.html\" title=\"struct bl602_pac::glb::swrst_cfg1::SWRST_S1E_W\">SWRST_S1E_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::swrst_cfg1::SWRST_S1E_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg1/struct.SWRST_S1D_R.html\" title=\"struct bl602_pac::glb::swrst_cfg1::SWRST_S1D_R\">SWRST_S1D_R</a>","synthetic":true,"types":["bl602_pac::glb::swrst_cfg1::SWRST_S1D_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg1/struct.SWRST_S1D_W.html\" title=\"struct bl602_pac::glb::swrst_cfg1::SWRST_S1D_W\">SWRST_S1D_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::swrst_cfg1::SWRST_S1D_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg1/struct.SWRST_S1C_R.html\" title=\"struct bl602_pac::glb::swrst_cfg1::SWRST_S1C_R\">SWRST_S1C_R</a>","synthetic":true,"types":["bl602_pac::glb::swrst_cfg1::SWRST_S1C_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg1/struct.SWRST_S1C_W.html\" title=\"struct bl602_pac::glb::swrst_cfg1::SWRST_S1C_W\">SWRST_S1C_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::swrst_cfg1::SWRST_S1C_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg1/struct.SWRST_S1B_R.html\" title=\"struct bl602_pac::glb::swrst_cfg1::SWRST_S1B_R\">SWRST_S1B_R</a>","synthetic":true,"types":["bl602_pac::glb::swrst_cfg1::SWRST_S1B_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg1/struct.SWRST_S1B_W.html\" title=\"struct bl602_pac::glb::swrst_cfg1::SWRST_S1B_W\">SWRST_S1B_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::swrst_cfg1::SWRST_S1B_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg1/struct.SWRST_S1A_R.html\" title=\"struct bl602_pac::glb::swrst_cfg1::SWRST_S1A_R\">SWRST_S1A_R</a>","synthetic":true,"types":["bl602_pac::glb::swrst_cfg1::SWRST_S1A_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg1/struct.SWRST_S1A_W.html\" title=\"struct bl602_pac::glb::swrst_cfg1::SWRST_S1A_W\">SWRST_S1A_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::swrst_cfg1::SWRST_S1A_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg1/struct.SWRST_S19_R.html\" title=\"struct bl602_pac::glb::swrst_cfg1::SWRST_S19_R\">SWRST_S19_R</a>","synthetic":true,"types":["bl602_pac::glb::swrst_cfg1::SWRST_S19_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg1/struct.SWRST_S19_W.html\" title=\"struct bl602_pac::glb::swrst_cfg1::SWRST_S19_W\">SWRST_S19_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::swrst_cfg1::SWRST_S19_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg1/struct.SWRST_S18_R.html\" title=\"struct bl602_pac::glb::swrst_cfg1::SWRST_S18_R\">SWRST_S18_R</a>","synthetic":true,"types":["bl602_pac::glb::swrst_cfg1::SWRST_S18_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg1/struct.SWRST_S18_W.html\" title=\"struct bl602_pac::glb::swrst_cfg1::SWRST_S18_W\">SWRST_S18_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::swrst_cfg1::SWRST_S18_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg1/struct.SWRST_S17_R.html\" title=\"struct bl602_pac::glb::swrst_cfg1::SWRST_S17_R\">SWRST_S17_R</a>","synthetic":true,"types":["bl602_pac::glb::swrst_cfg1::SWRST_S17_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg1/struct.SWRST_S17_W.html\" title=\"struct bl602_pac::glb::swrst_cfg1::SWRST_S17_W\">SWRST_S17_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::swrst_cfg1::SWRST_S17_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg1/struct.SWRST_S16_R.html\" title=\"struct bl602_pac::glb::swrst_cfg1::SWRST_S16_R\">SWRST_S16_R</a>","synthetic":true,"types":["bl602_pac::glb::swrst_cfg1::SWRST_S16_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg1/struct.SWRST_S16_W.html\" title=\"struct bl602_pac::glb::swrst_cfg1::SWRST_S16_W\">SWRST_S16_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::swrst_cfg1::SWRST_S16_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg1/struct.SWRST_S15_R.html\" title=\"struct bl602_pac::glb::swrst_cfg1::SWRST_S15_R\">SWRST_S15_R</a>","synthetic":true,"types":["bl602_pac::glb::swrst_cfg1::SWRST_S15_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg1/struct.SWRST_S15_W.html\" title=\"struct bl602_pac::glb::swrst_cfg1::SWRST_S15_W\">SWRST_S15_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::swrst_cfg1::SWRST_S15_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg1/struct.SWRST_S14_R.html\" title=\"struct bl602_pac::glb::swrst_cfg1::SWRST_S14_R\">SWRST_S14_R</a>","synthetic":true,"types":["bl602_pac::glb::swrst_cfg1::SWRST_S14_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg1/struct.SWRST_S14_W.html\" title=\"struct bl602_pac::glb::swrst_cfg1::SWRST_S14_W\">SWRST_S14_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::swrst_cfg1::SWRST_S14_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg1/struct.SWRST_S13_R.html\" title=\"struct bl602_pac::glb::swrst_cfg1::SWRST_S13_R\">SWRST_S13_R</a>","synthetic":true,"types":["bl602_pac::glb::swrst_cfg1::SWRST_S13_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg1/struct.SWRST_S13_W.html\" title=\"struct bl602_pac::glb::swrst_cfg1::SWRST_S13_W\">SWRST_S13_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::swrst_cfg1::SWRST_S13_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg1/struct.SWRST_S12_R.html\" title=\"struct bl602_pac::glb::swrst_cfg1::SWRST_S12_R\">SWRST_S12_R</a>","synthetic":true,"types":["bl602_pac::glb::swrst_cfg1::SWRST_S12_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg1/struct.SWRST_S12_W.html\" title=\"struct bl602_pac::glb::swrst_cfg1::SWRST_S12_W\">SWRST_S12_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::swrst_cfg1::SWRST_S12_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg1/struct.SWRST_S11_R.html\" title=\"struct bl602_pac::glb::swrst_cfg1::SWRST_S11_R\">SWRST_S11_R</a>","synthetic":true,"types":["bl602_pac::glb::swrst_cfg1::SWRST_S11_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg1/struct.SWRST_S11_W.html\" title=\"struct bl602_pac::glb::swrst_cfg1::SWRST_S11_W\">SWRST_S11_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::swrst_cfg1::SWRST_S11_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg1/struct.SWRST_S10_R.html\" title=\"struct bl602_pac::glb::swrst_cfg1::SWRST_S10_R\">SWRST_S10_R</a>","synthetic":true,"types":["bl602_pac::glb::swrst_cfg1::SWRST_S10_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg1/struct.SWRST_S10_W.html\" title=\"struct bl602_pac::glb::swrst_cfg1::SWRST_S10_W\">SWRST_S10_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::swrst_cfg1::SWRST_S10_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg1/struct.SWRST_CFG1_SPEC.html\" title=\"struct bl602_pac::glb::swrst_cfg1::SWRST_CFG1_SPEC\">SWRST_CFG1_SPEC</a>","synthetic":true,"types":["bl602_pac::glb::swrst_cfg1::SWRST_CFG1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg2/struct.R.html\" title=\"struct bl602_pac::glb::swrst_cfg2::R\">R</a>","synthetic":true,"types":["bl602_pac::glb::swrst_cfg2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg2/struct.W.html\" title=\"struct bl602_pac::glb::swrst_cfg2::W\">W</a>","synthetic":true,"types":["bl602_pac::glb::swrst_cfg2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg2/struct.PKA_CLK_SEL_R.html\" title=\"struct bl602_pac::glb::swrst_cfg2::PKA_CLK_SEL_R\">PKA_CLK_SEL_R</a>","synthetic":true,"types":["bl602_pac::glb::swrst_cfg2::PKA_CLK_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg2/struct.PKA_CLK_SEL_W.html\" title=\"struct bl602_pac::glb::swrst_cfg2::PKA_CLK_SEL_W\">PKA_CLK_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::swrst_cfg2::PKA_CLK_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg2/struct.REG_CTRL_RESET_DUMMY_R.html\" title=\"struct bl602_pac::glb::swrst_cfg2::REG_CTRL_RESET_DUMMY_R\">REG_CTRL_RESET_DUMMY_R</a>","synthetic":true,"types":["bl602_pac::glb::swrst_cfg2::REG_CTRL_RESET_DUMMY_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg2/struct.REG_CTRL_RESET_DUMMY_W.html\" title=\"struct bl602_pac::glb::swrst_cfg2::REG_CTRL_RESET_DUMMY_W\">REG_CTRL_RESET_DUMMY_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::swrst_cfg2::REG_CTRL_RESET_DUMMY_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg2/struct.REG_CTRL_SYS_RESET_R.html\" title=\"struct bl602_pac::glb::swrst_cfg2::REG_CTRL_SYS_RESET_R\">REG_CTRL_SYS_RESET_R</a>","synthetic":true,"types":["bl602_pac::glb::swrst_cfg2::REG_CTRL_SYS_RESET_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg2/struct.REG_CTRL_SYS_RESET_W.html\" title=\"struct bl602_pac::glb::swrst_cfg2::REG_CTRL_SYS_RESET_W\">REG_CTRL_SYS_RESET_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::swrst_cfg2::REG_CTRL_SYS_RESET_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg2/struct.REG_CTRL_CPU_RESET_R.html\" title=\"struct bl602_pac::glb::swrst_cfg2::REG_CTRL_CPU_RESET_R\">REG_CTRL_CPU_RESET_R</a>","synthetic":true,"types":["bl602_pac::glb::swrst_cfg2::REG_CTRL_CPU_RESET_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg2/struct.REG_CTRL_CPU_RESET_W.html\" title=\"struct bl602_pac::glb::swrst_cfg2::REG_CTRL_CPU_RESET_W\">REG_CTRL_CPU_RESET_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::swrst_cfg2::REG_CTRL_CPU_RESET_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg2/struct.REG_CTRL_PWRON_RST_R.html\" title=\"struct bl602_pac::glb::swrst_cfg2::REG_CTRL_PWRON_RST_R\">REG_CTRL_PWRON_RST_R</a>","synthetic":true,"types":["bl602_pac::glb::swrst_cfg2::REG_CTRL_PWRON_RST_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg2/struct.REG_CTRL_PWRON_RST_W.html\" title=\"struct bl602_pac::glb::swrst_cfg2::REG_CTRL_PWRON_RST_W\">REG_CTRL_PWRON_RST_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::swrst_cfg2::REG_CTRL_PWRON_RST_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg2/struct.SWRST_CFG2_SPEC.html\" title=\"struct bl602_pac::glb::swrst_cfg2::SWRST_CFG2_SPEC\">SWRST_CFG2_SPEC</a>","synthetic":true,"types":["bl602_pac::glb::swrst_cfg2::SWRST_CFG2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg3/struct.R.html\" title=\"struct bl602_pac::glb::swrst_cfg3::R\">R</a>","synthetic":true,"types":["bl602_pac::glb::swrst_cfg3::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/swrst_cfg3/struct.SWRST_CFG3_SPEC.html\" title=\"struct bl602_pac::glb::swrst_cfg3::SWRST_CFG3_SPEC\">SWRST_CFG3_SPEC</a>","synthetic":true,"types":["bl602_pac::glb::swrst_cfg3::SWRST_CFG3_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/cgen_cfg0/struct.R.html\" title=\"struct bl602_pac::glb::cgen_cfg0::R\">R</a>","synthetic":true,"types":["bl602_pac::glb::cgen_cfg0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/cgen_cfg0/struct.W.html\" title=\"struct bl602_pac::glb::cgen_cfg0::W\">W</a>","synthetic":true,"types":["bl602_pac::glb::cgen_cfg0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/cgen_cfg0/struct.CGEN_M_R.html\" title=\"struct bl602_pac::glb::cgen_cfg0::CGEN_M_R\">CGEN_M_R</a>","synthetic":true,"types":["bl602_pac::glb::cgen_cfg0::CGEN_M_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/cgen_cfg0/struct.CGEN_M_W.html\" title=\"struct bl602_pac::glb::cgen_cfg0::CGEN_M_W\">CGEN_M_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::cgen_cfg0::CGEN_M_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/cgen_cfg0/struct.CGEN_CFG0_SPEC.html\" title=\"struct bl602_pac::glb::cgen_cfg0::CGEN_CFG0_SPEC\">CGEN_CFG0_SPEC</a>","synthetic":true,"types":["bl602_pac::glb::cgen_cfg0::CGEN_CFG0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/cgen_cfg1/struct.R.html\" title=\"struct bl602_pac::glb::cgen_cfg1::R\">R</a>","synthetic":true,"types":["bl602_pac::glb::cgen_cfg1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/cgen_cfg1/struct.W.html\" title=\"struct bl602_pac::glb::cgen_cfg1::W\">W</a>","synthetic":true,"types":["bl602_pac::glb::cgen_cfg1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/cgen_cfg1/struct.CGEN_S1A_R.html\" title=\"struct bl602_pac::glb::cgen_cfg1::CGEN_S1A_R\">CGEN_S1A_R</a>","synthetic":true,"types":["bl602_pac::glb::cgen_cfg1::CGEN_S1A_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/cgen_cfg1/struct.CGEN_S1A_W.html\" title=\"struct bl602_pac::glb::cgen_cfg1::CGEN_S1A_W\">CGEN_S1A_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::cgen_cfg1::CGEN_S1A_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/cgen_cfg1/struct.CGEN_S1_R.html\" title=\"struct bl602_pac::glb::cgen_cfg1::CGEN_S1_R\">CGEN_S1_R</a>","synthetic":true,"types":["bl602_pac::glb::cgen_cfg1::CGEN_S1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/cgen_cfg1/struct.CGEN_S1_W.html\" title=\"struct bl602_pac::glb::cgen_cfg1::CGEN_S1_W\">CGEN_S1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::cgen_cfg1::CGEN_S1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/cgen_cfg1/struct.CGEN_CFG1_SPEC.html\" title=\"struct bl602_pac::glb::cgen_cfg1::CGEN_CFG1_SPEC\">CGEN_CFG1_SPEC</a>","synthetic":true,"types":["bl602_pac::glb::cgen_cfg1::CGEN_CFG1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/cgen_cfg2/struct.R.html\" title=\"struct bl602_pac::glb::cgen_cfg2::R\">R</a>","synthetic":true,"types":["bl602_pac::glb::cgen_cfg2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/cgen_cfg2/struct.W.html\" title=\"struct bl602_pac::glb::cgen_cfg2::W\">W</a>","synthetic":true,"types":["bl602_pac::glb::cgen_cfg2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/cgen_cfg2/struct.CGEN_S3_R.html\" title=\"struct bl602_pac::glb::cgen_cfg2::CGEN_S3_R\">CGEN_S3_R</a>","synthetic":true,"types":["bl602_pac::glb::cgen_cfg2::CGEN_S3_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/cgen_cfg2/struct.CGEN_S3_W.html\" title=\"struct bl602_pac::glb::cgen_cfg2::CGEN_S3_W\">CGEN_S3_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::cgen_cfg2::CGEN_S3_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/cgen_cfg2/struct.CGEN_S2_R.html\" title=\"struct bl602_pac::glb::cgen_cfg2::CGEN_S2_R\">CGEN_S2_R</a>","synthetic":true,"types":["bl602_pac::glb::cgen_cfg2::CGEN_S2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/cgen_cfg2/struct.CGEN_S2_W.html\" title=\"struct bl602_pac::glb::cgen_cfg2::CGEN_S2_W\">CGEN_S2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::cgen_cfg2::CGEN_S2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/cgen_cfg2/struct.CGEN_CFG2_SPEC.html\" title=\"struct bl602_pac::glb::cgen_cfg2::CGEN_CFG2_SPEC\">CGEN_CFG2_SPEC</a>","synthetic":true,"types":["bl602_pac::glb::cgen_cfg2::CGEN_CFG2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/cgen_cfg3/struct.R.html\" title=\"struct bl602_pac::glb::cgen_cfg3::R\">R</a>","synthetic":true,"types":["bl602_pac::glb::cgen_cfg3::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/cgen_cfg3/struct.CGEN_CFG3_SPEC.html\" title=\"struct bl602_pac::glb::cgen_cfg3::CGEN_CFG3_SPEC\">CGEN_CFG3_SPEC</a>","synthetic":true,"types":["bl602_pac::glb::cgen_cfg3::CGEN_CFG3_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/mbist_ctl/struct.R.html\" title=\"struct bl602_pac::glb::mbist_ctl::R\">R</a>","synthetic":true,"types":["bl602_pac::glb::mbist_ctl::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/mbist_ctl/struct.W.html\" title=\"struct bl602_pac::glb::mbist_ctl::W\">W</a>","synthetic":true,"types":["bl602_pac::glb::mbist_ctl::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/mbist_ctl/struct.REG_MBIST_RST_N_R.html\" title=\"struct bl602_pac::glb::mbist_ctl::REG_MBIST_RST_N_R\">REG_MBIST_RST_N_R</a>","synthetic":true,"types":["bl602_pac::glb::mbist_ctl::REG_MBIST_RST_N_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/mbist_ctl/struct.REG_MBIST_RST_N_W.html\" title=\"struct bl602_pac::glb::mbist_ctl::REG_MBIST_RST_N_W\">REG_MBIST_RST_N_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::mbist_ctl::REG_MBIST_RST_N_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/mbist_ctl/struct.WIFI_MBIST_MODE_R.html\" title=\"struct bl602_pac::glb::mbist_ctl::WIFI_MBIST_MODE_R\">WIFI_MBIST_MODE_R</a>","synthetic":true,"types":["bl602_pac::glb::mbist_ctl::WIFI_MBIST_MODE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/mbist_ctl/struct.WIFI_MBIST_MODE_W.html\" title=\"struct bl602_pac::glb::mbist_ctl::WIFI_MBIST_MODE_W\">WIFI_MBIST_MODE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::mbist_ctl::WIFI_MBIST_MODE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/mbist_ctl/struct.OCRAM_MBIST_MODE_R.html\" title=\"struct bl602_pac::glb::mbist_ctl::OCRAM_MBIST_MODE_R\">OCRAM_MBIST_MODE_R</a>","synthetic":true,"types":["bl602_pac::glb::mbist_ctl::OCRAM_MBIST_MODE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/mbist_ctl/struct.OCRAM_MBIST_MODE_W.html\" title=\"struct bl602_pac::glb::mbist_ctl::OCRAM_MBIST_MODE_W\">OCRAM_MBIST_MODE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::mbist_ctl::OCRAM_MBIST_MODE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/mbist_ctl/struct.TAG_MBIST_MODE_R.html\" title=\"struct bl602_pac::glb::mbist_ctl::TAG_MBIST_MODE_R\">TAG_MBIST_MODE_R</a>","synthetic":true,"types":["bl602_pac::glb::mbist_ctl::TAG_MBIST_MODE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/mbist_ctl/struct.TAG_MBIST_MODE_W.html\" title=\"struct bl602_pac::glb::mbist_ctl::TAG_MBIST_MODE_W\">TAG_MBIST_MODE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::mbist_ctl::TAG_MBIST_MODE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/mbist_ctl/struct.HSRAM_MBIST_MODE_R.html\" title=\"struct bl602_pac::glb::mbist_ctl::HSRAM_MBIST_MODE_R\">HSRAM_MBIST_MODE_R</a>","synthetic":true,"types":["bl602_pac::glb::mbist_ctl::HSRAM_MBIST_MODE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/mbist_ctl/struct.HSRAM_MBIST_MODE_W.html\" title=\"struct bl602_pac::glb::mbist_ctl::HSRAM_MBIST_MODE_W\">HSRAM_MBIST_MODE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::mbist_ctl::HSRAM_MBIST_MODE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/mbist_ctl/struct.IROM_MBIST_MODE_R.html\" title=\"struct bl602_pac::glb::mbist_ctl::IROM_MBIST_MODE_R\">IROM_MBIST_MODE_R</a>","synthetic":true,"types":["bl602_pac::glb::mbist_ctl::IROM_MBIST_MODE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/mbist_ctl/struct.IROM_MBIST_MODE_W.html\" title=\"struct bl602_pac::glb::mbist_ctl::IROM_MBIST_MODE_W\">IROM_MBIST_MODE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::mbist_ctl::IROM_MBIST_MODE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/mbist_ctl/struct.MBIST_CTL_SPEC.html\" title=\"struct bl602_pac::glb::mbist_ctl::MBIST_CTL_SPEC\">MBIST_CTL_SPEC</a>","synthetic":true,"types":["bl602_pac::glb::mbist_ctl::MBIST_CTL_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/mbist_stat/struct.R.html\" title=\"struct bl602_pac::glb::mbist_stat::R\">R</a>","synthetic":true,"types":["bl602_pac::glb::mbist_stat::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/mbist_stat/struct.W.html\" title=\"struct bl602_pac::glb::mbist_stat::W\">W</a>","synthetic":true,"types":["bl602_pac::glb::mbist_stat::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/mbist_stat/struct.WIFI_MBIST_FAIL_R.html\" title=\"struct bl602_pac::glb::mbist_stat::WIFI_MBIST_FAIL_R\">WIFI_MBIST_FAIL_R</a>","synthetic":true,"types":["bl602_pac::glb::mbist_stat::WIFI_MBIST_FAIL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/mbist_stat/struct.WIFI_MBIST_FAIL_W.html\" title=\"struct bl602_pac::glb::mbist_stat::WIFI_MBIST_FAIL_W\">WIFI_MBIST_FAIL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::mbist_stat::WIFI_MBIST_FAIL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/mbist_stat/struct.OCRAM_MBIST_FAIL_R.html\" title=\"struct bl602_pac::glb::mbist_stat::OCRAM_MBIST_FAIL_R\">OCRAM_MBIST_FAIL_R</a>","synthetic":true,"types":["bl602_pac::glb::mbist_stat::OCRAM_MBIST_FAIL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/mbist_stat/struct.OCRAM_MBIST_FAIL_W.html\" title=\"struct bl602_pac::glb::mbist_stat::OCRAM_MBIST_FAIL_W\">OCRAM_MBIST_FAIL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::mbist_stat::OCRAM_MBIST_FAIL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/mbist_stat/struct.TAG_MBIST_FAIL_R.html\" title=\"struct bl602_pac::glb::mbist_stat::TAG_MBIST_FAIL_R\">TAG_MBIST_FAIL_R</a>","synthetic":true,"types":["bl602_pac::glb::mbist_stat::TAG_MBIST_FAIL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/mbist_stat/struct.TAG_MBIST_FAIL_W.html\" title=\"struct bl602_pac::glb::mbist_stat::TAG_MBIST_FAIL_W\">TAG_MBIST_FAIL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::mbist_stat::TAG_MBIST_FAIL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/mbist_stat/struct.HSRAM_MBIST_FAIL_R.html\" title=\"struct bl602_pac::glb::mbist_stat::HSRAM_MBIST_FAIL_R\">HSRAM_MBIST_FAIL_R</a>","synthetic":true,"types":["bl602_pac::glb::mbist_stat::HSRAM_MBIST_FAIL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/mbist_stat/struct.HSRAM_MBIST_FAIL_W.html\" title=\"struct bl602_pac::glb::mbist_stat::HSRAM_MBIST_FAIL_W\">HSRAM_MBIST_FAIL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::mbist_stat::HSRAM_MBIST_FAIL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/mbist_stat/struct.IROM_MBIST_FAIL_R.html\" title=\"struct bl602_pac::glb::mbist_stat::IROM_MBIST_FAIL_R\">IROM_MBIST_FAIL_R</a>","synthetic":true,"types":["bl602_pac::glb::mbist_stat::IROM_MBIST_FAIL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/mbist_stat/struct.IROM_MBIST_FAIL_W.html\" title=\"struct bl602_pac::glb::mbist_stat::IROM_MBIST_FAIL_W\">IROM_MBIST_FAIL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::mbist_stat::IROM_MBIST_FAIL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/mbist_stat/struct.WIFI_MBIST_DONE_R.html\" title=\"struct bl602_pac::glb::mbist_stat::WIFI_MBIST_DONE_R\">WIFI_MBIST_DONE_R</a>","synthetic":true,"types":["bl602_pac::glb::mbist_stat::WIFI_MBIST_DONE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/mbist_stat/struct.WIFI_MBIST_DONE_W.html\" title=\"struct bl602_pac::glb::mbist_stat::WIFI_MBIST_DONE_W\">WIFI_MBIST_DONE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::mbist_stat::WIFI_MBIST_DONE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/mbist_stat/struct.OCRAM_MBIST_DONE_R.html\" title=\"struct bl602_pac::glb::mbist_stat::OCRAM_MBIST_DONE_R\">OCRAM_MBIST_DONE_R</a>","synthetic":true,"types":["bl602_pac::glb::mbist_stat::OCRAM_MBIST_DONE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/mbist_stat/struct.OCRAM_MBIST_DONE_W.html\" title=\"struct bl602_pac::glb::mbist_stat::OCRAM_MBIST_DONE_W\">OCRAM_MBIST_DONE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::mbist_stat::OCRAM_MBIST_DONE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/mbist_stat/struct.TAG_MBIST_DONE_R.html\" title=\"struct bl602_pac::glb::mbist_stat::TAG_MBIST_DONE_R\">TAG_MBIST_DONE_R</a>","synthetic":true,"types":["bl602_pac::glb::mbist_stat::TAG_MBIST_DONE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/mbist_stat/struct.TAG_MBIST_DONE_W.html\" title=\"struct bl602_pac::glb::mbist_stat::TAG_MBIST_DONE_W\">TAG_MBIST_DONE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::mbist_stat::TAG_MBIST_DONE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/mbist_stat/struct.HSRAM_MBIST_DONE_R.html\" title=\"struct bl602_pac::glb::mbist_stat::HSRAM_MBIST_DONE_R\">HSRAM_MBIST_DONE_R</a>","synthetic":true,"types":["bl602_pac::glb::mbist_stat::HSRAM_MBIST_DONE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/mbist_stat/struct.HSRAM_MBIST_DONE_W.html\" title=\"struct bl602_pac::glb::mbist_stat::HSRAM_MBIST_DONE_W\">HSRAM_MBIST_DONE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::mbist_stat::HSRAM_MBIST_DONE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/mbist_stat/struct.IROM_MBIST_DONE_R.html\" title=\"struct bl602_pac::glb::mbist_stat::IROM_MBIST_DONE_R\">IROM_MBIST_DONE_R</a>","synthetic":true,"types":["bl602_pac::glb::mbist_stat::IROM_MBIST_DONE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/mbist_stat/struct.IROM_MBIST_DONE_W.html\" title=\"struct bl602_pac::glb::mbist_stat::IROM_MBIST_DONE_W\">IROM_MBIST_DONE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::mbist_stat::IROM_MBIST_DONE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/mbist_stat/struct.MBIST_STAT_SPEC.html\" title=\"struct bl602_pac::glb::mbist_stat::MBIST_STAT_SPEC\">MBIST_STAT_SPEC</a>","synthetic":true,"types":["bl602_pac::glb::mbist_stat::MBIST_STAT_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/bmx_cfg1/struct.R.html\" title=\"struct bl602_pac::glb::bmx_cfg1::R\">R</a>","synthetic":true,"types":["bl602_pac::glb::bmx_cfg1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/bmx_cfg1/struct.W.html\" title=\"struct bl602_pac::glb::bmx_cfg1::W\">W</a>","synthetic":true,"types":["bl602_pac::glb::bmx_cfg1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/bmx_cfg1/struct.HBN_APB_CFG_R.html\" title=\"struct bl602_pac::glb::bmx_cfg1::HBN_APB_CFG_R\">HBN_APB_CFG_R</a>","synthetic":true,"types":["bl602_pac::glb::bmx_cfg1::HBN_APB_CFG_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/bmx_cfg1/struct.HBN_APB_CFG_W.html\" title=\"struct bl602_pac::glb::bmx_cfg1::HBN_APB_CFG_W\">HBN_APB_CFG_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::bmx_cfg1::HBN_APB_CFG_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/bmx_cfg1/struct.PDS_APB_CFG_R.html\" title=\"struct bl602_pac::glb::bmx_cfg1::PDS_APB_CFG_R\">PDS_APB_CFG_R</a>","synthetic":true,"types":["bl602_pac::glb::bmx_cfg1::PDS_APB_CFG_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/bmx_cfg1/struct.PDS_APB_CFG_W.html\" title=\"struct bl602_pac::glb::bmx_cfg1::PDS_APB_CFG_W\">PDS_APB_CFG_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::bmx_cfg1::PDS_APB_CFG_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/bmx_cfg1/struct.HSEL_OPTION_R.html\" title=\"struct bl602_pac::glb::bmx_cfg1::HSEL_OPTION_R\">HSEL_OPTION_R</a>","synthetic":true,"types":["bl602_pac::glb::bmx_cfg1::HSEL_OPTION_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/bmx_cfg1/struct.HSEL_OPTION_W.html\" title=\"struct bl602_pac::glb::bmx_cfg1::HSEL_OPTION_W\">HSEL_OPTION_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::bmx_cfg1::HSEL_OPTION_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/bmx_cfg1/struct.BMX_GATING_DIS_R.html\" title=\"struct bl602_pac::glb::bmx_cfg1::BMX_GATING_DIS_R\">BMX_GATING_DIS_R</a>","synthetic":true,"types":["bl602_pac::glb::bmx_cfg1::BMX_GATING_DIS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/bmx_cfg1/struct.BMX_GATING_DIS_W.html\" title=\"struct bl602_pac::glb::bmx_cfg1::BMX_GATING_DIS_W\">BMX_GATING_DIS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::bmx_cfg1::BMX_GATING_DIS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/bmx_cfg1/struct.BMX_BUSY_OPTION_DIS_R.html\" title=\"struct bl602_pac::glb::bmx_cfg1::BMX_BUSY_OPTION_DIS_R\">BMX_BUSY_OPTION_DIS_R</a>","synthetic":true,"types":["bl602_pac::glb::bmx_cfg1::BMX_BUSY_OPTION_DIS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/bmx_cfg1/struct.BMX_BUSY_OPTION_DIS_W.html\" title=\"struct bl602_pac::glb::bmx_cfg1::BMX_BUSY_OPTION_DIS_W\">BMX_BUSY_OPTION_DIS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::bmx_cfg1::BMX_BUSY_OPTION_DIS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/bmx_cfg1/struct.BMX_ERR_EN_R.html\" title=\"struct bl602_pac::glb::bmx_cfg1::BMX_ERR_EN_R\">BMX_ERR_EN_R</a>","synthetic":true,"types":["bl602_pac::glb::bmx_cfg1::BMX_ERR_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/bmx_cfg1/struct.BMX_ERR_EN_W.html\" title=\"struct bl602_pac::glb::bmx_cfg1::BMX_ERR_EN_W\">BMX_ERR_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::bmx_cfg1::BMX_ERR_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/bmx_cfg1/struct.BMX_ARB_MODE_R.html\" title=\"struct bl602_pac::glb::bmx_cfg1::BMX_ARB_MODE_R\">BMX_ARB_MODE_R</a>","synthetic":true,"types":["bl602_pac::glb::bmx_cfg1::BMX_ARB_MODE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/bmx_cfg1/struct.BMX_ARB_MODE_W.html\" title=\"struct bl602_pac::glb::bmx_cfg1::BMX_ARB_MODE_W\">BMX_ARB_MODE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::bmx_cfg1::BMX_ARB_MODE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/bmx_cfg1/struct.BMX_TIMEOUT_EN_R.html\" title=\"struct bl602_pac::glb::bmx_cfg1::BMX_TIMEOUT_EN_R\">BMX_TIMEOUT_EN_R</a>","synthetic":true,"types":["bl602_pac::glb::bmx_cfg1::BMX_TIMEOUT_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/bmx_cfg1/struct.BMX_TIMEOUT_EN_W.html\" title=\"struct bl602_pac::glb::bmx_cfg1::BMX_TIMEOUT_EN_W\">BMX_TIMEOUT_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::bmx_cfg1::BMX_TIMEOUT_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/bmx_cfg1/struct.BMX_CFG1_SPEC.html\" title=\"struct bl602_pac::glb::bmx_cfg1::BMX_CFG1_SPEC\">BMX_CFG1_SPEC</a>","synthetic":true,"types":["bl602_pac::glb::bmx_cfg1::BMX_CFG1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/bmx_cfg2/struct.R.html\" title=\"struct bl602_pac::glb::bmx_cfg2::R\">R</a>","synthetic":true,"types":["bl602_pac::glb::bmx_cfg2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/bmx_cfg2/struct.W.html\" title=\"struct bl602_pac::glb::bmx_cfg2::W\">W</a>","synthetic":true,"types":["bl602_pac::glb::bmx_cfg2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/bmx_cfg2/struct.BMX_DBG_SEL_R.html\" title=\"struct bl602_pac::glb::bmx_cfg2::BMX_DBG_SEL_R\">BMX_DBG_SEL_R</a>","synthetic":true,"types":["bl602_pac::glb::bmx_cfg2::BMX_DBG_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/bmx_cfg2/struct.BMX_DBG_SEL_W.html\" title=\"struct bl602_pac::glb::bmx_cfg2::BMX_DBG_SEL_W\">BMX_DBG_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::bmx_cfg2::BMX_DBG_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/bmx_cfg2/struct.BMX_ERR_TZ_R.html\" title=\"struct bl602_pac::glb::bmx_cfg2::BMX_ERR_TZ_R\">BMX_ERR_TZ_R</a>","synthetic":true,"types":["bl602_pac::glb::bmx_cfg2::BMX_ERR_TZ_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/bmx_cfg2/struct.BMX_ERR_TZ_W.html\" title=\"struct bl602_pac::glb::bmx_cfg2::BMX_ERR_TZ_W\">BMX_ERR_TZ_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::bmx_cfg2::BMX_ERR_TZ_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/bmx_cfg2/struct.BMX_ERR_DEC_R.html\" title=\"struct bl602_pac::glb::bmx_cfg2::BMX_ERR_DEC_R\">BMX_ERR_DEC_R</a>","synthetic":true,"types":["bl602_pac::glb::bmx_cfg2::BMX_ERR_DEC_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/bmx_cfg2/struct.BMX_ERR_DEC_W.html\" title=\"struct bl602_pac::glb::bmx_cfg2::BMX_ERR_DEC_W\">BMX_ERR_DEC_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::bmx_cfg2::BMX_ERR_DEC_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/bmx_cfg2/struct.BMX_ERR_ADDR_DIS_R.html\" title=\"struct bl602_pac::glb::bmx_cfg2::BMX_ERR_ADDR_DIS_R\">BMX_ERR_ADDR_DIS_R</a>","synthetic":true,"types":["bl602_pac::glb::bmx_cfg2::BMX_ERR_ADDR_DIS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/bmx_cfg2/struct.BMX_ERR_ADDR_DIS_W.html\" title=\"struct bl602_pac::glb::bmx_cfg2::BMX_ERR_ADDR_DIS_W\">BMX_ERR_ADDR_DIS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::bmx_cfg2::BMX_ERR_ADDR_DIS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/bmx_cfg2/struct.BMX_CFG2_SPEC.html\" title=\"struct bl602_pac::glb::bmx_cfg2::BMX_CFG2_SPEC\">BMX_CFG2_SPEC</a>","synthetic":true,"types":["bl602_pac::glb::bmx_cfg2::BMX_CFG2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/bmx_err_addr/struct.R.html\" title=\"struct bl602_pac::glb::bmx_err_addr::R\">R</a>","synthetic":true,"types":["bl602_pac::glb::bmx_err_addr::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/bmx_err_addr/struct.W.html\" title=\"struct bl602_pac::glb::bmx_err_addr::W\">W</a>","synthetic":true,"types":["bl602_pac::glb::bmx_err_addr::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/bmx_err_addr/struct.BMX_ERR_ADDR_R.html\" title=\"struct bl602_pac::glb::bmx_err_addr::BMX_ERR_ADDR_R\">BMX_ERR_ADDR_R</a>","synthetic":true,"types":["bl602_pac::glb::bmx_err_addr::BMX_ERR_ADDR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/bmx_err_addr/struct.BMX_ERR_ADDR_W.html\" title=\"struct bl602_pac::glb::bmx_err_addr::BMX_ERR_ADDR_W\">BMX_ERR_ADDR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::bmx_err_addr::BMX_ERR_ADDR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/bmx_err_addr/struct.BMX_ERR_ADDR_SPEC.html\" title=\"struct bl602_pac::glb::bmx_err_addr::BMX_ERR_ADDR_SPEC\">BMX_ERR_ADDR_SPEC</a>","synthetic":true,"types":["bl602_pac::glb::bmx_err_addr::BMX_ERR_ADDR_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/bmx_dbg_out/struct.R.html\" title=\"struct bl602_pac::glb::bmx_dbg_out::R\">R</a>","synthetic":true,"types":["bl602_pac::glb::bmx_dbg_out::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/bmx_dbg_out/struct.W.html\" title=\"struct bl602_pac::glb::bmx_dbg_out::W\">W</a>","synthetic":true,"types":["bl602_pac::glb::bmx_dbg_out::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/bmx_dbg_out/struct.BMX_DBG_OUT_R.html\" title=\"struct bl602_pac::glb::bmx_dbg_out::BMX_DBG_OUT_R\">BMX_DBG_OUT_R</a>","synthetic":true,"types":["bl602_pac::glb::bmx_dbg_out::BMX_DBG_OUT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/bmx_dbg_out/struct.BMX_DBG_OUT_W.html\" title=\"struct bl602_pac::glb::bmx_dbg_out::BMX_DBG_OUT_W\">BMX_DBG_OUT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::bmx_dbg_out::BMX_DBG_OUT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/bmx_dbg_out/struct.BMX_DBG_OUT_SPEC.html\" title=\"struct bl602_pac::glb::bmx_dbg_out::BMX_DBG_OUT_SPEC\">BMX_DBG_OUT_SPEC</a>","synthetic":true,"types":["bl602_pac::glb::bmx_dbg_out::BMX_DBG_OUT_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/rsv0/struct.R.html\" title=\"struct bl602_pac::glb::rsv0::R\">R</a>","synthetic":true,"types":["bl602_pac::glb::rsv0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/rsv0/struct.W.html\" title=\"struct bl602_pac::glb::rsv0::W\">W</a>","synthetic":true,"types":["bl602_pac::glb::rsv0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/rsv0/struct.RSVD_31_0_R.html\" title=\"struct bl602_pac::glb::rsv0::RSVD_31_0_R\">RSVD_31_0_R</a>","synthetic":true,"types":["bl602_pac::glb::rsv0::RSVD_31_0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/rsv0/struct.RSVD_31_0_W.html\" title=\"struct bl602_pac::glb::rsv0::RSVD_31_0_W\">RSVD_31_0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::rsv0::RSVD_31_0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/rsv0/struct.RSV0_SPEC.html\" title=\"struct bl602_pac::glb::rsv0::RSV0_SPEC\">RSV0_SPEC</a>","synthetic":true,"types":["bl602_pac::glb::rsv0::RSV0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/rsv1/struct.R.html\" title=\"struct bl602_pac::glb::rsv1::R\">R</a>","synthetic":true,"types":["bl602_pac::glb::rsv1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/rsv1/struct.W.html\" title=\"struct bl602_pac::glb::rsv1::W\">W</a>","synthetic":true,"types":["bl602_pac::glb::rsv1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/rsv1/struct.RSVD_31_0_R.html\" title=\"struct bl602_pac::glb::rsv1::RSVD_31_0_R\">RSVD_31_0_R</a>","synthetic":true,"types":["bl602_pac::glb::rsv1::RSVD_31_0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/rsv1/struct.RSVD_31_0_W.html\" title=\"struct bl602_pac::glb::rsv1::RSVD_31_0_W\">RSVD_31_0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::rsv1::RSVD_31_0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/rsv1/struct.RSV1_SPEC.html\" title=\"struct bl602_pac::glb::rsv1::RSV1_SPEC\">RSV1_SPEC</a>","synthetic":true,"types":["bl602_pac::glb::rsv1::RSV1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/rsv2/struct.R.html\" title=\"struct bl602_pac::glb::rsv2::R\">R</a>","synthetic":true,"types":["bl602_pac::glb::rsv2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/rsv2/struct.W.html\" title=\"struct bl602_pac::glb::rsv2::W\">W</a>","synthetic":true,"types":["bl602_pac::glb::rsv2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/rsv2/struct.RSVD_31_0_R.html\" title=\"struct bl602_pac::glb::rsv2::RSVD_31_0_R\">RSVD_31_0_R</a>","synthetic":true,"types":["bl602_pac::glb::rsv2::RSVD_31_0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/rsv2/struct.RSVD_31_0_W.html\" title=\"struct bl602_pac::glb::rsv2::RSVD_31_0_W\">RSVD_31_0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::rsv2::RSVD_31_0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/rsv2/struct.RSV2_SPEC.html\" title=\"struct bl602_pac::glb::rsv2::RSV2_SPEC\">RSV2_SPEC</a>","synthetic":true,"types":["bl602_pac::glb::rsv2::RSV2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/rsv3/struct.R.html\" title=\"struct bl602_pac::glb::rsv3::R\">R</a>","synthetic":true,"types":["bl602_pac::glb::rsv3::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/rsv3/struct.W.html\" title=\"struct bl602_pac::glb::rsv3::W\">W</a>","synthetic":true,"types":["bl602_pac::glb::rsv3::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/rsv3/struct.RSVD_31_0_R.html\" title=\"struct bl602_pac::glb::rsv3::RSVD_31_0_R\">RSVD_31_0_R</a>","synthetic":true,"types":["bl602_pac::glb::rsv3::RSVD_31_0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/rsv3/struct.RSVD_31_0_W.html\" title=\"struct bl602_pac::glb::rsv3::RSVD_31_0_W\">RSVD_31_0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::rsv3::RSVD_31_0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/rsv3/struct.RSV3_SPEC.html\" title=\"struct bl602_pac::glb::rsv3::RSV3_SPEC\">RSV3_SPEC</a>","synthetic":true,"types":["bl602_pac::glb::rsv3::RSV3_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/sram_ret/struct.R.html\" title=\"struct bl602_pac::glb::sram_ret::R\">R</a>","synthetic":true,"types":["bl602_pac::glb::sram_ret::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/sram_ret/struct.W.html\" title=\"struct bl602_pac::glb::sram_ret::W\">W</a>","synthetic":true,"types":["bl602_pac::glb::sram_ret::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/sram_ret/struct.REG_SRAM_RET_R.html\" title=\"struct bl602_pac::glb::sram_ret::REG_SRAM_RET_R\">REG_SRAM_RET_R</a>","synthetic":true,"types":["bl602_pac::glb::sram_ret::REG_SRAM_RET_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/sram_ret/struct.REG_SRAM_RET_W.html\" title=\"struct bl602_pac::glb::sram_ret::REG_SRAM_RET_W\">REG_SRAM_RET_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::sram_ret::REG_SRAM_RET_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/sram_ret/struct.SRAM_RET_SPEC.html\" title=\"struct bl602_pac::glb::sram_ret::SRAM_RET_SPEC\">SRAM_RET_SPEC</a>","synthetic":true,"types":["bl602_pac::glb::sram_ret::SRAM_RET_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/sram_slp/struct.R.html\" title=\"struct bl602_pac::glb::sram_slp::R\">R</a>","synthetic":true,"types":["bl602_pac::glb::sram_slp::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/sram_slp/struct.W.html\" title=\"struct bl602_pac::glb::sram_slp::W\">W</a>","synthetic":true,"types":["bl602_pac::glb::sram_slp::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/sram_slp/struct.REG_SRAM_SLP_R.html\" title=\"struct bl602_pac::glb::sram_slp::REG_SRAM_SLP_R\">REG_SRAM_SLP_R</a>","synthetic":true,"types":["bl602_pac::glb::sram_slp::REG_SRAM_SLP_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/sram_slp/struct.REG_SRAM_SLP_W.html\" title=\"struct bl602_pac::glb::sram_slp::REG_SRAM_SLP_W\">REG_SRAM_SLP_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::sram_slp::REG_SRAM_SLP_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/sram_slp/struct.SRAM_SLP_SPEC.html\" title=\"struct bl602_pac::glb::sram_slp::SRAM_SLP_SPEC\">SRAM_SLP_SPEC</a>","synthetic":true,"types":["bl602_pac::glb::sram_slp::SRAM_SLP_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/sram_parm/struct.R.html\" title=\"struct bl602_pac::glb::sram_parm::R\">R</a>","synthetic":true,"types":["bl602_pac::glb::sram_parm::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/sram_parm/struct.W.html\" title=\"struct bl602_pac::glb::sram_parm::W\">W</a>","synthetic":true,"types":["bl602_pac::glb::sram_parm::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/sram_parm/struct.REG_SRAM_PARM_R.html\" title=\"struct bl602_pac::glb::sram_parm::REG_SRAM_PARM_R\">REG_SRAM_PARM_R</a>","synthetic":true,"types":["bl602_pac::glb::sram_parm::REG_SRAM_PARM_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/sram_parm/struct.REG_SRAM_PARM_W.html\" title=\"struct bl602_pac::glb::sram_parm::REG_SRAM_PARM_W\">REG_SRAM_PARM_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::sram_parm::REG_SRAM_PARM_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/sram_parm/struct.SRAM_PARM_SPEC.html\" title=\"struct bl602_pac::glb::sram_parm::SRAM_PARM_SPEC\">SRAM_PARM_SPEC</a>","synthetic":true,"types":["bl602_pac::glb::sram_parm::SRAM_PARM_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/seam_misc/struct.R.html\" title=\"struct bl602_pac::glb::seam_misc::R\">R</a>","synthetic":true,"types":["bl602_pac::glb::seam_misc::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/seam_misc/struct.W.html\" title=\"struct bl602_pac::glb::seam_misc::W\">W</a>","synthetic":true,"types":["bl602_pac::glb::seam_misc::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/seam_misc/struct.EM_SEL_R.html\" title=\"struct bl602_pac::glb::seam_misc::EM_SEL_R\">EM_SEL_R</a>","synthetic":true,"types":["bl602_pac::glb::seam_misc::EM_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/seam_misc/struct.EM_SEL_W.html\" title=\"struct bl602_pac::glb::seam_misc::EM_SEL_W\">EM_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::seam_misc::EM_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/seam_misc/struct.SEAM_MISC_SPEC.html\" title=\"struct bl602_pac::glb::seam_misc::SEAM_MISC_SPEC\">SEAM_MISC_SPEC</a>","synthetic":true,"types":["bl602_pac::glb::seam_misc::SEAM_MISC_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/glb_parm/struct.R.html\" title=\"struct bl602_pac::glb::glb_parm::R\">R</a>","synthetic":true,"types":["bl602_pac::glb::glb_parm::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/glb_parm/struct.W.html\" title=\"struct bl602_pac::glb::glb_parm::W\">W</a>","synthetic":true,"types":["bl602_pac::glb::glb_parm::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/glb_parm/struct.UART_SWAP_SET_R.html\" title=\"struct bl602_pac::glb::glb_parm::UART_SWAP_SET_R\">UART_SWAP_SET_R</a>","synthetic":true,"types":["bl602_pac::glb::glb_parm::UART_SWAP_SET_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/glb_parm/struct.UART_SWAP_SET_W.html\" title=\"struct bl602_pac::glb::glb_parm::UART_SWAP_SET_W\">UART_SWAP_SET_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::glb_parm::UART_SWAP_SET_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/glb_parm/struct.P7_JTAG_USE_IO_2_5_R.html\" title=\"struct bl602_pac::glb::glb_parm::P7_JTAG_USE_IO_2_5_R\">P7_JTAG_USE_IO_2_5_R</a>","synthetic":true,"types":["bl602_pac::glb::glb_parm::P7_JTAG_USE_IO_2_5_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/glb_parm/struct.P7_JTAG_USE_IO_2_5_W.html\" title=\"struct bl602_pac::glb::glb_parm::P7_JTAG_USE_IO_2_5_W\">P7_JTAG_USE_IO_2_5_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::glb_parm::P7_JTAG_USE_IO_2_5_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/glb_parm/struct.P6_SDIO_USE_IO_0_5_R.html\" title=\"struct bl602_pac::glb::glb_parm::P6_SDIO_USE_IO_0_5_R\">P6_SDIO_USE_IO_0_5_R</a>","synthetic":true,"types":["bl602_pac::glb::glb_parm::P6_SDIO_USE_IO_0_5_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/glb_parm/struct.P6_SDIO_USE_IO_0_5_W.html\" title=\"struct bl602_pac::glb::glb_parm::P6_SDIO_USE_IO_0_5_W\">P6_SDIO_USE_IO_0_5_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::glb_parm::P6_SDIO_USE_IO_0_5_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/glb_parm/struct.P5_DAC_TEST_WITH_JTAG_R.html\" title=\"struct bl602_pac::glb::glb_parm::P5_DAC_TEST_WITH_JTAG_R\">P5_DAC_TEST_WITH_JTAG_R</a>","synthetic":true,"types":["bl602_pac::glb::glb_parm::P5_DAC_TEST_WITH_JTAG_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/glb_parm/struct.P5_DAC_TEST_WITH_JTAG_W.html\" title=\"struct bl602_pac::glb::glb_parm::P5_DAC_TEST_WITH_JTAG_W\">P5_DAC_TEST_WITH_JTAG_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::glb_parm::P5_DAC_TEST_WITH_JTAG_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/glb_parm/struct.P4_ADC_TEST_WITH_JTAG_R.html\" title=\"struct bl602_pac::glb::glb_parm::P4_ADC_TEST_WITH_JTAG_R\">P4_ADC_TEST_WITH_JTAG_R</a>","synthetic":true,"types":["bl602_pac::glb::glb_parm::P4_ADC_TEST_WITH_JTAG_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/glb_parm/struct.P4_ADC_TEST_WITH_JTAG_W.html\" title=\"struct bl602_pac::glb::glb_parm::P4_ADC_TEST_WITH_JTAG_W\">P4_ADC_TEST_WITH_JTAG_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::glb_parm::P4_ADC_TEST_WITH_JTAG_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/glb_parm/struct.P3_CCI_USE_IO_2_5_R.html\" title=\"struct bl602_pac::glb::glb_parm::P3_CCI_USE_IO_2_5_R\">P3_CCI_USE_IO_2_5_R</a>","synthetic":true,"types":["bl602_pac::glb::glb_parm::P3_CCI_USE_IO_2_5_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/glb_parm/struct.P3_CCI_USE_IO_2_5_W.html\" title=\"struct bl602_pac::glb::glb_parm::P3_CCI_USE_IO_2_5_W\">P3_CCI_USE_IO_2_5_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::glb_parm::P3_CCI_USE_IO_2_5_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/glb_parm/struct.P2_DAC_TEST_WITH_CCI_R.html\" title=\"struct bl602_pac::glb::glb_parm::P2_DAC_TEST_WITH_CCI_R\">P2_DAC_TEST_WITH_CCI_R</a>","synthetic":true,"types":["bl602_pac::glb::glb_parm::P2_DAC_TEST_WITH_CCI_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/glb_parm/struct.P2_DAC_TEST_WITH_CCI_W.html\" title=\"struct bl602_pac::glb::glb_parm::P2_DAC_TEST_WITH_CCI_W\">P2_DAC_TEST_WITH_CCI_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::glb_parm::P2_DAC_TEST_WITH_CCI_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/glb_parm/struct.P1_ADC_TEST_WITH_CCI_R.html\" title=\"struct bl602_pac::glb::glb_parm::P1_ADC_TEST_WITH_CCI_R\">P1_ADC_TEST_WITH_CCI_R</a>","synthetic":true,"types":["bl602_pac::glb::glb_parm::P1_ADC_TEST_WITH_CCI_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/glb_parm/struct.P1_ADC_TEST_WITH_CCI_W.html\" title=\"struct bl602_pac::glb::glb_parm::P1_ADC_TEST_WITH_CCI_W\">P1_ADC_TEST_WITH_CCI_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::glb_parm::P1_ADC_TEST_WITH_CCI_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/glb_parm/struct.REG_CCI_USE_SDIO_PIN_R.html\" title=\"struct bl602_pac::glb::glb_parm::REG_CCI_USE_SDIO_PIN_R\">REG_CCI_USE_SDIO_PIN_R</a>","synthetic":true,"types":["bl602_pac::glb::glb_parm::REG_CCI_USE_SDIO_PIN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/glb_parm/struct.REG_CCI_USE_SDIO_PIN_W.html\" title=\"struct bl602_pac::glb::glb_parm::REG_CCI_USE_SDIO_PIN_W\">REG_CCI_USE_SDIO_PIN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::glb_parm::REG_CCI_USE_SDIO_PIN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/glb_parm/struct.REG_CCI_USE_JTAG_PIN_R.html\" title=\"struct bl602_pac::glb::glb_parm::REG_CCI_USE_JTAG_PIN_R\">REG_CCI_USE_JTAG_PIN_R</a>","synthetic":true,"types":["bl602_pac::glb::glb_parm::REG_CCI_USE_JTAG_PIN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/glb_parm/struct.REG_CCI_USE_JTAG_PIN_W.html\" title=\"struct bl602_pac::glb::glb_parm::REG_CCI_USE_JTAG_PIN_W\">REG_CCI_USE_JTAG_PIN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::glb_parm::REG_CCI_USE_JTAG_PIN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/glb_parm/struct.REG_SPI_0_SWAP_R.html\" title=\"struct bl602_pac::glb::glb_parm::REG_SPI_0_SWAP_R\">REG_SPI_0_SWAP_R</a>","synthetic":true,"types":["bl602_pac::glb::glb_parm::REG_SPI_0_SWAP_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/glb_parm/struct.REG_SPI_0_SWAP_W.html\" title=\"struct bl602_pac::glb::glb_parm::REG_SPI_0_SWAP_W\">REG_SPI_0_SWAP_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::glb_parm::REG_SPI_0_SWAP_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/glb_parm/struct.REG_SPI_0_MASTER_MODE_R.html\" title=\"struct bl602_pac::glb::glb_parm::REG_SPI_0_MASTER_MODE_R\">REG_SPI_0_MASTER_MODE_R</a>","synthetic":true,"types":["bl602_pac::glb::glb_parm::REG_SPI_0_MASTER_MODE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/glb_parm/struct.REG_SPI_0_MASTER_MODE_W.html\" title=\"struct bl602_pac::glb::glb_parm::REG_SPI_0_MASTER_MODE_W\">REG_SPI_0_MASTER_MODE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::glb_parm::REG_SPI_0_MASTER_MODE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/glb_parm/struct.SEL_EMBEDDED_SFLASH_R.html\" title=\"struct bl602_pac::glb::glb_parm::SEL_EMBEDDED_SFLASH_R\">SEL_EMBEDDED_SFLASH_R</a>","synthetic":true,"types":["bl602_pac::glb::glb_parm::SEL_EMBEDDED_SFLASH_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/glb_parm/struct.SEL_EMBEDDED_SFLASH_W.html\" title=\"struct bl602_pac::glb::glb_parm::SEL_EMBEDDED_SFLASH_W\">SEL_EMBEDDED_SFLASH_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::glb_parm::SEL_EMBEDDED_SFLASH_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/glb_parm/struct.SWAP_SFLASH_IO_3_IO_0_R.html\" title=\"struct bl602_pac::glb::glb_parm::SWAP_SFLASH_IO_3_IO_0_R\">SWAP_SFLASH_IO_3_IO_0_R</a>","synthetic":true,"types":["bl602_pac::glb::glb_parm::SWAP_SFLASH_IO_3_IO_0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/glb_parm/struct.SWAP_SFLASH_IO_3_IO_0_W.html\" title=\"struct bl602_pac::glb::glb_parm::SWAP_SFLASH_IO_3_IO_0_W\">SWAP_SFLASH_IO_3_IO_0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::glb_parm::SWAP_SFLASH_IO_3_IO_0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/glb_parm/struct.JTAG_SWAP_SET_R.html\" title=\"struct bl602_pac::glb::glb_parm::JTAG_SWAP_SET_R\">JTAG_SWAP_SET_R</a>","synthetic":true,"types":["bl602_pac::glb::glb_parm::JTAG_SWAP_SET_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/glb_parm/struct.JTAG_SWAP_SET_W.html\" title=\"struct bl602_pac::glb::glb_parm::JTAG_SWAP_SET_W\">JTAG_SWAP_SET_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::glb_parm::JTAG_SWAP_SET_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/glb_parm/struct.REG_EXT_RST_SMT_R.html\" title=\"struct bl602_pac::glb::glb_parm::REG_EXT_RST_SMT_R\">REG_EXT_RST_SMT_R</a>","synthetic":true,"types":["bl602_pac::glb::glb_parm::REG_EXT_RST_SMT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/glb_parm/struct.REG_EXT_RST_SMT_W.html\" title=\"struct bl602_pac::glb::glb_parm::REG_EXT_RST_SMT_W\">REG_EXT_RST_SMT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::glb_parm::REG_EXT_RST_SMT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/glb_parm/struct.REG_BD_EN_R.html\" title=\"struct bl602_pac::glb::glb_parm::REG_BD_EN_R\">REG_BD_EN_R</a>","synthetic":true,"types":["bl602_pac::glb::glb_parm::REG_BD_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/glb_parm/struct.REG_BD_EN_W.html\" title=\"struct bl602_pac::glb::glb_parm::REG_BD_EN_W\">REG_BD_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::glb_parm::REG_BD_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/glb_parm/struct.GLB_PARM_SPEC.html\" title=\"struct bl602_pac::glb::glb_parm::GLB_PARM_SPEC\">GLB_PARM_SPEC</a>","synthetic":true,"types":["bl602_pac::glb::glb_parm::GLB_PARM_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/cpu_clk_cfg/struct.R.html\" title=\"struct bl602_pac::glb::cpu_clk_cfg::R\">R</a>","synthetic":true,"types":["bl602_pac::glb::cpu_clk_cfg::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/cpu_clk_cfg/struct.W.html\" title=\"struct bl602_pac::glb::cpu_clk_cfg::W\">W</a>","synthetic":true,"types":["bl602_pac::glb::cpu_clk_cfg::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/cpu_clk_cfg/struct.DEBUG_NDRESET_GATE_R.html\" title=\"struct bl602_pac::glb::cpu_clk_cfg::DEBUG_NDRESET_GATE_R\">DEBUG_NDRESET_GATE_R</a>","synthetic":true,"types":["bl602_pac::glb::cpu_clk_cfg::DEBUG_NDRESET_GATE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/cpu_clk_cfg/struct.DEBUG_NDRESET_GATE_W.html\" title=\"struct bl602_pac::glb::cpu_clk_cfg::DEBUG_NDRESET_GATE_W\">DEBUG_NDRESET_GATE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::cpu_clk_cfg::DEBUG_NDRESET_GATE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/cpu_clk_cfg/struct.CPU_RTC_SEL_R.html\" title=\"struct bl602_pac::glb::cpu_clk_cfg::CPU_RTC_SEL_R\">CPU_RTC_SEL_R</a>","synthetic":true,"types":["bl602_pac::glb::cpu_clk_cfg::CPU_RTC_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/cpu_clk_cfg/struct.CPU_RTC_SEL_W.html\" title=\"struct bl602_pac::glb::cpu_clk_cfg::CPU_RTC_SEL_W\">CPU_RTC_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::cpu_clk_cfg::CPU_RTC_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/cpu_clk_cfg/struct.CPU_RTC_EN_R.html\" title=\"struct bl602_pac::glb::cpu_clk_cfg::CPU_RTC_EN_R\">CPU_RTC_EN_R</a>","synthetic":true,"types":["bl602_pac::glb::cpu_clk_cfg::CPU_RTC_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/cpu_clk_cfg/struct.CPU_RTC_EN_W.html\" title=\"struct bl602_pac::glb::cpu_clk_cfg::CPU_RTC_EN_W\">CPU_RTC_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::cpu_clk_cfg::CPU_RTC_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/cpu_clk_cfg/struct.CPU_RTC_DIV_R.html\" title=\"struct bl602_pac::glb::cpu_clk_cfg::CPU_RTC_DIV_R\">CPU_RTC_DIV_R</a>","synthetic":true,"types":["bl602_pac::glb::cpu_clk_cfg::CPU_RTC_DIV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/cpu_clk_cfg/struct.CPU_RTC_DIV_W.html\" title=\"struct bl602_pac::glb::cpu_clk_cfg::CPU_RTC_DIV_W\">CPU_RTC_DIV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::cpu_clk_cfg::CPU_RTC_DIV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/cpu_clk_cfg/struct.CPU_CLK_CFG_SPEC.html\" title=\"struct bl602_pac::glb::cpu_clk_cfg::CPU_CLK_CFG_SPEC\">CPU_CLK_CFG_SPEC</a>","synthetic":true,"types":["bl602_pac::glb::cpu_clk_cfg::CPU_CLK_CFG_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpadc_32m_src_ctrl/struct.R.html\" title=\"struct bl602_pac::glb::gpadc_32m_src_ctrl::R\">R</a>","synthetic":true,"types":["bl602_pac::glb::gpadc_32m_src_ctrl::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpadc_32m_src_ctrl/struct.W.html\" title=\"struct bl602_pac::glb::gpadc_32m_src_ctrl::W\">W</a>","synthetic":true,"types":["bl602_pac::glb::gpadc_32m_src_ctrl::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpadc_32m_src_ctrl/struct.GPADC_32M_DIV_EN_R.html\" title=\"struct bl602_pac::glb::gpadc_32m_src_ctrl::GPADC_32M_DIV_EN_R\">GPADC_32M_DIV_EN_R</a>","synthetic":true,"types":["bl602_pac::glb::gpadc_32m_src_ctrl::GPADC_32M_DIV_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpadc_32m_src_ctrl/struct.GPADC_32M_DIV_EN_W.html\" title=\"struct bl602_pac::glb::gpadc_32m_src_ctrl::GPADC_32M_DIV_EN_W\">GPADC_32M_DIV_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpadc_32m_src_ctrl::GPADC_32M_DIV_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpadc_32m_src_ctrl/struct.GPADC_32M_CLK_SEL_R.html\" title=\"struct bl602_pac::glb::gpadc_32m_src_ctrl::GPADC_32M_CLK_SEL_R\">GPADC_32M_CLK_SEL_R</a>","synthetic":true,"types":["bl602_pac::glb::gpadc_32m_src_ctrl::GPADC_32M_CLK_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpadc_32m_src_ctrl/struct.GPADC_32M_CLK_SEL_W.html\" title=\"struct bl602_pac::glb::gpadc_32m_src_ctrl::GPADC_32M_CLK_SEL_W\">GPADC_32M_CLK_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpadc_32m_src_ctrl::GPADC_32M_CLK_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpadc_32m_src_ctrl/struct.GPADC_32M_CLK_DIV_R.html\" title=\"struct bl602_pac::glb::gpadc_32m_src_ctrl::GPADC_32M_CLK_DIV_R\">GPADC_32M_CLK_DIV_R</a>","synthetic":true,"types":["bl602_pac::glb::gpadc_32m_src_ctrl::GPADC_32M_CLK_DIV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpadc_32m_src_ctrl/struct.GPADC_32M_CLK_DIV_W.html\" title=\"struct bl602_pac::glb::gpadc_32m_src_ctrl::GPADC_32M_CLK_DIV_W\">GPADC_32M_CLK_DIV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpadc_32m_src_ctrl::GPADC_32M_CLK_DIV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpadc_32m_src_ctrl/struct.GPADC_32M_SRC_CTRL_SPEC.html\" title=\"struct bl602_pac::glb::gpadc_32m_src_ctrl::GPADC_32M_SRC_CTRL_SPEC\">GPADC_32M_SRC_CTRL_SPEC</a>","synthetic":true,"types":["bl602_pac::glb::gpadc_32m_src_ctrl::GPADC_32M_SRC_CTRL_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/dig32k_wakeup_ctrl/struct.R.html\" title=\"struct bl602_pac::glb::dig32k_wakeup_ctrl::R\">R</a>","synthetic":true,"types":["bl602_pac::glb::dig32k_wakeup_ctrl::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/dig32k_wakeup_ctrl/struct.W.html\" title=\"struct bl602_pac::glb::dig32k_wakeup_ctrl::W\">W</a>","synthetic":true,"types":["bl602_pac::glb::dig32k_wakeup_ctrl::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/dig32k_wakeup_ctrl/struct.REG_EN_PLATFORM_WAKEUP_R.html\" title=\"struct bl602_pac::glb::dig32k_wakeup_ctrl::REG_EN_PLATFORM_WAKEUP_R\">REG_EN_PLATFORM_WAKEUP_R</a>","synthetic":true,"types":["bl602_pac::glb::dig32k_wakeup_ctrl::REG_EN_PLATFORM_WAKEUP_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/dig32k_wakeup_ctrl/struct.REG_EN_PLATFORM_WAKEUP_W.html\" title=\"struct bl602_pac::glb::dig32k_wakeup_ctrl::REG_EN_PLATFORM_WAKEUP_W\">REG_EN_PLATFORM_WAKEUP_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::dig32k_wakeup_ctrl::REG_EN_PLATFORM_WAKEUP_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/dig32k_wakeup_ctrl/struct.DIG_CLK_SRC_SEL_R.html\" title=\"struct bl602_pac::glb::dig32k_wakeup_ctrl::DIG_CLK_SRC_SEL_R\">DIG_CLK_SRC_SEL_R</a>","synthetic":true,"types":["bl602_pac::glb::dig32k_wakeup_ctrl::DIG_CLK_SRC_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/dig32k_wakeup_ctrl/struct.DIG_CLK_SRC_SEL_W.html\" title=\"struct bl602_pac::glb::dig32k_wakeup_ctrl::DIG_CLK_SRC_SEL_W\">DIG_CLK_SRC_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::dig32k_wakeup_ctrl::DIG_CLK_SRC_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/dig32k_wakeup_ctrl/struct.DIG_512K_COMP_R.html\" title=\"struct bl602_pac::glb::dig32k_wakeup_ctrl::DIG_512K_COMP_R\">DIG_512K_COMP_R</a>","synthetic":true,"types":["bl602_pac::glb::dig32k_wakeup_ctrl::DIG_512K_COMP_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/dig32k_wakeup_ctrl/struct.DIG_512K_COMP_W.html\" title=\"struct bl602_pac::glb::dig32k_wakeup_ctrl::DIG_512K_COMP_W\">DIG_512K_COMP_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::dig32k_wakeup_ctrl::DIG_512K_COMP_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/dig32k_wakeup_ctrl/struct.DIG_512K_EN_R.html\" title=\"struct bl602_pac::glb::dig32k_wakeup_ctrl::DIG_512K_EN_R\">DIG_512K_EN_R</a>","synthetic":true,"types":["bl602_pac::glb::dig32k_wakeup_ctrl::DIG_512K_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/dig32k_wakeup_ctrl/struct.DIG_512K_EN_W.html\" title=\"struct bl602_pac::glb::dig32k_wakeup_ctrl::DIG_512K_EN_W\">DIG_512K_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::dig32k_wakeup_ctrl::DIG_512K_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/dig32k_wakeup_ctrl/struct.DIG_512K_DIV_R.html\" title=\"struct bl602_pac::glb::dig32k_wakeup_ctrl::DIG_512K_DIV_R\">DIG_512K_DIV_R</a>","synthetic":true,"types":["bl602_pac::glb::dig32k_wakeup_ctrl::DIG_512K_DIV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/dig32k_wakeup_ctrl/struct.DIG_512K_DIV_W.html\" title=\"struct bl602_pac::glb::dig32k_wakeup_ctrl::DIG_512K_DIV_W\">DIG_512K_DIV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::dig32k_wakeup_ctrl::DIG_512K_DIV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/dig32k_wakeup_ctrl/struct.DIG_32K_COMP_R.html\" title=\"struct bl602_pac::glb::dig32k_wakeup_ctrl::DIG_32K_COMP_R\">DIG_32K_COMP_R</a>","synthetic":true,"types":["bl602_pac::glb::dig32k_wakeup_ctrl::DIG_32K_COMP_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/dig32k_wakeup_ctrl/struct.DIG_32K_COMP_W.html\" title=\"struct bl602_pac::glb::dig32k_wakeup_ctrl::DIG_32K_COMP_W\">DIG_32K_COMP_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::dig32k_wakeup_ctrl::DIG_32K_COMP_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/dig32k_wakeup_ctrl/struct.DIG_32K_EN_R.html\" title=\"struct bl602_pac::glb::dig32k_wakeup_ctrl::DIG_32K_EN_R\">DIG_32K_EN_R</a>","synthetic":true,"types":["bl602_pac::glb::dig32k_wakeup_ctrl::DIG_32K_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/dig32k_wakeup_ctrl/struct.DIG_32K_EN_W.html\" title=\"struct bl602_pac::glb::dig32k_wakeup_ctrl::DIG_32K_EN_W\">DIG_32K_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::dig32k_wakeup_ctrl::DIG_32K_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/dig32k_wakeup_ctrl/struct.DIG_32K_DIV_R.html\" title=\"struct bl602_pac::glb::dig32k_wakeup_ctrl::DIG_32K_DIV_R\">DIG_32K_DIV_R</a>","synthetic":true,"types":["bl602_pac::glb::dig32k_wakeup_ctrl::DIG_32K_DIV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/dig32k_wakeup_ctrl/struct.DIG_32K_DIV_W.html\" title=\"struct bl602_pac::glb::dig32k_wakeup_ctrl::DIG_32K_DIV_W\">DIG_32K_DIV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::dig32k_wakeup_ctrl::DIG_32K_DIV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/dig32k_wakeup_ctrl/struct.DIG32K_WAKEUP_CTRL_SPEC.html\" title=\"struct bl602_pac::glb::dig32k_wakeup_ctrl::DIG32K_WAKEUP_CTRL_SPEC\">DIG32K_WAKEUP_CTRL_SPEC</a>","synthetic":true,"types":["bl602_pac::glb::dig32k_wakeup_ctrl::DIG32K_WAKEUP_CTRL_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/wifi_bt_coex_ctrl/struct.R.html\" title=\"struct bl602_pac::glb::wifi_bt_coex_ctrl::R\">R</a>","synthetic":true,"types":["bl602_pac::glb::wifi_bt_coex_ctrl::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/wifi_bt_coex_ctrl/struct.W.html\" title=\"struct bl602_pac::glb::wifi_bt_coex_ctrl::W\">W</a>","synthetic":true,"types":["bl602_pac::glb::wifi_bt_coex_ctrl::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/wifi_bt_coex_ctrl/struct.EN_GPIO_BT_COEX_R.html\" title=\"struct bl602_pac::glb::wifi_bt_coex_ctrl::EN_GPIO_BT_COEX_R\">EN_GPIO_BT_COEX_R</a>","synthetic":true,"types":["bl602_pac::glb::wifi_bt_coex_ctrl::EN_GPIO_BT_COEX_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/wifi_bt_coex_ctrl/struct.EN_GPIO_BT_COEX_W.html\" title=\"struct bl602_pac::glb::wifi_bt_coex_ctrl::EN_GPIO_BT_COEX_W\">EN_GPIO_BT_COEX_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::wifi_bt_coex_ctrl::EN_GPIO_BT_COEX_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/wifi_bt_coex_ctrl/struct.COEX_BT_BW_R.html\" title=\"struct bl602_pac::glb::wifi_bt_coex_ctrl::COEX_BT_BW_R\">COEX_BT_BW_R</a>","synthetic":true,"types":["bl602_pac::glb::wifi_bt_coex_ctrl::COEX_BT_BW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/wifi_bt_coex_ctrl/struct.COEX_BT_BW_W.html\" title=\"struct bl602_pac::glb::wifi_bt_coex_ctrl::COEX_BT_BW_W\">COEX_BT_BW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::wifi_bt_coex_ctrl::COEX_BT_BW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/wifi_bt_coex_ctrl/struct.COEX_BT_PTI_R.html\" title=\"struct bl602_pac::glb::wifi_bt_coex_ctrl::COEX_BT_PTI_R\">COEX_BT_PTI_R</a>","synthetic":true,"types":["bl602_pac::glb::wifi_bt_coex_ctrl::COEX_BT_PTI_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/wifi_bt_coex_ctrl/struct.COEX_BT_PTI_W.html\" title=\"struct bl602_pac::glb::wifi_bt_coex_ctrl::COEX_BT_PTI_W\">COEX_BT_PTI_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::wifi_bt_coex_ctrl::COEX_BT_PTI_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/wifi_bt_coex_ctrl/struct.COEX_BT_CHANNEL_R.html\" title=\"struct bl602_pac::glb::wifi_bt_coex_ctrl::COEX_BT_CHANNEL_R\">COEX_BT_CHANNEL_R</a>","synthetic":true,"types":["bl602_pac::glb::wifi_bt_coex_ctrl::COEX_BT_CHANNEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/wifi_bt_coex_ctrl/struct.COEX_BT_CHANNEL_W.html\" title=\"struct bl602_pac::glb::wifi_bt_coex_ctrl::COEX_BT_CHANNEL_W\">COEX_BT_CHANNEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::wifi_bt_coex_ctrl::COEX_BT_CHANNEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/wifi_bt_coex_ctrl/struct.WIFI_BT_COEX_CTRL_SPEC.html\" title=\"struct bl602_pac::glb::wifi_bt_coex_ctrl::WIFI_BT_COEX_CTRL_SPEC\">WIFI_BT_COEX_CTRL_SPEC</a>","synthetic":true,"types":["bl602_pac::glb::wifi_bt_coex_ctrl::WIFI_BT_COEX_CTRL_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/uart_sig_sel_0/struct.R.html\" title=\"struct bl602_pac::glb::uart_sig_sel_0::R\">R</a>","synthetic":true,"types":["bl602_pac::glb::uart_sig_sel_0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/uart_sig_sel_0/struct.W.html\" title=\"struct bl602_pac::glb::uart_sig_sel_0::W\">W</a>","synthetic":true,"types":["bl602_pac::glb::uart_sig_sel_0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/uart_sig_sel_0/struct.UART_SIG_7_SEL_R.html\" title=\"struct bl602_pac::glb::uart_sig_sel_0::UART_SIG_7_SEL_R\">UART_SIG_7_SEL_R</a>","synthetic":true,"types":["bl602_pac::glb::uart_sig_sel_0::UART_SIG_7_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/uart_sig_sel_0/struct.UART_SIG_7_SEL_W.html\" title=\"struct bl602_pac::glb::uart_sig_sel_0::UART_SIG_7_SEL_W\">UART_SIG_7_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::uart_sig_sel_0::UART_SIG_7_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/uart_sig_sel_0/struct.UART_SIG_6_SEL_R.html\" title=\"struct bl602_pac::glb::uart_sig_sel_0::UART_SIG_6_SEL_R\">UART_SIG_6_SEL_R</a>","synthetic":true,"types":["bl602_pac::glb::uart_sig_sel_0::UART_SIG_6_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/uart_sig_sel_0/struct.UART_SIG_6_SEL_W.html\" title=\"struct bl602_pac::glb::uart_sig_sel_0::UART_SIG_6_SEL_W\">UART_SIG_6_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::uart_sig_sel_0::UART_SIG_6_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/uart_sig_sel_0/struct.UART_SIG_5_SEL_R.html\" title=\"struct bl602_pac::glb::uart_sig_sel_0::UART_SIG_5_SEL_R\">UART_SIG_5_SEL_R</a>","synthetic":true,"types":["bl602_pac::glb::uart_sig_sel_0::UART_SIG_5_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/uart_sig_sel_0/struct.UART_SIG_5_SEL_W.html\" title=\"struct bl602_pac::glb::uart_sig_sel_0::UART_SIG_5_SEL_W\">UART_SIG_5_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::uart_sig_sel_0::UART_SIG_5_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/uart_sig_sel_0/struct.UART_SIG_4_SEL_R.html\" title=\"struct bl602_pac::glb::uart_sig_sel_0::UART_SIG_4_SEL_R\">UART_SIG_4_SEL_R</a>","synthetic":true,"types":["bl602_pac::glb::uart_sig_sel_0::UART_SIG_4_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/uart_sig_sel_0/struct.UART_SIG_4_SEL_W.html\" title=\"struct bl602_pac::glb::uart_sig_sel_0::UART_SIG_4_SEL_W\">UART_SIG_4_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::uart_sig_sel_0::UART_SIG_4_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/uart_sig_sel_0/struct.UART_SIG_3_SEL_R.html\" title=\"struct bl602_pac::glb::uart_sig_sel_0::UART_SIG_3_SEL_R\">UART_SIG_3_SEL_R</a>","synthetic":true,"types":["bl602_pac::glb::uart_sig_sel_0::UART_SIG_3_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/uart_sig_sel_0/struct.UART_SIG_3_SEL_W.html\" title=\"struct bl602_pac::glb::uart_sig_sel_0::UART_SIG_3_SEL_W\">UART_SIG_3_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::uart_sig_sel_0::UART_SIG_3_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/uart_sig_sel_0/struct.UART_SIG_2_SEL_R.html\" title=\"struct bl602_pac::glb::uart_sig_sel_0::UART_SIG_2_SEL_R\">UART_SIG_2_SEL_R</a>","synthetic":true,"types":["bl602_pac::glb::uart_sig_sel_0::UART_SIG_2_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/uart_sig_sel_0/struct.UART_SIG_2_SEL_W.html\" title=\"struct bl602_pac::glb::uart_sig_sel_0::UART_SIG_2_SEL_W\">UART_SIG_2_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::uart_sig_sel_0::UART_SIG_2_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/uart_sig_sel_0/struct.UART_SIG_1_SEL_R.html\" title=\"struct bl602_pac::glb::uart_sig_sel_0::UART_SIG_1_SEL_R\">UART_SIG_1_SEL_R</a>","synthetic":true,"types":["bl602_pac::glb::uart_sig_sel_0::UART_SIG_1_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/uart_sig_sel_0/struct.UART_SIG_1_SEL_W.html\" title=\"struct bl602_pac::glb::uart_sig_sel_0::UART_SIG_1_SEL_W\">UART_SIG_1_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::uart_sig_sel_0::UART_SIG_1_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/uart_sig_sel_0/struct.UART_SIG_0_SEL_R.html\" title=\"struct bl602_pac::glb::uart_sig_sel_0::UART_SIG_0_SEL_R\">UART_SIG_0_SEL_R</a>","synthetic":true,"types":["bl602_pac::glb::uart_sig_sel_0::UART_SIG_0_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/uart_sig_sel_0/struct.UART_SIG_0_SEL_W.html\" title=\"struct bl602_pac::glb::uart_sig_sel_0::UART_SIG_0_SEL_W\">UART_SIG_0_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::uart_sig_sel_0::UART_SIG_0_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/uart_sig_sel_0/struct.UART_SIG_SEL_0_SPEC.html\" title=\"struct bl602_pac::glb::uart_sig_sel_0::UART_SIG_SEL_0_SPEC\">UART_SIG_SEL_0_SPEC</a>","synthetic":true,"types":["bl602_pac::glb::uart_sig_sel_0::UART_SIG_SEL_0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/dbg_sel_ll/struct.R.html\" title=\"struct bl602_pac::glb::dbg_sel_ll::R\">R</a>","synthetic":true,"types":["bl602_pac::glb::dbg_sel_ll::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/dbg_sel_ll/struct.W.html\" title=\"struct bl602_pac::glb::dbg_sel_ll::W\">W</a>","synthetic":true,"types":["bl602_pac::glb::dbg_sel_ll::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/dbg_sel_ll/struct.REG_DBG_LL_CTRL_R.html\" title=\"struct bl602_pac::glb::dbg_sel_ll::REG_DBG_LL_CTRL_R\">REG_DBG_LL_CTRL_R</a>","synthetic":true,"types":["bl602_pac::glb::dbg_sel_ll::REG_DBG_LL_CTRL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/dbg_sel_ll/struct.REG_DBG_LL_CTRL_W.html\" title=\"struct bl602_pac::glb::dbg_sel_ll::REG_DBG_LL_CTRL_W\">REG_DBG_LL_CTRL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::dbg_sel_ll::REG_DBG_LL_CTRL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/dbg_sel_ll/struct.DBG_SEL_LL_SPEC.html\" title=\"struct bl602_pac::glb::dbg_sel_ll::DBG_SEL_LL_SPEC\">DBG_SEL_LL_SPEC</a>","synthetic":true,"types":["bl602_pac::glb::dbg_sel_ll::DBG_SEL_LL_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/dbg_sel_lh/struct.R.html\" title=\"struct bl602_pac::glb::dbg_sel_lh::R\">R</a>","synthetic":true,"types":["bl602_pac::glb::dbg_sel_lh::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/dbg_sel_lh/struct.W.html\" title=\"struct bl602_pac::glb::dbg_sel_lh::W\">W</a>","synthetic":true,"types":["bl602_pac::glb::dbg_sel_lh::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/dbg_sel_lh/struct.REG_DBG_LH_CTRL_R.html\" title=\"struct bl602_pac::glb::dbg_sel_lh::REG_DBG_LH_CTRL_R\">REG_DBG_LH_CTRL_R</a>","synthetic":true,"types":["bl602_pac::glb::dbg_sel_lh::REG_DBG_LH_CTRL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/dbg_sel_lh/struct.REG_DBG_LH_CTRL_W.html\" title=\"struct bl602_pac::glb::dbg_sel_lh::REG_DBG_LH_CTRL_W\">REG_DBG_LH_CTRL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::dbg_sel_lh::REG_DBG_LH_CTRL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/dbg_sel_lh/struct.DBG_SEL_LH_SPEC.html\" title=\"struct bl602_pac::glb::dbg_sel_lh::DBG_SEL_LH_SPEC\">DBG_SEL_LH_SPEC</a>","synthetic":true,"types":["bl602_pac::glb::dbg_sel_lh::DBG_SEL_LH_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/dbg_sel_hl/struct.R.html\" title=\"struct bl602_pac::glb::dbg_sel_hl::R\">R</a>","synthetic":true,"types":["bl602_pac::glb::dbg_sel_hl::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/dbg_sel_hl/struct.W.html\" title=\"struct bl602_pac::glb::dbg_sel_hl::W\">W</a>","synthetic":true,"types":["bl602_pac::glb::dbg_sel_hl::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/dbg_sel_hl/struct.REG_DBG_HL_CTRL_R.html\" title=\"struct bl602_pac::glb::dbg_sel_hl::REG_DBG_HL_CTRL_R\">REG_DBG_HL_CTRL_R</a>","synthetic":true,"types":["bl602_pac::glb::dbg_sel_hl::REG_DBG_HL_CTRL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/dbg_sel_hl/struct.REG_DBG_HL_CTRL_W.html\" title=\"struct bl602_pac::glb::dbg_sel_hl::REG_DBG_HL_CTRL_W\">REG_DBG_HL_CTRL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::dbg_sel_hl::REG_DBG_HL_CTRL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/dbg_sel_hl/struct.DBG_SEL_HL_SPEC.html\" title=\"struct bl602_pac::glb::dbg_sel_hl::DBG_SEL_HL_SPEC\">DBG_SEL_HL_SPEC</a>","synthetic":true,"types":["bl602_pac::glb::dbg_sel_hl::DBG_SEL_HL_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/dbg_sel_hh/struct.R.html\" title=\"struct bl602_pac::glb::dbg_sel_hh::R\">R</a>","synthetic":true,"types":["bl602_pac::glb::dbg_sel_hh::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/dbg_sel_hh/struct.W.html\" title=\"struct bl602_pac::glb::dbg_sel_hh::W\">W</a>","synthetic":true,"types":["bl602_pac::glb::dbg_sel_hh::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/dbg_sel_hh/struct.REG_DBG_HH_CTRL_R.html\" title=\"struct bl602_pac::glb::dbg_sel_hh::REG_DBG_HH_CTRL_R\">REG_DBG_HH_CTRL_R</a>","synthetic":true,"types":["bl602_pac::glb::dbg_sel_hh::REG_DBG_HH_CTRL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/dbg_sel_hh/struct.REG_DBG_HH_CTRL_W.html\" title=\"struct bl602_pac::glb::dbg_sel_hh::REG_DBG_HH_CTRL_W\">REG_DBG_HH_CTRL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::dbg_sel_hh::REG_DBG_HH_CTRL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/dbg_sel_hh/struct.DBG_SEL_HH_SPEC.html\" title=\"struct bl602_pac::glb::dbg_sel_hh::DBG_SEL_HH_SPEC\">DBG_SEL_HH_SPEC</a>","synthetic":true,"types":["bl602_pac::glb::dbg_sel_hh::DBG_SEL_HH_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/debug/struct.R.html\" title=\"struct bl602_pac::glb::debug::R\">R</a>","synthetic":true,"types":["bl602_pac::glb::debug::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/debug/struct.W.html\" title=\"struct bl602_pac::glb::debug::W\">W</a>","synthetic":true,"types":["bl602_pac::glb::debug::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/debug/struct.DEBUG_I_R.html\" title=\"struct bl602_pac::glb::debug::DEBUG_I_R\">DEBUG_I_R</a>","synthetic":true,"types":["bl602_pac::glb::debug::DEBUG_I_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/debug/struct.DEBUG_I_W.html\" title=\"struct bl602_pac::glb::debug::DEBUG_I_W\">DEBUG_I_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::debug::DEBUG_I_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/debug/struct.DEBUG_OE_R.html\" title=\"struct bl602_pac::glb::debug::DEBUG_OE_R\">DEBUG_OE_R</a>","synthetic":true,"types":["bl602_pac::glb::debug::DEBUG_OE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/debug/struct.DEBUG_OE_W.html\" title=\"struct bl602_pac::glb::debug::DEBUG_OE_W\">DEBUG_OE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::debug::DEBUG_OE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/debug/struct.DEBUG_SPEC.html\" title=\"struct bl602_pac::glb::debug::DEBUG_SPEC\">DEBUG_SPEC</a>","synthetic":true,"types":["bl602_pac::glb::debug::DEBUG_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl0/struct.R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl0::R\">R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl0/struct.W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl0::W\">W</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl0/struct.REAL_GPIO_1_FUNC_SEL_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl0::REAL_GPIO_1_FUNC_SEL_R\">REAL_GPIO_1_FUNC_SEL_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl0::REAL_GPIO_1_FUNC_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl0/struct.REAL_GPIO_1_FUNC_SEL_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl0::REAL_GPIO_1_FUNC_SEL_W\">REAL_GPIO_1_FUNC_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl0::REAL_GPIO_1_FUNC_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl0/struct.REG_GPIO_1_FUNC_SEL_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl0::REG_GPIO_1_FUNC_SEL_R\">REG_GPIO_1_FUNC_SEL_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl0::REG_GPIO_1_FUNC_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl0/struct.REG_GPIO_1_FUNC_SEL_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl0::REG_GPIO_1_FUNC_SEL_W\">REG_GPIO_1_FUNC_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl0::REG_GPIO_1_FUNC_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl0/struct.REG_GPIO_1_PD_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl0::REG_GPIO_1_PD_R\">REG_GPIO_1_PD_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl0::REG_GPIO_1_PD_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl0/struct.REG_GPIO_1_PD_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl0::REG_GPIO_1_PD_W\">REG_GPIO_1_PD_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl0::REG_GPIO_1_PD_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl0/struct.REG_GPIO_1_PU_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl0::REG_GPIO_1_PU_R\">REG_GPIO_1_PU_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl0::REG_GPIO_1_PU_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl0/struct.REG_GPIO_1_PU_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl0::REG_GPIO_1_PU_W\">REG_GPIO_1_PU_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl0::REG_GPIO_1_PU_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl0/struct.REG_GPIO_1_DRV_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl0::REG_GPIO_1_DRV_R\">REG_GPIO_1_DRV_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl0::REG_GPIO_1_DRV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl0/struct.REG_GPIO_1_DRV_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl0::REG_GPIO_1_DRV_W\">REG_GPIO_1_DRV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl0::REG_GPIO_1_DRV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl0/struct.REG_GPIO_1_SMT_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl0::REG_GPIO_1_SMT_R\">REG_GPIO_1_SMT_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl0::REG_GPIO_1_SMT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl0/struct.REG_GPIO_1_SMT_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl0::REG_GPIO_1_SMT_W\">REG_GPIO_1_SMT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl0::REG_GPIO_1_SMT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl0/struct.REG_GPIO_1_IE_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl0::REG_GPIO_1_IE_R\">REG_GPIO_1_IE_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl0::REG_GPIO_1_IE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl0/struct.REG_GPIO_1_IE_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl0::REG_GPIO_1_IE_W\">REG_GPIO_1_IE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl0::REG_GPIO_1_IE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl0/struct.REAL_GPIO_0_FUNC_SEL_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl0::REAL_GPIO_0_FUNC_SEL_R\">REAL_GPIO_0_FUNC_SEL_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl0::REAL_GPIO_0_FUNC_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl0/struct.REAL_GPIO_0_FUNC_SEL_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl0::REAL_GPIO_0_FUNC_SEL_W\">REAL_GPIO_0_FUNC_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl0::REAL_GPIO_0_FUNC_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl0/struct.REG_GPIO_0_FUNC_SEL_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl0::REG_GPIO_0_FUNC_SEL_R\">REG_GPIO_0_FUNC_SEL_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl0::REG_GPIO_0_FUNC_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl0/struct.REG_GPIO_0_FUNC_SEL_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl0::REG_GPIO_0_FUNC_SEL_W\">REG_GPIO_0_FUNC_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl0::REG_GPIO_0_FUNC_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl0/struct.REG_GPIO_0_PD_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl0::REG_GPIO_0_PD_R\">REG_GPIO_0_PD_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl0::REG_GPIO_0_PD_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl0/struct.REG_GPIO_0_PD_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl0::REG_GPIO_0_PD_W\">REG_GPIO_0_PD_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl0::REG_GPIO_0_PD_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl0/struct.REG_GPIO_0_PU_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl0::REG_GPIO_0_PU_R\">REG_GPIO_0_PU_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl0::REG_GPIO_0_PU_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl0/struct.REG_GPIO_0_PU_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl0::REG_GPIO_0_PU_W\">REG_GPIO_0_PU_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl0::REG_GPIO_0_PU_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl0/struct.REG_GPIO_0_DRV_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl0::REG_GPIO_0_DRV_R\">REG_GPIO_0_DRV_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl0::REG_GPIO_0_DRV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl0/struct.REG_GPIO_0_DRV_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl0::REG_GPIO_0_DRV_W\">REG_GPIO_0_DRV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl0::REG_GPIO_0_DRV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl0/struct.REG_GPIO_0_SMT_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl0::REG_GPIO_0_SMT_R\">REG_GPIO_0_SMT_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl0::REG_GPIO_0_SMT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl0/struct.REG_GPIO_0_SMT_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl0::REG_GPIO_0_SMT_W\">REG_GPIO_0_SMT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl0::REG_GPIO_0_SMT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl0/struct.REG_GPIO_0_IE_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl0::REG_GPIO_0_IE_R\">REG_GPIO_0_IE_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl0::REG_GPIO_0_IE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl0/struct.REG_GPIO_0_IE_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl0::REG_GPIO_0_IE_W\">REG_GPIO_0_IE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl0::REG_GPIO_0_IE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl0/struct.GPIO_CFGCTL0_SPEC.html\" title=\"struct bl602_pac::glb::gpio_cfgctl0::GPIO_CFGCTL0_SPEC\">GPIO_CFGCTL0_SPEC</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl0::GPIO_CFGCTL0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl1/struct.R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl1::R\">R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl1/struct.W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl1::W\">W</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl1/struct.REAL_GPIO_3_FUNC_SEL_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl1::REAL_GPIO_3_FUNC_SEL_R\">REAL_GPIO_3_FUNC_SEL_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl1::REAL_GPIO_3_FUNC_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl1/struct.REAL_GPIO_3_FUNC_SEL_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl1::REAL_GPIO_3_FUNC_SEL_W\">REAL_GPIO_3_FUNC_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl1::REAL_GPIO_3_FUNC_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl1/struct.REG_GPIO_3_FUNC_SEL_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl1::REG_GPIO_3_FUNC_SEL_R\">REG_GPIO_3_FUNC_SEL_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl1::REG_GPIO_3_FUNC_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl1/struct.REG_GPIO_3_FUNC_SEL_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl1::REG_GPIO_3_FUNC_SEL_W\">REG_GPIO_3_FUNC_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl1::REG_GPIO_3_FUNC_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl1/struct.REG_GPIO_3_PD_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl1::REG_GPIO_3_PD_R\">REG_GPIO_3_PD_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl1::REG_GPIO_3_PD_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl1/struct.REG_GPIO_3_PD_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl1::REG_GPIO_3_PD_W\">REG_GPIO_3_PD_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl1::REG_GPIO_3_PD_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl1/struct.REG_GPIO_3_PU_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl1::REG_GPIO_3_PU_R\">REG_GPIO_3_PU_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl1::REG_GPIO_3_PU_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl1/struct.REG_GPIO_3_PU_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl1::REG_GPIO_3_PU_W\">REG_GPIO_3_PU_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl1::REG_GPIO_3_PU_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl1/struct.REG_GPIO_3_DRV_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl1::REG_GPIO_3_DRV_R\">REG_GPIO_3_DRV_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl1::REG_GPIO_3_DRV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl1/struct.REG_GPIO_3_DRV_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl1::REG_GPIO_3_DRV_W\">REG_GPIO_3_DRV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl1::REG_GPIO_3_DRV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl1/struct.REG_GPIO_3_SMT_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl1::REG_GPIO_3_SMT_R\">REG_GPIO_3_SMT_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl1::REG_GPIO_3_SMT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl1/struct.REG_GPIO_3_SMT_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl1::REG_GPIO_3_SMT_W\">REG_GPIO_3_SMT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl1::REG_GPIO_3_SMT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl1/struct.REG_GPIO_3_IE_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl1::REG_GPIO_3_IE_R\">REG_GPIO_3_IE_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl1::REG_GPIO_3_IE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl1/struct.REG_GPIO_3_IE_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl1::REG_GPIO_3_IE_W\">REG_GPIO_3_IE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl1::REG_GPIO_3_IE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl1/struct.REAL_GPIO_2_FUNC_SEL_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl1::REAL_GPIO_2_FUNC_SEL_R\">REAL_GPIO_2_FUNC_SEL_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl1::REAL_GPIO_2_FUNC_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl1/struct.REAL_GPIO_2_FUNC_SEL_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl1::REAL_GPIO_2_FUNC_SEL_W\">REAL_GPIO_2_FUNC_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl1::REAL_GPIO_2_FUNC_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl1/struct.REG_GPIO_2_FUNC_SEL_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl1::REG_GPIO_2_FUNC_SEL_R\">REG_GPIO_2_FUNC_SEL_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl1::REG_GPIO_2_FUNC_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl1/struct.REG_GPIO_2_FUNC_SEL_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl1::REG_GPIO_2_FUNC_SEL_W\">REG_GPIO_2_FUNC_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl1::REG_GPIO_2_FUNC_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl1/struct.REG_GPIO_2_PD_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl1::REG_GPIO_2_PD_R\">REG_GPIO_2_PD_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl1::REG_GPIO_2_PD_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl1/struct.REG_GPIO_2_PD_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl1::REG_GPIO_2_PD_W\">REG_GPIO_2_PD_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl1::REG_GPIO_2_PD_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl1/struct.REG_GPIO_2_PU_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl1::REG_GPIO_2_PU_R\">REG_GPIO_2_PU_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl1::REG_GPIO_2_PU_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl1/struct.REG_GPIO_2_PU_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl1::REG_GPIO_2_PU_W\">REG_GPIO_2_PU_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl1::REG_GPIO_2_PU_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl1/struct.REG_GPIO_2_DRV_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl1::REG_GPIO_2_DRV_R\">REG_GPIO_2_DRV_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl1::REG_GPIO_2_DRV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl1/struct.REG_GPIO_2_DRV_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl1::REG_GPIO_2_DRV_W\">REG_GPIO_2_DRV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl1::REG_GPIO_2_DRV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl1/struct.REG_GPIO_2_SMT_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl1::REG_GPIO_2_SMT_R\">REG_GPIO_2_SMT_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl1::REG_GPIO_2_SMT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl1/struct.REG_GPIO_2_SMT_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl1::REG_GPIO_2_SMT_W\">REG_GPIO_2_SMT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl1::REG_GPIO_2_SMT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl1/struct.REG_GPIO_2_IE_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl1::REG_GPIO_2_IE_R\">REG_GPIO_2_IE_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl1::REG_GPIO_2_IE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl1/struct.REG_GPIO_2_IE_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl1::REG_GPIO_2_IE_W\">REG_GPIO_2_IE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl1::REG_GPIO_2_IE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl1/struct.GPIO_CFGCTL1_SPEC.html\" title=\"struct bl602_pac::glb::gpio_cfgctl1::GPIO_CFGCTL1_SPEC\">GPIO_CFGCTL1_SPEC</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl1::GPIO_CFGCTL1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl2/struct.R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl2::R\">R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl2/struct.W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl2::W\">W</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl2/struct.REAL_GPIO_5_FUNC_SEL_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl2::REAL_GPIO_5_FUNC_SEL_R\">REAL_GPIO_5_FUNC_SEL_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl2::REAL_GPIO_5_FUNC_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl2/struct.REAL_GPIO_5_FUNC_SEL_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl2::REAL_GPIO_5_FUNC_SEL_W\">REAL_GPIO_5_FUNC_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl2::REAL_GPIO_5_FUNC_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl2/struct.REG_GPIO_5_FUNC_SEL_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl2::REG_GPIO_5_FUNC_SEL_R\">REG_GPIO_5_FUNC_SEL_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl2::REG_GPIO_5_FUNC_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl2/struct.REG_GPIO_5_FUNC_SEL_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl2::REG_GPIO_5_FUNC_SEL_W\">REG_GPIO_5_FUNC_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl2::REG_GPIO_5_FUNC_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl2/struct.REG_GPIO_5_PD_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl2::REG_GPIO_5_PD_R\">REG_GPIO_5_PD_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl2::REG_GPIO_5_PD_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl2/struct.REG_GPIO_5_PD_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl2::REG_GPIO_5_PD_W\">REG_GPIO_5_PD_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl2::REG_GPIO_5_PD_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl2/struct.REG_GPIO_5_PU_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl2::REG_GPIO_5_PU_R\">REG_GPIO_5_PU_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl2::REG_GPIO_5_PU_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl2/struct.REG_GPIO_5_PU_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl2::REG_GPIO_5_PU_W\">REG_GPIO_5_PU_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl2::REG_GPIO_5_PU_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl2/struct.REG_GPIO_5_DRV_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl2::REG_GPIO_5_DRV_R\">REG_GPIO_5_DRV_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl2::REG_GPIO_5_DRV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl2/struct.REG_GPIO_5_DRV_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl2::REG_GPIO_5_DRV_W\">REG_GPIO_5_DRV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl2::REG_GPIO_5_DRV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl2/struct.REG_GPIO_5_SMT_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl2::REG_GPIO_5_SMT_R\">REG_GPIO_5_SMT_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl2::REG_GPIO_5_SMT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl2/struct.REG_GPIO_5_SMT_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl2::REG_GPIO_5_SMT_W\">REG_GPIO_5_SMT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl2::REG_GPIO_5_SMT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl2/struct.REG_GPIO_5_IE_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl2::REG_GPIO_5_IE_R\">REG_GPIO_5_IE_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl2::REG_GPIO_5_IE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl2/struct.REG_GPIO_5_IE_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl2::REG_GPIO_5_IE_W\">REG_GPIO_5_IE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl2::REG_GPIO_5_IE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl2/struct.REAL_GPIO_4_FUNC_SEL_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl2::REAL_GPIO_4_FUNC_SEL_R\">REAL_GPIO_4_FUNC_SEL_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl2::REAL_GPIO_4_FUNC_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl2/struct.REAL_GPIO_4_FUNC_SEL_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl2::REAL_GPIO_4_FUNC_SEL_W\">REAL_GPIO_4_FUNC_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl2::REAL_GPIO_4_FUNC_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl2/struct.REG_GPIO_4_FUNC_SEL_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl2::REG_GPIO_4_FUNC_SEL_R\">REG_GPIO_4_FUNC_SEL_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl2::REG_GPIO_4_FUNC_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl2/struct.REG_GPIO_4_FUNC_SEL_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl2::REG_GPIO_4_FUNC_SEL_W\">REG_GPIO_4_FUNC_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl2::REG_GPIO_4_FUNC_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl2/struct.REG_GPIO_4_PD_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl2::REG_GPIO_4_PD_R\">REG_GPIO_4_PD_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl2::REG_GPIO_4_PD_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl2/struct.REG_GPIO_4_PD_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl2::REG_GPIO_4_PD_W\">REG_GPIO_4_PD_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl2::REG_GPIO_4_PD_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl2/struct.REG_GPIO_4_PU_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl2::REG_GPIO_4_PU_R\">REG_GPIO_4_PU_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl2::REG_GPIO_4_PU_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl2/struct.REG_GPIO_4_PU_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl2::REG_GPIO_4_PU_W\">REG_GPIO_4_PU_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl2::REG_GPIO_4_PU_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl2/struct.REG_GPIO_4_DRV_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl2::REG_GPIO_4_DRV_R\">REG_GPIO_4_DRV_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl2::REG_GPIO_4_DRV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl2/struct.REG_GPIO_4_DRV_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl2::REG_GPIO_4_DRV_W\">REG_GPIO_4_DRV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl2::REG_GPIO_4_DRV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl2/struct.REG_GPIO_4_SMT_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl2::REG_GPIO_4_SMT_R\">REG_GPIO_4_SMT_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl2::REG_GPIO_4_SMT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl2/struct.REG_GPIO_4_SMT_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl2::REG_GPIO_4_SMT_W\">REG_GPIO_4_SMT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl2::REG_GPIO_4_SMT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl2/struct.REG_GPIO_4_IE_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl2::REG_GPIO_4_IE_R\">REG_GPIO_4_IE_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl2::REG_GPIO_4_IE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl2/struct.REG_GPIO_4_IE_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl2::REG_GPIO_4_IE_W\">REG_GPIO_4_IE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl2::REG_GPIO_4_IE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl2/struct.GPIO_CFGCTL2_SPEC.html\" title=\"struct bl602_pac::glb::gpio_cfgctl2::GPIO_CFGCTL2_SPEC\">GPIO_CFGCTL2_SPEC</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl2::GPIO_CFGCTL2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl3/struct.R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl3::R\">R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl3::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl3/struct.W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl3::W\">W</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl3::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl3/struct.REG_GPIO_7_FUNC_SEL_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl3::REG_GPIO_7_FUNC_SEL_R\">REG_GPIO_7_FUNC_SEL_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl3::REG_GPIO_7_FUNC_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl3/struct.REG_GPIO_7_FUNC_SEL_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl3::REG_GPIO_7_FUNC_SEL_W\">REG_GPIO_7_FUNC_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl3::REG_GPIO_7_FUNC_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl3/struct.REG_GPIO_7_PD_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl3::REG_GPIO_7_PD_R\">REG_GPIO_7_PD_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl3::REG_GPIO_7_PD_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl3/struct.REG_GPIO_7_PD_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl3::REG_GPIO_7_PD_W\">REG_GPIO_7_PD_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl3::REG_GPIO_7_PD_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl3/struct.REG_GPIO_7_PU_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl3::REG_GPIO_7_PU_R\">REG_GPIO_7_PU_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl3::REG_GPIO_7_PU_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl3/struct.REG_GPIO_7_PU_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl3::REG_GPIO_7_PU_W\">REG_GPIO_7_PU_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl3::REG_GPIO_7_PU_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl3/struct.REG_GPIO_7_DRV_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl3::REG_GPIO_7_DRV_R\">REG_GPIO_7_DRV_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl3::REG_GPIO_7_DRV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl3/struct.REG_GPIO_7_DRV_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl3::REG_GPIO_7_DRV_W\">REG_GPIO_7_DRV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl3::REG_GPIO_7_DRV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl3/struct.REG_GPIO_7_SMT_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl3::REG_GPIO_7_SMT_R\">REG_GPIO_7_SMT_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl3::REG_GPIO_7_SMT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl3/struct.REG_GPIO_7_SMT_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl3::REG_GPIO_7_SMT_W\">REG_GPIO_7_SMT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl3::REG_GPIO_7_SMT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl3/struct.REG_GPIO_7_IE_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl3::REG_GPIO_7_IE_R\">REG_GPIO_7_IE_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl3::REG_GPIO_7_IE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl3/struct.REG_GPIO_7_IE_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl3::REG_GPIO_7_IE_W\">REG_GPIO_7_IE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl3::REG_GPIO_7_IE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl3/struct.REG_GPIO_6_FUNC_SEL_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl3::REG_GPIO_6_FUNC_SEL_R\">REG_GPIO_6_FUNC_SEL_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl3::REG_GPIO_6_FUNC_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl3/struct.REG_GPIO_6_FUNC_SEL_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl3::REG_GPIO_6_FUNC_SEL_W\">REG_GPIO_6_FUNC_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl3::REG_GPIO_6_FUNC_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl3/struct.REG_GPIO_6_PD_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl3::REG_GPIO_6_PD_R\">REG_GPIO_6_PD_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl3::REG_GPIO_6_PD_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl3/struct.REG_GPIO_6_PD_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl3::REG_GPIO_6_PD_W\">REG_GPIO_6_PD_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl3::REG_GPIO_6_PD_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl3/struct.REG_GPIO_6_PU_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl3::REG_GPIO_6_PU_R\">REG_GPIO_6_PU_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl3::REG_GPIO_6_PU_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl3/struct.REG_GPIO_6_PU_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl3::REG_GPIO_6_PU_W\">REG_GPIO_6_PU_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl3::REG_GPIO_6_PU_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl3/struct.REG_GPIO_6_DRV_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl3::REG_GPIO_6_DRV_R\">REG_GPIO_6_DRV_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl3::REG_GPIO_6_DRV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl3/struct.REG_GPIO_6_DRV_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl3::REG_GPIO_6_DRV_W\">REG_GPIO_6_DRV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl3::REG_GPIO_6_DRV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl3/struct.REG_GPIO_6_SMT_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl3::REG_GPIO_6_SMT_R\">REG_GPIO_6_SMT_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl3::REG_GPIO_6_SMT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl3/struct.REG_GPIO_6_SMT_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl3::REG_GPIO_6_SMT_W\">REG_GPIO_6_SMT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl3::REG_GPIO_6_SMT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl3/struct.REG_GPIO_6_IE_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl3::REG_GPIO_6_IE_R\">REG_GPIO_6_IE_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl3::REG_GPIO_6_IE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl3/struct.REG_GPIO_6_IE_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl3::REG_GPIO_6_IE_W\">REG_GPIO_6_IE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl3::REG_GPIO_6_IE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl3/struct.GPIO_CFGCTL3_SPEC.html\" title=\"struct bl602_pac::glb::gpio_cfgctl3::GPIO_CFGCTL3_SPEC\">GPIO_CFGCTL3_SPEC</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl3::GPIO_CFGCTL3_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl4/struct.R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl4::R\">R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl4::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl4/struct.W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl4::W\">W</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl4::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl4/struct.REG_GPIO_9_FUNC_SEL_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl4::REG_GPIO_9_FUNC_SEL_R\">REG_GPIO_9_FUNC_SEL_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl4::REG_GPIO_9_FUNC_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl4/struct.REG_GPIO_9_FUNC_SEL_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl4::REG_GPIO_9_FUNC_SEL_W\">REG_GPIO_9_FUNC_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl4::REG_GPIO_9_FUNC_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl4/struct.REG_GPIO_9_PD_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl4::REG_GPIO_9_PD_R\">REG_GPIO_9_PD_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl4::REG_GPIO_9_PD_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl4/struct.REG_GPIO_9_PD_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl4::REG_GPIO_9_PD_W\">REG_GPIO_9_PD_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl4::REG_GPIO_9_PD_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl4/struct.REG_GPIO_9_PU_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl4::REG_GPIO_9_PU_R\">REG_GPIO_9_PU_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl4::REG_GPIO_9_PU_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl4/struct.REG_GPIO_9_PU_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl4::REG_GPIO_9_PU_W\">REG_GPIO_9_PU_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl4::REG_GPIO_9_PU_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl4/struct.REG_GPIO_9_DRV_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl4::REG_GPIO_9_DRV_R\">REG_GPIO_9_DRV_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl4::REG_GPIO_9_DRV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl4/struct.REG_GPIO_9_DRV_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl4::REG_GPIO_9_DRV_W\">REG_GPIO_9_DRV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl4::REG_GPIO_9_DRV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl4/struct.REG_GPIO_9_SMT_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl4::REG_GPIO_9_SMT_R\">REG_GPIO_9_SMT_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl4::REG_GPIO_9_SMT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl4/struct.REG_GPIO_9_SMT_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl4::REG_GPIO_9_SMT_W\">REG_GPIO_9_SMT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl4::REG_GPIO_9_SMT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl4/struct.REG_GPIO_9_IE_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl4::REG_GPIO_9_IE_R\">REG_GPIO_9_IE_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl4::REG_GPIO_9_IE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl4/struct.REG_GPIO_9_IE_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl4::REG_GPIO_9_IE_W\">REG_GPIO_9_IE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl4::REG_GPIO_9_IE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl4/struct.REG_GPIO_8_FUNC_SEL_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl4::REG_GPIO_8_FUNC_SEL_R\">REG_GPIO_8_FUNC_SEL_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl4::REG_GPIO_8_FUNC_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl4/struct.REG_GPIO_8_FUNC_SEL_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl4::REG_GPIO_8_FUNC_SEL_W\">REG_GPIO_8_FUNC_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl4::REG_GPIO_8_FUNC_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl4/struct.REG_GPIO_8_PD_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl4::REG_GPIO_8_PD_R\">REG_GPIO_8_PD_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl4::REG_GPIO_8_PD_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl4/struct.REG_GPIO_8_PD_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl4::REG_GPIO_8_PD_W\">REG_GPIO_8_PD_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl4::REG_GPIO_8_PD_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl4/struct.REG_GPIO_8_PU_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl4::REG_GPIO_8_PU_R\">REG_GPIO_8_PU_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl4::REG_GPIO_8_PU_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl4/struct.REG_GPIO_8_PU_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl4::REG_GPIO_8_PU_W\">REG_GPIO_8_PU_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl4::REG_GPIO_8_PU_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl4/struct.REG_GPIO_8_DRV_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl4::REG_GPIO_8_DRV_R\">REG_GPIO_8_DRV_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl4::REG_GPIO_8_DRV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl4/struct.REG_GPIO_8_DRV_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl4::REG_GPIO_8_DRV_W\">REG_GPIO_8_DRV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl4::REG_GPIO_8_DRV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl4/struct.REG_GPIO_8_SMT_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl4::REG_GPIO_8_SMT_R\">REG_GPIO_8_SMT_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl4::REG_GPIO_8_SMT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl4/struct.REG_GPIO_8_SMT_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl4::REG_GPIO_8_SMT_W\">REG_GPIO_8_SMT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl4::REG_GPIO_8_SMT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl4/struct.REG_GPIO_8_IE_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl4::REG_GPIO_8_IE_R\">REG_GPIO_8_IE_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl4::REG_GPIO_8_IE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl4/struct.REG_GPIO_8_IE_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl4::REG_GPIO_8_IE_W\">REG_GPIO_8_IE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl4::REG_GPIO_8_IE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl4/struct.GPIO_CFGCTL4_SPEC.html\" title=\"struct bl602_pac::glb::gpio_cfgctl4::GPIO_CFGCTL4_SPEC\">GPIO_CFGCTL4_SPEC</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl4::GPIO_CFGCTL4_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl5/struct.R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl5::R\">R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl5::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl5/struct.W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl5::W\">W</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl5::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl5/struct.REG_GPIO_11_FUNC_SEL_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl5::REG_GPIO_11_FUNC_SEL_R\">REG_GPIO_11_FUNC_SEL_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl5::REG_GPIO_11_FUNC_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl5/struct.REG_GPIO_11_FUNC_SEL_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl5::REG_GPIO_11_FUNC_SEL_W\">REG_GPIO_11_FUNC_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl5::REG_GPIO_11_FUNC_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl5/struct.REG_GPIO_11_PD_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl5::REG_GPIO_11_PD_R\">REG_GPIO_11_PD_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl5::REG_GPIO_11_PD_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl5/struct.REG_GPIO_11_PD_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl5::REG_GPIO_11_PD_W\">REG_GPIO_11_PD_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl5::REG_GPIO_11_PD_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl5/struct.REG_GPIO_11_PU_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl5::REG_GPIO_11_PU_R\">REG_GPIO_11_PU_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl5::REG_GPIO_11_PU_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl5/struct.REG_GPIO_11_PU_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl5::REG_GPIO_11_PU_W\">REG_GPIO_11_PU_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl5::REG_GPIO_11_PU_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl5/struct.REG_GPIO_11_DRV_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl5::REG_GPIO_11_DRV_R\">REG_GPIO_11_DRV_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl5::REG_GPIO_11_DRV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl5/struct.REG_GPIO_11_DRV_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl5::REG_GPIO_11_DRV_W\">REG_GPIO_11_DRV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl5::REG_GPIO_11_DRV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl5/struct.REG_GPIO_11_SMT_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl5::REG_GPIO_11_SMT_R\">REG_GPIO_11_SMT_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl5::REG_GPIO_11_SMT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl5/struct.REG_GPIO_11_SMT_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl5::REG_GPIO_11_SMT_W\">REG_GPIO_11_SMT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl5::REG_GPIO_11_SMT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl5/struct.REG_GPIO_11_IE_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl5::REG_GPIO_11_IE_R\">REG_GPIO_11_IE_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl5::REG_GPIO_11_IE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl5/struct.REG_GPIO_11_IE_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl5::REG_GPIO_11_IE_W\">REG_GPIO_11_IE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl5::REG_GPIO_11_IE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl5/struct.REG_GPIO_10_FUNC_SEL_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl5::REG_GPIO_10_FUNC_SEL_R\">REG_GPIO_10_FUNC_SEL_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl5::REG_GPIO_10_FUNC_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl5/struct.REG_GPIO_10_FUNC_SEL_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl5::REG_GPIO_10_FUNC_SEL_W\">REG_GPIO_10_FUNC_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl5::REG_GPIO_10_FUNC_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl5/struct.REG_GPIO_10_PD_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl5::REG_GPIO_10_PD_R\">REG_GPIO_10_PD_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl5::REG_GPIO_10_PD_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl5/struct.REG_GPIO_10_PD_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl5::REG_GPIO_10_PD_W\">REG_GPIO_10_PD_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl5::REG_GPIO_10_PD_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl5/struct.REG_GPIO_10_PU_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl5::REG_GPIO_10_PU_R\">REG_GPIO_10_PU_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl5::REG_GPIO_10_PU_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl5/struct.REG_GPIO_10_PU_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl5::REG_GPIO_10_PU_W\">REG_GPIO_10_PU_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl5::REG_GPIO_10_PU_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl5/struct.REG_GPIO_10_DRV_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl5::REG_GPIO_10_DRV_R\">REG_GPIO_10_DRV_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl5::REG_GPIO_10_DRV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl5/struct.REG_GPIO_10_DRV_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl5::REG_GPIO_10_DRV_W\">REG_GPIO_10_DRV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl5::REG_GPIO_10_DRV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl5/struct.REG_GPIO_10_SMT_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl5::REG_GPIO_10_SMT_R\">REG_GPIO_10_SMT_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl5::REG_GPIO_10_SMT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl5/struct.REG_GPIO_10_SMT_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl5::REG_GPIO_10_SMT_W\">REG_GPIO_10_SMT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl5::REG_GPIO_10_SMT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl5/struct.REG_GPIO_10_IE_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl5::REG_GPIO_10_IE_R\">REG_GPIO_10_IE_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl5::REG_GPIO_10_IE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl5/struct.REG_GPIO_10_IE_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl5::REG_GPIO_10_IE_W\">REG_GPIO_10_IE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl5::REG_GPIO_10_IE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl5/struct.GPIO_CFGCTL5_SPEC.html\" title=\"struct bl602_pac::glb::gpio_cfgctl5::GPIO_CFGCTL5_SPEC\">GPIO_CFGCTL5_SPEC</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl5::GPIO_CFGCTL5_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl6/struct.R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl6::R\">R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl6::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl6/struct.W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl6::W\">W</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl6::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl6/struct.REG_GPIO_13_FUNC_SEL_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl6::REG_GPIO_13_FUNC_SEL_R\">REG_GPIO_13_FUNC_SEL_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl6::REG_GPIO_13_FUNC_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl6/struct.REG_GPIO_13_FUNC_SEL_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl6::REG_GPIO_13_FUNC_SEL_W\">REG_GPIO_13_FUNC_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl6::REG_GPIO_13_FUNC_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl6/struct.REG_GPIO_13_PD_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl6::REG_GPIO_13_PD_R\">REG_GPIO_13_PD_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl6::REG_GPIO_13_PD_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl6/struct.REG_GPIO_13_PD_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl6::REG_GPIO_13_PD_W\">REG_GPIO_13_PD_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl6::REG_GPIO_13_PD_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl6/struct.REG_GPIO_13_PU_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl6::REG_GPIO_13_PU_R\">REG_GPIO_13_PU_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl6::REG_GPIO_13_PU_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl6/struct.REG_GPIO_13_PU_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl6::REG_GPIO_13_PU_W\">REG_GPIO_13_PU_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl6::REG_GPIO_13_PU_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl6/struct.REG_GPIO_13_DRV_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl6::REG_GPIO_13_DRV_R\">REG_GPIO_13_DRV_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl6::REG_GPIO_13_DRV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl6/struct.REG_GPIO_13_DRV_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl6::REG_GPIO_13_DRV_W\">REG_GPIO_13_DRV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl6::REG_GPIO_13_DRV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl6/struct.REG_GPIO_13_SMT_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl6::REG_GPIO_13_SMT_R\">REG_GPIO_13_SMT_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl6::REG_GPIO_13_SMT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl6/struct.REG_GPIO_13_SMT_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl6::REG_GPIO_13_SMT_W\">REG_GPIO_13_SMT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl6::REG_GPIO_13_SMT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl6/struct.REG_GPIO_13_IE_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl6::REG_GPIO_13_IE_R\">REG_GPIO_13_IE_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl6::REG_GPIO_13_IE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl6/struct.REG_GPIO_13_IE_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl6::REG_GPIO_13_IE_W\">REG_GPIO_13_IE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl6::REG_GPIO_13_IE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl6/struct.REG_GPIO_12_FUNC_SEL_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl6::REG_GPIO_12_FUNC_SEL_R\">REG_GPIO_12_FUNC_SEL_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl6::REG_GPIO_12_FUNC_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl6/struct.REG_GPIO_12_FUNC_SEL_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl6::REG_GPIO_12_FUNC_SEL_W\">REG_GPIO_12_FUNC_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl6::REG_GPIO_12_FUNC_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl6/struct.REG_GPIO_12_PD_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl6::REG_GPIO_12_PD_R\">REG_GPIO_12_PD_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl6::REG_GPIO_12_PD_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl6/struct.REG_GPIO_12_PD_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl6::REG_GPIO_12_PD_W\">REG_GPIO_12_PD_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl6::REG_GPIO_12_PD_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl6/struct.REG_GPIO_12_PU_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl6::REG_GPIO_12_PU_R\">REG_GPIO_12_PU_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl6::REG_GPIO_12_PU_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl6/struct.REG_GPIO_12_PU_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl6::REG_GPIO_12_PU_W\">REG_GPIO_12_PU_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl6::REG_GPIO_12_PU_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl6/struct.REG_GPIO_12_DRV_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl6::REG_GPIO_12_DRV_R\">REG_GPIO_12_DRV_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl6::REG_GPIO_12_DRV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl6/struct.REG_GPIO_12_DRV_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl6::REG_GPIO_12_DRV_W\">REG_GPIO_12_DRV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl6::REG_GPIO_12_DRV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl6/struct.REG_GPIO_12_SMT_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl6::REG_GPIO_12_SMT_R\">REG_GPIO_12_SMT_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl6::REG_GPIO_12_SMT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl6/struct.REG_GPIO_12_SMT_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl6::REG_GPIO_12_SMT_W\">REG_GPIO_12_SMT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl6::REG_GPIO_12_SMT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl6/struct.REG_GPIO_12_IE_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl6::REG_GPIO_12_IE_R\">REG_GPIO_12_IE_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl6::REG_GPIO_12_IE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl6/struct.REG_GPIO_12_IE_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl6::REG_GPIO_12_IE_W\">REG_GPIO_12_IE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl6::REG_GPIO_12_IE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl6/struct.GPIO_CFGCTL6_SPEC.html\" title=\"struct bl602_pac::glb::gpio_cfgctl6::GPIO_CFGCTL6_SPEC\">GPIO_CFGCTL6_SPEC</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl6::GPIO_CFGCTL6_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl7/struct.R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl7::R\">R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl7::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl7/struct.W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl7::W\">W</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl7::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl7/struct.REG_GPIO_15_FUNC_SEL_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl7::REG_GPIO_15_FUNC_SEL_R\">REG_GPIO_15_FUNC_SEL_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl7::REG_GPIO_15_FUNC_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl7/struct.REG_GPIO_15_FUNC_SEL_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl7::REG_GPIO_15_FUNC_SEL_W\">REG_GPIO_15_FUNC_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl7::REG_GPIO_15_FUNC_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl7/struct.REG_GPIO_15_PD_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl7::REG_GPIO_15_PD_R\">REG_GPIO_15_PD_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl7::REG_GPIO_15_PD_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl7/struct.REG_GPIO_15_PD_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl7::REG_GPIO_15_PD_W\">REG_GPIO_15_PD_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl7::REG_GPIO_15_PD_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl7/struct.REG_GPIO_15_PU_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl7::REG_GPIO_15_PU_R\">REG_GPIO_15_PU_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl7::REG_GPIO_15_PU_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl7/struct.REG_GPIO_15_PU_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl7::REG_GPIO_15_PU_W\">REG_GPIO_15_PU_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl7::REG_GPIO_15_PU_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl7/struct.REG_GPIO_15_DRV_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl7::REG_GPIO_15_DRV_R\">REG_GPIO_15_DRV_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl7::REG_GPIO_15_DRV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl7/struct.REG_GPIO_15_DRV_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl7::REG_GPIO_15_DRV_W\">REG_GPIO_15_DRV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl7::REG_GPIO_15_DRV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl7/struct.REG_GPIO_15_SMT_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl7::REG_GPIO_15_SMT_R\">REG_GPIO_15_SMT_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl7::REG_GPIO_15_SMT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl7/struct.REG_GPIO_15_SMT_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl7::REG_GPIO_15_SMT_W\">REG_GPIO_15_SMT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl7::REG_GPIO_15_SMT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl7/struct.REG_GPIO_15_IE_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl7::REG_GPIO_15_IE_R\">REG_GPIO_15_IE_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl7::REG_GPIO_15_IE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl7/struct.REG_GPIO_15_IE_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl7::REG_GPIO_15_IE_W\">REG_GPIO_15_IE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl7::REG_GPIO_15_IE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl7/struct.REG_GPIO_14_FUNC_SEL_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl7::REG_GPIO_14_FUNC_SEL_R\">REG_GPIO_14_FUNC_SEL_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl7::REG_GPIO_14_FUNC_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl7/struct.REG_GPIO_14_FUNC_SEL_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl7::REG_GPIO_14_FUNC_SEL_W\">REG_GPIO_14_FUNC_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl7::REG_GPIO_14_FUNC_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl7/struct.REG_GPIO_14_PD_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl7::REG_GPIO_14_PD_R\">REG_GPIO_14_PD_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl7::REG_GPIO_14_PD_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl7/struct.REG_GPIO_14_PD_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl7::REG_GPIO_14_PD_W\">REG_GPIO_14_PD_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl7::REG_GPIO_14_PD_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl7/struct.REG_GPIO_14_PU_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl7::REG_GPIO_14_PU_R\">REG_GPIO_14_PU_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl7::REG_GPIO_14_PU_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl7/struct.REG_GPIO_14_PU_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl7::REG_GPIO_14_PU_W\">REG_GPIO_14_PU_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl7::REG_GPIO_14_PU_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl7/struct.REG_GPIO_14_DRV_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl7::REG_GPIO_14_DRV_R\">REG_GPIO_14_DRV_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl7::REG_GPIO_14_DRV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl7/struct.REG_GPIO_14_DRV_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl7::REG_GPIO_14_DRV_W\">REG_GPIO_14_DRV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl7::REG_GPIO_14_DRV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl7/struct.REG_GPIO_14_SMT_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl7::REG_GPIO_14_SMT_R\">REG_GPIO_14_SMT_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl7::REG_GPIO_14_SMT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl7/struct.REG_GPIO_14_SMT_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl7::REG_GPIO_14_SMT_W\">REG_GPIO_14_SMT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl7::REG_GPIO_14_SMT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl7/struct.REG_GPIO_14_IE_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl7::REG_GPIO_14_IE_R\">REG_GPIO_14_IE_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl7::REG_GPIO_14_IE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl7/struct.REG_GPIO_14_IE_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl7::REG_GPIO_14_IE_W\">REG_GPIO_14_IE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl7::REG_GPIO_14_IE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl7/struct.GPIO_CFGCTL7_SPEC.html\" title=\"struct bl602_pac::glb::gpio_cfgctl7::GPIO_CFGCTL7_SPEC\">GPIO_CFGCTL7_SPEC</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl7::GPIO_CFGCTL7_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl8/struct.R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl8::R\">R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl8::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl8/struct.W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl8::W\">W</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl8::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl8/struct.REG_GPIO_17_FUNC_SEL_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl8::REG_GPIO_17_FUNC_SEL_R\">REG_GPIO_17_FUNC_SEL_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl8::REG_GPIO_17_FUNC_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl8/struct.REG_GPIO_17_FUNC_SEL_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl8::REG_GPIO_17_FUNC_SEL_W\">REG_GPIO_17_FUNC_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl8::REG_GPIO_17_FUNC_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl8/struct.REG_GPIO_17_PD_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl8::REG_GPIO_17_PD_R\">REG_GPIO_17_PD_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl8::REG_GPIO_17_PD_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl8/struct.REG_GPIO_17_PD_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl8::REG_GPIO_17_PD_W\">REG_GPIO_17_PD_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl8::REG_GPIO_17_PD_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl8/struct.REG_GPIO_17_PU_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl8::REG_GPIO_17_PU_R\">REG_GPIO_17_PU_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl8::REG_GPIO_17_PU_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl8/struct.REG_GPIO_17_PU_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl8::REG_GPIO_17_PU_W\">REG_GPIO_17_PU_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl8::REG_GPIO_17_PU_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl8/struct.REG_GPIO_17_DRV_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl8::REG_GPIO_17_DRV_R\">REG_GPIO_17_DRV_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl8::REG_GPIO_17_DRV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl8/struct.REG_GPIO_17_DRV_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl8::REG_GPIO_17_DRV_W\">REG_GPIO_17_DRV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl8::REG_GPIO_17_DRV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl8/struct.REG_GPIO_17_SMT_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl8::REG_GPIO_17_SMT_R\">REG_GPIO_17_SMT_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl8::REG_GPIO_17_SMT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl8/struct.REG_GPIO_17_SMT_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl8::REG_GPIO_17_SMT_W\">REG_GPIO_17_SMT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl8::REG_GPIO_17_SMT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl8/struct.REG_GPIO_17_IE_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl8::REG_GPIO_17_IE_R\">REG_GPIO_17_IE_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl8::REG_GPIO_17_IE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl8/struct.REG_GPIO_17_IE_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl8::REG_GPIO_17_IE_W\">REG_GPIO_17_IE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl8::REG_GPIO_17_IE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl8/struct.REG_GPIO_16_FUNC_SEL_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl8::REG_GPIO_16_FUNC_SEL_R\">REG_GPIO_16_FUNC_SEL_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl8::REG_GPIO_16_FUNC_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl8/struct.REG_GPIO_16_FUNC_SEL_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl8::REG_GPIO_16_FUNC_SEL_W\">REG_GPIO_16_FUNC_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl8::REG_GPIO_16_FUNC_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl8/struct.REG_GPIO_16_PD_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl8::REG_GPIO_16_PD_R\">REG_GPIO_16_PD_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl8::REG_GPIO_16_PD_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl8/struct.REG_GPIO_16_PD_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl8::REG_GPIO_16_PD_W\">REG_GPIO_16_PD_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl8::REG_GPIO_16_PD_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl8/struct.REG_GPIO_16_PU_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl8::REG_GPIO_16_PU_R\">REG_GPIO_16_PU_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl8::REG_GPIO_16_PU_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl8/struct.REG_GPIO_16_PU_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl8::REG_GPIO_16_PU_W\">REG_GPIO_16_PU_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl8::REG_GPIO_16_PU_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl8/struct.REG_GPIO_16_DRV_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl8::REG_GPIO_16_DRV_R\">REG_GPIO_16_DRV_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl8::REG_GPIO_16_DRV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl8/struct.REG_GPIO_16_DRV_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl8::REG_GPIO_16_DRV_W\">REG_GPIO_16_DRV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl8::REG_GPIO_16_DRV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl8/struct.REG_GPIO_16_SMT_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl8::REG_GPIO_16_SMT_R\">REG_GPIO_16_SMT_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl8::REG_GPIO_16_SMT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl8/struct.REG_GPIO_16_SMT_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl8::REG_GPIO_16_SMT_W\">REG_GPIO_16_SMT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl8::REG_GPIO_16_SMT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl8/struct.REG_GPIO_16_IE_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl8::REG_GPIO_16_IE_R\">REG_GPIO_16_IE_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl8::REG_GPIO_16_IE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl8/struct.REG_GPIO_16_IE_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl8::REG_GPIO_16_IE_W\">REG_GPIO_16_IE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl8::REG_GPIO_16_IE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl8/struct.GPIO_CFGCTL8_SPEC.html\" title=\"struct bl602_pac::glb::gpio_cfgctl8::GPIO_CFGCTL8_SPEC\">GPIO_CFGCTL8_SPEC</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl8::GPIO_CFGCTL8_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl9/struct.R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl9::R\">R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl9::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl9/struct.W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl9::W\">W</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl9::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl9/struct.REG_GPIO_19_FUNC_SEL_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl9::REG_GPIO_19_FUNC_SEL_R\">REG_GPIO_19_FUNC_SEL_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl9::REG_GPIO_19_FUNC_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl9/struct.REG_GPIO_19_FUNC_SEL_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl9::REG_GPIO_19_FUNC_SEL_W\">REG_GPIO_19_FUNC_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl9::REG_GPIO_19_FUNC_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl9/struct.REG_GPIO_19_PD_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl9::REG_GPIO_19_PD_R\">REG_GPIO_19_PD_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl9::REG_GPIO_19_PD_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl9/struct.REG_GPIO_19_PD_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl9::REG_GPIO_19_PD_W\">REG_GPIO_19_PD_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl9::REG_GPIO_19_PD_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl9/struct.REG_GPIO_19_PU_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl9::REG_GPIO_19_PU_R\">REG_GPIO_19_PU_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl9::REG_GPIO_19_PU_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl9/struct.REG_GPIO_19_PU_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl9::REG_GPIO_19_PU_W\">REG_GPIO_19_PU_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl9::REG_GPIO_19_PU_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl9/struct.REG_GPIO_19_DRV_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl9::REG_GPIO_19_DRV_R\">REG_GPIO_19_DRV_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl9::REG_GPIO_19_DRV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl9/struct.REG_GPIO_19_DRV_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl9::REG_GPIO_19_DRV_W\">REG_GPIO_19_DRV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl9::REG_GPIO_19_DRV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl9/struct.REG_GPIO_19_SMT_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl9::REG_GPIO_19_SMT_R\">REG_GPIO_19_SMT_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl9::REG_GPIO_19_SMT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl9/struct.REG_GPIO_19_SMT_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl9::REG_GPIO_19_SMT_W\">REG_GPIO_19_SMT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl9::REG_GPIO_19_SMT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl9/struct.REG_GPIO_19_IE_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl9::REG_GPIO_19_IE_R\">REG_GPIO_19_IE_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl9::REG_GPIO_19_IE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl9/struct.REG_GPIO_19_IE_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl9::REG_GPIO_19_IE_W\">REG_GPIO_19_IE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl9::REG_GPIO_19_IE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl9/struct.REG_GPIO_18_FUNC_SEL_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl9::REG_GPIO_18_FUNC_SEL_R\">REG_GPIO_18_FUNC_SEL_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl9::REG_GPIO_18_FUNC_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl9/struct.REG_GPIO_18_FUNC_SEL_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl9::REG_GPIO_18_FUNC_SEL_W\">REG_GPIO_18_FUNC_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl9::REG_GPIO_18_FUNC_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl9/struct.REG_GPIO_18_PD_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl9::REG_GPIO_18_PD_R\">REG_GPIO_18_PD_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl9::REG_GPIO_18_PD_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl9/struct.REG_GPIO_18_PD_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl9::REG_GPIO_18_PD_W\">REG_GPIO_18_PD_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl9::REG_GPIO_18_PD_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl9/struct.REG_GPIO_18_PU_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl9::REG_GPIO_18_PU_R\">REG_GPIO_18_PU_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl9::REG_GPIO_18_PU_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl9/struct.REG_GPIO_18_PU_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl9::REG_GPIO_18_PU_W\">REG_GPIO_18_PU_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl9::REG_GPIO_18_PU_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl9/struct.REG_GPIO_18_DRV_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl9::REG_GPIO_18_DRV_R\">REG_GPIO_18_DRV_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl9::REG_GPIO_18_DRV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl9/struct.REG_GPIO_18_DRV_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl9::REG_GPIO_18_DRV_W\">REG_GPIO_18_DRV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl9::REG_GPIO_18_DRV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl9/struct.REG_GPIO_18_SMT_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl9::REG_GPIO_18_SMT_R\">REG_GPIO_18_SMT_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl9::REG_GPIO_18_SMT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl9/struct.REG_GPIO_18_SMT_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl9::REG_GPIO_18_SMT_W\">REG_GPIO_18_SMT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl9::REG_GPIO_18_SMT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl9/struct.REG_GPIO_18_IE_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl9::REG_GPIO_18_IE_R\">REG_GPIO_18_IE_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl9::REG_GPIO_18_IE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl9/struct.REG_GPIO_18_IE_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl9::REG_GPIO_18_IE_W\">REG_GPIO_18_IE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl9::REG_GPIO_18_IE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl9/struct.GPIO_CFGCTL9_SPEC.html\" title=\"struct bl602_pac::glb::gpio_cfgctl9::GPIO_CFGCTL9_SPEC\">GPIO_CFGCTL9_SPEC</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl9::GPIO_CFGCTL9_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl10/struct.R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl10::R\">R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl10::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl10/struct.W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl10::W\">W</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl10::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl10/struct.REG_GPIO_21_FUNC_SEL_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl10::REG_GPIO_21_FUNC_SEL_R\">REG_GPIO_21_FUNC_SEL_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl10::REG_GPIO_21_FUNC_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl10/struct.REG_GPIO_21_FUNC_SEL_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl10::REG_GPIO_21_FUNC_SEL_W\">REG_GPIO_21_FUNC_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl10::REG_GPIO_21_FUNC_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl10/struct.REG_GPIO_21_PD_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl10::REG_GPIO_21_PD_R\">REG_GPIO_21_PD_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl10::REG_GPIO_21_PD_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl10/struct.REG_GPIO_21_PD_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl10::REG_GPIO_21_PD_W\">REG_GPIO_21_PD_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl10::REG_GPIO_21_PD_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl10/struct.REG_GPIO_21_PU_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl10::REG_GPIO_21_PU_R\">REG_GPIO_21_PU_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl10::REG_GPIO_21_PU_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl10/struct.REG_GPIO_21_PU_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl10::REG_GPIO_21_PU_W\">REG_GPIO_21_PU_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl10::REG_GPIO_21_PU_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl10/struct.REG_GPIO_21_DRV_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl10::REG_GPIO_21_DRV_R\">REG_GPIO_21_DRV_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl10::REG_GPIO_21_DRV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl10/struct.REG_GPIO_21_DRV_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl10::REG_GPIO_21_DRV_W\">REG_GPIO_21_DRV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl10::REG_GPIO_21_DRV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl10/struct.REG_GPIO_21_SMT_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl10::REG_GPIO_21_SMT_R\">REG_GPIO_21_SMT_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl10::REG_GPIO_21_SMT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl10/struct.REG_GPIO_21_SMT_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl10::REG_GPIO_21_SMT_W\">REG_GPIO_21_SMT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl10::REG_GPIO_21_SMT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl10/struct.REG_GPIO_21_IE_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl10::REG_GPIO_21_IE_R\">REG_GPIO_21_IE_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl10::REG_GPIO_21_IE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl10/struct.REG_GPIO_21_IE_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl10::REG_GPIO_21_IE_W\">REG_GPIO_21_IE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl10::REG_GPIO_21_IE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl10/struct.REG_GPIO_20_FUNC_SEL_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl10::REG_GPIO_20_FUNC_SEL_R\">REG_GPIO_20_FUNC_SEL_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl10::REG_GPIO_20_FUNC_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl10/struct.REG_GPIO_20_FUNC_SEL_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl10::REG_GPIO_20_FUNC_SEL_W\">REG_GPIO_20_FUNC_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl10::REG_GPIO_20_FUNC_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl10/struct.REG_GPIO_20_PD_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl10::REG_GPIO_20_PD_R\">REG_GPIO_20_PD_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl10::REG_GPIO_20_PD_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl10/struct.REG_GPIO_20_PD_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl10::REG_GPIO_20_PD_W\">REG_GPIO_20_PD_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl10::REG_GPIO_20_PD_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl10/struct.REG_GPIO_20_PU_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl10::REG_GPIO_20_PU_R\">REG_GPIO_20_PU_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl10::REG_GPIO_20_PU_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl10/struct.REG_GPIO_20_PU_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl10::REG_GPIO_20_PU_W\">REG_GPIO_20_PU_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl10::REG_GPIO_20_PU_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl10/struct.REG_GPIO_20_DRV_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl10::REG_GPIO_20_DRV_R\">REG_GPIO_20_DRV_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl10::REG_GPIO_20_DRV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl10/struct.REG_GPIO_20_DRV_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl10::REG_GPIO_20_DRV_W\">REG_GPIO_20_DRV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl10::REG_GPIO_20_DRV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl10/struct.REG_GPIO_20_SMT_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl10::REG_GPIO_20_SMT_R\">REG_GPIO_20_SMT_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl10::REG_GPIO_20_SMT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl10/struct.REG_GPIO_20_SMT_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl10::REG_GPIO_20_SMT_W\">REG_GPIO_20_SMT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl10::REG_GPIO_20_SMT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl10/struct.REG_GPIO_20_IE_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl10::REG_GPIO_20_IE_R\">REG_GPIO_20_IE_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl10::REG_GPIO_20_IE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl10/struct.REG_GPIO_20_IE_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl10::REG_GPIO_20_IE_W\">REG_GPIO_20_IE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl10::REG_GPIO_20_IE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl10/struct.GPIO_CFGCTL10_SPEC.html\" title=\"struct bl602_pac::glb::gpio_cfgctl10::GPIO_CFGCTL10_SPEC\">GPIO_CFGCTL10_SPEC</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl10::GPIO_CFGCTL10_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl11/struct.R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl11::R\">R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl11::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl11/struct.W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl11::W\">W</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl11::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl11/struct.REG_GPIO_23_PD_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl11::REG_GPIO_23_PD_R\">REG_GPIO_23_PD_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl11::REG_GPIO_23_PD_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl11/struct.REG_GPIO_23_PD_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl11::REG_GPIO_23_PD_W\">REG_GPIO_23_PD_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl11::REG_GPIO_23_PD_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl11/struct.REG_GPIO_23_PU_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl11::REG_GPIO_23_PU_R\">REG_GPIO_23_PU_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl11::REG_GPIO_23_PU_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl11/struct.REG_GPIO_23_PU_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl11::REG_GPIO_23_PU_W\">REG_GPIO_23_PU_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl11::REG_GPIO_23_PU_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl11/struct.REG_GPIO_23_DRV_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl11::REG_GPIO_23_DRV_R\">REG_GPIO_23_DRV_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl11::REG_GPIO_23_DRV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl11/struct.REG_GPIO_23_DRV_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl11::REG_GPIO_23_DRV_W\">REG_GPIO_23_DRV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl11::REG_GPIO_23_DRV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl11/struct.REG_GPIO_23_SMT_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl11::REG_GPIO_23_SMT_R\">REG_GPIO_23_SMT_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl11::REG_GPIO_23_SMT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl11/struct.REG_GPIO_23_SMT_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl11::REG_GPIO_23_SMT_W\">REG_GPIO_23_SMT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl11::REG_GPIO_23_SMT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl11/struct.REG_GPIO_23_IE_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl11::REG_GPIO_23_IE_R\">REG_GPIO_23_IE_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl11::REG_GPIO_23_IE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl11/struct.REG_GPIO_23_IE_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl11::REG_GPIO_23_IE_W\">REG_GPIO_23_IE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl11::REG_GPIO_23_IE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl11/struct.REG_GPIO_22_FUNC_SEL_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl11::REG_GPIO_22_FUNC_SEL_R\">REG_GPIO_22_FUNC_SEL_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl11::REG_GPIO_22_FUNC_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl11/struct.REG_GPIO_22_FUNC_SEL_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl11::REG_GPIO_22_FUNC_SEL_W\">REG_GPIO_22_FUNC_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl11::REG_GPIO_22_FUNC_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl11/struct.REG_GPIO_22_PD_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl11::REG_GPIO_22_PD_R\">REG_GPIO_22_PD_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl11::REG_GPIO_22_PD_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl11/struct.REG_GPIO_22_PD_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl11::REG_GPIO_22_PD_W\">REG_GPIO_22_PD_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl11::REG_GPIO_22_PD_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl11/struct.REG_GPIO_22_PU_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl11::REG_GPIO_22_PU_R\">REG_GPIO_22_PU_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl11::REG_GPIO_22_PU_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl11/struct.REG_GPIO_22_PU_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl11::REG_GPIO_22_PU_W\">REG_GPIO_22_PU_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl11::REG_GPIO_22_PU_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl11/struct.REG_GPIO_22_DRV_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl11::REG_GPIO_22_DRV_R\">REG_GPIO_22_DRV_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl11::REG_GPIO_22_DRV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl11/struct.REG_GPIO_22_DRV_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl11::REG_GPIO_22_DRV_W\">REG_GPIO_22_DRV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl11::REG_GPIO_22_DRV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl11/struct.REG_GPIO_22_SMT_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl11::REG_GPIO_22_SMT_R\">REG_GPIO_22_SMT_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl11::REG_GPIO_22_SMT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl11/struct.REG_GPIO_22_SMT_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl11::REG_GPIO_22_SMT_W\">REG_GPIO_22_SMT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl11::REG_GPIO_22_SMT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl11/struct.REG_GPIO_22_IE_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl11::REG_GPIO_22_IE_R\">REG_GPIO_22_IE_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl11::REG_GPIO_22_IE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl11/struct.REG_GPIO_22_IE_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl11::REG_GPIO_22_IE_W\">REG_GPIO_22_IE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl11::REG_GPIO_22_IE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl11/struct.GPIO_CFGCTL11_SPEC.html\" title=\"struct bl602_pac::glb::gpio_cfgctl11::GPIO_CFGCTL11_SPEC\">GPIO_CFGCTL11_SPEC</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl11::GPIO_CFGCTL11_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl12/struct.R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl12::R\">R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl12::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl12/struct.W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl12::W\">W</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl12::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl12/struct.REG_GPIO_25_PD_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl12::REG_GPIO_25_PD_R\">REG_GPIO_25_PD_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl12::REG_GPIO_25_PD_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl12/struct.REG_GPIO_25_PD_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl12::REG_GPIO_25_PD_W\">REG_GPIO_25_PD_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl12::REG_GPIO_25_PD_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl12/struct.REG_GPIO_25_PU_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl12::REG_GPIO_25_PU_R\">REG_GPIO_25_PU_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl12::REG_GPIO_25_PU_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl12/struct.REG_GPIO_25_PU_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl12::REG_GPIO_25_PU_W\">REG_GPIO_25_PU_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl12::REG_GPIO_25_PU_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl12/struct.REG_GPIO_25_DRV_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl12::REG_GPIO_25_DRV_R\">REG_GPIO_25_DRV_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl12::REG_GPIO_25_DRV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl12/struct.REG_GPIO_25_DRV_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl12::REG_GPIO_25_DRV_W\">REG_GPIO_25_DRV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl12::REG_GPIO_25_DRV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl12/struct.REG_GPIO_25_SMT_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl12::REG_GPIO_25_SMT_R\">REG_GPIO_25_SMT_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl12::REG_GPIO_25_SMT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl12/struct.REG_GPIO_25_SMT_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl12::REG_GPIO_25_SMT_W\">REG_GPIO_25_SMT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl12::REG_GPIO_25_SMT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl12/struct.REG_GPIO_25_IE_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl12::REG_GPIO_25_IE_R\">REG_GPIO_25_IE_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl12::REG_GPIO_25_IE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl12/struct.REG_GPIO_25_IE_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl12::REG_GPIO_25_IE_W\">REG_GPIO_25_IE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl12::REG_GPIO_25_IE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl12/struct.REG_GPIO_24_PD_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl12::REG_GPIO_24_PD_R\">REG_GPIO_24_PD_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl12::REG_GPIO_24_PD_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl12/struct.REG_GPIO_24_PD_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl12::REG_GPIO_24_PD_W\">REG_GPIO_24_PD_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl12::REG_GPIO_24_PD_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl12/struct.REG_GPIO_24_PU_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl12::REG_GPIO_24_PU_R\">REG_GPIO_24_PU_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl12::REG_GPIO_24_PU_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl12/struct.REG_GPIO_24_PU_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl12::REG_GPIO_24_PU_W\">REG_GPIO_24_PU_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl12::REG_GPIO_24_PU_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl12/struct.REG_GPIO_24_DRV_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl12::REG_GPIO_24_DRV_R\">REG_GPIO_24_DRV_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl12::REG_GPIO_24_DRV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl12/struct.REG_GPIO_24_DRV_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl12::REG_GPIO_24_DRV_W\">REG_GPIO_24_DRV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl12::REG_GPIO_24_DRV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl12/struct.REG_GPIO_24_SMT_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl12::REG_GPIO_24_SMT_R\">REG_GPIO_24_SMT_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl12::REG_GPIO_24_SMT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl12/struct.REG_GPIO_24_SMT_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl12::REG_GPIO_24_SMT_W\">REG_GPIO_24_SMT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl12::REG_GPIO_24_SMT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl12/struct.REG_GPIO_24_IE_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl12::REG_GPIO_24_IE_R\">REG_GPIO_24_IE_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl12::REG_GPIO_24_IE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl12/struct.REG_GPIO_24_IE_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl12::REG_GPIO_24_IE_W\">REG_GPIO_24_IE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl12::REG_GPIO_24_IE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl12/struct.GPIO_CFGCTL12_SPEC.html\" title=\"struct bl602_pac::glb::gpio_cfgctl12::GPIO_CFGCTL12_SPEC\">GPIO_CFGCTL12_SPEC</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl12::GPIO_CFGCTL12_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl13/struct.R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl13::R\">R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl13::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl13/struct.W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl13::W\">W</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl13::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl13/struct.REG_GPIO_27_PD_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl13::REG_GPIO_27_PD_R\">REG_GPIO_27_PD_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl13::REG_GPIO_27_PD_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl13/struct.REG_GPIO_27_PD_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl13::REG_GPIO_27_PD_W\">REG_GPIO_27_PD_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl13::REG_GPIO_27_PD_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl13/struct.REG_GPIO_27_PU_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl13::REG_GPIO_27_PU_R\">REG_GPIO_27_PU_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl13::REG_GPIO_27_PU_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl13/struct.REG_GPIO_27_PU_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl13::REG_GPIO_27_PU_W\">REG_GPIO_27_PU_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl13::REG_GPIO_27_PU_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl13/struct.REG_GPIO_27_DRV_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl13::REG_GPIO_27_DRV_R\">REG_GPIO_27_DRV_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl13::REG_GPIO_27_DRV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl13/struct.REG_GPIO_27_DRV_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl13::REG_GPIO_27_DRV_W\">REG_GPIO_27_DRV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl13::REG_GPIO_27_DRV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl13/struct.REG_GPIO_27_SMT_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl13::REG_GPIO_27_SMT_R\">REG_GPIO_27_SMT_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl13::REG_GPIO_27_SMT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl13/struct.REG_GPIO_27_SMT_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl13::REG_GPIO_27_SMT_W\">REG_GPIO_27_SMT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl13::REG_GPIO_27_SMT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl13/struct.REG_GPIO_27_IE_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl13::REG_GPIO_27_IE_R\">REG_GPIO_27_IE_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl13::REG_GPIO_27_IE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl13/struct.REG_GPIO_27_IE_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl13::REG_GPIO_27_IE_W\">REG_GPIO_27_IE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl13::REG_GPIO_27_IE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl13/struct.REG_GPIO_26_PD_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl13::REG_GPIO_26_PD_R\">REG_GPIO_26_PD_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl13::REG_GPIO_26_PD_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl13/struct.REG_GPIO_26_PD_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl13::REG_GPIO_26_PD_W\">REG_GPIO_26_PD_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl13::REG_GPIO_26_PD_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl13/struct.REG_GPIO_26_PU_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl13::REG_GPIO_26_PU_R\">REG_GPIO_26_PU_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl13::REG_GPIO_26_PU_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl13/struct.REG_GPIO_26_PU_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl13::REG_GPIO_26_PU_W\">REG_GPIO_26_PU_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl13::REG_GPIO_26_PU_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl13/struct.REG_GPIO_26_DRV_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl13::REG_GPIO_26_DRV_R\">REG_GPIO_26_DRV_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl13::REG_GPIO_26_DRV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl13/struct.REG_GPIO_26_DRV_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl13::REG_GPIO_26_DRV_W\">REG_GPIO_26_DRV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl13::REG_GPIO_26_DRV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl13/struct.REG_GPIO_26_SMT_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl13::REG_GPIO_26_SMT_R\">REG_GPIO_26_SMT_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl13::REG_GPIO_26_SMT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl13/struct.REG_GPIO_26_SMT_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl13::REG_GPIO_26_SMT_W\">REG_GPIO_26_SMT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl13::REG_GPIO_26_SMT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl13/struct.REG_GPIO_26_IE_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl13::REG_GPIO_26_IE_R\">REG_GPIO_26_IE_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl13::REG_GPIO_26_IE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl13/struct.REG_GPIO_26_IE_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl13::REG_GPIO_26_IE_W\">REG_GPIO_26_IE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl13::REG_GPIO_26_IE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl13/struct.GPIO_CFGCTL13_SPEC.html\" title=\"struct bl602_pac::glb::gpio_cfgctl13::GPIO_CFGCTL13_SPEC\">GPIO_CFGCTL13_SPEC</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl13::GPIO_CFGCTL13_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl14/struct.R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl14::R\">R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl14::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl14/struct.W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl14::W\">W</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl14::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl14/struct.REG_GPIO_28_PD_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl14::REG_GPIO_28_PD_R\">REG_GPIO_28_PD_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl14::REG_GPIO_28_PD_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl14/struct.REG_GPIO_28_PD_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl14::REG_GPIO_28_PD_W\">REG_GPIO_28_PD_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl14::REG_GPIO_28_PD_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl14/struct.REG_GPIO_28_PU_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl14::REG_GPIO_28_PU_R\">REG_GPIO_28_PU_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl14::REG_GPIO_28_PU_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl14/struct.REG_GPIO_28_PU_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl14::REG_GPIO_28_PU_W\">REG_GPIO_28_PU_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl14::REG_GPIO_28_PU_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl14/struct.REG_GPIO_28_DRV_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl14::REG_GPIO_28_DRV_R\">REG_GPIO_28_DRV_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl14::REG_GPIO_28_DRV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl14/struct.REG_GPIO_28_DRV_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl14::REG_GPIO_28_DRV_W\">REG_GPIO_28_DRV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl14::REG_GPIO_28_DRV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl14/struct.REG_GPIO_28_SMT_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl14::REG_GPIO_28_SMT_R\">REG_GPIO_28_SMT_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl14::REG_GPIO_28_SMT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl14/struct.REG_GPIO_28_SMT_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl14::REG_GPIO_28_SMT_W\">REG_GPIO_28_SMT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl14::REG_GPIO_28_SMT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl14/struct.REG_GPIO_28_IE_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl14::REG_GPIO_28_IE_R\">REG_GPIO_28_IE_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl14::REG_GPIO_28_IE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl14/struct.REG_GPIO_28_IE_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl14::REG_GPIO_28_IE_W\">REG_GPIO_28_IE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl14::REG_GPIO_28_IE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl14/struct.GPIO_CFGCTL14_SPEC.html\" title=\"struct bl602_pac::glb::gpio_cfgctl14::GPIO_CFGCTL14_SPEC\">GPIO_CFGCTL14_SPEC</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl14::GPIO_CFGCTL14_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl30/struct.R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl30::R\">R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl30::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl30/struct.W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl30::W\">W</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl30::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl30/struct.REG_GPIO_22_I_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl30::REG_GPIO_22_I_R\">REG_GPIO_22_I_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl30::REG_GPIO_22_I_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl30/struct.REG_GPIO_22_I_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl30::REG_GPIO_22_I_W\">REG_GPIO_22_I_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl30::REG_GPIO_22_I_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl30/struct.REG_GPIO_21_I_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl30::REG_GPIO_21_I_R\">REG_GPIO_21_I_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl30::REG_GPIO_21_I_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl30/struct.REG_GPIO_21_I_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl30::REG_GPIO_21_I_W\">REG_GPIO_21_I_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl30::REG_GPIO_21_I_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl30/struct.REG_GPIO_20_I_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl30::REG_GPIO_20_I_R\">REG_GPIO_20_I_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl30::REG_GPIO_20_I_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl30/struct.REG_GPIO_20_I_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl30::REG_GPIO_20_I_W\">REG_GPIO_20_I_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl30::REG_GPIO_20_I_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl30/struct.REG_GPIO_19_I_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl30::REG_GPIO_19_I_R\">REG_GPIO_19_I_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl30::REG_GPIO_19_I_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl30/struct.REG_GPIO_19_I_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl30::REG_GPIO_19_I_W\">REG_GPIO_19_I_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl30::REG_GPIO_19_I_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl30/struct.REG_GPIO_18_I_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl30::REG_GPIO_18_I_R\">REG_GPIO_18_I_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl30::REG_GPIO_18_I_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl30/struct.REG_GPIO_18_I_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl30::REG_GPIO_18_I_W\">REG_GPIO_18_I_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl30::REG_GPIO_18_I_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl30/struct.REG_GPIO_17_I_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl30::REG_GPIO_17_I_R\">REG_GPIO_17_I_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl30::REG_GPIO_17_I_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl30/struct.REG_GPIO_17_I_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl30::REG_GPIO_17_I_W\">REG_GPIO_17_I_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl30::REG_GPIO_17_I_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl30/struct.REG_GPIO_16_I_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl30::REG_GPIO_16_I_R\">REG_GPIO_16_I_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl30::REG_GPIO_16_I_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl30/struct.REG_GPIO_16_I_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl30::REG_GPIO_16_I_W\">REG_GPIO_16_I_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl30::REG_GPIO_16_I_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl30/struct.REG_GPIO_15_I_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl30::REG_GPIO_15_I_R\">REG_GPIO_15_I_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl30::REG_GPIO_15_I_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl30/struct.REG_GPIO_15_I_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl30::REG_GPIO_15_I_W\">REG_GPIO_15_I_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl30::REG_GPIO_15_I_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl30/struct.REG_GPIO_14_I_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl30::REG_GPIO_14_I_R\">REG_GPIO_14_I_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl30::REG_GPIO_14_I_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl30/struct.REG_GPIO_14_I_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl30::REG_GPIO_14_I_W\">REG_GPIO_14_I_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl30::REG_GPIO_14_I_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl30/struct.REG_GPIO_13_I_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl30::REG_GPIO_13_I_R\">REG_GPIO_13_I_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl30::REG_GPIO_13_I_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl30/struct.REG_GPIO_13_I_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl30::REG_GPIO_13_I_W\">REG_GPIO_13_I_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl30::REG_GPIO_13_I_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl30/struct.REG_GPIO_12_I_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl30::REG_GPIO_12_I_R\">REG_GPIO_12_I_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl30::REG_GPIO_12_I_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl30/struct.REG_GPIO_12_I_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl30::REG_GPIO_12_I_W\">REG_GPIO_12_I_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl30::REG_GPIO_12_I_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl30/struct.REG_GPIO_11_I_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl30::REG_GPIO_11_I_R\">REG_GPIO_11_I_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl30::REG_GPIO_11_I_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl30/struct.REG_GPIO_11_I_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl30::REG_GPIO_11_I_W\">REG_GPIO_11_I_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl30::REG_GPIO_11_I_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl30/struct.REG_GPIO_10_I_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl30::REG_GPIO_10_I_R\">REG_GPIO_10_I_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl30::REG_GPIO_10_I_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl30/struct.REG_GPIO_10_I_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl30::REG_GPIO_10_I_W\">REG_GPIO_10_I_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl30::REG_GPIO_10_I_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl30/struct.REG_GPIO_9_I_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl30::REG_GPIO_9_I_R\">REG_GPIO_9_I_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl30::REG_GPIO_9_I_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl30/struct.REG_GPIO_9_I_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl30::REG_GPIO_9_I_W\">REG_GPIO_9_I_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl30::REG_GPIO_9_I_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl30/struct.REG_GPIO_8_I_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl30::REG_GPIO_8_I_R\">REG_GPIO_8_I_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl30::REG_GPIO_8_I_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl30/struct.REG_GPIO_8_I_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl30::REG_GPIO_8_I_W\">REG_GPIO_8_I_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl30::REG_GPIO_8_I_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl30/struct.REG_GPIO_7_I_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl30::REG_GPIO_7_I_R\">REG_GPIO_7_I_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl30::REG_GPIO_7_I_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl30/struct.REG_GPIO_7_I_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl30::REG_GPIO_7_I_W\">REG_GPIO_7_I_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl30::REG_GPIO_7_I_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl30/struct.REG_GPIO_6_I_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl30::REG_GPIO_6_I_R\">REG_GPIO_6_I_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl30::REG_GPIO_6_I_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl30/struct.REG_GPIO_6_I_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl30::REG_GPIO_6_I_W\">REG_GPIO_6_I_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl30::REG_GPIO_6_I_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl30/struct.REG_GPIO_5_I_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl30::REG_GPIO_5_I_R\">REG_GPIO_5_I_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl30::REG_GPIO_5_I_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl30/struct.REG_GPIO_5_I_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl30::REG_GPIO_5_I_W\">REG_GPIO_5_I_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl30::REG_GPIO_5_I_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl30/struct.REG_GPIO_4_I_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl30::REG_GPIO_4_I_R\">REG_GPIO_4_I_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl30::REG_GPIO_4_I_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl30/struct.REG_GPIO_4_I_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl30::REG_GPIO_4_I_W\">REG_GPIO_4_I_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl30::REG_GPIO_4_I_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl30/struct.REG_GPIO_3_I_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl30::REG_GPIO_3_I_R\">REG_GPIO_3_I_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl30::REG_GPIO_3_I_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl30/struct.REG_GPIO_3_I_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl30::REG_GPIO_3_I_W\">REG_GPIO_3_I_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl30::REG_GPIO_3_I_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl30/struct.REG_GPIO_2_I_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl30::REG_GPIO_2_I_R\">REG_GPIO_2_I_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl30::REG_GPIO_2_I_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl30/struct.REG_GPIO_2_I_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl30::REG_GPIO_2_I_W\">REG_GPIO_2_I_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl30::REG_GPIO_2_I_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl30/struct.REG_GPIO_1_I_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl30::REG_GPIO_1_I_R\">REG_GPIO_1_I_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl30::REG_GPIO_1_I_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl30/struct.REG_GPIO_1_I_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl30::REG_GPIO_1_I_W\">REG_GPIO_1_I_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl30::REG_GPIO_1_I_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl30/struct.REG_GPIO_0_I_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl30::REG_GPIO_0_I_R\">REG_GPIO_0_I_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl30::REG_GPIO_0_I_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl30/struct.REG_GPIO_0_I_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl30::REG_GPIO_0_I_W\">REG_GPIO_0_I_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl30::REG_GPIO_0_I_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl30/struct.GPIO_CFGCTL30_SPEC.html\" title=\"struct bl602_pac::glb::gpio_cfgctl30::GPIO_CFGCTL30_SPEC\">GPIO_CFGCTL30_SPEC</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl30::GPIO_CFGCTL30_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl31/struct.R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl31::R\">R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl31::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl31/struct.GPIO_CFGCTL31_SPEC.html\" title=\"struct bl602_pac::glb::gpio_cfgctl31::GPIO_CFGCTL31_SPEC\">GPIO_CFGCTL31_SPEC</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl31::GPIO_CFGCTL31_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl32/struct.R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl32::R\">R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl32::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl32/struct.W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl32::W\">W</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl32::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl32/struct.REG_GPIO_22_O_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl32::REG_GPIO_22_O_R\">REG_GPIO_22_O_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl32::REG_GPIO_22_O_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl32/struct.REG_GPIO_22_O_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl32::REG_GPIO_22_O_W\">REG_GPIO_22_O_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl32::REG_GPIO_22_O_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl32/struct.REG_GPIO_21_O_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl32::REG_GPIO_21_O_R\">REG_GPIO_21_O_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl32::REG_GPIO_21_O_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl32/struct.REG_GPIO_21_O_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl32::REG_GPIO_21_O_W\">REG_GPIO_21_O_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl32::REG_GPIO_21_O_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl32/struct.REG_GPIO_20_O_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl32::REG_GPIO_20_O_R\">REG_GPIO_20_O_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl32::REG_GPIO_20_O_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl32/struct.REG_GPIO_20_O_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl32::REG_GPIO_20_O_W\">REG_GPIO_20_O_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl32::REG_GPIO_20_O_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl32/struct.REG_GPIO_19_O_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl32::REG_GPIO_19_O_R\">REG_GPIO_19_O_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl32::REG_GPIO_19_O_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl32/struct.REG_GPIO_19_O_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl32::REG_GPIO_19_O_W\">REG_GPIO_19_O_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl32::REG_GPIO_19_O_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl32/struct.REG_GPIO_18_O_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl32::REG_GPIO_18_O_R\">REG_GPIO_18_O_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl32::REG_GPIO_18_O_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl32/struct.REG_GPIO_18_O_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl32::REG_GPIO_18_O_W\">REG_GPIO_18_O_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl32::REG_GPIO_18_O_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl32/struct.REG_GPIO_17_O_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl32::REG_GPIO_17_O_R\">REG_GPIO_17_O_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl32::REG_GPIO_17_O_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl32/struct.REG_GPIO_17_O_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl32::REG_GPIO_17_O_W\">REG_GPIO_17_O_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl32::REG_GPIO_17_O_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl32/struct.REG_GPIO_16_O_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl32::REG_GPIO_16_O_R\">REG_GPIO_16_O_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl32::REG_GPIO_16_O_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl32/struct.REG_GPIO_16_O_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl32::REG_GPIO_16_O_W\">REG_GPIO_16_O_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl32::REG_GPIO_16_O_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl32/struct.REG_GPIO_15_O_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl32::REG_GPIO_15_O_R\">REG_GPIO_15_O_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl32::REG_GPIO_15_O_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl32/struct.REG_GPIO_15_O_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl32::REG_GPIO_15_O_W\">REG_GPIO_15_O_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl32::REG_GPIO_15_O_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl32/struct.REG_GPIO_14_O_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl32::REG_GPIO_14_O_R\">REG_GPIO_14_O_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl32::REG_GPIO_14_O_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl32/struct.REG_GPIO_14_O_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl32::REG_GPIO_14_O_W\">REG_GPIO_14_O_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl32::REG_GPIO_14_O_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl32/struct.REG_GPIO_13_O_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl32::REG_GPIO_13_O_R\">REG_GPIO_13_O_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl32::REG_GPIO_13_O_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl32/struct.REG_GPIO_13_O_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl32::REG_GPIO_13_O_W\">REG_GPIO_13_O_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl32::REG_GPIO_13_O_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl32/struct.REG_GPIO_12_O_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl32::REG_GPIO_12_O_R\">REG_GPIO_12_O_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl32::REG_GPIO_12_O_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl32/struct.REG_GPIO_12_O_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl32::REG_GPIO_12_O_W\">REG_GPIO_12_O_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl32::REG_GPIO_12_O_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl32/struct.REG_GPIO_11_O_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl32::REG_GPIO_11_O_R\">REG_GPIO_11_O_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl32::REG_GPIO_11_O_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl32/struct.REG_GPIO_11_O_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl32::REG_GPIO_11_O_W\">REG_GPIO_11_O_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl32::REG_GPIO_11_O_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl32/struct.REG_GPIO_10_O_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl32::REG_GPIO_10_O_R\">REG_GPIO_10_O_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl32::REG_GPIO_10_O_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl32/struct.REG_GPIO_10_O_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl32::REG_GPIO_10_O_W\">REG_GPIO_10_O_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl32::REG_GPIO_10_O_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl32/struct.REG_GPIO_9_O_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl32::REG_GPIO_9_O_R\">REG_GPIO_9_O_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl32::REG_GPIO_9_O_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl32/struct.REG_GPIO_9_O_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl32::REG_GPIO_9_O_W\">REG_GPIO_9_O_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl32::REG_GPIO_9_O_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl32/struct.REG_GPIO_8_O_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl32::REG_GPIO_8_O_R\">REG_GPIO_8_O_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl32::REG_GPIO_8_O_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl32/struct.REG_GPIO_8_O_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl32::REG_GPIO_8_O_W\">REG_GPIO_8_O_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl32::REG_GPIO_8_O_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl32/struct.REG_GPIO_7_O_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl32::REG_GPIO_7_O_R\">REG_GPIO_7_O_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl32::REG_GPIO_7_O_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl32/struct.REG_GPIO_7_O_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl32::REG_GPIO_7_O_W\">REG_GPIO_7_O_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl32::REG_GPIO_7_O_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl32/struct.REG_GPIO_6_O_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl32::REG_GPIO_6_O_R\">REG_GPIO_6_O_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl32::REG_GPIO_6_O_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl32/struct.REG_GPIO_6_O_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl32::REG_GPIO_6_O_W\">REG_GPIO_6_O_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl32::REG_GPIO_6_O_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl32/struct.REG_GPIO_5_O_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl32::REG_GPIO_5_O_R\">REG_GPIO_5_O_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl32::REG_GPIO_5_O_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl32/struct.REG_GPIO_5_O_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl32::REG_GPIO_5_O_W\">REG_GPIO_5_O_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl32::REG_GPIO_5_O_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl32/struct.REG_GPIO_4_O_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl32::REG_GPIO_4_O_R\">REG_GPIO_4_O_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl32::REG_GPIO_4_O_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl32/struct.REG_GPIO_4_O_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl32::REG_GPIO_4_O_W\">REG_GPIO_4_O_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl32::REG_GPIO_4_O_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl32/struct.REG_GPIO_3_O_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl32::REG_GPIO_3_O_R\">REG_GPIO_3_O_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl32::REG_GPIO_3_O_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl32/struct.REG_GPIO_3_O_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl32::REG_GPIO_3_O_W\">REG_GPIO_3_O_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl32::REG_GPIO_3_O_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl32/struct.REG_GPIO_2_O_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl32::REG_GPIO_2_O_R\">REG_GPIO_2_O_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl32::REG_GPIO_2_O_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl32/struct.REG_GPIO_2_O_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl32::REG_GPIO_2_O_W\">REG_GPIO_2_O_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl32::REG_GPIO_2_O_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl32/struct.REG_GPIO_1_O_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl32::REG_GPIO_1_O_R\">REG_GPIO_1_O_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl32::REG_GPIO_1_O_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl32/struct.REG_GPIO_1_O_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl32::REG_GPIO_1_O_W\">REG_GPIO_1_O_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl32::REG_GPIO_1_O_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl32/struct.REG_GPIO_0_O_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl32::REG_GPIO_0_O_R\">REG_GPIO_0_O_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl32::REG_GPIO_0_O_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl32/struct.REG_GPIO_0_O_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl32::REG_GPIO_0_O_W\">REG_GPIO_0_O_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl32::REG_GPIO_0_O_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl32/struct.GPIO_CFGCTL32_SPEC.html\" title=\"struct bl602_pac::glb::gpio_cfgctl32::GPIO_CFGCTL32_SPEC\">GPIO_CFGCTL32_SPEC</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl32::GPIO_CFGCTL32_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl33/struct.R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl33::R\">R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl33::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl33/struct.GPIO_CFGCTL33_SPEC.html\" title=\"struct bl602_pac::glb::gpio_cfgctl33::GPIO_CFGCTL33_SPEC\">GPIO_CFGCTL33_SPEC</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl33::GPIO_CFGCTL33_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl34/struct.R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl34::R\">R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl34::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl34/struct.W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl34::W\">W</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl34::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl34/struct.REG_GPIO_22_OE_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl34::REG_GPIO_22_OE_R\">REG_GPIO_22_OE_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl34::REG_GPIO_22_OE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl34/struct.REG_GPIO_22_OE_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl34::REG_GPIO_22_OE_W\">REG_GPIO_22_OE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl34::REG_GPIO_22_OE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl34/struct.REG_GPIO_21_OE_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl34::REG_GPIO_21_OE_R\">REG_GPIO_21_OE_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl34::REG_GPIO_21_OE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl34/struct.REG_GPIO_21_OE_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl34::REG_GPIO_21_OE_W\">REG_GPIO_21_OE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl34::REG_GPIO_21_OE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl34/struct.REG_GPIO_20_OE_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl34::REG_GPIO_20_OE_R\">REG_GPIO_20_OE_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl34::REG_GPIO_20_OE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl34/struct.REG_GPIO_20_OE_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl34::REG_GPIO_20_OE_W\">REG_GPIO_20_OE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl34::REG_GPIO_20_OE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl34/struct.REG_GPIO_19_OE_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl34::REG_GPIO_19_OE_R\">REG_GPIO_19_OE_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl34::REG_GPIO_19_OE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl34/struct.REG_GPIO_19_OE_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl34::REG_GPIO_19_OE_W\">REG_GPIO_19_OE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl34::REG_GPIO_19_OE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl34/struct.REG_GPIO_18_OE_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl34::REG_GPIO_18_OE_R\">REG_GPIO_18_OE_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl34::REG_GPIO_18_OE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl34/struct.REG_GPIO_18_OE_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl34::REG_GPIO_18_OE_W\">REG_GPIO_18_OE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl34::REG_GPIO_18_OE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl34/struct.REG_GPIO_17_OE_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl34::REG_GPIO_17_OE_R\">REG_GPIO_17_OE_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl34::REG_GPIO_17_OE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl34/struct.REG_GPIO_17_OE_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl34::REG_GPIO_17_OE_W\">REG_GPIO_17_OE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl34::REG_GPIO_17_OE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl34/struct.REG_GPIO_16_OE_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl34::REG_GPIO_16_OE_R\">REG_GPIO_16_OE_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl34::REG_GPIO_16_OE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl34/struct.REG_GPIO_16_OE_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl34::REG_GPIO_16_OE_W\">REG_GPIO_16_OE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl34::REG_GPIO_16_OE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl34/struct.REG_GPIO_15_OE_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl34::REG_GPIO_15_OE_R\">REG_GPIO_15_OE_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl34::REG_GPIO_15_OE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl34/struct.REG_GPIO_15_OE_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl34::REG_GPIO_15_OE_W\">REG_GPIO_15_OE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl34::REG_GPIO_15_OE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl34/struct.REG_GPIO_14_OE_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl34::REG_GPIO_14_OE_R\">REG_GPIO_14_OE_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl34::REG_GPIO_14_OE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl34/struct.REG_GPIO_14_OE_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl34::REG_GPIO_14_OE_W\">REG_GPIO_14_OE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl34::REG_GPIO_14_OE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl34/struct.REG_GPIO_13_OE_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl34::REG_GPIO_13_OE_R\">REG_GPIO_13_OE_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl34::REG_GPIO_13_OE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl34/struct.REG_GPIO_13_OE_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl34::REG_GPIO_13_OE_W\">REG_GPIO_13_OE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl34::REG_GPIO_13_OE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl34/struct.REG_GPIO_12_OE_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl34::REG_GPIO_12_OE_R\">REG_GPIO_12_OE_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl34::REG_GPIO_12_OE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl34/struct.REG_GPIO_12_OE_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl34::REG_GPIO_12_OE_W\">REG_GPIO_12_OE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl34::REG_GPIO_12_OE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl34/struct.REG_GPIO_11_OE_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl34::REG_GPIO_11_OE_R\">REG_GPIO_11_OE_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl34::REG_GPIO_11_OE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl34/struct.REG_GPIO_11_OE_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl34::REG_GPIO_11_OE_W\">REG_GPIO_11_OE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl34::REG_GPIO_11_OE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl34/struct.REG_GPIO_10_OE_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl34::REG_GPIO_10_OE_R\">REG_GPIO_10_OE_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl34::REG_GPIO_10_OE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl34/struct.REG_GPIO_10_OE_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl34::REG_GPIO_10_OE_W\">REG_GPIO_10_OE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl34::REG_GPIO_10_OE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl34/struct.REG_GPIO_9_OE_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl34::REG_GPIO_9_OE_R\">REG_GPIO_9_OE_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl34::REG_GPIO_9_OE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl34/struct.REG_GPIO_9_OE_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl34::REG_GPIO_9_OE_W\">REG_GPIO_9_OE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl34::REG_GPIO_9_OE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl34/struct.REG_GPIO_8_OE_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl34::REG_GPIO_8_OE_R\">REG_GPIO_8_OE_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl34::REG_GPIO_8_OE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl34/struct.REG_GPIO_8_OE_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl34::REG_GPIO_8_OE_W\">REG_GPIO_8_OE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl34::REG_GPIO_8_OE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl34/struct.REG_GPIO_7_OE_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl34::REG_GPIO_7_OE_R\">REG_GPIO_7_OE_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl34::REG_GPIO_7_OE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl34/struct.REG_GPIO_7_OE_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl34::REG_GPIO_7_OE_W\">REG_GPIO_7_OE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl34::REG_GPIO_7_OE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl34/struct.REG_GPIO_6_OE_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl34::REG_GPIO_6_OE_R\">REG_GPIO_6_OE_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl34::REG_GPIO_6_OE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl34/struct.REG_GPIO_6_OE_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl34::REG_GPIO_6_OE_W\">REG_GPIO_6_OE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl34::REG_GPIO_6_OE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl34/struct.REG_GPIO_5_OE_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl34::REG_GPIO_5_OE_R\">REG_GPIO_5_OE_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl34::REG_GPIO_5_OE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl34/struct.REG_GPIO_5_OE_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl34::REG_GPIO_5_OE_W\">REG_GPIO_5_OE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl34::REG_GPIO_5_OE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl34/struct.REG_GPIO_4_OE_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl34::REG_GPIO_4_OE_R\">REG_GPIO_4_OE_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl34::REG_GPIO_4_OE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl34/struct.REG_GPIO_4_OE_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl34::REG_GPIO_4_OE_W\">REG_GPIO_4_OE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl34::REG_GPIO_4_OE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl34/struct.REG_GPIO_3_OE_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl34::REG_GPIO_3_OE_R\">REG_GPIO_3_OE_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl34::REG_GPIO_3_OE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl34/struct.REG_GPIO_3_OE_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl34::REG_GPIO_3_OE_W\">REG_GPIO_3_OE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl34::REG_GPIO_3_OE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl34/struct.REG_GPIO_2_OE_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl34::REG_GPIO_2_OE_R\">REG_GPIO_2_OE_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl34::REG_GPIO_2_OE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl34/struct.REG_GPIO_2_OE_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl34::REG_GPIO_2_OE_W\">REG_GPIO_2_OE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl34::REG_GPIO_2_OE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl34/struct.REG_GPIO_1_OE_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl34::REG_GPIO_1_OE_R\">REG_GPIO_1_OE_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl34::REG_GPIO_1_OE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl34/struct.REG_GPIO_1_OE_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl34::REG_GPIO_1_OE_W\">REG_GPIO_1_OE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl34::REG_GPIO_1_OE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl34/struct.REG_GPIO_0_OE_R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl34::REG_GPIO_0_OE_R\">REG_GPIO_0_OE_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl34::REG_GPIO_0_OE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl34/struct.REG_GPIO_0_OE_W.html\" title=\"struct bl602_pac::glb::gpio_cfgctl34::REG_GPIO_0_OE_W\">REG_GPIO_0_OE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl34::REG_GPIO_0_OE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl34/struct.GPIO_CFGCTL34_SPEC.html\" title=\"struct bl602_pac::glb::gpio_cfgctl34::GPIO_CFGCTL34_SPEC\">GPIO_CFGCTL34_SPEC</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl34::GPIO_CFGCTL34_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl35/struct.R.html\" title=\"struct bl602_pac::glb::gpio_cfgctl35::R\">R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl35::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_cfgctl35/struct.GPIO_CFGCTL35_SPEC.html\" title=\"struct bl602_pac::glb::gpio_cfgctl35::GPIO_CFGCTL35_SPEC\">GPIO_CFGCTL35_SPEC</a>","synthetic":true,"types":["bl602_pac::glb::gpio_cfgctl35::GPIO_CFGCTL35_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_int_mask1/struct.R.html\" title=\"struct bl602_pac::glb::gpio_int_mask1::R\">R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_int_mask1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_int_mask1/struct.W.html\" title=\"struct bl602_pac::glb::gpio_int_mask1::W\">W</a>","synthetic":true,"types":["bl602_pac::glb::gpio_int_mask1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_int_mask1/struct.REG_GPIO_INT_MASK1_R.html\" title=\"struct bl602_pac::glb::gpio_int_mask1::REG_GPIO_INT_MASK1_R\">REG_GPIO_INT_MASK1_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_int_mask1::REG_GPIO_INT_MASK1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_int_mask1/struct.REG_GPIO_INT_MASK1_W.html\" title=\"struct bl602_pac::glb::gpio_int_mask1::REG_GPIO_INT_MASK1_W\">REG_GPIO_INT_MASK1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_int_mask1::REG_GPIO_INT_MASK1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_int_mask1/struct.GPIO_INT_MASK1_SPEC.html\" title=\"struct bl602_pac::glb::gpio_int_mask1::GPIO_INT_MASK1_SPEC\">GPIO_INT_MASK1_SPEC</a>","synthetic":true,"types":["bl602_pac::glb::gpio_int_mask1::GPIO_INT_MASK1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_int_stat1/struct.R.html\" title=\"struct bl602_pac::glb::gpio_int_stat1::R\">R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_int_stat1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_int_stat1/struct.W.html\" title=\"struct bl602_pac::glb::gpio_int_stat1::W\">W</a>","synthetic":true,"types":["bl602_pac::glb::gpio_int_stat1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_int_stat1/struct.GPIO_INT_STAT1_R.html\" title=\"struct bl602_pac::glb::gpio_int_stat1::GPIO_INT_STAT1_R\">GPIO_INT_STAT1_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_int_stat1::GPIO_INT_STAT1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_int_stat1/struct.GPIO_INT_STAT1_W.html\" title=\"struct bl602_pac::glb::gpio_int_stat1::GPIO_INT_STAT1_W\">GPIO_INT_STAT1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_int_stat1::GPIO_INT_STAT1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_int_stat1/struct.GPIO_INT_STAT1_SPEC.html\" title=\"struct bl602_pac::glb::gpio_int_stat1::GPIO_INT_STAT1_SPEC\">GPIO_INT_STAT1_SPEC</a>","synthetic":true,"types":["bl602_pac::glb::gpio_int_stat1::GPIO_INT_STAT1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_int_clr1/struct.R.html\" title=\"struct bl602_pac::glb::gpio_int_clr1::R\">R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_int_clr1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_int_clr1/struct.W.html\" title=\"struct bl602_pac::glb::gpio_int_clr1::W\">W</a>","synthetic":true,"types":["bl602_pac::glb::gpio_int_clr1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_int_clr1/struct.REG_GPIO_INT_CLR1_R.html\" title=\"struct bl602_pac::glb::gpio_int_clr1::REG_GPIO_INT_CLR1_R\">REG_GPIO_INT_CLR1_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_int_clr1::REG_GPIO_INT_CLR1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_int_clr1/struct.REG_GPIO_INT_CLR1_W.html\" title=\"struct bl602_pac::glb::gpio_int_clr1::REG_GPIO_INT_CLR1_W\">REG_GPIO_INT_CLR1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_int_clr1::REG_GPIO_INT_CLR1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_int_clr1/struct.GPIO_INT_CLR1_SPEC.html\" title=\"struct bl602_pac::glb::gpio_int_clr1::GPIO_INT_CLR1_SPEC\">GPIO_INT_CLR1_SPEC</a>","synthetic":true,"types":["bl602_pac::glb::gpio_int_clr1::GPIO_INT_CLR1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_int_mode_set1/struct.R.html\" title=\"struct bl602_pac::glb::gpio_int_mode_set1::R\">R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_int_mode_set1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_int_mode_set1/struct.W.html\" title=\"struct bl602_pac::glb::gpio_int_mode_set1::W\">W</a>","synthetic":true,"types":["bl602_pac::glb::gpio_int_mode_set1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_int_mode_set1/struct.REG_GPIO_INT_MODE_SET1_R.html\" title=\"struct bl602_pac::glb::gpio_int_mode_set1::REG_GPIO_INT_MODE_SET1_R\">REG_GPIO_INT_MODE_SET1_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_int_mode_set1::REG_GPIO_INT_MODE_SET1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_int_mode_set1/struct.REG_GPIO_INT_MODE_SET1_W.html\" title=\"struct bl602_pac::glb::gpio_int_mode_set1::REG_GPIO_INT_MODE_SET1_W\">REG_GPIO_INT_MODE_SET1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_int_mode_set1::REG_GPIO_INT_MODE_SET1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_int_mode_set1/struct.GPIO_INT_MODE_SET1_SPEC.html\" title=\"struct bl602_pac::glb::gpio_int_mode_set1::GPIO_INT_MODE_SET1_SPEC\">GPIO_INT_MODE_SET1_SPEC</a>","synthetic":true,"types":["bl602_pac::glb::gpio_int_mode_set1::GPIO_INT_MODE_SET1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_int_mode_set2/struct.R.html\" title=\"struct bl602_pac::glb::gpio_int_mode_set2::R\">R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_int_mode_set2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_int_mode_set2/struct.W.html\" title=\"struct bl602_pac::glb::gpio_int_mode_set2::W\">W</a>","synthetic":true,"types":["bl602_pac::glb::gpio_int_mode_set2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_int_mode_set2/struct.REG_GPIO_INT_MODE_SET2_R.html\" title=\"struct bl602_pac::glb::gpio_int_mode_set2::REG_GPIO_INT_MODE_SET2_R\">REG_GPIO_INT_MODE_SET2_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_int_mode_set2::REG_GPIO_INT_MODE_SET2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_int_mode_set2/struct.REG_GPIO_INT_MODE_SET2_W.html\" title=\"struct bl602_pac::glb::gpio_int_mode_set2::REG_GPIO_INT_MODE_SET2_W\">REG_GPIO_INT_MODE_SET2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_int_mode_set2::REG_GPIO_INT_MODE_SET2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_int_mode_set2/struct.GPIO_INT_MODE_SET2_SPEC.html\" title=\"struct bl602_pac::glb::gpio_int_mode_set2::GPIO_INT_MODE_SET2_SPEC\">GPIO_INT_MODE_SET2_SPEC</a>","synthetic":true,"types":["bl602_pac::glb::gpio_int_mode_set2::GPIO_INT_MODE_SET2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_int_mode_set3/struct.R.html\" title=\"struct bl602_pac::glb::gpio_int_mode_set3::R\">R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_int_mode_set3::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_int_mode_set3/struct.W.html\" title=\"struct bl602_pac::glb::gpio_int_mode_set3::W\">W</a>","synthetic":true,"types":["bl602_pac::glb::gpio_int_mode_set3::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_int_mode_set3/struct.REG_GPIO_INT_MODE_SET3_R.html\" title=\"struct bl602_pac::glb::gpio_int_mode_set3::REG_GPIO_INT_MODE_SET3_R\">REG_GPIO_INT_MODE_SET3_R</a>","synthetic":true,"types":["bl602_pac::glb::gpio_int_mode_set3::REG_GPIO_INT_MODE_SET3_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_int_mode_set3/struct.REG_GPIO_INT_MODE_SET3_W.html\" title=\"struct bl602_pac::glb::gpio_int_mode_set3::REG_GPIO_INT_MODE_SET3_W\">REG_GPIO_INT_MODE_SET3_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpio_int_mode_set3::REG_GPIO_INT_MODE_SET3_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpio_int_mode_set3/struct.GPIO_INT_MODE_SET3_SPEC.html\" title=\"struct bl602_pac::glb::gpio_int_mode_set3::GPIO_INT_MODE_SET3_SPEC\">GPIO_INT_MODE_SET3_SPEC</a>","synthetic":true,"types":["bl602_pac::glb::gpio_int_mode_set3::GPIO_INT_MODE_SET3_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/led_driver/struct.R.html\" title=\"struct bl602_pac::glb::led_driver::R\">R</a>","synthetic":true,"types":["bl602_pac::glb::led_driver::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/led_driver/struct.W.html\" title=\"struct bl602_pac::glb::led_driver::W\">W</a>","synthetic":true,"types":["bl602_pac::glb::led_driver::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/led_driver/struct.PU_LEDDRV_R.html\" title=\"struct bl602_pac::glb::led_driver::PU_LEDDRV_R\">PU_LEDDRV_R</a>","synthetic":true,"types":["bl602_pac::glb::led_driver::PU_LEDDRV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/led_driver/struct.PU_LEDDRV_W.html\" title=\"struct bl602_pac::glb::led_driver::PU_LEDDRV_W\">PU_LEDDRV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::led_driver::PU_LEDDRV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/led_driver/struct.IR_RX_GPIO_SEL_R.html\" title=\"struct bl602_pac::glb::led_driver::IR_RX_GPIO_SEL_R\">IR_RX_GPIO_SEL_R</a>","synthetic":true,"types":["bl602_pac::glb::led_driver::IR_RX_GPIO_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/led_driver/struct.IR_RX_GPIO_SEL_W.html\" title=\"struct bl602_pac::glb::led_driver::IR_RX_GPIO_SEL_W\">IR_RX_GPIO_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::led_driver::IR_RX_GPIO_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/led_driver/struct.LEDDRV_IBIAS_R.html\" title=\"struct bl602_pac::glb::led_driver::LEDDRV_IBIAS_R\">LEDDRV_IBIAS_R</a>","synthetic":true,"types":["bl602_pac::glb::led_driver::LEDDRV_IBIAS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/led_driver/struct.LEDDRV_IBIAS_W.html\" title=\"struct bl602_pac::glb::led_driver::LEDDRV_IBIAS_W\">LEDDRV_IBIAS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::led_driver::LEDDRV_IBIAS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/led_driver/struct.LED_DIN_POLARITY_SEL_R.html\" title=\"struct bl602_pac::glb::led_driver::LED_DIN_POLARITY_SEL_R\">LED_DIN_POLARITY_SEL_R</a>","synthetic":true,"types":["bl602_pac::glb::led_driver::LED_DIN_POLARITY_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/led_driver/struct.LED_DIN_POLARITY_SEL_W.html\" title=\"struct bl602_pac::glb::led_driver::LED_DIN_POLARITY_SEL_W\">LED_DIN_POLARITY_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::led_driver::LED_DIN_POLARITY_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/led_driver/struct.LED_DIN_SEL_R.html\" title=\"struct bl602_pac::glb::led_driver::LED_DIN_SEL_R\">LED_DIN_SEL_R</a>","synthetic":true,"types":["bl602_pac::glb::led_driver::LED_DIN_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/led_driver/struct.LED_DIN_SEL_W.html\" title=\"struct bl602_pac::glb::led_driver::LED_DIN_SEL_W\">LED_DIN_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::led_driver::LED_DIN_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/led_driver/struct.LED_DIN_REG_R.html\" title=\"struct bl602_pac::glb::led_driver::LED_DIN_REG_R\">LED_DIN_REG_R</a>","synthetic":true,"types":["bl602_pac::glb::led_driver::LED_DIN_REG_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/led_driver/struct.LED_DIN_REG_W.html\" title=\"struct bl602_pac::glb::led_driver::LED_DIN_REG_W\">LED_DIN_REG_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::led_driver::LED_DIN_REG_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/led_driver/struct.LED_DRIVER_SPEC.html\" title=\"struct bl602_pac::glb::led_driver::LED_DRIVER_SPEC\">LED_DRIVER_SPEC</a>","synthetic":true,"types":["bl602_pac::glb::led_driver::LED_DRIVER_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpdac_ctrl/struct.R.html\" title=\"struct bl602_pac::glb::gpdac_ctrl::R\">R</a>","synthetic":true,"types":["bl602_pac::glb::gpdac_ctrl::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpdac_ctrl/struct.W.html\" title=\"struct bl602_pac::glb::gpdac_ctrl::W\">W</a>","synthetic":true,"types":["bl602_pac::glb::gpdac_ctrl::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpdac_ctrl/struct.GPDAC_RESERVED_R.html\" title=\"struct bl602_pac::glb::gpdac_ctrl::GPDAC_RESERVED_R\">GPDAC_RESERVED_R</a>","synthetic":true,"types":["bl602_pac::glb::gpdac_ctrl::GPDAC_RESERVED_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpdac_ctrl/struct.GPDAC_RESERVED_W.html\" title=\"struct bl602_pac::glb::gpdac_ctrl::GPDAC_RESERVED_W\">GPDAC_RESERVED_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpdac_ctrl::GPDAC_RESERVED_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpdac_ctrl/struct.GPDAC_TEST_SEL_R.html\" title=\"struct bl602_pac::glb::gpdac_ctrl::GPDAC_TEST_SEL_R\">GPDAC_TEST_SEL_R</a>","synthetic":true,"types":["bl602_pac::glb::gpdac_ctrl::GPDAC_TEST_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpdac_ctrl/struct.GPDAC_TEST_SEL_W.html\" title=\"struct bl602_pac::glb::gpdac_ctrl::GPDAC_TEST_SEL_W\">GPDAC_TEST_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpdac_ctrl::GPDAC_TEST_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpdac_ctrl/struct.GPDAC_REF_SEL_R.html\" title=\"struct bl602_pac::glb::gpdac_ctrl::GPDAC_REF_SEL_R\">GPDAC_REF_SEL_R</a>","synthetic":true,"types":["bl602_pac::glb::gpdac_ctrl::GPDAC_REF_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpdac_ctrl/struct.GPDAC_REF_SEL_W.html\" title=\"struct bl602_pac::glb::gpdac_ctrl::GPDAC_REF_SEL_W\">GPDAC_REF_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpdac_ctrl::GPDAC_REF_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpdac_ctrl/struct.GPDAC_TEST_EN_R.html\" title=\"struct bl602_pac::glb::gpdac_ctrl::GPDAC_TEST_EN_R\">GPDAC_TEST_EN_R</a>","synthetic":true,"types":["bl602_pac::glb::gpdac_ctrl::GPDAC_TEST_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpdac_ctrl/struct.GPDAC_TEST_EN_W.html\" title=\"struct bl602_pac::glb::gpdac_ctrl::GPDAC_TEST_EN_W\">GPDAC_TEST_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpdac_ctrl::GPDAC_TEST_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpdac_ctrl/struct.GPDACB_RSTN_ANA_R.html\" title=\"struct bl602_pac::glb::gpdac_ctrl::GPDACB_RSTN_ANA_R\">GPDACB_RSTN_ANA_R</a>","synthetic":true,"types":["bl602_pac::glb::gpdac_ctrl::GPDACB_RSTN_ANA_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpdac_ctrl/struct.GPDACB_RSTN_ANA_W.html\" title=\"struct bl602_pac::glb::gpdac_ctrl::GPDACB_RSTN_ANA_W\">GPDACB_RSTN_ANA_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpdac_ctrl::GPDACB_RSTN_ANA_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpdac_ctrl/struct.GPDACA_RSTN_ANA_R.html\" title=\"struct bl602_pac::glb::gpdac_ctrl::GPDACA_RSTN_ANA_R\">GPDACA_RSTN_ANA_R</a>","synthetic":true,"types":["bl602_pac::glb::gpdac_ctrl::GPDACA_RSTN_ANA_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpdac_ctrl/struct.GPDACA_RSTN_ANA_W.html\" title=\"struct bl602_pac::glb::gpdac_ctrl::GPDACA_RSTN_ANA_W\">GPDACA_RSTN_ANA_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpdac_ctrl::GPDACA_RSTN_ANA_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpdac_ctrl/struct.GPDAC_CTRL_SPEC.html\" title=\"struct bl602_pac::glb::gpdac_ctrl::GPDAC_CTRL_SPEC\">GPDAC_CTRL_SPEC</a>","synthetic":true,"types":["bl602_pac::glb::gpdac_ctrl::GPDAC_CTRL_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpdac_actrl/struct.R.html\" title=\"struct bl602_pac::glb::gpdac_actrl::R\">R</a>","synthetic":true,"types":["bl602_pac::glb::gpdac_actrl::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpdac_actrl/struct.W.html\" title=\"struct bl602_pac::glb::gpdac_actrl::W\">W</a>","synthetic":true,"types":["bl602_pac::glb::gpdac_actrl::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpdac_actrl/struct.GPDAC_A_OUTMUX_R.html\" title=\"struct bl602_pac::glb::gpdac_actrl::GPDAC_A_OUTMUX_R\">GPDAC_A_OUTMUX_R</a>","synthetic":true,"types":["bl602_pac::glb::gpdac_actrl::GPDAC_A_OUTMUX_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpdac_actrl/struct.GPDAC_A_OUTMUX_W.html\" title=\"struct bl602_pac::glb::gpdac_actrl::GPDAC_A_OUTMUX_W\">GPDAC_A_OUTMUX_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpdac_actrl::GPDAC_A_OUTMUX_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpdac_actrl/struct.GPDAC_A_RNG_R.html\" title=\"struct bl602_pac::glb::gpdac_actrl::GPDAC_A_RNG_R\">GPDAC_A_RNG_R</a>","synthetic":true,"types":["bl602_pac::glb::gpdac_actrl::GPDAC_A_RNG_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpdac_actrl/struct.GPDAC_A_RNG_W.html\" title=\"struct bl602_pac::glb::gpdac_actrl::GPDAC_A_RNG_W\">GPDAC_A_RNG_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpdac_actrl::GPDAC_A_RNG_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpdac_actrl/struct.GPDAC_IOA_EN_R.html\" title=\"struct bl602_pac::glb::gpdac_actrl::GPDAC_IOA_EN_R\">GPDAC_IOA_EN_R</a>","synthetic":true,"types":["bl602_pac::glb::gpdac_actrl::GPDAC_IOA_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpdac_actrl/struct.GPDAC_IOA_EN_W.html\" title=\"struct bl602_pac::glb::gpdac_actrl::GPDAC_IOA_EN_W\">GPDAC_IOA_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpdac_actrl::GPDAC_IOA_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpdac_actrl/struct.GPDAC_A_EN_R.html\" title=\"struct bl602_pac::glb::gpdac_actrl::GPDAC_A_EN_R\">GPDAC_A_EN_R</a>","synthetic":true,"types":["bl602_pac::glb::gpdac_actrl::GPDAC_A_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpdac_actrl/struct.GPDAC_A_EN_W.html\" title=\"struct bl602_pac::glb::gpdac_actrl::GPDAC_A_EN_W\">GPDAC_A_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpdac_actrl::GPDAC_A_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpdac_actrl/struct.GPDAC_ACTRL_SPEC.html\" title=\"struct bl602_pac::glb::gpdac_actrl::GPDAC_ACTRL_SPEC\">GPDAC_ACTRL_SPEC</a>","synthetic":true,"types":["bl602_pac::glb::gpdac_actrl::GPDAC_ACTRL_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpdac_bctrl/struct.R.html\" title=\"struct bl602_pac::glb::gpdac_bctrl::R\">R</a>","synthetic":true,"types":["bl602_pac::glb::gpdac_bctrl::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpdac_bctrl/struct.W.html\" title=\"struct bl602_pac::glb::gpdac_bctrl::W\">W</a>","synthetic":true,"types":["bl602_pac::glb::gpdac_bctrl::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpdac_bctrl/struct.GPDAC_B_OUTMUX_R.html\" title=\"struct bl602_pac::glb::gpdac_bctrl::GPDAC_B_OUTMUX_R\">GPDAC_B_OUTMUX_R</a>","synthetic":true,"types":["bl602_pac::glb::gpdac_bctrl::GPDAC_B_OUTMUX_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpdac_bctrl/struct.GPDAC_B_OUTMUX_W.html\" title=\"struct bl602_pac::glb::gpdac_bctrl::GPDAC_B_OUTMUX_W\">GPDAC_B_OUTMUX_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpdac_bctrl::GPDAC_B_OUTMUX_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpdac_bctrl/struct.GPDAC_B_RNG_R.html\" title=\"struct bl602_pac::glb::gpdac_bctrl::GPDAC_B_RNG_R\">GPDAC_B_RNG_R</a>","synthetic":true,"types":["bl602_pac::glb::gpdac_bctrl::GPDAC_B_RNG_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpdac_bctrl/struct.GPDAC_B_RNG_W.html\" title=\"struct bl602_pac::glb::gpdac_bctrl::GPDAC_B_RNG_W\">GPDAC_B_RNG_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpdac_bctrl::GPDAC_B_RNG_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpdac_bctrl/struct.GPDAC_IOB_EN_R.html\" title=\"struct bl602_pac::glb::gpdac_bctrl::GPDAC_IOB_EN_R\">GPDAC_IOB_EN_R</a>","synthetic":true,"types":["bl602_pac::glb::gpdac_bctrl::GPDAC_IOB_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpdac_bctrl/struct.GPDAC_IOB_EN_W.html\" title=\"struct bl602_pac::glb::gpdac_bctrl::GPDAC_IOB_EN_W\">GPDAC_IOB_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpdac_bctrl::GPDAC_IOB_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpdac_bctrl/struct.GPDAC_B_EN_R.html\" title=\"struct bl602_pac::glb::gpdac_bctrl::GPDAC_B_EN_R\">GPDAC_B_EN_R</a>","synthetic":true,"types":["bl602_pac::glb::gpdac_bctrl::GPDAC_B_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpdac_bctrl/struct.GPDAC_B_EN_W.html\" title=\"struct bl602_pac::glb::gpdac_bctrl::GPDAC_B_EN_W\">GPDAC_B_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpdac_bctrl::GPDAC_B_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpdac_bctrl/struct.GPDAC_BCTRL_SPEC.html\" title=\"struct bl602_pac::glb::gpdac_bctrl::GPDAC_BCTRL_SPEC\">GPDAC_BCTRL_SPEC</a>","synthetic":true,"types":["bl602_pac::glb::gpdac_bctrl::GPDAC_BCTRL_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpdac_data/struct.R.html\" title=\"struct bl602_pac::glb::gpdac_data::R\">R</a>","synthetic":true,"types":["bl602_pac::glb::gpdac_data::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpdac_data/struct.W.html\" title=\"struct bl602_pac::glb::gpdac_data::W\">W</a>","synthetic":true,"types":["bl602_pac::glb::gpdac_data::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpdac_data/struct.GPDAC_A_DATA_R.html\" title=\"struct bl602_pac::glb::gpdac_data::GPDAC_A_DATA_R\">GPDAC_A_DATA_R</a>","synthetic":true,"types":["bl602_pac::glb::gpdac_data::GPDAC_A_DATA_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpdac_data/struct.GPDAC_A_DATA_W.html\" title=\"struct bl602_pac::glb::gpdac_data::GPDAC_A_DATA_W\">GPDAC_A_DATA_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpdac_data::GPDAC_A_DATA_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpdac_data/struct.GPDAC_B_DATA_R.html\" title=\"struct bl602_pac::glb::gpdac_data::GPDAC_B_DATA_R\">GPDAC_B_DATA_R</a>","synthetic":true,"types":["bl602_pac::glb::gpdac_data::GPDAC_B_DATA_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpdac_data/struct.GPDAC_B_DATA_W.html\" title=\"struct bl602_pac::glb::gpdac_data::GPDAC_B_DATA_W\">GPDAC_B_DATA_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::gpdac_data::GPDAC_B_DATA_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/gpdac_data/struct.GPDAC_DATA_SPEC.html\" title=\"struct bl602_pac::glb::gpdac_data::GPDAC_DATA_SPEC\">GPDAC_DATA_SPEC</a>","synthetic":true,"types":["bl602_pac::glb::gpdac_data::GPDAC_DATA_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_0/struct.R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_0::R\">R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_0/struct.W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_0::W\">W</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_0/struct.TZC_GLB_CLK_LOCK_R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_0::TZC_GLB_CLK_LOCK_R\">TZC_GLB_CLK_LOCK_R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_0::TZC_GLB_CLK_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_0/struct.TZC_GLB_CLK_LOCK_W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_0::TZC_GLB_CLK_LOCK_W\">TZC_GLB_CLK_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_0::TZC_GLB_CLK_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_0/struct.TZC_GLB_MBIST_LOCK_R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_0::TZC_GLB_MBIST_LOCK_R\">TZC_GLB_MBIST_LOCK_R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_0::TZC_GLB_MBIST_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_0/struct.TZC_GLB_MBIST_LOCK_W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_0::TZC_GLB_MBIST_LOCK_W\">TZC_GLB_MBIST_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_0::TZC_GLB_MBIST_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_0/struct.TZC_GLB_DBG_LOCK_R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_0::TZC_GLB_DBG_LOCK_R\">TZC_GLB_DBG_LOCK_R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_0::TZC_GLB_DBG_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_0/struct.TZC_GLB_DBG_LOCK_W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_0::TZC_GLB_DBG_LOCK_W\">TZC_GLB_DBG_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_0::TZC_GLB_DBG_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_0/struct.TZC_GLB_BMX_LOCK_R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_0::TZC_GLB_BMX_LOCK_R\">TZC_GLB_BMX_LOCK_R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_0::TZC_GLB_BMX_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_0/struct.TZC_GLB_BMX_LOCK_W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_0::TZC_GLB_BMX_LOCK_W\">TZC_GLB_BMX_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_0::TZC_GLB_BMX_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_0/struct.TZC_GLB_L2C_LOCK_R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_0::TZC_GLB_L2C_LOCK_R\">TZC_GLB_L2C_LOCK_R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_0::TZC_GLB_L2C_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_0/struct.TZC_GLB_L2C_LOCK_W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_0::TZC_GLB_L2C_LOCK_W\">TZC_GLB_L2C_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_0::TZC_GLB_L2C_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_0/struct.TZC_GLB_SRAM_LOCK_R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_0::TZC_GLB_SRAM_LOCK_R\">TZC_GLB_SRAM_LOCK_R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_0::TZC_GLB_SRAM_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_0/struct.TZC_GLB_SRAM_LOCK_W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_0::TZC_GLB_SRAM_LOCK_W\">TZC_GLB_SRAM_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_0::TZC_GLB_SRAM_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_0/struct.TZC_GLB_MISC_LOCK_R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_0::TZC_GLB_MISC_LOCK_R\">TZC_GLB_MISC_LOCK_R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_0::TZC_GLB_MISC_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_0/struct.TZC_GLB_MISC_LOCK_W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_0::TZC_GLB_MISC_LOCK_W\">TZC_GLB_MISC_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_0::TZC_GLB_MISC_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_0/struct.TZC_GLB_CTRL_UNGATED_AP_LOCK_R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_0::TZC_GLB_CTRL_UNGATED_AP_LOCK_R\">TZC_GLB_CTRL_UNGATED_AP_LOCK_R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_0::TZC_GLB_CTRL_UNGATED_AP_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_0/struct.TZC_GLB_CTRL_UNGATED_AP_LOCK_W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_0::TZC_GLB_CTRL_UNGATED_AP_LOCK_W\">TZC_GLB_CTRL_UNGATED_AP_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_0::TZC_GLB_CTRL_UNGATED_AP_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_0/struct.TZC_GLB_CTRL_SYS_RESET_LOCK_R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_0::TZC_GLB_CTRL_SYS_RESET_LOCK_R\">TZC_GLB_CTRL_SYS_RESET_LOCK_R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_0::TZC_GLB_CTRL_SYS_RESET_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_0/struct.TZC_GLB_CTRL_SYS_RESET_LOCK_W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_0::TZC_GLB_CTRL_SYS_RESET_LOCK_W\">TZC_GLB_CTRL_SYS_RESET_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_0::TZC_GLB_CTRL_SYS_RESET_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_0/struct.TZC_GLB_CTRL_CPU_RESET_LOCK_R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_0::TZC_GLB_CTRL_CPU_RESET_LOCK_R\">TZC_GLB_CTRL_CPU_RESET_LOCK_R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_0::TZC_GLB_CTRL_CPU_RESET_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_0/struct.TZC_GLB_CTRL_CPU_RESET_LOCK_W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_0::TZC_GLB_CTRL_CPU_RESET_LOCK_W\">TZC_GLB_CTRL_CPU_RESET_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_0::TZC_GLB_CTRL_CPU_RESET_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_0/struct.TZC_GLB_CTRL_PWRON_RST_LOCK_R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_0::TZC_GLB_CTRL_PWRON_RST_LOCK_R\">TZC_GLB_CTRL_PWRON_RST_LOCK_R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_0::TZC_GLB_CTRL_PWRON_RST_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_0/struct.TZC_GLB_CTRL_PWRON_RST_LOCK_W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_0::TZC_GLB_CTRL_PWRON_RST_LOCK_W\">TZC_GLB_CTRL_PWRON_RST_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_0::TZC_GLB_CTRL_PWRON_RST_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_0/struct.TZC_GLB_SWRST_S30_LOCK_R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_0::TZC_GLB_SWRST_S30_LOCK_R\">TZC_GLB_SWRST_S30_LOCK_R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_0::TZC_GLB_SWRST_S30_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_0/struct.TZC_GLB_SWRST_S30_LOCK_W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_0::TZC_GLB_SWRST_S30_LOCK_W\">TZC_GLB_SWRST_S30_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_0::TZC_GLB_SWRST_S30_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_0/struct.TZC_GLB_SWRST_S01_LOCK_R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_0::TZC_GLB_SWRST_S01_LOCK_R\">TZC_GLB_SWRST_S01_LOCK_R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_0::TZC_GLB_SWRST_S01_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_0/struct.TZC_GLB_SWRST_S01_LOCK_W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_0::TZC_GLB_SWRST_S01_LOCK_W\">TZC_GLB_SWRST_S01_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_0::TZC_GLB_SWRST_S01_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_0/struct.TZC_GLB_SWRST_S00_LOCK_R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_0::TZC_GLB_SWRST_S00_LOCK_R\">TZC_GLB_SWRST_S00_LOCK_R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_0::TZC_GLB_SWRST_S00_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_0/struct.TZC_GLB_SWRST_S00_LOCK_W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_0::TZC_GLB_SWRST_S00_LOCK_W\">TZC_GLB_SWRST_S00_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_0::TZC_GLB_SWRST_S00_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_0/struct.TZC_GLB_CTRL_0_SPEC.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_0::TZC_GLB_CTRL_0_SPEC\">TZC_GLB_CTRL_0_SPEC</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_0::TZC_GLB_CTRL_0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_1/struct.R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_1::R\">R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_1/struct.W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_1::W\">W</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_1/struct.TZC_GLB_SWRST_S1F_LOCK_R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S1F_LOCK_R\">TZC_GLB_SWRST_S1F_LOCK_R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S1F_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_1/struct.TZC_GLB_SWRST_S1F_LOCK_W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S1F_LOCK_W\">TZC_GLB_SWRST_S1F_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S1F_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_1/struct.TZC_GLB_SWRST_S1E_LOCK_R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S1E_LOCK_R\">TZC_GLB_SWRST_S1E_LOCK_R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S1E_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_1/struct.TZC_GLB_SWRST_S1E_LOCK_W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S1E_LOCK_W\">TZC_GLB_SWRST_S1E_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S1E_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_1/struct.TZC_GLB_SWRST_S1D_LOCK_R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S1D_LOCK_R\">TZC_GLB_SWRST_S1D_LOCK_R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S1D_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_1/struct.TZC_GLB_SWRST_S1D_LOCK_W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S1D_LOCK_W\">TZC_GLB_SWRST_S1D_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S1D_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_1/struct.TZC_GLB_SWRST_S1C_LOCK_R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S1C_LOCK_R\">TZC_GLB_SWRST_S1C_LOCK_R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S1C_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_1/struct.TZC_GLB_SWRST_S1C_LOCK_W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S1C_LOCK_W\">TZC_GLB_SWRST_S1C_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S1C_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_1/struct.TZC_GLB_SWRST_S1B_LOCK_R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S1B_LOCK_R\">TZC_GLB_SWRST_S1B_LOCK_R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S1B_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_1/struct.TZC_GLB_SWRST_S1B_LOCK_W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S1B_LOCK_W\">TZC_GLB_SWRST_S1B_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S1B_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_1/struct.TZC_GLB_SWRST_S1A_LOCK_R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S1A_LOCK_R\">TZC_GLB_SWRST_S1A_LOCK_R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S1A_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_1/struct.TZC_GLB_SWRST_S1A_LOCK_W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S1A_LOCK_W\">TZC_GLB_SWRST_S1A_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S1A_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_1/struct.TZC_GLB_SWRST_S19_LOCK_R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S19_LOCK_R\">TZC_GLB_SWRST_S19_LOCK_R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S19_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_1/struct.TZC_GLB_SWRST_S19_LOCK_W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S19_LOCK_W\">TZC_GLB_SWRST_S19_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S19_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_1/struct.TZC_GLB_SWRST_S18_LOCK_R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S18_LOCK_R\">TZC_GLB_SWRST_S18_LOCK_R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S18_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_1/struct.TZC_GLB_SWRST_S18_LOCK_W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S18_LOCK_W\">TZC_GLB_SWRST_S18_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S18_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_1/struct.TZC_GLB_SWRST_S17_LOCK_R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S17_LOCK_R\">TZC_GLB_SWRST_S17_LOCK_R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S17_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_1/struct.TZC_GLB_SWRST_S17_LOCK_W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S17_LOCK_W\">TZC_GLB_SWRST_S17_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S17_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_1/struct.TZC_GLB_SWRST_S16_LOCK_R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S16_LOCK_R\">TZC_GLB_SWRST_S16_LOCK_R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S16_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_1/struct.TZC_GLB_SWRST_S16_LOCK_W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S16_LOCK_W\">TZC_GLB_SWRST_S16_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S16_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_1/struct.TZC_GLB_SWRST_S15_LOCK_R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S15_LOCK_R\">TZC_GLB_SWRST_S15_LOCK_R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S15_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_1/struct.TZC_GLB_SWRST_S15_LOCK_W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S15_LOCK_W\">TZC_GLB_SWRST_S15_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S15_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_1/struct.TZC_GLB_SWRST_S14_LOCK_R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S14_LOCK_R\">TZC_GLB_SWRST_S14_LOCK_R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S14_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_1/struct.TZC_GLB_SWRST_S14_LOCK_W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S14_LOCK_W\">TZC_GLB_SWRST_S14_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S14_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_1/struct.TZC_GLB_SWRST_S13_LOCK_R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S13_LOCK_R\">TZC_GLB_SWRST_S13_LOCK_R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S13_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_1/struct.TZC_GLB_SWRST_S13_LOCK_W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S13_LOCK_W\">TZC_GLB_SWRST_S13_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S13_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_1/struct.TZC_GLB_SWRST_S12_LOCK_R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S12_LOCK_R\">TZC_GLB_SWRST_S12_LOCK_R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S12_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_1/struct.TZC_GLB_SWRST_S12_LOCK_W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S12_LOCK_W\">TZC_GLB_SWRST_S12_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S12_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_1/struct.TZC_GLB_SWRST_S11_LOCK_R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S11_LOCK_R\">TZC_GLB_SWRST_S11_LOCK_R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S11_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_1/struct.TZC_GLB_SWRST_S11_LOCK_W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S11_LOCK_W\">TZC_GLB_SWRST_S11_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S11_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_1/struct.TZC_GLB_SWRST_S10_LOCK_R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S10_LOCK_R\">TZC_GLB_SWRST_S10_LOCK_R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S10_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_1/struct.TZC_GLB_SWRST_S10_LOCK_W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S10_LOCK_W\">TZC_GLB_SWRST_S10_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S10_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_1/struct.TZC_GLB_SWRST_S2F_LOCK_R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S2F_LOCK_R\">TZC_GLB_SWRST_S2F_LOCK_R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S2F_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_1/struct.TZC_GLB_SWRST_S2F_LOCK_W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S2F_LOCK_W\">TZC_GLB_SWRST_S2F_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S2F_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_1/struct.TZC_GLB_SWRST_S2E_LOCK_R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S2E_LOCK_R\">TZC_GLB_SWRST_S2E_LOCK_R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S2E_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_1/struct.TZC_GLB_SWRST_S2E_LOCK_W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S2E_LOCK_W\">TZC_GLB_SWRST_S2E_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S2E_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_1/struct.TZC_GLB_SWRST_S2D_LOCK_R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S2D_LOCK_R\">TZC_GLB_SWRST_S2D_LOCK_R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S2D_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_1/struct.TZC_GLB_SWRST_S2D_LOCK_W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S2D_LOCK_W\">TZC_GLB_SWRST_S2D_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S2D_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_1/struct.TZC_GLB_SWRST_S2C_LOCK_R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S2C_LOCK_R\">TZC_GLB_SWRST_S2C_LOCK_R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S2C_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_1/struct.TZC_GLB_SWRST_S2C_LOCK_W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S2C_LOCK_W\">TZC_GLB_SWRST_S2C_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S2C_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_1/struct.TZC_GLB_SWRST_S2B_LOCK_R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S2B_LOCK_R\">TZC_GLB_SWRST_S2B_LOCK_R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S2B_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_1/struct.TZC_GLB_SWRST_S2B_LOCK_W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S2B_LOCK_W\">TZC_GLB_SWRST_S2B_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S2B_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_1/struct.TZC_GLB_SWRST_S2A_LOCK_R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S2A_LOCK_R\">TZC_GLB_SWRST_S2A_LOCK_R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S2A_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_1/struct.TZC_GLB_SWRST_S2A_LOCK_W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S2A_LOCK_W\">TZC_GLB_SWRST_S2A_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S2A_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_1/struct.TZC_GLB_SWRST_S29_LOCK_R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S29_LOCK_R\">TZC_GLB_SWRST_S29_LOCK_R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S29_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_1/struct.TZC_GLB_SWRST_S29_LOCK_W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S29_LOCK_W\">TZC_GLB_SWRST_S29_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S29_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_1/struct.TZC_GLB_SWRST_S28_LOCK_R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S28_LOCK_R\">TZC_GLB_SWRST_S28_LOCK_R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S28_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_1/struct.TZC_GLB_SWRST_S28_LOCK_W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S28_LOCK_W\">TZC_GLB_SWRST_S28_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S28_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_1/struct.TZC_GLB_SWRST_S27_LOCK_R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S27_LOCK_R\">TZC_GLB_SWRST_S27_LOCK_R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S27_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_1/struct.TZC_GLB_SWRST_S27_LOCK_W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S27_LOCK_W\">TZC_GLB_SWRST_S27_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S27_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_1/struct.TZC_GLB_SWRST_S26_LOCK_R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S26_LOCK_R\">TZC_GLB_SWRST_S26_LOCK_R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S26_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_1/struct.TZC_GLB_SWRST_S26_LOCK_W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S26_LOCK_W\">TZC_GLB_SWRST_S26_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S26_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_1/struct.TZC_GLB_SWRST_S25_LOCK_R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S25_LOCK_R\">TZC_GLB_SWRST_S25_LOCK_R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S25_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_1/struct.TZC_GLB_SWRST_S25_LOCK_W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S25_LOCK_W\">TZC_GLB_SWRST_S25_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S25_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_1/struct.TZC_GLB_SWRST_S24_LOCK_R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S24_LOCK_R\">TZC_GLB_SWRST_S24_LOCK_R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S24_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_1/struct.TZC_GLB_SWRST_S24_LOCK_W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S24_LOCK_W\">TZC_GLB_SWRST_S24_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S24_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_1/struct.TZC_GLB_SWRST_S23_LOCK_R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S23_LOCK_R\">TZC_GLB_SWRST_S23_LOCK_R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S23_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_1/struct.TZC_GLB_SWRST_S23_LOCK_W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S23_LOCK_W\">TZC_GLB_SWRST_S23_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S23_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_1/struct.TZC_GLB_SWRST_S22_LOCK_R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S22_LOCK_R\">TZC_GLB_SWRST_S22_LOCK_R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S22_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_1/struct.TZC_GLB_SWRST_S22_LOCK_W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S22_LOCK_W\">TZC_GLB_SWRST_S22_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S22_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_1/struct.TZC_GLB_SWRST_S21_LOCK_R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S21_LOCK_R\">TZC_GLB_SWRST_S21_LOCK_R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S21_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_1/struct.TZC_GLB_SWRST_S21_LOCK_W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S21_LOCK_W\">TZC_GLB_SWRST_S21_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S21_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_1/struct.TZC_GLB_SWRST_S20_LOCK_R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S20_LOCK_R\">TZC_GLB_SWRST_S20_LOCK_R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S20_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_1/struct.TZC_GLB_SWRST_S20_LOCK_W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S20_LOCK_W\">TZC_GLB_SWRST_S20_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_SWRST_S20_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_1/struct.TZC_GLB_CTRL_1_SPEC.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_CTRL_1_SPEC\">TZC_GLB_CTRL_1_SPEC</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_1::TZC_GLB_CTRL_1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_2/struct.R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_2::R\">R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_2/struct.W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_2::W\">W</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_2/struct.TZC_GLB_GPIO_28_LOCK_R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_28_LOCK_R\">TZC_GLB_GPIO_28_LOCK_R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_28_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_2/struct.TZC_GLB_GPIO_28_LOCK_W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_28_LOCK_W\">TZC_GLB_GPIO_28_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_28_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_2/struct.TZC_GLB_GPIO_27_LOCK_R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_27_LOCK_R\">TZC_GLB_GPIO_27_LOCK_R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_27_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_2/struct.TZC_GLB_GPIO_27_LOCK_W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_27_LOCK_W\">TZC_GLB_GPIO_27_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_27_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_2/struct.TZC_GLB_GPIO_26_LOCK_R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_26_LOCK_R\">TZC_GLB_GPIO_26_LOCK_R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_26_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_2/struct.TZC_GLB_GPIO_26_LOCK_W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_26_LOCK_W\">TZC_GLB_GPIO_26_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_26_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_2/struct.TZC_GLB_GPIO_25_LOCK_R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_25_LOCK_R\">TZC_GLB_GPIO_25_LOCK_R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_25_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_2/struct.TZC_GLB_GPIO_25_LOCK_W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_25_LOCK_W\">TZC_GLB_GPIO_25_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_25_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_2/struct.TZC_GLB_GPIO_24_LOCK_R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_24_LOCK_R\">TZC_GLB_GPIO_24_LOCK_R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_24_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_2/struct.TZC_GLB_GPIO_24_LOCK_W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_24_LOCK_W\">TZC_GLB_GPIO_24_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_24_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_2/struct.TZC_GLB_GPIO_23_LOCK_R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_23_LOCK_R\">TZC_GLB_GPIO_23_LOCK_R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_23_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_2/struct.TZC_GLB_GPIO_23_LOCK_W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_23_LOCK_W\">TZC_GLB_GPIO_23_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_23_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_2/struct.TZC_GLB_GPIO_22_LOCK_R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_22_LOCK_R\">TZC_GLB_GPIO_22_LOCK_R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_22_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_2/struct.TZC_GLB_GPIO_22_LOCK_W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_22_LOCK_W\">TZC_GLB_GPIO_22_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_22_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_2/struct.TZC_GLB_GPIO_21_LOCK_R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_21_LOCK_R\">TZC_GLB_GPIO_21_LOCK_R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_21_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_2/struct.TZC_GLB_GPIO_21_LOCK_W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_21_LOCK_W\">TZC_GLB_GPIO_21_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_21_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_2/struct.TZC_GLB_GPIO_20_LOCK_R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_20_LOCK_R\">TZC_GLB_GPIO_20_LOCK_R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_20_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_2/struct.TZC_GLB_GPIO_20_LOCK_W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_20_LOCK_W\">TZC_GLB_GPIO_20_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_20_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_2/struct.TZC_GLB_GPIO_19_LOCK_R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_19_LOCK_R\">TZC_GLB_GPIO_19_LOCK_R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_19_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_2/struct.TZC_GLB_GPIO_19_LOCK_W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_19_LOCK_W\">TZC_GLB_GPIO_19_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_19_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_2/struct.TZC_GLB_GPIO_18_LOCK_R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_18_LOCK_R\">TZC_GLB_GPIO_18_LOCK_R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_18_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_2/struct.TZC_GLB_GPIO_18_LOCK_W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_18_LOCK_W\">TZC_GLB_GPIO_18_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_18_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_2/struct.TZC_GLB_GPIO_17_LOCK_R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_17_LOCK_R\">TZC_GLB_GPIO_17_LOCK_R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_17_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_2/struct.TZC_GLB_GPIO_17_LOCK_W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_17_LOCK_W\">TZC_GLB_GPIO_17_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_17_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_2/struct.TZC_GLB_GPIO_16_LOCK_R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_16_LOCK_R\">TZC_GLB_GPIO_16_LOCK_R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_16_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_2/struct.TZC_GLB_GPIO_16_LOCK_W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_16_LOCK_W\">TZC_GLB_GPIO_16_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_16_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_2/struct.TZC_GLB_GPIO_15_LOCK_R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_15_LOCK_R\">TZC_GLB_GPIO_15_LOCK_R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_15_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_2/struct.TZC_GLB_GPIO_15_LOCK_W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_15_LOCK_W\">TZC_GLB_GPIO_15_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_15_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_2/struct.TZC_GLB_GPIO_14_LOCK_R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_14_LOCK_R\">TZC_GLB_GPIO_14_LOCK_R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_14_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_2/struct.TZC_GLB_GPIO_14_LOCK_W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_14_LOCK_W\">TZC_GLB_GPIO_14_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_14_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_2/struct.TZC_GLB_GPIO_13_LOCK_R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_13_LOCK_R\">TZC_GLB_GPIO_13_LOCK_R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_13_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_2/struct.TZC_GLB_GPIO_13_LOCK_W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_13_LOCK_W\">TZC_GLB_GPIO_13_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_13_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_2/struct.TZC_GLB_GPIO_12_LOCK_R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_12_LOCK_R\">TZC_GLB_GPIO_12_LOCK_R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_12_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_2/struct.TZC_GLB_GPIO_12_LOCK_W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_12_LOCK_W\">TZC_GLB_GPIO_12_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_12_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_2/struct.TZC_GLB_GPIO_11_LOCK_R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_11_LOCK_R\">TZC_GLB_GPIO_11_LOCK_R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_11_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_2/struct.TZC_GLB_GPIO_11_LOCK_W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_11_LOCK_W\">TZC_GLB_GPIO_11_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_11_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_2/struct.TZC_GLB_GPIO_10_LOCK_R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_10_LOCK_R\">TZC_GLB_GPIO_10_LOCK_R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_10_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_2/struct.TZC_GLB_GPIO_10_LOCK_W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_10_LOCK_W\">TZC_GLB_GPIO_10_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_10_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_2/struct.TZC_GLB_GPIO_9_LOCK_R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_9_LOCK_R\">TZC_GLB_GPIO_9_LOCK_R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_9_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_2/struct.TZC_GLB_GPIO_9_LOCK_W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_9_LOCK_W\">TZC_GLB_GPIO_9_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_9_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_2/struct.TZC_GLB_GPIO_8_LOCK_R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_8_LOCK_R\">TZC_GLB_GPIO_8_LOCK_R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_8_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_2/struct.TZC_GLB_GPIO_8_LOCK_W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_8_LOCK_W\">TZC_GLB_GPIO_8_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_8_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_2/struct.TZC_GLB_GPIO_7_LOCK_R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_7_LOCK_R\">TZC_GLB_GPIO_7_LOCK_R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_7_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_2/struct.TZC_GLB_GPIO_7_LOCK_W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_7_LOCK_W\">TZC_GLB_GPIO_7_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_7_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_2/struct.TZC_GLB_GPIO_6_LOCK_R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_6_LOCK_R\">TZC_GLB_GPIO_6_LOCK_R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_6_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_2/struct.TZC_GLB_GPIO_6_LOCK_W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_6_LOCK_W\">TZC_GLB_GPIO_6_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_6_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_2/struct.TZC_GLB_GPIO_5_LOCK_R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_5_LOCK_R\">TZC_GLB_GPIO_5_LOCK_R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_5_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_2/struct.TZC_GLB_GPIO_5_LOCK_W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_5_LOCK_W\">TZC_GLB_GPIO_5_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_5_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_2/struct.TZC_GLB_GPIO_4_LOCK_R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_4_LOCK_R\">TZC_GLB_GPIO_4_LOCK_R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_4_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_2/struct.TZC_GLB_GPIO_4_LOCK_W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_4_LOCK_W\">TZC_GLB_GPIO_4_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_4_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_2/struct.TZC_GLB_GPIO_3_LOCK_R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_3_LOCK_R\">TZC_GLB_GPIO_3_LOCK_R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_3_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_2/struct.TZC_GLB_GPIO_3_LOCK_W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_3_LOCK_W\">TZC_GLB_GPIO_3_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_3_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_2/struct.TZC_GLB_GPIO_2_LOCK_R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_2_LOCK_R\">TZC_GLB_GPIO_2_LOCK_R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_2_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_2/struct.TZC_GLB_GPIO_2_LOCK_W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_2_LOCK_W\">TZC_GLB_GPIO_2_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_2_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_2/struct.TZC_GLB_GPIO_1_LOCK_R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_1_LOCK_R\">TZC_GLB_GPIO_1_LOCK_R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_1_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_2/struct.TZC_GLB_GPIO_1_LOCK_W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_1_LOCK_W\">TZC_GLB_GPIO_1_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_1_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_2/struct.TZC_GLB_GPIO_0_LOCK_R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_0_LOCK_R\">TZC_GLB_GPIO_0_LOCK_R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_0_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_2/struct.TZC_GLB_GPIO_0_LOCK_W.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_0_LOCK_W\">TZC_GLB_GPIO_0_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_GPIO_0_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_2/struct.TZC_GLB_CTRL_2_SPEC.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_CTRL_2_SPEC\">TZC_GLB_CTRL_2_SPEC</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_2::TZC_GLB_CTRL_2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_3/struct.R.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_3::R\">R</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_3::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/glb/tzc_glb_ctrl_3/struct.TZC_GLB_CTRL_3_SPEC.html\" title=\"struct bl602_pac::glb::tzc_glb_ctrl_3::TZC_GLB_CTRL_3_SPEC\">TZC_GLB_CTRL_3_SPEC</a>","synthetic":true,"types":["bl602_pac::glb::tzc_glb_ctrl_3::TZC_GLB_CTRL_3_SPEC"]},{"text":"impl !Freeze for <a class=\"struct\" href=\"bl602_pac/rf/struct.RegisterBlock.html\" title=\"struct bl602_pac::rf::RegisterBlock\">RegisterBlock</a>","synthetic":true,"types":["bl602_pac::rf::RegisterBlock"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_rev/struct.R.html\" title=\"struct bl602_pac::rf::rf_rev::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::rf_rev::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_rev/struct.W.html\" title=\"struct bl602_pac::rf::rf_rev::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::rf_rev::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_rev/struct.HW_REV_R.html\" title=\"struct bl602_pac::rf::rf_rev::HW_REV_R\">HW_REV_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_rev::HW_REV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_rev/struct.HW_REV_W.html\" title=\"struct bl602_pac::rf::rf_rev::HW_REV_W\">HW_REV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_rev::HW_REV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_rev/struct.FW_REV_R.html\" title=\"struct bl602_pac::rf::rf_rev::FW_REV_R\">FW_REV_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_rev::FW_REV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_rev/struct.FW_REV_W.html\" title=\"struct bl602_pac::rf::rf_rev::FW_REV_W\">FW_REV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_rev::FW_REV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_rev/struct.RF_ID_R.html\" title=\"struct bl602_pac::rf::rf_rev::RF_ID_R\">RF_ID_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_rev::RF_ID_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_rev/struct.RF_ID_W.html\" title=\"struct bl602_pac::rf::rf_rev::RF_ID_W\">RF_ID_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_rev::RF_ID_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_rev/struct.RF_REV_SPEC.html\" title=\"struct bl602_pac::rf::rf_rev::RF_REV_SPEC\">RF_REV_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::rf_rev::RF_REV_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_fsm_ctrl_hw/struct.R.html\" title=\"struct bl602_pac::rf::rf_fsm_ctrl_hw::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::rf_fsm_ctrl_hw::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_fsm_ctrl_hw/struct.W.html\" title=\"struct bl602_pac::rf::rf_fsm_ctrl_hw::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::rf_fsm_ctrl_hw::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_fsm_ctrl_hw/struct.RF_RC_STATE_VALUE_R.html\" title=\"struct bl602_pac::rf::rf_fsm_ctrl_hw::RF_RC_STATE_VALUE_R\">RF_RC_STATE_VALUE_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_fsm_ctrl_hw::RF_RC_STATE_VALUE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_fsm_ctrl_hw/struct.RF_RC_STATE_VALUE_W.html\" title=\"struct bl602_pac::rf::rf_fsm_ctrl_hw::RF_RC_STATE_VALUE_W\">RF_RC_STATE_VALUE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_fsm_ctrl_hw::RF_RC_STATE_VALUE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_fsm_ctrl_hw/struct.RF_FSM_ST_INT_SET_R.html\" title=\"struct bl602_pac::rf::rf_fsm_ctrl_hw::RF_FSM_ST_INT_SET_R\">RF_FSM_ST_INT_SET_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_fsm_ctrl_hw::RF_FSM_ST_INT_SET_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_fsm_ctrl_hw/struct.RF_FSM_ST_INT_SET_W.html\" title=\"struct bl602_pac::rf::rf_fsm_ctrl_hw::RF_FSM_ST_INT_SET_W\">RF_FSM_ST_INT_SET_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_fsm_ctrl_hw::RF_FSM_ST_INT_SET_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_fsm_ctrl_hw/struct.RF_FSM_ST_INT_CLR_R.html\" title=\"struct bl602_pac::rf::rf_fsm_ctrl_hw::RF_FSM_ST_INT_CLR_R\">RF_FSM_ST_INT_CLR_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_fsm_ctrl_hw::RF_FSM_ST_INT_CLR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_fsm_ctrl_hw/struct.RF_FSM_ST_INT_CLR_W.html\" title=\"struct bl602_pac::rf::rf_fsm_ctrl_hw::RF_FSM_ST_INT_CLR_W\">RF_FSM_ST_INT_CLR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_fsm_ctrl_hw::RF_FSM_ST_INT_CLR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_fsm_ctrl_hw/struct.RF_FSM_ST_INT_R.html\" title=\"struct bl602_pac::rf::rf_fsm_ctrl_hw::RF_FSM_ST_INT_R\">RF_FSM_ST_INT_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_fsm_ctrl_hw::RF_FSM_ST_INT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_fsm_ctrl_hw/struct.RF_FSM_ST_INT_W.html\" title=\"struct bl602_pac::rf::rf_fsm_ctrl_hw::RF_FSM_ST_INT_W\">RF_FSM_ST_INT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_fsm_ctrl_hw::RF_FSM_ST_INT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_fsm_ctrl_hw/struct.RF_FSM_ST_INT_SEL_R.html\" title=\"struct bl602_pac::rf::rf_fsm_ctrl_hw::RF_FSM_ST_INT_SEL_R\">RF_FSM_ST_INT_SEL_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_fsm_ctrl_hw::RF_FSM_ST_INT_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_fsm_ctrl_hw/struct.RF_FSM_ST_INT_SEL_W.html\" title=\"struct bl602_pac::rf::rf_fsm_ctrl_hw::RF_FSM_ST_INT_SEL_W\">RF_FSM_ST_INT_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_fsm_ctrl_hw::RF_FSM_ST_INT_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_fsm_ctrl_hw/struct.RF_RC_STATE_DBG_EN_R.html\" title=\"struct bl602_pac::rf::rf_fsm_ctrl_hw::RF_RC_STATE_DBG_EN_R\">RF_RC_STATE_DBG_EN_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_fsm_ctrl_hw::RF_RC_STATE_DBG_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_fsm_ctrl_hw/struct.RF_RC_STATE_DBG_EN_W.html\" title=\"struct bl602_pac::rf::rf_fsm_ctrl_hw::RF_RC_STATE_DBG_EN_W\">RF_RC_STATE_DBG_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_fsm_ctrl_hw::RF_RC_STATE_DBG_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_fsm_ctrl_hw/struct.RF_RC_STATE_DBG_R.html\" title=\"struct bl602_pac::rf::rf_fsm_ctrl_hw::RF_RC_STATE_DBG_R\">RF_RC_STATE_DBG_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_fsm_ctrl_hw::RF_RC_STATE_DBG_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_fsm_ctrl_hw/struct.RF_RC_STATE_DBG_W.html\" title=\"struct bl602_pac::rf::rf_fsm_ctrl_hw::RF_RC_STATE_DBG_W\">RF_RC_STATE_DBG_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_fsm_ctrl_hw::RF_RC_STATE_DBG_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_fsm_ctrl_hw/struct.RF_FSM_STATE_R.html\" title=\"struct bl602_pac::rf::rf_fsm_ctrl_hw::RF_FSM_STATE_R\">RF_FSM_STATE_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_fsm_ctrl_hw::RF_FSM_STATE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_fsm_ctrl_hw/struct.RF_FSM_STATE_W.html\" title=\"struct bl602_pac::rf::rf_fsm_ctrl_hw::RF_FSM_STATE_W\">RF_FSM_STATE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_fsm_ctrl_hw::RF_FSM_STATE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_fsm_ctrl_hw/struct.RF_FSM_T2R_CAL_MODE_R.html\" title=\"struct bl602_pac::rf::rf_fsm_ctrl_hw::RF_FSM_T2R_CAL_MODE_R\">RF_FSM_T2R_CAL_MODE_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_fsm_ctrl_hw::RF_FSM_T2R_CAL_MODE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_fsm_ctrl_hw/struct.RF_FSM_T2R_CAL_MODE_W.html\" title=\"struct bl602_pac::rf::rf_fsm_ctrl_hw::RF_FSM_T2R_CAL_MODE_W\">RF_FSM_T2R_CAL_MODE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_fsm_ctrl_hw::RF_FSM_T2R_CAL_MODE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_fsm_ctrl_hw/struct.RF_FSM_CTRL_EN_R.html\" title=\"struct bl602_pac::rf::rf_fsm_ctrl_hw::RF_FSM_CTRL_EN_R\">RF_FSM_CTRL_EN_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_fsm_ctrl_hw::RF_FSM_CTRL_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_fsm_ctrl_hw/struct.RF_FSM_CTRL_EN_W.html\" title=\"struct bl602_pac::rf::rf_fsm_ctrl_hw::RF_FSM_CTRL_EN_W\">RF_FSM_CTRL_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_fsm_ctrl_hw::RF_FSM_CTRL_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_fsm_ctrl_hw/struct.RF_FSM_CTRL_HW_SPEC.html\" title=\"struct bl602_pac::rf::rf_fsm_ctrl_hw::RF_FSM_CTRL_HW_SPEC\">RF_FSM_CTRL_HW_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::rf_fsm_ctrl_hw::RF_FSM_CTRL_HW_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_fsm_ctrl_sw/struct.R.html\" title=\"struct bl602_pac::rf::rf_fsm_ctrl_sw::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::rf_fsm_ctrl_sw::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_fsm_ctrl_sw/struct.W.html\" title=\"struct bl602_pac::rf::rf_fsm_ctrl_sw::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::rf_fsm_ctrl_sw::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_fsm_ctrl_sw/struct.LO_UNLOCKED_R.html\" title=\"struct bl602_pac::rf::rf_fsm_ctrl_sw::LO_UNLOCKED_R\">LO_UNLOCKED_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_fsm_ctrl_sw::LO_UNLOCKED_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_fsm_ctrl_sw/struct.LO_UNLOCKED_W.html\" title=\"struct bl602_pac::rf::rf_fsm_ctrl_sw::LO_UNLOCKED_W\">LO_UNLOCKED_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_fsm_ctrl_sw::LO_UNLOCKED_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_fsm_ctrl_sw/struct.INC_CAL_TIMEOUT_R.html\" title=\"struct bl602_pac::rf::rf_fsm_ctrl_sw::INC_CAL_TIMEOUT_R\">INC_CAL_TIMEOUT_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_fsm_ctrl_sw::INC_CAL_TIMEOUT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_fsm_ctrl_sw/struct.INC_CAL_TIMEOUT_W.html\" title=\"struct bl602_pac::rf::rf_fsm_ctrl_sw::INC_CAL_TIMEOUT_W\">INC_CAL_TIMEOUT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_fsm_ctrl_sw::INC_CAL_TIMEOUT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_fsm_ctrl_sw/struct.FULL_CAL_EN_R.html\" title=\"struct bl602_pac::rf::rf_fsm_ctrl_sw::FULL_CAL_EN_R\">FULL_CAL_EN_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_fsm_ctrl_sw::FULL_CAL_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_fsm_ctrl_sw/struct.FULL_CAL_EN_W.html\" title=\"struct bl602_pac::rf::rf_fsm_ctrl_sw::FULL_CAL_EN_W\">FULL_CAL_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_fsm_ctrl_sw::FULL_CAL_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_fsm_ctrl_sw/struct.RF_FSM_SW_ST_VLD_R.html\" title=\"struct bl602_pac::rf::rf_fsm_ctrl_sw::RF_FSM_SW_ST_VLD_R\">RF_FSM_SW_ST_VLD_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_fsm_ctrl_sw::RF_FSM_SW_ST_VLD_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_fsm_ctrl_sw/struct.RF_FSM_SW_ST_VLD_W.html\" title=\"struct bl602_pac::rf::rf_fsm_ctrl_sw::RF_FSM_SW_ST_VLD_W\">RF_FSM_SW_ST_VLD_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_fsm_ctrl_sw::RF_FSM_SW_ST_VLD_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_fsm_ctrl_sw/struct.RF_FSM_SW_ST_R.html\" title=\"struct bl602_pac::rf::rf_fsm_ctrl_sw::RF_FSM_SW_ST_R\">RF_FSM_SW_ST_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_fsm_ctrl_sw::RF_FSM_SW_ST_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_fsm_ctrl_sw/struct.RF_FSM_SW_ST_W.html\" title=\"struct bl602_pac::rf::rf_fsm_ctrl_sw::RF_FSM_SW_ST_W\">RF_FSM_SW_ST_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_fsm_ctrl_sw::RF_FSM_SW_ST_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_fsm_ctrl_sw/struct.RF_FSM_CTRL_SW_SPEC.html\" title=\"struct bl602_pac::rf::rf_fsm_ctrl_sw::RF_FSM_CTRL_SW_SPEC\">RF_FSM_CTRL_SW_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::rf_fsm_ctrl_sw::RF_FSM_CTRL_SW_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfctrl_hw_en/struct.R.html\" title=\"struct bl602_pac::rf::rfctrl_hw_en::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::rfctrl_hw_en::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfctrl_hw_en/struct.W.html\" title=\"struct bl602_pac::rf::rfctrl_hw_en::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::rfctrl_hw_en::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfctrl_hw_en/struct.ADDA_CTRL_HW_R.html\" title=\"struct bl602_pac::rf::rfctrl_hw_en::ADDA_CTRL_HW_R\">ADDA_CTRL_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::rfctrl_hw_en::ADDA_CTRL_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfctrl_hw_en/struct.ADDA_CTRL_HW_W.html\" title=\"struct bl602_pac::rf::rfctrl_hw_en::ADDA_CTRL_HW_W\">ADDA_CTRL_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfctrl_hw_en::ADDA_CTRL_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfctrl_hw_en/struct.RBB_PKDET_OUT_RSTN_CTRL_HW_R.html\" title=\"struct bl602_pac::rf::rfctrl_hw_en::RBB_PKDET_OUT_RSTN_CTRL_HW_R\">RBB_PKDET_OUT_RSTN_CTRL_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::rfctrl_hw_en::RBB_PKDET_OUT_RSTN_CTRL_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfctrl_hw_en/struct.RBB_PKDET_OUT_RSTN_CTRL_HW_W.html\" title=\"struct bl602_pac::rf::rfctrl_hw_en::RBB_PKDET_OUT_RSTN_CTRL_HW_W\">RBB_PKDET_OUT_RSTN_CTRL_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfctrl_hw_en::RBB_PKDET_OUT_RSTN_CTRL_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfctrl_hw_en/struct.RBB_PKDET_EN_CTRL_HW_R.html\" title=\"struct bl602_pac::rf::rfctrl_hw_en::RBB_PKDET_EN_CTRL_HW_R\">RBB_PKDET_EN_CTRL_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::rfctrl_hw_en::RBB_PKDET_EN_CTRL_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfctrl_hw_en/struct.RBB_PKDET_EN_CTRL_HW_W.html\" title=\"struct bl602_pac::rf::rfctrl_hw_en::RBB_PKDET_EN_CTRL_HW_W\">RBB_PKDET_EN_CTRL_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfctrl_hw_en::RBB_PKDET_EN_CTRL_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfctrl_hw_en/struct.SDM_CTRL_HW_R.html\" title=\"struct bl602_pac::rf::rfctrl_hw_en::SDM_CTRL_HW_R\">SDM_CTRL_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::rfctrl_hw_en::SDM_CTRL_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfctrl_hw_en/struct.SDM_CTRL_HW_W.html\" title=\"struct bl602_pac::rf::rfctrl_hw_en::SDM_CTRL_HW_W\">SDM_CTRL_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfctrl_hw_en::SDM_CTRL_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfctrl_hw_en/struct.INC_FCAL_CTRL_EN_HW_R.html\" title=\"struct bl602_pac::rf::rfctrl_hw_en::INC_FCAL_CTRL_EN_HW_R\">INC_FCAL_CTRL_EN_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::rfctrl_hw_en::INC_FCAL_CTRL_EN_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfctrl_hw_en/struct.INC_FCAL_CTRL_EN_HW_W.html\" title=\"struct bl602_pac::rf::rfctrl_hw_en::INC_FCAL_CTRL_EN_HW_W\">INC_FCAL_CTRL_EN_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfctrl_hw_en::INC_FCAL_CTRL_EN_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfctrl_hw_en/struct.INC_ACAL_CTRL_EN_HW_R.html\" title=\"struct bl602_pac::rf::rfctrl_hw_en::INC_ACAL_CTRL_EN_HW_R\">INC_ACAL_CTRL_EN_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::rfctrl_hw_en::INC_ACAL_CTRL_EN_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfctrl_hw_en/struct.INC_ACAL_CTRL_EN_HW_W.html\" title=\"struct bl602_pac::rf::rfctrl_hw_en::INC_ACAL_CTRL_EN_HW_W\">INC_ACAL_CTRL_EN_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfctrl_hw_en::INC_ACAL_CTRL_EN_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfctrl_hw_en/struct.LO_CTRL_HW_R.html\" title=\"struct bl602_pac::rf::rfctrl_hw_en::LO_CTRL_HW_R\">LO_CTRL_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::rfctrl_hw_en::LO_CTRL_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfctrl_hw_en/struct.LO_CTRL_HW_W.html\" title=\"struct bl602_pac::rf::rfctrl_hw_en::LO_CTRL_HW_W\">LO_CTRL_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfctrl_hw_en::LO_CTRL_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfctrl_hw_en/struct.TRXCAL_CTRL_HW_R.html\" title=\"struct bl602_pac::rf::rfctrl_hw_en::TRXCAL_CTRL_HW_R\">TRXCAL_CTRL_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::rfctrl_hw_en::TRXCAL_CTRL_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfctrl_hw_en/struct.TRXCAL_CTRL_HW_W.html\" title=\"struct bl602_pac::rf::rfctrl_hw_en::TRXCAL_CTRL_HW_W\">TRXCAL_CTRL_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfctrl_hw_en::TRXCAL_CTRL_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfctrl_hw_en/struct.RBB_BW_CTRL_HW_R.html\" title=\"struct bl602_pac::rf::rfctrl_hw_en::RBB_BW_CTRL_HW_R\">RBB_BW_CTRL_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::rfctrl_hw_en::RBB_BW_CTRL_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfctrl_hw_en/struct.RBB_BW_CTRL_HW_W.html\" title=\"struct bl602_pac::rf::rfctrl_hw_en::RBB_BW_CTRL_HW_W\">RBB_BW_CTRL_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfctrl_hw_en::RBB_BW_CTRL_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfctrl_hw_en/struct.LNA_CTRL_HW_R.html\" title=\"struct bl602_pac::rf::rfctrl_hw_en::LNA_CTRL_HW_R\">LNA_CTRL_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::rfctrl_hw_en::LNA_CTRL_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfctrl_hw_en/struct.LNA_CTRL_HW_W.html\" title=\"struct bl602_pac::rf::rfctrl_hw_en::LNA_CTRL_HW_W\">LNA_CTRL_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfctrl_hw_en::LNA_CTRL_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfctrl_hw_en/struct.TX_GAIN_CTRL_HW_R.html\" title=\"struct bl602_pac::rf::rfctrl_hw_en::TX_GAIN_CTRL_HW_R\">TX_GAIN_CTRL_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::rfctrl_hw_en::TX_GAIN_CTRL_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfctrl_hw_en/struct.TX_GAIN_CTRL_HW_W.html\" title=\"struct bl602_pac::rf::rfctrl_hw_en::TX_GAIN_CTRL_HW_W\">TX_GAIN_CTRL_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfctrl_hw_en::TX_GAIN_CTRL_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfctrl_hw_en/struct.RX_GAIN_CTRL_HW_R.html\" title=\"struct bl602_pac::rf::rfctrl_hw_en::RX_GAIN_CTRL_HW_R\">RX_GAIN_CTRL_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::rfctrl_hw_en::RX_GAIN_CTRL_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfctrl_hw_en/struct.RX_GAIN_CTRL_HW_W.html\" title=\"struct bl602_pac::rf::rfctrl_hw_en::RX_GAIN_CTRL_HW_W\">RX_GAIN_CTRL_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfctrl_hw_en::RX_GAIN_CTRL_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfctrl_hw_en/struct.PU_CTRL_HW_R.html\" title=\"struct bl602_pac::rf::rfctrl_hw_en::PU_CTRL_HW_R\">PU_CTRL_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::rfctrl_hw_en::PU_CTRL_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfctrl_hw_en/struct.PU_CTRL_HW_W.html\" title=\"struct bl602_pac::rf::rfctrl_hw_en::PU_CTRL_HW_W\">PU_CTRL_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfctrl_hw_en::PU_CTRL_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfctrl_hw_en/struct.RFCTRL_HW_EN_SPEC.html\" title=\"struct bl602_pac::rf::rfctrl_hw_en::RFCTRL_HW_EN_SPEC\">RFCTRL_HW_EN_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::rfctrl_hw_en::RFCTRL_HW_EN_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/temp_comp/struct.R.html\" title=\"struct bl602_pac::rf::temp_comp::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::temp_comp::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/temp_comp/struct.W.html\" title=\"struct bl602_pac::rf::temp_comp::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::temp_comp::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/temp_comp/struct.TEMP_COMP_EN_R.html\" title=\"struct bl602_pac::rf::temp_comp::TEMP_COMP_EN_R\">TEMP_COMP_EN_R</a>","synthetic":true,"types":["bl602_pac::rf::temp_comp::TEMP_COMP_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/temp_comp/struct.TEMP_COMP_EN_W.html\" title=\"struct bl602_pac::rf::temp_comp::TEMP_COMP_EN_W\">TEMP_COMP_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::temp_comp::TEMP_COMP_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/temp_comp/struct.CONST_FCAL_R.html\" title=\"struct bl602_pac::rf::temp_comp::CONST_FCAL_R\">CONST_FCAL_R</a>","synthetic":true,"types":["bl602_pac::rf::temp_comp::CONST_FCAL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/temp_comp/struct.CONST_FCAL_W.html\" title=\"struct bl602_pac::rf::temp_comp::CONST_FCAL_W\">CONST_FCAL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::temp_comp::CONST_FCAL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/temp_comp/struct.CONST_ACAL_R.html\" title=\"struct bl602_pac::rf::temp_comp::CONST_ACAL_R\">CONST_ACAL_R</a>","synthetic":true,"types":["bl602_pac::rf::temp_comp::CONST_ACAL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/temp_comp/struct.CONST_ACAL_W.html\" title=\"struct bl602_pac::rf::temp_comp::CONST_ACAL_W\">CONST_ACAL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::temp_comp::CONST_ACAL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/temp_comp/struct.TEMP_COMP_SPEC.html\" title=\"struct bl602_pac::rf::temp_comp::TEMP_COMP_SPEC\">TEMP_COMP_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::temp_comp::TEMP_COMP_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_status/struct.R.html\" title=\"struct bl602_pac::rf::rfcal_status::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::rfcal_status::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_status/struct.W.html\" title=\"struct bl602_pac::rf::rfcal_status::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::rfcal_status::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_status/struct.DPD_STATUS_R.html\" title=\"struct bl602_pac::rf::rfcal_status::DPD_STATUS_R\">DPD_STATUS_R</a>","synthetic":true,"types":["bl602_pac::rf::rfcal_status::DPD_STATUS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_status/struct.DPD_STATUS_W.html\" title=\"struct bl602_pac::rf::rfcal_status::DPD_STATUS_W\">DPD_STATUS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfcal_status::DPD_STATUS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_status/struct.TENSCAL_STATUS_R.html\" title=\"struct bl602_pac::rf::rfcal_status::TENSCAL_STATUS_R\">TENSCAL_STATUS_R</a>","synthetic":true,"types":["bl602_pac::rf::rfcal_status::TENSCAL_STATUS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_status/struct.TENSCAL_STATUS_W.html\" title=\"struct bl602_pac::rf::rfcal_status::TENSCAL_STATUS_W\">TENSCAL_STATUS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfcal_status::TENSCAL_STATUS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_status/struct.PWDET_CAL_STATUS_R.html\" title=\"struct bl602_pac::rf::rfcal_status::PWDET_CAL_STATUS_R\">PWDET_CAL_STATUS_R</a>","synthetic":true,"types":["bl602_pac::rf::rfcal_status::PWDET_CAL_STATUS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_status/struct.PWDET_CAL_STATUS_W.html\" title=\"struct bl602_pac::rf::rfcal_status::PWDET_CAL_STATUS_W\">PWDET_CAL_STATUS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfcal_status::PWDET_CAL_STATUS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_status/struct.RIQCAL_STATUS_RESV_R.html\" title=\"struct bl602_pac::rf::rfcal_status::RIQCAL_STATUS_RESV_R\">RIQCAL_STATUS_RESV_R</a>","synthetic":true,"types":["bl602_pac::rf::rfcal_status::RIQCAL_STATUS_RESV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_status/struct.RIQCAL_STATUS_RESV_W.html\" title=\"struct bl602_pac::rf::rfcal_status::RIQCAL_STATUS_RESV_W\">RIQCAL_STATUS_RESV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfcal_status::RIQCAL_STATUS_RESV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_status/struct.TIQCAL_STATUS_RESV_R.html\" title=\"struct bl602_pac::rf::rfcal_status::TIQCAL_STATUS_RESV_R\">TIQCAL_STATUS_RESV_R</a>","synthetic":true,"types":["bl602_pac::rf::rfcal_status::TIQCAL_STATUS_RESV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_status/struct.TIQCAL_STATUS_RESV_W.html\" title=\"struct bl602_pac::rf::rfcal_status::TIQCAL_STATUS_RESV_W\">TIQCAL_STATUS_RESV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfcal_status::TIQCAL_STATUS_RESV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_status/struct.LO_LEAKCAL_STATUS_R.html\" title=\"struct bl602_pac::rf::rfcal_status::LO_LEAKCAL_STATUS_R\">LO_LEAKCAL_STATUS_R</a>","synthetic":true,"types":["bl602_pac::rf::rfcal_status::LO_LEAKCAL_STATUS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_status/struct.LO_LEAKCAL_STATUS_W.html\" title=\"struct bl602_pac::rf::rfcal_status::LO_LEAKCAL_STATUS_W\">LO_LEAKCAL_STATUS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfcal_status::LO_LEAKCAL_STATUS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_status/struct.RCCAL_STATUS_R.html\" title=\"struct bl602_pac::rf::rfcal_status::RCCAL_STATUS_R\">RCCAL_STATUS_R</a>","synthetic":true,"types":["bl602_pac::rf::rfcal_status::RCCAL_STATUS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_status/struct.RCCAL_STATUS_W.html\" title=\"struct bl602_pac::rf::rfcal_status::RCCAL_STATUS_W\">RCCAL_STATUS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfcal_status::RCCAL_STATUS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_status/struct.TOS_STATUS_R.html\" title=\"struct bl602_pac::rf::rfcal_status::TOS_STATUS_R\">TOS_STATUS_R</a>","synthetic":true,"types":["bl602_pac::rf::rfcal_status::TOS_STATUS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_status/struct.TOS_STATUS_W.html\" title=\"struct bl602_pac::rf::rfcal_status::TOS_STATUS_W\">TOS_STATUS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfcal_status::TOS_STATUS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_status/struct.ROS_STATUS_R.html\" title=\"struct bl602_pac::rf::rfcal_status::ROS_STATUS_R\">ROS_STATUS_R</a>","synthetic":true,"types":["bl602_pac::rf::rfcal_status::ROS_STATUS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_status/struct.ROS_STATUS_W.html\" title=\"struct bl602_pac::rf::rfcal_status::ROS_STATUS_W\">ROS_STATUS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfcal_status::ROS_STATUS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_status/struct.CLKPLL_CAL_STATUS_R.html\" title=\"struct bl602_pac::rf::rfcal_status::CLKPLL_CAL_STATUS_R\">CLKPLL_CAL_STATUS_R</a>","synthetic":true,"types":["bl602_pac::rf::rfcal_status::CLKPLL_CAL_STATUS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_status/struct.CLKPLL_CAL_STATUS_W.html\" title=\"struct bl602_pac::rf::rfcal_status::CLKPLL_CAL_STATUS_W\">CLKPLL_CAL_STATUS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfcal_status::CLKPLL_CAL_STATUS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_status/struct.INC_ACAL_STATUS_R.html\" title=\"struct bl602_pac::rf::rfcal_status::INC_ACAL_STATUS_R\">INC_ACAL_STATUS_R</a>","synthetic":true,"types":["bl602_pac::rf::rfcal_status::INC_ACAL_STATUS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_status/struct.INC_ACAL_STATUS_W.html\" title=\"struct bl602_pac::rf::rfcal_status::INC_ACAL_STATUS_W\">INC_ACAL_STATUS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfcal_status::INC_ACAL_STATUS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_status/struct.INC_FCAL_STATUS_R.html\" title=\"struct bl602_pac::rf::rfcal_status::INC_FCAL_STATUS_R\">INC_FCAL_STATUS_R</a>","synthetic":true,"types":["bl602_pac::rf::rfcal_status::INC_FCAL_STATUS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_status/struct.INC_FCAL_STATUS_W.html\" title=\"struct bl602_pac::rf::rfcal_status::INC_FCAL_STATUS_W\">INC_FCAL_STATUS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfcal_status::INC_FCAL_STATUS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_status/struct.ACAL_STATUS_R.html\" title=\"struct bl602_pac::rf::rfcal_status::ACAL_STATUS_R\">ACAL_STATUS_R</a>","synthetic":true,"types":["bl602_pac::rf::rfcal_status::ACAL_STATUS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_status/struct.ACAL_STATUS_W.html\" title=\"struct bl602_pac::rf::rfcal_status::ACAL_STATUS_W\">ACAL_STATUS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfcal_status::ACAL_STATUS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_status/struct.FCAL_STATUS_R.html\" title=\"struct bl602_pac::rf::rfcal_status::FCAL_STATUS_R\">FCAL_STATUS_R</a>","synthetic":true,"types":["bl602_pac::rf::rfcal_status::FCAL_STATUS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_status/struct.FCAL_STATUS_W.html\" title=\"struct bl602_pac::rf::rfcal_status::FCAL_STATUS_W\">FCAL_STATUS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfcal_status::FCAL_STATUS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_status/struct.ADC_OSCAL_STATUS_R.html\" title=\"struct bl602_pac::rf::rfcal_status::ADC_OSCAL_STATUS_R\">ADC_OSCAL_STATUS_R</a>","synthetic":true,"types":["bl602_pac::rf::rfcal_status::ADC_OSCAL_STATUS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_status/struct.ADC_OSCAL_STATUS_W.html\" title=\"struct bl602_pac::rf::rfcal_status::ADC_OSCAL_STATUS_W\">ADC_OSCAL_STATUS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfcal_status::ADC_OSCAL_STATUS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_status/struct.RCAL_STATUS_R.html\" title=\"struct bl602_pac::rf::rfcal_status::RCAL_STATUS_R\">RCAL_STATUS_R</a>","synthetic":true,"types":["bl602_pac::rf::rfcal_status::RCAL_STATUS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_status/struct.RCAL_STATUS_W.html\" title=\"struct bl602_pac::rf::rfcal_status::RCAL_STATUS_W\">RCAL_STATUS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfcal_status::RCAL_STATUS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_status/struct.RFCAL_STATUS_SPEC.html\" title=\"struct bl602_pac::rf::rfcal_status::RFCAL_STATUS_SPEC\">RFCAL_STATUS_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::rfcal_status::RFCAL_STATUS_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_status2/struct.R.html\" title=\"struct bl602_pac::rf::rfcal_status2::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::rfcal_status2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_status2/struct.W.html\" title=\"struct bl602_pac::rf::rfcal_status2::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::rfcal_status2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_status2/struct.DL_RFCAL_TABLE_STATUS_R.html\" title=\"struct bl602_pac::rf::rfcal_status2::DL_RFCAL_TABLE_STATUS_R\">DL_RFCAL_TABLE_STATUS_R</a>","synthetic":true,"types":["bl602_pac::rf::rfcal_status2::DL_RFCAL_TABLE_STATUS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_status2/struct.DL_RFCAL_TABLE_STATUS_W.html\" title=\"struct bl602_pac::rf::rfcal_status2::DL_RFCAL_TABLE_STATUS_W\">DL_RFCAL_TABLE_STATUS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfcal_status2::DL_RFCAL_TABLE_STATUS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_status2/struct.RFCAL_STATUS2_SPEC.html\" title=\"struct bl602_pac::rf::rfcal_status2::RFCAL_STATUS2_SPEC\">RFCAL_STATUS2_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::rfcal_status2::RFCAL_STATUS2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_ctrlen/struct.R.html\" title=\"struct bl602_pac::rf::rfcal_ctrlen::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::rfcal_ctrlen::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_ctrlen/struct.W.html\" title=\"struct bl602_pac::rf::rfcal_ctrlen::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::rfcal_ctrlen::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_ctrlen/struct.DPD_EN_R.html\" title=\"struct bl602_pac::rf::rfcal_ctrlen::DPD_EN_R\">DPD_EN_R</a>","synthetic":true,"types":["bl602_pac::rf::rfcal_ctrlen::DPD_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_ctrlen/struct.DPD_EN_W.html\" title=\"struct bl602_pac::rf::rfcal_ctrlen::DPD_EN_W\">DPD_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfcal_ctrlen::DPD_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_ctrlen/struct.TSENCAL_EN_R.html\" title=\"struct bl602_pac::rf::rfcal_ctrlen::TSENCAL_EN_R\">TSENCAL_EN_R</a>","synthetic":true,"types":["bl602_pac::rf::rfcal_ctrlen::TSENCAL_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_ctrlen/struct.TSENCAL_EN_W.html\" title=\"struct bl602_pac::rf::rfcal_ctrlen::TSENCAL_EN_W\">TSENCAL_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfcal_ctrlen::TSENCAL_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_ctrlen/struct.PWDET_CAL_EN_R.html\" title=\"struct bl602_pac::rf::rfcal_ctrlen::PWDET_CAL_EN_R\">PWDET_CAL_EN_R</a>","synthetic":true,"types":["bl602_pac::rf::rfcal_ctrlen::PWDET_CAL_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_ctrlen/struct.PWDET_CAL_EN_W.html\" title=\"struct bl602_pac::rf::rfcal_ctrlen::PWDET_CAL_EN_W\">PWDET_CAL_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfcal_ctrlen::PWDET_CAL_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_ctrlen/struct.RIQCAL_EN_R.html\" title=\"struct bl602_pac::rf::rfcal_ctrlen::RIQCAL_EN_R\">RIQCAL_EN_R</a>","synthetic":true,"types":["bl602_pac::rf::rfcal_ctrlen::RIQCAL_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_ctrlen/struct.RIQCAL_EN_W.html\" title=\"struct bl602_pac::rf::rfcal_ctrlen::RIQCAL_EN_W\">RIQCAL_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfcal_ctrlen::RIQCAL_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_ctrlen/struct.TIQCAL_EN_R.html\" title=\"struct bl602_pac::rf::rfcal_ctrlen::TIQCAL_EN_R\">TIQCAL_EN_R</a>","synthetic":true,"types":["bl602_pac::rf::rfcal_ctrlen::TIQCAL_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_ctrlen/struct.TIQCAL_EN_W.html\" title=\"struct bl602_pac::rf::rfcal_ctrlen::TIQCAL_EN_W\">TIQCAL_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfcal_ctrlen::TIQCAL_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_ctrlen/struct.LO_LEAKCAL_EN_R.html\" title=\"struct bl602_pac::rf::rfcal_ctrlen::LO_LEAKCAL_EN_R\">LO_LEAKCAL_EN_R</a>","synthetic":true,"types":["bl602_pac::rf::rfcal_ctrlen::LO_LEAKCAL_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_ctrlen/struct.LO_LEAKCAL_EN_W.html\" title=\"struct bl602_pac::rf::rfcal_ctrlen::LO_LEAKCAL_EN_W\">LO_LEAKCAL_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfcal_ctrlen::LO_LEAKCAL_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_ctrlen/struct.RCCAL_EN_R.html\" title=\"struct bl602_pac::rf::rfcal_ctrlen::RCCAL_EN_R\">RCCAL_EN_R</a>","synthetic":true,"types":["bl602_pac::rf::rfcal_ctrlen::RCCAL_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_ctrlen/struct.RCCAL_EN_W.html\" title=\"struct bl602_pac::rf::rfcal_ctrlen::RCCAL_EN_W\">RCCAL_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfcal_ctrlen::RCCAL_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_ctrlen/struct.TOSCAL_EN_R.html\" title=\"struct bl602_pac::rf::rfcal_ctrlen::TOSCAL_EN_R\">TOSCAL_EN_R</a>","synthetic":true,"types":["bl602_pac::rf::rfcal_ctrlen::TOSCAL_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_ctrlen/struct.TOSCAL_EN_W.html\" title=\"struct bl602_pac::rf::rfcal_ctrlen::TOSCAL_EN_W\">TOSCAL_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfcal_ctrlen::TOSCAL_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_ctrlen/struct.ROSCAL_EN_R.html\" title=\"struct bl602_pac::rf::rfcal_ctrlen::ROSCAL_EN_R\">ROSCAL_EN_R</a>","synthetic":true,"types":["bl602_pac::rf::rfcal_ctrlen::ROSCAL_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_ctrlen/struct.ROSCAL_EN_W.html\" title=\"struct bl602_pac::rf::rfcal_ctrlen::ROSCAL_EN_W\">ROSCAL_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfcal_ctrlen::ROSCAL_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_ctrlen/struct.CLKPLL_CAL_EN_R.html\" title=\"struct bl602_pac::rf::rfcal_ctrlen::CLKPLL_CAL_EN_R\">CLKPLL_CAL_EN_R</a>","synthetic":true,"types":["bl602_pac::rf::rfcal_ctrlen::CLKPLL_CAL_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_ctrlen/struct.CLKPLL_CAL_EN_W.html\" title=\"struct bl602_pac::rf::rfcal_ctrlen::CLKPLL_CAL_EN_W\">CLKPLL_CAL_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfcal_ctrlen::CLKPLL_CAL_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_ctrlen/struct.ROSCAL_INC_EN_R.html\" title=\"struct bl602_pac::rf::rfcal_ctrlen::ROSCAL_INC_EN_R\">ROSCAL_INC_EN_R</a>","synthetic":true,"types":["bl602_pac::rf::rfcal_ctrlen::ROSCAL_INC_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_ctrlen/struct.ROSCAL_INC_EN_W.html\" title=\"struct bl602_pac::rf::rfcal_ctrlen::ROSCAL_INC_EN_W\">ROSCAL_INC_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfcal_ctrlen::ROSCAL_INC_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_ctrlen/struct.ACAL_INC_EN_R.html\" title=\"struct bl602_pac::rf::rfcal_ctrlen::ACAL_INC_EN_R\">ACAL_INC_EN_R</a>","synthetic":true,"types":["bl602_pac::rf::rfcal_ctrlen::ACAL_INC_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_ctrlen/struct.ACAL_INC_EN_W.html\" title=\"struct bl602_pac::rf::rfcal_ctrlen::ACAL_INC_EN_W\">ACAL_INC_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfcal_ctrlen::ACAL_INC_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_ctrlen/struct.FCAL_INC_EN_R.html\" title=\"struct bl602_pac::rf::rfcal_ctrlen::FCAL_INC_EN_R\">FCAL_INC_EN_R</a>","synthetic":true,"types":["bl602_pac::rf::rfcal_ctrlen::FCAL_INC_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_ctrlen/struct.FCAL_INC_EN_W.html\" title=\"struct bl602_pac::rf::rfcal_ctrlen::FCAL_INC_EN_W\">FCAL_INC_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfcal_ctrlen::FCAL_INC_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_ctrlen/struct.ACAL_EN_R.html\" title=\"struct bl602_pac::rf::rfcal_ctrlen::ACAL_EN_R\">ACAL_EN_R</a>","synthetic":true,"types":["bl602_pac::rf::rfcal_ctrlen::ACAL_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_ctrlen/struct.ACAL_EN_W.html\" title=\"struct bl602_pac::rf::rfcal_ctrlen::ACAL_EN_W\">ACAL_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfcal_ctrlen::ACAL_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_ctrlen/struct.FCAL_EN_R.html\" title=\"struct bl602_pac::rf::rfcal_ctrlen::FCAL_EN_R\">FCAL_EN_R</a>","synthetic":true,"types":["bl602_pac::rf::rfcal_ctrlen::FCAL_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_ctrlen/struct.FCAL_EN_W.html\" title=\"struct bl602_pac::rf::rfcal_ctrlen::FCAL_EN_W\">FCAL_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfcal_ctrlen::FCAL_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_ctrlen/struct.DL_RFCAL_TABLE_EN_R.html\" title=\"struct bl602_pac::rf::rfcal_ctrlen::DL_RFCAL_TABLE_EN_R\">DL_RFCAL_TABLE_EN_R</a>","synthetic":true,"types":["bl602_pac::rf::rfcal_ctrlen::DL_RFCAL_TABLE_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_ctrlen/struct.DL_RFCAL_TABLE_EN_W.html\" title=\"struct bl602_pac::rf::rfcal_ctrlen::DL_RFCAL_TABLE_EN_W\">DL_RFCAL_TABLE_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfcal_ctrlen::DL_RFCAL_TABLE_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_ctrlen/struct.ADC_OSCAL_EN_R.html\" title=\"struct bl602_pac::rf::rfcal_ctrlen::ADC_OSCAL_EN_R\">ADC_OSCAL_EN_R</a>","synthetic":true,"types":["bl602_pac::rf::rfcal_ctrlen::ADC_OSCAL_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_ctrlen/struct.ADC_OSCAL_EN_W.html\" title=\"struct bl602_pac::rf::rfcal_ctrlen::ADC_OSCAL_EN_W\">ADC_OSCAL_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfcal_ctrlen::ADC_OSCAL_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_ctrlen/struct.RCAL_EN_RESV_R.html\" title=\"struct bl602_pac::rf::rfcal_ctrlen::RCAL_EN_RESV_R\">RCAL_EN_RESV_R</a>","synthetic":true,"types":["bl602_pac::rf::rfcal_ctrlen::RCAL_EN_RESV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_ctrlen/struct.RCAL_EN_RESV_W.html\" title=\"struct bl602_pac::rf::rfcal_ctrlen::RCAL_EN_RESV_W\">RCAL_EN_RESV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfcal_ctrlen::RCAL_EN_RESV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_ctrlen/struct.RFCAL_CTRLEN_SPEC.html\" title=\"struct bl602_pac::rf::rfcal_ctrlen::RFCAL_CTRLEN_SPEC\">RFCAL_CTRLEN_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::rfcal_ctrlen::RFCAL_CTRLEN_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_stateen/struct.R.html\" title=\"struct bl602_pac::rf::rfcal_stateen::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::rfcal_stateen::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_stateen/struct.W.html\" title=\"struct bl602_pac::rf::rfcal_stateen::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::rfcal_stateen::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_stateen/struct.RFCAL_LEVEL_R.html\" title=\"struct bl602_pac::rf::rfcal_stateen::RFCAL_LEVEL_R\">RFCAL_LEVEL_R</a>","synthetic":true,"types":["bl602_pac::rf::rfcal_stateen::RFCAL_LEVEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_stateen/struct.RFCAL_LEVEL_W.html\" title=\"struct bl602_pac::rf::rfcal_stateen::RFCAL_LEVEL_W\">RFCAL_LEVEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfcal_stateen::RFCAL_LEVEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_stateen/struct.DPD_STEN_R.html\" title=\"struct bl602_pac::rf::rfcal_stateen::DPD_STEN_R\">DPD_STEN_R</a>","synthetic":true,"types":["bl602_pac::rf::rfcal_stateen::DPD_STEN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_stateen/struct.DPD_STEN_W.html\" title=\"struct bl602_pac::rf::rfcal_stateen::DPD_STEN_W\">DPD_STEN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfcal_stateen::DPD_STEN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_stateen/struct.TSENCAL_STEN_R.html\" title=\"struct bl602_pac::rf::rfcal_stateen::TSENCAL_STEN_R\">TSENCAL_STEN_R</a>","synthetic":true,"types":["bl602_pac::rf::rfcal_stateen::TSENCAL_STEN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_stateen/struct.TSENCAL_STEN_W.html\" title=\"struct bl602_pac::rf::rfcal_stateen::TSENCAL_STEN_W\">TSENCAL_STEN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfcal_stateen::TSENCAL_STEN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_stateen/struct.PWDET_CAL_STEN_R.html\" title=\"struct bl602_pac::rf::rfcal_stateen::PWDET_CAL_STEN_R\">PWDET_CAL_STEN_R</a>","synthetic":true,"types":["bl602_pac::rf::rfcal_stateen::PWDET_CAL_STEN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_stateen/struct.PWDET_CAL_STEN_W.html\" title=\"struct bl602_pac::rf::rfcal_stateen::PWDET_CAL_STEN_W\">PWDET_CAL_STEN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfcal_stateen::PWDET_CAL_STEN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_stateen/struct.RIQCAL_STEN_R.html\" title=\"struct bl602_pac::rf::rfcal_stateen::RIQCAL_STEN_R\">RIQCAL_STEN_R</a>","synthetic":true,"types":["bl602_pac::rf::rfcal_stateen::RIQCAL_STEN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_stateen/struct.RIQCAL_STEN_W.html\" title=\"struct bl602_pac::rf::rfcal_stateen::RIQCAL_STEN_W\">RIQCAL_STEN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfcal_stateen::RIQCAL_STEN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_stateen/struct.TIQCAL_STEN_R.html\" title=\"struct bl602_pac::rf::rfcal_stateen::TIQCAL_STEN_R\">TIQCAL_STEN_R</a>","synthetic":true,"types":["bl602_pac::rf::rfcal_stateen::TIQCAL_STEN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_stateen/struct.TIQCAL_STEN_W.html\" title=\"struct bl602_pac::rf::rfcal_stateen::TIQCAL_STEN_W\">TIQCAL_STEN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfcal_stateen::TIQCAL_STEN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_stateen/struct.LO_LEAKCAL_STEN_R.html\" title=\"struct bl602_pac::rf::rfcal_stateen::LO_LEAKCAL_STEN_R\">LO_LEAKCAL_STEN_R</a>","synthetic":true,"types":["bl602_pac::rf::rfcal_stateen::LO_LEAKCAL_STEN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_stateen/struct.LO_LEAKCAL_STEN_W.html\" title=\"struct bl602_pac::rf::rfcal_stateen::LO_LEAKCAL_STEN_W\">LO_LEAKCAL_STEN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfcal_stateen::LO_LEAKCAL_STEN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_stateen/struct.RCCAL_STEN_R.html\" title=\"struct bl602_pac::rf::rfcal_stateen::RCCAL_STEN_R\">RCCAL_STEN_R</a>","synthetic":true,"types":["bl602_pac::rf::rfcal_stateen::RCCAL_STEN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_stateen/struct.RCCAL_STEN_W.html\" title=\"struct bl602_pac::rf::rfcal_stateen::RCCAL_STEN_W\">RCCAL_STEN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfcal_stateen::RCCAL_STEN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_stateen/struct.TOSCAL_STEN_RESV_R.html\" title=\"struct bl602_pac::rf::rfcal_stateen::TOSCAL_STEN_RESV_R\">TOSCAL_STEN_RESV_R</a>","synthetic":true,"types":["bl602_pac::rf::rfcal_stateen::TOSCAL_STEN_RESV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_stateen/struct.TOSCAL_STEN_RESV_W.html\" title=\"struct bl602_pac::rf::rfcal_stateen::TOSCAL_STEN_RESV_W\">TOSCAL_STEN_RESV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfcal_stateen::TOSCAL_STEN_RESV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_stateen/struct.ROSCAL_STEN_R.html\" title=\"struct bl602_pac::rf::rfcal_stateen::ROSCAL_STEN_R\">ROSCAL_STEN_R</a>","synthetic":true,"types":["bl602_pac::rf::rfcal_stateen::ROSCAL_STEN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_stateen/struct.ROSCAL_STEN_W.html\" title=\"struct bl602_pac::rf::rfcal_stateen::ROSCAL_STEN_W\">ROSCAL_STEN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfcal_stateen::ROSCAL_STEN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_stateen/struct.CLKPLL_CAL_STEN_R.html\" title=\"struct bl602_pac::rf::rfcal_stateen::CLKPLL_CAL_STEN_R\">CLKPLL_CAL_STEN_R</a>","synthetic":true,"types":["bl602_pac::rf::rfcal_stateen::CLKPLL_CAL_STEN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_stateen/struct.CLKPLL_CAL_STEN_W.html\" title=\"struct bl602_pac::rf::rfcal_stateen::CLKPLL_CAL_STEN_W\">CLKPLL_CAL_STEN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfcal_stateen::CLKPLL_CAL_STEN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_stateen/struct.INC_ACAL_STEN_R.html\" title=\"struct bl602_pac::rf::rfcal_stateen::INC_ACAL_STEN_R\">INC_ACAL_STEN_R</a>","synthetic":true,"types":["bl602_pac::rf::rfcal_stateen::INC_ACAL_STEN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_stateen/struct.INC_ACAL_STEN_W.html\" title=\"struct bl602_pac::rf::rfcal_stateen::INC_ACAL_STEN_W\">INC_ACAL_STEN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfcal_stateen::INC_ACAL_STEN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_stateen/struct.INC_FCAL_STEN_R.html\" title=\"struct bl602_pac::rf::rfcal_stateen::INC_FCAL_STEN_R\">INC_FCAL_STEN_R</a>","synthetic":true,"types":["bl602_pac::rf::rfcal_stateen::INC_FCAL_STEN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_stateen/struct.INC_FCAL_STEN_W.html\" title=\"struct bl602_pac::rf::rfcal_stateen::INC_FCAL_STEN_W\">INC_FCAL_STEN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfcal_stateen::INC_FCAL_STEN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_stateen/struct.ACAL_STEN_R.html\" title=\"struct bl602_pac::rf::rfcal_stateen::ACAL_STEN_R\">ACAL_STEN_R</a>","synthetic":true,"types":["bl602_pac::rf::rfcal_stateen::ACAL_STEN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_stateen/struct.ACAL_STEN_W.html\" title=\"struct bl602_pac::rf::rfcal_stateen::ACAL_STEN_W\">ACAL_STEN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfcal_stateen::ACAL_STEN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_stateen/struct.FCAL_STEN_R.html\" title=\"struct bl602_pac::rf::rfcal_stateen::FCAL_STEN_R\">FCAL_STEN_R</a>","synthetic":true,"types":["bl602_pac::rf::rfcal_stateen::FCAL_STEN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_stateen/struct.FCAL_STEN_W.html\" title=\"struct bl602_pac::rf::rfcal_stateen::FCAL_STEN_W\">FCAL_STEN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfcal_stateen::FCAL_STEN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_stateen/struct.DL_RFCAL_TABLE_STEN_R.html\" title=\"struct bl602_pac::rf::rfcal_stateen::DL_RFCAL_TABLE_STEN_R\">DL_RFCAL_TABLE_STEN_R</a>","synthetic":true,"types":["bl602_pac::rf::rfcal_stateen::DL_RFCAL_TABLE_STEN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_stateen/struct.DL_RFCAL_TABLE_STEN_W.html\" title=\"struct bl602_pac::rf::rfcal_stateen::DL_RFCAL_TABLE_STEN_W\">DL_RFCAL_TABLE_STEN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfcal_stateen::DL_RFCAL_TABLE_STEN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_stateen/struct.ADC_OSCAL_STEN_R.html\" title=\"struct bl602_pac::rf::rfcal_stateen::ADC_OSCAL_STEN_R\">ADC_OSCAL_STEN_R</a>","synthetic":true,"types":["bl602_pac::rf::rfcal_stateen::ADC_OSCAL_STEN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_stateen/struct.ADC_OSCAL_STEN_W.html\" title=\"struct bl602_pac::rf::rfcal_stateen::ADC_OSCAL_STEN_W\">ADC_OSCAL_STEN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfcal_stateen::ADC_OSCAL_STEN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_stateen/struct.RCAL_STEN_RESV_R.html\" title=\"struct bl602_pac::rf::rfcal_stateen::RCAL_STEN_RESV_R\">RCAL_STEN_RESV_R</a>","synthetic":true,"types":["bl602_pac::rf::rfcal_stateen::RCAL_STEN_RESV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_stateen/struct.RCAL_STEN_RESV_W.html\" title=\"struct bl602_pac::rf::rfcal_stateen::RCAL_STEN_RESV_W\">RCAL_STEN_RESV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfcal_stateen::RCAL_STEN_RESV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfcal_stateen/struct.RFCAL_STATEEN_SPEC.html\" title=\"struct bl602_pac::rf::rfcal_stateen::RFCAL_STATEEN_SPEC\">RFCAL_STATEEN_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::rfcal_stateen::RFCAL_STATEEN_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/saradc_resv/struct.R.html\" title=\"struct bl602_pac::rf::saradc_resv::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::saradc_resv::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/saradc_resv/struct.SARADC_RESV_SPEC.html\" title=\"struct bl602_pac::rf::saradc_resv::SARADC_RESV_SPEC\">SARADC_RESV_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::saradc_resv::SARADC_RESV_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_base_ctrl1/struct.R.html\" title=\"struct bl602_pac::rf::rf_base_ctrl1::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::rf_base_ctrl1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_base_ctrl1/struct.W.html\" title=\"struct bl602_pac::rf::rf_base_ctrl1::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::rf_base_ctrl1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_base_ctrl1/struct.MBG_TRIM_R.html\" title=\"struct bl602_pac::rf::rf_base_ctrl1::MBG_TRIM_R\">MBG_TRIM_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_base_ctrl1::MBG_TRIM_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_base_ctrl1/struct.MBG_TRIM_W.html\" title=\"struct bl602_pac::rf::rf_base_ctrl1::MBG_TRIM_W\">MBG_TRIM_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_base_ctrl1::MBG_TRIM_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_base_ctrl1/struct.PUD_PA_DLY_R.html\" title=\"struct bl602_pac::rf::rf_base_ctrl1::PUD_PA_DLY_R\">PUD_PA_DLY_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_base_ctrl1::PUD_PA_DLY_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_base_ctrl1/struct.PUD_PA_DLY_W.html\" title=\"struct bl602_pac::rf::rf_base_ctrl1::PUD_PA_DLY_W\">PUD_PA_DLY_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_base_ctrl1::PUD_PA_DLY_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_base_ctrl1/struct.PUD_IREF_DLY_R.html\" title=\"struct bl602_pac::rf::rf_base_ctrl1::PUD_IREF_DLY_R\">PUD_IREF_DLY_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_base_ctrl1::PUD_IREF_DLY_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_base_ctrl1/struct.PUD_IREF_DLY_W.html\" title=\"struct bl602_pac::rf::rf_base_ctrl1::PUD_IREF_DLY_W\">PUD_IREF_DLY_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_base_ctrl1::PUD_IREF_DLY_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_base_ctrl1/struct.PUD_VCO_DLY_R.html\" title=\"struct bl602_pac::rf::rf_base_ctrl1::PUD_VCO_DLY_R\">PUD_VCO_DLY_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_base_ctrl1::PUD_VCO_DLY_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_base_ctrl1/struct.PUD_VCO_DLY_W.html\" title=\"struct bl602_pac::rf::rf_base_ctrl1::PUD_VCO_DLY_W\">PUD_VCO_DLY_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_base_ctrl1::PUD_VCO_DLY_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_base_ctrl1/struct.PPU_LEAD_R.html\" title=\"struct bl602_pac::rf::rf_base_ctrl1::PPU_LEAD_R\">PPU_LEAD_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_base_ctrl1::PPU_LEAD_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_base_ctrl1/struct.PPU_LEAD_W.html\" title=\"struct bl602_pac::rf::rf_base_ctrl1::PPU_LEAD_W\">PPU_LEAD_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_base_ctrl1::PPU_LEAD_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_base_ctrl1/struct.LO_SDM_RST_DLY_R.html\" title=\"struct bl602_pac::rf::rf_base_ctrl1::LO_SDM_RST_DLY_R\">LO_SDM_RST_DLY_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_base_ctrl1::LO_SDM_RST_DLY_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_base_ctrl1/struct.LO_SDM_RST_DLY_W.html\" title=\"struct bl602_pac::rf::rf_base_ctrl1::LO_SDM_RST_DLY_W\">LO_SDM_RST_DLY_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_base_ctrl1::LO_SDM_RST_DLY_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_base_ctrl1/struct.AUPLL_SDM_RST_DLY_R.html\" title=\"struct bl602_pac::rf::rf_base_ctrl1::AUPLL_SDM_RST_DLY_R\">AUPLL_SDM_RST_DLY_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_base_ctrl1::AUPLL_SDM_RST_DLY_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_base_ctrl1/struct.AUPLL_SDM_RST_DLY_W.html\" title=\"struct bl602_pac::rf::rf_base_ctrl1::AUPLL_SDM_RST_DLY_W\">AUPLL_SDM_RST_DLY_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_base_ctrl1::AUPLL_SDM_RST_DLY_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_base_ctrl1/struct.RF_BASE_CTRL1_SPEC.html\" title=\"struct bl602_pac::rf::rf_base_ctrl1::RF_BASE_CTRL1_SPEC\">RF_BASE_CTRL1_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::rf_base_ctrl1::RF_BASE_CTRL1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_base_ctrl2/struct.R.html\" title=\"struct bl602_pac::rf::rf_base_ctrl2::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::rf_base_ctrl2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_base_ctrl2/struct.RF_BASE_CTRL2_SPEC.html\" title=\"struct bl602_pac::rf::rf_base_ctrl2::RF_BASE_CTRL2_SPEC\">RF_BASE_CTRL2_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::rf_base_ctrl2::RF_BASE_CTRL2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1/struct.R.html\" title=\"struct bl602_pac::rf::pucr1::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::pucr1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1/struct.W.html\" title=\"struct bl602_pac::rf::pucr1::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::pucr1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1/struct.PU_TOSDAC_R.html\" title=\"struct bl602_pac::rf::pucr1::PU_TOSDAC_R\">PU_TOSDAC_R</a>","synthetic":true,"types":["bl602_pac::rf::pucr1::PU_TOSDAC_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1/struct.PU_TOSDAC_W.html\" title=\"struct bl602_pac::rf::pucr1::PU_TOSDAC_W\">PU_TOSDAC_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pucr1::PU_TOSDAC_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1/struct.PU_PWRMX_R.html\" title=\"struct bl602_pac::rf::pucr1::PU_PWRMX_R\">PU_PWRMX_R</a>","synthetic":true,"types":["bl602_pac::rf::pucr1::PU_PWRMX_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1/struct.PU_PWRMX_W.html\" title=\"struct bl602_pac::rf::pucr1::PU_PWRMX_W\">PU_PWRMX_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pucr1::PU_PWRMX_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1/struct.PU_ROSDAC_R.html\" title=\"struct bl602_pac::rf::pucr1::PU_ROSDAC_R\">PU_ROSDAC_R</a>","synthetic":true,"types":["bl602_pac::rf::pucr1::PU_ROSDAC_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1/struct.PU_ROSDAC_W.html\" title=\"struct bl602_pac::rf::pucr1::PU_ROSDAC_W\">PU_ROSDAC_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pucr1::PU_ROSDAC_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1/struct.PU_PKDET_R.html\" title=\"struct bl602_pac::rf::pucr1::PU_PKDET_R\">PU_PKDET_R</a>","synthetic":true,"types":["bl602_pac::rf::pucr1::PU_PKDET_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1/struct.PU_PKDET_W.html\" title=\"struct bl602_pac::rf::pucr1::PU_PKDET_W\">PU_PKDET_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pucr1::PU_PKDET_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1/struct.TRSW_EN_R.html\" title=\"struct bl602_pac::rf::pucr1::TRSW_EN_R\">TRSW_EN_R</a>","synthetic":true,"types":["bl602_pac::rf::pucr1::TRSW_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1/struct.TRSW_EN_W.html\" title=\"struct bl602_pac::rf::pucr1::TRSW_EN_W\">TRSW_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pucr1::TRSW_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1/struct.PU_TXBUF_R.html\" title=\"struct bl602_pac::rf::pucr1::PU_TXBUF_R\">PU_TXBUF_R</a>","synthetic":true,"types":["bl602_pac::rf::pucr1::PU_TXBUF_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1/struct.PU_TXBUF_W.html\" title=\"struct bl602_pac::rf::pucr1::PU_TXBUF_W\">PU_TXBUF_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pucr1::PU_TXBUF_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1/struct.PU_RXBUF_R.html\" title=\"struct bl602_pac::rf::pucr1::PU_RXBUF_R\">PU_RXBUF_R</a>","synthetic":true,"types":["bl602_pac::rf::pucr1::PU_RXBUF_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1/struct.PU_RXBUF_W.html\" title=\"struct bl602_pac::rf::pucr1::PU_RXBUF_W\">PU_RXBUF_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pucr1::PU_RXBUF_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1/struct.PU_OSMX_R.html\" title=\"struct bl602_pac::rf::pucr1::PU_OSMX_R\">PU_OSMX_R</a>","synthetic":true,"types":["bl602_pac::rf::pucr1::PU_OSMX_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1/struct.PU_OSMX_W.html\" title=\"struct bl602_pac::rf::pucr1::PU_OSMX_W\">PU_OSMX_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pucr1::PU_OSMX_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1/struct.PU_PFD_R.html\" title=\"struct bl602_pac::rf::pucr1::PU_PFD_R\">PU_PFD_R</a>","synthetic":true,"types":["bl602_pac::rf::pucr1::PU_PFD_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1/struct.PU_PFD_W.html\" title=\"struct bl602_pac::rf::pucr1::PU_PFD_W\">PU_PFD_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pucr1::PU_PFD_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1/struct.PU_FBDV_R.html\" title=\"struct bl602_pac::rf::pucr1::PU_FBDV_R\">PU_FBDV_R</a>","synthetic":true,"types":["bl602_pac::rf::pucr1::PU_FBDV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1/struct.PU_FBDV_W.html\" title=\"struct bl602_pac::rf::pucr1::PU_FBDV_W\">PU_FBDV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pucr1::PU_FBDV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1/struct.PU_VCO_R.html\" title=\"struct bl602_pac::rf::pucr1::PU_VCO_R\">PU_VCO_R</a>","synthetic":true,"types":["bl602_pac::rf::pucr1::PU_VCO_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1/struct.PU_VCO_W.html\" title=\"struct bl602_pac::rf::pucr1::PU_VCO_W\">PU_VCO_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pucr1::PU_VCO_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1/struct.PU_DAC_R.html\" title=\"struct bl602_pac::rf::pucr1::PU_DAC_R\">PU_DAC_R</a>","synthetic":true,"types":["bl602_pac::rf::pucr1::PU_DAC_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1/struct.PU_DAC_W.html\" title=\"struct bl602_pac::rf::pucr1::PU_DAC_W\">PU_DAC_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pucr1::PU_DAC_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1/struct.PU_TBB_R.html\" title=\"struct bl602_pac::rf::pucr1::PU_TBB_R\">PU_TBB_R</a>","synthetic":true,"types":["bl602_pac::rf::pucr1::PU_TBB_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1/struct.PU_TBB_W.html\" title=\"struct bl602_pac::rf::pucr1::PU_TBB_W\">PU_TBB_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pucr1::PU_TBB_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1/struct.PU_TMX_R.html\" title=\"struct bl602_pac::rf::pucr1::PU_TMX_R\">PU_TMX_R</a>","synthetic":true,"types":["bl602_pac::rf::pucr1::PU_TMX_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1/struct.PU_TMX_W.html\" title=\"struct bl602_pac::rf::pucr1::PU_TMX_W\">PU_TMX_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pucr1::PU_TMX_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1/struct.PU_PA_R.html\" title=\"struct bl602_pac::rf::pucr1::PU_PA_R\">PU_PA_R</a>","synthetic":true,"types":["bl602_pac::rf::pucr1::PU_PA_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1/struct.PU_PA_W.html\" title=\"struct bl602_pac::rf::pucr1::PU_PA_W\">PU_PA_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pucr1::PU_PA_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1/struct.PU_OP_ATEST_R.html\" title=\"struct bl602_pac::rf::pucr1::PU_OP_ATEST_R\">PU_OP_ATEST_R</a>","synthetic":true,"types":["bl602_pac::rf::pucr1::PU_OP_ATEST_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1/struct.PU_OP_ATEST_W.html\" title=\"struct bl602_pac::rf::pucr1::PU_OP_ATEST_W\">PU_OP_ATEST_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pucr1::PU_OP_ATEST_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1/struct.PU_ADC_R.html\" title=\"struct bl602_pac::rf::pucr1::PU_ADC_R\">PU_ADC_R</a>","synthetic":true,"types":["bl602_pac::rf::pucr1::PU_ADC_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1/struct.PU_ADC_W.html\" title=\"struct bl602_pac::rf::pucr1::PU_ADC_W\">PU_ADC_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pucr1::PU_ADC_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1/struct.ADC_CLK_EN_R.html\" title=\"struct bl602_pac::rf::pucr1::ADC_CLK_EN_R\">ADC_CLK_EN_R</a>","synthetic":true,"types":["bl602_pac::rf::pucr1::ADC_CLK_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1/struct.ADC_CLK_EN_W.html\" title=\"struct bl602_pac::rf::pucr1::ADC_CLK_EN_W\">ADC_CLK_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pucr1::ADC_CLK_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1/struct.PU_ADDA_LDO_R.html\" title=\"struct bl602_pac::rf::pucr1::PU_ADDA_LDO_R\">PU_ADDA_LDO_R</a>","synthetic":true,"types":["bl602_pac::rf::pucr1::PU_ADDA_LDO_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1/struct.PU_ADDA_LDO_W.html\" title=\"struct bl602_pac::rf::pucr1::PU_ADDA_LDO_W\">PU_ADDA_LDO_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pucr1::PU_ADDA_LDO_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1/struct.PU_RBB_R.html\" title=\"struct bl602_pac::rf::pucr1::PU_RBB_R\">PU_RBB_R</a>","synthetic":true,"types":["bl602_pac::rf::pucr1::PU_RBB_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1/struct.PU_RBB_W.html\" title=\"struct bl602_pac::rf::pucr1::PU_RBB_W\">PU_RBB_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pucr1::PU_RBB_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1/struct.PU_RMX_R.html\" title=\"struct bl602_pac::rf::pucr1::PU_RMX_R\">PU_RMX_R</a>","synthetic":true,"types":["bl602_pac::rf::pucr1::PU_RMX_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1/struct.PU_RMX_W.html\" title=\"struct bl602_pac::rf::pucr1::PU_RMX_W\">PU_RMX_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pucr1::PU_RMX_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1/struct.PU_RMXGM_R.html\" title=\"struct bl602_pac::rf::pucr1::PU_RMXGM_R\">PU_RMXGM_R</a>","synthetic":true,"types":["bl602_pac::rf::pucr1::PU_RMXGM_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1/struct.PU_RMXGM_W.html\" title=\"struct bl602_pac::rf::pucr1::PU_RMXGM_W\">PU_RMXGM_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pucr1::PU_RMXGM_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1/struct.PU_LNA_R.html\" title=\"struct bl602_pac::rf::pucr1::PU_LNA_R\">PU_LNA_R</a>","synthetic":true,"types":["bl602_pac::rf::pucr1::PU_LNA_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1/struct.PU_LNA_W.html\" title=\"struct bl602_pac::rf::pucr1::PU_LNA_W\">PU_LNA_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pucr1::PU_LNA_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1/struct.PU_SFREG_R.html\" title=\"struct bl602_pac::rf::pucr1::PU_SFREG_R\">PU_SFREG_R</a>","synthetic":true,"types":["bl602_pac::rf::pucr1::PU_SFREG_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1/struct.PU_SFREG_W.html\" title=\"struct bl602_pac::rf::pucr1::PU_SFREG_W\">PU_SFREG_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pucr1::PU_SFREG_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1/struct.PUCR1_SPEC.html\" title=\"struct bl602_pac::rf::pucr1::PUCR1_SPEC\">PUCR1_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::pucr1::PUCR1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1_hw/struct.R.html\" title=\"struct bl602_pac::rf::pucr1_hw::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::pucr1_hw::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1_hw/struct.W.html\" title=\"struct bl602_pac::rf::pucr1_hw::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::pucr1_hw::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1_hw/struct.PU_TOSDAC_HW_R.html\" title=\"struct bl602_pac::rf::pucr1_hw::PU_TOSDAC_HW_R\">PU_TOSDAC_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::pucr1_hw::PU_TOSDAC_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1_hw/struct.PU_TOSDAC_HW_W.html\" title=\"struct bl602_pac::rf::pucr1_hw::PU_TOSDAC_HW_W\">PU_TOSDAC_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pucr1_hw::PU_TOSDAC_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1_hw/struct.PU_ROSDAC_HW_R.html\" title=\"struct bl602_pac::rf::pucr1_hw::PU_ROSDAC_HW_R\">PU_ROSDAC_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::pucr1_hw::PU_ROSDAC_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1_hw/struct.PU_ROSDAC_HW_W.html\" title=\"struct bl602_pac::rf::pucr1_hw::PU_ROSDAC_HW_W\">PU_ROSDAC_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pucr1_hw::PU_ROSDAC_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1_hw/struct.PU_PKDET_HW_R.html\" title=\"struct bl602_pac::rf::pucr1_hw::PU_PKDET_HW_R\">PU_PKDET_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::pucr1_hw::PU_PKDET_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1_hw/struct.PU_PKDET_HW_W.html\" title=\"struct bl602_pac::rf::pucr1_hw::PU_PKDET_HW_W\">PU_PKDET_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pucr1_hw::PU_PKDET_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1_hw/struct.TRSW_EN_HW_R.html\" title=\"struct bl602_pac::rf::pucr1_hw::TRSW_EN_HW_R\">TRSW_EN_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::pucr1_hw::TRSW_EN_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1_hw/struct.TRSW_EN_HW_W.html\" title=\"struct bl602_pac::rf::pucr1_hw::TRSW_EN_HW_W\">TRSW_EN_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pucr1_hw::TRSW_EN_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1_hw/struct.PU_TXBUF_HW_R.html\" title=\"struct bl602_pac::rf::pucr1_hw::PU_TXBUF_HW_R\">PU_TXBUF_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::pucr1_hw::PU_TXBUF_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1_hw/struct.PU_TXBUF_HW_W.html\" title=\"struct bl602_pac::rf::pucr1_hw::PU_TXBUF_HW_W\">PU_TXBUF_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pucr1_hw::PU_TXBUF_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1_hw/struct.PU_RXBUF_HW_R.html\" title=\"struct bl602_pac::rf::pucr1_hw::PU_RXBUF_HW_R\">PU_RXBUF_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::pucr1_hw::PU_RXBUF_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1_hw/struct.PU_RXBUF_HW_W.html\" title=\"struct bl602_pac::rf::pucr1_hw::PU_RXBUF_HW_W\">PU_RXBUF_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pucr1_hw::PU_RXBUF_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1_hw/struct.PU_OSMX_HW_R.html\" title=\"struct bl602_pac::rf::pucr1_hw::PU_OSMX_HW_R\">PU_OSMX_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::pucr1_hw::PU_OSMX_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1_hw/struct.PU_OSMX_HW_W.html\" title=\"struct bl602_pac::rf::pucr1_hw::PU_OSMX_HW_W\">PU_OSMX_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pucr1_hw::PU_OSMX_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1_hw/struct.PU_PFD_HW_R.html\" title=\"struct bl602_pac::rf::pucr1_hw::PU_PFD_HW_R\">PU_PFD_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::pucr1_hw::PU_PFD_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1_hw/struct.PU_PFD_HW_W.html\" title=\"struct bl602_pac::rf::pucr1_hw::PU_PFD_HW_W\">PU_PFD_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pucr1_hw::PU_PFD_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1_hw/struct.PU_FBDV_HW_R.html\" title=\"struct bl602_pac::rf::pucr1_hw::PU_FBDV_HW_R\">PU_FBDV_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::pucr1_hw::PU_FBDV_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1_hw/struct.PU_FBDV_HW_W.html\" title=\"struct bl602_pac::rf::pucr1_hw::PU_FBDV_HW_W\">PU_FBDV_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pucr1_hw::PU_FBDV_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1_hw/struct.PU_VCO_HW_R.html\" title=\"struct bl602_pac::rf::pucr1_hw::PU_VCO_HW_R\">PU_VCO_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::pucr1_hw::PU_VCO_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1_hw/struct.PU_VCO_HW_W.html\" title=\"struct bl602_pac::rf::pucr1_hw::PU_VCO_HW_W\">PU_VCO_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pucr1_hw::PU_VCO_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1_hw/struct.PU_DAC_HW_R.html\" title=\"struct bl602_pac::rf::pucr1_hw::PU_DAC_HW_R\">PU_DAC_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::pucr1_hw::PU_DAC_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1_hw/struct.PU_DAC_HW_W.html\" title=\"struct bl602_pac::rf::pucr1_hw::PU_DAC_HW_W\">PU_DAC_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pucr1_hw::PU_DAC_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1_hw/struct.PU_TBB_HW_R.html\" title=\"struct bl602_pac::rf::pucr1_hw::PU_TBB_HW_R\">PU_TBB_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::pucr1_hw::PU_TBB_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1_hw/struct.PU_TBB_HW_W.html\" title=\"struct bl602_pac::rf::pucr1_hw::PU_TBB_HW_W\">PU_TBB_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pucr1_hw::PU_TBB_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1_hw/struct.PU_TMX_HW_R.html\" title=\"struct bl602_pac::rf::pucr1_hw::PU_TMX_HW_R\">PU_TMX_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::pucr1_hw::PU_TMX_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1_hw/struct.PU_TMX_HW_W.html\" title=\"struct bl602_pac::rf::pucr1_hw::PU_TMX_HW_W\">PU_TMX_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pucr1_hw::PU_TMX_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1_hw/struct.PU_PA_HW_R.html\" title=\"struct bl602_pac::rf::pucr1_hw::PU_PA_HW_R\">PU_PA_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::pucr1_hw::PU_PA_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1_hw/struct.PU_PA_HW_W.html\" title=\"struct bl602_pac::rf::pucr1_hw::PU_PA_HW_W\">PU_PA_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pucr1_hw::PU_PA_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1_hw/struct.PU_ADC_HW_R.html\" title=\"struct bl602_pac::rf::pucr1_hw::PU_ADC_HW_R\">PU_ADC_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::pucr1_hw::PU_ADC_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1_hw/struct.PU_ADC_HW_W.html\" title=\"struct bl602_pac::rf::pucr1_hw::PU_ADC_HW_W\">PU_ADC_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pucr1_hw::PU_ADC_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1_hw/struct.ADC_CLK_EN_HW_R.html\" title=\"struct bl602_pac::rf::pucr1_hw::ADC_CLK_EN_HW_R\">ADC_CLK_EN_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::pucr1_hw::ADC_CLK_EN_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1_hw/struct.ADC_CLK_EN_HW_W.html\" title=\"struct bl602_pac::rf::pucr1_hw::ADC_CLK_EN_HW_W\">ADC_CLK_EN_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pucr1_hw::ADC_CLK_EN_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1_hw/struct.PU_ADDA_LDO_HW_R.html\" title=\"struct bl602_pac::rf::pucr1_hw::PU_ADDA_LDO_HW_R\">PU_ADDA_LDO_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::pucr1_hw::PU_ADDA_LDO_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1_hw/struct.PU_ADDA_LDO_HW_W.html\" title=\"struct bl602_pac::rf::pucr1_hw::PU_ADDA_LDO_HW_W\">PU_ADDA_LDO_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pucr1_hw::PU_ADDA_LDO_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1_hw/struct.PU_RBB_HW_R.html\" title=\"struct bl602_pac::rf::pucr1_hw::PU_RBB_HW_R\">PU_RBB_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::pucr1_hw::PU_RBB_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1_hw/struct.PU_RBB_HW_W.html\" title=\"struct bl602_pac::rf::pucr1_hw::PU_RBB_HW_W\">PU_RBB_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pucr1_hw::PU_RBB_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1_hw/struct.PU_RMX_HW_R.html\" title=\"struct bl602_pac::rf::pucr1_hw::PU_RMX_HW_R\">PU_RMX_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::pucr1_hw::PU_RMX_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1_hw/struct.PU_RMX_HW_W.html\" title=\"struct bl602_pac::rf::pucr1_hw::PU_RMX_HW_W\">PU_RMX_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pucr1_hw::PU_RMX_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1_hw/struct.PU_RMXGM_HW_R.html\" title=\"struct bl602_pac::rf::pucr1_hw::PU_RMXGM_HW_R\">PU_RMXGM_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::pucr1_hw::PU_RMXGM_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1_hw/struct.PU_RMXGM_HW_W.html\" title=\"struct bl602_pac::rf::pucr1_hw::PU_RMXGM_HW_W\">PU_RMXGM_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pucr1_hw::PU_RMXGM_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1_hw/struct.PU_LNA_HW_R.html\" title=\"struct bl602_pac::rf::pucr1_hw::PU_LNA_HW_R\">PU_LNA_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::pucr1_hw::PU_LNA_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1_hw/struct.PU_LNA_HW_W.html\" title=\"struct bl602_pac::rf::pucr1_hw::PU_LNA_HW_W\">PU_LNA_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pucr1_hw::PU_LNA_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1_hw/struct.PU_SFREG_HW_R.html\" title=\"struct bl602_pac::rf::pucr1_hw::PU_SFREG_HW_R\">PU_SFREG_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::pucr1_hw::PU_SFREG_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1_hw/struct.PU_SFREG_HW_W.html\" title=\"struct bl602_pac::rf::pucr1_hw::PU_SFREG_HW_W\">PU_SFREG_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pucr1_hw::PU_SFREG_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr1_hw/struct.PUCR1_HW_SPEC.html\" title=\"struct bl602_pac::rf::pucr1_hw::PUCR1_HW_SPEC\">PUCR1_HW_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::pucr1_hw::PUCR1_HW_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr2/struct.R.html\" title=\"struct bl602_pac::rf::pucr2::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::pucr2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr2/struct.PUCR2_SPEC.html\" title=\"struct bl602_pac::rf::pucr2::PUCR2_SPEC\">PUCR2_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::pucr2::PUCR2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr2_hw/struct.R.html\" title=\"struct bl602_pac::rf::pucr2_hw::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::pucr2_hw::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pucr2_hw/struct.PUCR2_HW_SPEC.html\" title=\"struct bl602_pac::rf::pucr2_hw::PUCR2_HW_SPEC\">PUCR2_HW_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::pucr2_hw::PUCR2_HW_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ppu_ctrl_hw/struct.R.html\" title=\"struct bl602_pac::rf::ppu_ctrl_hw::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::ppu_ctrl_hw::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ppu_ctrl_hw/struct.W.html\" title=\"struct bl602_pac::rf::ppu_ctrl_hw::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::ppu_ctrl_hw::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ppu_ctrl_hw/struct.PPU_TXBUF_HW_R.html\" title=\"struct bl602_pac::rf::ppu_ctrl_hw::PPU_TXBUF_HW_R\">PPU_TXBUF_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::ppu_ctrl_hw::PPU_TXBUF_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ppu_ctrl_hw/struct.PPU_TXBUF_HW_W.html\" title=\"struct bl602_pac::rf::ppu_ctrl_hw::PPU_TXBUF_HW_W\">PPU_TXBUF_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::ppu_ctrl_hw::PPU_TXBUF_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ppu_ctrl_hw/struct.PPU_RXBUF_HW_R.html\" title=\"struct bl602_pac::rf::ppu_ctrl_hw::PPU_RXBUF_HW_R\">PPU_RXBUF_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::ppu_ctrl_hw::PPU_RXBUF_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ppu_ctrl_hw/struct.PPU_RXBUF_HW_W.html\" title=\"struct bl602_pac::rf::ppu_ctrl_hw::PPU_RXBUF_HW_W\">PPU_RXBUF_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::ppu_ctrl_hw::PPU_RXBUF_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ppu_ctrl_hw/struct.PPU_OSMX_HW_R.html\" title=\"struct bl602_pac::rf::ppu_ctrl_hw::PPU_OSMX_HW_R\">PPU_OSMX_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::ppu_ctrl_hw::PPU_OSMX_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ppu_ctrl_hw/struct.PPU_OSMX_HW_W.html\" title=\"struct bl602_pac::rf::ppu_ctrl_hw::PPU_OSMX_HW_W\">PPU_OSMX_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::ppu_ctrl_hw::PPU_OSMX_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ppu_ctrl_hw/struct.PPU_PFD_HW_R.html\" title=\"struct bl602_pac::rf::ppu_ctrl_hw::PPU_PFD_HW_R\">PPU_PFD_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::ppu_ctrl_hw::PPU_PFD_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ppu_ctrl_hw/struct.PPU_PFD_HW_W.html\" title=\"struct bl602_pac::rf::ppu_ctrl_hw::PPU_PFD_HW_W\">PPU_PFD_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::ppu_ctrl_hw::PPU_PFD_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ppu_ctrl_hw/struct.PPU_FBDV_HW_R.html\" title=\"struct bl602_pac::rf::ppu_ctrl_hw::PPU_FBDV_HW_R\">PPU_FBDV_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::ppu_ctrl_hw::PPU_FBDV_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ppu_ctrl_hw/struct.PPU_FBDV_HW_W.html\" title=\"struct bl602_pac::rf::ppu_ctrl_hw::PPU_FBDV_HW_W\">PPU_FBDV_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::ppu_ctrl_hw::PPU_FBDV_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ppu_ctrl_hw/struct.PPU_VCO_HW_R.html\" title=\"struct bl602_pac::rf::ppu_ctrl_hw::PPU_VCO_HW_R\">PPU_VCO_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::ppu_ctrl_hw::PPU_VCO_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ppu_ctrl_hw/struct.PPU_VCO_HW_W.html\" title=\"struct bl602_pac::rf::ppu_ctrl_hw::PPU_VCO_HW_W\">PPU_VCO_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::ppu_ctrl_hw::PPU_VCO_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ppu_ctrl_hw/struct.PPU_RBB_HW_R.html\" title=\"struct bl602_pac::rf::ppu_ctrl_hw::PPU_RBB_HW_R\">PPU_RBB_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::ppu_ctrl_hw::PPU_RBB_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ppu_ctrl_hw/struct.PPU_RBB_HW_W.html\" title=\"struct bl602_pac::rf::ppu_ctrl_hw::PPU_RBB_HW_W\">PPU_RBB_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::ppu_ctrl_hw::PPU_RBB_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ppu_ctrl_hw/struct.PPU_RMXGM_HW_R.html\" title=\"struct bl602_pac::rf::ppu_ctrl_hw::PPU_RMXGM_HW_R\">PPU_RMXGM_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::ppu_ctrl_hw::PPU_RMXGM_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ppu_ctrl_hw/struct.PPU_RMXGM_HW_W.html\" title=\"struct bl602_pac::rf::ppu_ctrl_hw::PPU_RMXGM_HW_W\">PPU_RMXGM_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::ppu_ctrl_hw::PPU_RMXGM_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ppu_ctrl_hw/struct.PPU_LNA_HW_R.html\" title=\"struct bl602_pac::rf::ppu_ctrl_hw::PPU_LNA_HW_R\">PPU_LNA_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::ppu_ctrl_hw::PPU_LNA_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ppu_ctrl_hw/struct.PPU_LNA_HW_W.html\" title=\"struct bl602_pac::rf::ppu_ctrl_hw::PPU_LNA_HW_W\">PPU_LNA_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::ppu_ctrl_hw::PPU_LNA_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ppu_ctrl_hw/struct.PPU_CTRL_HW_SPEC.html\" title=\"struct bl602_pac::rf::ppu_ctrl_hw::PPU_CTRL_HW_SPEC\">PPU_CTRL_HW_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::ppu_ctrl_hw::PPU_CTRL_HW_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pud_ctrl_hw/struct.R.html\" title=\"struct bl602_pac::rf::pud_ctrl_hw::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::pud_ctrl_hw::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pud_ctrl_hw/struct.W.html\" title=\"struct bl602_pac::rf::pud_ctrl_hw::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::pud_ctrl_hw::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pud_ctrl_hw/struct.PUD_VCO_HW_R.html\" title=\"struct bl602_pac::rf::pud_ctrl_hw::PUD_VCO_HW_R\">PUD_VCO_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::pud_ctrl_hw::PUD_VCO_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pud_ctrl_hw/struct.PUD_VCO_HW_W.html\" title=\"struct bl602_pac::rf::pud_ctrl_hw::PUD_VCO_HW_W\">PUD_VCO_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pud_ctrl_hw::PUD_VCO_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pud_ctrl_hw/struct.PUD_CTRL_HW_SPEC.html\" title=\"struct bl602_pac::rf::pud_ctrl_hw::PUD_CTRL_HW_SPEC\">PUD_CTRL_HW_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::pud_ctrl_hw::PUD_CTRL_HW_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/trx_gain1/struct.R.html\" title=\"struct bl602_pac::rf::trx_gain1::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::trx_gain1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/trx_gain1/struct.W.html\" title=\"struct bl602_pac::rf::trx_gain1::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::trx_gain1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/trx_gain1/struct.GC_TBB_BOOST_R.html\" title=\"struct bl602_pac::rf::trx_gain1::GC_TBB_BOOST_R\">GC_TBB_BOOST_R</a>","synthetic":true,"types":["bl602_pac::rf::trx_gain1::GC_TBB_BOOST_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/trx_gain1/struct.GC_TBB_BOOST_W.html\" title=\"struct bl602_pac::rf::trx_gain1::GC_TBB_BOOST_W\">GC_TBB_BOOST_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::trx_gain1::GC_TBB_BOOST_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/trx_gain1/struct.GC_TBB_R.html\" title=\"struct bl602_pac::rf::trx_gain1::GC_TBB_R\">GC_TBB_R</a>","synthetic":true,"types":["bl602_pac::rf::trx_gain1::GC_TBB_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/trx_gain1/struct.GC_TBB_W.html\" title=\"struct bl602_pac::rf::trx_gain1::GC_TBB_W\">GC_TBB_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::trx_gain1::GC_TBB_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/trx_gain1/struct.GC_TMX_R.html\" title=\"struct bl602_pac::rf::trx_gain1::GC_TMX_R\">GC_TMX_R</a>","synthetic":true,"types":["bl602_pac::rf::trx_gain1::GC_TMX_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/trx_gain1/struct.GC_TMX_W.html\" title=\"struct bl602_pac::rf::trx_gain1::GC_TMX_W\">GC_TMX_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::trx_gain1::GC_TMX_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/trx_gain1/struct.GC_RBB2_R.html\" title=\"struct bl602_pac::rf::trx_gain1::GC_RBB2_R\">GC_RBB2_R</a>","synthetic":true,"types":["bl602_pac::rf::trx_gain1::GC_RBB2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/trx_gain1/struct.GC_RBB2_W.html\" title=\"struct bl602_pac::rf::trx_gain1::GC_RBB2_W\">GC_RBB2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::trx_gain1::GC_RBB2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/trx_gain1/struct.GC_RBB1_R.html\" title=\"struct bl602_pac::rf::trx_gain1::GC_RBB1_R\">GC_RBB1_R</a>","synthetic":true,"types":["bl602_pac::rf::trx_gain1::GC_RBB1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/trx_gain1/struct.GC_RBB1_W.html\" title=\"struct bl602_pac::rf::trx_gain1::GC_RBB1_W\">GC_RBB1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::trx_gain1::GC_RBB1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/trx_gain1/struct.GC_RMXGM_R.html\" title=\"struct bl602_pac::rf::trx_gain1::GC_RMXGM_R\">GC_RMXGM_R</a>","synthetic":true,"types":["bl602_pac::rf::trx_gain1::GC_RMXGM_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/trx_gain1/struct.GC_RMXGM_W.html\" title=\"struct bl602_pac::rf::trx_gain1::GC_RMXGM_W\">GC_RMXGM_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::trx_gain1::GC_RMXGM_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/trx_gain1/struct.GC_LNA_R.html\" title=\"struct bl602_pac::rf::trx_gain1::GC_LNA_R\">GC_LNA_R</a>","synthetic":true,"types":["bl602_pac::rf::trx_gain1::GC_LNA_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/trx_gain1/struct.GC_LNA_W.html\" title=\"struct bl602_pac::rf::trx_gain1::GC_LNA_W\">GC_LNA_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::trx_gain1::GC_LNA_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/trx_gain1/struct.TRX_GAIN1_SPEC.html\" title=\"struct bl602_pac::rf::trx_gain1::TRX_GAIN1_SPEC\">TRX_GAIN1_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::trx_gain1::TRX_GAIN1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/trx_gain_hw/struct.R.html\" title=\"struct bl602_pac::rf::trx_gain_hw::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::trx_gain_hw::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/trx_gain_hw/struct.W.html\" title=\"struct bl602_pac::rf::trx_gain_hw::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::trx_gain_hw::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/trx_gain_hw/struct.GC_TBB_BOOST_HW_R.html\" title=\"struct bl602_pac::rf::trx_gain_hw::GC_TBB_BOOST_HW_R\">GC_TBB_BOOST_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::trx_gain_hw::GC_TBB_BOOST_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/trx_gain_hw/struct.GC_TBB_BOOST_HW_W.html\" title=\"struct bl602_pac::rf::trx_gain_hw::GC_TBB_BOOST_HW_W\">GC_TBB_BOOST_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::trx_gain_hw::GC_TBB_BOOST_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/trx_gain_hw/struct.GC_TBB_HW_R.html\" title=\"struct bl602_pac::rf::trx_gain_hw::GC_TBB_HW_R\">GC_TBB_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::trx_gain_hw::GC_TBB_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/trx_gain_hw/struct.GC_TBB_HW_W.html\" title=\"struct bl602_pac::rf::trx_gain_hw::GC_TBB_HW_W\">GC_TBB_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::trx_gain_hw::GC_TBB_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/trx_gain_hw/struct.GC_TMX_HW_R.html\" title=\"struct bl602_pac::rf::trx_gain_hw::GC_TMX_HW_R\">GC_TMX_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::trx_gain_hw::GC_TMX_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/trx_gain_hw/struct.GC_TMX_HW_W.html\" title=\"struct bl602_pac::rf::trx_gain_hw::GC_TMX_HW_W\">GC_TMX_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::trx_gain_hw::GC_TMX_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/trx_gain_hw/struct.GC_RBB2_HW_R.html\" title=\"struct bl602_pac::rf::trx_gain_hw::GC_RBB2_HW_R\">GC_RBB2_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::trx_gain_hw::GC_RBB2_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/trx_gain_hw/struct.GC_RBB2_HW_W.html\" title=\"struct bl602_pac::rf::trx_gain_hw::GC_RBB2_HW_W\">GC_RBB2_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::trx_gain_hw::GC_RBB2_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/trx_gain_hw/struct.GC_RBB1_HW_R.html\" title=\"struct bl602_pac::rf::trx_gain_hw::GC_RBB1_HW_R\">GC_RBB1_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::trx_gain_hw::GC_RBB1_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/trx_gain_hw/struct.GC_RBB1_HW_W.html\" title=\"struct bl602_pac::rf::trx_gain_hw::GC_RBB1_HW_W\">GC_RBB1_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::trx_gain_hw::GC_RBB1_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/trx_gain_hw/struct.GC_RMXGM_HW_R.html\" title=\"struct bl602_pac::rf::trx_gain_hw::GC_RMXGM_HW_R\">GC_RMXGM_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::trx_gain_hw::GC_RMXGM_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/trx_gain_hw/struct.GC_RMXGM_HW_W.html\" title=\"struct bl602_pac::rf::trx_gain_hw::GC_RMXGM_HW_W\">GC_RMXGM_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::trx_gain_hw::GC_RMXGM_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/trx_gain_hw/struct.GC_LNA_HW_R.html\" title=\"struct bl602_pac::rf::trx_gain_hw::GC_LNA_HW_R\">GC_LNA_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::trx_gain_hw::GC_LNA_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/trx_gain_hw/struct.GC_LNA_HW_W.html\" title=\"struct bl602_pac::rf::trx_gain_hw::GC_LNA_HW_W\">GC_LNA_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::trx_gain_hw::GC_LNA_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/trx_gain_hw/struct.TRX_GAIN_HW_SPEC.html\" title=\"struct bl602_pac::rf::trx_gain_hw::TRX_GAIN_HW_SPEC\">TRX_GAIN_HW_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::trx_gain_hw::TRX_GAIN_HW_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_dc/struct.R.html\" title=\"struct bl602_pac::rf::ten_dc::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::ten_dc::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_dc/struct.W.html\" title=\"struct bl602_pac::rf::ten_dc::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::ten_dc::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_dc/struct.TEN_LODIST_R.html\" title=\"struct bl602_pac::rf::ten_dc::TEN_LODIST_R\">TEN_LODIST_R</a>","synthetic":true,"types":["bl602_pac::rf::ten_dc::TEN_LODIST_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_dc/struct.TEN_LODIST_W.html\" title=\"struct bl602_pac::rf::ten_dc::TEN_LODIST_W\">TEN_LODIST_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::ten_dc::TEN_LODIST_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_dc/struct.TEN_LF_R.html\" title=\"struct bl602_pac::rf::ten_dc::TEN_LF_R\">TEN_LF_R</a>","synthetic":true,"types":["bl602_pac::rf::ten_dc::TEN_LF_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_dc/struct.TEN_LF_W.html\" title=\"struct bl602_pac::rf::ten_dc::TEN_LF_W\">TEN_LF_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::ten_dc::TEN_LF_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_dc/struct.TEN_PFDCP_R.html\" title=\"struct bl602_pac::rf::ten_dc::TEN_PFDCP_R\">TEN_PFDCP_R</a>","synthetic":true,"types":["bl602_pac::rf::ten_dc::TEN_PFDCP_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_dc/struct.TEN_PFDCP_W.html\" title=\"struct bl602_pac::rf::ten_dc::TEN_PFDCP_W\">TEN_PFDCP_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::ten_dc::TEN_PFDCP_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_dc/struct.TEN_VCO_R.html\" title=\"struct bl602_pac::rf::ten_dc::TEN_VCO_R\">TEN_VCO_R</a>","synthetic":true,"types":["bl602_pac::rf::ten_dc::TEN_VCO_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_dc/struct.TEN_VCO_W.html\" title=\"struct bl602_pac::rf::ten_dc::TEN_VCO_W\">TEN_VCO_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::ten_dc::TEN_VCO_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_dc/struct.TEN_DAC_Q_R.html\" title=\"struct bl602_pac::rf::ten_dc::TEN_DAC_Q_R\">TEN_DAC_Q_R</a>","synthetic":true,"types":["bl602_pac::rf::ten_dc::TEN_DAC_Q_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_dc/struct.TEN_DAC_Q_W.html\" title=\"struct bl602_pac::rf::ten_dc::TEN_DAC_Q_W\">TEN_DAC_Q_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::ten_dc::TEN_DAC_Q_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_dc/struct.TEN_DAC_I_R.html\" title=\"struct bl602_pac::rf::ten_dc::TEN_DAC_I_R\">TEN_DAC_I_R</a>","synthetic":true,"types":["bl602_pac::rf::ten_dc::TEN_DAC_I_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_dc/struct.TEN_DAC_I_W.html\" title=\"struct bl602_pac::rf::ten_dc::TEN_DAC_I_W\">TEN_DAC_I_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::ten_dc::TEN_DAC_I_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_dc/struct.TEN_ADC_R.html\" title=\"struct bl602_pac::rf::ten_dc::TEN_ADC_R\">TEN_ADC_R</a>","synthetic":true,"types":["bl602_pac::rf::ten_dc::TEN_ADC_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_dc/struct.TEN_ADC_W.html\" title=\"struct bl602_pac::rf::ten_dc::TEN_ADC_W\">TEN_ADC_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::ten_dc::TEN_ADC_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_dc/struct.TEN_TBB_R.html\" title=\"struct bl602_pac::rf::ten_dc::TEN_TBB_R\">TEN_TBB_R</a>","synthetic":true,"types":["bl602_pac::rf::ten_dc::TEN_TBB_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_dc/struct.TEN_TBB_W.html\" title=\"struct bl602_pac::rf::ten_dc::TEN_TBB_W\">TEN_TBB_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::ten_dc::TEN_TBB_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_dc/struct.TEN_ATEST_R.html\" title=\"struct bl602_pac::rf::ten_dc::TEN_ATEST_R\">TEN_ATEST_R</a>","synthetic":true,"types":["bl602_pac::rf::ten_dc::TEN_ATEST_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_dc/struct.TEN_ATEST_W.html\" title=\"struct bl602_pac::rf::ten_dc::TEN_ATEST_W\">TEN_ATEST_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::ten_dc::TEN_ATEST_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_dc/struct.TEN_BQ_R.html\" title=\"struct bl602_pac::rf::ten_dc::TEN_BQ_R\">TEN_BQ_R</a>","synthetic":true,"types":["bl602_pac::rf::ten_dc::TEN_BQ_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_dc/struct.TEN_BQ_W.html\" title=\"struct bl602_pac::rf::ten_dc::TEN_BQ_W\">TEN_BQ_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::ten_dc::TEN_BQ_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_dc/struct.TEN_TIA_R.html\" title=\"struct bl602_pac::rf::ten_dc::TEN_TIA_R\">TEN_TIA_R</a>","synthetic":true,"types":["bl602_pac::rf::ten_dc::TEN_TIA_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_dc/struct.TEN_TIA_W.html\" title=\"struct bl602_pac::rf::ten_dc::TEN_TIA_W\">TEN_TIA_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::ten_dc::TEN_TIA_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_dc/struct.TEN_TMX_R.html\" title=\"struct bl602_pac::rf::ten_dc::TEN_TMX_R\">TEN_TMX_R</a>","synthetic":true,"types":["bl602_pac::rf::ten_dc::TEN_TMX_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_dc/struct.TEN_TMX_W.html\" title=\"struct bl602_pac::rf::ten_dc::TEN_TMX_W\">TEN_TMX_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::ten_dc::TEN_TMX_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_dc/struct.TEN_PA_R.html\" title=\"struct bl602_pac::rf::ten_dc::TEN_PA_R\">TEN_PA_R</a>","synthetic":true,"types":["bl602_pac::rf::ten_dc::TEN_PA_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_dc/struct.TEN_PA_W.html\" title=\"struct bl602_pac::rf::ten_dc::TEN_PA_W\">TEN_PA_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::ten_dc::TEN_PA_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_dc/struct.TEN_RRF_1_R.html\" title=\"struct bl602_pac::rf::ten_dc::TEN_RRF_1_R\">TEN_RRF_1_R</a>","synthetic":true,"types":["bl602_pac::rf::ten_dc::TEN_RRF_1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_dc/struct.TEN_RRF_1_W.html\" title=\"struct bl602_pac::rf::ten_dc::TEN_RRF_1_W\">TEN_RRF_1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::ten_dc::TEN_RRF_1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_dc/struct.TEN_RRF_0_R.html\" title=\"struct bl602_pac::rf::ten_dc::TEN_RRF_0_R\">TEN_RRF_0_R</a>","synthetic":true,"types":["bl602_pac::rf::ten_dc::TEN_RRF_0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_dc/struct.TEN_RRF_0_W.html\" title=\"struct bl602_pac::rf::ten_dc::TEN_RRF_0_W\">TEN_RRF_0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::ten_dc::TEN_RRF_0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_dc/struct.TEN_CLKPLL_SFREG_R.html\" title=\"struct bl602_pac::rf::ten_dc::TEN_CLKPLL_SFREG_R\">TEN_CLKPLL_SFREG_R</a>","synthetic":true,"types":["bl602_pac::rf::ten_dc::TEN_CLKPLL_SFREG_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_dc/struct.TEN_CLKPLL_SFREG_W.html\" title=\"struct bl602_pac::rf::ten_dc::TEN_CLKPLL_SFREG_W\">TEN_CLKPLL_SFREG_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::ten_dc::TEN_CLKPLL_SFREG_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_dc/struct.TEN_CLKPLL_R.html\" title=\"struct bl602_pac::rf::ten_dc::TEN_CLKPLL_R\">TEN_CLKPLL_R</a>","synthetic":true,"types":["bl602_pac::rf::ten_dc::TEN_CLKPLL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_dc/struct.TEN_CLKPLL_W.html\" title=\"struct bl602_pac::rf::ten_dc::TEN_CLKPLL_W\">TEN_CLKPLL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::ten_dc::TEN_CLKPLL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_dc/struct.DC_TP_CLKPLL_EN_R.html\" title=\"struct bl602_pac::rf::ten_dc::DC_TP_CLKPLL_EN_R\">DC_TP_CLKPLL_EN_R</a>","synthetic":true,"types":["bl602_pac::rf::ten_dc::DC_TP_CLKPLL_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_dc/struct.DC_TP_CLKPLL_EN_W.html\" title=\"struct bl602_pac::rf::ten_dc::DC_TP_CLKPLL_EN_W\">DC_TP_CLKPLL_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::ten_dc::DC_TP_CLKPLL_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_dc/struct.DC_TP_EN_R.html\" title=\"struct bl602_pac::rf::ten_dc::DC_TP_EN_R\">DC_TP_EN_R</a>","synthetic":true,"types":["bl602_pac::rf::ten_dc::DC_TP_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_dc/struct.DC_TP_EN_W.html\" title=\"struct bl602_pac::rf::ten_dc::DC_TP_EN_W\">DC_TP_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::ten_dc::DC_TP_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_dc/struct.TMUX_R.html\" title=\"struct bl602_pac::rf::ten_dc::TMUX_R\">TMUX_R</a>","synthetic":true,"types":["bl602_pac::rf::ten_dc::TMUX_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_dc/struct.TMUX_W.html\" title=\"struct bl602_pac::rf::ten_dc::TMUX_W\">TMUX_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::ten_dc::TMUX_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_dc/struct.TEN_DC_SPEC.html\" title=\"struct bl602_pac::rf::ten_dc::TEN_DC_SPEC\">TEN_DC_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::ten_dc::TEN_DC_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_dig/struct.R.html\" title=\"struct bl602_pac::rf::ten_dig::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::ten_dig::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_dig/struct.W.html\" title=\"struct bl602_pac::rf::ten_dig::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::ten_dig::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_dig/struct.RF_DTEST_EN_R.html\" title=\"struct bl602_pac::rf::ten_dig::RF_DTEST_EN_R\">RF_DTEST_EN_R</a>","synthetic":true,"types":["bl602_pac::rf::ten_dig::RF_DTEST_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_dig/struct.RF_DTEST_EN_W.html\" title=\"struct bl602_pac::rf::ten_dig::RF_DTEST_EN_W\">RF_DTEST_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::ten_dig::RF_DTEST_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_dig/struct.DTEST_PULL_DOWN_R.html\" title=\"struct bl602_pac::rf::ten_dig::DTEST_PULL_DOWN_R\">DTEST_PULL_DOWN_R</a>","synthetic":true,"types":["bl602_pac::rf::ten_dig::DTEST_PULL_DOWN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_dig/struct.DTEST_PULL_DOWN_W.html\" title=\"struct bl602_pac::rf::ten_dig::DTEST_PULL_DOWN_W\">DTEST_PULL_DOWN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::ten_dig::DTEST_PULL_DOWN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_dig/struct.DTEN_LO_FREF_R.html\" title=\"struct bl602_pac::rf::ten_dig::DTEN_LO_FREF_R\">DTEN_LO_FREF_R</a>","synthetic":true,"types":["bl602_pac::rf::ten_dig::DTEN_LO_FREF_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_dig/struct.DTEN_LO_FREF_W.html\" title=\"struct bl602_pac::rf::ten_dig::DTEN_LO_FREF_W\">DTEN_LO_FREF_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::ten_dig::DTEN_LO_FREF_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_dig/struct.DTEN_LO_FSDM_R.html\" title=\"struct bl602_pac::rf::ten_dig::DTEN_LO_FSDM_R\">DTEN_LO_FSDM_R</a>","synthetic":true,"types":["bl602_pac::rf::ten_dig::DTEN_LO_FSDM_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_dig/struct.DTEN_LO_FSDM_W.html\" title=\"struct bl602_pac::rf::ten_dig::DTEN_LO_FSDM_W\">DTEN_LO_FSDM_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::ten_dig::DTEN_LO_FSDM_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_dig/struct.DTEN_CLKPLL_FIN_R.html\" title=\"struct bl602_pac::rf::ten_dig::DTEN_CLKPLL_FIN_R\">DTEN_CLKPLL_FIN_R</a>","synthetic":true,"types":["bl602_pac::rf::ten_dig::DTEN_CLKPLL_FIN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_dig/struct.DTEN_CLKPLL_FIN_W.html\" title=\"struct bl602_pac::rf::ten_dig::DTEN_CLKPLL_FIN_W\">DTEN_CLKPLL_FIN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::ten_dig::DTEN_CLKPLL_FIN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_dig/struct.DTEN_CLKPLL_FREF_R.html\" title=\"struct bl602_pac::rf::ten_dig::DTEN_CLKPLL_FREF_R\">DTEN_CLKPLL_FREF_R</a>","synthetic":true,"types":["bl602_pac::rf::ten_dig::DTEN_CLKPLL_FREF_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_dig/struct.DTEN_CLKPLL_FREF_W.html\" title=\"struct bl602_pac::rf::ten_dig::DTEN_CLKPLL_FREF_W\">DTEN_CLKPLL_FREF_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::ten_dig::DTEN_CLKPLL_FREF_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_dig/struct.DTEN_CLKPLL_FSDM_R.html\" title=\"struct bl602_pac::rf::ten_dig::DTEN_CLKPLL_FSDM_R\">DTEN_CLKPLL_FSDM_R</a>","synthetic":true,"types":["bl602_pac::rf::ten_dig::DTEN_CLKPLL_FSDM_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_dig/struct.DTEN_CLKPLL_FSDM_W.html\" title=\"struct bl602_pac::rf::ten_dig::DTEN_CLKPLL_FSDM_W\">DTEN_CLKPLL_FSDM_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::ten_dig::DTEN_CLKPLL_FSDM_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_dig/struct.DTEN_CLKPLL_CLK32M_R.html\" title=\"struct bl602_pac::rf::ten_dig::DTEN_CLKPLL_CLK32M_R\">DTEN_CLKPLL_CLK32M_R</a>","synthetic":true,"types":["bl602_pac::rf::ten_dig::DTEN_CLKPLL_CLK32M_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_dig/struct.DTEN_CLKPLL_CLK32M_W.html\" title=\"struct bl602_pac::rf::ten_dig::DTEN_CLKPLL_CLK32M_W\">DTEN_CLKPLL_CLK32M_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::ten_dig::DTEN_CLKPLL_CLK32M_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_dig/struct.DTEN_CLKPLL_CLK96M_R.html\" title=\"struct bl602_pac::rf::ten_dig::DTEN_CLKPLL_CLK96M_R\">DTEN_CLKPLL_CLK96M_R</a>","synthetic":true,"types":["bl602_pac::rf::ten_dig::DTEN_CLKPLL_CLK96M_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_dig/struct.DTEN_CLKPLL_CLK96M_W.html\" title=\"struct bl602_pac::rf::ten_dig::DTEN_CLKPLL_CLK96M_W\">DTEN_CLKPLL_CLK96M_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::ten_dig::DTEN_CLKPLL_CLK96M_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_dig/struct.DTEN_CLKPLL_POSTDIV_CLK_R.html\" title=\"struct bl602_pac::rf::ten_dig::DTEN_CLKPLL_POSTDIV_CLK_R\">DTEN_CLKPLL_POSTDIV_CLK_R</a>","synthetic":true,"types":["bl602_pac::rf::ten_dig::DTEN_CLKPLL_POSTDIV_CLK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_dig/struct.DTEN_CLKPLL_POSTDIV_CLK_W.html\" title=\"struct bl602_pac::rf::ten_dig::DTEN_CLKPLL_POSTDIV_CLK_W\">DTEN_CLKPLL_POSTDIV_CLK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::ten_dig::DTEN_CLKPLL_POSTDIV_CLK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_dig/struct.TEN_DIG_SPEC.html\" title=\"struct bl602_pac::rf::ten_dig::TEN_DIG_SPEC\">TEN_DIG_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::ten_dig::TEN_DIG_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_ac/struct.R.html\" title=\"struct bl602_pac::rf::ten_ac::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::ten_ac::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_ac/struct.W.html\" title=\"struct bl602_pac::rf::ten_ac::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::ten_ac::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_ac/struct.ATEST_IN_EN_I_R.html\" title=\"struct bl602_pac::rf::ten_ac::ATEST_IN_EN_I_R\">ATEST_IN_EN_I_R</a>","synthetic":true,"types":["bl602_pac::rf::ten_ac::ATEST_IN_EN_I_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_ac/struct.ATEST_IN_EN_I_W.html\" title=\"struct bl602_pac::rf::ten_ac::ATEST_IN_EN_I_W\">ATEST_IN_EN_I_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::ten_ac::ATEST_IN_EN_I_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_ac/struct.ATEST_IN_EN_Q_R.html\" title=\"struct bl602_pac::rf::ten_ac::ATEST_IN_EN_Q_R\">ATEST_IN_EN_Q_R</a>","synthetic":true,"types":["bl602_pac::rf::ten_ac::ATEST_IN_EN_Q_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_ac/struct.ATEST_IN_EN_Q_W.html\" title=\"struct bl602_pac::rf::ten_ac::ATEST_IN_EN_Q_W\">ATEST_IN_EN_Q_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::ten_ac::ATEST_IN_EN_Q_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_ac/struct.ATEST_OUT_EN_I_R.html\" title=\"struct bl602_pac::rf::ten_ac::ATEST_OUT_EN_I_R\">ATEST_OUT_EN_I_R</a>","synthetic":true,"types":["bl602_pac::rf::ten_ac::ATEST_OUT_EN_I_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_ac/struct.ATEST_OUT_EN_I_W.html\" title=\"struct bl602_pac::rf::ten_ac::ATEST_OUT_EN_I_W\">ATEST_OUT_EN_I_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::ten_ac::ATEST_OUT_EN_I_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_ac/struct.ATEST_OUT_EN_Q_R.html\" title=\"struct bl602_pac::rf::ten_ac::ATEST_OUT_EN_Q_R\">ATEST_OUT_EN_Q_R</a>","synthetic":true,"types":["bl602_pac::rf::ten_ac::ATEST_OUT_EN_Q_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_ac/struct.ATEST_OUT_EN_Q_W.html\" title=\"struct bl602_pac::rf::ten_ac::ATEST_OUT_EN_Q_W\">ATEST_OUT_EN_Q_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::ten_ac::ATEST_OUT_EN_Q_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_ac/struct.ATEST_GAIN_R5_R.html\" title=\"struct bl602_pac::rf::ten_ac::ATEST_GAIN_R5_R\">ATEST_GAIN_R5_R</a>","synthetic":true,"types":["bl602_pac::rf::ten_ac::ATEST_GAIN_R5_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_ac/struct.ATEST_GAIN_R5_W.html\" title=\"struct bl602_pac::rf::ten_ac::ATEST_GAIN_R5_W\">ATEST_GAIN_R5_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::ten_ac::ATEST_GAIN_R5_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_ac/struct.ATEST_GAIN_R6_R.html\" title=\"struct bl602_pac::rf::ten_ac::ATEST_GAIN_R6_R\">ATEST_GAIN_R6_R</a>","synthetic":true,"types":["bl602_pac::rf::ten_ac::ATEST_GAIN_R6_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_ac/struct.ATEST_GAIN_R6_W.html\" title=\"struct bl602_pac::rf::ten_ac::ATEST_GAIN_R6_W\">ATEST_GAIN_R6_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::ten_ac::ATEST_GAIN_R6_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_ac/struct.ATEST_GAIN_R7_R.html\" title=\"struct bl602_pac::rf::ten_ac::ATEST_GAIN_R7_R\">ATEST_GAIN_R7_R</a>","synthetic":true,"types":["bl602_pac::rf::ten_ac::ATEST_GAIN_R7_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_ac/struct.ATEST_GAIN_R7_W.html\" title=\"struct bl602_pac::rf::ten_ac::ATEST_GAIN_R7_W\">ATEST_GAIN_R7_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::ten_ac::ATEST_GAIN_R7_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_ac/struct.ATEST_GAIN_R8_R.html\" title=\"struct bl602_pac::rf::ten_ac::ATEST_GAIN_R8_R\">ATEST_GAIN_R8_R</a>","synthetic":true,"types":["bl602_pac::rf::ten_ac::ATEST_GAIN_R8_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_ac/struct.ATEST_GAIN_R8_W.html\" title=\"struct bl602_pac::rf::ten_ac::ATEST_GAIN_R8_W\">ATEST_GAIN_R8_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::ten_ac::ATEST_GAIN_R8_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_ac/struct.ATEST_GAIN_R9_R.html\" title=\"struct bl602_pac::rf::ten_ac::ATEST_GAIN_R9_R\">ATEST_GAIN_R9_R</a>","synthetic":true,"types":["bl602_pac::rf::ten_ac::ATEST_GAIN_R9_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_ac/struct.ATEST_GAIN_R9_W.html\" title=\"struct bl602_pac::rf::ten_ac::ATEST_GAIN_R9_W\">ATEST_GAIN_R9_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::ten_ac::ATEST_GAIN_R9_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_ac/struct.ATEST_IN_EN_R.html\" title=\"struct bl602_pac::rf::ten_ac::ATEST_IN_EN_R\">ATEST_IN_EN_R</a>","synthetic":true,"types":["bl602_pac::rf::ten_ac::ATEST_IN_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_ac/struct.ATEST_IN_EN_W.html\" title=\"struct bl602_pac::rf::ten_ac::ATEST_IN_EN_W\">ATEST_IN_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::ten_ac::ATEST_IN_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_ac/struct.ATEST_IN_TRX_SW_R.html\" title=\"struct bl602_pac::rf::ten_ac::ATEST_IN_TRX_SW_R\">ATEST_IN_TRX_SW_R</a>","synthetic":true,"types":["bl602_pac::rf::ten_ac::ATEST_IN_TRX_SW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_ac/struct.ATEST_IN_TRX_SW_W.html\" title=\"struct bl602_pac::rf::ten_ac::ATEST_IN_TRX_SW_W\">ATEST_IN_TRX_SW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::ten_ac::ATEST_IN_TRX_SW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_ac/struct.ATEST_DAC_EN_R.html\" title=\"struct bl602_pac::rf::ten_ac::ATEST_DAC_EN_R\">ATEST_DAC_EN_R</a>","synthetic":true,"types":["bl602_pac::rf::ten_ac::ATEST_DAC_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_ac/struct.ATEST_DAC_EN_W.html\" title=\"struct bl602_pac::rf::ten_ac::ATEST_DAC_EN_W\">ATEST_DAC_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::ten_ac::ATEST_DAC_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_ac/struct.ATEST_OP_CC_R.html\" title=\"struct bl602_pac::rf::ten_ac::ATEST_OP_CC_R\">ATEST_OP_CC_R</a>","synthetic":true,"types":["bl602_pac::rf::ten_ac::ATEST_OP_CC_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_ac/struct.ATEST_OP_CC_W.html\" title=\"struct bl602_pac::rf::ten_ac::ATEST_OP_CC_W\">ATEST_OP_CC_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::ten_ac::ATEST_OP_CC_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/ten_ac/struct.TEN_AC_SPEC.html\" title=\"struct bl602_pac::rf::ten_ac::TEN_AC_SPEC\">TEN_AC_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::ten_ac::TEN_AC_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pmip_mv2aon/struct.R.html\" title=\"struct bl602_pac::rf::pmip_mv2aon::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::pmip_mv2aon::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pmip_mv2aon/struct.PMIP_MV2AON_SPEC.html\" title=\"struct bl602_pac::rf::pmip_mv2aon::PMIP_MV2AON_SPEC\">PMIP_MV2AON_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::pmip_mv2aon::PMIP_MV2AON_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/cip/struct.R.html\" title=\"struct bl602_pac::rf::cip::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::cip::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/cip/struct.W.html\" title=\"struct bl602_pac::rf::cip::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::cip::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/cip/struct.VG13_SEL_R.html\" title=\"struct bl602_pac::rf::cip::VG13_SEL_R\">VG13_SEL_R</a>","synthetic":true,"types":["bl602_pac::rf::cip::VG13_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/cip/struct.VG13_SEL_W.html\" title=\"struct bl602_pac::rf::cip::VG13_SEL_W\">VG13_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::cip::VG13_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/cip/struct.VG11_SEL_R.html\" title=\"struct bl602_pac::rf::cip::VG11_SEL_R\">VG11_SEL_R</a>","synthetic":true,"types":["bl602_pac::rf::cip::VG11_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/cip/struct.VG11_SEL_W.html\" title=\"struct bl602_pac::rf::cip::VG11_SEL_W\">VG11_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::cip::VG11_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/cip/struct.CIP_SPEC.html\" title=\"struct bl602_pac::rf::cip::CIP_SPEC\">CIP_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::cip::CIP_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pa1/struct.R.html\" title=\"struct bl602_pac::rf::pa1::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::pa1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pa1/struct.W.html\" title=\"struct bl602_pac::rf::pa1::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::pa1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pa1/struct.PA_ATT_GC_R.html\" title=\"struct bl602_pac::rf::pa1::PA_ATT_GC_R\">PA_ATT_GC_R</a>","synthetic":true,"types":["bl602_pac::rf::pa1::PA_ATT_GC_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pa1/struct.PA_ATT_GC_W.html\" title=\"struct bl602_pac::rf::pa1::PA_ATT_GC_W\">PA_ATT_GC_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pa1::PA_ATT_GC_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pa1/struct.PA_PWRMX_BM_R.html\" title=\"struct bl602_pac::rf::pa1::PA_PWRMX_BM_R\">PA_PWRMX_BM_R</a>","synthetic":true,"types":["bl602_pac::rf::pa1::PA_PWRMX_BM_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pa1/struct.PA_PWRMX_BM_W.html\" title=\"struct bl602_pac::rf::pa1::PA_PWRMX_BM_W\">PA_PWRMX_BM_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pa1::PA_PWRMX_BM_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pa1/struct.PA_PWRMX_DAC_PN_SWITCH_R.html\" title=\"struct bl602_pac::rf::pa1::PA_PWRMX_DAC_PN_SWITCH_R\">PA_PWRMX_DAC_PN_SWITCH_R</a>","synthetic":true,"types":["bl602_pac::rf::pa1::PA_PWRMX_DAC_PN_SWITCH_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pa1/struct.PA_PWRMX_DAC_PN_SWITCH_W.html\" title=\"struct bl602_pac::rf::pa1::PA_PWRMX_DAC_PN_SWITCH_W\">PA_PWRMX_DAC_PN_SWITCH_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pa1::PA_PWRMX_DAC_PN_SWITCH_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pa1/struct.PA_PWRMX_OSDAC_R.html\" title=\"struct bl602_pac::rf::pa1::PA_PWRMX_OSDAC_R\">PA_PWRMX_OSDAC_R</a>","synthetic":true,"types":["bl602_pac::rf::pa1::PA_PWRMX_OSDAC_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pa1/struct.PA_PWRMX_OSDAC_W.html\" title=\"struct bl602_pac::rf::pa1::PA_PWRMX_OSDAC_W\">PA_PWRMX_OSDAC_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pa1::PA_PWRMX_OSDAC_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pa1/struct.PA_LZ_BIAS_EN_R.html\" title=\"struct bl602_pac::rf::pa1::PA_LZ_BIAS_EN_R\">PA_LZ_BIAS_EN_R</a>","synthetic":true,"types":["bl602_pac::rf::pa1::PA_LZ_BIAS_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pa1/struct.PA_LZ_BIAS_EN_W.html\" title=\"struct bl602_pac::rf::pa1::PA_LZ_BIAS_EN_W\">PA_LZ_BIAS_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pa1::PA_LZ_BIAS_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pa1/struct.PA_IB_FIX_R.html\" title=\"struct bl602_pac::rf::pa1::PA_IB_FIX_R\">PA_IB_FIX_R</a>","synthetic":true,"types":["bl602_pac::rf::pa1::PA_IB_FIX_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pa1/struct.PA_IB_FIX_W.html\" title=\"struct bl602_pac::rf::pa1::PA_IB_FIX_W\">PA_IB_FIX_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pa1::PA_IB_FIX_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pa1/struct.PA_HALF_ON_R.html\" title=\"struct bl602_pac::rf::pa1::PA_HALF_ON_R\">PA_HALF_ON_R</a>","synthetic":true,"types":["bl602_pac::rf::pa1::PA_HALF_ON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pa1/struct.PA_HALF_ON_W.html\" title=\"struct bl602_pac::rf::pa1::PA_HALF_ON_W\">PA_HALF_ON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pa1::PA_HALF_ON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pa1/struct.PA_VBCAS_R.html\" title=\"struct bl602_pac::rf::pa1::PA_VBCAS_R\">PA_VBCAS_R</a>","synthetic":true,"types":["bl602_pac::rf::pa1::PA_VBCAS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pa1/struct.PA_VBCAS_W.html\" title=\"struct bl602_pac::rf::pa1::PA_VBCAS_W\">PA_VBCAS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pa1::PA_VBCAS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pa1/struct.PA_VBCORE_R.html\" title=\"struct bl602_pac::rf::pa1::PA_VBCORE_R\">PA_VBCORE_R</a>","synthetic":true,"types":["bl602_pac::rf::pa1::PA_VBCORE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pa1/struct.PA_VBCORE_W.html\" title=\"struct bl602_pac::rf::pa1::PA_VBCORE_W\">PA_VBCORE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pa1::PA_VBCORE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pa1/struct.PA_IET_R.html\" title=\"struct bl602_pac::rf::pa1::PA_IET_R\">PA_IET_R</a>","synthetic":true,"types":["bl602_pac::rf::pa1::PA_IET_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pa1/struct.PA_IET_W.html\" title=\"struct bl602_pac::rf::pa1::PA_IET_W\">PA_IET_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pa1::PA_IET_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pa1/struct.PA_ETB_EN_R.html\" title=\"struct bl602_pac::rf::pa1::PA_ETB_EN_R\">PA_ETB_EN_R</a>","synthetic":true,"types":["bl602_pac::rf::pa1::PA_ETB_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pa1/struct.PA_ETB_EN_W.html\" title=\"struct bl602_pac::rf::pa1::PA_ETB_EN_W\">PA_ETB_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pa1::PA_ETB_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pa1/struct.PA_IAQ_R.html\" title=\"struct bl602_pac::rf::pa1::PA_IAQ_R\">PA_IAQ_R</a>","synthetic":true,"types":["bl602_pac::rf::pa1::PA_IAQ_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pa1/struct.PA_IAQ_W.html\" title=\"struct bl602_pac::rf::pa1::PA_IAQ_W\">PA_IAQ_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pa1::PA_IAQ_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pa1/struct.PA1_SPEC.html\" title=\"struct bl602_pac::rf::pa1::PA1_SPEC\">PA1_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::pa1::PA1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pa2/struct.R.html\" title=\"struct bl602_pac::rf::pa2::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::pa2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pa2/struct.W.html\" title=\"struct bl602_pac::rf::pa2::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::pa2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pa2/struct.PA_IB_FIX_HW_R.html\" title=\"struct bl602_pac::rf::pa2::PA_IB_FIX_HW_R\">PA_IB_FIX_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::pa2::PA_IB_FIX_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pa2/struct.PA_IB_FIX_HW_W.html\" title=\"struct bl602_pac::rf::pa2::PA_IB_FIX_HW_W\">PA_IB_FIX_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pa2::PA_IB_FIX_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pa2/struct.PA_HALF_ON_HW_R.html\" title=\"struct bl602_pac::rf::pa2::PA_HALF_ON_HW_R\">PA_HALF_ON_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::pa2::PA_HALF_ON_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pa2/struct.PA_HALF_ON_HW_W.html\" title=\"struct bl602_pac::rf::pa2::PA_HALF_ON_HW_W\">PA_HALF_ON_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pa2::PA_HALF_ON_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pa2/struct.PA_VBCAS_HW_R.html\" title=\"struct bl602_pac::rf::pa2::PA_VBCAS_HW_R\">PA_VBCAS_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::pa2::PA_VBCAS_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pa2/struct.PA_VBCAS_HW_W.html\" title=\"struct bl602_pac::rf::pa2::PA_VBCAS_HW_W\">PA_VBCAS_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pa2::PA_VBCAS_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pa2/struct.PA_VBCORE_HW_R.html\" title=\"struct bl602_pac::rf::pa2::PA_VBCORE_HW_R\">PA_VBCORE_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::pa2::PA_VBCORE_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pa2/struct.PA_VBCORE_HW_W.html\" title=\"struct bl602_pac::rf::pa2::PA_VBCORE_HW_W\">PA_VBCORE_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pa2::PA_VBCORE_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pa2/struct.PA_IET_HW_R.html\" title=\"struct bl602_pac::rf::pa2::PA_IET_HW_R\">PA_IET_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::pa2::PA_IET_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pa2/struct.PA_IET_HW_W.html\" title=\"struct bl602_pac::rf::pa2::PA_IET_HW_W\">PA_IET_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pa2::PA_IET_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pa2/struct.PA_ETB_EN_HW_R.html\" title=\"struct bl602_pac::rf::pa2::PA_ETB_EN_HW_R\">PA_ETB_EN_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::pa2::PA_ETB_EN_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pa2/struct.PA_ETB_EN_HW_W.html\" title=\"struct bl602_pac::rf::pa2::PA_ETB_EN_HW_W\">PA_ETB_EN_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pa2::PA_ETB_EN_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pa2/struct.PA2_SPEC.html\" title=\"struct bl602_pac::rf::pa2::PA2_SPEC\">PA2_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::pa2::PA2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tmx/struct.R.html\" title=\"struct bl602_pac::rf::tmx::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::tmx::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tmx/struct.W.html\" title=\"struct bl602_pac::rf::tmx::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::tmx::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tmx/struct.TX_TSENSE_EN_R.html\" title=\"struct bl602_pac::rf::tmx::TX_TSENSE_EN_R\">TX_TSENSE_EN_R</a>","synthetic":true,"types":["bl602_pac::rf::tmx::TX_TSENSE_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tmx/struct.TX_TSENSE_EN_W.html\" title=\"struct bl602_pac::rf::tmx::TX_TSENSE_EN_W\">TX_TSENSE_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tmx::TX_TSENSE_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tmx/struct.TMX_BM_CAS_BULK_R.html\" title=\"struct bl602_pac::rf::tmx::TMX_BM_CAS_BULK_R\">TMX_BM_CAS_BULK_R</a>","synthetic":true,"types":["bl602_pac::rf::tmx::TMX_BM_CAS_BULK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tmx/struct.TMX_BM_CAS_BULK_W.html\" title=\"struct bl602_pac::rf::tmx::TMX_BM_CAS_BULK_W\">TMX_BM_CAS_BULK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tmx::TMX_BM_CAS_BULK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tmx/struct.TMX_BM_CAS_R.html\" title=\"struct bl602_pac::rf::tmx::TMX_BM_CAS_R\">TMX_BM_CAS_R</a>","synthetic":true,"types":["bl602_pac::rf::tmx::TMX_BM_CAS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tmx/struct.TMX_BM_CAS_W.html\" title=\"struct bl602_pac::rf::tmx::TMX_BM_CAS_W\">TMX_BM_CAS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tmx::TMX_BM_CAS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tmx/struct.TMX_BM_SW_R.html\" title=\"struct bl602_pac::rf::tmx::TMX_BM_SW_R\">TMX_BM_SW_R</a>","synthetic":true,"types":["bl602_pac::rf::tmx::TMX_BM_SW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tmx/struct.TMX_BM_SW_W.html\" title=\"struct bl602_pac::rf::tmx::TMX_BM_SW_W\">TMX_BM_SW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tmx::TMX_BM_SW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tmx/struct.TMX_CS_R.html\" title=\"struct bl602_pac::rf::tmx::TMX_CS_R\">TMX_CS_R</a>","synthetic":true,"types":["bl602_pac::rf::tmx::TMX_CS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tmx/struct.TMX_CS_W.html\" title=\"struct bl602_pac::rf::tmx::TMX_CS_W\">TMX_CS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tmx::TMX_CS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tmx/struct.TMX_SPEC.html\" title=\"struct bl602_pac::rf::tmx::TMX_SPEC\">TMX_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::tmx::TMX_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb/struct.R.html\" title=\"struct bl602_pac::rf::tbb::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::tbb::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb/struct.W.html\" title=\"struct bl602_pac::rf::tbb::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::tbb::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb/struct.TBB_TOSDAC_I_R.html\" title=\"struct bl602_pac::rf::tbb::TBB_TOSDAC_I_R\">TBB_TOSDAC_I_R</a>","synthetic":true,"types":["bl602_pac::rf::tbb::TBB_TOSDAC_I_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb/struct.TBB_TOSDAC_I_W.html\" title=\"struct bl602_pac::rf::tbb::TBB_TOSDAC_I_W\">TBB_TOSDAC_I_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tbb::TBB_TOSDAC_I_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb/struct.TBB_TOSDAC_Q_R.html\" title=\"struct bl602_pac::rf::tbb::TBB_TOSDAC_Q_R\">TBB_TOSDAC_Q_R</a>","synthetic":true,"types":["bl602_pac::rf::tbb::TBB_TOSDAC_Q_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb/struct.TBB_TOSDAC_Q_W.html\" title=\"struct bl602_pac::rf::tbb::TBB_TOSDAC_Q_W\">TBB_TOSDAC_Q_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tbb::TBB_TOSDAC_Q_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb/struct.TBB_ATEST_OUT_EN_R.html\" title=\"struct bl602_pac::rf::tbb::TBB_ATEST_OUT_EN_R\">TBB_ATEST_OUT_EN_R</a>","synthetic":true,"types":["bl602_pac::rf::tbb::TBB_ATEST_OUT_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb/struct.TBB_ATEST_OUT_EN_W.html\" title=\"struct bl602_pac::rf::tbb::TBB_ATEST_OUT_EN_W\">TBB_ATEST_OUT_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tbb::TBB_ATEST_OUT_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb/struct.TBB_IQ_BIAS_SHORT_R.html\" title=\"struct bl602_pac::rf::tbb::TBB_IQ_BIAS_SHORT_R\">TBB_IQ_BIAS_SHORT_R</a>","synthetic":true,"types":["bl602_pac::rf::tbb::TBB_IQ_BIAS_SHORT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb/struct.TBB_IQ_BIAS_SHORT_W.html\" title=\"struct bl602_pac::rf::tbb::TBB_IQ_BIAS_SHORT_W\">TBB_IQ_BIAS_SHORT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tbb::TBB_IQ_BIAS_SHORT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb/struct.TBB_CFLT_R.html\" title=\"struct bl602_pac::rf::tbb::TBB_CFLT_R\">TBB_CFLT_R</a>","synthetic":true,"types":["bl602_pac::rf::tbb::TBB_CFLT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb/struct.TBB_CFLT_W.html\" title=\"struct bl602_pac::rf::tbb::TBB_CFLT_W\">TBB_CFLT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tbb::TBB_CFLT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb/struct.TBB_VCM_R.html\" title=\"struct bl602_pac::rf::tbb::TBB_VCM_R\">TBB_VCM_R</a>","synthetic":true,"types":["bl602_pac::rf::tbb::TBB_VCM_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb/struct.TBB_VCM_W.html\" title=\"struct bl602_pac::rf::tbb::TBB_VCM_W\">TBB_VCM_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tbb::TBB_VCM_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb/struct.TBB_BM_CG_R.html\" title=\"struct bl602_pac::rf::tbb::TBB_BM_CG_R\">TBB_BM_CG_R</a>","synthetic":true,"types":["bl602_pac::rf::tbb::TBB_BM_CG_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb/struct.TBB_BM_CG_W.html\" title=\"struct bl602_pac::rf::tbb::TBB_BM_CG_W\">TBB_BM_CG_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tbb::TBB_BM_CG_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb/struct.TBB_BM_SF_R.html\" title=\"struct bl602_pac::rf::tbb::TBB_BM_SF_R\">TBB_BM_SF_R</a>","synthetic":true,"types":["bl602_pac::rf::tbb::TBB_BM_SF_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb/struct.TBB_BM_SF_W.html\" title=\"struct bl602_pac::rf::tbb::TBB_BM_SF_W\">TBB_BM_SF_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tbb::TBB_BM_SF_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb/struct.TBB_SPEC.html\" title=\"struct bl602_pac::rf::tbb::TBB_SPEC\">TBB_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::tbb::TBB_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lna/struct.R.html\" title=\"struct bl602_pac::rf::lna::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::lna::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lna/struct.W.html\" title=\"struct bl602_pac::rf::lna::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::lna::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lna/struct.LNA_LG_GSEL_R.html\" title=\"struct bl602_pac::rf::lna::LNA_LG_GSEL_R\">LNA_LG_GSEL_R</a>","synthetic":true,"types":["bl602_pac::rf::lna::LNA_LG_GSEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lna/struct.LNA_LG_GSEL_W.html\" title=\"struct bl602_pac::rf::lna::LNA_LG_GSEL_W\">LNA_LG_GSEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lna::LNA_LG_GSEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lna/struct.LNA_CAP_LG_R.html\" title=\"struct bl602_pac::rf::lna::LNA_CAP_LG_R\">LNA_CAP_LG_R</a>","synthetic":true,"types":["bl602_pac::rf::lna::LNA_CAP_LG_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lna/struct.LNA_CAP_LG_W.html\" title=\"struct bl602_pac::rf::lna::LNA_CAP_LG_W\">LNA_CAP_LG_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lna::LNA_CAP_LG_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lna/struct.LNA_RFB_MATCH_R.html\" title=\"struct bl602_pac::rf::lna::LNA_RFB_MATCH_R\">LNA_RFB_MATCH_R</a>","synthetic":true,"types":["bl602_pac::rf::lna::LNA_RFB_MATCH_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lna/struct.LNA_RFB_MATCH_W.html\" title=\"struct bl602_pac::rf::lna::LNA_RFB_MATCH_W\">LNA_RFB_MATCH_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lna::LNA_RFB_MATCH_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lna/struct.LNA_LOAD_CSW_HW_R.html\" title=\"struct bl602_pac::rf::lna::LNA_LOAD_CSW_HW_R\">LNA_LOAD_CSW_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::lna::LNA_LOAD_CSW_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lna/struct.LNA_LOAD_CSW_HW_W.html\" title=\"struct bl602_pac::rf::lna::LNA_LOAD_CSW_HW_W\">LNA_LOAD_CSW_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lna::LNA_LOAD_CSW_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lna/struct.LNA_LOAD_CSW_R.html\" title=\"struct bl602_pac::rf::lna::LNA_LOAD_CSW_R\">LNA_LOAD_CSW_R</a>","synthetic":true,"types":["bl602_pac::rf::lna::LNA_LOAD_CSW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lna/struct.LNA_LOAD_CSW_W.html\" title=\"struct bl602_pac::rf::lna::LNA_LOAD_CSW_W\">LNA_LOAD_CSW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lna::LNA_LOAD_CSW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lna/struct.LNA_BM_HW_R.html\" title=\"struct bl602_pac::rf::lna::LNA_BM_HW_R\">LNA_BM_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::lna::LNA_BM_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lna/struct.LNA_BM_HW_W.html\" title=\"struct bl602_pac::rf::lna::LNA_BM_HW_W\">LNA_BM_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lna::LNA_BM_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lna/struct.LNA_BM_R.html\" title=\"struct bl602_pac::rf::lna::LNA_BM_R\">LNA_BM_R</a>","synthetic":true,"types":["bl602_pac::rf::lna::LNA_BM_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lna/struct.LNA_BM_W.html\" title=\"struct bl602_pac::rf::lna::LNA_BM_W\">LNA_BM_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lna::LNA_BM_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lna/struct.LNA_SPEC.html\" title=\"struct bl602_pac::rf::lna::LNA_SPEC\">LNA_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::lna::LNA_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rmxgm/struct.R.html\" title=\"struct bl602_pac::rf::rmxgm::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::rmxgm::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rmxgm/struct.W.html\" title=\"struct bl602_pac::rf::rmxgm::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::rmxgm::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rmxgm/struct.RMXGM_10M_MODE_EN_R.html\" title=\"struct bl602_pac::rf::rmxgm::RMXGM_10M_MODE_EN_R\">RMXGM_10M_MODE_EN_R</a>","synthetic":true,"types":["bl602_pac::rf::rmxgm::RMXGM_10M_MODE_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rmxgm/struct.RMXGM_10M_MODE_EN_W.html\" title=\"struct bl602_pac::rf::rmxgm::RMXGM_10M_MODE_EN_W\">RMXGM_10M_MODE_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rmxgm::RMXGM_10M_MODE_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rmxgm/struct.RMXGM_BM_R.html\" title=\"struct bl602_pac::rf::rmxgm::RMXGM_BM_R\">RMXGM_BM_R</a>","synthetic":true,"types":["bl602_pac::rf::rmxgm::RMXGM_BM_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rmxgm/struct.RMXGM_BM_W.html\" title=\"struct bl602_pac::rf::rmxgm::RMXGM_BM_W\">RMXGM_BM_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rmxgm::RMXGM_BM_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rmxgm/struct.RMX_BM_R.html\" title=\"struct bl602_pac::rf::rmxgm::RMX_BM_R\">RMX_BM_R</a>","synthetic":true,"types":["bl602_pac::rf::rmxgm::RMX_BM_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rmxgm/struct.RMX_BM_W.html\" title=\"struct bl602_pac::rf::rmxgm::RMX_BM_W\">RMX_BM_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rmxgm::RMX_BM_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rmxgm/struct.RMXGM_SPEC.html\" title=\"struct bl602_pac::rf::rmxgm::RMXGM_SPEC\">RMXGM_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::rmxgm::RMXGM_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb1/struct.R.html\" title=\"struct bl602_pac::rf::rbb1::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::rbb1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb1/struct.W.html\" title=\"struct bl602_pac::rf::rbb1::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::rbb1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb1/struct.ROSDAC_RANGE_R.html\" title=\"struct bl602_pac::rf::rbb1::ROSDAC_RANGE_R\">ROSDAC_RANGE_R</a>","synthetic":true,"types":["bl602_pac::rf::rbb1::ROSDAC_RANGE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb1/struct.ROSDAC_RANGE_W.html\" title=\"struct bl602_pac::rf::rbb1::ROSDAC_RANGE_W\">ROSDAC_RANGE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rbb1::ROSDAC_RANGE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb1/struct.ROSDAC_I_HW_R.html\" title=\"struct bl602_pac::rf::rbb1::ROSDAC_I_HW_R\">ROSDAC_I_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::rbb1::ROSDAC_I_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb1/struct.ROSDAC_I_HW_W.html\" title=\"struct bl602_pac::rf::rbb1::ROSDAC_I_HW_W\">ROSDAC_I_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rbb1::ROSDAC_I_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb1/struct.ROSDAC_Q_HW_R.html\" title=\"struct bl602_pac::rf::rbb1::ROSDAC_Q_HW_R\">ROSDAC_Q_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::rbb1::ROSDAC_Q_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb1/struct.ROSDAC_Q_HW_W.html\" title=\"struct bl602_pac::rf::rbb1::ROSDAC_Q_HW_W\">ROSDAC_Q_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rbb1::ROSDAC_Q_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb1/struct.ROSDAC_I_R.html\" title=\"struct bl602_pac::rf::rbb1::ROSDAC_I_R\">ROSDAC_I_R</a>","synthetic":true,"types":["bl602_pac::rf::rbb1::ROSDAC_I_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb1/struct.ROSDAC_I_W.html\" title=\"struct bl602_pac::rf::rbb1::ROSDAC_I_W\">ROSDAC_I_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rbb1::ROSDAC_I_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb1/struct.ROSDAC_Q_R.html\" title=\"struct bl602_pac::rf::rbb1::ROSDAC_Q_R\">ROSDAC_Q_R</a>","synthetic":true,"types":["bl602_pac::rf::rbb1::ROSDAC_Q_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb1/struct.ROSDAC_Q_W.html\" title=\"struct bl602_pac::rf::rbb1::ROSDAC_Q_W\">ROSDAC_Q_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rbb1::ROSDAC_Q_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb1/struct.RBB1_SPEC.html\" title=\"struct bl602_pac::rf::rbb1::RBB1_SPEC\">RBB1_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::rbb1::RBB1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb2/struct.R.html\" title=\"struct bl602_pac::rf::rbb2::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::rbb2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb2/struct.W.html\" title=\"struct bl602_pac::rf::rbb2::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::rbb2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb2/struct.RBB_CAP1_FC_I_R.html\" title=\"struct bl602_pac::rf::rbb2::RBB_CAP1_FC_I_R\">RBB_CAP1_FC_I_R</a>","synthetic":true,"types":["bl602_pac::rf::rbb2::RBB_CAP1_FC_I_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb2/struct.RBB_CAP1_FC_I_W.html\" title=\"struct bl602_pac::rf::rbb2::RBB_CAP1_FC_I_W\">RBB_CAP1_FC_I_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rbb2::RBB_CAP1_FC_I_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb2/struct.RBB_CAP1_FC_Q_R.html\" title=\"struct bl602_pac::rf::rbb2::RBB_CAP1_FC_Q_R\">RBB_CAP1_FC_Q_R</a>","synthetic":true,"types":["bl602_pac::rf::rbb2::RBB_CAP1_FC_Q_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb2/struct.RBB_CAP1_FC_Q_W.html\" title=\"struct bl602_pac::rf::rbb2::RBB_CAP1_FC_Q_W\">RBB_CAP1_FC_Q_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rbb2::RBB_CAP1_FC_Q_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb2/struct.RBB_CAP2_FC_I_R.html\" title=\"struct bl602_pac::rf::rbb2::RBB_CAP2_FC_I_R\">RBB_CAP2_FC_I_R</a>","synthetic":true,"types":["bl602_pac::rf::rbb2::RBB_CAP2_FC_I_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb2/struct.RBB_CAP2_FC_I_W.html\" title=\"struct bl602_pac::rf::rbb2::RBB_CAP2_FC_I_W\">RBB_CAP2_FC_I_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rbb2::RBB_CAP2_FC_I_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb2/struct.RBB_CAP2_FC_Q_R.html\" title=\"struct bl602_pac::rf::rbb2::RBB_CAP2_FC_Q_R\">RBB_CAP2_FC_Q_R</a>","synthetic":true,"types":["bl602_pac::rf::rbb2::RBB_CAP2_FC_Q_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb2/struct.RBB_CAP2_FC_Q_W.html\" title=\"struct bl602_pac::rf::rbb2::RBB_CAP2_FC_Q_W\">RBB_CAP2_FC_Q_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rbb2::RBB_CAP2_FC_Q_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb2/struct.RBB2_SPEC.html\" title=\"struct bl602_pac::rf::rbb2::RBB2_SPEC\">RBB2_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::rbb2::RBB2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb3/struct.R.html\" title=\"struct bl602_pac::rf::rbb3::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::rbb3::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb3/struct.W.html\" title=\"struct bl602_pac::rf::rbb3::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::rbb3::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb3/struct.PWR_DET_EN_R.html\" title=\"struct bl602_pac::rf::rbb3::PWR_DET_EN_R\">PWR_DET_EN_R</a>","synthetic":true,"types":["bl602_pac::rf::rbb3::PWR_DET_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb3/struct.PWR_DET_EN_W.html\" title=\"struct bl602_pac::rf::rbb3::PWR_DET_EN_W\">PWR_DET_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rbb3::PWR_DET_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb3/struct.RXIQCAL_EN_R.html\" title=\"struct bl602_pac::rf::rbb3::RXIQCAL_EN_R\">RXIQCAL_EN_R</a>","synthetic":true,"types":["bl602_pac::rf::rbb3::RXIQCAL_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb3/struct.RXIQCAL_EN_W.html\" title=\"struct bl602_pac::rf::rbb3::RXIQCAL_EN_W\">RXIQCAL_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rbb3::RXIQCAL_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb3/struct.RBB_BW_R.html\" title=\"struct bl602_pac::rf::rbb3::RBB_BW_R\">RBB_BW_R</a>","synthetic":true,"types":["bl602_pac::rf::rbb3::RBB_BW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb3/struct.RBB_BW_W.html\" title=\"struct bl602_pac::rf::rbb3::RBB_BW_W\">RBB_BW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rbb3::RBB_BW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb3/struct.RBB_TIA_IQBIAS_SHORT_R.html\" title=\"struct bl602_pac::rf::rbb3::RBB_TIA_IQBIAS_SHORT_R\">RBB_TIA_IQBIAS_SHORT_R</a>","synthetic":true,"types":["bl602_pac::rf::rbb3::RBB_TIA_IQBIAS_SHORT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb3/struct.RBB_TIA_IQBIAS_SHORT_W.html\" title=\"struct bl602_pac::rf::rbb3::RBB_TIA_IQBIAS_SHORT_W\">RBB_TIA_IQBIAS_SHORT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rbb3::RBB_TIA_IQBIAS_SHORT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb3/struct.RBB_BQ_IQBIAS_SHORT_R.html\" title=\"struct bl602_pac::rf::rbb3::RBB_BQ_IQBIAS_SHORT_R\">RBB_BQ_IQBIAS_SHORT_R</a>","synthetic":true,"types":["bl602_pac::rf::rbb3::RBB_BQ_IQBIAS_SHORT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb3/struct.RBB_BQ_IQBIAS_SHORT_W.html\" title=\"struct bl602_pac::rf::rbb3::RBB_BQ_IQBIAS_SHORT_W\">RBB_BQ_IQBIAS_SHORT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rbb3::RBB_BQ_IQBIAS_SHORT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb3/struct.RBB_VCM_R.html\" title=\"struct bl602_pac::rf::rbb3::RBB_VCM_R\">RBB_VCM_R</a>","synthetic":true,"types":["bl602_pac::rf::rbb3::RBB_VCM_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb3/struct.RBB_VCM_W.html\" title=\"struct bl602_pac::rf::rbb3::RBB_VCM_W\">RBB_VCM_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rbb3::RBB_VCM_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb3/struct.RBB_BM_OP_R.html\" title=\"struct bl602_pac::rf::rbb3::RBB_BM_OP_R\">RBB_BM_OP_R</a>","synthetic":true,"types":["bl602_pac::rf::rbb3::RBB_BM_OP_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb3/struct.RBB_BM_OP_W.html\" title=\"struct bl602_pac::rf::rbb3::RBB_BM_OP_W\">RBB_BM_OP_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rbb3::RBB_BM_OP_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb3/struct.RBB_DEQ_R.html\" title=\"struct bl602_pac::rf::rbb3::RBB_DEQ_R\">RBB_DEQ_R</a>","synthetic":true,"types":["bl602_pac::rf::rbb3::RBB_DEQ_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb3/struct.RBB_DEQ_W.html\" title=\"struct bl602_pac::rf::rbb3::RBB_DEQ_W\">RBB_DEQ_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rbb3::RBB_DEQ_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb3/struct.RBB_BT_FIF_TUNE_R.html\" title=\"struct bl602_pac::rf::rbb3::RBB_BT_FIF_TUNE_R\">RBB_BT_FIF_TUNE_R</a>","synthetic":true,"types":["bl602_pac::rf::rbb3::RBB_BT_FIF_TUNE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb3/struct.RBB_BT_FIF_TUNE_W.html\" title=\"struct bl602_pac::rf::rbb3::RBB_BT_FIF_TUNE_W\">RBB_BT_FIF_TUNE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rbb3::RBB_BT_FIF_TUNE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb3/struct.RBB_BT_MODE_R.html\" title=\"struct bl602_pac::rf::rbb3::RBB_BT_MODE_R\">RBB_BT_MODE_R</a>","synthetic":true,"types":["bl602_pac::rf::rbb3::RBB_BT_MODE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb3/struct.RBB_BT_MODE_W.html\" title=\"struct bl602_pac::rf::rbb3::RBB_BT_MODE_W\">RBB_BT_MODE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rbb3::RBB_BT_MODE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb3/struct.RBB_BT_MODE_HW_R.html\" title=\"struct bl602_pac::rf::rbb3::RBB_BT_MODE_HW_R\">RBB_BT_MODE_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::rbb3::RBB_BT_MODE_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb3/struct.RBB_BT_MODE_HW_W.html\" title=\"struct bl602_pac::rf::rbb3::RBB_BT_MODE_HW_W\">RBB_BT_MODE_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rbb3::RBB_BT_MODE_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb3/struct.RBB3_SPEC.html\" title=\"struct bl602_pac::rf::rbb3::RBB3_SPEC\">RBB3_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::rbb3::RBB3_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb4/struct.R.html\" title=\"struct bl602_pac::rf::rbb4::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::rbb4::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb4/struct.W.html\" title=\"struct bl602_pac::rf::rbb4::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::rbb4::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb4/struct.PKDET_OUT_LATCH_R.html\" title=\"struct bl602_pac::rf::rbb4::PKDET_OUT_LATCH_R\">PKDET_OUT_LATCH_R</a>","synthetic":true,"types":["bl602_pac::rf::rbb4::PKDET_OUT_LATCH_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb4/struct.PKDET_OUT_LATCH_W.html\" title=\"struct bl602_pac::rf::rbb4::PKDET_OUT_LATCH_W\">PKDET_OUT_LATCH_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rbb4::PKDET_OUT_LATCH_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb4/struct.PKDET_OUT_RAW_R.html\" title=\"struct bl602_pac::rf::rbb4::PKDET_OUT_RAW_R\">PKDET_OUT_RAW_R</a>","synthetic":true,"types":["bl602_pac::rf::rbb4::PKDET_OUT_RAW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb4/struct.PKDET_OUT_RAW_W.html\" title=\"struct bl602_pac::rf::rbb4::PKDET_OUT_RAW_W\">PKDET_OUT_RAW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rbb4::PKDET_OUT_RAW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb4/struct.RBB_PKDET_EN_HW_R.html\" title=\"struct bl602_pac::rf::rbb4::RBB_PKDET_EN_HW_R\">RBB_PKDET_EN_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::rbb4::RBB_PKDET_EN_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb4/struct.RBB_PKDET_EN_HW_W.html\" title=\"struct bl602_pac::rf::rbb4::RBB_PKDET_EN_HW_W\">RBB_PKDET_EN_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rbb4::RBB_PKDET_EN_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb4/struct.RBB_PKDET_OUT_RSTN_HW_R.html\" title=\"struct bl602_pac::rf::rbb4::RBB_PKDET_OUT_RSTN_HW_R\">RBB_PKDET_OUT_RSTN_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::rbb4::RBB_PKDET_OUT_RSTN_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb4/struct.RBB_PKDET_OUT_RSTN_HW_W.html\" title=\"struct bl602_pac::rf::rbb4::RBB_PKDET_OUT_RSTN_HW_W\">RBB_PKDET_OUT_RSTN_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rbb4::RBB_PKDET_OUT_RSTN_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb4/struct.RBB_PKDET_EN_R.html\" title=\"struct bl602_pac::rf::rbb4::RBB_PKDET_EN_R\">RBB_PKDET_EN_R</a>","synthetic":true,"types":["bl602_pac::rf::rbb4::RBB_PKDET_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb4/struct.RBB_PKDET_EN_W.html\" title=\"struct bl602_pac::rf::rbb4::RBB_PKDET_EN_W\">RBB_PKDET_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rbb4::RBB_PKDET_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb4/struct.RBB_PKDET_OUT_RSTN_R.html\" title=\"struct bl602_pac::rf::rbb4::RBB_PKDET_OUT_RSTN_R\">RBB_PKDET_OUT_RSTN_R</a>","synthetic":true,"types":["bl602_pac::rf::rbb4::RBB_PKDET_OUT_RSTN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb4/struct.RBB_PKDET_OUT_RSTN_W.html\" title=\"struct bl602_pac::rf::rbb4::RBB_PKDET_OUT_RSTN_W\">RBB_PKDET_OUT_RSTN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rbb4::RBB_PKDET_OUT_RSTN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb4/struct.RBB_PKDET_VTH_R.html\" title=\"struct bl602_pac::rf::rbb4::RBB_PKDET_VTH_R\">RBB_PKDET_VTH_R</a>","synthetic":true,"types":["bl602_pac::rf::rbb4::RBB_PKDET_VTH_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb4/struct.RBB_PKDET_VTH_W.html\" title=\"struct bl602_pac::rf::rbb4::RBB_PKDET_VTH_W\">RBB_PKDET_VTH_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rbb4::RBB_PKDET_VTH_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb4/struct.RBB4_SPEC.html\" title=\"struct bl602_pac::rf::rbb4::RBB4_SPEC\">RBB4_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::rbb4::RBB4_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/adda1/struct.R.html\" title=\"struct bl602_pac::rf::adda1::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::adda1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/adda1/struct.W.html\" title=\"struct bl602_pac::rf::adda1::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::adda1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/adda1/struct.ADDA_LDO_DVDD_SEL_HW_R.html\" title=\"struct bl602_pac::rf::adda1::ADDA_LDO_DVDD_SEL_HW_R\">ADDA_LDO_DVDD_SEL_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::adda1::ADDA_LDO_DVDD_SEL_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/adda1/struct.ADDA_LDO_DVDD_SEL_HW_W.html\" title=\"struct bl602_pac::rf::adda1::ADDA_LDO_DVDD_SEL_HW_W\">ADDA_LDO_DVDD_SEL_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::adda1::ADDA_LDO_DVDD_SEL_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/adda1/struct.ADDA_LDO_DVDD_SEL_R.html\" title=\"struct bl602_pac::rf::adda1::ADDA_LDO_DVDD_SEL_R\">ADDA_LDO_DVDD_SEL_R</a>","synthetic":true,"types":["bl602_pac::rf::adda1::ADDA_LDO_DVDD_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/adda1/struct.ADDA_LDO_DVDD_SEL_W.html\" title=\"struct bl602_pac::rf::adda1::ADDA_LDO_DVDD_SEL_W\">ADDA_LDO_DVDD_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::adda1::ADDA_LDO_DVDD_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/adda1/struct.ADDA_LDO_BYPS_R.html\" title=\"struct bl602_pac::rf::adda1::ADDA_LDO_BYPS_R\">ADDA_LDO_BYPS_R</a>","synthetic":true,"types":["bl602_pac::rf::adda1::ADDA_LDO_BYPS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/adda1/struct.ADDA_LDO_BYPS_W.html\" title=\"struct bl602_pac::rf::adda1::ADDA_LDO_BYPS_W\">ADDA_LDO_BYPS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::adda1::ADDA_LDO_BYPS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/adda1/struct.DAC_CLK_SYNC_INV_R.html\" title=\"struct bl602_pac::rf::adda1::DAC_CLK_SYNC_INV_R\">DAC_CLK_SYNC_INV_R</a>","synthetic":true,"types":["bl602_pac::rf::adda1::DAC_CLK_SYNC_INV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/adda1/struct.DAC_CLK_SYNC_INV_W.html\" title=\"struct bl602_pac::rf::adda1::DAC_CLK_SYNC_INV_W\">DAC_CLK_SYNC_INV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::adda1::DAC_CLK_SYNC_INV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/adda1/struct.DAC_RCCALSEL_R.html\" title=\"struct bl602_pac::rf::adda1::DAC_RCCALSEL_R\">DAC_RCCALSEL_R</a>","synthetic":true,"types":["bl602_pac::rf::adda1::DAC_RCCALSEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/adda1/struct.DAC_RCCALSEL_W.html\" title=\"struct bl602_pac::rf::adda1::DAC_RCCALSEL_W\">DAC_RCCALSEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::adda1::DAC_RCCALSEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/adda1/struct.DAC_CLK_SEL_R.html\" title=\"struct bl602_pac::rf::adda1::DAC_CLK_SEL_R\">DAC_CLK_SEL_R</a>","synthetic":true,"types":["bl602_pac::rf::adda1::DAC_CLK_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/adda1/struct.DAC_CLK_SEL_W.html\" title=\"struct bl602_pac::rf::adda1::DAC_CLK_SEL_W\">DAC_CLK_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::adda1::DAC_CLK_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/adda1/struct.DAC_BIAS_SEL_R.html\" title=\"struct bl602_pac::rf::adda1::DAC_BIAS_SEL_R\">DAC_BIAS_SEL_R</a>","synthetic":true,"types":["bl602_pac::rf::adda1::DAC_BIAS_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/adda1/struct.DAC_BIAS_SEL_W.html\" title=\"struct bl602_pac::rf::adda1::DAC_BIAS_SEL_W\">DAC_BIAS_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::adda1::DAC_BIAS_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/adda1/struct.DAC_DVDD_SEL_R.html\" title=\"struct bl602_pac::rf::adda1::DAC_DVDD_SEL_R\">DAC_DVDD_SEL_R</a>","synthetic":true,"types":["bl602_pac::rf::adda1::DAC_DVDD_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/adda1/struct.DAC_DVDD_SEL_W.html\" title=\"struct bl602_pac::rf::adda1::DAC_DVDD_SEL_W\">DAC_DVDD_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::adda1::DAC_DVDD_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/adda1/struct.ADDA1_SPEC.html\" title=\"struct bl602_pac::rf::adda1::ADDA1_SPEC\">ADDA1_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::adda1::ADDA1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/adda2/struct.R.html\" title=\"struct bl602_pac::rf::adda2::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::adda2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/adda2/struct.W.html\" title=\"struct bl602_pac::rf::adda2::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::adda2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/adda2/struct.ADC_CLK_DIV_SEL_R.html\" title=\"struct bl602_pac::rf::adda2::ADC_CLK_DIV_SEL_R\">ADC_CLK_DIV_SEL_R</a>","synthetic":true,"types":["bl602_pac::rf::adda2::ADC_CLK_DIV_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/adda2/struct.ADC_CLK_DIV_SEL_W.html\" title=\"struct bl602_pac::rf::adda2::ADC_CLK_DIV_SEL_W\">ADC_CLK_DIV_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::adda2::ADC_CLK_DIV_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/adda2/struct.ADC_CLK_INV_R.html\" title=\"struct bl602_pac::rf::adda2::ADC_CLK_INV_R\">ADC_CLK_INV_R</a>","synthetic":true,"types":["bl602_pac::rf::adda2::ADC_CLK_INV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/adda2/struct.ADC_CLK_INV_W.html\" title=\"struct bl602_pac::rf::adda2::ADC_CLK_INV_W\">ADC_CLK_INV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::adda2::ADC_CLK_INV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/adda2/struct.ADC_CLK_SYNC_INV_R.html\" title=\"struct bl602_pac::rf::adda2::ADC_CLK_SYNC_INV_R\">ADC_CLK_SYNC_INV_R</a>","synthetic":true,"types":["bl602_pac::rf::adda2::ADC_CLK_SYNC_INV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/adda2/struct.ADC_CLK_SYNC_INV_W.html\" title=\"struct bl602_pac::rf::adda2::ADC_CLK_SYNC_INV_W\">ADC_CLK_SYNC_INV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::adda2::ADC_CLK_SYNC_INV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/adda2/struct.ADC_GT_RM_R.html\" title=\"struct bl602_pac::rf::adda2::ADC_GT_RM_R\">ADC_GT_RM_R</a>","synthetic":true,"types":["bl602_pac::rf::adda2::ADC_GT_RM_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/adda2/struct.ADC_GT_RM_W.html\" title=\"struct bl602_pac::rf::adda2::ADC_GT_RM_W\">ADC_GT_RM_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::adda2::ADC_GT_RM_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/adda2/struct.ADC_SAR_ASCAL_EN_R.html\" title=\"struct bl602_pac::rf::adda2::ADC_SAR_ASCAL_EN_R\">ADC_SAR_ASCAL_EN_R</a>","synthetic":true,"types":["bl602_pac::rf::adda2::ADC_SAR_ASCAL_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/adda2/struct.ADC_SAR_ASCAL_EN_W.html\" title=\"struct bl602_pac::rf::adda2::ADC_SAR_ASCAL_EN_W\">ADC_SAR_ASCAL_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::adda2::ADC_SAR_ASCAL_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/adda2/struct.ADC_DVDD_SEL_R.html\" title=\"struct bl602_pac::rf::adda2::ADC_DVDD_SEL_R\">ADC_DVDD_SEL_R</a>","synthetic":true,"types":["bl602_pac::rf::adda2::ADC_DVDD_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/adda2/struct.ADC_DVDD_SEL_W.html\" title=\"struct bl602_pac::rf::adda2::ADC_DVDD_SEL_W\">ADC_DVDD_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::adda2::ADC_DVDD_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/adda2/struct.ADC_DLY_CTL_R.html\" title=\"struct bl602_pac::rf::adda2::ADC_DLY_CTL_R\">ADC_DLY_CTL_R</a>","synthetic":true,"types":["bl602_pac::rf::adda2::ADC_DLY_CTL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/adda2/struct.ADC_DLY_CTL_W.html\" title=\"struct bl602_pac::rf::adda2::ADC_DLY_CTL_W\">ADC_DLY_CTL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::adda2::ADC_DLY_CTL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/adda2/struct.ADC_VREF_SEL_R.html\" title=\"struct bl602_pac::rf::adda2::ADC_VREF_SEL_R\">ADC_VREF_SEL_R</a>","synthetic":true,"types":["bl602_pac::rf::adda2::ADC_VREF_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/adda2/struct.ADC_VREF_SEL_W.html\" title=\"struct bl602_pac::rf::adda2::ADC_VREF_SEL_W\">ADC_VREF_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::adda2::ADC_VREF_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/adda2/struct.ADDA2_SPEC.html\" title=\"struct bl602_pac::rf::adda2::ADDA2_SPEC\">ADDA2_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::adda2::ADDA2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/vco1/struct.R.html\" title=\"struct bl602_pac::rf::vco1::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::vco1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/vco1/struct.W.html\" title=\"struct bl602_pac::rf::vco1::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::vco1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/vco1/struct.LO_VCO_IDAC_CW_HW_R.html\" title=\"struct bl602_pac::rf::vco1::LO_VCO_IDAC_CW_HW_R\">LO_VCO_IDAC_CW_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::vco1::LO_VCO_IDAC_CW_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/vco1/struct.LO_VCO_IDAC_CW_HW_W.html\" title=\"struct bl602_pac::rf::vco1::LO_VCO_IDAC_CW_HW_W\">LO_VCO_IDAC_CW_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::vco1::LO_VCO_IDAC_CW_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/vco1/struct.LO_VCO_IDAC_CW_R.html\" title=\"struct bl602_pac::rf::vco1::LO_VCO_IDAC_CW_R\">LO_VCO_IDAC_CW_R</a>","synthetic":true,"types":["bl602_pac::rf::vco1::LO_VCO_IDAC_CW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/vco1/struct.LO_VCO_IDAC_CW_W.html\" title=\"struct bl602_pac::rf::vco1::LO_VCO_IDAC_CW_W\">LO_VCO_IDAC_CW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::vco1::LO_VCO_IDAC_CW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/vco1/struct.LO_VCO_FREQ_CW_HW_R.html\" title=\"struct bl602_pac::rf::vco1::LO_VCO_FREQ_CW_HW_R\">LO_VCO_FREQ_CW_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::vco1::LO_VCO_FREQ_CW_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/vco1/struct.LO_VCO_FREQ_CW_HW_W.html\" title=\"struct bl602_pac::rf::vco1::LO_VCO_FREQ_CW_HW_W\">LO_VCO_FREQ_CW_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::vco1::LO_VCO_FREQ_CW_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/vco1/struct.LO_VCO_FREQ_CW_R.html\" title=\"struct bl602_pac::rf::vco1::LO_VCO_FREQ_CW_R\">LO_VCO_FREQ_CW_R</a>","synthetic":true,"types":["bl602_pac::rf::vco1::LO_VCO_FREQ_CW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/vco1/struct.LO_VCO_FREQ_CW_W.html\" title=\"struct bl602_pac::rf::vco1::LO_VCO_FREQ_CW_W\">LO_VCO_FREQ_CW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::vco1::LO_VCO_FREQ_CW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/vco1/struct.VCO1_SPEC.html\" title=\"struct bl602_pac::rf::vco1::VCO1_SPEC\">VCO1_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::vco1::VCO1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/vco2/struct.R.html\" title=\"struct bl602_pac::rf::vco2::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::vco2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/vco2/struct.W.html\" title=\"struct bl602_pac::rf::vco2::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::vco2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/vco2/struct.ACAL_INC_EN_HW_R.html\" title=\"struct bl602_pac::rf::vco2::ACAL_INC_EN_HW_R\">ACAL_INC_EN_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::vco2::ACAL_INC_EN_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/vco2/struct.ACAL_INC_EN_HW_W.html\" title=\"struct bl602_pac::rf::vco2::ACAL_INC_EN_HW_W\">ACAL_INC_EN_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::vco2::ACAL_INC_EN_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/vco2/struct.ACAL_VCO_UD_R.html\" title=\"struct bl602_pac::rf::vco2::ACAL_VCO_UD_R\">ACAL_VCO_UD_R</a>","synthetic":true,"types":["bl602_pac::rf::vco2::ACAL_VCO_UD_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/vco2/struct.ACAL_VCO_UD_W.html\" title=\"struct bl602_pac::rf::vco2::ACAL_VCO_UD_W\">ACAL_VCO_UD_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::vco2::ACAL_VCO_UD_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/vco2/struct.ACAL_VREF_CW_R.html\" title=\"struct bl602_pac::rf::vco2::ACAL_VREF_CW_R\">ACAL_VREF_CW_R</a>","synthetic":true,"types":["bl602_pac::rf::vco2::ACAL_VREF_CW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/vco2/struct.ACAL_VREF_CW_W.html\" title=\"struct bl602_pac::rf::vco2::ACAL_VREF_CW_W\">ACAL_VREF_CW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::vco2::ACAL_VREF_CW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/vco2/struct.LO_VCO_SHORT_IDAC_FILTER_R.html\" title=\"struct bl602_pac::rf::vco2::LO_VCO_SHORT_IDAC_FILTER_R\">LO_VCO_SHORT_IDAC_FILTER_R</a>","synthetic":true,"types":["bl602_pac::rf::vco2::LO_VCO_SHORT_IDAC_FILTER_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/vco2/struct.LO_VCO_SHORT_IDAC_FILTER_W.html\" title=\"struct bl602_pac::rf::vco2::LO_VCO_SHORT_IDAC_FILTER_W\">LO_VCO_SHORT_IDAC_FILTER_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::vco2::LO_VCO_SHORT_IDAC_FILTER_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/vco2/struct.LO_VCO_SHORT_VBIAS_FILTER_R.html\" title=\"struct bl602_pac::rf::vco2::LO_VCO_SHORT_VBIAS_FILTER_R\">LO_VCO_SHORT_VBIAS_FILTER_R</a>","synthetic":true,"types":["bl602_pac::rf::vco2::LO_VCO_SHORT_VBIAS_FILTER_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/vco2/struct.LO_VCO_SHORT_VBIAS_FILTER_W.html\" title=\"struct bl602_pac::rf::vco2::LO_VCO_SHORT_VBIAS_FILTER_W\">LO_VCO_SHORT_VBIAS_FILTER_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::vco2::LO_VCO_SHORT_VBIAS_FILTER_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/vco2/struct.LO_VCO_IDAC_BOOT_R.html\" title=\"struct bl602_pac::rf::vco2::LO_VCO_IDAC_BOOT_R\">LO_VCO_IDAC_BOOT_R</a>","synthetic":true,"types":["bl602_pac::rf::vco2::LO_VCO_IDAC_BOOT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/vco2/struct.LO_VCO_IDAC_BOOT_W.html\" title=\"struct bl602_pac::rf::vco2::LO_VCO_IDAC_BOOT_W\">LO_VCO_IDAC_BOOT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::vco2::LO_VCO_IDAC_BOOT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/vco2/struct.LO_VCO_VBIAS_CW_R.html\" title=\"struct bl602_pac::rf::vco2::LO_VCO_VBIAS_CW_R\">LO_VCO_VBIAS_CW_R</a>","synthetic":true,"types":["bl602_pac::rf::vco2::LO_VCO_VBIAS_CW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/vco2/struct.LO_VCO_VBIAS_CW_W.html\" title=\"struct bl602_pac::rf::vco2::LO_VCO_VBIAS_CW_W\">LO_VCO_VBIAS_CW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::vco2::LO_VCO_VBIAS_CW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/vco2/struct.VCO2_SPEC.html\" title=\"struct bl602_pac::rf::vco2::VCO2_SPEC\">VCO2_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::vco2::VCO2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/vco3/struct.R.html\" title=\"struct bl602_pac::rf::vco3::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::vco3::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/vco3/struct.W.html\" title=\"struct bl602_pac::rf::vco3::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::vco3::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/vco3/struct.FCAL_CNT_OP_R.html\" title=\"struct bl602_pac::rf::vco3::FCAL_CNT_OP_R\">FCAL_CNT_OP_R</a>","synthetic":true,"types":["bl602_pac::rf::vco3::FCAL_CNT_OP_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/vco3/struct.FCAL_CNT_OP_W.html\" title=\"struct bl602_pac::rf::vco3::FCAL_CNT_OP_W\">FCAL_CNT_OP_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::vco3::FCAL_CNT_OP_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/vco3/struct.FCAL_DIV_R.html\" title=\"struct bl602_pac::rf::vco3::FCAL_DIV_R\">FCAL_DIV_R</a>","synthetic":true,"types":["bl602_pac::rf::vco3::FCAL_DIV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/vco3/struct.FCAL_DIV_W.html\" title=\"struct bl602_pac::rf::vco3::FCAL_DIV_W\">FCAL_DIV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::vco3::FCAL_DIV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/vco3/struct.VCO3_SPEC.html\" title=\"struct bl602_pac::rf::vco3::VCO3_SPEC\">VCO3_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::vco3::VCO3_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/vco4/struct.R.html\" title=\"struct bl602_pac::rf::vco4::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::vco4::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/vco4/struct.W.html\" title=\"struct bl602_pac::rf::vco4::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::vco4::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/vco4/struct.FCAL_INC_VCTRL_UD_R.html\" title=\"struct bl602_pac::rf::vco4::FCAL_INC_VCTRL_UD_R\">FCAL_INC_VCTRL_UD_R</a>","synthetic":true,"types":["bl602_pac::rf::vco4::FCAL_INC_VCTRL_UD_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/vco4/struct.FCAL_INC_VCTRL_UD_W.html\" title=\"struct bl602_pac::rf::vco4::FCAL_INC_VCTRL_UD_W\">FCAL_INC_VCTRL_UD_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::vco4::FCAL_INC_VCTRL_UD_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/vco4/struct.FCAL_CNT_RDY_R.html\" title=\"struct bl602_pac::rf::vco4::FCAL_CNT_RDY_R\">FCAL_CNT_RDY_R</a>","synthetic":true,"types":["bl602_pac::rf::vco4::FCAL_CNT_RDY_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/vco4/struct.FCAL_CNT_RDY_W.html\" title=\"struct bl602_pac::rf::vco4::FCAL_CNT_RDY_W\">FCAL_CNT_RDY_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::vco4::FCAL_CNT_RDY_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/vco4/struct.FCAL_INC_LARGE_RANGE_R.html\" title=\"struct bl602_pac::rf::vco4::FCAL_INC_LARGE_RANGE_R\">FCAL_INC_LARGE_RANGE_R</a>","synthetic":true,"types":["bl602_pac::rf::vco4::FCAL_INC_LARGE_RANGE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/vco4/struct.FCAL_INC_LARGE_RANGE_W.html\" title=\"struct bl602_pac::rf::vco4::FCAL_INC_LARGE_RANGE_W\">FCAL_INC_LARGE_RANGE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::vco4::FCAL_INC_LARGE_RANGE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/vco4/struct.FCAL_INC_EN_HW_R.html\" title=\"struct bl602_pac::rf::vco4::FCAL_INC_EN_HW_R\">FCAL_INC_EN_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::vco4::FCAL_INC_EN_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/vco4/struct.FCAL_INC_EN_HW_W.html\" title=\"struct bl602_pac::rf::vco4::FCAL_INC_EN_HW_W\">FCAL_INC_EN_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::vco4::FCAL_INC_EN_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/vco4/struct.FCAL_CNT_START_R.html\" title=\"struct bl602_pac::rf::vco4::FCAL_CNT_START_R\">FCAL_CNT_START_R</a>","synthetic":true,"types":["bl602_pac::rf::vco4::FCAL_CNT_START_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/vco4/struct.FCAL_CNT_START_W.html\" title=\"struct bl602_pac::rf::vco4::FCAL_CNT_START_W\">FCAL_CNT_START_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::vco4::FCAL_CNT_START_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/vco4/struct.VCO4_SPEC.html\" title=\"struct bl602_pac::rf::vco4::VCO4_SPEC\">VCO4_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::vco4::VCO4_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pfdcp/struct.R.html\" title=\"struct bl602_pac::rf::pfdcp::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::pfdcp::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pfdcp/struct.W.html\" title=\"struct bl602_pac::rf::pfdcp::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::pfdcp::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pfdcp/struct.LO_PFD_RST_CSD_HW_R.html\" title=\"struct bl602_pac::rf::pfdcp::LO_PFD_RST_CSD_HW_R\">LO_PFD_RST_CSD_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::pfdcp::LO_PFD_RST_CSD_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pfdcp/struct.LO_PFD_RST_CSD_HW_W.html\" title=\"struct bl602_pac::rf::pfdcp::LO_PFD_RST_CSD_HW_W\">LO_PFD_RST_CSD_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pfdcp::LO_PFD_RST_CSD_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pfdcp/struct.LO_PFD_RST_CSD_R.html\" title=\"struct bl602_pac::rf::pfdcp::LO_PFD_RST_CSD_R\">LO_PFD_RST_CSD_R</a>","synthetic":true,"types":["bl602_pac::rf::pfdcp::LO_PFD_RST_CSD_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pfdcp/struct.LO_PFD_RST_CSD_W.html\" title=\"struct bl602_pac::rf::pfdcp::LO_PFD_RST_CSD_W\">LO_PFD_RST_CSD_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pfdcp::LO_PFD_RST_CSD_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pfdcp/struct.LO_PFD_RVDD_BOOST_R.html\" title=\"struct bl602_pac::rf::pfdcp::LO_PFD_RVDD_BOOST_R\">LO_PFD_RVDD_BOOST_R</a>","synthetic":true,"types":["bl602_pac::rf::pfdcp::LO_PFD_RVDD_BOOST_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pfdcp/struct.LO_PFD_RVDD_BOOST_W.html\" title=\"struct bl602_pac::rf::pfdcp::LO_PFD_RVDD_BOOST_W\">LO_PFD_RVDD_BOOST_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pfdcp::LO_PFD_RVDD_BOOST_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pfdcp/struct.LO_CP_HIZ_R.html\" title=\"struct bl602_pac::rf::pfdcp::LO_CP_HIZ_R\">LO_CP_HIZ_R</a>","synthetic":true,"types":["bl602_pac::rf::pfdcp::LO_CP_HIZ_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pfdcp/struct.LO_CP_HIZ_W.html\" title=\"struct bl602_pac::rf::pfdcp::LO_CP_HIZ_W\">LO_CP_HIZ_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pfdcp::LO_CP_HIZ_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pfdcp/struct.LO_CP_OPAMP_EN_R.html\" title=\"struct bl602_pac::rf::pfdcp::LO_CP_OPAMP_EN_R\">LO_CP_OPAMP_EN_R</a>","synthetic":true,"types":["bl602_pac::rf::pfdcp::LO_CP_OPAMP_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pfdcp/struct.LO_CP_OPAMP_EN_W.html\" title=\"struct bl602_pac::rf::pfdcp::LO_CP_OPAMP_EN_W\">LO_CP_OPAMP_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pfdcp::LO_CP_OPAMP_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pfdcp/struct.LO_CP_OTA_EN_R.html\" title=\"struct bl602_pac::rf::pfdcp::LO_CP_OTA_EN_R\">LO_CP_OTA_EN_R</a>","synthetic":true,"types":["bl602_pac::rf::pfdcp::LO_CP_OTA_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pfdcp/struct.LO_CP_OTA_EN_W.html\" title=\"struct bl602_pac::rf::pfdcp::LO_CP_OTA_EN_W\">LO_CP_OTA_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pfdcp::LO_CP_OTA_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pfdcp/struct.LO_CP_STARTUP_EN_R.html\" title=\"struct bl602_pac::rf::pfdcp::LO_CP_STARTUP_EN_R\">LO_CP_STARTUP_EN_R</a>","synthetic":true,"types":["bl602_pac::rf::pfdcp::LO_CP_STARTUP_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pfdcp/struct.LO_CP_STARTUP_EN_W.html\" title=\"struct bl602_pac::rf::pfdcp::LO_CP_STARTUP_EN_W\">LO_CP_STARTUP_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pfdcp::LO_CP_STARTUP_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pfdcp/struct.LO_CP_SEL_HW_R.html\" title=\"struct bl602_pac::rf::pfdcp::LO_CP_SEL_HW_R\">LO_CP_SEL_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::pfdcp::LO_CP_SEL_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pfdcp/struct.LO_CP_SEL_HW_W.html\" title=\"struct bl602_pac::rf::pfdcp::LO_CP_SEL_HW_W\">LO_CP_SEL_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pfdcp::LO_CP_SEL_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pfdcp/struct.LO_CP_SEL_R.html\" title=\"struct bl602_pac::rf::pfdcp::LO_CP_SEL_R\">LO_CP_SEL_R</a>","synthetic":true,"types":["bl602_pac::rf::pfdcp::LO_CP_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pfdcp/struct.LO_CP_SEL_W.html\" title=\"struct bl602_pac::rf::pfdcp::LO_CP_SEL_W\">LO_CP_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pfdcp::LO_CP_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pfdcp/struct.PFDCP_SPEC.html\" title=\"struct bl602_pac::rf::pfdcp::PFDCP_SPEC\">PFDCP_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::pfdcp::PFDCP_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo/struct.R.html\" title=\"struct bl602_pac::rf::lo::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::lo::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo/struct.W.html\" title=\"struct bl602_pac::rf::lo::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::lo::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo/struct.LO_SLIPPED_UP_R.html\" title=\"struct bl602_pac::rf::lo::LO_SLIPPED_UP_R\">LO_SLIPPED_UP_R</a>","synthetic":true,"types":["bl602_pac::rf::lo::LO_SLIPPED_UP_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo/struct.LO_SLIPPED_UP_W.html\" title=\"struct bl602_pac::rf::lo::LO_SLIPPED_UP_W\">LO_SLIPPED_UP_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo::LO_SLIPPED_UP_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo/struct.LO_SLIPPED_DN_R.html\" title=\"struct bl602_pac::rf::lo::LO_SLIPPED_DN_R\">LO_SLIPPED_DN_R</a>","synthetic":true,"types":["bl602_pac::rf::lo::LO_SLIPPED_DN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo/struct.LO_SLIPPED_DN_W.html\" title=\"struct bl602_pac::rf::lo::LO_SLIPPED_DN_W\">LO_SLIPPED_DN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo::LO_SLIPPED_DN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo/struct.LO_LF_R4_SHORT_R.html\" title=\"struct bl602_pac::rf::lo::LO_LF_R4_SHORT_R\">LO_LF_R4_SHORT_R</a>","synthetic":true,"types":["bl602_pac::rf::lo::LO_LF_R4_SHORT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo/struct.LO_LF_R4_SHORT_W.html\" title=\"struct bl602_pac::rf::lo::LO_LF_R4_SHORT_W\">LO_LF_R4_SHORT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo::LO_LF_R4_SHORT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo/struct.LO_LF_R4_R.html\" title=\"struct bl602_pac::rf::lo::LO_LF_R4_R\">LO_LF_R4_R</a>","synthetic":true,"types":["bl602_pac::rf::lo::LO_LF_R4_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo/struct.LO_LF_R4_W.html\" title=\"struct bl602_pac::rf::lo::LO_LF_R4_W\">LO_LF_R4_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo::LO_LF_R4_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo/struct.LO_LF_CZ_R.html\" title=\"struct bl602_pac::rf::lo::LO_LF_CZ_R\">LO_LF_CZ_R</a>","synthetic":true,"types":["bl602_pac::rf::lo::LO_LF_CZ_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo/struct.LO_LF_CZ_W.html\" title=\"struct bl602_pac::rf::lo::LO_LF_CZ_W\">LO_LF_CZ_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo::LO_LF_CZ_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo/struct.LO_LF_RZ_R.html\" title=\"struct bl602_pac::rf::lo::LO_LF_RZ_R\">LO_LF_RZ_R</a>","synthetic":true,"types":["bl602_pac::rf::lo::LO_LF_RZ_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo/struct.LO_LF_RZ_W.html\" title=\"struct bl602_pac::rf::lo::LO_LF_RZ_W\">LO_LF_RZ_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo::LO_LF_RZ_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo/struct.LO_LF_CZ_HW_R.html\" title=\"struct bl602_pac::rf::lo::LO_LF_CZ_HW_R\">LO_LF_CZ_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::lo::LO_LF_CZ_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo/struct.LO_LF_CZ_HW_W.html\" title=\"struct bl602_pac::rf::lo::LO_LF_CZ_HW_W\">LO_LF_CZ_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo::LO_LF_CZ_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo/struct.LO_LF_R4_HW_R.html\" title=\"struct bl602_pac::rf::lo::LO_LF_R4_HW_R\">LO_LF_R4_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::lo::LO_LF_R4_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo/struct.LO_LF_R4_HW_W.html\" title=\"struct bl602_pac::rf::lo::LO_LF_R4_HW_W\">LO_LF_R4_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo::LO_LF_R4_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo/struct.LO_LF_RZ_HW_R.html\" title=\"struct bl602_pac::rf::lo::LO_LF_RZ_HW_R\">LO_LF_RZ_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::lo::LO_LF_RZ_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo/struct.LO_LF_RZ_HW_W.html\" title=\"struct bl602_pac::rf::lo::LO_LF_RZ_HW_W\">LO_LF_RZ_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo::LO_LF_RZ_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo/struct.LO_SPEC.html\" title=\"struct bl602_pac::rf::lo::LO_SPEC\">LO_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::lo::LO_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/fbdv/struct.R.html\" title=\"struct bl602_pac::rf::fbdv::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::fbdv::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/fbdv/struct.W.html\" title=\"struct bl602_pac::rf::fbdv::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::fbdv::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/fbdv/struct.LO_FBDV_RST_HW_R.html\" title=\"struct bl602_pac::rf::fbdv::LO_FBDV_RST_HW_R\">LO_FBDV_RST_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::fbdv::LO_FBDV_RST_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/fbdv/struct.LO_FBDV_RST_HW_W.html\" title=\"struct bl602_pac::rf::fbdv::LO_FBDV_RST_HW_W\">LO_FBDV_RST_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::fbdv::LO_FBDV_RST_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/fbdv/struct.LO_FBDV_RST_R.html\" title=\"struct bl602_pac::rf::fbdv::LO_FBDV_RST_R\">LO_FBDV_RST_R</a>","synthetic":true,"types":["bl602_pac::rf::fbdv::LO_FBDV_RST_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/fbdv/struct.LO_FBDV_RST_W.html\" title=\"struct bl602_pac::rf::fbdv::LO_FBDV_RST_W\">LO_FBDV_RST_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::fbdv::LO_FBDV_RST_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/fbdv/struct.LO_FBDV_SEL_FB_CLK_R.html\" title=\"struct bl602_pac::rf::fbdv::LO_FBDV_SEL_FB_CLK_R\">LO_FBDV_SEL_FB_CLK_R</a>","synthetic":true,"types":["bl602_pac::rf::fbdv::LO_FBDV_SEL_FB_CLK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/fbdv/struct.LO_FBDV_SEL_FB_CLK_W.html\" title=\"struct bl602_pac::rf::fbdv::LO_FBDV_SEL_FB_CLK_W\">LO_FBDV_SEL_FB_CLK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::fbdv::LO_FBDV_SEL_FB_CLK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/fbdv/struct.LO_FBDV_SEL_SAMPLE_CLK_R.html\" title=\"struct bl602_pac::rf::fbdv::LO_FBDV_SEL_SAMPLE_CLK_R\">LO_FBDV_SEL_SAMPLE_CLK_R</a>","synthetic":true,"types":["bl602_pac::rf::fbdv::LO_FBDV_SEL_SAMPLE_CLK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/fbdv/struct.LO_FBDV_SEL_SAMPLE_CLK_W.html\" title=\"struct bl602_pac::rf::fbdv::LO_FBDV_SEL_SAMPLE_CLK_W\">LO_FBDV_SEL_SAMPLE_CLK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::fbdv::LO_FBDV_SEL_SAMPLE_CLK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/fbdv/struct.LO_FBDV_HALFSTEP_EN_R.html\" title=\"struct bl602_pac::rf::fbdv::LO_FBDV_HALFSTEP_EN_R\">LO_FBDV_HALFSTEP_EN_R</a>","synthetic":true,"types":["bl602_pac::rf::fbdv::LO_FBDV_HALFSTEP_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/fbdv/struct.LO_FBDV_HALFSTEP_EN_W.html\" title=\"struct bl602_pac::rf::fbdv::LO_FBDV_HALFSTEP_EN_W\">LO_FBDV_HALFSTEP_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::fbdv::LO_FBDV_HALFSTEP_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/fbdv/struct.LO_FBDV_HALFSTEP_EN_HW_R.html\" title=\"struct bl602_pac::rf::fbdv::LO_FBDV_HALFSTEP_EN_HW_R\">LO_FBDV_HALFSTEP_EN_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::fbdv::LO_FBDV_HALFSTEP_EN_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/fbdv/struct.LO_FBDV_HALFSTEP_EN_HW_W.html\" title=\"struct bl602_pac::rf::fbdv::LO_FBDV_HALFSTEP_EN_HW_W\">LO_FBDV_HALFSTEP_EN_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::fbdv::LO_FBDV_HALFSTEP_EN_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/fbdv/struct.FBDV_SPEC.html\" title=\"struct bl602_pac::rf::fbdv::FBDV_SPEC\">FBDV_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::fbdv::FBDV_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lodist/struct.R.html\" title=\"struct bl602_pac::rf::lodist::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::lodist::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lodist/struct.W.html\" title=\"struct bl602_pac::rf::lodist::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::lodist::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lodist/struct.LO_LODIST_RXBUF_STRE_R.html\" title=\"struct bl602_pac::rf::lodist::LO_LODIST_RXBUF_STRE_R\">LO_LODIST_RXBUF_STRE_R</a>","synthetic":true,"types":["bl602_pac::rf::lodist::LO_LODIST_RXBUF_STRE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lodist/struct.LO_LODIST_RXBUF_STRE_W.html\" title=\"struct bl602_pac::rf::lodist::LO_LODIST_RXBUF_STRE_W\">LO_LODIST_RXBUF_STRE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lodist::LO_LODIST_RXBUF_STRE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lodist/struct.LO_LODIST_TXBUF_STRE_R.html\" title=\"struct bl602_pac::rf::lodist::LO_LODIST_TXBUF_STRE_R\">LO_LODIST_TXBUF_STRE_R</a>","synthetic":true,"types":["bl602_pac::rf::lodist::LO_LODIST_TXBUF_STRE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lodist/struct.LO_LODIST_TXBUF_STRE_W.html\" title=\"struct bl602_pac::rf::lodist::LO_LODIST_TXBUF_STRE_W\">LO_LODIST_TXBUF_STRE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lodist::LO_LODIST_TXBUF_STRE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lodist/struct.LO_OSMX_CAP_R.html\" title=\"struct bl602_pac::rf::lodist::LO_OSMX_CAP_R\">LO_OSMX_CAP_R</a>","synthetic":true,"types":["bl602_pac::rf::lodist::LO_OSMX_CAP_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lodist/struct.LO_OSMX_CAP_W.html\" title=\"struct bl602_pac::rf::lodist::LO_OSMX_CAP_W\">LO_OSMX_CAP_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lodist::LO_OSMX_CAP_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lodist/struct.LO_OSMX_CAPBANK_BIAS_R.html\" title=\"struct bl602_pac::rf::lodist::LO_OSMX_CAPBANK_BIAS_R\">LO_OSMX_CAPBANK_BIAS_R</a>","synthetic":true,"types":["bl602_pac::rf::lodist::LO_OSMX_CAPBANK_BIAS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lodist/struct.LO_OSMX_CAPBANK_BIAS_W.html\" title=\"struct bl602_pac::rf::lodist::LO_OSMX_CAPBANK_BIAS_W\">LO_OSMX_CAPBANK_BIAS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lodist::LO_OSMX_CAPBANK_BIAS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lodist/struct.LO_OSMX_VBUF_STRE_R.html\" title=\"struct bl602_pac::rf::lodist::LO_OSMX_VBUF_STRE_R\">LO_OSMX_VBUF_STRE_R</a>","synthetic":true,"types":["bl602_pac::rf::lodist::LO_OSMX_VBUF_STRE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lodist/struct.LO_OSMX_VBUF_STRE_W.html\" title=\"struct bl602_pac::rf::lodist::LO_OSMX_VBUF_STRE_W\">LO_OSMX_VBUF_STRE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lodist::LO_OSMX_VBUF_STRE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lodist/struct.LO_OSMX_FIX_CAP_R.html\" title=\"struct bl602_pac::rf::lodist::LO_OSMX_FIX_CAP_R\">LO_OSMX_FIX_CAP_R</a>","synthetic":true,"types":["bl602_pac::rf::lodist::LO_OSMX_FIX_CAP_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lodist/struct.LO_OSMX_FIX_CAP_W.html\" title=\"struct bl602_pac::rf::lodist::LO_OSMX_FIX_CAP_W\">LO_OSMX_FIX_CAP_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lodist::LO_OSMX_FIX_CAP_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lodist/struct.LO_OSMX_EN_XGM_R.html\" title=\"struct bl602_pac::rf::lodist::LO_OSMX_EN_XGM_R\">LO_OSMX_EN_XGM_R</a>","synthetic":true,"types":["bl602_pac::rf::lodist::LO_OSMX_EN_XGM_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lodist/struct.LO_OSMX_EN_XGM_W.html\" title=\"struct bl602_pac::rf::lodist::LO_OSMX_EN_XGM_W\">LO_OSMX_EN_XGM_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lodist::LO_OSMX_EN_XGM_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lodist/struct.LO_OSMX_XGM_BOOST_R.html\" title=\"struct bl602_pac::rf::lodist::LO_OSMX_XGM_BOOST_R\">LO_OSMX_XGM_BOOST_R</a>","synthetic":true,"types":["bl602_pac::rf::lodist::LO_OSMX_XGM_BOOST_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lodist/struct.LO_OSMX_XGM_BOOST_W.html\" title=\"struct bl602_pac::rf::lodist::LO_OSMX_XGM_BOOST_W\">LO_OSMX_XGM_BOOST_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lodist::LO_OSMX_XGM_BOOST_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lodist/struct.LODIST_SPEC.html\" title=\"struct bl602_pac::rf::lodist::LODIST_SPEC\">LODIST_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::lodist::LODIST_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/sdm1/struct.R.html\" title=\"struct bl602_pac::rf::sdm1::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::sdm1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/sdm1/struct.W.html\" title=\"struct bl602_pac::rf::sdm1::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::sdm1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/sdm1/struct.LO_SDM_FLAG_R.html\" title=\"struct bl602_pac::rf::sdm1::LO_SDM_FLAG_R\">LO_SDM_FLAG_R</a>","synthetic":true,"types":["bl602_pac::rf::sdm1::LO_SDM_FLAG_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/sdm1/struct.LO_SDM_FLAG_W.html\" title=\"struct bl602_pac::rf::sdm1::LO_SDM_FLAG_W\">LO_SDM_FLAG_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::sdm1::LO_SDM_FLAG_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/sdm1/struct.LO_SDM_RSTB_HW_R.html\" title=\"struct bl602_pac::rf::sdm1::LO_SDM_RSTB_HW_R\">LO_SDM_RSTB_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::sdm1::LO_SDM_RSTB_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/sdm1/struct.LO_SDM_RSTB_HW_W.html\" title=\"struct bl602_pac::rf::sdm1::LO_SDM_RSTB_HW_W\">LO_SDM_RSTB_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::sdm1::LO_SDM_RSTB_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/sdm1/struct.LO_SDM_RSTB_R.html\" title=\"struct bl602_pac::rf::sdm1::LO_SDM_RSTB_R\">LO_SDM_RSTB_R</a>","synthetic":true,"types":["bl602_pac::rf::sdm1::LO_SDM_RSTB_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/sdm1/struct.LO_SDM_RSTB_W.html\" title=\"struct bl602_pac::rf::sdm1::LO_SDM_RSTB_W\">LO_SDM_RSTB_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::sdm1::LO_SDM_RSTB_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/sdm1/struct.LO_SDM_BYPASS_R.html\" title=\"struct bl602_pac::rf::sdm1::LO_SDM_BYPASS_R\">LO_SDM_BYPASS_R</a>","synthetic":true,"types":["bl602_pac::rf::sdm1::LO_SDM_BYPASS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/sdm1/struct.LO_SDM_BYPASS_W.html\" title=\"struct bl602_pac::rf::sdm1::LO_SDM_BYPASS_W\">LO_SDM_BYPASS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::sdm1::LO_SDM_BYPASS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/sdm1/struct.LO_SDM_DITHER_SEL_R.html\" title=\"struct bl602_pac::rf::sdm1::LO_SDM_DITHER_SEL_R\">LO_SDM_DITHER_SEL_R</a>","synthetic":true,"types":["bl602_pac::rf::sdm1::LO_SDM_DITHER_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/sdm1/struct.LO_SDM_DITHER_SEL_W.html\" title=\"struct bl602_pac::rf::sdm1::LO_SDM_DITHER_SEL_W\">LO_SDM_DITHER_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::sdm1::LO_SDM_DITHER_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/sdm1/struct.LO_SDM_BYPASS_HW_R.html\" title=\"struct bl602_pac::rf::sdm1::LO_SDM_BYPASS_HW_R\">LO_SDM_BYPASS_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::sdm1::LO_SDM_BYPASS_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/sdm1/struct.LO_SDM_BYPASS_HW_W.html\" title=\"struct bl602_pac::rf::sdm1::LO_SDM_BYPASS_HW_W\">LO_SDM_BYPASS_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::sdm1::LO_SDM_BYPASS_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/sdm1/struct.LO_SDM_DITHER_SEL_HW_R.html\" title=\"struct bl602_pac::rf::sdm1::LO_SDM_DITHER_SEL_HW_R\">LO_SDM_DITHER_SEL_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::sdm1::LO_SDM_DITHER_SEL_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/sdm1/struct.LO_SDM_DITHER_SEL_HW_W.html\" title=\"struct bl602_pac::rf::sdm1::LO_SDM_DITHER_SEL_HW_W\">LO_SDM_DITHER_SEL_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::sdm1::LO_SDM_DITHER_SEL_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/sdm1/struct.SDM1_SPEC.html\" title=\"struct bl602_pac::rf::sdm1::SDM1_SPEC\">SDM1_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::sdm1::SDM1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/sdm2/struct.R.html\" title=\"struct bl602_pac::rf::sdm2::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::sdm2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/sdm2/struct.W.html\" title=\"struct bl602_pac::rf::sdm2::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::sdm2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/sdm2/struct.LO_SDMIN_R.html\" title=\"struct bl602_pac::rf::sdm2::LO_SDMIN_R\">LO_SDMIN_R</a>","synthetic":true,"types":["bl602_pac::rf::sdm2::LO_SDMIN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/sdm2/struct.LO_SDMIN_W.html\" title=\"struct bl602_pac::rf::sdm2::LO_SDMIN_W\">LO_SDMIN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::sdm2::LO_SDMIN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/sdm2/struct.SDM2_SPEC.html\" title=\"struct bl602_pac::rf::sdm2::SDM2_SPEC\">SDM2_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::sdm2::SDM2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/sdm3/struct.R.html\" title=\"struct bl602_pac::rf::sdm3::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::sdm3::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/sdm3/struct.W.html\" title=\"struct bl602_pac::rf::sdm3::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::sdm3::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/sdm3/struct.LO_SDMIN_HW_R.html\" title=\"struct bl602_pac::rf::sdm3::LO_SDMIN_HW_R\">LO_SDMIN_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::sdm3::LO_SDMIN_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/sdm3/struct.LO_SDMIN_HW_W.html\" title=\"struct bl602_pac::rf::sdm3::LO_SDMIN_HW_W\">LO_SDMIN_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::sdm3::LO_SDMIN_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/sdm3/struct.SDM3_SPEC.html\" title=\"struct bl602_pac::rf::sdm3::SDM3_SPEC\">SDM3_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::sdm3::SDM3_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_resv_reg_0/struct.R.html\" title=\"struct bl602_pac::rf::rf_resv_reg_0::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::rf_resv_reg_0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_resv_reg_0/struct.W.html\" title=\"struct bl602_pac::rf::rf_resv_reg_0::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::rf_resv_reg_0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_resv_reg_0/struct.RF_RESERVED0_R.html\" title=\"struct bl602_pac::rf::rf_resv_reg_0::RF_RESERVED0_R\">RF_RESERVED0_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_resv_reg_0::RF_RESERVED0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_resv_reg_0/struct.RF_RESERVED0_W.html\" title=\"struct bl602_pac::rf::rf_resv_reg_0::RF_RESERVED0_W\">RF_RESERVED0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_resv_reg_0::RF_RESERVED0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_resv_reg_0/struct.RF_RESV_REG_0_SPEC.html\" title=\"struct bl602_pac::rf::rf_resv_reg_0::RF_RESV_REG_0_SPEC\">RF_RESV_REG_0_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::rf_resv_reg_0::RF_RESV_REG_0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_resv_reg_1/struct.R.html\" title=\"struct bl602_pac::rf::rf_resv_reg_1::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::rf_resv_reg_1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_resv_reg_1/struct.W.html\" title=\"struct bl602_pac::rf::rf_resv_reg_1::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::rf_resv_reg_1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_resv_reg_1/struct.RF_RESERVED1_R.html\" title=\"struct bl602_pac::rf::rf_resv_reg_1::RF_RESERVED1_R\">RF_RESERVED1_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_resv_reg_1::RF_RESERVED1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_resv_reg_1/struct.RF_RESERVED1_W.html\" title=\"struct bl602_pac::rf::rf_resv_reg_1::RF_RESERVED1_W\">RF_RESERVED1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_resv_reg_1::RF_RESERVED1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_resv_reg_1/struct.RF_RESV_REG_1_SPEC.html\" title=\"struct bl602_pac::rf::rf_resv_reg_1::RF_RESV_REG_1_SPEC\">RF_RESV_REG_1_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::rf_resv_reg_1::RF_RESV_REG_1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_resv_reg_2/struct.R.html\" title=\"struct bl602_pac::rf::rf_resv_reg_2::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::rf_resv_reg_2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_resv_reg_2/struct.W.html\" title=\"struct bl602_pac::rf::rf_resv_reg_2::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::rf_resv_reg_2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_resv_reg_2/struct.RF_RESERVED2_R.html\" title=\"struct bl602_pac::rf::rf_resv_reg_2::RF_RESERVED2_R\">RF_RESERVED2_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_resv_reg_2::RF_RESERVED2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_resv_reg_2/struct.RF_RESERVED2_W.html\" title=\"struct bl602_pac::rf::rf_resv_reg_2::RF_RESERVED2_W\">RF_RESERVED2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_resv_reg_2::RF_RESERVED2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_resv_reg_2/struct.RF_RESV_REG_2_SPEC.html\" title=\"struct bl602_pac::rf::rf_resv_reg_2::RF_RESV_REG_2_SPEC\">RF_RESV_REG_2_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::rf_resv_reg_2::RF_RESV_REG_2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rrf_gain_index1/struct.R.html\" title=\"struct bl602_pac::rf::rrf_gain_index1::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::rrf_gain_index1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rrf_gain_index1/struct.W.html\" title=\"struct bl602_pac::rf::rrf_gain_index1::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::rrf_gain_index1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rrf_gain_index1/struct.GAIN_CTRL5_GC_LNA_R.html\" title=\"struct bl602_pac::rf::rrf_gain_index1::GAIN_CTRL5_GC_LNA_R\">GAIN_CTRL5_GC_LNA_R</a>","synthetic":true,"types":["bl602_pac::rf::rrf_gain_index1::GAIN_CTRL5_GC_LNA_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rrf_gain_index1/struct.GAIN_CTRL5_GC_LNA_W.html\" title=\"struct bl602_pac::rf::rrf_gain_index1::GAIN_CTRL5_GC_LNA_W\">GAIN_CTRL5_GC_LNA_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rrf_gain_index1::GAIN_CTRL5_GC_LNA_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rrf_gain_index1/struct.GAIN_CTRL5_GC_RMXGM_R.html\" title=\"struct bl602_pac::rf::rrf_gain_index1::GAIN_CTRL5_GC_RMXGM_R\">GAIN_CTRL5_GC_RMXGM_R</a>","synthetic":true,"types":["bl602_pac::rf::rrf_gain_index1::GAIN_CTRL5_GC_RMXGM_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rrf_gain_index1/struct.GAIN_CTRL5_GC_RMXGM_W.html\" title=\"struct bl602_pac::rf::rrf_gain_index1::GAIN_CTRL5_GC_RMXGM_W\">GAIN_CTRL5_GC_RMXGM_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rrf_gain_index1::GAIN_CTRL5_GC_RMXGM_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rrf_gain_index1/struct.GAIN_CTRL4_GC_LNA_R.html\" title=\"struct bl602_pac::rf::rrf_gain_index1::GAIN_CTRL4_GC_LNA_R\">GAIN_CTRL4_GC_LNA_R</a>","synthetic":true,"types":["bl602_pac::rf::rrf_gain_index1::GAIN_CTRL4_GC_LNA_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rrf_gain_index1/struct.GAIN_CTRL4_GC_LNA_W.html\" title=\"struct bl602_pac::rf::rrf_gain_index1::GAIN_CTRL4_GC_LNA_W\">GAIN_CTRL4_GC_LNA_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rrf_gain_index1::GAIN_CTRL4_GC_LNA_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rrf_gain_index1/struct.GAIN_CTRL4_GC_RMXGM_R.html\" title=\"struct bl602_pac::rf::rrf_gain_index1::GAIN_CTRL4_GC_RMXGM_R\">GAIN_CTRL4_GC_RMXGM_R</a>","synthetic":true,"types":["bl602_pac::rf::rrf_gain_index1::GAIN_CTRL4_GC_RMXGM_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rrf_gain_index1/struct.GAIN_CTRL4_GC_RMXGM_W.html\" title=\"struct bl602_pac::rf::rrf_gain_index1::GAIN_CTRL4_GC_RMXGM_W\">GAIN_CTRL4_GC_RMXGM_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rrf_gain_index1::GAIN_CTRL4_GC_RMXGM_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rrf_gain_index1/struct.GAIN_CTRL3_GC_LNA_R.html\" title=\"struct bl602_pac::rf::rrf_gain_index1::GAIN_CTRL3_GC_LNA_R\">GAIN_CTRL3_GC_LNA_R</a>","synthetic":true,"types":["bl602_pac::rf::rrf_gain_index1::GAIN_CTRL3_GC_LNA_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rrf_gain_index1/struct.GAIN_CTRL3_GC_LNA_W.html\" title=\"struct bl602_pac::rf::rrf_gain_index1::GAIN_CTRL3_GC_LNA_W\">GAIN_CTRL3_GC_LNA_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rrf_gain_index1::GAIN_CTRL3_GC_LNA_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rrf_gain_index1/struct.GAIN_CTRL3_GC_RMXGM_R.html\" title=\"struct bl602_pac::rf::rrf_gain_index1::GAIN_CTRL3_GC_RMXGM_R\">GAIN_CTRL3_GC_RMXGM_R</a>","synthetic":true,"types":["bl602_pac::rf::rrf_gain_index1::GAIN_CTRL3_GC_RMXGM_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rrf_gain_index1/struct.GAIN_CTRL3_GC_RMXGM_W.html\" title=\"struct bl602_pac::rf::rrf_gain_index1::GAIN_CTRL3_GC_RMXGM_W\">GAIN_CTRL3_GC_RMXGM_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rrf_gain_index1::GAIN_CTRL3_GC_RMXGM_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rrf_gain_index1/struct.GAIN_CTRL2_GC_LNA_R.html\" title=\"struct bl602_pac::rf::rrf_gain_index1::GAIN_CTRL2_GC_LNA_R\">GAIN_CTRL2_GC_LNA_R</a>","synthetic":true,"types":["bl602_pac::rf::rrf_gain_index1::GAIN_CTRL2_GC_LNA_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rrf_gain_index1/struct.GAIN_CTRL2_GC_LNA_W.html\" title=\"struct bl602_pac::rf::rrf_gain_index1::GAIN_CTRL2_GC_LNA_W\">GAIN_CTRL2_GC_LNA_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rrf_gain_index1::GAIN_CTRL2_GC_LNA_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rrf_gain_index1/struct.GAIN_CTRL2_GC_RMXGM_R.html\" title=\"struct bl602_pac::rf::rrf_gain_index1::GAIN_CTRL2_GC_RMXGM_R\">GAIN_CTRL2_GC_RMXGM_R</a>","synthetic":true,"types":["bl602_pac::rf::rrf_gain_index1::GAIN_CTRL2_GC_RMXGM_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rrf_gain_index1/struct.GAIN_CTRL2_GC_RMXGM_W.html\" title=\"struct bl602_pac::rf::rrf_gain_index1::GAIN_CTRL2_GC_RMXGM_W\">GAIN_CTRL2_GC_RMXGM_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rrf_gain_index1::GAIN_CTRL2_GC_RMXGM_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rrf_gain_index1/struct.GAIN_CTRL1_GC_LNA_R.html\" title=\"struct bl602_pac::rf::rrf_gain_index1::GAIN_CTRL1_GC_LNA_R\">GAIN_CTRL1_GC_LNA_R</a>","synthetic":true,"types":["bl602_pac::rf::rrf_gain_index1::GAIN_CTRL1_GC_LNA_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rrf_gain_index1/struct.GAIN_CTRL1_GC_LNA_W.html\" title=\"struct bl602_pac::rf::rrf_gain_index1::GAIN_CTRL1_GC_LNA_W\">GAIN_CTRL1_GC_LNA_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rrf_gain_index1::GAIN_CTRL1_GC_LNA_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rrf_gain_index1/struct.GAIN_CTRL1_GC_RMXGM_R.html\" title=\"struct bl602_pac::rf::rrf_gain_index1::GAIN_CTRL1_GC_RMXGM_R\">GAIN_CTRL1_GC_RMXGM_R</a>","synthetic":true,"types":["bl602_pac::rf::rrf_gain_index1::GAIN_CTRL1_GC_RMXGM_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rrf_gain_index1/struct.GAIN_CTRL1_GC_RMXGM_W.html\" title=\"struct bl602_pac::rf::rrf_gain_index1::GAIN_CTRL1_GC_RMXGM_W\">GAIN_CTRL1_GC_RMXGM_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rrf_gain_index1::GAIN_CTRL1_GC_RMXGM_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rrf_gain_index1/struct.GAIN_CTRL0_GC_LNA_R.html\" title=\"struct bl602_pac::rf::rrf_gain_index1::GAIN_CTRL0_GC_LNA_R\">GAIN_CTRL0_GC_LNA_R</a>","synthetic":true,"types":["bl602_pac::rf::rrf_gain_index1::GAIN_CTRL0_GC_LNA_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rrf_gain_index1/struct.GAIN_CTRL0_GC_LNA_W.html\" title=\"struct bl602_pac::rf::rrf_gain_index1::GAIN_CTRL0_GC_LNA_W\">GAIN_CTRL0_GC_LNA_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rrf_gain_index1::GAIN_CTRL0_GC_LNA_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rrf_gain_index1/struct.GAIN_CTRL0_GC_RMXGM_R.html\" title=\"struct bl602_pac::rf::rrf_gain_index1::GAIN_CTRL0_GC_RMXGM_R\">GAIN_CTRL0_GC_RMXGM_R</a>","synthetic":true,"types":["bl602_pac::rf::rrf_gain_index1::GAIN_CTRL0_GC_RMXGM_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rrf_gain_index1/struct.GAIN_CTRL0_GC_RMXGM_W.html\" title=\"struct bl602_pac::rf::rrf_gain_index1::GAIN_CTRL0_GC_RMXGM_W\">GAIN_CTRL0_GC_RMXGM_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rrf_gain_index1::GAIN_CTRL0_GC_RMXGM_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rrf_gain_index1/struct.RRF_GAIN_INDEX1_SPEC.html\" title=\"struct bl602_pac::rf::rrf_gain_index1::RRF_GAIN_INDEX1_SPEC\">RRF_GAIN_INDEX1_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::rrf_gain_index1::RRF_GAIN_INDEX1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rrf_gain_index2/struct.R.html\" title=\"struct bl602_pac::rf::rrf_gain_index2::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::rrf_gain_index2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rrf_gain_index2/struct.W.html\" title=\"struct bl602_pac::rf::rrf_gain_index2::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::rrf_gain_index2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rrf_gain_index2/struct.GAIN_CTRL6_GC_LNA_R.html\" title=\"struct bl602_pac::rf::rrf_gain_index2::GAIN_CTRL6_GC_LNA_R\">GAIN_CTRL6_GC_LNA_R</a>","synthetic":true,"types":["bl602_pac::rf::rrf_gain_index2::GAIN_CTRL6_GC_LNA_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rrf_gain_index2/struct.GAIN_CTRL6_GC_LNA_W.html\" title=\"struct bl602_pac::rf::rrf_gain_index2::GAIN_CTRL6_GC_LNA_W\">GAIN_CTRL6_GC_LNA_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rrf_gain_index2::GAIN_CTRL6_GC_LNA_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rrf_gain_index2/struct.GAIN_CTRL6_GC_RMXGM_R.html\" title=\"struct bl602_pac::rf::rrf_gain_index2::GAIN_CTRL6_GC_RMXGM_R\">GAIN_CTRL6_GC_RMXGM_R</a>","synthetic":true,"types":["bl602_pac::rf::rrf_gain_index2::GAIN_CTRL6_GC_RMXGM_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rrf_gain_index2/struct.GAIN_CTRL6_GC_RMXGM_W.html\" title=\"struct bl602_pac::rf::rrf_gain_index2::GAIN_CTRL6_GC_RMXGM_W\">GAIN_CTRL6_GC_RMXGM_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rrf_gain_index2::GAIN_CTRL6_GC_RMXGM_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rrf_gain_index2/struct.GAIN_CTRL7_GC_LNA_R.html\" title=\"struct bl602_pac::rf::rrf_gain_index2::GAIN_CTRL7_GC_LNA_R\">GAIN_CTRL7_GC_LNA_R</a>","synthetic":true,"types":["bl602_pac::rf::rrf_gain_index2::GAIN_CTRL7_GC_LNA_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rrf_gain_index2/struct.GAIN_CTRL7_GC_LNA_W.html\" title=\"struct bl602_pac::rf::rrf_gain_index2::GAIN_CTRL7_GC_LNA_W\">GAIN_CTRL7_GC_LNA_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rrf_gain_index2::GAIN_CTRL7_GC_LNA_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rrf_gain_index2/struct.GAIN_CTRL7_GC_RMXGM_R.html\" title=\"struct bl602_pac::rf::rrf_gain_index2::GAIN_CTRL7_GC_RMXGM_R\">GAIN_CTRL7_GC_RMXGM_R</a>","synthetic":true,"types":["bl602_pac::rf::rrf_gain_index2::GAIN_CTRL7_GC_RMXGM_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rrf_gain_index2/struct.GAIN_CTRL7_GC_RMXGM_W.html\" title=\"struct bl602_pac::rf::rrf_gain_index2::GAIN_CTRL7_GC_RMXGM_W\">GAIN_CTRL7_GC_RMXGM_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rrf_gain_index2::GAIN_CTRL7_GC_RMXGM_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rrf_gain_index2/struct.GAIN_CTRL8_GC_LNA_R.html\" title=\"struct bl602_pac::rf::rrf_gain_index2::GAIN_CTRL8_GC_LNA_R\">GAIN_CTRL8_GC_LNA_R</a>","synthetic":true,"types":["bl602_pac::rf::rrf_gain_index2::GAIN_CTRL8_GC_LNA_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rrf_gain_index2/struct.GAIN_CTRL8_GC_LNA_W.html\" title=\"struct bl602_pac::rf::rrf_gain_index2::GAIN_CTRL8_GC_LNA_W\">GAIN_CTRL8_GC_LNA_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rrf_gain_index2::GAIN_CTRL8_GC_LNA_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rrf_gain_index2/struct.GAIN_CTRL8_GC_RMXGM_R.html\" title=\"struct bl602_pac::rf::rrf_gain_index2::GAIN_CTRL8_GC_RMXGM_R\">GAIN_CTRL8_GC_RMXGM_R</a>","synthetic":true,"types":["bl602_pac::rf::rrf_gain_index2::GAIN_CTRL8_GC_RMXGM_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rrf_gain_index2/struct.GAIN_CTRL8_GC_RMXGM_W.html\" title=\"struct bl602_pac::rf::rrf_gain_index2::GAIN_CTRL8_GC_RMXGM_W\">GAIN_CTRL8_GC_RMXGM_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rrf_gain_index2::GAIN_CTRL8_GC_RMXGM_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rrf_gain_index2/struct.RRF_GAIN_INDEX2_SPEC.html\" title=\"struct bl602_pac::rf::rrf_gain_index2::RRF_GAIN_INDEX2_SPEC\">RRF_GAIN_INDEX2_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::rrf_gain_index2::RRF_GAIN_INDEX2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lna_ctrl_hw_mux/struct.R.html\" title=\"struct bl602_pac::rf::lna_ctrl_hw_mux::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::lna_ctrl_hw_mux::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lna_ctrl_hw_mux/struct.W.html\" title=\"struct bl602_pac::rf::lna_ctrl_hw_mux::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::lna_ctrl_hw_mux::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lna_ctrl_hw_mux/struct.LNA_LOAD_CSW_LG_R.html\" title=\"struct bl602_pac::rf::lna_ctrl_hw_mux::LNA_LOAD_CSW_LG_R\">LNA_LOAD_CSW_LG_R</a>","synthetic":true,"types":["bl602_pac::rf::lna_ctrl_hw_mux::LNA_LOAD_CSW_LG_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lna_ctrl_hw_mux/struct.LNA_LOAD_CSW_LG_W.html\" title=\"struct bl602_pac::rf::lna_ctrl_hw_mux::LNA_LOAD_CSW_LG_W\">LNA_LOAD_CSW_LG_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lna_ctrl_hw_mux::LNA_LOAD_CSW_LG_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lna_ctrl_hw_mux/struct.LNA_LOAD_CSW_HG_R.html\" title=\"struct bl602_pac::rf::lna_ctrl_hw_mux::LNA_LOAD_CSW_HG_R\">LNA_LOAD_CSW_HG_R</a>","synthetic":true,"types":["bl602_pac::rf::lna_ctrl_hw_mux::LNA_LOAD_CSW_HG_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lna_ctrl_hw_mux/struct.LNA_LOAD_CSW_HG_W.html\" title=\"struct bl602_pac::rf::lna_ctrl_hw_mux::LNA_LOAD_CSW_HG_W\">LNA_LOAD_CSW_HG_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lna_ctrl_hw_mux::LNA_LOAD_CSW_HG_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lna_ctrl_hw_mux/struct.LNA_BM_LG_R.html\" title=\"struct bl602_pac::rf::lna_ctrl_hw_mux::LNA_BM_LG_R\">LNA_BM_LG_R</a>","synthetic":true,"types":["bl602_pac::rf::lna_ctrl_hw_mux::LNA_BM_LG_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lna_ctrl_hw_mux/struct.LNA_BM_LG_W.html\" title=\"struct bl602_pac::rf::lna_ctrl_hw_mux::LNA_BM_LG_W\">LNA_BM_LG_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lna_ctrl_hw_mux::LNA_BM_LG_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lna_ctrl_hw_mux/struct.LNA_BM_HG_R.html\" title=\"struct bl602_pac::rf::lna_ctrl_hw_mux::LNA_BM_HG_R\">LNA_BM_HG_R</a>","synthetic":true,"types":["bl602_pac::rf::lna_ctrl_hw_mux::LNA_BM_HG_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lna_ctrl_hw_mux/struct.LNA_BM_HG_W.html\" title=\"struct bl602_pac::rf::lna_ctrl_hw_mux::LNA_BM_HG_W\">LNA_BM_HG_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lna_ctrl_hw_mux::LNA_BM_HG_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lna_ctrl_hw_mux/struct.LNA_CTRL_HW_MUX_SPEC.html\" title=\"struct bl602_pac::rf::lna_ctrl_hw_mux::LNA_CTRL_HW_MUX_SPEC\">LNA_CTRL_HW_MUX_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::lna_ctrl_hw_mux::LNA_CTRL_HW_MUX_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index1/struct.R.html\" title=\"struct bl602_pac::rf::rbb_gain_index1::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index1/struct.W.html\" title=\"struct bl602_pac::rf::rbb_gain_index1::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index1/struct.GAIN_CTRL3_GC_RBB2_R.html\" title=\"struct bl602_pac::rf::rbb_gain_index1::GAIN_CTRL3_GC_RBB2_R\">GAIN_CTRL3_GC_RBB2_R</a>","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index1::GAIN_CTRL3_GC_RBB2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index1/struct.GAIN_CTRL3_GC_RBB2_W.html\" title=\"struct bl602_pac::rf::rbb_gain_index1::GAIN_CTRL3_GC_RBB2_W\">GAIN_CTRL3_GC_RBB2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index1::GAIN_CTRL3_GC_RBB2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index1/struct.GAIN_CTRL3_GC_RBB1_R.html\" title=\"struct bl602_pac::rf::rbb_gain_index1::GAIN_CTRL3_GC_RBB1_R\">GAIN_CTRL3_GC_RBB1_R</a>","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index1::GAIN_CTRL3_GC_RBB1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index1/struct.GAIN_CTRL3_GC_RBB1_W.html\" title=\"struct bl602_pac::rf::rbb_gain_index1::GAIN_CTRL3_GC_RBB1_W\">GAIN_CTRL3_GC_RBB1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index1::GAIN_CTRL3_GC_RBB1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index1/struct.GAIN_CTRL2_GC_RBB2_R.html\" title=\"struct bl602_pac::rf::rbb_gain_index1::GAIN_CTRL2_GC_RBB2_R\">GAIN_CTRL2_GC_RBB2_R</a>","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index1::GAIN_CTRL2_GC_RBB2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index1/struct.GAIN_CTRL2_GC_RBB2_W.html\" title=\"struct bl602_pac::rf::rbb_gain_index1::GAIN_CTRL2_GC_RBB2_W\">GAIN_CTRL2_GC_RBB2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index1::GAIN_CTRL2_GC_RBB2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index1/struct.GAIN_CTRL2_GC_RBB1_R.html\" title=\"struct bl602_pac::rf::rbb_gain_index1::GAIN_CTRL2_GC_RBB1_R\">GAIN_CTRL2_GC_RBB1_R</a>","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index1::GAIN_CTRL2_GC_RBB1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index1/struct.GAIN_CTRL2_GC_RBB1_W.html\" title=\"struct bl602_pac::rf::rbb_gain_index1::GAIN_CTRL2_GC_RBB1_W\">GAIN_CTRL2_GC_RBB1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index1::GAIN_CTRL2_GC_RBB1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index1/struct.GAIN_CTRL1_GC_RBB2_R.html\" title=\"struct bl602_pac::rf::rbb_gain_index1::GAIN_CTRL1_GC_RBB2_R\">GAIN_CTRL1_GC_RBB2_R</a>","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index1::GAIN_CTRL1_GC_RBB2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index1/struct.GAIN_CTRL1_GC_RBB2_W.html\" title=\"struct bl602_pac::rf::rbb_gain_index1::GAIN_CTRL1_GC_RBB2_W\">GAIN_CTRL1_GC_RBB2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index1::GAIN_CTRL1_GC_RBB2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index1/struct.GAIN_CTRL1_GC_RBB1_R.html\" title=\"struct bl602_pac::rf::rbb_gain_index1::GAIN_CTRL1_GC_RBB1_R\">GAIN_CTRL1_GC_RBB1_R</a>","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index1::GAIN_CTRL1_GC_RBB1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index1/struct.GAIN_CTRL1_GC_RBB1_W.html\" title=\"struct bl602_pac::rf::rbb_gain_index1::GAIN_CTRL1_GC_RBB1_W\">GAIN_CTRL1_GC_RBB1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index1::GAIN_CTRL1_GC_RBB1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index1/struct.GAIN_CTRL0_GC_RBB2_R.html\" title=\"struct bl602_pac::rf::rbb_gain_index1::GAIN_CTRL0_GC_RBB2_R\">GAIN_CTRL0_GC_RBB2_R</a>","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index1::GAIN_CTRL0_GC_RBB2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index1/struct.GAIN_CTRL0_GC_RBB2_W.html\" title=\"struct bl602_pac::rf::rbb_gain_index1::GAIN_CTRL0_GC_RBB2_W\">GAIN_CTRL0_GC_RBB2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index1::GAIN_CTRL0_GC_RBB2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index1/struct.GAIN_CTRL0_GC_RBB1_R.html\" title=\"struct bl602_pac::rf::rbb_gain_index1::GAIN_CTRL0_GC_RBB1_R\">GAIN_CTRL0_GC_RBB1_R</a>","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index1::GAIN_CTRL0_GC_RBB1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index1/struct.GAIN_CTRL0_GC_RBB1_W.html\" title=\"struct bl602_pac::rf::rbb_gain_index1::GAIN_CTRL0_GC_RBB1_W\">GAIN_CTRL0_GC_RBB1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index1::GAIN_CTRL0_GC_RBB1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index1/struct.RBB_GAIN_INDEX1_SPEC.html\" title=\"struct bl602_pac::rf::rbb_gain_index1::RBB_GAIN_INDEX1_SPEC\">RBB_GAIN_INDEX1_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index1::RBB_GAIN_INDEX1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index2/struct.R.html\" title=\"struct bl602_pac::rf::rbb_gain_index2::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index2/struct.W.html\" title=\"struct bl602_pac::rf::rbb_gain_index2::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index2/struct.GAIN_CTRL7_GC_RBB2_R.html\" title=\"struct bl602_pac::rf::rbb_gain_index2::GAIN_CTRL7_GC_RBB2_R\">GAIN_CTRL7_GC_RBB2_R</a>","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index2::GAIN_CTRL7_GC_RBB2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index2/struct.GAIN_CTRL7_GC_RBB2_W.html\" title=\"struct bl602_pac::rf::rbb_gain_index2::GAIN_CTRL7_GC_RBB2_W\">GAIN_CTRL7_GC_RBB2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index2::GAIN_CTRL7_GC_RBB2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index2/struct.GAIN_CTRL7_GC_RBB1_R.html\" title=\"struct bl602_pac::rf::rbb_gain_index2::GAIN_CTRL7_GC_RBB1_R\">GAIN_CTRL7_GC_RBB1_R</a>","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index2::GAIN_CTRL7_GC_RBB1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index2/struct.GAIN_CTRL7_GC_RBB1_W.html\" title=\"struct bl602_pac::rf::rbb_gain_index2::GAIN_CTRL7_GC_RBB1_W\">GAIN_CTRL7_GC_RBB1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index2::GAIN_CTRL7_GC_RBB1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index2/struct.GAIN_CTRL6_GC_RBB2_R.html\" title=\"struct bl602_pac::rf::rbb_gain_index2::GAIN_CTRL6_GC_RBB2_R\">GAIN_CTRL6_GC_RBB2_R</a>","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index2::GAIN_CTRL6_GC_RBB2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index2/struct.GAIN_CTRL6_GC_RBB2_W.html\" title=\"struct bl602_pac::rf::rbb_gain_index2::GAIN_CTRL6_GC_RBB2_W\">GAIN_CTRL6_GC_RBB2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index2::GAIN_CTRL6_GC_RBB2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index2/struct.GAIN_CTRL6_GC_RBB1_R.html\" title=\"struct bl602_pac::rf::rbb_gain_index2::GAIN_CTRL6_GC_RBB1_R\">GAIN_CTRL6_GC_RBB1_R</a>","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index2::GAIN_CTRL6_GC_RBB1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index2/struct.GAIN_CTRL6_GC_RBB1_W.html\" title=\"struct bl602_pac::rf::rbb_gain_index2::GAIN_CTRL6_GC_RBB1_W\">GAIN_CTRL6_GC_RBB1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index2::GAIN_CTRL6_GC_RBB1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index2/struct.GAIN_CTRL5_GC_RBB2_R.html\" title=\"struct bl602_pac::rf::rbb_gain_index2::GAIN_CTRL5_GC_RBB2_R\">GAIN_CTRL5_GC_RBB2_R</a>","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index2::GAIN_CTRL5_GC_RBB2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index2/struct.GAIN_CTRL5_GC_RBB2_W.html\" title=\"struct bl602_pac::rf::rbb_gain_index2::GAIN_CTRL5_GC_RBB2_W\">GAIN_CTRL5_GC_RBB2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index2::GAIN_CTRL5_GC_RBB2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index2/struct.GAIN_CTRL5_GC_RBB1_R.html\" title=\"struct bl602_pac::rf::rbb_gain_index2::GAIN_CTRL5_GC_RBB1_R\">GAIN_CTRL5_GC_RBB1_R</a>","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index2::GAIN_CTRL5_GC_RBB1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index2/struct.GAIN_CTRL5_GC_RBB1_W.html\" title=\"struct bl602_pac::rf::rbb_gain_index2::GAIN_CTRL5_GC_RBB1_W\">GAIN_CTRL5_GC_RBB1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index2::GAIN_CTRL5_GC_RBB1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index2/struct.GAIN_CTRL4_GC_RBB2_R.html\" title=\"struct bl602_pac::rf::rbb_gain_index2::GAIN_CTRL4_GC_RBB2_R\">GAIN_CTRL4_GC_RBB2_R</a>","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index2::GAIN_CTRL4_GC_RBB2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index2/struct.GAIN_CTRL4_GC_RBB2_W.html\" title=\"struct bl602_pac::rf::rbb_gain_index2::GAIN_CTRL4_GC_RBB2_W\">GAIN_CTRL4_GC_RBB2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index2::GAIN_CTRL4_GC_RBB2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index2/struct.GAIN_CTRL4_GC_RBB1_R.html\" title=\"struct bl602_pac::rf::rbb_gain_index2::GAIN_CTRL4_GC_RBB1_R\">GAIN_CTRL4_GC_RBB1_R</a>","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index2::GAIN_CTRL4_GC_RBB1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index2/struct.GAIN_CTRL4_GC_RBB1_W.html\" title=\"struct bl602_pac::rf::rbb_gain_index2::GAIN_CTRL4_GC_RBB1_W\">GAIN_CTRL4_GC_RBB1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index2::GAIN_CTRL4_GC_RBB1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index2/struct.RBB_GAIN_INDEX2_SPEC.html\" title=\"struct bl602_pac::rf::rbb_gain_index2::RBB_GAIN_INDEX2_SPEC\">RBB_GAIN_INDEX2_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index2::RBB_GAIN_INDEX2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index3/struct.R.html\" title=\"struct bl602_pac::rf::rbb_gain_index3::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index3::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index3/struct.W.html\" title=\"struct bl602_pac::rf::rbb_gain_index3::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index3::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index3/struct.GAIN_CTRL11_GC_RBB2_R.html\" title=\"struct bl602_pac::rf::rbb_gain_index3::GAIN_CTRL11_GC_RBB2_R\">GAIN_CTRL11_GC_RBB2_R</a>","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index3::GAIN_CTRL11_GC_RBB2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index3/struct.GAIN_CTRL11_GC_RBB2_W.html\" title=\"struct bl602_pac::rf::rbb_gain_index3::GAIN_CTRL11_GC_RBB2_W\">GAIN_CTRL11_GC_RBB2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index3::GAIN_CTRL11_GC_RBB2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index3/struct.GAIN_CTRL11_GC_RBB1_R.html\" title=\"struct bl602_pac::rf::rbb_gain_index3::GAIN_CTRL11_GC_RBB1_R\">GAIN_CTRL11_GC_RBB1_R</a>","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index3::GAIN_CTRL11_GC_RBB1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index3/struct.GAIN_CTRL11_GC_RBB1_W.html\" title=\"struct bl602_pac::rf::rbb_gain_index3::GAIN_CTRL11_GC_RBB1_W\">GAIN_CTRL11_GC_RBB1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index3::GAIN_CTRL11_GC_RBB1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index3/struct.GAIN_CTRL10_GC_RBB2_R.html\" title=\"struct bl602_pac::rf::rbb_gain_index3::GAIN_CTRL10_GC_RBB2_R\">GAIN_CTRL10_GC_RBB2_R</a>","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index3::GAIN_CTRL10_GC_RBB2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index3/struct.GAIN_CTRL10_GC_RBB2_W.html\" title=\"struct bl602_pac::rf::rbb_gain_index3::GAIN_CTRL10_GC_RBB2_W\">GAIN_CTRL10_GC_RBB2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index3::GAIN_CTRL10_GC_RBB2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index3/struct.GAIN_CTRL10_GC_RBB1_R.html\" title=\"struct bl602_pac::rf::rbb_gain_index3::GAIN_CTRL10_GC_RBB1_R\">GAIN_CTRL10_GC_RBB1_R</a>","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index3::GAIN_CTRL10_GC_RBB1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index3/struct.GAIN_CTRL10_GC_RBB1_W.html\" title=\"struct bl602_pac::rf::rbb_gain_index3::GAIN_CTRL10_GC_RBB1_W\">GAIN_CTRL10_GC_RBB1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index3::GAIN_CTRL10_GC_RBB1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index3/struct.GAIN_CTRL9_GC_RBB2_R.html\" title=\"struct bl602_pac::rf::rbb_gain_index3::GAIN_CTRL9_GC_RBB2_R\">GAIN_CTRL9_GC_RBB2_R</a>","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index3::GAIN_CTRL9_GC_RBB2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index3/struct.GAIN_CTRL9_GC_RBB2_W.html\" title=\"struct bl602_pac::rf::rbb_gain_index3::GAIN_CTRL9_GC_RBB2_W\">GAIN_CTRL9_GC_RBB2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index3::GAIN_CTRL9_GC_RBB2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index3/struct.GAIN_CTRL9_GC_RBB1_R.html\" title=\"struct bl602_pac::rf::rbb_gain_index3::GAIN_CTRL9_GC_RBB1_R\">GAIN_CTRL9_GC_RBB1_R</a>","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index3::GAIN_CTRL9_GC_RBB1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index3/struct.GAIN_CTRL9_GC_RBB1_W.html\" title=\"struct bl602_pac::rf::rbb_gain_index3::GAIN_CTRL9_GC_RBB1_W\">GAIN_CTRL9_GC_RBB1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index3::GAIN_CTRL9_GC_RBB1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index3/struct.GAIN_CTRL8_GC_RBB2_R.html\" title=\"struct bl602_pac::rf::rbb_gain_index3::GAIN_CTRL8_GC_RBB2_R\">GAIN_CTRL8_GC_RBB2_R</a>","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index3::GAIN_CTRL8_GC_RBB2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index3/struct.GAIN_CTRL8_GC_RBB2_W.html\" title=\"struct bl602_pac::rf::rbb_gain_index3::GAIN_CTRL8_GC_RBB2_W\">GAIN_CTRL8_GC_RBB2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index3::GAIN_CTRL8_GC_RBB2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index3/struct.GAIN_CTRL8_GC_RBB1_R.html\" title=\"struct bl602_pac::rf::rbb_gain_index3::GAIN_CTRL8_GC_RBB1_R\">GAIN_CTRL8_GC_RBB1_R</a>","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index3::GAIN_CTRL8_GC_RBB1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index3/struct.GAIN_CTRL8_GC_RBB1_W.html\" title=\"struct bl602_pac::rf::rbb_gain_index3::GAIN_CTRL8_GC_RBB1_W\">GAIN_CTRL8_GC_RBB1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index3::GAIN_CTRL8_GC_RBB1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index3/struct.RBB_GAIN_INDEX3_SPEC.html\" title=\"struct bl602_pac::rf::rbb_gain_index3::RBB_GAIN_INDEX3_SPEC\">RBB_GAIN_INDEX3_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index3::RBB_GAIN_INDEX3_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index4/struct.R.html\" title=\"struct bl602_pac::rf::rbb_gain_index4::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index4::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index4/struct.W.html\" title=\"struct bl602_pac::rf::rbb_gain_index4::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index4::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index4/struct.GAIN_CTRL15_GC_RBB2_R.html\" title=\"struct bl602_pac::rf::rbb_gain_index4::GAIN_CTRL15_GC_RBB2_R\">GAIN_CTRL15_GC_RBB2_R</a>","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index4::GAIN_CTRL15_GC_RBB2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index4/struct.GAIN_CTRL15_GC_RBB2_W.html\" title=\"struct bl602_pac::rf::rbb_gain_index4::GAIN_CTRL15_GC_RBB2_W\">GAIN_CTRL15_GC_RBB2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index4::GAIN_CTRL15_GC_RBB2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index4/struct.GAIN_CTRL15_GC_RBB1_R.html\" title=\"struct bl602_pac::rf::rbb_gain_index4::GAIN_CTRL15_GC_RBB1_R\">GAIN_CTRL15_GC_RBB1_R</a>","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index4::GAIN_CTRL15_GC_RBB1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index4/struct.GAIN_CTRL15_GC_RBB1_W.html\" title=\"struct bl602_pac::rf::rbb_gain_index4::GAIN_CTRL15_GC_RBB1_W\">GAIN_CTRL15_GC_RBB1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index4::GAIN_CTRL15_GC_RBB1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index4/struct.GAIN_CTRL14_GC_RBB2_R.html\" title=\"struct bl602_pac::rf::rbb_gain_index4::GAIN_CTRL14_GC_RBB2_R\">GAIN_CTRL14_GC_RBB2_R</a>","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index4::GAIN_CTRL14_GC_RBB2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index4/struct.GAIN_CTRL14_GC_RBB2_W.html\" title=\"struct bl602_pac::rf::rbb_gain_index4::GAIN_CTRL14_GC_RBB2_W\">GAIN_CTRL14_GC_RBB2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index4::GAIN_CTRL14_GC_RBB2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index4/struct.GAIN_CTRL14_GC_RBB1_R.html\" title=\"struct bl602_pac::rf::rbb_gain_index4::GAIN_CTRL14_GC_RBB1_R\">GAIN_CTRL14_GC_RBB1_R</a>","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index4::GAIN_CTRL14_GC_RBB1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index4/struct.GAIN_CTRL14_GC_RBB1_W.html\" title=\"struct bl602_pac::rf::rbb_gain_index4::GAIN_CTRL14_GC_RBB1_W\">GAIN_CTRL14_GC_RBB1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index4::GAIN_CTRL14_GC_RBB1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index4/struct.GAIN_CTRL13_GC_RBB2_R.html\" title=\"struct bl602_pac::rf::rbb_gain_index4::GAIN_CTRL13_GC_RBB2_R\">GAIN_CTRL13_GC_RBB2_R</a>","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index4::GAIN_CTRL13_GC_RBB2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index4/struct.GAIN_CTRL13_GC_RBB2_W.html\" title=\"struct bl602_pac::rf::rbb_gain_index4::GAIN_CTRL13_GC_RBB2_W\">GAIN_CTRL13_GC_RBB2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index4::GAIN_CTRL13_GC_RBB2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index4/struct.GAIN_CTRL13_GC_RBB1_R.html\" title=\"struct bl602_pac::rf::rbb_gain_index4::GAIN_CTRL13_GC_RBB1_R\">GAIN_CTRL13_GC_RBB1_R</a>","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index4::GAIN_CTRL13_GC_RBB1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index4/struct.GAIN_CTRL13_GC_RBB1_W.html\" title=\"struct bl602_pac::rf::rbb_gain_index4::GAIN_CTRL13_GC_RBB1_W\">GAIN_CTRL13_GC_RBB1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index4::GAIN_CTRL13_GC_RBB1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index4/struct.GAIN_CTRL12_GC_RBB2_R.html\" title=\"struct bl602_pac::rf::rbb_gain_index4::GAIN_CTRL12_GC_RBB2_R\">GAIN_CTRL12_GC_RBB2_R</a>","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index4::GAIN_CTRL12_GC_RBB2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index4/struct.GAIN_CTRL12_GC_RBB2_W.html\" title=\"struct bl602_pac::rf::rbb_gain_index4::GAIN_CTRL12_GC_RBB2_W\">GAIN_CTRL12_GC_RBB2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index4::GAIN_CTRL12_GC_RBB2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index4/struct.GAIN_CTRL12_GC_RBB1_R.html\" title=\"struct bl602_pac::rf::rbb_gain_index4::GAIN_CTRL12_GC_RBB1_R\">GAIN_CTRL12_GC_RBB1_R</a>","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index4::GAIN_CTRL12_GC_RBB1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index4/struct.GAIN_CTRL12_GC_RBB1_W.html\" title=\"struct bl602_pac::rf::rbb_gain_index4::GAIN_CTRL12_GC_RBB1_W\">GAIN_CTRL12_GC_RBB1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index4::GAIN_CTRL12_GC_RBB1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index4/struct.RBB_GAIN_INDEX4_SPEC.html\" title=\"struct bl602_pac::rf::rbb_gain_index4::RBB_GAIN_INDEX4_SPEC\">RBB_GAIN_INDEX4_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index4::RBB_GAIN_INDEX4_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index5/struct.R.html\" title=\"struct bl602_pac::rf::rbb_gain_index5::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index5::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index5/struct.W.html\" title=\"struct bl602_pac::rf::rbb_gain_index5::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index5::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index5/struct.GAIN_CTRL16_GC_RBB2_R.html\" title=\"struct bl602_pac::rf::rbb_gain_index5::GAIN_CTRL16_GC_RBB2_R\">GAIN_CTRL16_GC_RBB2_R</a>","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index5::GAIN_CTRL16_GC_RBB2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index5/struct.GAIN_CTRL16_GC_RBB2_W.html\" title=\"struct bl602_pac::rf::rbb_gain_index5::GAIN_CTRL16_GC_RBB2_W\">GAIN_CTRL16_GC_RBB2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index5::GAIN_CTRL16_GC_RBB2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index5/struct.GAIN_CTRL16_GC_RBB1_R.html\" title=\"struct bl602_pac::rf::rbb_gain_index5::GAIN_CTRL16_GC_RBB1_R\">GAIN_CTRL16_GC_RBB1_R</a>","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index5::GAIN_CTRL16_GC_RBB1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index5/struct.GAIN_CTRL16_GC_RBB1_W.html\" title=\"struct bl602_pac::rf::rbb_gain_index5::GAIN_CTRL16_GC_RBB1_W\">GAIN_CTRL16_GC_RBB1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index5::GAIN_CTRL16_GC_RBB1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_gain_index5/struct.RBB_GAIN_INDEX5_SPEC.html\" title=\"struct bl602_pac::rf::rbb_gain_index5::RBB_GAIN_INDEX5_SPEC\">RBB_GAIN_INDEX5_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::rbb_gain_index5::RBB_GAIN_INDEX5_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index1/struct.R.html\" title=\"struct bl602_pac::rf::tbb_gain_index1::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index1/struct.W.html\" title=\"struct bl602_pac::rf::tbb_gain_index1::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index1/struct.GAIN_CTRL1_GC_TBB_BOOST_R.html\" title=\"struct bl602_pac::rf::tbb_gain_index1::GAIN_CTRL1_GC_TBB_BOOST_R\">GAIN_CTRL1_GC_TBB_BOOST_R</a>","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index1::GAIN_CTRL1_GC_TBB_BOOST_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index1/struct.GAIN_CTRL1_GC_TBB_BOOST_W.html\" title=\"struct bl602_pac::rf::tbb_gain_index1::GAIN_CTRL1_GC_TBB_BOOST_W\">GAIN_CTRL1_GC_TBB_BOOST_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index1::GAIN_CTRL1_GC_TBB_BOOST_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index1/struct.GAIN_CTRL1_DAC_BIAS_SEL_R.html\" title=\"struct bl602_pac::rf::tbb_gain_index1::GAIN_CTRL1_DAC_BIAS_SEL_R\">GAIN_CTRL1_DAC_BIAS_SEL_R</a>","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index1::GAIN_CTRL1_DAC_BIAS_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index1/struct.GAIN_CTRL1_DAC_BIAS_SEL_W.html\" title=\"struct bl602_pac::rf::tbb_gain_index1::GAIN_CTRL1_DAC_BIAS_SEL_W\">GAIN_CTRL1_DAC_BIAS_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index1::GAIN_CTRL1_DAC_BIAS_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index1/struct.GAIN_CTRL1_GC_TMX_R.html\" title=\"struct bl602_pac::rf::tbb_gain_index1::GAIN_CTRL1_GC_TMX_R\">GAIN_CTRL1_GC_TMX_R</a>","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index1::GAIN_CTRL1_GC_TMX_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index1/struct.GAIN_CTRL1_GC_TMX_W.html\" title=\"struct bl602_pac::rf::tbb_gain_index1::GAIN_CTRL1_GC_TMX_W\">GAIN_CTRL1_GC_TMX_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index1::GAIN_CTRL1_GC_TMX_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index1/struct.GAIN_CTRL1_GC_TBB_R.html\" title=\"struct bl602_pac::rf::tbb_gain_index1::GAIN_CTRL1_GC_TBB_R\">GAIN_CTRL1_GC_TBB_R</a>","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index1::GAIN_CTRL1_GC_TBB_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index1/struct.GAIN_CTRL1_GC_TBB_W.html\" title=\"struct bl602_pac::rf::tbb_gain_index1::GAIN_CTRL1_GC_TBB_W\">GAIN_CTRL1_GC_TBB_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index1::GAIN_CTRL1_GC_TBB_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index1/struct.GAIN_CTRL0_GC_TBB_BOOST_R.html\" title=\"struct bl602_pac::rf::tbb_gain_index1::GAIN_CTRL0_GC_TBB_BOOST_R\">GAIN_CTRL0_GC_TBB_BOOST_R</a>","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index1::GAIN_CTRL0_GC_TBB_BOOST_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index1/struct.GAIN_CTRL0_GC_TBB_BOOST_W.html\" title=\"struct bl602_pac::rf::tbb_gain_index1::GAIN_CTRL0_GC_TBB_BOOST_W\">GAIN_CTRL0_GC_TBB_BOOST_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index1::GAIN_CTRL0_GC_TBB_BOOST_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index1/struct.GAIN_CTRL0_DAC_BIAS_SEL_R.html\" title=\"struct bl602_pac::rf::tbb_gain_index1::GAIN_CTRL0_DAC_BIAS_SEL_R\">GAIN_CTRL0_DAC_BIAS_SEL_R</a>","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index1::GAIN_CTRL0_DAC_BIAS_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index1/struct.GAIN_CTRL0_DAC_BIAS_SEL_W.html\" title=\"struct bl602_pac::rf::tbb_gain_index1::GAIN_CTRL0_DAC_BIAS_SEL_W\">GAIN_CTRL0_DAC_BIAS_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index1::GAIN_CTRL0_DAC_BIAS_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index1/struct.GAIN_CTRL0_GC_TMX_R.html\" title=\"struct bl602_pac::rf::tbb_gain_index1::GAIN_CTRL0_GC_TMX_R\">GAIN_CTRL0_GC_TMX_R</a>","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index1::GAIN_CTRL0_GC_TMX_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index1/struct.GAIN_CTRL0_GC_TMX_W.html\" title=\"struct bl602_pac::rf::tbb_gain_index1::GAIN_CTRL0_GC_TMX_W\">GAIN_CTRL0_GC_TMX_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index1::GAIN_CTRL0_GC_TMX_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index1/struct.GAIN_CTRL0_GC_TBB_R.html\" title=\"struct bl602_pac::rf::tbb_gain_index1::GAIN_CTRL0_GC_TBB_R\">GAIN_CTRL0_GC_TBB_R</a>","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index1::GAIN_CTRL0_GC_TBB_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index1/struct.GAIN_CTRL0_GC_TBB_W.html\" title=\"struct bl602_pac::rf::tbb_gain_index1::GAIN_CTRL0_GC_TBB_W\">GAIN_CTRL0_GC_TBB_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index1::GAIN_CTRL0_GC_TBB_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index1/struct.TBB_GAIN_INDEX1_SPEC.html\" title=\"struct bl602_pac::rf::tbb_gain_index1::TBB_GAIN_INDEX1_SPEC\">TBB_GAIN_INDEX1_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index1::TBB_GAIN_INDEX1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index2/struct.R.html\" title=\"struct bl602_pac::rf::tbb_gain_index2::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index2/struct.W.html\" title=\"struct bl602_pac::rf::tbb_gain_index2::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index2/struct.GAIN_CTRL3_GC_TBB_BOOST_R.html\" title=\"struct bl602_pac::rf::tbb_gain_index2::GAIN_CTRL3_GC_TBB_BOOST_R\">GAIN_CTRL3_GC_TBB_BOOST_R</a>","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index2::GAIN_CTRL3_GC_TBB_BOOST_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index2/struct.GAIN_CTRL3_GC_TBB_BOOST_W.html\" title=\"struct bl602_pac::rf::tbb_gain_index2::GAIN_CTRL3_GC_TBB_BOOST_W\">GAIN_CTRL3_GC_TBB_BOOST_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index2::GAIN_CTRL3_GC_TBB_BOOST_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index2/struct.GAIN_CTRL3_DAC_BIAS_SEL_R.html\" title=\"struct bl602_pac::rf::tbb_gain_index2::GAIN_CTRL3_DAC_BIAS_SEL_R\">GAIN_CTRL3_DAC_BIAS_SEL_R</a>","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index2::GAIN_CTRL3_DAC_BIAS_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index2/struct.GAIN_CTRL3_DAC_BIAS_SEL_W.html\" title=\"struct bl602_pac::rf::tbb_gain_index2::GAIN_CTRL3_DAC_BIAS_SEL_W\">GAIN_CTRL3_DAC_BIAS_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index2::GAIN_CTRL3_DAC_BIAS_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index2/struct.GAIN_CTRL3_GC_TMX_R.html\" title=\"struct bl602_pac::rf::tbb_gain_index2::GAIN_CTRL3_GC_TMX_R\">GAIN_CTRL3_GC_TMX_R</a>","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index2::GAIN_CTRL3_GC_TMX_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index2/struct.GAIN_CTRL3_GC_TMX_W.html\" title=\"struct bl602_pac::rf::tbb_gain_index2::GAIN_CTRL3_GC_TMX_W\">GAIN_CTRL3_GC_TMX_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index2::GAIN_CTRL3_GC_TMX_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index2/struct.GAIN_CTRL3_GC_TBB_R.html\" title=\"struct bl602_pac::rf::tbb_gain_index2::GAIN_CTRL3_GC_TBB_R\">GAIN_CTRL3_GC_TBB_R</a>","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index2::GAIN_CTRL3_GC_TBB_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index2/struct.GAIN_CTRL3_GC_TBB_W.html\" title=\"struct bl602_pac::rf::tbb_gain_index2::GAIN_CTRL3_GC_TBB_W\">GAIN_CTRL3_GC_TBB_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index2::GAIN_CTRL3_GC_TBB_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index2/struct.GAIN_CTRL2_GC_TBB_BOOST_R.html\" title=\"struct bl602_pac::rf::tbb_gain_index2::GAIN_CTRL2_GC_TBB_BOOST_R\">GAIN_CTRL2_GC_TBB_BOOST_R</a>","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index2::GAIN_CTRL2_GC_TBB_BOOST_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index2/struct.GAIN_CTRL2_GC_TBB_BOOST_W.html\" title=\"struct bl602_pac::rf::tbb_gain_index2::GAIN_CTRL2_GC_TBB_BOOST_W\">GAIN_CTRL2_GC_TBB_BOOST_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index2::GAIN_CTRL2_GC_TBB_BOOST_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index2/struct.GAIN_CTRL2_DAC_BIAS_SEL_R.html\" title=\"struct bl602_pac::rf::tbb_gain_index2::GAIN_CTRL2_DAC_BIAS_SEL_R\">GAIN_CTRL2_DAC_BIAS_SEL_R</a>","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index2::GAIN_CTRL2_DAC_BIAS_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index2/struct.GAIN_CTRL2_DAC_BIAS_SEL_W.html\" title=\"struct bl602_pac::rf::tbb_gain_index2::GAIN_CTRL2_DAC_BIAS_SEL_W\">GAIN_CTRL2_DAC_BIAS_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index2::GAIN_CTRL2_DAC_BIAS_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index2/struct.GAIN_CTRL2_GC_TMX_R.html\" title=\"struct bl602_pac::rf::tbb_gain_index2::GAIN_CTRL2_GC_TMX_R\">GAIN_CTRL2_GC_TMX_R</a>","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index2::GAIN_CTRL2_GC_TMX_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index2/struct.GAIN_CTRL2_GC_TMX_W.html\" title=\"struct bl602_pac::rf::tbb_gain_index2::GAIN_CTRL2_GC_TMX_W\">GAIN_CTRL2_GC_TMX_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index2::GAIN_CTRL2_GC_TMX_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index2/struct.GAIN_CTRL2_GC_TBB_R.html\" title=\"struct bl602_pac::rf::tbb_gain_index2::GAIN_CTRL2_GC_TBB_R\">GAIN_CTRL2_GC_TBB_R</a>","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index2::GAIN_CTRL2_GC_TBB_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index2/struct.GAIN_CTRL2_GC_TBB_W.html\" title=\"struct bl602_pac::rf::tbb_gain_index2::GAIN_CTRL2_GC_TBB_W\">GAIN_CTRL2_GC_TBB_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index2::GAIN_CTRL2_GC_TBB_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index2/struct.TBB_GAIN_INDEX2_SPEC.html\" title=\"struct bl602_pac::rf::tbb_gain_index2::TBB_GAIN_INDEX2_SPEC\">TBB_GAIN_INDEX2_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index2::TBB_GAIN_INDEX2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index3/struct.R.html\" title=\"struct bl602_pac::rf::tbb_gain_index3::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index3::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index3/struct.W.html\" title=\"struct bl602_pac::rf::tbb_gain_index3::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index3::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index3/struct.GAIN_CTRL5_GC_TBB_BOOST_R.html\" title=\"struct bl602_pac::rf::tbb_gain_index3::GAIN_CTRL5_GC_TBB_BOOST_R\">GAIN_CTRL5_GC_TBB_BOOST_R</a>","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index3::GAIN_CTRL5_GC_TBB_BOOST_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index3/struct.GAIN_CTRL5_GC_TBB_BOOST_W.html\" title=\"struct bl602_pac::rf::tbb_gain_index3::GAIN_CTRL5_GC_TBB_BOOST_W\">GAIN_CTRL5_GC_TBB_BOOST_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index3::GAIN_CTRL5_GC_TBB_BOOST_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index3/struct.GAIN_CTRL5_DAC_BIAS_SEL_R.html\" title=\"struct bl602_pac::rf::tbb_gain_index3::GAIN_CTRL5_DAC_BIAS_SEL_R\">GAIN_CTRL5_DAC_BIAS_SEL_R</a>","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index3::GAIN_CTRL5_DAC_BIAS_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index3/struct.GAIN_CTRL5_DAC_BIAS_SEL_W.html\" title=\"struct bl602_pac::rf::tbb_gain_index3::GAIN_CTRL5_DAC_BIAS_SEL_W\">GAIN_CTRL5_DAC_BIAS_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index3::GAIN_CTRL5_DAC_BIAS_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index3/struct.GAIN_CTRL5_GC_TMX_R.html\" title=\"struct bl602_pac::rf::tbb_gain_index3::GAIN_CTRL5_GC_TMX_R\">GAIN_CTRL5_GC_TMX_R</a>","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index3::GAIN_CTRL5_GC_TMX_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index3/struct.GAIN_CTRL5_GC_TMX_W.html\" title=\"struct bl602_pac::rf::tbb_gain_index3::GAIN_CTRL5_GC_TMX_W\">GAIN_CTRL5_GC_TMX_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index3::GAIN_CTRL5_GC_TMX_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index3/struct.GAIN_CTRL5_GC_TBB_R.html\" title=\"struct bl602_pac::rf::tbb_gain_index3::GAIN_CTRL5_GC_TBB_R\">GAIN_CTRL5_GC_TBB_R</a>","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index3::GAIN_CTRL5_GC_TBB_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index3/struct.GAIN_CTRL5_GC_TBB_W.html\" title=\"struct bl602_pac::rf::tbb_gain_index3::GAIN_CTRL5_GC_TBB_W\">GAIN_CTRL5_GC_TBB_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index3::GAIN_CTRL5_GC_TBB_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index3/struct.GAIN_CTRL4_GC_TBB_BOOST_R.html\" title=\"struct bl602_pac::rf::tbb_gain_index3::GAIN_CTRL4_GC_TBB_BOOST_R\">GAIN_CTRL4_GC_TBB_BOOST_R</a>","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index3::GAIN_CTRL4_GC_TBB_BOOST_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index3/struct.GAIN_CTRL4_GC_TBB_BOOST_W.html\" title=\"struct bl602_pac::rf::tbb_gain_index3::GAIN_CTRL4_GC_TBB_BOOST_W\">GAIN_CTRL4_GC_TBB_BOOST_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index3::GAIN_CTRL4_GC_TBB_BOOST_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index3/struct.GAIN_CTRL4_DAC_BIAS_SEL_R.html\" title=\"struct bl602_pac::rf::tbb_gain_index3::GAIN_CTRL4_DAC_BIAS_SEL_R\">GAIN_CTRL4_DAC_BIAS_SEL_R</a>","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index3::GAIN_CTRL4_DAC_BIAS_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index3/struct.GAIN_CTRL4_DAC_BIAS_SEL_W.html\" title=\"struct bl602_pac::rf::tbb_gain_index3::GAIN_CTRL4_DAC_BIAS_SEL_W\">GAIN_CTRL4_DAC_BIAS_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index3::GAIN_CTRL4_DAC_BIAS_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index3/struct.GAIN_CTRL4_GC_TMX_R.html\" title=\"struct bl602_pac::rf::tbb_gain_index3::GAIN_CTRL4_GC_TMX_R\">GAIN_CTRL4_GC_TMX_R</a>","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index3::GAIN_CTRL4_GC_TMX_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index3/struct.GAIN_CTRL4_GC_TMX_W.html\" title=\"struct bl602_pac::rf::tbb_gain_index3::GAIN_CTRL4_GC_TMX_W\">GAIN_CTRL4_GC_TMX_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index3::GAIN_CTRL4_GC_TMX_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index3/struct.GAIN_CTRL4_GC_TBB_R.html\" title=\"struct bl602_pac::rf::tbb_gain_index3::GAIN_CTRL4_GC_TBB_R\">GAIN_CTRL4_GC_TBB_R</a>","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index3::GAIN_CTRL4_GC_TBB_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index3/struct.GAIN_CTRL4_GC_TBB_W.html\" title=\"struct bl602_pac::rf::tbb_gain_index3::GAIN_CTRL4_GC_TBB_W\">GAIN_CTRL4_GC_TBB_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index3::GAIN_CTRL4_GC_TBB_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index3/struct.TBB_GAIN_INDEX3_SPEC.html\" title=\"struct bl602_pac::rf::tbb_gain_index3::TBB_GAIN_INDEX3_SPEC\">TBB_GAIN_INDEX3_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index3::TBB_GAIN_INDEX3_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index4/struct.R.html\" title=\"struct bl602_pac::rf::tbb_gain_index4::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index4::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index4/struct.W.html\" title=\"struct bl602_pac::rf::tbb_gain_index4::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index4::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index4/struct.GAIN_CTRL7_GC_TBB_BOOST_R.html\" title=\"struct bl602_pac::rf::tbb_gain_index4::GAIN_CTRL7_GC_TBB_BOOST_R\">GAIN_CTRL7_GC_TBB_BOOST_R</a>","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index4::GAIN_CTRL7_GC_TBB_BOOST_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index4/struct.GAIN_CTRL7_GC_TBB_BOOST_W.html\" title=\"struct bl602_pac::rf::tbb_gain_index4::GAIN_CTRL7_GC_TBB_BOOST_W\">GAIN_CTRL7_GC_TBB_BOOST_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index4::GAIN_CTRL7_GC_TBB_BOOST_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index4/struct.GAIN_CTRL7_DAC_BIAS_SEL_R.html\" title=\"struct bl602_pac::rf::tbb_gain_index4::GAIN_CTRL7_DAC_BIAS_SEL_R\">GAIN_CTRL7_DAC_BIAS_SEL_R</a>","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index4::GAIN_CTRL7_DAC_BIAS_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index4/struct.GAIN_CTRL7_DAC_BIAS_SEL_W.html\" title=\"struct bl602_pac::rf::tbb_gain_index4::GAIN_CTRL7_DAC_BIAS_SEL_W\">GAIN_CTRL7_DAC_BIAS_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index4::GAIN_CTRL7_DAC_BIAS_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index4/struct.GAIN_CTRL7_GC_TMX_R.html\" title=\"struct bl602_pac::rf::tbb_gain_index4::GAIN_CTRL7_GC_TMX_R\">GAIN_CTRL7_GC_TMX_R</a>","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index4::GAIN_CTRL7_GC_TMX_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index4/struct.GAIN_CTRL7_GC_TMX_W.html\" title=\"struct bl602_pac::rf::tbb_gain_index4::GAIN_CTRL7_GC_TMX_W\">GAIN_CTRL7_GC_TMX_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index4::GAIN_CTRL7_GC_TMX_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index4/struct.GAIN_CTRL7_GC_TBB_R.html\" title=\"struct bl602_pac::rf::tbb_gain_index4::GAIN_CTRL7_GC_TBB_R\">GAIN_CTRL7_GC_TBB_R</a>","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index4::GAIN_CTRL7_GC_TBB_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index4/struct.GAIN_CTRL7_GC_TBB_W.html\" title=\"struct bl602_pac::rf::tbb_gain_index4::GAIN_CTRL7_GC_TBB_W\">GAIN_CTRL7_GC_TBB_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index4::GAIN_CTRL7_GC_TBB_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index4/struct.GAIN_CTRL6_GC_TBB_BOOST_R.html\" title=\"struct bl602_pac::rf::tbb_gain_index4::GAIN_CTRL6_GC_TBB_BOOST_R\">GAIN_CTRL6_GC_TBB_BOOST_R</a>","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index4::GAIN_CTRL6_GC_TBB_BOOST_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index4/struct.GAIN_CTRL6_GC_TBB_BOOST_W.html\" title=\"struct bl602_pac::rf::tbb_gain_index4::GAIN_CTRL6_GC_TBB_BOOST_W\">GAIN_CTRL6_GC_TBB_BOOST_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index4::GAIN_CTRL6_GC_TBB_BOOST_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index4/struct.GAIN_CTRL6_DAC_BIAS_SEL_R.html\" title=\"struct bl602_pac::rf::tbb_gain_index4::GAIN_CTRL6_DAC_BIAS_SEL_R\">GAIN_CTRL6_DAC_BIAS_SEL_R</a>","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index4::GAIN_CTRL6_DAC_BIAS_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index4/struct.GAIN_CTRL6_DAC_BIAS_SEL_W.html\" title=\"struct bl602_pac::rf::tbb_gain_index4::GAIN_CTRL6_DAC_BIAS_SEL_W\">GAIN_CTRL6_DAC_BIAS_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index4::GAIN_CTRL6_DAC_BIAS_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index4/struct.GAIN_CTRL6_GC_TMX_R.html\" title=\"struct bl602_pac::rf::tbb_gain_index4::GAIN_CTRL6_GC_TMX_R\">GAIN_CTRL6_GC_TMX_R</a>","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index4::GAIN_CTRL6_GC_TMX_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index4/struct.GAIN_CTRL6_GC_TMX_W.html\" title=\"struct bl602_pac::rf::tbb_gain_index4::GAIN_CTRL6_GC_TMX_W\">GAIN_CTRL6_GC_TMX_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index4::GAIN_CTRL6_GC_TMX_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index4/struct.GAIN_CTRL6_GC_TBB_R.html\" title=\"struct bl602_pac::rf::tbb_gain_index4::GAIN_CTRL6_GC_TBB_R\">GAIN_CTRL6_GC_TBB_R</a>","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index4::GAIN_CTRL6_GC_TBB_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index4/struct.GAIN_CTRL6_GC_TBB_W.html\" title=\"struct bl602_pac::rf::tbb_gain_index4::GAIN_CTRL6_GC_TBB_W\">GAIN_CTRL6_GC_TBB_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index4::GAIN_CTRL6_GC_TBB_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tbb_gain_index4/struct.TBB_GAIN_INDEX4_SPEC.html\" title=\"struct bl602_pac::rf::tbb_gain_index4::TBB_GAIN_INDEX4_SPEC\">TBB_GAIN_INDEX4_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::tbb_gain_index4::TBB_GAIN_INDEX4_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pa_reg_ctrl_hw1/struct.R.html\" title=\"struct bl602_pac::rf::pa_reg_ctrl_hw1::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::pa_reg_ctrl_hw1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pa_reg_ctrl_hw1/struct.W.html\" title=\"struct bl602_pac::rf::pa_reg_ctrl_hw1::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::pa_reg_ctrl_hw1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pa_reg_ctrl_hw1/struct.PA_VBCAS_11N_R.html\" title=\"struct bl602_pac::rf::pa_reg_ctrl_hw1::PA_VBCAS_11N_R\">PA_VBCAS_11N_R</a>","synthetic":true,"types":["bl602_pac::rf::pa_reg_ctrl_hw1::PA_VBCAS_11N_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pa_reg_ctrl_hw1/struct.PA_VBCAS_11N_W.html\" title=\"struct bl602_pac::rf::pa_reg_ctrl_hw1::PA_VBCAS_11N_W\">PA_VBCAS_11N_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pa_reg_ctrl_hw1::PA_VBCAS_11N_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pa_reg_ctrl_hw1/struct.PA_VBCORE_11N_R.html\" title=\"struct bl602_pac::rf::pa_reg_ctrl_hw1::PA_VBCORE_11N_R\">PA_VBCORE_11N_R</a>","synthetic":true,"types":["bl602_pac::rf::pa_reg_ctrl_hw1::PA_VBCORE_11N_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pa_reg_ctrl_hw1/struct.PA_VBCORE_11N_W.html\" title=\"struct bl602_pac::rf::pa_reg_ctrl_hw1::PA_VBCORE_11N_W\">PA_VBCORE_11N_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pa_reg_ctrl_hw1::PA_VBCORE_11N_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pa_reg_ctrl_hw1/struct.PA_IET_11N_R.html\" title=\"struct bl602_pac::rf::pa_reg_ctrl_hw1::PA_IET_11N_R\">PA_IET_11N_R</a>","synthetic":true,"types":["bl602_pac::rf::pa_reg_ctrl_hw1::PA_IET_11N_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pa_reg_ctrl_hw1/struct.PA_IET_11N_W.html\" title=\"struct bl602_pac::rf::pa_reg_ctrl_hw1::PA_IET_11N_W\">PA_IET_11N_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pa_reg_ctrl_hw1::PA_IET_11N_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pa_reg_ctrl_hw1/struct.PA_REG_CTRL_HW1_SPEC.html\" title=\"struct bl602_pac::rf::pa_reg_ctrl_hw1::PA_REG_CTRL_HW1_SPEC\">PA_REG_CTRL_HW1_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::pa_reg_ctrl_hw1::PA_REG_CTRL_HW1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pa_reg_ctrl_hw2/struct.R.html\" title=\"struct bl602_pac::rf::pa_reg_ctrl_hw2::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::pa_reg_ctrl_hw2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pa_reg_ctrl_hw2/struct.W.html\" title=\"struct bl602_pac::rf::pa_reg_ctrl_hw2::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::pa_reg_ctrl_hw2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pa_reg_ctrl_hw2/struct.PA_VBCAS_11B_R.html\" title=\"struct bl602_pac::rf::pa_reg_ctrl_hw2::PA_VBCAS_11B_R\">PA_VBCAS_11B_R</a>","synthetic":true,"types":["bl602_pac::rf::pa_reg_ctrl_hw2::PA_VBCAS_11B_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pa_reg_ctrl_hw2/struct.PA_VBCAS_11B_W.html\" title=\"struct bl602_pac::rf::pa_reg_ctrl_hw2::PA_VBCAS_11B_W\">PA_VBCAS_11B_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pa_reg_ctrl_hw2::PA_VBCAS_11B_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pa_reg_ctrl_hw2/struct.PA_VBCORE_11B_R.html\" title=\"struct bl602_pac::rf::pa_reg_ctrl_hw2::PA_VBCORE_11B_R\">PA_VBCORE_11B_R</a>","synthetic":true,"types":["bl602_pac::rf::pa_reg_ctrl_hw2::PA_VBCORE_11B_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pa_reg_ctrl_hw2/struct.PA_VBCORE_11B_W.html\" title=\"struct bl602_pac::rf::pa_reg_ctrl_hw2::PA_VBCORE_11B_W\">PA_VBCORE_11B_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pa_reg_ctrl_hw2::PA_VBCORE_11B_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pa_reg_ctrl_hw2/struct.PA_IET_11B_R.html\" title=\"struct bl602_pac::rf::pa_reg_ctrl_hw2::PA_IET_11B_R\">PA_IET_11B_R</a>","synthetic":true,"types":["bl602_pac::rf::pa_reg_ctrl_hw2::PA_IET_11B_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pa_reg_ctrl_hw2/struct.PA_IET_11B_W.html\" title=\"struct bl602_pac::rf::pa_reg_ctrl_hw2::PA_IET_11B_W\">PA_IET_11B_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pa_reg_ctrl_hw2::PA_IET_11B_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pa_reg_ctrl_hw2/struct.PA_VBCAS_11G_R.html\" title=\"struct bl602_pac::rf::pa_reg_ctrl_hw2::PA_VBCAS_11G_R\">PA_VBCAS_11G_R</a>","synthetic":true,"types":["bl602_pac::rf::pa_reg_ctrl_hw2::PA_VBCAS_11G_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pa_reg_ctrl_hw2/struct.PA_VBCAS_11G_W.html\" title=\"struct bl602_pac::rf::pa_reg_ctrl_hw2::PA_VBCAS_11G_W\">PA_VBCAS_11G_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pa_reg_ctrl_hw2::PA_VBCAS_11G_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pa_reg_ctrl_hw2/struct.PA_VBCORE_11G_R.html\" title=\"struct bl602_pac::rf::pa_reg_ctrl_hw2::PA_VBCORE_11G_R\">PA_VBCORE_11G_R</a>","synthetic":true,"types":["bl602_pac::rf::pa_reg_ctrl_hw2::PA_VBCORE_11G_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pa_reg_ctrl_hw2/struct.PA_VBCORE_11G_W.html\" title=\"struct bl602_pac::rf::pa_reg_ctrl_hw2::PA_VBCORE_11G_W\">PA_VBCORE_11G_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pa_reg_ctrl_hw2::PA_VBCORE_11G_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pa_reg_ctrl_hw2/struct.PA_IET_11G_R.html\" title=\"struct bl602_pac::rf::pa_reg_ctrl_hw2::PA_IET_11G_R\">PA_IET_11G_R</a>","synthetic":true,"types":["bl602_pac::rf::pa_reg_ctrl_hw2::PA_IET_11G_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pa_reg_ctrl_hw2/struct.PA_IET_11G_W.html\" title=\"struct bl602_pac::rf::pa_reg_ctrl_hw2::PA_IET_11G_W\">PA_IET_11G_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pa_reg_ctrl_hw2::PA_IET_11G_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pa_reg_ctrl_hw2/struct.PA_REG_CTRL_HW2_SPEC.html\" title=\"struct bl602_pac::rf::pa_reg_ctrl_hw2::PA_REG_CTRL_HW2_SPEC\">PA_REG_CTRL_HW2_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::pa_reg_ctrl_hw2::PA_REG_CTRL_HW2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pa_reg_wifi_ctrl_hw/struct.R.html\" title=\"struct bl602_pac::rf::pa_reg_wifi_ctrl_hw::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::pa_reg_wifi_ctrl_hw::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pa_reg_wifi_ctrl_hw/struct.W.html\" title=\"struct bl602_pac::rf::pa_reg_wifi_ctrl_hw::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::pa_reg_wifi_ctrl_hw::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pa_reg_wifi_ctrl_hw/struct.PA_IB_FIX_WIFI_R.html\" title=\"struct bl602_pac::rf::pa_reg_wifi_ctrl_hw::PA_IB_FIX_WIFI_R\">PA_IB_FIX_WIFI_R</a>","synthetic":true,"types":["bl602_pac::rf::pa_reg_wifi_ctrl_hw::PA_IB_FIX_WIFI_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pa_reg_wifi_ctrl_hw/struct.PA_IB_FIX_WIFI_W.html\" title=\"struct bl602_pac::rf::pa_reg_wifi_ctrl_hw::PA_IB_FIX_WIFI_W\">PA_IB_FIX_WIFI_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pa_reg_wifi_ctrl_hw::PA_IB_FIX_WIFI_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pa_reg_wifi_ctrl_hw/struct.PA_ETB_EN_WIFI_R.html\" title=\"struct bl602_pac::rf::pa_reg_wifi_ctrl_hw::PA_ETB_EN_WIFI_R\">PA_ETB_EN_WIFI_R</a>","synthetic":true,"types":["bl602_pac::rf::pa_reg_wifi_ctrl_hw::PA_ETB_EN_WIFI_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pa_reg_wifi_ctrl_hw/struct.PA_ETB_EN_WIFI_W.html\" title=\"struct bl602_pac::rf::pa_reg_wifi_ctrl_hw::PA_ETB_EN_WIFI_W\">PA_ETB_EN_WIFI_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pa_reg_wifi_ctrl_hw::PA_ETB_EN_WIFI_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pa_reg_wifi_ctrl_hw/struct.PA_HALF_ON_WIFI_R.html\" title=\"struct bl602_pac::rf::pa_reg_wifi_ctrl_hw::PA_HALF_ON_WIFI_R\">PA_HALF_ON_WIFI_R</a>","synthetic":true,"types":["bl602_pac::rf::pa_reg_wifi_ctrl_hw::PA_HALF_ON_WIFI_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pa_reg_wifi_ctrl_hw/struct.PA_HALF_ON_WIFI_W.html\" title=\"struct bl602_pac::rf::pa_reg_wifi_ctrl_hw::PA_HALF_ON_WIFI_W\">PA_HALF_ON_WIFI_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::pa_reg_wifi_ctrl_hw::PA_HALF_ON_WIFI_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/pa_reg_wifi_ctrl_hw/struct.PA_REG_WIFI_CTRL_HW_SPEC.html\" title=\"struct bl602_pac::rf::pa_reg_wifi_ctrl_hw::PA_REG_WIFI_CTRL_HW_SPEC\">PA_REG_WIFI_CTRL_HW_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::pa_reg_wifi_ctrl_hw::PA_REG_WIFI_CTRL_HW_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/adda_reg_ctrl_hw/struct.R.html\" title=\"struct bl602_pac::rf::adda_reg_ctrl_hw::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::adda_reg_ctrl_hw::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/adda_reg_ctrl_hw/struct.W.html\" title=\"struct bl602_pac::rf::adda_reg_ctrl_hw::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::adda_reg_ctrl_hw::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/adda_reg_ctrl_hw/struct.ADDA_LDO_DVDD_SEL_TX_R.html\" title=\"struct bl602_pac::rf::adda_reg_ctrl_hw::ADDA_LDO_DVDD_SEL_TX_R\">ADDA_LDO_DVDD_SEL_TX_R</a>","synthetic":true,"types":["bl602_pac::rf::adda_reg_ctrl_hw::ADDA_LDO_DVDD_SEL_TX_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/adda_reg_ctrl_hw/struct.ADDA_LDO_DVDD_SEL_TX_W.html\" title=\"struct bl602_pac::rf::adda_reg_ctrl_hw::ADDA_LDO_DVDD_SEL_TX_W\">ADDA_LDO_DVDD_SEL_TX_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::adda_reg_ctrl_hw::ADDA_LDO_DVDD_SEL_TX_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/adda_reg_ctrl_hw/struct.ADDA_LDO_DVDD_SEL_RX_R.html\" title=\"struct bl602_pac::rf::adda_reg_ctrl_hw::ADDA_LDO_DVDD_SEL_RX_R\">ADDA_LDO_DVDD_SEL_RX_R</a>","synthetic":true,"types":["bl602_pac::rf::adda_reg_ctrl_hw::ADDA_LDO_DVDD_SEL_RX_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/adda_reg_ctrl_hw/struct.ADDA_LDO_DVDD_SEL_RX_W.html\" title=\"struct bl602_pac::rf::adda_reg_ctrl_hw::ADDA_LDO_DVDD_SEL_RX_W\">ADDA_LDO_DVDD_SEL_RX_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::adda_reg_ctrl_hw::ADDA_LDO_DVDD_SEL_RX_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/adda_reg_ctrl_hw/struct.ADDA_REG_CTRL_HW_SPEC.html\" title=\"struct bl602_pac::rf::adda_reg_ctrl_hw::ADDA_REG_CTRL_HW_SPEC\">ADDA_REG_CTRL_HW_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::adda_reg_ctrl_hw::ADDA_REG_CTRL_HW_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_reg_ctrl_hw1/struct.R.html\" title=\"struct bl602_pac::rf::lo_reg_ctrl_hw1::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::lo_reg_ctrl_hw1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_reg_ctrl_hw1/struct.W.html\" title=\"struct bl602_pac::rf::lo_reg_ctrl_hw1::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::lo_reg_ctrl_hw1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_reg_ctrl_hw1/struct.LO_LF_R4_TX_R.html\" title=\"struct bl602_pac::rf::lo_reg_ctrl_hw1::LO_LF_R4_TX_R\">LO_LF_R4_TX_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_reg_ctrl_hw1::LO_LF_R4_TX_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_reg_ctrl_hw1/struct.LO_LF_R4_TX_W.html\" title=\"struct bl602_pac::rf::lo_reg_ctrl_hw1::LO_LF_R4_TX_W\">LO_LF_R4_TX_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_reg_ctrl_hw1::LO_LF_R4_TX_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_reg_ctrl_hw1/struct.LO_LF_R4_RX_R.html\" title=\"struct bl602_pac::rf::lo_reg_ctrl_hw1::LO_LF_R4_RX_R\">LO_LF_R4_RX_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_reg_ctrl_hw1::LO_LF_R4_RX_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_reg_ctrl_hw1/struct.LO_LF_R4_RX_W.html\" title=\"struct bl602_pac::rf::lo_reg_ctrl_hw1::LO_LF_R4_RX_W\">LO_LF_R4_RX_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_reg_ctrl_hw1::LO_LF_R4_RX_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_reg_ctrl_hw1/struct.LO_LF_RZ_TX_R.html\" title=\"struct bl602_pac::rf::lo_reg_ctrl_hw1::LO_LF_RZ_TX_R\">LO_LF_RZ_TX_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_reg_ctrl_hw1::LO_LF_RZ_TX_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_reg_ctrl_hw1/struct.LO_LF_RZ_TX_W.html\" title=\"struct bl602_pac::rf::lo_reg_ctrl_hw1::LO_LF_RZ_TX_W\">LO_LF_RZ_TX_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_reg_ctrl_hw1::LO_LF_RZ_TX_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_reg_ctrl_hw1/struct.LO_LF_RZ_RX_R.html\" title=\"struct bl602_pac::rf::lo_reg_ctrl_hw1::LO_LF_RZ_RX_R\">LO_LF_RZ_RX_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_reg_ctrl_hw1::LO_LF_RZ_RX_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_reg_ctrl_hw1/struct.LO_LF_RZ_RX_W.html\" title=\"struct bl602_pac::rf::lo_reg_ctrl_hw1::LO_LF_RZ_RX_W\">LO_LF_RZ_RX_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_reg_ctrl_hw1::LO_LF_RZ_RX_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_reg_ctrl_hw1/struct.LO_LF_CZ_TX_R.html\" title=\"struct bl602_pac::rf::lo_reg_ctrl_hw1::LO_LF_CZ_TX_R\">LO_LF_CZ_TX_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_reg_ctrl_hw1::LO_LF_CZ_TX_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_reg_ctrl_hw1/struct.LO_LF_CZ_TX_W.html\" title=\"struct bl602_pac::rf::lo_reg_ctrl_hw1::LO_LF_CZ_TX_W\">LO_LF_CZ_TX_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_reg_ctrl_hw1::LO_LF_CZ_TX_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_reg_ctrl_hw1/struct.LO_LF_CZ_RX_R.html\" title=\"struct bl602_pac::rf::lo_reg_ctrl_hw1::LO_LF_CZ_RX_R\">LO_LF_CZ_RX_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_reg_ctrl_hw1::LO_LF_CZ_RX_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_reg_ctrl_hw1/struct.LO_LF_CZ_RX_W.html\" title=\"struct bl602_pac::rf::lo_reg_ctrl_hw1::LO_LF_CZ_RX_W\">LO_LF_CZ_RX_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_reg_ctrl_hw1::LO_LF_CZ_RX_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_reg_ctrl_hw1/struct.LO_CP_SEL_TX_R.html\" title=\"struct bl602_pac::rf::lo_reg_ctrl_hw1::LO_CP_SEL_TX_R\">LO_CP_SEL_TX_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_reg_ctrl_hw1::LO_CP_SEL_TX_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_reg_ctrl_hw1/struct.LO_CP_SEL_TX_W.html\" title=\"struct bl602_pac::rf::lo_reg_ctrl_hw1::LO_CP_SEL_TX_W\">LO_CP_SEL_TX_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_reg_ctrl_hw1::LO_CP_SEL_TX_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_reg_ctrl_hw1/struct.LO_CP_SEL_RX_R.html\" title=\"struct bl602_pac::rf::lo_reg_ctrl_hw1::LO_CP_SEL_RX_R\">LO_CP_SEL_RX_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_reg_ctrl_hw1::LO_CP_SEL_RX_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_reg_ctrl_hw1/struct.LO_CP_SEL_RX_W.html\" title=\"struct bl602_pac::rf::lo_reg_ctrl_hw1::LO_CP_SEL_RX_W\">LO_CP_SEL_RX_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_reg_ctrl_hw1::LO_CP_SEL_RX_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_reg_ctrl_hw1/struct.LO_FBDV_HALFSTEP_EN_TX_R.html\" title=\"struct bl602_pac::rf::lo_reg_ctrl_hw1::LO_FBDV_HALFSTEP_EN_TX_R\">LO_FBDV_HALFSTEP_EN_TX_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_reg_ctrl_hw1::LO_FBDV_HALFSTEP_EN_TX_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_reg_ctrl_hw1/struct.LO_FBDV_HALFSTEP_EN_TX_W.html\" title=\"struct bl602_pac::rf::lo_reg_ctrl_hw1::LO_FBDV_HALFSTEP_EN_TX_W\">LO_FBDV_HALFSTEP_EN_TX_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_reg_ctrl_hw1::LO_FBDV_HALFSTEP_EN_TX_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_reg_ctrl_hw1/struct.LO_FBDV_HALFSTEP_EN_RX_R.html\" title=\"struct bl602_pac::rf::lo_reg_ctrl_hw1::LO_FBDV_HALFSTEP_EN_RX_R\">LO_FBDV_HALFSTEP_EN_RX_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_reg_ctrl_hw1::LO_FBDV_HALFSTEP_EN_RX_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_reg_ctrl_hw1/struct.LO_FBDV_HALFSTEP_EN_RX_W.html\" title=\"struct bl602_pac::rf::lo_reg_ctrl_hw1::LO_FBDV_HALFSTEP_EN_RX_W\">LO_FBDV_HALFSTEP_EN_RX_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_reg_ctrl_hw1::LO_FBDV_HALFSTEP_EN_RX_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_reg_ctrl_hw1/struct.LO_REG_CTRL_HW1_SPEC.html\" title=\"struct bl602_pac::rf::lo_reg_ctrl_hw1::LO_REG_CTRL_HW1_SPEC\">LO_REG_CTRL_HW1_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::lo_reg_ctrl_hw1::LO_REG_CTRL_HW1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw1/struct.R.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw1::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw1/struct.W.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw1::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw1/struct.LO_VCO_FREQ_CW_2408_R.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw1::LO_VCO_FREQ_CW_2408_R\">LO_VCO_FREQ_CW_2408_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw1::LO_VCO_FREQ_CW_2408_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw1/struct.LO_VCO_FREQ_CW_2408_W.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw1::LO_VCO_FREQ_CW_2408_W\">LO_VCO_FREQ_CW_2408_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw1::LO_VCO_FREQ_CW_2408_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw1/struct.LO_VCO_IDAC_CW_2408_R.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw1::LO_VCO_IDAC_CW_2408_R\">LO_VCO_IDAC_CW_2408_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw1::LO_VCO_IDAC_CW_2408_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw1/struct.LO_VCO_IDAC_CW_2408_W.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw1::LO_VCO_IDAC_CW_2408_W\">LO_VCO_IDAC_CW_2408_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw1::LO_VCO_IDAC_CW_2408_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw1/struct.LO_VCO_FREQ_CW_2404_R.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw1::LO_VCO_FREQ_CW_2404_R\">LO_VCO_FREQ_CW_2404_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw1::LO_VCO_FREQ_CW_2404_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw1/struct.LO_VCO_FREQ_CW_2404_W.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw1::LO_VCO_FREQ_CW_2404_W\">LO_VCO_FREQ_CW_2404_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw1::LO_VCO_FREQ_CW_2404_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw1/struct.LO_VCO_IDAC_CW_2404_R.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw1::LO_VCO_IDAC_CW_2404_R\">LO_VCO_IDAC_CW_2404_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw1::LO_VCO_IDAC_CW_2404_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw1/struct.LO_VCO_IDAC_CW_2404_W.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw1::LO_VCO_IDAC_CW_2404_W\">LO_VCO_IDAC_CW_2404_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw1::LO_VCO_IDAC_CW_2404_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw1/struct.LO_CAL_CTRL_HW1_SPEC.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw1::LO_CAL_CTRL_HW1_SPEC\">LO_CAL_CTRL_HW1_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw1::LO_CAL_CTRL_HW1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw2/struct.R.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw2::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw2/struct.W.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw2::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw2/struct.LO_VCO_FREQ_CW_2416_R.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw2::LO_VCO_FREQ_CW_2416_R\">LO_VCO_FREQ_CW_2416_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw2::LO_VCO_FREQ_CW_2416_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw2/struct.LO_VCO_FREQ_CW_2416_W.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw2::LO_VCO_FREQ_CW_2416_W\">LO_VCO_FREQ_CW_2416_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw2::LO_VCO_FREQ_CW_2416_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw2/struct.LO_VCO_IDAC_CW_2416_R.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw2::LO_VCO_IDAC_CW_2416_R\">LO_VCO_IDAC_CW_2416_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw2::LO_VCO_IDAC_CW_2416_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw2/struct.LO_VCO_IDAC_CW_2416_W.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw2::LO_VCO_IDAC_CW_2416_W\">LO_VCO_IDAC_CW_2416_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw2::LO_VCO_IDAC_CW_2416_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw2/struct.LO_VCO_FREQ_CW_2412_R.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw2::LO_VCO_FREQ_CW_2412_R\">LO_VCO_FREQ_CW_2412_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw2::LO_VCO_FREQ_CW_2412_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw2/struct.LO_VCO_FREQ_CW_2412_W.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw2::LO_VCO_FREQ_CW_2412_W\">LO_VCO_FREQ_CW_2412_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw2::LO_VCO_FREQ_CW_2412_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw2/struct.LO_VCO_IDAC_CW_2412_R.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw2::LO_VCO_IDAC_CW_2412_R\">LO_VCO_IDAC_CW_2412_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw2::LO_VCO_IDAC_CW_2412_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw2/struct.LO_VCO_IDAC_CW_2412_W.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw2::LO_VCO_IDAC_CW_2412_W\">LO_VCO_IDAC_CW_2412_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw2::LO_VCO_IDAC_CW_2412_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw2/struct.LO_CAL_CTRL_HW2_SPEC.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw2::LO_CAL_CTRL_HW2_SPEC\">LO_CAL_CTRL_HW2_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw2::LO_CAL_CTRL_HW2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw3/struct.R.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw3::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw3::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw3/struct.W.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw3::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw3::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw3/struct.LO_VCO_FREQ_CW_2424_R.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw3::LO_VCO_FREQ_CW_2424_R\">LO_VCO_FREQ_CW_2424_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw3::LO_VCO_FREQ_CW_2424_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw3/struct.LO_VCO_FREQ_CW_2424_W.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw3::LO_VCO_FREQ_CW_2424_W\">LO_VCO_FREQ_CW_2424_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw3::LO_VCO_FREQ_CW_2424_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw3/struct.LO_VCO_IDAC_CW_2424_R.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw3::LO_VCO_IDAC_CW_2424_R\">LO_VCO_IDAC_CW_2424_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw3::LO_VCO_IDAC_CW_2424_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw3/struct.LO_VCO_IDAC_CW_2424_W.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw3::LO_VCO_IDAC_CW_2424_W\">LO_VCO_IDAC_CW_2424_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw3::LO_VCO_IDAC_CW_2424_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw3/struct.LO_VCO_FREQ_CW_2420_R.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw3::LO_VCO_FREQ_CW_2420_R\">LO_VCO_FREQ_CW_2420_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw3::LO_VCO_FREQ_CW_2420_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw3/struct.LO_VCO_FREQ_CW_2420_W.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw3::LO_VCO_FREQ_CW_2420_W\">LO_VCO_FREQ_CW_2420_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw3::LO_VCO_FREQ_CW_2420_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw3/struct.LO_VCO_IDAC_CW_2420_R.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw3::LO_VCO_IDAC_CW_2420_R\">LO_VCO_IDAC_CW_2420_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw3::LO_VCO_IDAC_CW_2420_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw3/struct.LO_VCO_IDAC_CW_2420_W.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw3::LO_VCO_IDAC_CW_2420_W\">LO_VCO_IDAC_CW_2420_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw3::LO_VCO_IDAC_CW_2420_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw3/struct.LO_CAL_CTRL_HW3_SPEC.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw3::LO_CAL_CTRL_HW3_SPEC\">LO_CAL_CTRL_HW3_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw3::LO_CAL_CTRL_HW3_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw4/struct.R.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw4::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw4::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw4/struct.W.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw4::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw4::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw4/struct.LO_VCO_FREQ_CW_2432_R.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw4::LO_VCO_FREQ_CW_2432_R\">LO_VCO_FREQ_CW_2432_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw4::LO_VCO_FREQ_CW_2432_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw4/struct.LO_VCO_FREQ_CW_2432_W.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw4::LO_VCO_FREQ_CW_2432_W\">LO_VCO_FREQ_CW_2432_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw4::LO_VCO_FREQ_CW_2432_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw4/struct.LO_VCO_IDAC_CW_2432_R.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw4::LO_VCO_IDAC_CW_2432_R\">LO_VCO_IDAC_CW_2432_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw4::LO_VCO_IDAC_CW_2432_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw4/struct.LO_VCO_IDAC_CW_2432_W.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw4::LO_VCO_IDAC_CW_2432_W\">LO_VCO_IDAC_CW_2432_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw4::LO_VCO_IDAC_CW_2432_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw4/struct.LO_VCO_FREQ_CW_2428_R.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw4::LO_VCO_FREQ_CW_2428_R\">LO_VCO_FREQ_CW_2428_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw4::LO_VCO_FREQ_CW_2428_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw4/struct.LO_VCO_FREQ_CW_2428_W.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw4::LO_VCO_FREQ_CW_2428_W\">LO_VCO_FREQ_CW_2428_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw4::LO_VCO_FREQ_CW_2428_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw4/struct.LO_VCO_IDAC_CW_2428_R.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw4::LO_VCO_IDAC_CW_2428_R\">LO_VCO_IDAC_CW_2428_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw4::LO_VCO_IDAC_CW_2428_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw4/struct.LO_VCO_IDAC_CW_2428_W.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw4::LO_VCO_IDAC_CW_2428_W\">LO_VCO_IDAC_CW_2428_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw4::LO_VCO_IDAC_CW_2428_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw4/struct.LO_CAL_CTRL_HW4_SPEC.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw4::LO_CAL_CTRL_HW4_SPEC\">LO_CAL_CTRL_HW4_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw4::LO_CAL_CTRL_HW4_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw5/struct.R.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw5::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw5::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw5/struct.W.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw5::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw5::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw5/struct.LO_VCO_FREQ_CW_2440_R.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw5::LO_VCO_FREQ_CW_2440_R\">LO_VCO_FREQ_CW_2440_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw5::LO_VCO_FREQ_CW_2440_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw5/struct.LO_VCO_FREQ_CW_2440_W.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw5::LO_VCO_FREQ_CW_2440_W\">LO_VCO_FREQ_CW_2440_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw5::LO_VCO_FREQ_CW_2440_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw5/struct.LO_VCO_IDAC_CW_2440_R.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw5::LO_VCO_IDAC_CW_2440_R\">LO_VCO_IDAC_CW_2440_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw5::LO_VCO_IDAC_CW_2440_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw5/struct.LO_VCO_IDAC_CW_2440_W.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw5::LO_VCO_IDAC_CW_2440_W\">LO_VCO_IDAC_CW_2440_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw5::LO_VCO_IDAC_CW_2440_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw5/struct.LO_VCO_FREQ_CW_2436_R.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw5::LO_VCO_FREQ_CW_2436_R\">LO_VCO_FREQ_CW_2436_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw5::LO_VCO_FREQ_CW_2436_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw5/struct.LO_VCO_FREQ_CW_2436_W.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw5::LO_VCO_FREQ_CW_2436_W\">LO_VCO_FREQ_CW_2436_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw5::LO_VCO_FREQ_CW_2436_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw5/struct.LO_VCO_IDAC_CW_2436_R.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw5::LO_VCO_IDAC_CW_2436_R\">LO_VCO_IDAC_CW_2436_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw5::LO_VCO_IDAC_CW_2436_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw5/struct.LO_VCO_IDAC_CW_2436_W.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw5::LO_VCO_IDAC_CW_2436_W\">LO_VCO_IDAC_CW_2436_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw5::LO_VCO_IDAC_CW_2436_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw5/struct.LO_CAL_CTRL_HW5_SPEC.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw5::LO_CAL_CTRL_HW5_SPEC\">LO_CAL_CTRL_HW5_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw5::LO_CAL_CTRL_HW5_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw6/struct.R.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw6::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw6::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw6/struct.W.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw6::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw6::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw6/struct.LO_VCO_FREQ_CW_2448_R.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw6::LO_VCO_FREQ_CW_2448_R\">LO_VCO_FREQ_CW_2448_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw6::LO_VCO_FREQ_CW_2448_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw6/struct.LO_VCO_FREQ_CW_2448_W.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw6::LO_VCO_FREQ_CW_2448_W\">LO_VCO_FREQ_CW_2448_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw6::LO_VCO_FREQ_CW_2448_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw6/struct.LO_VCO_IDAC_CW_2448_R.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw6::LO_VCO_IDAC_CW_2448_R\">LO_VCO_IDAC_CW_2448_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw6::LO_VCO_IDAC_CW_2448_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw6/struct.LO_VCO_IDAC_CW_2448_W.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw6::LO_VCO_IDAC_CW_2448_W\">LO_VCO_IDAC_CW_2448_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw6::LO_VCO_IDAC_CW_2448_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw6/struct.LO_VCO_FREQ_CW_2444_R.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw6::LO_VCO_FREQ_CW_2444_R\">LO_VCO_FREQ_CW_2444_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw6::LO_VCO_FREQ_CW_2444_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw6/struct.LO_VCO_FREQ_CW_2444_W.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw6::LO_VCO_FREQ_CW_2444_W\">LO_VCO_FREQ_CW_2444_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw6::LO_VCO_FREQ_CW_2444_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw6/struct.LO_VCO_IDAC_CW_2444_R.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw6::LO_VCO_IDAC_CW_2444_R\">LO_VCO_IDAC_CW_2444_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw6::LO_VCO_IDAC_CW_2444_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw6/struct.LO_VCO_IDAC_CW_2444_W.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw6::LO_VCO_IDAC_CW_2444_W\">LO_VCO_IDAC_CW_2444_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw6::LO_VCO_IDAC_CW_2444_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw6/struct.LO_CAL_CTRL_HW6_SPEC.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw6::LO_CAL_CTRL_HW6_SPEC\">LO_CAL_CTRL_HW6_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw6::LO_CAL_CTRL_HW6_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw7/struct.R.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw7::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw7::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw7/struct.W.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw7::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw7::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw7/struct.LO_VCO_FREQ_CW_2456_R.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw7::LO_VCO_FREQ_CW_2456_R\">LO_VCO_FREQ_CW_2456_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw7::LO_VCO_FREQ_CW_2456_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw7/struct.LO_VCO_FREQ_CW_2456_W.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw7::LO_VCO_FREQ_CW_2456_W\">LO_VCO_FREQ_CW_2456_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw7::LO_VCO_FREQ_CW_2456_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw7/struct.LO_VCO_IDAC_CW_2456_R.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw7::LO_VCO_IDAC_CW_2456_R\">LO_VCO_IDAC_CW_2456_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw7::LO_VCO_IDAC_CW_2456_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw7/struct.LO_VCO_IDAC_CW_2456_W.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw7::LO_VCO_IDAC_CW_2456_W\">LO_VCO_IDAC_CW_2456_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw7::LO_VCO_IDAC_CW_2456_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw7/struct.LO_VCO_FREQ_CW_2452_R.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw7::LO_VCO_FREQ_CW_2452_R\">LO_VCO_FREQ_CW_2452_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw7::LO_VCO_FREQ_CW_2452_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw7/struct.LO_VCO_FREQ_CW_2452_W.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw7::LO_VCO_FREQ_CW_2452_W\">LO_VCO_FREQ_CW_2452_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw7::LO_VCO_FREQ_CW_2452_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw7/struct.LO_VCO_IDAC_CW_2452_R.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw7::LO_VCO_IDAC_CW_2452_R\">LO_VCO_IDAC_CW_2452_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw7::LO_VCO_IDAC_CW_2452_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw7/struct.LO_VCO_IDAC_CW_2452_W.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw7::LO_VCO_IDAC_CW_2452_W\">LO_VCO_IDAC_CW_2452_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw7::LO_VCO_IDAC_CW_2452_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw7/struct.LO_CAL_CTRL_HW7_SPEC.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw7::LO_CAL_CTRL_HW7_SPEC\">LO_CAL_CTRL_HW7_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw7::LO_CAL_CTRL_HW7_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw8/struct.R.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw8::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw8::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw8/struct.W.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw8::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw8::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw8/struct.LO_VCO_FREQ_CW_2464_R.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw8::LO_VCO_FREQ_CW_2464_R\">LO_VCO_FREQ_CW_2464_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw8::LO_VCO_FREQ_CW_2464_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw8/struct.LO_VCO_FREQ_CW_2464_W.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw8::LO_VCO_FREQ_CW_2464_W\">LO_VCO_FREQ_CW_2464_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw8::LO_VCO_FREQ_CW_2464_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw8/struct.LO_VCO_IDAC_CW_2464_R.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw8::LO_VCO_IDAC_CW_2464_R\">LO_VCO_IDAC_CW_2464_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw8::LO_VCO_IDAC_CW_2464_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw8/struct.LO_VCO_IDAC_CW_2464_W.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw8::LO_VCO_IDAC_CW_2464_W\">LO_VCO_IDAC_CW_2464_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw8::LO_VCO_IDAC_CW_2464_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw8/struct.LO_VCO_FREQ_CW_2460_R.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw8::LO_VCO_FREQ_CW_2460_R\">LO_VCO_FREQ_CW_2460_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw8::LO_VCO_FREQ_CW_2460_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw8/struct.LO_VCO_FREQ_CW_2460_W.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw8::LO_VCO_FREQ_CW_2460_W\">LO_VCO_FREQ_CW_2460_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw8::LO_VCO_FREQ_CW_2460_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw8/struct.LO_VCO_IDAC_CW_2460_R.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw8::LO_VCO_IDAC_CW_2460_R\">LO_VCO_IDAC_CW_2460_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw8::LO_VCO_IDAC_CW_2460_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw8/struct.LO_VCO_IDAC_CW_2460_W.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw8::LO_VCO_IDAC_CW_2460_W\">LO_VCO_IDAC_CW_2460_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw8::LO_VCO_IDAC_CW_2460_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw8/struct.LO_CAL_CTRL_HW8_SPEC.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw8::LO_CAL_CTRL_HW8_SPEC\">LO_CAL_CTRL_HW8_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw8::LO_CAL_CTRL_HW8_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw9/struct.R.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw9::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw9::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw9/struct.W.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw9::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw9::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw9/struct.LO_VCO_FREQ_CW_2472_R.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw9::LO_VCO_FREQ_CW_2472_R\">LO_VCO_FREQ_CW_2472_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw9::LO_VCO_FREQ_CW_2472_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw9/struct.LO_VCO_FREQ_CW_2472_W.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw9::LO_VCO_FREQ_CW_2472_W\">LO_VCO_FREQ_CW_2472_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw9::LO_VCO_FREQ_CW_2472_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw9/struct.LO_VCO_IDAC_CW_2472_R.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw9::LO_VCO_IDAC_CW_2472_R\">LO_VCO_IDAC_CW_2472_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw9::LO_VCO_IDAC_CW_2472_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw9/struct.LO_VCO_IDAC_CW_2472_W.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw9::LO_VCO_IDAC_CW_2472_W\">LO_VCO_IDAC_CW_2472_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw9::LO_VCO_IDAC_CW_2472_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw9/struct.LO_VCO_FREQ_CW_2468_R.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw9::LO_VCO_FREQ_CW_2468_R\">LO_VCO_FREQ_CW_2468_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw9::LO_VCO_FREQ_CW_2468_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw9/struct.LO_VCO_FREQ_CW_2468_W.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw9::LO_VCO_FREQ_CW_2468_W\">LO_VCO_FREQ_CW_2468_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw9::LO_VCO_FREQ_CW_2468_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw9/struct.LO_VCO_IDAC_CW_2468_R.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw9::LO_VCO_IDAC_CW_2468_R\">LO_VCO_IDAC_CW_2468_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw9::LO_VCO_IDAC_CW_2468_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw9/struct.LO_VCO_IDAC_CW_2468_W.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw9::LO_VCO_IDAC_CW_2468_W\">LO_VCO_IDAC_CW_2468_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw9::LO_VCO_IDAC_CW_2468_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw9/struct.LO_CAL_CTRL_HW9_SPEC.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw9::LO_CAL_CTRL_HW9_SPEC\">LO_CAL_CTRL_HW9_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw9::LO_CAL_CTRL_HW9_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw10/struct.R.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw10::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw10::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw10/struct.W.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw10::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw10::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw10/struct.LO_VCO_FREQ_CW_2480_R.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw10::LO_VCO_FREQ_CW_2480_R\">LO_VCO_FREQ_CW_2480_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw10::LO_VCO_FREQ_CW_2480_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw10/struct.LO_VCO_FREQ_CW_2480_W.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw10::LO_VCO_FREQ_CW_2480_W\">LO_VCO_FREQ_CW_2480_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw10::LO_VCO_FREQ_CW_2480_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw10/struct.LO_VCO_IDAC_CW_2480_R.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw10::LO_VCO_IDAC_CW_2480_R\">LO_VCO_IDAC_CW_2480_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw10::LO_VCO_IDAC_CW_2480_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw10/struct.LO_VCO_IDAC_CW_2480_W.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw10::LO_VCO_IDAC_CW_2480_W\">LO_VCO_IDAC_CW_2480_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw10::LO_VCO_IDAC_CW_2480_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw10/struct.LO_VCO_FREQ_CW_2476_R.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw10::LO_VCO_FREQ_CW_2476_R\">LO_VCO_FREQ_CW_2476_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw10::LO_VCO_FREQ_CW_2476_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw10/struct.LO_VCO_FREQ_CW_2476_W.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw10::LO_VCO_FREQ_CW_2476_W\">LO_VCO_FREQ_CW_2476_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw10::LO_VCO_FREQ_CW_2476_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw10/struct.LO_VCO_IDAC_CW_2476_R.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw10::LO_VCO_IDAC_CW_2476_R\">LO_VCO_IDAC_CW_2476_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw10::LO_VCO_IDAC_CW_2476_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw10/struct.LO_VCO_IDAC_CW_2476_W.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw10::LO_VCO_IDAC_CW_2476_W\">LO_VCO_IDAC_CW_2476_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw10::LO_VCO_IDAC_CW_2476_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw10/struct.LO_CAL_CTRL_HW10_SPEC.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw10::LO_CAL_CTRL_HW10_SPEC\">LO_CAL_CTRL_HW10_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw10::LO_CAL_CTRL_HW10_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw11/struct.R.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw11::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw11::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw11/struct.W.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw11::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw11::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw11/struct.LO_VCO_FREQ_CW_2484_R.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw11::LO_VCO_FREQ_CW_2484_R\">LO_VCO_FREQ_CW_2484_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw11::LO_VCO_FREQ_CW_2484_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw11/struct.LO_VCO_FREQ_CW_2484_W.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw11::LO_VCO_FREQ_CW_2484_W\">LO_VCO_FREQ_CW_2484_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw11::LO_VCO_FREQ_CW_2484_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw11/struct.LO_VCO_IDAC_CW_2484_R.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw11::LO_VCO_IDAC_CW_2484_R\">LO_VCO_IDAC_CW_2484_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw11::LO_VCO_IDAC_CW_2484_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw11/struct.LO_VCO_IDAC_CW_2484_W.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw11::LO_VCO_IDAC_CW_2484_W\">LO_VCO_IDAC_CW_2484_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw11::LO_VCO_IDAC_CW_2484_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_cal_ctrl_hw11/struct.LO_CAL_CTRL_HW11_SPEC.html\" title=\"struct bl602_pac::rf::lo_cal_ctrl_hw11::LO_CAL_CTRL_HW11_SPEC\">LO_CAL_CTRL_HW11_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::lo_cal_ctrl_hw11::LO_CAL_CTRL_HW11_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rosdac_ctrl_hw1/struct.R.html\" title=\"struct bl602_pac::rf::rosdac_ctrl_hw1::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::rosdac_ctrl_hw1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rosdac_ctrl_hw1/struct.W.html\" title=\"struct bl602_pac::rf::rosdac_ctrl_hw1::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::rosdac_ctrl_hw1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rosdac_ctrl_hw1/struct.ROSDAC_Q_GC1_R.html\" title=\"struct bl602_pac::rf::rosdac_ctrl_hw1::ROSDAC_Q_GC1_R\">ROSDAC_Q_GC1_R</a>","synthetic":true,"types":["bl602_pac::rf::rosdac_ctrl_hw1::ROSDAC_Q_GC1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rosdac_ctrl_hw1/struct.ROSDAC_Q_GC1_W.html\" title=\"struct bl602_pac::rf::rosdac_ctrl_hw1::ROSDAC_Q_GC1_W\">ROSDAC_Q_GC1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rosdac_ctrl_hw1::ROSDAC_Q_GC1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rosdac_ctrl_hw1/struct.ROSDAC_I_GC1_R.html\" title=\"struct bl602_pac::rf::rosdac_ctrl_hw1::ROSDAC_I_GC1_R\">ROSDAC_I_GC1_R</a>","synthetic":true,"types":["bl602_pac::rf::rosdac_ctrl_hw1::ROSDAC_I_GC1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rosdac_ctrl_hw1/struct.ROSDAC_I_GC1_W.html\" title=\"struct bl602_pac::rf::rosdac_ctrl_hw1::ROSDAC_I_GC1_W\">ROSDAC_I_GC1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rosdac_ctrl_hw1::ROSDAC_I_GC1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rosdac_ctrl_hw1/struct.ROSDAC_Q_GC0_R.html\" title=\"struct bl602_pac::rf::rosdac_ctrl_hw1::ROSDAC_Q_GC0_R\">ROSDAC_Q_GC0_R</a>","synthetic":true,"types":["bl602_pac::rf::rosdac_ctrl_hw1::ROSDAC_Q_GC0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rosdac_ctrl_hw1/struct.ROSDAC_Q_GC0_W.html\" title=\"struct bl602_pac::rf::rosdac_ctrl_hw1::ROSDAC_Q_GC0_W\">ROSDAC_Q_GC0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rosdac_ctrl_hw1::ROSDAC_Q_GC0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rosdac_ctrl_hw1/struct.ROSDAC_I_GC0_R.html\" title=\"struct bl602_pac::rf::rosdac_ctrl_hw1::ROSDAC_I_GC0_R\">ROSDAC_I_GC0_R</a>","synthetic":true,"types":["bl602_pac::rf::rosdac_ctrl_hw1::ROSDAC_I_GC0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rosdac_ctrl_hw1/struct.ROSDAC_I_GC0_W.html\" title=\"struct bl602_pac::rf::rosdac_ctrl_hw1::ROSDAC_I_GC0_W\">ROSDAC_I_GC0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rosdac_ctrl_hw1::ROSDAC_I_GC0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rosdac_ctrl_hw1/struct.ROSDAC_CTRL_HW1_SPEC.html\" title=\"struct bl602_pac::rf::rosdac_ctrl_hw1::ROSDAC_CTRL_HW1_SPEC\">ROSDAC_CTRL_HW1_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::rosdac_ctrl_hw1::ROSDAC_CTRL_HW1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rosdac_ctrl_hw2/struct.R.html\" title=\"struct bl602_pac::rf::rosdac_ctrl_hw2::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::rosdac_ctrl_hw2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rosdac_ctrl_hw2/struct.W.html\" title=\"struct bl602_pac::rf::rosdac_ctrl_hw2::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::rosdac_ctrl_hw2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rosdac_ctrl_hw2/struct.ROSDAC_Q_GC3_R.html\" title=\"struct bl602_pac::rf::rosdac_ctrl_hw2::ROSDAC_Q_GC3_R\">ROSDAC_Q_GC3_R</a>","synthetic":true,"types":["bl602_pac::rf::rosdac_ctrl_hw2::ROSDAC_Q_GC3_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rosdac_ctrl_hw2/struct.ROSDAC_Q_GC3_W.html\" title=\"struct bl602_pac::rf::rosdac_ctrl_hw2::ROSDAC_Q_GC3_W\">ROSDAC_Q_GC3_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rosdac_ctrl_hw2::ROSDAC_Q_GC3_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rosdac_ctrl_hw2/struct.ROSDAC_I_GC3_R.html\" title=\"struct bl602_pac::rf::rosdac_ctrl_hw2::ROSDAC_I_GC3_R\">ROSDAC_I_GC3_R</a>","synthetic":true,"types":["bl602_pac::rf::rosdac_ctrl_hw2::ROSDAC_I_GC3_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rosdac_ctrl_hw2/struct.ROSDAC_I_GC3_W.html\" title=\"struct bl602_pac::rf::rosdac_ctrl_hw2::ROSDAC_I_GC3_W\">ROSDAC_I_GC3_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rosdac_ctrl_hw2::ROSDAC_I_GC3_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rosdac_ctrl_hw2/struct.ROSDAC_Q_GC2_R.html\" title=\"struct bl602_pac::rf::rosdac_ctrl_hw2::ROSDAC_Q_GC2_R\">ROSDAC_Q_GC2_R</a>","synthetic":true,"types":["bl602_pac::rf::rosdac_ctrl_hw2::ROSDAC_Q_GC2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rosdac_ctrl_hw2/struct.ROSDAC_Q_GC2_W.html\" title=\"struct bl602_pac::rf::rosdac_ctrl_hw2::ROSDAC_Q_GC2_W\">ROSDAC_Q_GC2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rosdac_ctrl_hw2::ROSDAC_Q_GC2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rosdac_ctrl_hw2/struct.ROSDAC_I_GC2_R.html\" title=\"struct bl602_pac::rf::rosdac_ctrl_hw2::ROSDAC_I_GC2_R\">ROSDAC_I_GC2_R</a>","synthetic":true,"types":["bl602_pac::rf::rosdac_ctrl_hw2::ROSDAC_I_GC2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rosdac_ctrl_hw2/struct.ROSDAC_I_GC2_W.html\" title=\"struct bl602_pac::rf::rosdac_ctrl_hw2::ROSDAC_I_GC2_W\">ROSDAC_I_GC2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rosdac_ctrl_hw2::ROSDAC_I_GC2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rosdac_ctrl_hw2/struct.ROSDAC_CTRL_HW2_SPEC.html\" title=\"struct bl602_pac::rf::rosdac_ctrl_hw2::ROSDAC_CTRL_HW2_SPEC\">ROSDAC_CTRL_HW2_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::rosdac_ctrl_hw2::ROSDAC_CTRL_HW2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rxiq_ctrl_hw1/struct.R.html\" title=\"struct bl602_pac::rf::rxiq_ctrl_hw1::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::rxiq_ctrl_hw1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rxiq_ctrl_hw1/struct.W.html\" title=\"struct bl602_pac::rf::rxiq_ctrl_hw1::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::rxiq_ctrl_hw1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rxiq_ctrl_hw1/struct.RX_IQ_GAIN_COMP_GC0_R.html\" title=\"struct bl602_pac::rf::rxiq_ctrl_hw1::RX_IQ_GAIN_COMP_GC0_R\">RX_IQ_GAIN_COMP_GC0_R</a>","synthetic":true,"types":["bl602_pac::rf::rxiq_ctrl_hw1::RX_IQ_GAIN_COMP_GC0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rxiq_ctrl_hw1/struct.RX_IQ_GAIN_COMP_GC0_W.html\" title=\"struct bl602_pac::rf::rxiq_ctrl_hw1::RX_IQ_GAIN_COMP_GC0_W\">RX_IQ_GAIN_COMP_GC0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rxiq_ctrl_hw1::RX_IQ_GAIN_COMP_GC0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rxiq_ctrl_hw1/struct.RX_IQ_PHASE_COMP_GC0_R.html\" title=\"struct bl602_pac::rf::rxiq_ctrl_hw1::RX_IQ_PHASE_COMP_GC0_R\">RX_IQ_PHASE_COMP_GC0_R</a>","synthetic":true,"types":["bl602_pac::rf::rxiq_ctrl_hw1::RX_IQ_PHASE_COMP_GC0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rxiq_ctrl_hw1/struct.RX_IQ_PHASE_COMP_GC0_W.html\" title=\"struct bl602_pac::rf::rxiq_ctrl_hw1::RX_IQ_PHASE_COMP_GC0_W\">RX_IQ_PHASE_COMP_GC0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rxiq_ctrl_hw1::RX_IQ_PHASE_COMP_GC0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rxiq_ctrl_hw1/struct.RXIQ_CTRL_HW1_SPEC.html\" title=\"struct bl602_pac::rf::rxiq_ctrl_hw1::RXIQ_CTRL_HW1_SPEC\">RXIQ_CTRL_HW1_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::rxiq_ctrl_hw1::RXIQ_CTRL_HW1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rxiq_ctrl_hw2/struct.R.html\" title=\"struct bl602_pac::rf::rxiq_ctrl_hw2::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::rxiq_ctrl_hw2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rxiq_ctrl_hw2/struct.W.html\" title=\"struct bl602_pac::rf::rxiq_ctrl_hw2::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::rxiq_ctrl_hw2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rxiq_ctrl_hw2/struct.RX_IQ_GAIN_COMP_GC1_R.html\" title=\"struct bl602_pac::rf::rxiq_ctrl_hw2::RX_IQ_GAIN_COMP_GC1_R\">RX_IQ_GAIN_COMP_GC1_R</a>","synthetic":true,"types":["bl602_pac::rf::rxiq_ctrl_hw2::RX_IQ_GAIN_COMP_GC1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rxiq_ctrl_hw2/struct.RX_IQ_GAIN_COMP_GC1_W.html\" title=\"struct bl602_pac::rf::rxiq_ctrl_hw2::RX_IQ_GAIN_COMP_GC1_W\">RX_IQ_GAIN_COMP_GC1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rxiq_ctrl_hw2::RX_IQ_GAIN_COMP_GC1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rxiq_ctrl_hw2/struct.RX_IQ_PHASE_COMP_GC1_R.html\" title=\"struct bl602_pac::rf::rxiq_ctrl_hw2::RX_IQ_PHASE_COMP_GC1_R\">RX_IQ_PHASE_COMP_GC1_R</a>","synthetic":true,"types":["bl602_pac::rf::rxiq_ctrl_hw2::RX_IQ_PHASE_COMP_GC1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rxiq_ctrl_hw2/struct.RX_IQ_PHASE_COMP_GC1_W.html\" title=\"struct bl602_pac::rf::rxiq_ctrl_hw2::RX_IQ_PHASE_COMP_GC1_W\">RX_IQ_PHASE_COMP_GC1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rxiq_ctrl_hw2::RX_IQ_PHASE_COMP_GC1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rxiq_ctrl_hw2/struct.RXIQ_CTRL_HW2_SPEC.html\" title=\"struct bl602_pac::rf::rxiq_ctrl_hw2::RXIQ_CTRL_HW2_SPEC\">RXIQ_CTRL_HW2_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::rxiq_ctrl_hw2::RXIQ_CTRL_HW2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rxiq_ctrl_hw3/struct.R.html\" title=\"struct bl602_pac::rf::rxiq_ctrl_hw3::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::rxiq_ctrl_hw3::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rxiq_ctrl_hw3/struct.W.html\" title=\"struct bl602_pac::rf::rxiq_ctrl_hw3::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::rxiq_ctrl_hw3::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rxiq_ctrl_hw3/struct.RX_IQ_GAIN_COMP_GC2_R.html\" title=\"struct bl602_pac::rf::rxiq_ctrl_hw3::RX_IQ_GAIN_COMP_GC2_R\">RX_IQ_GAIN_COMP_GC2_R</a>","synthetic":true,"types":["bl602_pac::rf::rxiq_ctrl_hw3::RX_IQ_GAIN_COMP_GC2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rxiq_ctrl_hw3/struct.RX_IQ_GAIN_COMP_GC2_W.html\" title=\"struct bl602_pac::rf::rxiq_ctrl_hw3::RX_IQ_GAIN_COMP_GC2_W\">RX_IQ_GAIN_COMP_GC2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rxiq_ctrl_hw3::RX_IQ_GAIN_COMP_GC2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rxiq_ctrl_hw3/struct.RX_IQ_PHASE_COMP_GC2_R.html\" title=\"struct bl602_pac::rf::rxiq_ctrl_hw3::RX_IQ_PHASE_COMP_GC2_R\">RX_IQ_PHASE_COMP_GC2_R</a>","synthetic":true,"types":["bl602_pac::rf::rxiq_ctrl_hw3::RX_IQ_PHASE_COMP_GC2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rxiq_ctrl_hw3/struct.RX_IQ_PHASE_COMP_GC2_W.html\" title=\"struct bl602_pac::rf::rxiq_ctrl_hw3::RX_IQ_PHASE_COMP_GC2_W\">RX_IQ_PHASE_COMP_GC2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rxiq_ctrl_hw3::RX_IQ_PHASE_COMP_GC2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rxiq_ctrl_hw3/struct.RXIQ_CTRL_HW3_SPEC.html\" title=\"struct bl602_pac::rf::rxiq_ctrl_hw3::RXIQ_CTRL_HW3_SPEC\">RXIQ_CTRL_HW3_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::rxiq_ctrl_hw3::RXIQ_CTRL_HW3_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rxiq_ctrl_hw4/struct.R.html\" title=\"struct bl602_pac::rf::rxiq_ctrl_hw4::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::rxiq_ctrl_hw4::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rxiq_ctrl_hw4/struct.W.html\" title=\"struct bl602_pac::rf::rxiq_ctrl_hw4::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::rxiq_ctrl_hw4::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rxiq_ctrl_hw4/struct.RX_IQ_GAIN_COMP_GC3_R.html\" title=\"struct bl602_pac::rf::rxiq_ctrl_hw4::RX_IQ_GAIN_COMP_GC3_R\">RX_IQ_GAIN_COMP_GC3_R</a>","synthetic":true,"types":["bl602_pac::rf::rxiq_ctrl_hw4::RX_IQ_GAIN_COMP_GC3_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rxiq_ctrl_hw4/struct.RX_IQ_GAIN_COMP_GC3_W.html\" title=\"struct bl602_pac::rf::rxiq_ctrl_hw4::RX_IQ_GAIN_COMP_GC3_W\">RX_IQ_GAIN_COMP_GC3_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rxiq_ctrl_hw4::RX_IQ_GAIN_COMP_GC3_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rxiq_ctrl_hw4/struct.RX_IQ_PHASE_COMP_GC3_R.html\" title=\"struct bl602_pac::rf::rxiq_ctrl_hw4::RX_IQ_PHASE_COMP_GC3_R\">RX_IQ_PHASE_COMP_GC3_R</a>","synthetic":true,"types":["bl602_pac::rf::rxiq_ctrl_hw4::RX_IQ_PHASE_COMP_GC3_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rxiq_ctrl_hw4/struct.RX_IQ_PHASE_COMP_GC3_W.html\" title=\"struct bl602_pac::rf::rxiq_ctrl_hw4::RX_IQ_PHASE_COMP_GC3_W\">RX_IQ_PHASE_COMP_GC3_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rxiq_ctrl_hw4::RX_IQ_PHASE_COMP_GC3_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rxiq_ctrl_hw4/struct.RXIQ_CTRL_HW4_SPEC.html\" title=\"struct bl602_pac::rf::rxiq_ctrl_hw4::RXIQ_CTRL_HW4_SPEC\">RXIQ_CTRL_HW4_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::rxiq_ctrl_hw4::RXIQ_CTRL_HW4_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tosdac_ctrl_hw1/struct.R.html\" title=\"struct bl602_pac::rf::tosdac_ctrl_hw1::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::tosdac_ctrl_hw1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tosdac_ctrl_hw1/struct.W.html\" title=\"struct bl602_pac::rf::tosdac_ctrl_hw1::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::tosdac_ctrl_hw1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tosdac_ctrl_hw1/struct.TBB_TOSDAC_Q_GC1_R.html\" title=\"struct bl602_pac::rf::tosdac_ctrl_hw1::TBB_TOSDAC_Q_GC1_R\">TBB_TOSDAC_Q_GC1_R</a>","synthetic":true,"types":["bl602_pac::rf::tosdac_ctrl_hw1::TBB_TOSDAC_Q_GC1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tosdac_ctrl_hw1/struct.TBB_TOSDAC_Q_GC1_W.html\" title=\"struct bl602_pac::rf::tosdac_ctrl_hw1::TBB_TOSDAC_Q_GC1_W\">TBB_TOSDAC_Q_GC1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tosdac_ctrl_hw1::TBB_TOSDAC_Q_GC1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tosdac_ctrl_hw1/struct.TBB_TOSDAC_I_GC1_R.html\" title=\"struct bl602_pac::rf::tosdac_ctrl_hw1::TBB_TOSDAC_I_GC1_R\">TBB_TOSDAC_I_GC1_R</a>","synthetic":true,"types":["bl602_pac::rf::tosdac_ctrl_hw1::TBB_TOSDAC_I_GC1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tosdac_ctrl_hw1/struct.TBB_TOSDAC_I_GC1_W.html\" title=\"struct bl602_pac::rf::tosdac_ctrl_hw1::TBB_TOSDAC_I_GC1_W\">TBB_TOSDAC_I_GC1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tosdac_ctrl_hw1::TBB_TOSDAC_I_GC1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tosdac_ctrl_hw1/struct.TBB_TOSDAC_Q_GC0_R.html\" title=\"struct bl602_pac::rf::tosdac_ctrl_hw1::TBB_TOSDAC_Q_GC0_R\">TBB_TOSDAC_Q_GC0_R</a>","synthetic":true,"types":["bl602_pac::rf::tosdac_ctrl_hw1::TBB_TOSDAC_Q_GC0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tosdac_ctrl_hw1/struct.TBB_TOSDAC_Q_GC0_W.html\" title=\"struct bl602_pac::rf::tosdac_ctrl_hw1::TBB_TOSDAC_Q_GC0_W\">TBB_TOSDAC_Q_GC0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tosdac_ctrl_hw1::TBB_TOSDAC_Q_GC0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tosdac_ctrl_hw1/struct.TBB_TOSDAC_I_GC0_R.html\" title=\"struct bl602_pac::rf::tosdac_ctrl_hw1::TBB_TOSDAC_I_GC0_R\">TBB_TOSDAC_I_GC0_R</a>","synthetic":true,"types":["bl602_pac::rf::tosdac_ctrl_hw1::TBB_TOSDAC_I_GC0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tosdac_ctrl_hw1/struct.TBB_TOSDAC_I_GC0_W.html\" title=\"struct bl602_pac::rf::tosdac_ctrl_hw1::TBB_TOSDAC_I_GC0_W\">TBB_TOSDAC_I_GC0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tosdac_ctrl_hw1::TBB_TOSDAC_I_GC0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tosdac_ctrl_hw1/struct.TOSDAC_CTRL_HW1_SPEC.html\" title=\"struct bl602_pac::rf::tosdac_ctrl_hw1::TOSDAC_CTRL_HW1_SPEC\">TOSDAC_CTRL_HW1_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::tosdac_ctrl_hw1::TOSDAC_CTRL_HW1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tosdac_ctrl_hw2/struct.R.html\" title=\"struct bl602_pac::rf::tosdac_ctrl_hw2::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::tosdac_ctrl_hw2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tosdac_ctrl_hw2/struct.W.html\" title=\"struct bl602_pac::rf::tosdac_ctrl_hw2::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::tosdac_ctrl_hw2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tosdac_ctrl_hw2/struct.TBB_TOSDAC_Q_GC3_R.html\" title=\"struct bl602_pac::rf::tosdac_ctrl_hw2::TBB_TOSDAC_Q_GC3_R\">TBB_TOSDAC_Q_GC3_R</a>","synthetic":true,"types":["bl602_pac::rf::tosdac_ctrl_hw2::TBB_TOSDAC_Q_GC3_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tosdac_ctrl_hw2/struct.TBB_TOSDAC_Q_GC3_W.html\" title=\"struct bl602_pac::rf::tosdac_ctrl_hw2::TBB_TOSDAC_Q_GC3_W\">TBB_TOSDAC_Q_GC3_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tosdac_ctrl_hw2::TBB_TOSDAC_Q_GC3_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tosdac_ctrl_hw2/struct.TBB_TOSDAC_I_GC3_R.html\" title=\"struct bl602_pac::rf::tosdac_ctrl_hw2::TBB_TOSDAC_I_GC3_R\">TBB_TOSDAC_I_GC3_R</a>","synthetic":true,"types":["bl602_pac::rf::tosdac_ctrl_hw2::TBB_TOSDAC_I_GC3_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tosdac_ctrl_hw2/struct.TBB_TOSDAC_I_GC3_W.html\" title=\"struct bl602_pac::rf::tosdac_ctrl_hw2::TBB_TOSDAC_I_GC3_W\">TBB_TOSDAC_I_GC3_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tosdac_ctrl_hw2::TBB_TOSDAC_I_GC3_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tosdac_ctrl_hw2/struct.TBB_TOSDAC_Q_GC2_R.html\" title=\"struct bl602_pac::rf::tosdac_ctrl_hw2::TBB_TOSDAC_Q_GC2_R\">TBB_TOSDAC_Q_GC2_R</a>","synthetic":true,"types":["bl602_pac::rf::tosdac_ctrl_hw2::TBB_TOSDAC_Q_GC2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tosdac_ctrl_hw2/struct.TBB_TOSDAC_Q_GC2_W.html\" title=\"struct bl602_pac::rf::tosdac_ctrl_hw2::TBB_TOSDAC_Q_GC2_W\">TBB_TOSDAC_Q_GC2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tosdac_ctrl_hw2::TBB_TOSDAC_Q_GC2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tosdac_ctrl_hw2/struct.TBB_TOSDAC_I_GC2_R.html\" title=\"struct bl602_pac::rf::tosdac_ctrl_hw2::TBB_TOSDAC_I_GC2_R\">TBB_TOSDAC_I_GC2_R</a>","synthetic":true,"types":["bl602_pac::rf::tosdac_ctrl_hw2::TBB_TOSDAC_I_GC2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tosdac_ctrl_hw2/struct.TBB_TOSDAC_I_GC2_W.html\" title=\"struct bl602_pac::rf::tosdac_ctrl_hw2::TBB_TOSDAC_I_GC2_W\">TBB_TOSDAC_I_GC2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tosdac_ctrl_hw2::TBB_TOSDAC_I_GC2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tosdac_ctrl_hw2/struct.TOSDAC_CTRL_HW2_SPEC.html\" title=\"struct bl602_pac::rf::tosdac_ctrl_hw2::TOSDAC_CTRL_HW2_SPEC\">TOSDAC_CTRL_HW2_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::tosdac_ctrl_hw2::TOSDAC_CTRL_HW2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tosdac_ctrl_hw3/struct.R.html\" title=\"struct bl602_pac::rf::tosdac_ctrl_hw3::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::tosdac_ctrl_hw3::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tosdac_ctrl_hw3/struct.W.html\" title=\"struct bl602_pac::rf::tosdac_ctrl_hw3::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::tosdac_ctrl_hw3::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tosdac_ctrl_hw3/struct.TBB_TOSDAC_Q_GC5_R.html\" title=\"struct bl602_pac::rf::tosdac_ctrl_hw3::TBB_TOSDAC_Q_GC5_R\">TBB_TOSDAC_Q_GC5_R</a>","synthetic":true,"types":["bl602_pac::rf::tosdac_ctrl_hw3::TBB_TOSDAC_Q_GC5_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tosdac_ctrl_hw3/struct.TBB_TOSDAC_Q_GC5_W.html\" title=\"struct bl602_pac::rf::tosdac_ctrl_hw3::TBB_TOSDAC_Q_GC5_W\">TBB_TOSDAC_Q_GC5_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tosdac_ctrl_hw3::TBB_TOSDAC_Q_GC5_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tosdac_ctrl_hw3/struct.TBB_TOSDAC_I_GC5_R.html\" title=\"struct bl602_pac::rf::tosdac_ctrl_hw3::TBB_TOSDAC_I_GC5_R\">TBB_TOSDAC_I_GC5_R</a>","synthetic":true,"types":["bl602_pac::rf::tosdac_ctrl_hw3::TBB_TOSDAC_I_GC5_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tosdac_ctrl_hw3/struct.TBB_TOSDAC_I_GC5_W.html\" title=\"struct bl602_pac::rf::tosdac_ctrl_hw3::TBB_TOSDAC_I_GC5_W\">TBB_TOSDAC_I_GC5_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tosdac_ctrl_hw3::TBB_TOSDAC_I_GC5_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tosdac_ctrl_hw3/struct.TBB_TOSDAC_Q_GC4_R.html\" title=\"struct bl602_pac::rf::tosdac_ctrl_hw3::TBB_TOSDAC_Q_GC4_R\">TBB_TOSDAC_Q_GC4_R</a>","synthetic":true,"types":["bl602_pac::rf::tosdac_ctrl_hw3::TBB_TOSDAC_Q_GC4_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tosdac_ctrl_hw3/struct.TBB_TOSDAC_Q_GC4_W.html\" title=\"struct bl602_pac::rf::tosdac_ctrl_hw3::TBB_TOSDAC_Q_GC4_W\">TBB_TOSDAC_Q_GC4_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tosdac_ctrl_hw3::TBB_TOSDAC_Q_GC4_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tosdac_ctrl_hw3/struct.TBB_TOSDAC_I_GC4_R.html\" title=\"struct bl602_pac::rf::tosdac_ctrl_hw3::TBB_TOSDAC_I_GC4_R\">TBB_TOSDAC_I_GC4_R</a>","synthetic":true,"types":["bl602_pac::rf::tosdac_ctrl_hw3::TBB_TOSDAC_I_GC4_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tosdac_ctrl_hw3/struct.TBB_TOSDAC_I_GC4_W.html\" title=\"struct bl602_pac::rf::tosdac_ctrl_hw3::TBB_TOSDAC_I_GC4_W\">TBB_TOSDAC_I_GC4_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tosdac_ctrl_hw3::TBB_TOSDAC_I_GC4_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tosdac_ctrl_hw3/struct.TOSDAC_CTRL_HW3_SPEC.html\" title=\"struct bl602_pac::rf::tosdac_ctrl_hw3::TOSDAC_CTRL_HW3_SPEC\">TOSDAC_CTRL_HW3_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::tosdac_ctrl_hw3::TOSDAC_CTRL_HW3_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tosdac_ctrl_hw4/struct.R.html\" title=\"struct bl602_pac::rf::tosdac_ctrl_hw4::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::tosdac_ctrl_hw4::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tosdac_ctrl_hw4/struct.W.html\" title=\"struct bl602_pac::rf::tosdac_ctrl_hw4::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::tosdac_ctrl_hw4::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tosdac_ctrl_hw4/struct.TBB_TOSDAC_Q_GC7_R.html\" title=\"struct bl602_pac::rf::tosdac_ctrl_hw4::TBB_TOSDAC_Q_GC7_R\">TBB_TOSDAC_Q_GC7_R</a>","synthetic":true,"types":["bl602_pac::rf::tosdac_ctrl_hw4::TBB_TOSDAC_Q_GC7_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tosdac_ctrl_hw4/struct.TBB_TOSDAC_Q_GC7_W.html\" title=\"struct bl602_pac::rf::tosdac_ctrl_hw4::TBB_TOSDAC_Q_GC7_W\">TBB_TOSDAC_Q_GC7_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tosdac_ctrl_hw4::TBB_TOSDAC_Q_GC7_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tosdac_ctrl_hw4/struct.TBB_TOSDAC_I_GC7_R.html\" title=\"struct bl602_pac::rf::tosdac_ctrl_hw4::TBB_TOSDAC_I_GC7_R\">TBB_TOSDAC_I_GC7_R</a>","synthetic":true,"types":["bl602_pac::rf::tosdac_ctrl_hw4::TBB_TOSDAC_I_GC7_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tosdac_ctrl_hw4/struct.TBB_TOSDAC_I_GC7_W.html\" title=\"struct bl602_pac::rf::tosdac_ctrl_hw4::TBB_TOSDAC_I_GC7_W\">TBB_TOSDAC_I_GC7_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tosdac_ctrl_hw4::TBB_TOSDAC_I_GC7_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tosdac_ctrl_hw4/struct.TBB_TOSDAC_Q_GC6_R.html\" title=\"struct bl602_pac::rf::tosdac_ctrl_hw4::TBB_TOSDAC_Q_GC6_R\">TBB_TOSDAC_Q_GC6_R</a>","synthetic":true,"types":["bl602_pac::rf::tosdac_ctrl_hw4::TBB_TOSDAC_Q_GC6_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tosdac_ctrl_hw4/struct.TBB_TOSDAC_Q_GC6_W.html\" title=\"struct bl602_pac::rf::tosdac_ctrl_hw4::TBB_TOSDAC_Q_GC6_W\">TBB_TOSDAC_Q_GC6_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tosdac_ctrl_hw4::TBB_TOSDAC_Q_GC6_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tosdac_ctrl_hw4/struct.TBB_TOSDAC_I_GC6_R.html\" title=\"struct bl602_pac::rf::tosdac_ctrl_hw4::TBB_TOSDAC_I_GC6_R\">TBB_TOSDAC_I_GC6_R</a>","synthetic":true,"types":["bl602_pac::rf::tosdac_ctrl_hw4::TBB_TOSDAC_I_GC6_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tosdac_ctrl_hw4/struct.TBB_TOSDAC_I_GC6_W.html\" title=\"struct bl602_pac::rf::tosdac_ctrl_hw4::TBB_TOSDAC_I_GC6_W\">TBB_TOSDAC_I_GC6_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tosdac_ctrl_hw4::TBB_TOSDAC_I_GC6_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tosdac_ctrl_hw4/struct.TOSDAC_CTRL_HW4_SPEC.html\" title=\"struct bl602_pac::rf::tosdac_ctrl_hw4::TOSDAC_CTRL_HW4_SPEC\">TOSDAC_CTRL_HW4_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::tosdac_ctrl_hw4::TOSDAC_CTRL_HW4_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tx_iq_gain_hw0/struct.R.html\" title=\"struct bl602_pac::rf::tx_iq_gain_hw0::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::tx_iq_gain_hw0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tx_iq_gain_hw0/struct.W.html\" title=\"struct bl602_pac::rf::tx_iq_gain_hw0::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::tx_iq_gain_hw0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tx_iq_gain_hw0/struct.TX_IQ_GAIN_COMP_GC0_R.html\" title=\"struct bl602_pac::rf::tx_iq_gain_hw0::TX_IQ_GAIN_COMP_GC0_R\">TX_IQ_GAIN_COMP_GC0_R</a>","synthetic":true,"types":["bl602_pac::rf::tx_iq_gain_hw0::TX_IQ_GAIN_COMP_GC0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tx_iq_gain_hw0/struct.TX_IQ_GAIN_COMP_GC0_W.html\" title=\"struct bl602_pac::rf::tx_iq_gain_hw0::TX_IQ_GAIN_COMP_GC0_W\">TX_IQ_GAIN_COMP_GC0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tx_iq_gain_hw0::TX_IQ_GAIN_COMP_GC0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tx_iq_gain_hw0/struct.TX_IQ_PHASE_COMP_GC0_R.html\" title=\"struct bl602_pac::rf::tx_iq_gain_hw0::TX_IQ_PHASE_COMP_GC0_R\">TX_IQ_PHASE_COMP_GC0_R</a>","synthetic":true,"types":["bl602_pac::rf::tx_iq_gain_hw0::TX_IQ_PHASE_COMP_GC0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tx_iq_gain_hw0/struct.TX_IQ_PHASE_COMP_GC0_W.html\" title=\"struct bl602_pac::rf::tx_iq_gain_hw0::TX_IQ_PHASE_COMP_GC0_W\">TX_IQ_PHASE_COMP_GC0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tx_iq_gain_hw0::TX_IQ_PHASE_COMP_GC0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tx_iq_gain_hw0/struct.TX_IQ_GAIN_HW0_SPEC.html\" title=\"struct bl602_pac::rf::tx_iq_gain_hw0::TX_IQ_GAIN_HW0_SPEC\">TX_IQ_GAIN_HW0_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::tx_iq_gain_hw0::TX_IQ_GAIN_HW0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tx_iq_gain_hw1/struct.R.html\" title=\"struct bl602_pac::rf::tx_iq_gain_hw1::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::tx_iq_gain_hw1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tx_iq_gain_hw1/struct.W.html\" title=\"struct bl602_pac::rf::tx_iq_gain_hw1::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::tx_iq_gain_hw1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tx_iq_gain_hw1/struct.TX_IQ_GAIN_COMP_GC1_R.html\" title=\"struct bl602_pac::rf::tx_iq_gain_hw1::TX_IQ_GAIN_COMP_GC1_R\">TX_IQ_GAIN_COMP_GC1_R</a>","synthetic":true,"types":["bl602_pac::rf::tx_iq_gain_hw1::TX_IQ_GAIN_COMP_GC1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tx_iq_gain_hw1/struct.TX_IQ_GAIN_COMP_GC1_W.html\" title=\"struct bl602_pac::rf::tx_iq_gain_hw1::TX_IQ_GAIN_COMP_GC1_W\">TX_IQ_GAIN_COMP_GC1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tx_iq_gain_hw1::TX_IQ_GAIN_COMP_GC1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tx_iq_gain_hw1/struct.TX_IQ_PHASE_COMP_GC1_R.html\" title=\"struct bl602_pac::rf::tx_iq_gain_hw1::TX_IQ_PHASE_COMP_GC1_R\">TX_IQ_PHASE_COMP_GC1_R</a>","synthetic":true,"types":["bl602_pac::rf::tx_iq_gain_hw1::TX_IQ_PHASE_COMP_GC1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tx_iq_gain_hw1/struct.TX_IQ_PHASE_COMP_GC1_W.html\" title=\"struct bl602_pac::rf::tx_iq_gain_hw1::TX_IQ_PHASE_COMP_GC1_W\">TX_IQ_PHASE_COMP_GC1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tx_iq_gain_hw1::TX_IQ_PHASE_COMP_GC1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tx_iq_gain_hw1/struct.TX_IQ_GAIN_HW1_SPEC.html\" title=\"struct bl602_pac::rf::tx_iq_gain_hw1::TX_IQ_GAIN_HW1_SPEC\">TX_IQ_GAIN_HW1_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::tx_iq_gain_hw1::TX_IQ_GAIN_HW1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tx_iq_gain_hw2/struct.R.html\" title=\"struct bl602_pac::rf::tx_iq_gain_hw2::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::tx_iq_gain_hw2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tx_iq_gain_hw2/struct.W.html\" title=\"struct bl602_pac::rf::tx_iq_gain_hw2::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::tx_iq_gain_hw2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tx_iq_gain_hw2/struct.TX_IQ_GAIN_COMP_GC2_R.html\" title=\"struct bl602_pac::rf::tx_iq_gain_hw2::TX_IQ_GAIN_COMP_GC2_R\">TX_IQ_GAIN_COMP_GC2_R</a>","synthetic":true,"types":["bl602_pac::rf::tx_iq_gain_hw2::TX_IQ_GAIN_COMP_GC2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tx_iq_gain_hw2/struct.TX_IQ_GAIN_COMP_GC2_W.html\" title=\"struct bl602_pac::rf::tx_iq_gain_hw2::TX_IQ_GAIN_COMP_GC2_W\">TX_IQ_GAIN_COMP_GC2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tx_iq_gain_hw2::TX_IQ_GAIN_COMP_GC2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tx_iq_gain_hw2/struct.TX_IQ_PHASE_COMP_GC2_R.html\" title=\"struct bl602_pac::rf::tx_iq_gain_hw2::TX_IQ_PHASE_COMP_GC2_R\">TX_IQ_PHASE_COMP_GC2_R</a>","synthetic":true,"types":["bl602_pac::rf::tx_iq_gain_hw2::TX_IQ_PHASE_COMP_GC2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tx_iq_gain_hw2/struct.TX_IQ_PHASE_COMP_GC2_W.html\" title=\"struct bl602_pac::rf::tx_iq_gain_hw2::TX_IQ_PHASE_COMP_GC2_W\">TX_IQ_PHASE_COMP_GC2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tx_iq_gain_hw2::TX_IQ_PHASE_COMP_GC2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tx_iq_gain_hw2/struct.TX_IQ_GAIN_HW2_SPEC.html\" title=\"struct bl602_pac::rf::tx_iq_gain_hw2::TX_IQ_GAIN_HW2_SPEC\">TX_IQ_GAIN_HW2_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::tx_iq_gain_hw2::TX_IQ_GAIN_HW2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tx_iq_gain_hw3/struct.R.html\" title=\"struct bl602_pac::rf::tx_iq_gain_hw3::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::tx_iq_gain_hw3::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tx_iq_gain_hw3/struct.W.html\" title=\"struct bl602_pac::rf::tx_iq_gain_hw3::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::tx_iq_gain_hw3::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tx_iq_gain_hw3/struct.TX_IQ_GAIN_COMP_GC3_R.html\" title=\"struct bl602_pac::rf::tx_iq_gain_hw3::TX_IQ_GAIN_COMP_GC3_R\">TX_IQ_GAIN_COMP_GC3_R</a>","synthetic":true,"types":["bl602_pac::rf::tx_iq_gain_hw3::TX_IQ_GAIN_COMP_GC3_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tx_iq_gain_hw3/struct.TX_IQ_GAIN_COMP_GC3_W.html\" title=\"struct bl602_pac::rf::tx_iq_gain_hw3::TX_IQ_GAIN_COMP_GC3_W\">TX_IQ_GAIN_COMP_GC3_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tx_iq_gain_hw3::TX_IQ_GAIN_COMP_GC3_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tx_iq_gain_hw3/struct.TX_IQ_PHASE_COMP_GC3_R.html\" title=\"struct bl602_pac::rf::tx_iq_gain_hw3::TX_IQ_PHASE_COMP_GC3_R\">TX_IQ_PHASE_COMP_GC3_R</a>","synthetic":true,"types":["bl602_pac::rf::tx_iq_gain_hw3::TX_IQ_PHASE_COMP_GC3_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tx_iq_gain_hw3/struct.TX_IQ_PHASE_COMP_GC3_W.html\" title=\"struct bl602_pac::rf::tx_iq_gain_hw3::TX_IQ_PHASE_COMP_GC3_W\">TX_IQ_PHASE_COMP_GC3_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tx_iq_gain_hw3::TX_IQ_PHASE_COMP_GC3_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tx_iq_gain_hw3/struct.TX_IQ_GAIN_HW3_SPEC.html\" title=\"struct bl602_pac::rf::tx_iq_gain_hw3::TX_IQ_GAIN_HW3_SPEC\">TX_IQ_GAIN_HW3_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::tx_iq_gain_hw3::TX_IQ_GAIN_HW3_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tx_iq_gain_hw4/struct.R.html\" title=\"struct bl602_pac::rf::tx_iq_gain_hw4::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::tx_iq_gain_hw4::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tx_iq_gain_hw4/struct.W.html\" title=\"struct bl602_pac::rf::tx_iq_gain_hw4::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::tx_iq_gain_hw4::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tx_iq_gain_hw4/struct.TX_IQ_GAIN_COMP_GC4_R.html\" title=\"struct bl602_pac::rf::tx_iq_gain_hw4::TX_IQ_GAIN_COMP_GC4_R\">TX_IQ_GAIN_COMP_GC4_R</a>","synthetic":true,"types":["bl602_pac::rf::tx_iq_gain_hw4::TX_IQ_GAIN_COMP_GC4_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tx_iq_gain_hw4/struct.TX_IQ_GAIN_COMP_GC4_W.html\" title=\"struct bl602_pac::rf::tx_iq_gain_hw4::TX_IQ_GAIN_COMP_GC4_W\">TX_IQ_GAIN_COMP_GC4_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tx_iq_gain_hw4::TX_IQ_GAIN_COMP_GC4_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tx_iq_gain_hw4/struct.TX_IQ_PHASE_COMP_GC4_R.html\" title=\"struct bl602_pac::rf::tx_iq_gain_hw4::TX_IQ_PHASE_COMP_GC4_R\">TX_IQ_PHASE_COMP_GC4_R</a>","synthetic":true,"types":["bl602_pac::rf::tx_iq_gain_hw4::TX_IQ_PHASE_COMP_GC4_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tx_iq_gain_hw4/struct.TX_IQ_PHASE_COMP_GC4_W.html\" title=\"struct bl602_pac::rf::tx_iq_gain_hw4::TX_IQ_PHASE_COMP_GC4_W\">TX_IQ_PHASE_COMP_GC4_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tx_iq_gain_hw4::TX_IQ_PHASE_COMP_GC4_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tx_iq_gain_hw4/struct.TX_IQ_GAIN_HW4_SPEC.html\" title=\"struct bl602_pac::rf::tx_iq_gain_hw4::TX_IQ_GAIN_HW4_SPEC\">TX_IQ_GAIN_HW4_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::tx_iq_gain_hw4::TX_IQ_GAIN_HW4_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tx_iq_gain_hw5/struct.R.html\" title=\"struct bl602_pac::rf::tx_iq_gain_hw5::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::tx_iq_gain_hw5::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tx_iq_gain_hw5/struct.W.html\" title=\"struct bl602_pac::rf::tx_iq_gain_hw5::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::tx_iq_gain_hw5::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tx_iq_gain_hw5/struct.TX_IQ_GAIN_COMP_GC5_R.html\" title=\"struct bl602_pac::rf::tx_iq_gain_hw5::TX_IQ_GAIN_COMP_GC5_R\">TX_IQ_GAIN_COMP_GC5_R</a>","synthetic":true,"types":["bl602_pac::rf::tx_iq_gain_hw5::TX_IQ_GAIN_COMP_GC5_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tx_iq_gain_hw5/struct.TX_IQ_GAIN_COMP_GC5_W.html\" title=\"struct bl602_pac::rf::tx_iq_gain_hw5::TX_IQ_GAIN_COMP_GC5_W\">TX_IQ_GAIN_COMP_GC5_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tx_iq_gain_hw5::TX_IQ_GAIN_COMP_GC5_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tx_iq_gain_hw5/struct.TX_IQ_PHASE_COMP_GC5_R.html\" title=\"struct bl602_pac::rf::tx_iq_gain_hw5::TX_IQ_PHASE_COMP_GC5_R\">TX_IQ_PHASE_COMP_GC5_R</a>","synthetic":true,"types":["bl602_pac::rf::tx_iq_gain_hw5::TX_IQ_PHASE_COMP_GC5_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tx_iq_gain_hw5/struct.TX_IQ_PHASE_COMP_GC5_W.html\" title=\"struct bl602_pac::rf::tx_iq_gain_hw5::TX_IQ_PHASE_COMP_GC5_W\">TX_IQ_PHASE_COMP_GC5_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tx_iq_gain_hw5::TX_IQ_PHASE_COMP_GC5_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tx_iq_gain_hw5/struct.TX_IQ_GAIN_HW5_SPEC.html\" title=\"struct bl602_pac::rf::tx_iq_gain_hw5::TX_IQ_GAIN_HW5_SPEC\">TX_IQ_GAIN_HW5_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::tx_iq_gain_hw5::TX_IQ_GAIN_HW5_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tx_iq_gain_hw6/struct.R.html\" title=\"struct bl602_pac::rf::tx_iq_gain_hw6::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::tx_iq_gain_hw6::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tx_iq_gain_hw6/struct.W.html\" title=\"struct bl602_pac::rf::tx_iq_gain_hw6::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::tx_iq_gain_hw6::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tx_iq_gain_hw6/struct.TX_IQ_GAIN_COMP_GC6_R.html\" title=\"struct bl602_pac::rf::tx_iq_gain_hw6::TX_IQ_GAIN_COMP_GC6_R\">TX_IQ_GAIN_COMP_GC6_R</a>","synthetic":true,"types":["bl602_pac::rf::tx_iq_gain_hw6::TX_IQ_GAIN_COMP_GC6_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tx_iq_gain_hw6/struct.TX_IQ_GAIN_COMP_GC6_W.html\" title=\"struct bl602_pac::rf::tx_iq_gain_hw6::TX_IQ_GAIN_COMP_GC6_W\">TX_IQ_GAIN_COMP_GC6_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tx_iq_gain_hw6::TX_IQ_GAIN_COMP_GC6_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tx_iq_gain_hw6/struct.TX_IQ_PHASE_COMP_GC6_R.html\" title=\"struct bl602_pac::rf::tx_iq_gain_hw6::TX_IQ_PHASE_COMP_GC6_R\">TX_IQ_PHASE_COMP_GC6_R</a>","synthetic":true,"types":["bl602_pac::rf::tx_iq_gain_hw6::TX_IQ_PHASE_COMP_GC6_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tx_iq_gain_hw6/struct.TX_IQ_PHASE_COMP_GC6_W.html\" title=\"struct bl602_pac::rf::tx_iq_gain_hw6::TX_IQ_PHASE_COMP_GC6_W\">TX_IQ_PHASE_COMP_GC6_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tx_iq_gain_hw6::TX_IQ_PHASE_COMP_GC6_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tx_iq_gain_hw6/struct.TX_IQ_GAIN_HW6_SPEC.html\" title=\"struct bl602_pac::rf::tx_iq_gain_hw6::TX_IQ_GAIN_HW6_SPEC\">TX_IQ_GAIN_HW6_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::tx_iq_gain_hw6::TX_IQ_GAIN_HW6_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tx_iq_gain_hw7/struct.R.html\" title=\"struct bl602_pac::rf::tx_iq_gain_hw7::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::tx_iq_gain_hw7::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tx_iq_gain_hw7/struct.W.html\" title=\"struct bl602_pac::rf::tx_iq_gain_hw7::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::tx_iq_gain_hw7::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tx_iq_gain_hw7/struct.TX_IQ_GAIN_COMP_GC7_R.html\" title=\"struct bl602_pac::rf::tx_iq_gain_hw7::TX_IQ_GAIN_COMP_GC7_R\">TX_IQ_GAIN_COMP_GC7_R</a>","synthetic":true,"types":["bl602_pac::rf::tx_iq_gain_hw7::TX_IQ_GAIN_COMP_GC7_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tx_iq_gain_hw7/struct.TX_IQ_GAIN_COMP_GC7_W.html\" title=\"struct bl602_pac::rf::tx_iq_gain_hw7::TX_IQ_GAIN_COMP_GC7_W\">TX_IQ_GAIN_COMP_GC7_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tx_iq_gain_hw7::TX_IQ_GAIN_COMP_GC7_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tx_iq_gain_hw7/struct.TX_IQ_PHASE_COMP_GC7_R.html\" title=\"struct bl602_pac::rf::tx_iq_gain_hw7::TX_IQ_PHASE_COMP_GC7_R\">TX_IQ_PHASE_COMP_GC7_R</a>","synthetic":true,"types":["bl602_pac::rf::tx_iq_gain_hw7::TX_IQ_PHASE_COMP_GC7_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tx_iq_gain_hw7/struct.TX_IQ_PHASE_COMP_GC7_W.html\" title=\"struct bl602_pac::rf::tx_iq_gain_hw7::TX_IQ_PHASE_COMP_GC7_W\">TX_IQ_PHASE_COMP_GC7_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::tx_iq_gain_hw7::TX_IQ_PHASE_COMP_GC7_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/tx_iq_gain_hw7/struct.TX_IQ_GAIN_HW7_SPEC.html\" title=\"struct bl602_pac::rf::tx_iq_gain_hw7::TX_IQ_GAIN_HW7_SPEC\">TX_IQ_GAIN_HW7_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::tx_iq_gain_hw7::TX_IQ_GAIN_HW7_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw1/struct.R.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw1::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw1/struct.W.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw1::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw1/struct.LO_SDM_DITHER_SEL_WLAN_2484_R.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw1::LO_SDM_DITHER_SEL_WLAN_2484_R\">LO_SDM_DITHER_SEL_WLAN_2484_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw1::LO_SDM_DITHER_SEL_WLAN_2484_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw1/struct.LO_SDM_DITHER_SEL_WLAN_2484_W.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw1::LO_SDM_DITHER_SEL_WLAN_2484_W\">LO_SDM_DITHER_SEL_WLAN_2484_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw1::LO_SDM_DITHER_SEL_WLAN_2484_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw1/struct.LO_SDM_DITHER_SEL_WLAN_2472_R.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw1::LO_SDM_DITHER_SEL_WLAN_2472_R\">LO_SDM_DITHER_SEL_WLAN_2472_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw1::LO_SDM_DITHER_SEL_WLAN_2472_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw1/struct.LO_SDM_DITHER_SEL_WLAN_2472_W.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw1::LO_SDM_DITHER_SEL_WLAN_2472_W\">LO_SDM_DITHER_SEL_WLAN_2472_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw1::LO_SDM_DITHER_SEL_WLAN_2472_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw1/struct.LO_SDM_DITHER_SEL_WLAN_2467_R.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw1::LO_SDM_DITHER_SEL_WLAN_2467_R\">LO_SDM_DITHER_SEL_WLAN_2467_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw1::LO_SDM_DITHER_SEL_WLAN_2467_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw1/struct.LO_SDM_DITHER_SEL_WLAN_2467_W.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw1::LO_SDM_DITHER_SEL_WLAN_2467_W\">LO_SDM_DITHER_SEL_WLAN_2467_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw1::LO_SDM_DITHER_SEL_WLAN_2467_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw1/struct.LO_SDM_DITHER_SEL_WLAN_2462_R.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw1::LO_SDM_DITHER_SEL_WLAN_2462_R\">LO_SDM_DITHER_SEL_WLAN_2462_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw1::LO_SDM_DITHER_SEL_WLAN_2462_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw1/struct.LO_SDM_DITHER_SEL_WLAN_2462_W.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw1::LO_SDM_DITHER_SEL_WLAN_2462_W\">LO_SDM_DITHER_SEL_WLAN_2462_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw1::LO_SDM_DITHER_SEL_WLAN_2462_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw1/struct.LO_SDM_DITHER_SEL_WLAN_2457_R.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw1::LO_SDM_DITHER_SEL_WLAN_2457_R\">LO_SDM_DITHER_SEL_WLAN_2457_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw1::LO_SDM_DITHER_SEL_WLAN_2457_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw1/struct.LO_SDM_DITHER_SEL_WLAN_2457_W.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw1::LO_SDM_DITHER_SEL_WLAN_2457_W\">LO_SDM_DITHER_SEL_WLAN_2457_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw1::LO_SDM_DITHER_SEL_WLAN_2457_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw1/struct.LO_SDM_DITHER_SEL_WLAN_2452_R.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw1::LO_SDM_DITHER_SEL_WLAN_2452_R\">LO_SDM_DITHER_SEL_WLAN_2452_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw1::LO_SDM_DITHER_SEL_WLAN_2452_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw1/struct.LO_SDM_DITHER_SEL_WLAN_2452_W.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw1::LO_SDM_DITHER_SEL_WLAN_2452_W\">LO_SDM_DITHER_SEL_WLAN_2452_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw1::LO_SDM_DITHER_SEL_WLAN_2452_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw1/struct.LO_SDM_DITHER_SEL_WLAN_2447_R.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw1::LO_SDM_DITHER_SEL_WLAN_2447_R\">LO_SDM_DITHER_SEL_WLAN_2447_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw1::LO_SDM_DITHER_SEL_WLAN_2447_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw1/struct.LO_SDM_DITHER_SEL_WLAN_2447_W.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw1::LO_SDM_DITHER_SEL_WLAN_2447_W\">LO_SDM_DITHER_SEL_WLAN_2447_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw1::LO_SDM_DITHER_SEL_WLAN_2447_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw1/struct.LO_SDM_DITHER_SEL_WLAN_2442_R.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw1::LO_SDM_DITHER_SEL_WLAN_2442_R\">LO_SDM_DITHER_SEL_WLAN_2442_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw1::LO_SDM_DITHER_SEL_WLAN_2442_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw1/struct.LO_SDM_DITHER_SEL_WLAN_2442_W.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw1::LO_SDM_DITHER_SEL_WLAN_2442_W\">LO_SDM_DITHER_SEL_WLAN_2442_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw1::LO_SDM_DITHER_SEL_WLAN_2442_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw1/struct.LO_SDM_DITHER_SEL_WLAN_2437_R.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw1::LO_SDM_DITHER_SEL_WLAN_2437_R\">LO_SDM_DITHER_SEL_WLAN_2437_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw1::LO_SDM_DITHER_SEL_WLAN_2437_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw1/struct.LO_SDM_DITHER_SEL_WLAN_2437_W.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw1::LO_SDM_DITHER_SEL_WLAN_2437_W\">LO_SDM_DITHER_SEL_WLAN_2437_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw1::LO_SDM_DITHER_SEL_WLAN_2437_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw1/struct.LO_SDM_DITHER_SEL_WLAN_2432_R.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw1::LO_SDM_DITHER_SEL_WLAN_2432_R\">LO_SDM_DITHER_SEL_WLAN_2432_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw1::LO_SDM_DITHER_SEL_WLAN_2432_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw1/struct.LO_SDM_DITHER_SEL_WLAN_2432_W.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw1::LO_SDM_DITHER_SEL_WLAN_2432_W\">LO_SDM_DITHER_SEL_WLAN_2432_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw1::LO_SDM_DITHER_SEL_WLAN_2432_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw1/struct.LO_SDM_DITHER_SEL_WLAN_2427_R.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw1::LO_SDM_DITHER_SEL_WLAN_2427_R\">LO_SDM_DITHER_SEL_WLAN_2427_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw1::LO_SDM_DITHER_SEL_WLAN_2427_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw1/struct.LO_SDM_DITHER_SEL_WLAN_2427_W.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw1::LO_SDM_DITHER_SEL_WLAN_2427_W\">LO_SDM_DITHER_SEL_WLAN_2427_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw1::LO_SDM_DITHER_SEL_WLAN_2427_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw1/struct.LO_SDM_DITHER_SEL_WLAN_2422_R.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw1::LO_SDM_DITHER_SEL_WLAN_2422_R\">LO_SDM_DITHER_SEL_WLAN_2422_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw1::LO_SDM_DITHER_SEL_WLAN_2422_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw1/struct.LO_SDM_DITHER_SEL_WLAN_2422_W.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw1::LO_SDM_DITHER_SEL_WLAN_2422_W\">LO_SDM_DITHER_SEL_WLAN_2422_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw1::LO_SDM_DITHER_SEL_WLAN_2422_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw1/struct.LO_SDM_DITHER_SEL_WLAN_2417_R.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw1::LO_SDM_DITHER_SEL_WLAN_2417_R\">LO_SDM_DITHER_SEL_WLAN_2417_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw1::LO_SDM_DITHER_SEL_WLAN_2417_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw1/struct.LO_SDM_DITHER_SEL_WLAN_2417_W.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw1::LO_SDM_DITHER_SEL_WLAN_2417_W\">LO_SDM_DITHER_SEL_WLAN_2417_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw1::LO_SDM_DITHER_SEL_WLAN_2417_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw1/struct.LO_SDM_DITHER_SEL_WLAN_2412_R.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw1::LO_SDM_DITHER_SEL_WLAN_2412_R\">LO_SDM_DITHER_SEL_WLAN_2412_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw1::LO_SDM_DITHER_SEL_WLAN_2412_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw1/struct.LO_SDM_DITHER_SEL_WLAN_2412_W.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw1::LO_SDM_DITHER_SEL_WLAN_2412_W\">LO_SDM_DITHER_SEL_WLAN_2412_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw1::LO_SDM_DITHER_SEL_WLAN_2412_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw1/struct.LO_SDM_CTRL_HW1_SPEC.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw1::LO_SDM_CTRL_HW1_SPEC\">LO_SDM_CTRL_HW1_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw1::LO_SDM_CTRL_HW1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw2/struct.R.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw2::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw2/struct.W.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw2::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw2/struct.LO_SDM_DITHER_SEL_BLE_2432_R.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw2::LO_SDM_DITHER_SEL_BLE_2432_R\">LO_SDM_DITHER_SEL_BLE_2432_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw2::LO_SDM_DITHER_SEL_BLE_2432_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw2/struct.LO_SDM_DITHER_SEL_BLE_2432_W.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw2::LO_SDM_DITHER_SEL_BLE_2432_W\">LO_SDM_DITHER_SEL_BLE_2432_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw2::LO_SDM_DITHER_SEL_BLE_2432_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw2/struct.LO_SDM_DITHER_SEL_BLE_2430_R.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw2::LO_SDM_DITHER_SEL_BLE_2430_R\">LO_SDM_DITHER_SEL_BLE_2430_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw2::LO_SDM_DITHER_SEL_BLE_2430_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw2/struct.LO_SDM_DITHER_SEL_BLE_2430_W.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw2::LO_SDM_DITHER_SEL_BLE_2430_W\">LO_SDM_DITHER_SEL_BLE_2430_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw2::LO_SDM_DITHER_SEL_BLE_2430_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw2/struct.LO_SDM_DITHER_SEL_BLE_2428_R.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw2::LO_SDM_DITHER_SEL_BLE_2428_R\">LO_SDM_DITHER_SEL_BLE_2428_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw2::LO_SDM_DITHER_SEL_BLE_2428_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw2/struct.LO_SDM_DITHER_SEL_BLE_2428_W.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw2::LO_SDM_DITHER_SEL_BLE_2428_W\">LO_SDM_DITHER_SEL_BLE_2428_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw2::LO_SDM_DITHER_SEL_BLE_2428_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw2/struct.LO_SDM_DITHER_SEL_BLE_2426_R.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw2::LO_SDM_DITHER_SEL_BLE_2426_R\">LO_SDM_DITHER_SEL_BLE_2426_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw2::LO_SDM_DITHER_SEL_BLE_2426_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw2/struct.LO_SDM_DITHER_SEL_BLE_2426_W.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw2::LO_SDM_DITHER_SEL_BLE_2426_W\">LO_SDM_DITHER_SEL_BLE_2426_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw2::LO_SDM_DITHER_SEL_BLE_2426_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw2/struct.LO_SDM_DITHER_SEL_BLE_2424_R.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw2::LO_SDM_DITHER_SEL_BLE_2424_R\">LO_SDM_DITHER_SEL_BLE_2424_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw2::LO_SDM_DITHER_SEL_BLE_2424_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw2/struct.LO_SDM_DITHER_SEL_BLE_2424_W.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw2::LO_SDM_DITHER_SEL_BLE_2424_W\">LO_SDM_DITHER_SEL_BLE_2424_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw2::LO_SDM_DITHER_SEL_BLE_2424_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw2/struct.LO_SDM_DITHER_SEL_BLE_2422_R.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw2::LO_SDM_DITHER_SEL_BLE_2422_R\">LO_SDM_DITHER_SEL_BLE_2422_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw2::LO_SDM_DITHER_SEL_BLE_2422_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw2/struct.LO_SDM_DITHER_SEL_BLE_2422_W.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw2::LO_SDM_DITHER_SEL_BLE_2422_W\">LO_SDM_DITHER_SEL_BLE_2422_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw2::LO_SDM_DITHER_SEL_BLE_2422_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw2/struct.LO_SDM_DITHER_SEL_BLE_2420_R.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw2::LO_SDM_DITHER_SEL_BLE_2420_R\">LO_SDM_DITHER_SEL_BLE_2420_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw2::LO_SDM_DITHER_SEL_BLE_2420_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw2/struct.LO_SDM_DITHER_SEL_BLE_2420_W.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw2::LO_SDM_DITHER_SEL_BLE_2420_W\">LO_SDM_DITHER_SEL_BLE_2420_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw2::LO_SDM_DITHER_SEL_BLE_2420_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw2/struct.LO_SDM_DITHER_SEL_BLE_2418_R.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw2::LO_SDM_DITHER_SEL_BLE_2418_R\">LO_SDM_DITHER_SEL_BLE_2418_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw2::LO_SDM_DITHER_SEL_BLE_2418_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw2/struct.LO_SDM_DITHER_SEL_BLE_2418_W.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw2::LO_SDM_DITHER_SEL_BLE_2418_W\">LO_SDM_DITHER_SEL_BLE_2418_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw2::LO_SDM_DITHER_SEL_BLE_2418_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw2/struct.LO_SDM_DITHER_SEL_BLE_2416_R.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw2::LO_SDM_DITHER_SEL_BLE_2416_R\">LO_SDM_DITHER_SEL_BLE_2416_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw2::LO_SDM_DITHER_SEL_BLE_2416_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw2/struct.LO_SDM_DITHER_SEL_BLE_2416_W.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw2::LO_SDM_DITHER_SEL_BLE_2416_W\">LO_SDM_DITHER_SEL_BLE_2416_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw2::LO_SDM_DITHER_SEL_BLE_2416_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw2/struct.LO_SDM_DITHER_SEL_BLE_2414_R.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw2::LO_SDM_DITHER_SEL_BLE_2414_R\">LO_SDM_DITHER_SEL_BLE_2414_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw2::LO_SDM_DITHER_SEL_BLE_2414_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw2/struct.LO_SDM_DITHER_SEL_BLE_2414_W.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw2::LO_SDM_DITHER_SEL_BLE_2414_W\">LO_SDM_DITHER_SEL_BLE_2414_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw2::LO_SDM_DITHER_SEL_BLE_2414_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw2/struct.LO_SDM_DITHER_SEL_BLE_2412_R.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw2::LO_SDM_DITHER_SEL_BLE_2412_R\">LO_SDM_DITHER_SEL_BLE_2412_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw2::LO_SDM_DITHER_SEL_BLE_2412_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw2/struct.LO_SDM_DITHER_SEL_BLE_2412_W.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw2::LO_SDM_DITHER_SEL_BLE_2412_W\">LO_SDM_DITHER_SEL_BLE_2412_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw2::LO_SDM_DITHER_SEL_BLE_2412_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw2/struct.LO_SDM_DITHER_SEL_BLE_2410_R.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw2::LO_SDM_DITHER_SEL_BLE_2410_R\">LO_SDM_DITHER_SEL_BLE_2410_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw2::LO_SDM_DITHER_SEL_BLE_2410_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw2/struct.LO_SDM_DITHER_SEL_BLE_2410_W.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw2::LO_SDM_DITHER_SEL_BLE_2410_W\">LO_SDM_DITHER_SEL_BLE_2410_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw2::LO_SDM_DITHER_SEL_BLE_2410_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw2/struct.LO_SDM_DITHER_SEL_BLE_2408_R.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw2::LO_SDM_DITHER_SEL_BLE_2408_R\">LO_SDM_DITHER_SEL_BLE_2408_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw2::LO_SDM_DITHER_SEL_BLE_2408_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw2/struct.LO_SDM_DITHER_SEL_BLE_2408_W.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw2::LO_SDM_DITHER_SEL_BLE_2408_W\">LO_SDM_DITHER_SEL_BLE_2408_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw2::LO_SDM_DITHER_SEL_BLE_2408_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw2/struct.LO_SDM_DITHER_SEL_BLE_2406_R.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw2::LO_SDM_DITHER_SEL_BLE_2406_R\">LO_SDM_DITHER_SEL_BLE_2406_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw2::LO_SDM_DITHER_SEL_BLE_2406_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw2/struct.LO_SDM_DITHER_SEL_BLE_2406_W.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw2::LO_SDM_DITHER_SEL_BLE_2406_W\">LO_SDM_DITHER_SEL_BLE_2406_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw2::LO_SDM_DITHER_SEL_BLE_2406_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw2/struct.LO_SDM_DITHER_SEL_BLE_2404_R.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw2::LO_SDM_DITHER_SEL_BLE_2404_R\">LO_SDM_DITHER_SEL_BLE_2404_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw2::LO_SDM_DITHER_SEL_BLE_2404_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw2/struct.LO_SDM_DITHER_SEL_BLE_2404_W.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw2::LO_SDM_DITHER_SEL_BLE_2404_W\">LO_SDM_DITHER_SEL_BLE_2404_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw2::LO_SDM_DITHER_SEL_BLE_2404_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw2/struct.LO_SDM_DITHER_SEL_BLE_2402_R.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw2::LO_SDM_DITHER_SEL_BLE_2402_R\">LO_SDM_DITHER_SEL_BLE_2402_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw2::LO_SDM_DITHER_SEL_BLE_2402_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw2/struct.LO_SDM_DITHER_SEL_BLE_2402_W.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw2::LO_SDM_DITHER_SEL_BLE_2402_W\">LO_SDM_DITHER_SEL_BLE_2402_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw2::LO_SDM_DITHER_SEL_BLE_2402_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw2/struct.LO_SDM_CTRL_HW2_SPEC.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw2::LO_SDM_CTRL_HW2_SPEC\">LO_SDM_CTRL_HW2_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw2::LO_SDM_CTRL_HW2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw3/struct.R.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw3::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw3::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw3/struct.W.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw3::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw3::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw3/struct.LO_SDM_DITHER_SEL_BLE_2464_R.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw3::LO_SDM_DITHER_SEL_BLE_2464_R\">LO_SDM_DITHER_SEL_BLE_2464_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw3::LO_SDM_DITHER_SEL_BLE_2464_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw3/struct.LO_SDM_DITHER_SEL_BLE_2464_W.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw3::LO_SDM_DITHER_SEL_BLE_2464_W\">LO_SDM_DITHER_SEL_BLE_2464_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw3::LO_SDM_DITHER_SEL_BLE_2464_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw3/struct.LO_SDM_DITHER_SEL_BLE_2462_R.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw3::LO_SDM_DITHER_SEL_BLE_2462_R\">LO_SDM_DITHER_SEL_BLE_2462_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw3::LO_SDM_DITHER_SEL_BLE_2462_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw3/struct.LO_SDM_DITHER_SEL_BLE_2462_W.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw3::LO_SDM_DITHER_SEL_BLE_2462_W\">LO_SDM_DITHER_SEL_BLE_2462_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw3::LO_SDM_DITHER_SEL_BLE_2462_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw3/struct.LO_SDM_DITHER_SEL_BLE_2460_R.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw3::LO_SDM_DITHER_SEL_BLE_2460_R\">LO_SDM_DITHER_SEL_BLE_2460_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw3::LO_SDM_DITHER_SEL_BLE_2460_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw3/struct.LO_SDM_DITHER_SEL_BLE_2460_W.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw3::LO_SDM_DITHER_SEL_BLE_2460_W\">LO_SDM_DITHER_SEL_BLE_2460_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw3::LO_SDM_DITHER_SEL_BLE_2460_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw3/struct.LO_SDM_DITHER_SEL_BLE_2458_R.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw3::LO_SDM_DITHER_SEL_BLE_2458_R\">LO_SDM_DITHER_SEL_BLE_2458_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw3::LO_SDM_DITHER_SEL_BLE_2458_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw3/struct.LO_SDM_DITHER_SEL_BLE_2458_W.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw3::LO_SDM_DITHER_SEL_BLE_2458_W\">LO_SDM_DITHER_SEL_BLE_2458_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw3::LO_SDM_DITHER_SEL_BLE_2458_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw3/struct.LO_SDM_DITHER_SEL_BLE_2456_R.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw3::LO_SDM_DITHER_SEL_BLE_2456_R\">LO_SDM_DITHER_SEL_BLE_2456_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw3::LO_SDM_DITHER_SEL_BLE_2456_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw3/struct.LO_SDM_DITHER_SEL_BLE_2456_W.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw3::LO_SDM_DITHER_SEL_BLE_2456_W\">LO_SDM_DITHER_SEL_BLE_2456_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw3::LO_SDM_DITHER_SEL_BLE_2456_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw3/struct.LO_SDM_DITHER_SEL_BLE_2454_R.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw3::LO_SDM_DITHER_SEL_BLE_2454_R\">LO_SDM_DITHER_SEL_BLE_2454_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw3::LO_SDM_DITHER_SEL_BLE_2454_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw3/struct.LO_SDM_DITHER_SEL_BLE_2454_W.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw3::LO_SDM_DITHER_SEL_BLE_2454_W\">LO_SDM_DITHER_SEL_BLE_2454_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw3::LO_SDM_DITHER_SEL_BLE_2454_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw3/struct.LO_SDM_DITHER_SEL_BLE_2452_R.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw3::LO_SDM_DITHER_SEL_BLE_2452_R\">LO_SDM_DITHER_SEL_BLE_2452_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw3::LO_SDM_DITHER_SEL_BLE_2452_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw3/struct.LO_SDM_DITHER_SEL_BLE_2452_W.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw3::LO_SDM_DITHER_SEL_BLE_2452_W\">LO_SDM_DITHER_SEL_BLE_2452_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw3::LO_SDM_DITHER_SEL_BLE_2452_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw3/struct.LO_SDM_DITHER_SEL_BLE_2450_R.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw3::LO_SDM_DITHER_SEL_BLE_2450_R\">LO_SDM_DITHER_SEL_BLE_2450_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw3::LO_SDM_DITHER_SEL_BLE_2450_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw3/struct.LO_SDM_DITHER_SEL_BLE_2450_W.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw3::LO_SDM_DITHER_SEL_BLE_2450_W\">LO_SDM_DITHER_SEL_BLE_2450_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw3::LO_SDM_DITHER_SEL_BLE_2450_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw3/struct.LO_SDM_DITHER_SEL_BLE_2448_R.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw3::LO_SDM_DITHER_SEL_BLE_2448_R\">LO_SDM_DITHER_SEL_BLE_2448_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw3::LO_SDM_DITHER_SEL_BLE_2448_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw3/struct.LO_SDM_DITHER_SEL_BLE_2448_W.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw3::LO_SDM_DITHER_SEL_BLE_2448_W\">LO_SDM_DITHER_SEL_BLE_2448_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw3::LO_SDM_DITHER_SEL_BLE_2448_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw3/struct.LO_SDM_DITHER_SEL_BLE_2446_R.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw3::LO_SDM_DITHER_SEL_BLE_2446_R\">LO_SDM_DITHER_SEL_BLE_2446_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw3::LO_SDM_DITHER_SEL_BLE_2446_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw3/struct.LO_SDM_DITHER_SEL_BLE_2446_W.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw3::LO_SDM_DITHER_SEL_BLE_2446_W\">LO_SDM_DITHER_SEL_BLE_2446_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw3::LO_SDM_DITHER_SEL_BLE_2446_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw3/struct.LO_SDM_DITHER_SEL_BLE_2444_R.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw3::LO_SDM_DITHER_SEL_BLE_2444_R\">LO_SDM_DITHER_SEL_BLE_2444_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw3::LO_SDM_DITHER_SEL_BLE_2444_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw3/struct.LO_SDM_DITHER_SEL_BLE_2444_W.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw3::LO_SDM_DITHER_SEL_BLE_2444_W\">LO_SDM_DITHER_SEL_BLE_2444_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw3::LO_SDM_DITHER_SEL_BLE_2444_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw3/struct.LO_SDM_DITHER_SEL_BLE_2442_R.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw3::LO_SDM_DITHER_SEL_BLE_2442_R\">LO_SDM_DITHER_SEL_BLE_2442_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw3::LO_SDM_DITHER_SEL_BLE_2442_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw3/struct.LO_SDM_DITHER_SEL_BLE_2442_W.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw3::LO_SDM_DITHER_SEL_BLE_2442_W\">LO_SDM_DITHER_SEL_BLE_2442_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw3::LO_SDM_DITHER_SEL_BLE_2442_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw3/struct.LO_SDM_DITHER_SEL_BLE_2440_R.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw3::LO_SDM_DITHER_SEL_BLE_2440_R\">LO_SDM_DITHER_SEL_BLE_2440_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw3::LO_SDM_DITHER_SEL_BLE_2440_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw3/struct.LO_SDM_DITHER_SEL_BLE_2440_W.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw3::LO_SDM_DITHER_SEL_BLE_2440_W\">LO_SDM_DITHER_SEL_BLE_2440_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw3::LO_SDM_DITHER_SEL_BLE_2440_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw3/struct.LO_SDM_DITHER_SEL_BLE_2438_R.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw3::LO_SDM_DITHER_SEL_BLE_2438_R\">LO_SDM_DITHER_SEL_BLE_2438_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw3::LO_SDM_DITHER_SEL_BLE_2438_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw3/struct.LO_SDM_DITHER_SEL_BLE_2438_W.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw3::LO_SDM_DITHER_SEL_BLE_2438_W\">LO_SDM_DITHER_SEL_BLE_2438_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw3::LO_SDM_DITHER_SEL_BLE_2438_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw3/struct.LO_SDM_DITHER_SEL_BLE_2436_R.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw3::LO_SDM_DITHER_SEL_BLE_2436_R\">LO_SDM_DITHER_SEL_BLE_2436_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw3::LO_SDM_DITHER_SEL_BLE_2436_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw3/struct.LO_SDM_DITHER_SEL_BLE_2436_W.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw3::LO_SDM_DITHER_SEL_BLE_2436_W\">LO_SDM_DITHER_SEL_BLE_2436_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw3::LO_SDM_DITHER_SEL_BLE_2436_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw3/struct.LO_SDM_DITHER_SEL_BLE_2434_R.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw3::LO_SDM_DITHER_SEL_BLE_2434_R\">LO_SDM_DITHER_SEL_BLE_2434_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw3::LO_SDM_DITHER_SEL_BLE_2434_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw3/struct.LO_SDM_DITHER_SEL_BLE_2434_W.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw3::LO_SDM_DITHER_SEL_BLE_2434_W\">LO_SDM_DITHER_SEL_BLE_2434_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw3::LO_SDM_DITHER_SEL_BLE_2434_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw3/struct.LO_SDM_CTRL_HW3_SPEC.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw3::LO_SDM_CTRL_HW3_SPEC\">LO_SDM_CTRL_HW3_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw3::LO_SDM_CTRL_HW3_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw4/struct.R.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw4::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw4::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw4/struct.W.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw4::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw4::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw4/struct.LO_SDM_DITHER_SEL_BLE_TX_R.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw4::LO_SDM_DITHER_SEL_BLE_TX_R\">LO_SDM_DITHER_SEL_BLE_TX_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw4::LO_SDM_DITHER_SEL_BLE_TX_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw4/struct.LO_SDM_DITHER_SEL_BLE_TX_W.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw4::LO_SDM_DITHER_SEL_BLE_TX_W\">LO_SDM_DITHER_SEL_BLE_TX_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw4::LO_SDM_DITHER_SEL_BLE_TX_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw4/struct.LO_SDM_DITHER_SEL_BLE_2480_R.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw4::LO_SDM_DITHER_SEL_BLE_2480_R\">LO_SDM_DITHER_SEL_BLE_2480_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw4::LO_SDM_DITHER_SEL_BLE_2480_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw4/struct.LO_SDM_DITHER_SEL_BLE_2480_W.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw4::LO_SDM_DITHER_SEL_BLE_2480_W\">LO_SDM_DITHER_SEL_BLE_2480_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw4::LO_SDM_DITHER_SEL_BLE_2480_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw4/struct.LO_SDM_DITHER_SEL_BLE_2478_R.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw4::LO_SDM_DITHER_SEL_BLE_2478_R\">LO_SDM_DITHER_SEL_BLE_2478_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw4::LO_SDM_DITHER_SEL_BLE_2478_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw4/struct.LO_SDM_DITHER_SEL_BLE_2478_W.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw4::LO_SDM_DITHER_SEL_BLE_2478_W\">LO_SDM_DITHER_SEL_BLE_2478_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw4::LO_SDM_DITHER_SEL_BLE_2478_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw4/struct.LO_SDM_DITHER_SEL_BLE_2476_R.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw4::LO_SDM_DITHER_SEL_BLE_2476_R\">LO_SDM_DITHER_SEL_BLE_2476_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw4::LO_SDM_DITHER_SEL_BLE_2476_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw4/struct.LO_SDM_DITHER_SEL_BLE_2476_W.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw4::LO_SDM_DITHER_SEL_BLE_2476_W\">LO_SDM_DITHER_SEL_BLE_2476_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw4::LO_SDM_DITHER_SEL_BLE_2476_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw4/struct.LO_SDM_DITHER_SEL_BLE_2474_R.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw4::LO_SDM_DITHER_SEL_BLE_2474_R\">LO_SDM_DITHER_SEL_BLE_2474_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw4::LO_SDM_DITHER_SEL_BLE_2474_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw4/struct.LO_SDM_DITHER_SEL_BLE_2474_W.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw4::LO_SDM_DITHER_SEL_BLE_2474_W\">LO_SDM_DITHER_SEL_BLE_2474_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw4::LO_SDM_DITHER_SEL_BLE_2474_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw4/struct.LO_SDM_DITHER_SEL_BLE_2472_R.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw4::LO_SDM_DITHER_SEL_BLE_2472_R\">LO_SDM_DITHER_SEL_BLE_2472_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw4::LO_SDM_DITHER_SEL_BLE_2472_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw4/struct.LO_SDM_DITHER_SEL_BLE_2472_W.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw4::LO_SDM_DITHER_SEL_BLE_2472_W\">LO_SDM_DITHER_SEL_BLE_2472_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw4::LO_SDM_DITHER_SEL_BLE_2472_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw4/struct.LO_SDM_DITHER_SEL_BLE_2470_R.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw4::LO_SDM_DITHER_SEL_BLE_2470_R\">LO_SDM_DITHER_SEL_BLE_2470_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw4::LO_SDM_DITHER_SEL_BLE_2470_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw4/struct.LO_SDM_DITHER_SEL_BLE_2470_W.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw4::LO_SDM_DITHER_SEL_BLE_2470_W\">LO_SDM_DITHER_SEL_BLE_2470_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw4::LO_SDM_DITHER_SEL_BLE_2470_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw4/struct.LO_SDM_DITHER_SEL_BLE_2468_R.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw4::LO_SDM_DITHER_SEL_BLE_2468_R\">LO_SDM_DITHER_SEL_BLE_2468_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw4::LO_SDM_DITHER_SEL_BLE_2468_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw4/struct.LO_SDM_DITHER_SEL_BLE_2468_W.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw4::LO_SDM_DITHER_SEL_BLE_2468_W\">LO_SDM_DITHER_SEL_BLE_2468_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw4::LO_SDM_DITHER_SEL_BLE_2468_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw4/struct.LO_SDM_DITHER_SEL_BLE_2466_R.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw4::LO_SDM_DITHER_SEL_BLE_2466_R\">LO_SDM_DITHER_SEL_BLE_2466_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw4::LO_SDM_DITHER_SEL_BLE_2466_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw4/struct.LO_SDM_DITHER_SEL_BLE_2466_W.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw4::LO_SDM_DITHER_SEL_BLE_2466_W\">LO_SDM_DITHER_SEL_BLE_2466_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw4::LO_SDM_DITHER_SEL_BLE_2466_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw4/struct.LO_SDM_CTRL_HW4_SPEC.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw4::LO_SDM_CTRL_HW4_SPEC\">LO_SDM_CTRL_HW4_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw4::LO_SDM_CTRL_HW4_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw5/struct.R.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw5::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw5::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw5/struct.W.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw5::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw5::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw5/struct.LO_SDM_BYPASS_MODE_R.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw5::LO_SDM_BYPASS_MODE_R\">LO_SDM_BYPASS_MODE_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw5::LO_SDM_BYPASS_MODE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw5/struct.LO_SDM_BYPASS_MODE_W.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw5::LO_SDM_BYPASS_MODE_W\">LO_SDM_BYPASS_MODE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw5::LO_SDM_BYPASS_MODE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw5/struct.LO_CENTER_FREQ_MHZ_R.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw5::LO_CENTER_FREQ_MHZ_R\">LO_CENTER_FREQ_MHZ_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw5::LO_CENTER_FREQ_MHZ_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw5/struct.LO_CENTER_FREQ_MHZ_W.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw5::LO_CENTER_FREQ_MHZ_W\">LO_CENTER_FREQ_MHZ_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw5::LO_CENTER_FREQ_MHZ_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw5/struct.LO_SDM_CTRL_HW5_SPEC.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw5::LO_SDM_CTRL_HW5_SPEC\">LO_SDM_CTRL_HW5_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw5::LO_SDM_CTRL_HW5_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw6/struct.R.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw6::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw6::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw6/struct.W.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw6::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw6::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw6/struct.LO_SDMIN_CENTER_R.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw6::LO_SDMIN_CENTER_R\">LO_SDMIN_CENTER_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw6::LO_SDMIN_CENTER_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw6/struct.LO_SDMIN_CENTER_W.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw6::LO_SDMIN_CENTER_W\">LO_SDMIN_CENTER_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw6::LO_SDMIN_CENTER_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw6/struct.LO_SDM_CTRL_HW6_SPEC.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw6::LO_SDM_CTRL_HW6_SPEC\">LO_SDM_CTRL_HW6_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw6::LO_SDM_CTRL_HW6_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw7/struct.R.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw7::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw7::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw7/struct.W.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw7::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw7::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw7/struct.LO_SDMIN_1M_R.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw7::LO_SDMIN_1M_R\">LO_SDMIN_1M_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw7::LO_SDMIN_1M_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw7/struct.LO_SDMIN_1M_W.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw7::LO_SDMIN_1M_W\">LO_SDMIN_1M_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw7::LO_SDMIN_1M_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw7/struct.LO_SDM_CTRL_HW7_SPEC.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw7::LO_SDM_CTRL_HW7_SPEC\">LO_SDM_CTRL_HW7_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw7::LO_SDM_CTRL_HW7_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw8/struct.R.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw8::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw8::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw8/struct.W.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw8::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw8::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw8/struct.LO_SDMIN_IF_R.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw8::LO_SDMIN_IF_R\">LO_SDMIN_IF_R</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw8::LO_SDMIN_IF_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw8/struct.LO_SDMIN_IF_W.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw8::LO_SDMIN_IF_W\">LO_SDMIN_IF_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw8::LO_SDMIN_IF_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/lo_sdm_ctrl_hw8/struct.LO_SDM_CTRL_HW8_SPEC.html\" title=\"struct bl602_pac::rf::lo_sdm_ctrl_hw8::LO_SDM_CTRL_HW8_SPEC\">LO_SDM_CTRL_HW8_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::lo_sdm_ctrl_hw8::LO_SDM_CTRL_HW8_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_bw_ctrl_hw/struct.R.html\" title=\"struct bl602_pac::rf::rbb_bw_ctrl_hw::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::rbb_bw_ctrl_hw::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_bw_ctrl_hw/struct.W.html\" title=\"struct bl602_pac::rf::rbb_bw_ctrl_hw::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::rbb_bw_ctrl_hw::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_bw_ctrl_hw/struct.RBB_BT_MODE_BLE_R.html\" title=\"struct bl602_pac::rf::rbb_bw_ctrl_hw::RBB_BT_MODE_BLE_R\">RBB_BT_MODE_BLE_R</a>","synthetic":true,"types":["bl602_pac::rf::rbb_bw_ctrl_hw::RBB_BT_MODE_BLE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_bw_ctrl_hw/struct.RBB_BT_MODE_BLE_W.html\" title=\"struct bl602_pac::rf::rbb_bw_ctrl_hw::RBB_BT_MODE_BLE_W\">RBB_BT_MODE_BLE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rbb_bw_ctrl_hw::RBB_BT_MODE_BLE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rbb_bw_ctrl_hw/struct.RBB_BW_CTRL_HW_SPEC.html\" title=\"struct bl602_pac::rf::rbb_bw_ctrl_hw::RBB_BW_CTRL_HW_SPEC\">RBB_BW_CTRL_HW_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::rbb_bw_ctrl_hw::RBB_BW_CTRL_HW_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/singen_ctrl0/struct.R.html\" title=\"struct bl602_pac::rf::singen_ctrl0::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::singen_ctrl0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/singen_ctrl0/struct.W.html\" title=\"struct bl602_pac::rf::singen_ctrl0::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::singen_ctrl0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/singen_ctrl0/struct.SINGEN_EN_R.html\" title=\"struct bl602_pac::rf::singen_ctrl0::SINGEN_EN_R\">SINGEN_EN_R</a>","synthetic":true,"types":["bl602_pac::rf::singen_ctrl0::SINGEN_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/singen_ctrl0/struct.SINGEN_EN_W.html\" title=\"struct bl602_pac::rf::singen_ctrl0::SINGEN_EN_W\">SINGEN_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::singen_ctrl0::SINGEN_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/singen_ctrl0/struct.SINGEN_CLKDIV_N_R.html\" title=\"struct bl602_pac::rf::singen_ctrl0::SINGEN_CLKDIV_N_R\">SINGEN_CLKDIV_N_R</a>","synthetic":true,"types":["bl602_pac::rf::singen_ctrl0::SINGEN_CLKDIV_N_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/singen_ctrl0/struct.SINGEN_CLKDIV_N_W.html\" title=\"struct bl602_pac::rf::singen_ctrl0::SINGEN_CLKDIV_N_W\">SINGEN_CLKDIV_N_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::singen_ctrl0::SINGEN_CLKDIV_N_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/singen_ctrl0/struct.SINGEN_UNSIGN_EN_R.html\" title=\"struct bl602_pac::rf::singen_ctrl0::SINGEN_UNSIGN_EN_R\">SINGEN_UNSIGN_EN_R</a>","synthetic":true,"types":["bl602_pac::rf::singen_ctrl0::SINGEN_UNSIGN_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/singen_ctrl0/struct.SINGEN_UNSIGN_EN_W.html\" title=\"struct bl602_pac::rf::singen_ctrl0::SINGEN_UNSIGN_EN_W\">SINGEN_UNSIGN_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::singen_ctrl0::SINGEN_UNSIGN_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/singen_ctrl0/struct.SINGEN_INC_STEP0_R.html\" title=\"struct bl602_pac::rf::singen_ctrl0::SINGEN_INC_STEP0_R\">SINGEN_INC_STEP0_R</a>","synthetic":true,"types":["bl602_pac::rf::singen_ctrl0::SINGEN_INC_STEP0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/singen_ctrl0/struct.SINGEN_INC_STEP0_W.html\" title=\"struct bl602_pac::rf::singen_ctrl0::SINGEN_INC_STEP0_W\">SINGEN_INC_STEP0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::singen_ctrl0::SINGEN_INC_STEP0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/singen_ctrl0/struct.SINGEN_INC_STEP1_R.html\" title=\"struct bl602_pac::rf::singen_ctrl0::SINGEN_INC_STEP1_R\">SINGEN_INC_STEP1_R</a>","synthetic":true,"types":["bl602_pac::rf::singen_ctrl0::SINGEN_INC_STEP1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/singen_ctrl0/struct.SINGEN_INC_STEP1_W.html\" title=\"struct bl602_pac::rf::singen_ctrl0::SINGEN_INC_STEP1_W\">SINGEN_INC_STEP1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::singen_ctrl0::SINGEN_INC_STEP1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/singen_ctrl0/struct.SINGEN_CTRL0_SPEC.html\" title=\"struct bl602_pac::rf::singen_ctrl0::SINGEN_CTRL0_SPEC\">SINGEN_CTRL0_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::singen_ctrl0::SINGEN_CTRL0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/singen_ctrl1/struct.R.html\" title=\"struct bl602_pac::rf::singen_ctrl1::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::singen_ctrl1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/singen_ctrl1/struct.W.html\" title=\"struct bl602_pac::rf::singen_ctrl1::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::singen_ctrl1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/singen_ctrl1/struct.SINGEN_MODE_I_R.html\" title=\"struct bl602_pac::rf::singen_ctrl1::SINGEN_MODE_I_R\">SINGEN_MODE_I_R</a>","synthetic":true,"types":["bl602_pac::rf::singen_ctrl1::SINGEN_MODE_I_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/singen_ctrl1/struct.SINGEN_MODE_I_W.html\" title=\"struct bl602_pac::rf::singen_ctrl1::SINGEN_MODE_I_W\">SINGEN_MODE_I_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::singen_ctrl1::SINGEN_MODE_I_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/singen_ctrl1/struct.SINGEN_CLKDIV_I_R.html\" title=\"struct bl602_pac::rf::singen_ctrl1::SINGEN_CLKDIV_I_R\">SINGEN_CLKDIV_I_R</a>","synthetic":true,"types":["bl602_pac::rf::singen_ctrl1::SINGEN_CLKDIV_I_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/singen_ctrl1/struct.SINGEN_CLKDIV_I_W.html\" title=\"struct bl602_pac::rf::singen_ctrl1::SINGEN_CLKDIV_I_W\">SINGEN_CLKDIV_I_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::singen_ctrl1::SINGEN_CLKDIV_I_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/singen_ctrl1/struct.SINGEN_MODE_Q_R.html\" title=\"struct bl602_pac::rf::singen_ctrl1::SINGEN_MODE_Q_R\">SINGEN_MODE_Q_R</a>","synthetic":true,"types":["bl602_pac::rf::singen_ctrl1::SINGEN_MODE_Q_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/singen_ctrl1/struct.SINGEN_MODE_Q_W.html\" title=\"struct bl602_pac::rf::singen_ctrl1::SINGEN_MODE_Q_W\">SINGEN_MODE_Q_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::singen_ctrl1::SINGEN_MODE_Q_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/singen_ctrl1/struct.SINGEN_CLKDIV_Q_R.html\" title=\"struct bl602_pac::rf::singen_ctrl1::SINGEN_CLKDIV_Q_R\">SINGEN_CLKDIV_Q_R</a>","synthetic":true,"types":["bl602_pac::rf::singen_ctrl1::SINGEN_CLKDIV_Q_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/singen_ctrl1/struct.SINGEN_CLKDIV_Q_W.html\" title=\"struct bl602_pac::rf::singen_ctrl1::SINGEN_CLKDIV_Q_W\">SINGEN_CLKDIV_Q_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::singen_ctrl1::SINGEN_CLKDIV_Q_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/singen_ctrl1/struct.SINGEN_CTRL1_SPEC.html\" title=\"struct bl602_pac::rf::singen_ctrl1::SINGEN_CTRL1_SPEC\">SINGEN_CTRL1_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::singen_ctrl1::SINGEN_CTRL1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/singen_ctrl2/struct.R.html\" title=\"struct bl602_pac::rf::singen_ctrl2::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::singen_ctrl2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/singen_ctrl2/struct.W.html\" title=\"struct bl602_pac::rf::singen_ctrl2::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::singen_ctrl2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/singen_ctrl2/struct.SINGEN_START_ADDR0_I_R.html\" title=\"struct bl602_pac::rf::singen_ctrl2::SINGEN_START_ADDR0_I_R\">SINGEN_START_ADDR0_I_R</a>","synthetic":true,"types":["bl602_pac::rf::singen_ctrl2::SINGEN_START_ADDR0_I_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/singen_ctrl2/struct.SINGEN_START_ADDR0_I_W.html\" title=\"struct bl602_pac::rf::singen_ctrl2::SINGEN_START_ADDR0_I_W\">SINGEN_START_ADDR0_I_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::singen_ctrl2::SINGEN_START_ADDR0_I_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/singen_ctrl2/struct.SINGEN_START_ADDR1_I_R.html\" title=\"struct bl602_pac::rf::singen_ctrl2::SINGEN_START_ADDR1_I_R\">SINGEN_START_ADDR1_I_R</a>","synthetic":true,"types":["bl602_pac::rf::singen_ctrl2::SINGEN_START_ADDR1_I_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/singen_ctrl2/struct.SINGEN_START_ADDR1_I_W.html\" title=\"struct bl602_pac::rf::singen_ctrl2::SINGEN_START_ADDR1_I_W\">SINGEN_START_ADDR1_I_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::singen_ctrl2::SINGEN_START_ADDR1_I_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/singen_ctrl2/struct.SINGEN_GAIN_I_R.html\" title=\"struct bl602_pac::rf::singen_ctrl2::SINGEN_GAIN_I_R\">SINGEN_GAIN_I_R</a>","synthetic":true,"types":["bl602_pac::rf::singen_ctrl2::SINGEN_GAIN_I_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/singen_ctrl2/struct.SINGEN_GAIN_I_W.html\" title=\"struct bl602_pac::rf::singen_ctrl2::SINGEN_GAIN_I_W\">SINGEN_GAIN_I_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::singen_ctrl2::SINGEN_GAIN_I_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/singen_ctrl2/struct.SINGEN_CTRL2_SPEC.html\" title=\"struct bl602_pac::rf::singen_ctrl2::SINGEN_CTRL2_SPEC\">SINGEN_CTRL2_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::singen_ctrl2::SINGEN_CTRL2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/singen_ctrl3/struct.R.html\" title=\"struct bl602_pac::rf::singen_ctrl3::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::singen_ctrl3::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/singen_ctrl3/struct.W.html\" title=\"struct bl602_pac::rf::singen_ctrl3::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::singen_ctrl3::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/singen_ctrl3/struct.SINGEN_START_ADDR0_Q_R.html\" title=\"struct bl602_pac::rf::singen_ctrl3::SINGEN_START_ADDR0_Q_R\">SINGEN_START_ADDR0_Q_R</a>","synthetic":true,"types":["bl602_pac::rf::singen_ctrl3::SINGEN_START_ADDR0_Q_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/singen_ctrl3/struct.SINGEN_START_ADDR0_Q_W.html\" title=\"struct bl602_pac::rf::singen_ctrl3::SINGEN_START_ADDR0_Q_W\">SINGEN_START_ADDR0_Q_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::singen_ctrl3::SINGEN_START_ADDR0_Q_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/singen_ctrl3/struct.SINGEN_START_ADDR1_Q_R.html\" title=\"struct bl602_pac::rf::singen_ctrl3::SINGEN_START_ADDR1_Q_R\">SINGEN_START_ADDR1_Q_R</a>","synthetic":true,"types":["bl602_pac::rf::singen_ctrl3::SINGEN_START_ADDR1_Q_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/singen_ctrl3/struct.SINGEN_START_ADDR1_Q_W.html\" title=\"struct bl602_pac::rf::singen_ctrl3::SINGEN_START_ADDR1_Q_W\">SINGEN_START_ADDR1_Q_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::singen_ctrl3::SINGEN_START_ADDR1_Q_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/singen_ctrl3/struct.SINGEN_GAIN_Q_R.html\" title=\"struct bl602_pac::rf::singen_ctrl3::SINGEN_GAIN_Q_R\">SINGEN_GAIN_Q_R</a>","synthetic":true,"types":["bl602_pac::rf::singen_ctrl3::SINGEN_GAIN_Q_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/singen_ctrl3/struct.SINGEN_GAIN_Q_W.html\" title=\"struct bl602_pac::rf::singen_ctrl3::SINGEN_GAIN_Q_W\">SINGEN_GAIN_Q_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::singen_ctrl3::SINGEN_GAIN_Q_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/singen_ctrl3/struct.SINGEN_CTRL3_SPEC.html\" title=\"struct bl602_pac::rf::singen_ctrl3::SINGEN_CTRL3_SPEC\">SINGEN_CTRL3_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::singen_ctrl3::SINGEN_CTRL3_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/singen_ctrl4/struct.R.html\" title=\"struct bl602_pac::rf::singen_ctrl4::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::singen_ctrl4::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/singen_ctrl4/struct.W.html\" title=\"struct bl602_pac::rf::singen_ctrl4::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::singen_ctrl4::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/singen_ctrl4/struct.SINGEN_FIX_EN_I_R.html\" title=\"struct bl602_pac::rf::singen_ctrl4::SINGEN_FIX_EN_I_R\">SINGEN_FIX_EN_I_R</a>","synthetic":true,"types":["bl602_pac::rf::singen_ctrl4::SINGEN_FIX_EN_I_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/singen_ctrl4/struct.SINGEN_FIX_EN_I_W.html\" title=\"struct bl602_pac::rf::singen_ctrl4::SINGEN_FIX_EN_I_W\">SINGEN_FIX_EN_I_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::singen_ctrl4::SINGEN_FIX_EN_I_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/singen_ctrl4/struct.SINGEN_FIX_I_R.html\" title=\"struct bl602_pac::rf::singen_ctrl4::SINGEN_FIX_I_R\">SINGEN_FIX_I_R</a>","synthetic":true,"types":["bl602_pac::rf::singen_ctrl4::SINGEN_FIX_I_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/singen_ctrl4/struct.SINGEN_FIX_I_W.html\" title=\"struct bl602_pac::rf::singen_ctrl4::SINGEN_FIX_I_W\">SINGEN_FIX_I_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::singen_ctrl4::SINGEN_FIX_I_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/singen_ctrl4/struct.SINGEN_FIX_EN_Q_R.html\" title=\"struct bl602_pac::rf::singen_ctrl4::SINGEN_FIX_EN_Q_R\">SINGEN_FIX_EN_Q_R</a>","synthetic":true,"types":["bl602_pac::rf::singen_ctrl4::SINGEN_FIX_EN_Q_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/singen_ctrl4/struct.SINGEN_FIX_EN_Q_W.html\" title=\"struct bl602_pac::rf::singen_ctrl4::SINGEN_FIX_EN_Q_W\">SINGEN_FIX_EN_Q_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::singen_ctrl4::SINGEN_FIX_EN_Q_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/singen_ctrl4/struct.SINGEN_FIX_Q_R.html\" title=\"struct bl602_pac::rf::singen_ctrl4::SINGEN_FIX_Q_R\">SINGEN_FIX_Q_R</a>","synthetic":true,"types":["bl602_pac::rf::singen_ctrl4::SINGEN_FIX_Q_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/singen_ctrl4/struct.SINGEN_FIX_Q_W.html\" title=\"struct bl602_pac::rf::singen_ctrl4::SINGEN_FIX_Q_W\">SINGEN_FIX_Q_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::singen_ctrl4::SINGEN_FIX_Q_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/singen_ctrl4/struct.SINGEN_CTRL4_SPEC.html\" title=\"struct bl602_pac::rf::singen_ctrl4::SINGEN_CTRL4_SPEC\">SINGEN_CTRL4_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::singen_ctrl4::SINGEN_CTRL4_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfif_dfe_ctrl0/struct.R.html\" title=\"struct bl602_pac::rf::rfif_dfe_ctrl0::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::rfif_dfe_ctrl0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfif_dfe_ctrl0/struct.W.html\" title=\"struct bl602_pac::rf::rfif_dfe_ctrl0::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::rfif_dfe_ctrl0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfif_dfe_ctrl0/struct.TEST_SEL_R.html\" title=\"struct bl602_pac::rf::rfif_dfe_ctrl0::TEST_SEL_R\">TEST_SEL_R</a>","synthetic":true,"types":["bl602_pac::rf::rfif_dfe_ctrl0::TEST_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfif_dfe_ctrl0/struct.TEST_SEL_W.html\" title=\"struct bl602_pac::rf::rfif_dfe_ctrl0::TEST_SEL_W\">TEST_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfif_dfe_ctrl0::TEST_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfif_dfe_ctrl0/struct.BBMODE_4S_EN_R.html\" title=\"struct bl602_pac::rf::rfif_dfe_ctrl0::BBMODE_4S_EN_R\">BBMODE_4S_EN_R</a>","synthetic":true,"types":["bl602_pac::rf::rfif_dfe_ctrl0::BBMODE_4S_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfif_dfe_ctrl0/struct.BBMODE_4S_EN_W.html\" title=\"struct bl602_pac::rf::rfif_dfe_ctrl0::BBMODE_4S_EN_W\">BBMODE_4S_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfif_dfe_ctrl0::BBMODE_4S_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfif_dfe_ctrl0/struct.BBMODE_4S_R.html\" title=\"struct bl602_pac::rf::rfif_dfe_ctrl0::BBMODE_4S_R\">BBMODE_4S_R</a>","synthetic":true,"types":["bl602_pac::rf::rfif_dfe_ctrl0::BBMODE_4S_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfif_dfe_ctrl0/struct.BBMODE_4S_W.html\" title=\"struct bl602_pac::rf::rfif_dfe_ctrl0::BBMODE_4S_W\">BBMODE_4S_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfif_dfe_ctrl0::BBMODE_4S_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfif_dfe_ctrl0/struct.WIFIMODE_4S_EN_R.html\" title=\"struct bl602_pac::rf::rfif_dfe_ctrl0::WIFIMODE_4S_EN_R\">WIFIMODE_4S_EN_R</a>","synthetic":true,"types":["bl602_pac::rf::rfif_dfe_ctrl0::WIFIMODE_4S_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfif_dfe_ctrl0/struct.WIFIMODE_4S_EN_W.html\" title=\"struct bl602_pac::rf::rfif_dfe_ctrl0::WIFIMODE_4S_EN_W\">WIFIMODE_4S_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfif_dfe_ctrl0::WIFIMODE_4S_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfif_dfe_ctrl0/struct.WIFIMODE_4S_R.html\" title=\"struct bl602_pac::rf::rfif_dfe_ctrl0::WIFIMODE_4S_R\">WIFIMODE_4S_R</a>","synthetic":true,"types":["bl602_pac::rf::rfif_dfe_ctrl0::WIFIMODE_4S_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfif_dfe_ctrl0/struct.WIFIMODE_4S_W.html\" title=\"struct bl602_pac::rf::rfif_dfe_ctrl0::WIFIMODE_4S_W\">WIFIMODE_4S_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfif_dfe_ctrl0::WIFIMODE_4S_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfif_dfe_ctrl0/struct.RF_CH_IND_BLE_4S_EN_R.html\" title=\"struct bl602_pac::rf::rfif_dfe_ctrl0::RF_CH_IND_BLE_4S_EN_R\">RF_CH_IND_BLE_4S_EN_R</a>","synthetic":true,"types":["bl602_pac::rf::rfif_dfe_ctrl0::RF_CH_IND_BLE_4S_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfif_dfe_ctrl0/struct.RF_CH_IND_BLE_4S_EN_W.html\" title=\"struct bl602_pac::rf::rfif_dfe_ctrl0::RF_CH_IND_BLE_4S_EN_W\">RF_CH_IND_BLE_4S_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfif_dfe_ctrl0::RF_CH_IND_BLE_4S_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfif_dfe_ctrl0/struct.RF_CH_IND_BLE_4S_R.html\" title=\"struct bl602_pac::rf::rfif_dfe_ctrl0::RF_CH_IND_BLE_4S_R\">RF_CH_IND_BLE_4S_R</a>","synthetic":true,"types":["bl602_pac::rf::rfif_dfe_ctrl0::RF_CH_IND_BLE_4S_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfif_dfe_ctrl0/struct.RF_CH_IND_BLE_4S_W.html\" title=\"struct bl602_pac::rf::rfif_dfe_ctrl0::RF_CH_IND_BLE_4S_W\">RF_CH_IND_BLE_4S_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfif_dfe_ctrl0::RF_CH_IND_BLE_4S_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfif_dfe_ctrl0/struct.PAD_DAC_CLKOUT_INV_EN_R.html\" title=\"struct bl602_pac::rf::rfif_dfe_ctrl0::PAD_DAC_CLKOUT_INV_EN_R\">PAD_DAC_CLKOUT_INV_EN_R</a>","synthetic":true,"types":["bl602_pac::rf::rfif_dfe_ctrl0::PAD_DAC_CLKOUT_INV_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfif_dfe_ctrl0/struct.PAD_DAC_CLKOUT_INV_EN_W.html\" title=\"struct bl602_pac::rf::rfif_dfe_ctrl0::PAD_DAC_CLKOUT_INV_EN_W\">PAD_DAC_CLKOUT_INV_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfif_dfe_ctrl0::PAD_DAC_CLKOUT_INV_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfif_dfe_ctrl0/struct.PAD_ADC_CLKOUT_INV_EN_R.html\" title=\"struct bl602_pac::rf::rfif_dfe_ctrl0::PAD_ADC_CLKOUT_INV_EN_R\">PAD_ADC_CLKOUT_INV_EN_R</a>","synthetic":true,"types":["bl602_pac::rf::rfif_dfe_ctrl0::PAD_ADC_CLKOUT_INV_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfif_dfe_ctrl0/struct.PAD_ADC_CLKOUT_INV_EN_W.html\" title=\"struct bl602_pac::rf::rfif_dfe_ctrl0::PAD_ADC_CLKOUT_INV_EN_W\">PAD_ADC_CLKOUT_INV_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfif_dfe_ctrl0::PAD_ADC_CLKOUT_INV_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfif_dfe_ctrl0/struct.TX_TEST_SEL_R.html\" title=\"struct bl602_pac::rf::rfif_dfe_ctrl0::TX_TEST_SEL_R\">TX_TEST_SEL_R</a>","synthetic":true,"types":["bl602_pac::rf::rfif_dfe_ctrl0::TX_TEST_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfif_dfe_ctrl0/struct.TX_TEST_SEL_W.html\" title=\"struct bl602_pac::rf::rfif_dfe_ctrl0::TX_TEST_SEL_W\">TX_TEST_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfif_dfe_ctrl0::TX_TEST_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfif_dfe_ctrl0/struct.RX_TEST_SEL_R.html\" title=\"struct bl602_pac::rf::rfif_dfe_ctrl0::RX_TEST_SEL_R\">RX_TEST_SEL_R</a>","synthetic":true,"types":["bl602_pac::rf::rfif_dfe_ctrl0::RX_TEST_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfif_dfe_ctrl0/struct.RX_TEST_SEL_W.html\" title=\"struct bl602_pac::rf::rfif_dfe_ctrl0::RX_TEST_SEL_W\">RX_TEST_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfif_dfe_ctrl0::RX_TEST_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfif_dfe_ctrl0/struct.TX_DFE_EN_4S_EN_R.html\" title=\"struct bl602_pac::rf::rfif_dfe_ctrl0::TX_DFE_EN_4S_EN_R\">TX_DFE_EN_4S_EN_R</a>","synthetic":true,"types":["bl602_pac::rf::rfif_dfe_ctrl0::TX_DFE_EN_4S_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfif_dfe_ctrl0/struct.TX_DFE_EN_4S_EN_W.html\" title=\"struct bl602_pac::rf::rfif_dfe_ctrl0::TX_DFE_EN_4S_EN_W\">TX_DFE_EN_4S_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfif_dfe_ctrl0::TX_DFE_EN_4S_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfif_dfe_ctrl0/struct.TX_DFE_EN_4S_R.html\" title=\"struct bl602_pac::rf::rfif_dfe_ctrl0::TX_DFE_EN_4S_R\">TX_DFE_EN_4S_R</a>","synthetic":true,"types":["bl602_pac::rf::rfif_dfe_ctrl0::TX_DFE_EN_4S_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfif_dfe_ctrl0/struct.TX_DFE_EN_4S_W.html\" title=\"struct bl602_pac::rf::rfif_dfe_ctrl0::TX_DFE_EN_4S_W\">TX_DFE_EN_4S_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfif_dfe_ctrl0::TX_DFE_EN_4S_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfif_dfe_ctrl0/struct.RX_DFE_EN_4S_EN_R.html\" title=\"struct bl602_pac::rf::rfif_dfe_ctrl0::RX_DFE_EN_4S_EN_R\">RX_DFE_EN_4S_EN_R</a>","synthetic":true,"types":["bl602_pac::rf::rfif_dfe_ctrl0::RX_DFE_EN_4S_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfif_dfe_ctrl0/struct.RX_DFE_EN_4S_EN_W.html\" title=\"struct bl602_pac::rf::rfif_dfe_ctrl0::RX_DFE_EN_4S_EN_W\">RX_DFE_EN_4S_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfif_dfe_ctrl0::RX_DFE_EN_4S_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfif_dfe_ctrl0/struct.RX_DFE_EN_4S_R.html\" title=\"struct bl602_pac::rf::rfif_dfe_ctrl0::RX_DFE_EN_4S_R\">RX_DFE_EN_4S_R</a>","synthetic":true,"types":["bl602_pac::rf::rfif_dfe_ctrl0::RX_DFE_EN_4S_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfif_dfe_ctrl0/struct.RX_DFE_EN_4S_W.html\" title=\"struct bl602_pac::rf::rfif_dfe_ctrl0::RX_DFE_EN_4S_W\">RX_DFE_EN_4S_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfif_dfe_ctrl0::RX_DFE_EN_4S_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfif_dfe_ctrl0/struct.RFCKG_DAC_AFIFO_INV_R.html\" title=\"struct bl602_pac::rf::rfif_dfe_ctrl0::RFCKG_DAC_AFIFO_INV_R\">RFCKG_DAC_AFIFO_INV_R</a>","synthetic":true,"types":["bl602_pac::rf::rfif_dfe_ctrl0::RFCKG_DAC_AFIFO_INV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfif_dfe_ctrl0/struct.RFCKG_DAC_AFIFO_INV_W.html\" title=\"struct bl602_pac::rf::rfif_dfe_ctrl0::RFCKG_DAC_AFIFO_INV_W\">RFCKG_DAC_AFIFO_INV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfif_dfe_ctrl0::RFCKG_DAC_AFIFO_INV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfif_dfe_ctrl0/struct.RFCKG_ADC_CLKOUT_SEL_R.html\" title=\"struct bl602_pac::rf::rfif_dfe_ctrl0::RFCKG_ADC_CLKOUT_SEL_R\">RFCKG_ADC_CLKOUT_SEL_R</a>","synthetic":true,"types":["bl602_pac::rf::rfif_dfe_ctrl0::RFCKG_ADC_CLKOUT_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfif_dfe_ctrl0/struct.RFCKG_ADC_CLKOUT_SEL_W.html\" title=\"struct bl602_pac::rf::rfif_dfe_ctrl0::RFCKG_ADC_CLKOUT_SEL_W\">RFCKG_ADC_CLKOUT_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfif_dfe_ctrl0::RFCKG_ADC_CLKOUT_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfif_dfe_ctrl0/struct.RFCKG_ADC_AFIFO_INV_R.html\" title=\"struct bl602_pac::rf::rfif_dfe_ctrl0::RFCKG_ADC_AFIFO_INV_R\">RFCKG_ADC_AFIFO_INV_R</a>","synthetic":true,"types":["bl602_pac::rf::rfif_dfe_ctrl0::RFCKG_ADC_AFIFO_INV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfif_dfe_ctrl0/struct.RFCKG_ADC_AFIFO_INV_W.html\" title=\"struct bl602_pac::rf::rfif_dfe_ctrl0::RFCKG_ADC_AFIFO_INV_W\">RFCKG_ADC_AFIFO_INV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfif_dfe_ctrl0::RFCKG_ADC_AFIFO_INV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfif_dfe_ctrl0/struct.RFCKG_TXCLK_4S_ON_R.html\" title=\"struct bl602_pac::rf::rfif_dfe_ctrl0::RFCKG_TXCLK_4S_ON_R\">RFCKG_TXCLK_4S_ON_R</a>","synthetic":true,"types":["bl602_pac::rf::rfif_dfe_ctrl0::RFCKG_TXCLK_4S_ON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfif_dfe_ctrl0/struct.RFCKG_TXCLK_4S_ON_W.html\" title=\"struct bl602_pac::rf::rfif_dfe_ctrl0::RFCKG_TXCLK_4S_ON_W\">RFCKG_TXCLK_4S_ON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfif_dfe_ctrl0::RFCKG_TXCLK_4S_ON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfif_dfe_ctrl0/struct.RFCKG_RXCLK_4S_ON_R.html\" title=\"struct bl602_pac::rf::rfif_dfe_ctrl0::RFCKG_RXCLK_4S_ON_R\">RFCKG_RXCLK_4S_ON_R</a>","synthetic":true,"types":["bl602_pac::rf::rfif_dfe_ctrl0::RFCKG_RXCLK_4S_ON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfif_dfe_ctrl0/struct.RFCKG_RXCLK_4S_ON_W.html\" title=\"struct bl602_pac::rf::rfif_dfe_ctrl0::RFCKG_RXCLK_4S_ON_W\">RFCKG_RXCLK_4S_ON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfif_dfe_ctrl0::RFCKG_RXCLK_4S_ON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfif_dfe_ctrl0/struct.RFIF_DFE_CTRL0_SPEC.html\" title=\"struct bl602_pac::rf::rfif_dfe_ctrl0::RFIF_DFE_CTRL0_SPEC\">RFIF_DFE_CTRL0_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::rfif_dfe_ctrl0::RFIF_DFE_CTRL0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfif_test_read/struct.R.html\" title=\"struct bl602_pac::rf::rfif_test_read::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::rfif_test_read::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfif_test_read/struct.W.html\" title=\"struct bl602_pac::rf::rfif_test_read::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::rfif_test_read::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfif_test_read/struct.TEST_READ_R.html\" title=\"struct bl602_pac::rf::rfif_test_read::TEST_READ_R\">TEST_READ_R</a>","synthetic":true,"types":["bl602_pac::rf::rfif_test_read::TEST_READ_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfif_test_read/struct.TEST_READ_W.html\" title=\"struct bl602_pac::rf::rfif_test_read::TEST_READ_W\">TEST_READ_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfif_test_read::TEST_READ_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfif_test_read/struct.RFIF_TEST_READ_SPEC.html\" title=\"struct bl602_pac::rf::rfif_test_read::RFIF_TEST_READ_SPEC\">RFIF_TEST_READ_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::rfif_test_read::RFIF_TEST_READ_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfif_dig_ctrl/struct.R.html\" title=\"struct bl602_pac::rf::rfif_dig_ctrl::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::rfif_dig_ctrl::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfif_dig_ctrl/struct.W.html\" title=\"struct bl602_pac::rf::rfif_dig_ctrl::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::rfif_dig_ctrl::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfif_dig_ctrl/struct.RFIF_PPUD_MANAUAL_EN_R.html\" title=\"struct bl602_pac::rf::rfif_dig_ctrl::RFIF_PPUD_MANAUAL_EN_R\">RFIF_PPUD_MANAUAL_EN_R</a>","synthetic":true,"types":["bl602_pac::rf::rfif_dig_ctrl::RFIF_PPUD_MANAUAL_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfif_dig_ctrl/struct.RFIF_PPUD_MANAUAL_EN_W.html\" title=\"struct bl602_pac::rf::rfif_dig_ctrl::RFIF_PPUD_MANAUAL_EN_W\">RFIF_PPUD_MANAUAL_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfif_dig_ctrl::RFIF_PPUD_MANAUAL_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfif_dig_ctrl/struct.RFIF_PPUD_CNT1_R.html\" title=\"struct bl602_pac::rf::rfif_dig_ctrl::RFIF_PPUD_CNT1_R\">RFIF_PPUD_CNT1_R</a>","synthetic":true,"types":["bl602_pac::rf::rfif_dig_ctrl::RFIF_PPUD_CNT1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfif_dig_ctrl/struct.RFIF_PPUD_CNT1_W.html\" title=\"struct bl602_pac::rf::rfif_dig_ctrl::RFIF_PPUD_CNT1_W\">RFIF_PPUD_CNT1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfif_dig_ctrl::RFIF_PPUD_CNT1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfif_dig_ctrl/struct.RFIF_PPUD_CNT2_R.html\" title=\"struct bl602_pac::rf::rfif_dig_ctrl::RFIF_PPUD_CNT2_R\">RFIF_PPUD_CNT2_R</a>","synthetic":true,"types":["bl602_pac::rf::rfif_dig_ctrl::RFIF_PPUD_CNT2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfif_dig_ctrl/struct.RFIF_PPUD_CNT2_W.html\" title=\"struct bl602_pac::rf::rfif_dig_ctrl::RFIF_PPUD_CNT2_W\">RFIF_PPUD_CNT2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfif_dig_ctrl::RFIF_PPUD_CNT2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfif_dig_ctrl/struct.RFIF_INT_LO_UNLOCKED_MASK_R.html\" title=\"struct bl602_pac::rf::rfif_dig_ctrl::RFIF_INT_LO_UNLOCKED_MASK_R\">RFIF_INT_LO_UNLOCKED_MASK_R</a>","synthetic":true,"types":["bl602_pac::rf::rfif_dig_ctrl::RFIF_INT_LO_UNLOCKED_MASK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfif_dig_ctrl/struct.RFIF_INT_LO_UNLOCKED_MASK_W.html\" title=\"struct bl602_pac::rf::rfif_dig_ctrl::RFIF_INT_LO_UNLOCKED_MASK_W\">RFIF_INT_LO_UNLOCKED_MASK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfif_dig_ctrl::RFIF_INT_LO_UNLOCKED_MASK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfif_dig_ctrl/struct.RFCKG_RXCLK_DIV2_MODE_R.html\" title=\"struct bl602_pac::rf::rfif_dig_ctrl::RFCKG_RXCLK_DIV2_MODE_R\">RFCKG_RXCLK_DIV2_MODE_R</a>","synthetic":true,"types":["bl602_pac::rf::rfif_dig_ctrl::RFCKG_RXCLK_DIV2_MODE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfif_dig_ctrl/struct.RFCKG_RXCLK_DIV2_MODE_W.html\" title=\"struct bl602_pac::rf::rfif_dig_ctrl::RFCKG_RXCLK_DIV2_MODE_W\">RFCKG_RXCLK_DIV2_MODE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfif_dig_ctrl::RFCKG_RXCLK_DIV2_MODE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfif_dig_ctrl/struct.TEST_GC_FROM_PAD_EN_R.html\" title=\"struct bl602_pac::rf::rfif_dig_ctrl::TEST_GC_FROM_PAD_EN_R\">TEST_GC_FROM_PAD_EN_R</a>","synthetic":true,"types":["bl602_pac::rf::rfif_dig_ctrl::TEST_GC_FROM_PAD_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfif_dig_ctrl/struct.TEST_GC_FROM_PAD_EN_W.html\" title=\"struct bl602_pac::rf::rfif_dig_ctrl::TEST_GC_FROM_PAD_EN_W\">TEST_GC_FROM_PAD_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfif_dig_ctrl::TEST_GC_FROM_PAD_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfif_dig_ctrl/struct.TEST_FROM_PAD_EN_R.html\" title=\"struct bl602_pac::rf::rfif_dig_ctrl::TEST_FROM_PAD_EN_R\">TEST_FROM_PAD_EN_R</a>","synthetic":true,"types":["bl602_pac::rf::rfif_dig_ctrl::TEST_FROM_PAD_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfif_dig_ctrl/struct.TEST_FROM_PAD_EN_W.html\" title=\"struct bl602_pac::rf::rfif_dig_ctrl::TEST_FROM_PAD_EN_W\">TEST_FROM_PAD_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rfif_dig_ctrl::TEST_FROM_PAD_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rfif_dig_ctrl/struct.RFIF_DIG_CTRL_SPEC.html\" title=\"struct bl602_pac::rf::rfif_dig_ctrl::RFIF_DIG_CTRL_SPEC\">RFIF_DIG_CTRL_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::rfif_dig_ctrl::RFIF_DIG_CTRL_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_data_temp_0/struct.R.html\" title=\"struct bl602_pac::rf::rf_data_temp_0::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::rf_data_temp_0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_data_temp_0/struct.W.html\" title=\"struct bl602_pac::rf::rf_data_temp_0::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::rf_data_temp_0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_data_temp_0/struct.RF_DATA_TEMP_0_R.html\" title=\"struct bl602_pac::rf::rf_data_temp_0::RF_DATA_TEMP_0_R\">RF_DATA_TEMP_0_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_data_temp_0::RF_DATA_TEMP_0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_data_temp_0/struct.RF_DATA_TEMP_0_W.html\" title=\"struct bl602_pac::rf::rf_data_temp_0::RF_DATA_TEMP_0_W\">RF_DATA_TEMP_0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_data_temp_0::RF_DATA_TEMP_0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_data_temp_0/struct.RF_DATA_TEMP_0_SPEC.html\" title=\"struct bl602_pac::rf::rf_data_temp_0::RF_DATA_TEMP_0_SPEC\">RF_DATA_TEMP_0_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::rf_data_temp_0::RF_DATA_TEMP_0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_data_temp_1/struct.R.html\" title=\"struct bl602_pac::rf::rf_data_temp_1::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::rf_data_temp_1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_data_temp_1/struct.W.html\" title=\"struct bl602_pac::rf::rf_data_temp_1::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::rf_data_temp_1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_data_temp_1/struct.RF_DATA_TEMP_1_R.html\" title=\"struct bl602_pac::rf::rf_data_temp_1::RF_DATA_TEMP_1_R\">RF_DATA_TEMP_1_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_data_temp_1::RF_DATA_TEMP_1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_data_temp_1/struct.RF_DATA_TEMP_1_W.html\" title=\"struct bl602_pac::rf::rf_data_temp_1::RF_DATA_TEMP_1_W\">RF_DATA_TEMP_1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_data_temp_1::RF_DATA_TEMP_1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_data_temp_1/struct.RF_DATA_TEMP_1_SPEC.html\" title=\"struct bl602_pac::rf::rf_data_temp_1::RF_DATA_TEMP_1_SPEC\">RF_DATA_TEMP_1_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::rf_data_temp_1::RF_DATA_TEMP_1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_data_temp_2/struct.R.html\" title=\"struct bl602_pac::rf::rf_data_temp_2::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::rf_data_temp_2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_data_temp_2/struct.W.html\" title=\"struct bl602_pac::rf::rf_data_temp_2::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::rf_data_temp_2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_data_temp_2/struct.RF_DATA_TEMP_2_R.html\" title=\"struct bl602_pac::rf::rf_data_temp_2::RF_DATA_TEMP_2_R\">RF_DATA_TEMP_2_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_data_temp_2::RF_DATA_TEMP_2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_data_temp_2/struct.RF_DATA_TEMP_2_W.html\" title=\"struct bl602_pac::rf::rf_data_temp_2::RF_DATA_TEMP_2_W\">RF_DATA_TEMP_2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_data_temp_2::RF_DATA_TEMP_2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_data_temp_2/struct.RF_DATA_TEMP_2_SPEC.html\" title=\"struct bl602_pac::rf::rf_data_temp_2::RF_DATA_TEMP_2_SPEC\">RF_DATA_TEMP_2_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::rf_data_temp_2::RF_DATA_TEMP_2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_data_temp_3/struct.R.html\" title=\"struct bl602_pac::rf::rf_data_temp_3::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::rf_data_temp_3::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_data_temp_3/struct.W.html\" title=\"struct bl602_pac::rf::rf_data_temp_3::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::rf_data_temp_3::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_data_temp_3/struct.RF_DATA_TEMP_3_R.html\" title=\"struct bl602_pac::rf::rf_data_temp_3::RF_DATA_TEMP_3_R\">RF_DATA_TEMP_3_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_data_temp_3::RF_DATA_TEMP_3_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_data_temp_3/struct.RF_DATA_TEMP_3_W.html\" title=\"struct bl602_pac::rf::rf_data_temp_3::RF_DATA_TEMP_3_W\">RF_DATA_TEMP_3_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_data_temp_3::RF_DATA_TEMP_3_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_data_temp_3/struct.RF_DATA_TEMP_3_SPEC.html\" title=\"struct bl602_pac::rf::rf_data_temp_3::RF_DATA_TEMP_3_SPEC\">RF_DATA_TEMP_3_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::rf_data_temp_3::RF_DATA_TEMP_3_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_sram_ctrl0/struct.R.html\" title=\"struct bl602_pac::rf::rf_sram_ctrl0::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::rf_sram_ctrl0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_sram_ctrl0/struct.W.html\" title=\"struct bl602_pac::rf::rf_sram_ctrl0::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::rf_sram_ctrl0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_sram_ctrl0/struct.RF_SRAM_EXT_CLR_R.html\" title=\"struct bl602_pac::rf::rf_sram_ctrl0::RF_SRAM_EXT_CLR_R\">RF_SRAM_EXT_CLR_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_sram_ctrl0::RF_SRAM_EXT_CLR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_sram_ctrl0/struct.RF_SRAM_EXT_CLR_W.html\" title=\"struct bl602_pac::rf::rf_sram_ctrl0::RF_SRAM_EXT_CLR_W\">RF_SRAM_EXT_CLR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_sram_ctrl0::RF_SRAM_EXT_CLR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_sram_ctrl0/struct.RF_SRAM_SWAP_R.html\" title=\"struct bl602_pac::rf::rf_sram_ctrl0::RF_SRAM_SWAP_R\">RF_SRAM_SWAP_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_sram_ctrl0::RF_SRAM_SWAP_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_sram_ctrl0/struct.RF_SRAM_SWAP_W.html\" title=\"struct bl602_pac::rf::rf_sram_ctrl0::RF_SRAM_SWAP_W\">RF_SRAM_SWAP_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_sram_ctrl0::RF_SRAM_SWAP_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_sram_ctrl0/struct.RF_SRAM_LINK_MODE_R.html\" title=\"struct bl602_pac::rf::rf_sram_ctrl0::RF_SRAM_LINK_MODE_R\">RF_SRAM_LINK_MODE_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_sram_ctrl0::RF_SRAM_LINK_MODE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_sram_ctrl0/struct.RF_SRAM_LINK_MODE_W.html\" title=\"struct bl602_pac::rf::rf_sram_ctrl0::RF_SRAM_LINK_MODE_W\">RF_SRAM_LINK_MODE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_sram_ctrl0::RF_SRAM_LINK_MODE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_sram_ctrl0/struct.RF_SRAM_LINK_DLY_R.html\" title=\"struct bl602_pac::rf::rf_sram_ctrl0::RF_SRAM_LINK_DLY_R\">RF_SRAM_LINK_DLY_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_sram_ctrl0::RF_SRAM_LINK_DLY_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_sram_ctrl0/struct.RF_SRAM_LINK_DLY_W.html\" title=\"struct bl602_pac::rf::rf_sram_ctrl0::RF_SRAM_LINK_DLY_W\">RF_SRAM_LINK_DLY_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_sram_ctrl0::RF_SRAM_LINK_DLY_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_sram_ctrl0/struct.RF_SRAM_CTRL0_SPEC.html\" title=\"struct bl602_pac::rf::rf_sram_ctrl0::RF_SRAM_CTRL0_SPEC\">RF_SRAM_CTRL0_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::rf_sram_ctrl0::RF_SRAM_CTRL0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_sram_ctrl1/struct.R.html\" title=\"struct bl602_pac::rf::rf_sram_ctrl1::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::rf_sram_ctrl1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_sram_ctrl1/struct.W.html\" title=\"struct bl602_pac::rf::rf_sram_ctrl1::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::rf_sram_ctrl1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_sram_ctrl1/struct.RF_SRAM_ADC_DONE_CNT_R.html\" title=\"struct bl602_pac::rf::rf_sram_ctrl1::RF_SRAM_ADC_DONE_CNT_R\">RF_SRAM_ADC_DONE_CNT_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_sram_ctrl1::RF_SRAM_ADC_DONE_CNT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_sram_ctrl1/struct.RF_SRAM_ADC_DONE_CNT_W.html\" title=\"struct bl602_pac::rf::rf_sram_ctrl1::RF_SRAM_ADC_DONE_CNT_W\">RF_SRAM_ADC_DONE_CNT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_sram_ctrl1::RF_SRAM_ADC_DONE_CNT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_sram_ctrl1/struct.RF_SRAM_ADC_STS_CLR_R.html\" title=\"struct bl602_pac::rf::rf_sram_ctrl1::RF_SRAM_ADC_STS_CLR_R\">RF_SRAM_ADC_STS_CLR_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_sram_ctrl1::RF_SRAM_ADC_STS_CLR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_sram_ctrl1/struct.RF_SRAM_ADC_STS_CLR_W.html\" title=\"struct bl602_pac::rf::rf_sram_ctrl1::RF_SRAM_ADC_STS_CLR_W\">RF_SRAM_ADC_STS_CLR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_sram_ctrl1::RF_SRAM_ADC_STS_CLR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_sram_ctrl1/struct.RF_SRAM_ADC_LOOP_EN_R.html\" title=\"struct bl602_pac::rf::rf_sram_ctrl1::RF_SRAM_ADC_LOOP_EN_R\">RF_SRAM_ADC_LOOP_EN_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_sram_ctrl1::RF_SRAM_ADC_LOOP_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_sram_ctrl1/struct.RF_SRAM_ADC_LOOP_EN_W.html\" title=\"struct bl602_pac::rf::rf_sram_ctrl1::RF_SRAM_ADC_LOOP_EN_W\">RF_SRAM_ADC_LOOP_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_sram_ctrl1::RF_SRAM_ADC_LOOP_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_sram_ctrl1/struct.RF_SRAM_ADC_EN_R.html\" title=\"struct bl602_pac::rf::rf_sram_ctrl1::RF_SRAM_ADC_EN_R\">RF_SRAM_ADC_EN_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_sram_ctrl1::RF_SRAM_ADC_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_sram_ctrl1/struct.RF_SRAM_ADC_EN_W.html\" title=\"struct bl602_pac::rf::rf_sram_ctrl1::RF_SRAM_ADC_EN_W\">RF_SRAM_ADC_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_sram_ctrl1::RF_SRAM_ADC_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_sram_ctrl1/struct.RF_SRAM_ADC_DONE_R.html\" title=\"struct bl602_pac::rf::rf_sram_ctrl1::RF_SRAM_ADC_DONE_R\">RF_SRAM_ADC_DONE_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_sram_ctrl1::RF_SRAM_ADC_DONE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_sram_ctrl1/struct.RF_SRAM_ADC_DONE_W.html\" title=\"struct bl602_pac::rf::rf_sram_ctrl1::RF_SRAM_ADC_DONE_W\">RF_SRAM_ADC_DONE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_sram_ctrl1::RF_SRAM_ADC_DONE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_sram_ctrl1/struct.RF_SRAM_CTRL1_SPEC.html\" title=\"struct bl602_pac::rf::rf_sram_ctrl1::RF_SRAM_CTRL1_SPEC\">RF_SRAM_CTRL1_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::rf_sram_ctrl1::RF_SRAM_CTRL1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_sram_ctrl2/struct.R.html\" title=\"struct bl602_pac::rf::rf_sram_ctrl2::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::rf_sram_ctrl2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_sram_ctrl2/struct.W.html\" title=\"struct bl602_pac::rf::rf_sram_ctrl2::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::rf_sram_ctrl2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_sram_ctrl2/struct.RF_SRAM_ADC_ADDR_START_R.html\" title=\"struct bl602_pac::rf::rf_sram_ctrl2::RF_SRAM_ADC_ADDR_START_R\">RF_SRAM_ADC_ADDR_START_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_sram_ctrl2::RF_SRAM_ADC_ADDR_START_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_sram_ctrl2/struct.RF_SRAM_ADC_ADDR_START_W.html\" title=\"struct bl602_pac::rf::rf_sram_ctrl2::RF_SRAM_ADC_ADDR_START_W\">RF_SRAM_ADC_ADDR_START_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_sram_ctrl2::RF_SRAM_ADC_ADDR_START_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_sram_ctrl2/struct.RF_SRAM_ADC_ADDR_END_R.html\" title=\"struct bl602_pac::rf::rf_sram_ctrl2::RF_SRAM_ADC_ADDR_END_R\">RF_SRAM_ADC_ADDR_END_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_sram_ctrl2::RF_SRAM_ADC_ADDR_END_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_sram_ctrl2/struct.RF_SRAM_ADC_ADDR_END_W.html\" title=\"struct bl602_pac::rf::rf_sram_ctrl2::RF_SRAM_ADC_ADDR_END_W\">RF_SRAM_ADC_ADDR_END_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_sram_ctrl2::RF_SRAM_ADC_ADDR_END_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_sram_ctrl2/struct.RF_SRAM_CTRL2_SPEC.html\" title=\"struct bl602_pac::rf::rf_sram_ctrl2::RF_SRAM_CTRL2_SPEC\">RF_SRAM_CTRL2_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::rf_sram_ctrl2::RF_SRAM_CTRL2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_sram_ctrl3/struct.R.html\" title=\"struct bl602_pac::rf::rf_sram_ctrl3::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::rf_sram_ctrl3::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_sram_ctrl3/struct.W.html\" title=\"struct bl602_pac::rf::rf_sram_ctrl3::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::rf_sram_ctrl3::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_sram_ctrl3/struct.RF_SRAM_ADC_STS_R.html\" title=\"struct bl602_pac::rf::rf_sram_ctrl3::RF_SRAM_ADC_STS_R\">RF_SRAM_ADC_STS_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_sram_ctrl3::RF_SRAM_ADC_STS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_sram_ctrl3/struct.RF_SRAM_ADC_STS_W.html\" title=\"struct bl602_pac::rf::rf_sram_ctrl3::RF_SRAM_ADC_STS_W\">RF_SRAM_ADC_STS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_sram_ctrl3::RF_SRAM_ADC_STS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_sram_ctrl3/struct.RF_SRAM_CTRL3_SPEC.html\" title=\"struct bl602_pac::rf::rf_sram_ctrl3::RF_SRAM_CTRL3_SPEC\">RF_SRAM_CTRL3_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::rf_sram_ctrl3::RF_SRAM_CTRL3_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_sram_ctrl4/struct.R.html\" title=\"struct bl602_pac::rf::rf_sram_ctrl4::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::rf_sram_ctrl4::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_sram_ctrl4/struct.W.html\" title=\"struct bl602_pac::rf::rf_sram_ctrl4::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::rf_sram_ctrl4::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_sram_ctrl4/struct.RF_SRAM_DAC_DONE_CNT_R.html\" title=\"struct bl602_pac::rf::rf_sram_ctrl4::RF_SRAM_DAC_DONE_CNT_R\">RF_SRAM_DAC_DONE_CNT_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_sram_ctrl4::RF_SRAM_DAC_DONE_CNT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_sram_ctrl4/struct.RF_SRAM_DAC_DONE_CNT_W.html\" title=\"struct bl602_pac::rf::rf_sram_ctrl4::RF_SRAM_DAC_DONE_CNT_W\">RF_SRAM_DAC_DONE_CNT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_sram_ctrl4::RF_SRAM_DAC_DONE_CNT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_sram_ctrl4/struct.RF_SRAM_DAC_STS_CLR_R.html\" title=\"struct bl602_pac::rf::rf_sram_ctrl4::RF_SRAM_DAC_STS_CLR_R\">RF_SRAM_DAC_STS_CLR_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_sram_ctrl4::RF_SRAM_DAC_STS_CLR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_sram_ctrl4/struct.RF_SRAM_DAC_STS_CLR_W.html\" title=\"struct bl602_pac::rf::rf_sram_ctrl4::RF_SRAM_DAC_STS_CLR_W\">RF_SRAM_DAC_STS_CLR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_sram_ctrl4::RF_SRAM_DAC_STS_CLR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_sram_ctrl4/struct.RF_SRAM_DAC_LOOP_EN_R.html\" title=\"struct bl602_pac::rf::rf_sram_ctrl4::RF_SRAM_DAC_LOOP_EN_R\">RF_SRAM_DAC_LOOP_EN_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_sram_ctrl4::RF_SRAM_DAC_LOOP_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_sram_ctrl4/struct.RF_SRAM_DAC_LOOP_EN_W.html\" title=\"struct bl602_pac::rf::rf_sram_ctrl4::RF_SRAM_DAC_LOOP_EN_W\">RF_SRAM_DAC_LOOP_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_sram_ctrl4::RF_SRAM_DAC_LOOP_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_sram_ctrl4/struct.RF_SRAM_DAC_EN_R.html\" title=\"struct bl602_pac::rf::rf_sram_ctrl4::RF_SRAM_DAC_EN_R\">RF_SRAM_DAC_EN_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_sram_ctrl4::RF_SRAM_DAC_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_sram_ctrl4/struct.RF_SRAM_DAC_EN_W.html\" title=\"struct bl602_pac::rf::rf_sram_ctrl4::RF_SRAM_DAC_EN_W\">RF_SRAM_DAC_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_sram_ctrl4::RF_SRAM_DAC_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_sram_ctrl4/struct.RF_SRAM_DAC_DONE_R.html\" title=\"struct bl602_pac::rf::rf_sram_ctrl4::RF_SRAM_DAC_DONE_R\">RF_SRAM_DAC_DONE_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_sram_ctrl4::RF_SRAM_DAC_DONE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_sram_ctrl4/struct.RF_SRAM_DAC_DONE_W.html\" title=\"struct bl602_pac::rf::rf_sram_ctrl4::RF_SRAM_DAC_DONE_W\">RF_SRAM_DAC_DONE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_sram_ctrl4::RF_SRAM_DAC_DONE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_sram_ctrl4/struct.RF_SRAM_CTRL4_SPEC.html\" title=\"struct bl602_pac::rf::rf_sram_ctrl4::RF_SRAM_CTRL4_SPEC\">RF_SRAM_CTRL4_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::rf_sram_ctrl4::RF_SRAM_CTRL4_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_sram_ctrl5/struct.R.html\" title=\"struct bl602_pac::rf::rf_sram_ctrl5::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::rf_sram_ctrl5::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_sram_ctrl5/struct.W.html\" title=\"struct bl602_pac::rf::rf_sram_ctrl5::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::rf_sram_ctrl5::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_sram_ctrl5/struct.RF_SRAM_DAC_ADDR_START_R.html\" title=\"struct bl602_pac::rf::rf_sram_ctrl5::RF_SRAM_DAC_ADDR_START_R\">RF_SRAM_DAC_ADDR_START_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_sram_ctrl5::RF_SRAM_DAC_ADDR_START_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_sram_ctrl5/struct.RF_SRAM_DAC_ADDR_START_W.html\" title=\"struct bl602_pac::rf::rf_sram_ctrl5::RF_SRAM_DAC_ADDR_START_W\">RF_SRAM_DAC_ADDR_START_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_sram_ctrl5::RF_SRAM_DAC_ADDR_START_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_sram_ctrl5/struct.RF_SRAM_DAC_ADDR_END_R.html\" title=\"struct bl602_pac::rf::rf_sram_ctrl5::RF_SRAM_DAC_ADDR_END_R\">RF_SRAM_DAC_ADDR_END_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_sram_ctrl5::RF_SRAM_DAC_ADDR_END_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_sram_ctrl5/struct.RF_SRAM_DAC_ADDR_END_W.html\" title=\"struct bl602_pac::rf::rf_sram_ctrl5::RF_SRAM_DAC_ADDR_END_W\">RF_SRAM_DAC_ADDR_END_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_sram_ctrl5::RF_SRAM_DAC_ADDR_END_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_sram_ctrl5/struct.RF_SRAM_CTRL5_SPEC.html\" title=\"struct bl602_pac::rf::rf_sram_ctrl5::RF_SRAM_CTRL5_SPEC\">RF_SRAM_CTRL5_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::rf_sram_ctrl5::RF_SRAM_CTRL5_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_sram_ctrl6/struct.R.html\" title=\"struct bl602_pac::rf::rf_sram_ctrl6::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::rf_sram_ctrl6::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_sram_ctrl6/struct.W.html\" title=\"struct bl602_pac::rf::rf_sram_ctrl6::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::rf_sram_ctrl6::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_sram_ctrl6/struct.RF_SRAM_DAC_STS_R.html\" title=\"struct bl602_pac::rf::rf_sram_ctrl6::RF_SRAM_DAC_STS_R\">RF_SRAM_DAC_STS_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_sram_ctrl6::RF_SRAM_DAC_STS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_sram_ctrl6/struct.RF_SRAM_DAC_STS_W.html\" title=\"struct bl602_pac::rf::rf_sram_ctrl6::RF_SRAM_DAC_STS_W\">RF_SRAM_DAC_STS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_sram_ctrl6::RF_SRAM_DAC_STS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_sram_ctrl6/struct.RF_SRAM_CTRL6_SPEC.html\" title=\"struct bl602_pac::rf::rf_sram_ctrl6::RF_SRAM_CTRL6_SPEC\">RF_SRAM_CTRL6_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::rf_sram_ctrl6::RF_SRAM_CTRL6_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_ical_ctrl0/struct.R.html\" title=\"struct bl602_pac::rf::rf_ical_ctrl0::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::rf_ical_ctrl0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_ical_ctrl0/struct.W.html\" title=\"struct bl602_pac::rf::rf_ical_ctrl0::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::rf_ical_ctrl0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_ical_ctrl0/struct.RF_ICAL_F_UD_INV_EN_R.html\" title=\"struct bl602_pac::rf::rf_ical_ctrl0::RF_ICAL_F_UD_INV_EN_R\">RF_ICAL_F_UD_INV_EN_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_ical_ctrl0::RF_ICAL_F_UD_INV_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_ical_ctrl0/struct.RF_ICAL_F_UD_INV_EN_W.html\" title=\"struct bl602_pac::rf::rf_ical_ctrl0::RF_ICAL_F_UD_INV_EN_W\">RF_ICAL_F_UD_INV_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_ical_ctrl0::RF_ICAL_F_UD_INV_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_ical_ctrl0/struct.RF_ICAL_A_UD_INV_EN_R.html\" title=\"struct bl602_pac::rf::rf_ical_ctrl0::RF_ICAL_A_UD_INV_EN_R\">RF_ICAL_A_UD_INV_EN_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_ical_ctrl0::RF_ICAL_A_UD_INV_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_ical_ctrl0/struct.RF_ICAL_A_UD_INV_EN_W.html\" title=\"struct bl602_pac::rf::rf_ical_ctrl0::RF_ICAL_A_UD_INV_EN_W\">RF_ICAL_A_UD_INV_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_ical_ctrl0::RF_ICAL_A_UD_INV_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_ical_ctrl0/struct.RF_ICAL_F_CNT_N_R.html\" title=\"struct bl602_pac::rf::rf_ical_ctrl0::RF_ICAL_F_CNT_N_R\">RF_ICAL_F_CNT_N_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_ical_ctrl0::RF_ICAL_F_CNT_N_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_ical_ctrl0/struct.RF_ICAL_F_CNT_N_W.html\" title=\"struct bl602_pac::rf::rf_ical_ctrl0::RF_ICAL_F_CNT_N_W\">RF_ICAL_F_CNT_N_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_ical_ctrl0::RF_ICAL_F_CNT_N_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_ical_ctrl0/struct.RF_ICAL_A_CNT_N_R.html\" title=\"struct bl602_pac::rf::rf_ical_ctrl0::RF_ICAL_A_CNT_N_R\">RF_ICAL_A_CNT_N_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_ical_ctrl0::RF_ICAL_A_CNT_N_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_ical_ctrl0/struct.RF_ICAL_A_CNT_N_W.html\" title=\"struct bl602_pac::rf::rf_ical_ctrl0::RF_ICAL_A_CNT_N_W\">RF_ICAL_A_CNT_N_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_ical_ctrl0::RF_ICAL_A_CNT_N_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_ical_ctrl0/struct.RF_ICAL_R_CNT_N_R.html\" title=\"struct bl602_pac::rf::rf_ical_ctrl0::RF_ICAL_R_CNT_N_R\">RF_ICAL_R_CNT_N_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_ical_ctrl0::RF_ICAL_R_CNT_N_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_ical_ctrl0/struct.RF_ICAL_R_CNT_N_W.html\" title=\"struct bl602_pac::rf::rf_ical_ctrl0::RF_ICAL_R_CNT_N_W\">RF_ICAL_R_CNT_N_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_ical_ctrl0::RF_ICAL_R_CNT_N_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_ical_ctrl0/struct.RF_ICAL_CTRL0_SPEC.html\" title=\"struct bl602_pac::rf::rf_ical_ctrl0::RF_ICAL_CTRL0_SPEC\">RF_ICAL_CTRL0_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::rf_ical_ctrl0::RF_ICAL_CTRL0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_ical_ctrl1/struct.R.html\" title=\"struct bl602_pac::rf::rf_ical_ctrl1::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::rf_ical_ctrl1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_ical_ctrl1/struct.W.html\" title=\"struct bl602_pac::rf::rf_ical_ctrl1::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::rf_ical_ctrl1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_ical_ctrl1/struct.RF_ICAL_R_OS_I_R.html\" title=\"struct bl602_pac::rf::rf_ical_ctrl1::RF_ICAL_R_OS_I_R\">RF_ICAL_R_OS_I_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_ical_ctrl1::RF_ICAL_R_OS_I_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_ical_ctrl1/struct.RF_ICAL_R_OS_I_W.html\" title=\"struct bl602_pac::rf::rf_ical_ctrl1::RF_ICAL_R_OS_I_W\">RF_ICAL_R_OS_I_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_ical_ctrl1::RF_ICAL_R_OS_I_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_ical_ctrl1/struct.RF_ICAL_R_OS_Q_R.html\" title=\"struct bl602_pac::rf::rf_ical_ctrl1::RF_ICAL_R_OS_Q_R\">RF_ICAL_R_OS_Q_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_ical_ctrl1::RF_ICAL_R_OS_Q_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_ical_ctrl1/struct.RF_ICAL_R_OS_Q_W.html\" title=\"struct bl602_pac::rf::rf_ical_ctrl1::RF_ICAL_R_OS_Q_W\">RF_ICAL_R_OS_Q_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_ical_ctrl1::RF_ICAL_R_OS_Q_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_ical_ctrl1/struct.RF_ICAL_R_AVG_N_R.html\" title=\"struct bl602_pac::rf::rf_ical_ctrl1::RF_ICAL_R_AVG_N_R\">RF_ICAL_R_AVG_N_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_ical_ctrl1::RF_ICAL_R_AVG_N_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_ical_ctrl1/struct.RF_ICAL_R_AVG_N_W.html\" title=\"struct bl602_pac::rf::rf_ical_ctrl1::RF_ICAL_R_AVG_N_W\">RF_ICAL_R_AVG_N_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_ical_ctrl1::RF_ICAL_R_AVG_N_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_ical_ctrl1/struct.RF_ICAL_CTRL1_SPEC.html\" title=\"struct bl602_pac::rf::rf_ical_ctrl1::RF_ICAL_CTRL1_SPEC\">RF_ICAL_CTRL1_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::rf_ical_ctrl1::RF_ICAL_CTRL1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_ical_ctrl2/struct.R.html\" title=\"struct bl602_pac::rf::rf_ical_ctrl2::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::rf_ical_ctrl2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_ical_ctrl2/struct.W.html\" title=\"struct bl602_pac::rf::rf_ical_ctrl2::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::rf_ical_ctrl2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_ical_ctrl2/struct.RF_ICAL_PERIOD_N_R.html\" title=\"struct bl602_pac::rf::rf_ical_ctrl2::RF_ICAL_PERIOD_N_R\">RF_ICAL_PERIOD_N_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_ical_ctrl2::RF_ICAL_PERIOD_N_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_ical_ctrl2/struct.RF_ICAL_PERIOD_N_W.html\" title=\"struct bl602_pac::rf::rf_ical_ctrl2::RF_ICAL_PERIOD_N_W\">RF_ICAL_PERIOD_N_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_ical_ctrl2::RF_ICAL_PERIOD_N_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_ical_ctrl2/struct.RF_ICAL_CTRL2_SPEC.html\" title=\"struct bl602_pac::rf::rf_ical_ctrl2::RF_ICAL_CTRL2_SPEC\">RF_ICAL_CTRL2_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::rf_ical_ctrl2::RF_ICAL_CTRL2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_fsm_ctrl0/struct.R.html\" title=\"struct bl602_pac::rf::rf_fsm_ctrl0::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::rf_fsm_ctrl0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_fsm_ctrl0/struct.W.html\" title=\"struct bl602_pac::rf::rf_fsm_ctrl0::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::rf_fsm_ctrl0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_fsm_ctrl0/struct.RF_CH_IND_WIFI_R.html\" title=\"struct bl602_pac::rf::rf_fsm_ctrl0::RF_CH_IND_WIFI_R\">RF_CH_IND_WIFI_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_fsm_ctrl0::RF_CH_IND_WIFI_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_fsm_ctrl0/struct.RF_CH_IND_WIFI_W.html\" title=\"struct bl602_pac::rf::rf_fsm_ctrl0::RF_CH_IND_WIFI_W\">RF_CH_IND_WIFI_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_fsm_ctrl0::RF_CH_IND_WIFI_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_fsm_ctrl0/struct.RF_FSM_CTRL0_SPEC.html\" title=\"struct bl602_pac::rf::rf_fsm_ctrl0::RF_FSM_CTRL0_SPEC\">RF_FSM_CTRL0_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::rf_fsm_ctrl0::RF_FSM_CTRL0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_fsm_ctrl1/struct.R.html\" title=\"struct bl602_pac::rf::rf_fsm_ctrl1::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::rf_fsm_ctrl1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_fsm_ctrl1/struct.W.html\" title=\"struct bl602_pac::rf::rf_fsm_ctrl1::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::rf_fsm_ctrl1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_fsm_ctrl1/struct.RF_FSM_PU_PA_DLY_N_R.html\" title=\"struct bl602_pac::rf::rf_fsm_ctrl1::RF_FSM_PU_PA_DLY_N_R\">RF_FSM_PU_PA_DLY_N_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_fsm_ctrl1::RF_FSM_PU_PA_DLY_N_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_fsm_ctrl1/struct.RF_FSM_PU_PA_DLY_N_W.html\" title=\"struct bl602_pac::rf::rf_fsm_ctrl1::RF_FSM_PU_PA_DLY_N_W\">RF_FSM_PU_PA_DLY_N_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_fsm_ctrl1::RF_FSM_PU_PA_DLY_N_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_fsm_ctrl1/struct.RF_FSM_LO_RDY_SBCLR_R.html\" title=\"struct bl602_pac::rf::rf_fsm_ctrl1::RF_FSM_LO_RDY_SBCLR_R\">RF_FSM_LO_RDY_SBCLR_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_fsm_ctrl1::RF_FSM_LO_RDY_SBCLR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_fsm_ctrl1/struct.RF_FSM_LO_RDY_SBCLR_W.html\" title=\"struct bl602_pac::rf::rf_fsm_ctrl1::RF_FSM_LO_RDY_SBCLR_W\">RF_FSM_LO_RDY_SBCLR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_fsm_ctrl1::RF_FSM_LO_RDY_SBCLR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_fsm_ctrl1/struct.RF_FSM_LO_RDY_4S_1_R.html\" title=\"struct bl602_pac::rf::rf_fsm_ctrl1::RF_FSM_LO_RDY_4S_1_R\">RF_FSM_LO_RDY_4S_1_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_fsm_ctrl1::RF_FSM_LO_RDY_4S_1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_fsm_ctrl1/struct.RF_FSM_LO_RDY_4S_1_W.html\" title=\"struct bl602_pac::rf::rf_fsm_ctrl1::RF_FSM_LO_RDY_4S_1_W\">RF_FSM_LO_RDY_4S_1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_fsm_ctrl1::RF_FSM_LO_RDY_4S_1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_fsm_ctrl1/struct.RF_FSM_LO_RDY_RST_R.html\" title=\"struct bl602_pac::rf::rf_fsm_ctrl1::RF_FSM_LO_RDY_RST_R\">RF_FSM_LO_RDY_RST_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_fsm_ctrl1::RF_FSM_LO_RDY_RST_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_fsm_ctrl1/struct.RF_FSM_LO_RDY_RST_W.html\" title=\"struct bl602_pac::rf::rf_fsm_ctrl1::RF_FSM_LO_RDY_RST_W\">RF_FSM_LO_RDY_RST_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_fsm_ctrl1::RF_FSM_LO_RDY_RST_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_fsm_ctrl1/struct.RF_FSM_LO_RDY_R.html\" title=\"struct bl602_pac::rf::rf_fsm_ctrl1::RF_FSM_LO_RDY_R\">RF_FSM_LO_RDY_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_fsm_ctrl1::RF_FSM_LO_RDY_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_fsm_ctrl1/struct.RF_FSM_LO_RDY_W.html\" title=\"struct bl602_pac::rf::rf_fsm_ctrl1::RF_FSM_LO_RDY_W\">RF_FSM_LO_RDY_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_fsm_ctrl1::RF_FSM_LO_RDY_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_fsm_ctrl1/struct.RF_FSM_LO_TIME_R.html\" title=\"struct bl602_pac::rf::rf_fsm_ctrl1::RF_FSM_LO_TIME_R\">RF_FSM_LO_TIME_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_fsm_ctrl1::RF_FSM_LO_TIME_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_fsm_ctrl1/struct.RF_FSM_LO_TIME_W.html\" title=\"struct bl602_pac::rf::rf_fsm_ctrl1::RF_FSM_LO_TIME_W\">RF_FSM_LO_TIME_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_fsm_ctrl1::RF_FSM_LO_TIME_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_fsm_ctrl1/struct.RF_FSM_CTRL1_SPEC.html\" title=\"struct bl602_pac::rf::rf_fsm_ctrl1::RF_FSM_CTRL1_SPEC\">RF_FSM_CTRL1_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::rf_fsm_ctrl1::RF_FSM_CTRL1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_fsm_ctrl2/struct.R.html\" title=\"struct bl602_pac::rf::rf_fsm_ctrl2::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::rf_fsm_ctrl2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_fsm_ctrl2/struct.W.html\" title=\"struct bl602_pac::rf::rf_fsm_ctrl2::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::rf_fsm_ctrl2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_fsm_ctrl2/struct.RF_FSM_DFE_RX_DLY_N_R.html\" title=\"struct bl602_pac::rf::rf_fsm_ctrl2::RF_FSM_DFE_RX_DLY_N_R\">RF_FSM_DFE_RX_DLY_N_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_fsm_ctrl2::RF_FSM_DFE_RX_DLY_N_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_fsm_ctrl2/struct.RF_FSM_DFE_RX_DLY_N_W.html\" title=\"struct bl602_pac::rf::rf_fsm_ctrl2::RF_FSM_DFE_RX_DLY_N_W\">RF_FSM_DFE_RX_DLY_N_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_fsm_ctrl2::RF_FSM_DFE_RX_DLY_N_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_fsm_ctrl2/struct.RF_FSM_DFE_TX_DLY_N_R.html\" title=\"struct bl602_pac::rf::rf_fsm_ctrl2::RF_FSM_DFE_TX_DLY_N_R\">RF_FSM_DFE_TX_DLY_N_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_fsm_ctrl2::RF_FSM_DFE_TX_DLY_N_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_fsm_ctrl2/struct.RF_FSM_DFE_TX_DLY_N_W.html\" title=\"struct bl602_pac::rf::rf_fsm_ctrl2::RF_FSM_DFE_TX_DLY_N_W\">RF_FSM_DFE_TX_DLY_N_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_fsm_ctrl2::RF_FSM_DFE_TX_DLY_N_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_fsm_ctrl2/struct.RF_TRX_BLE_4S_EN_R.html\" title=\"struct bl602_pac::rf::rf_fsm_ctrl2::RF_TRX_BLE_4S_EN_R\">RF_TRX_BLE_4S_EN_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_fsm_ctrl2::RF_TRX_BLE_4S_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_fsm_ctrl2/struct.RF_TRX_BLE_4S_EN_W.html\" title=\"struct bl602_pac::rf::rf_fsm_ctrl2::RF_TRX_BLE_4S_EN_W\">RF_TRX_BLE_4S_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_fsm_ctrl2::RF_TRX_BLE_4S_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_fsm_ctrl2/struct.RF_TRX_SW_BLE_4S_R.html\" title=\"struct bl602_pac::rf::rf_fsm_ctrl2::RF_TRX_SW_BLE_4S_R\">RF_TRX_SW_BLE_4S_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_fsm_ctrl2::RF_TRX_SW_BLE_4S_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_fsm_ctrl2/struct.RF_TRX_SW_BLE_4S_W.html\" title=\"struct bl602_pac::rf::rf_fsm_ctrl2::RF_TRX_SW_BLE_4S_W\">RF_TRX_SW_BLE_4S_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_fsm_ctrl2::RF_TRX_SW_BLE_4S_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_fsm_ctrl2/struct.RF_TRX_EN_BLE_4S_R.html\" title=\"struct bl602_pac::rf::rf_fsm_ctrl2::RF_TRX_EN_BLE_4S_R\">RF_TRX_EN_BLE_4S_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_fsm_ctrl2::RF_TRX_EN_BLE_4S_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_fsm_ctrl2/struct.RF_TRX_EN_BLE_4S_W.html\" title=\"struct bl602_pac::rf::rf_fsm_ctrl2::RF_TRX_EN_BLE_4S_W\">RF_TRX_EN_BLE_4S_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_fsm_ctrl2::RF_TRX_EN_BLE_4S_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_fsm_ctrl2/struct.RF_FSM_ST_DBG_EN_R.html\" title=\"struct bl602_pac::rf::rf_fsm_ctrl2::RF_FSM_ST_DBG_EN_R\">RF_FSM_ST_DBG_EN_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_fsm_ctrl2::RF_FSM_ST_DBG_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_fsm_ctrl2/struct.RF_FSM_ST_DBG_EN_W.html\" title=\"struct bl602_pac::rf::rf_fsm_ctrl2::RF_FSM_ST_DBG_EN_W\">RF_FSM_ST_DBG_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_fsm_ctrl2::RF_FSM_ST_DBG_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_fsm_ctrl2/struct.RF_FSM_ST_DBG_R.html\" title=\"struct bl602_pac::rf::rf_fsm_ctrl2::RF_FSM_ST_DBG_R\">RF_FSM_ST_DBG_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_fsm_ctrl2::RF_FSM_ST_DBG_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_fsm_ctrl2/struct.RF_FSM_ST_DBG_W.html\" title=\"struct bl602_pac::rf::rf_fsm_ctrl2::RF_FSM_ST_DBG_W\">RF_FSM_ST_DBG_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_fsm_ctrl2::RF_FSM_ST_DBG_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_fsm_ctrl2/struct.RF_FSM_CTRL2_SPEC.html\" title=\"struct bl602_pac::rf::rf_fsm_ctrl2::RF_FSM_CTRL2_SPEC\">RF_FSM_CTRL2_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::rf_fsm_ctrl2::RF_FSM_CTRL2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_pkdet_ctrl0/struct.R.html\" title=\"struct bl602_pac::rf::rf_pkdet_ctrl0::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::rf_pkdet_ctrl0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_pkdet_ctrl0/struct.W.html\" title=\"struct bl602_pac::rf::rf_pkdet_ctrl0::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::rf_pkdet_ctrl0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_pkdet_ctrl0/struct.PKDET_OUT_MODE_R.html\" title=\"struct bl602_pac::rf::rf_pkdet_ctrl0::PKDET_OUT_MODE_R\">PKDET_OUT_MODE_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_pkdet_ctrl0::PKDET_OUT_MODE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_pkdet_ctrl0/struct.PKDET_OUT_MODE_W.html\" title=\"struct bl602_pac::rf::rf_pkdet_ctrl0::PKDET_OUT_MODE_W\">PKDET_OUT_MODE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_pkdet_ctrl0::PKDET_OUT_MODE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_pkdet_ctrl0/struct.PKDET_OUT_CNT_EN_R.html\" title=\"struct bl602_pac::rf::rf_pkdet_ctrl0::PKDET_OUT_CNT_EN_R\">PKDET_OUT_CNT_EN_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_pkdet_ctrl0::PKDET_OUT_CNT_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_pkdet_ctrl0/struct.PKDET_OUT_CNT_EN_W.html\" title=\"struct bl602_pac::rf::rf_pkdet_ctrl0::PKDET_OUT_CNT_EN_W\">PKDET_OUT_CNT_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_pkdet_ctrl0::PKDET_OUT_CNT_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_pkdet_ctrl0/struct.PKDET_OUT_CNT_STS_R.html\" title=\"struct bl602_pac::rf::rf_pkdet_ctrl0::PKDET_OUT_CNT_STS_R\">PKDET_OUT_CNT_STS_R</a>","synthetic":true,"types":["bl602_pac::rf::rf_pkdet_ctrl0::PKDET_OUT_CNT_STS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_pkdet_ctrl0/struct.PKDET_OUT_CNT_STS_W.html\" title=\"struct bl602_pac::rf::rf_pkdet_ctrl0::PKDET_OUT_CNT_STS_W\">PKDET_OUT_CNT_STS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::rf_pkdet_ctrl0::PKDET_OUT_CNT_STS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/rf_pkdet_ctrl0/struct.RF_PKDET_CTRL0_SPEC.html\" title=\"struct bl602_pac::rf::rf_pkdet_ctrl0::RF_PKDET_CTRL0_SPEC\">RF_PKDET_CTRL0_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::rf_pkdet_ctrl0::RF_PKDET_CTRL0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_0/struct.R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_0::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_0/struct.W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_0::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_0/struct.TX_DVGA_GAIN_CTRL_HW_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_0::TX_DVGA_GAIN_CTRL_HW_R\">TX_DVGA_GAIN_CTRL_HW_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_0::TX_DVGA_GAIN_CTRL_HW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_0/struct.TX_DVGA_GAIN_CTRL_HW_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_0::TX_DVGA_GAIN_CTRL_HW_W\">TX_DVGA_GAIN_CTRL_HW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_0::TX_DVGA_GAIN_CTRL_HW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_0/struct.TX_DVGA_GAIN_QDB_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_0::TX_DVGA_GAIN_QDB_R\">TX_DVGA_GAIN_QDB_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_0::TX_DVGA_GAIN_QDB_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_0/struct.TX_DVGA_GAIN_QDB_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_0::TX_DVGA_GAIN_QDB_W\">TX_DVGA_GAIN_QDB_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_0::TX_DVGA_GAIN_QDB_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_0/struct.TX_IQC_GAIN_EN_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_0::TX_IQC_GAIN_EN_R\">TX_IQC_GAIN_EN_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_0::TX_IQC_GAIN_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_0/struct.TX_IQC_GAIN_EN_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_0::TX_IQC_GAIN_EN_W\">TX_IQC_GAIN_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_0::TX_IQC_GAIN_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_0/struct.TX_IQC_GAIN_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_0::TX_IQC_GAIN_R\">TX_IQC_GAIN_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_0::TX_IQC_GAIN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_0/struct.TX_IQC_GAIN_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_0::TX_IQC_GAIN_W\">TX_IQC_GAIN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_0::TX_IQC_GAIN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_0/struct.TX_IQC_PHASE_EN_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_0::TX_IQC_PHASE_EN_R\">TX_IQC_PHASE_EN_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_0::TX_IQC_PHASE_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_0/struct.TX_IQC_PHASE_EN_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_0::TX_IQC_PHASE_EN_W\">TX_IQC_PHASE_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_0::TX_IQC_PHASE_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_0/struct.TX_IQC_PHASE_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_0::TX_IQC_PHASE_R\">TX_IQC_PHASE_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_0::TX_IQC_PHASE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_0/struct.TX_IQC_PHASE_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_0::TX_IQC_PHASE_W\">TX_IQC_PHASE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_0::TX_IQC_PHASE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_0/struct.DFE_CTRL_0_SPEC.html\" title=\"struct bl602_pac::rf::dfe_ctrl_0::DFE_CTRL_0_SPEC\">DFE_CTRL_0_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_0::DFE_CTRL_0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_1/struct.R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_1::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_1/struct.W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_1::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_1/struct.TX_DAC_IQ_SWAP_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_1::TX_DAC_IQ_SWAP_R\">TX_DAC_IQ_SWAP_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_1::TX_DAC_IQ_SWAP_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_1/struct.TX_DAC_IQ_SWAP_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_1::TX_DAC_IQ_SWAP_W\">TX_DAC_IQ_SWAP_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_1::TX_DAC_IQ_SWAP_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_1/struct.TX_DAC_DAT_FORMAT_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_1::TX_DAC_DAT_FORMAT_R\">TX_DAC_DAT_FORMAT_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_1::TX_DAC_DAT_FORMAT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_1/struct.TX_DAC_DAT_FORMAT_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_1::TX_DAC_DAT_FORMAT_W\">TX_DAC_DAT_FORMAT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_1::TX_DAC_DAT_FORMAT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_1/struct.TX_DAC_OS_Q_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_1::TX_DAC_OS_Q_R\">TX_DAC_OS_Q_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_1::TX_DAC_OS_Q_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_1/struct.TX_DAC_OS_Q_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_1::TX_DAC_OS_Q_W\">TX_DAC_OS_Q_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_1::TX_DAC_OS_Q_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_1/struct.TX_DAC_OS_I_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_1::TX_DAC_OS_I_R\">TX_DAC_OS_I_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_1::TX_DAC_OS_I_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_1/struct.TX_DAC_OS_I_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_1::TX_DAC_OS_I_W\">TX_DAC_OS_I_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_1::TX_DAC_OS_I_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_1/struct.DFE_CTRL_1_SPEC.html\" title=\"struct bl602_pac::rf::dfe_ctrl_1::DFE_CTRL_1_SPEC\">DFE_CTRL_1_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_1::DFE_CTRL_1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_2/struct.R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_2::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_2/struct.W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_2::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_2/struct.RX_ADC_IQ_SWAP_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_2::RX_ADC_IQ_SWAP_R\">RX_ADC_IQ_SWAP_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_2::RX_ADC_IQ_SWAP_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_2/struct.RX_ADC_IQ_SWAP_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_2::RX_ADC_IQ_SWAP_W\">RX_ADC_IQ_SWAP_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_2::RX_ADC_IQ_SWAP_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_2/struct.RX_ADC_DAT_FORMAT_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_2::RX_ADC_DAT_FORMAT_R\">RX_ADC_DAT_FORMAT_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_2::RX_ADC_DAT_FORMAT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_2/struct.RX_ADC_DAT_FORMAT_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_2::RX_ADC_DAT_FORMAT_W\">RX_ADC_DAT_FORMAT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_2::RX_ADC_DAT_FORMAT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_2/struct.RX_ADC_LOW_POW_EN_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_2::RX_ADC_LOW_POW_EN_R\">RX_ADC_LOW_POW_EN_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_2::RX_ADC_LOW_POW_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_2/struct.RX_ADC_LOW_POW_EN_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_2::RX_ADC_LOW_POW_EN_W\">RX_ADC_LOW_POW_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_2::RX_ADC_LOW_POW_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_2/struct.RX_ADC_DCE_FLT_EN_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_2::RX_ADC_DCE_FLT_EN_R\">RX_ADC_DCE_FLT_EN_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_2::RX_ADC_DCE_FLT_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_2/struct.RX_ADC_DCE_FLT_EN_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_2::RX_ADC_DCE_FLT_EN_W\">RX_ADC_DCE_FLT_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_2::RX_ADC_DCE_FLT_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_2/struct.RX_ADC_OS_Q_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_2::RX_ADC_OS_Q_R\">RX_ADC_OS_Q_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_2::RX_ADC_OS_Q_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_2/struct.RX_ADC_OS_Q_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_2::RX_ADC_OS_Q_W\">RX_ADC_OS_Q_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_2::RX_ADC_OS_Q_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_2/struct.RX_ADC_OS_I_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_2::RX_ADC_OS_I_R\">RX_ADC_OS_I_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_2::RX_ADC_OS_I_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_2/struct.RX_ADC_OS_I_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_2::RX_ADC_OS_I_W\">RX_ADC_OS_I_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_2::RX_ADC_OS_I_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_2/struct.DFE_CTRL_2_SPEC.html\" title=\"struct bl602_pac::rf::dfe_ctrl_2::DFE_CTRL_2_SPEC\">DFE_CTRL_2_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_2::DFE_CTRL_2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_3/struct.R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_3::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_3::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_3/struct.W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_3::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_3::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_3/struct.RX_ADC_4S_Q_EN_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_3::RX_ADC_4S_Q_EN_R\">RX_ADC_4S_Q_EN_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_3::RX_ADC_4S_Q_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_3/struct.RX_ADC_4S_Q_EN_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_3::RX_ADC_4S_Q_EN_W\">RX_ADC_4S_Q_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_3::RX_ADC_4S_Q_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_3/struct.RX_ADC_4S_Q_VAL_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_3::RX_ADC_4S_Q_VAL_R\">RX_ADC_4S_Q_VAL_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_3::RX_ADC_4S_Q_VAL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_3/struct.RX_ADC_4S_Q_VAL_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_3::RX_ADC_4S_Q_VAL_W\">RX_ADC_4S_Q_VAL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_3::RX_ADC_4S_Q_VAL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_3/struct.RX_ADC_4S_I_EN_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_3::RX_ADC_4S_I_EN_R\">RX_ADC_4S_I_EN_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_3::RX_ADC_4S_I_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_3/struct.RX_ADC_4S_I_EN_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_3::RX_ADC_4S_I_EN_W\">RX_ADC_4S_I_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_3::RX_ADC_4S_I_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_3/struct.RX_ADC_4S_I_VAL_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_3::RX_ADC_4S_I_VAL_R\">RX_ADC_4S_I_VAL_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_3::RX_ADC_4S_I_VAL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_3/struct.RX_ADC_4S_I_VAL_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_3::RX_ADC_4S_I_VAL_W\">RX_ADC_4S_I_VAL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_3::RX_ADC_4S_I_VAL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_3/struct.DFE_CTRL_3_SPEC.html\" title=\"struct bl602_pac::rf::dfe_ctrl_3::DFE_CTRL_3_SPEC\">DFE_CTRL_3_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_3::DFE_CTRL_3_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_4/struct.R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_4::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_4::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_4/struct.W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_4::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_4::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_4/struct.RX_PF_I_EN_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_4::RX_PF_I_EN_R\">RX_PF_I_EN_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_4::RX_PF_I_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_4/struct.RX_PF_I_EN_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_4::RX_PF_I_EN_W\">RX_PF_I_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_4::RX_PF_I_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_4/struct.RX_PF_Q_EN_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_4::RX_PF_Q_EN_R\">RX_PF_Q_EN_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_4::RX_PF_Q_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_4/struct.RX_PF_Q_EN_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_4::RX_PF_Q_EN_W\">RX_PF_Q_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_4::RX_PF_Q_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_4/struct.RX_PF_TH1_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_4::RX_PF_TH1_R\">RX_PF_TH1_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_4::RX_PF_TH1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_4/struct.RX_PF_TH1_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_4::RX_PF_TH1_W\">RX_PF_TH1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_4::RX_PF_TH1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_4/struct.RX_PF_TH2_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_4::RX_PF_TH2_R\">RX_PF_TH2_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_4::RX_PF_TH2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_4/struct.RX_PF_TH2_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_4::RX_PF_TH2_W\">RX_PF_TH2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_4::RX_PF_TH2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_4/struct.DFE_CTRL_4_SPEC.html\" title=\"struct bl602_pac::rf::dfe_ctrl_4::DFE_CTRL_4_SPEC\">DFE_CTRL_4_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_4::DFE_CTRL_4_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_5/struct.R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_5::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_5::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_5/struct.W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_5::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_5::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_5/struct.RX_IQC_GAIN_EN_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_5::RX_IQC_GAIN_EN_R\">RX_IQC_GAIN_EN_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_5::RX_IQC_GAIN_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_5/struct.RX_IQC_GAIN_EN_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_5::RX_IQC_GAIN_EN_W\">RX_IQC_GAIN_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_5::RX_IQC_GAIN_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_5/struct.RX_IQC_GAIN_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_5::RX_IQC_GAIN_R\">RX_IQC_GAIN_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_5::RX_IQC_GAIN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_5/struct.RX_IQC_GAIN_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_5::RX_IQC_GAIN_W\">RX_IQC_GAIN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_5::RX_IQC_GAIN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_5/struct.RX_IQC_PHASE_EN_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_5::RX_IQC_PHASE_EN_R\">RX_IQC_PHASE_EN_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_5::RX_IQC_PHASE_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_5/struct.RX_IQC_PHASE_EN_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_5::RX_IQC_PHASE_EN_W\">RX_IQC_PHASE_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_5::RX_IQC_PHASE_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_5/struct.RX_IQC_PHASE_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_5::RX_IQC_PHASE_R\">RX_IQC_PHASE_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_5::RX_IQC_PHASE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_5/struct.RX_IQC_PHASE_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_5::RX_IQC_PHASE_W\">RX_IQC_PHASE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_5::RX_IQC_PHASE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_5/struct.DFE_CTRL_5_SPEC.html\" title=\"struct bl602_pac::rf::dfe_ctrl_5::DFE_CTRL_5_SPEC\">DFE_CTRL_5_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_5::DFE_CTRL_5_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_6/struct.R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_6::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_6::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_6/struct.W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_6::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_6::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_6/struct.RX_PM_IN_SEL_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_6::RX_PM_IN_SEL_R\">RX_PM_IN_SEL_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_6::RX_PM_IN_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_6/struct.RX_PM_IN_SEL_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_6::RX_PM_IN_SEL_W\">RX_PM_IN_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_6::RX_PM_IN_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_6/struct.RX_PM_EN_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_6::RX_PM_EN_R\">RX_PM_EN_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_6::RX_PM_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_6/struct.RX_PM_EN_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_6::RX_PM_EN_W\">RX_PM_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_6::RX_PM_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_6/struct.RX_PM_DONE_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_6::RX_PM_DONE_R\">RX_PM_DONE_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_6::RX_PM_DONE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_6/struct.RX_PM_DONE_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_6::RX_PM_DONE_W\">RX_PM_DONE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_6::RX_PM_DONE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_6/struct.RX_PM_FREQSHIFT_EN_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_6::RX_PM_FREQSHIFT_EN_R\">RX_PM_FREQSHIFT_EN_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_6::RX_PM_FREQSHIFT_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_6/struct.RX_PM_FREQSHIFT_EN_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_6::RX_PM_FREQSHIFT_EN_W\">RX_PM_FREQSHIFT_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_6::RX_PM_FREQSHIFT_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_6/struct.RX_PM_FREQSHIFT_CW_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_6::RX_PM_FREQSHIFT_CW_R\">RX_PM_FREQSHIFT_CW_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_6::RX_PM_FREQSHIFT_CW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_6/struct.RX_PM_FREQSHIFT_CW_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_6::RX_PM_FREQSHIFT_CW_W\">RX_PM_FREQSHIFT_CW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_6::RX_PM_FREQSHIFT_CW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_6/struct.DFE_CTRL_6_SPEC.html\" title=\"struct bl602_pac::rf::dfe_ctrl_6::DFE_CTRL_6_SPEC\">DFE_CTRL_6_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_6::DFE_CTRL_6_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_7/struct.R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_7::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_7::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_7/struct.W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_7::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_7::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_7/struct.RX_PM_ACC_LEN_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_7::RX_PM_ACC_LEN_R\">RX_PM_ACC_LEN_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_7::RX_PM_ACC_LEN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_7/struct.RX_PM_ACC_LEN_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_7::RX_PM_ACC_LEN_W\">RX_PM_ACC_LEN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_7::RX_PM_ACC_LEN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_7/struct.RX_PM_START_OFS_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_7::RX_PM_START_OFS_R\">RX_PM_START_OFS_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_7::RX_PM_START_OFS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_7/struct.RX_PM_START_OFS_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_7::RX_PM_START_OFS_W\">RX_PM_START_OFS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_7::RX_PM_START_OFS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_7/struct.DFE_CTRL_7_SPEC.html\" title=\"struct bl602_pac::rf::dfe_ctrl_7::DFE_CTRL_7_SPEC\">DFE_CTRL_7_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_7::DFE_CTRL_7_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_8/struct.R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_8::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_8::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_8/struct.W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_8::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_8::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_8/struct.RX_PM_IQACC_I_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_8::RX_PM_IQACC_I_R\">RX_PM_IQACC_I_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_8::RX_PM_IQACC_I_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_8/struct.RX_PM_IQACC_I_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_8::RX_PM_IQACC_I_W\">RX_PM_IQACC_I_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_8::RX_PM_IQACC_I_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_8/struct.DFE_CTRL_8_SPEC.html\" title=\"struct bl602_pac::rf::dfe_ctrl_8::DFE_CTRL_8_SPEC\">DFE_CTRL_8_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_8::DFE_CTRL_8_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_9/struct.R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_9::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_9::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_9/struct.W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_9::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_9::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_9/struct.RX_PM_IQACC_Q_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_9::RX_PM_IQACC_Q_R\">RX_PM_IQACC_Q_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_9::RX_PM_IQACC_Q_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_9/struct.RX_PM_IQACC_Q_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_9::RX_PM_IQACC_Q_W\">RX_PM_IQACC_Q_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_9::RX_PM_IQACC_Q_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_9/struct.DFE_CTRL_9_SPEC.html\" title=\"struct bl602_pac::rf::dfe_ctrl_9::DFE_CTRL_9_SPEC\">DFE_CTRL_9_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_9::DFE_CTRL_9_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_10/struct.R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_10::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_10::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_10/struct.W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_10::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_10::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_10/struct.DFE_DAC_RAW_Q_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_10::DFE_DAC_RAW_Q_R\">DFE_DAC_RAW_Q_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_10::DFE_DAC_RAW_Q_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_10/struct.DFE_DAC_RAW_Q_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_10::DFE_DAC_RAW_Q_W\">DFE_DAC_RAW_Q_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_10::DFE_DAC_RAW_Q_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_10/struct.DFE_DAC_RAW_I_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_10::DFE_DAC_RAW_I_R\">DFE_DAC_RAW_I_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_10::DFE_DAC_RAW_I_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_10/struct.DFE_DAC_RAW_I_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_10::DFE_DAC_RAW_I_W\">DFE_DAC_RAW_I_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_10::DFE_DAC_RAW_I_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_10/struct.DFE_CTRL_10_SPEC.html\" title=\"struct bl602_pac::rf::dfe_ctrl_10::DFE_CTRL_10_SPEC\">DFE_CTRL_10_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_10::DFE_CTRL_10_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_11/struct.R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_11::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_11::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_11/struct.W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_11::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_11::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_11/struct.DFE_ADC_RAW_Q_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_11::DFE_ADC_RAW_Q_R\">DFE_ADC_RAW_Q_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_11::DFE_ADC_RAW_Q_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_11/struct.DFE_ADC_RAW_Q_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_11::DFE_ADC_RAW_Q_W\">DFE_ADC_RAW_Q_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_11::DFE_ADC_RAW_Q_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_11/struct.DFE_ADC_RAW_I_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_11::DFE_ADC_RAW_I_R\">DFE_ADC_RAW_I_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_11::DFE_ADC_RAW_I_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_11/struct.DFE_ADC_RAW_I_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_11::DFE_ADC_RAW_I_W\">DFE_ADC_RAW_I_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_11::DFE_ADC_RAW_I_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_11/struct.DFE_CTRL_11_SPEC.html\" title=\"struct bl602_pac::rf::dfe_ctrl_11::DFE_CTRL_11_SPEC\">DFE_CTRL_11_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_11::DFE_CTRL_11_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_12/struct.R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_12::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_12::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_12/struct.W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_12::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_12::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_12/struct.TX_DVGA_GAIN_QDB_GC3_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_12::TX_DVGA_GAIN_QDB_GC3_R\">TX_DVGA_GAIN_QDB_GC3_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_12::TX_DVGA_GAIN_QDB_GC3_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_12/struct.TX_DVGA_GAIN_QDB_GC3_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_12::TX_DVGA_GAIN_QDB_GC3_W\">TX_DVGA_GAIN_QDB_GC3_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_12::TX_DVGA_GAIN_QDB_GC3_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_12/struct.TX_DVGA_GAIN_QDB_GC2_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_12::TX_DVGA_GAIN_QDB_GC2_R\">TX_DVGA_GAIN_QDB_GC2_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_12::TX_DVGA_GAIN_QDB_GC2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_12/struct.TX_DVGA_GAIN_QDB_GC2_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_12::TX_DVGA_GAIN_QDB_GC2_W\">TX_DVGA_GAIN_QDB_GC2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_12::TX_DVGA_GAIN_QDB_GC2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_12/struct.TX_DVGA_GAIN_QDB_GC1_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_12::TX_DVGA_GAIN_QDB_GC1_R\">TX_DVGA_GAIN_QDB_GC1_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_12::TX_DVGA_GAIN_QDB_GC1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_12/struct.TX_DVGA_GAIN_QDB_GC1_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_12::TX_DVGA_GAIN_QDB_GC1_W\">TX_DVGA_GAIN_QDB_GC1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_12::TX_DVGA_GAIN_QDB_GC1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_12/struct.TX_DVGA_GAIN_QDB_GC0_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_12::TX_DVGA_GAIN_QDB_GC0_R\">TX_DVGA_GAIN_QDB_GC0_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_12::TX_DVGA_GAIN_QDB_GC0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_12/struct.TX_DVGA_GAIN_QDB_GC0_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_12::TX_DVGA_GAIN_QDB_GC0_W\">TX_DVGA_GAIN_QDB_GC0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_12::TX_DVGA_GAIN_QDB_GC0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_12/struct.DFE_CTRL_12_SPEC.html\" title=\"struct bl602_pac::rf::dfe_ctrl_12::DFE_CTRL_12_SPEC\">DFE_CTRL_12_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_12::DFE_CTRL_12_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_13/struct.R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_13::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_13::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_13/struct.W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_13::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_13::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_13/struct.TX_DVGA_GAIN_QDB_GC7_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_13::TX_DVGA_GAIN_QDB_GC7_R\">TX_DVGA_GAIN_QDB_GC7_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_13::TX_DVGA_GAIN_QDB_GC7_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_13/struct.TX_DVGA_GAIN_QDB_GC7_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_13::TX_DVGA_GAIN_QDB_GC7_W\">TX_DVGA_GAIN_QDB_GC7_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_13::TX_DVGA_GAIN_QDB_GC7_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_13/struct.TX_DVGA_GAIN_QDB_GC6_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_13::TX_DVGA_GAIN_QDB_GC6_R\">TX_DVGA_GAIN_QDB_GC6_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_13::TX_DVGA_GAIN_QDB_GC6_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_13/struct.TX_DVGA_GAIN_QDB_GC6_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_13::TX_DVGA_GAIN_QDB_GC6_W\">TX_DVGA_GAIN_QDB_GC6_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_13::TX_DVGA_GAIN_QDB_GC6_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_13/struct.TX_DVGA_GAIN_QDB_GC5_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_13::TX_DVGA_GAIN_QDB_GC5_R\">TX_DVGA_GAIN_QDB_GC5_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_13::TX_DVGA_GAIN_QDB_GC5_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_13/struct.TX_DVGA_GAIN_QDB_GC5_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_13::TX_DVGA_GAIN_QDB_GC5_W\">TX_DVGA_GAIN_QDB_GC5_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_13::TX_DVGA_GAIN_QDB_GC5_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_13/struct.TX_DVGA_GAIN_QDB_GC4_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_13::TX_DVGA_GAIN_QDB_GC4_R\">TX_DVGA_GAIN_QDB_GC4_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_13::TX_DVGA_GAIN_QDB_GC4_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_13/struct.TX_DVGA_GAIN_QDB_GC4_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_13::TX_DVGA_GAIN_QDB_GC4_W\">TX_DVGA_GAIN_QDB_GC4_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_13::TX_DVGA_GAIN_QDB_GC4_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_13/struct.DFE_CTRL_13_SPEC.html\" title=\"struct bl602_pac::rf::dfe_ctrl_13::DFE_CTRL_13_SPEC\">DFE_CTRL_13_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_13::DFE_CTRL_13_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_14/struct.R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_14::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_14::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_14/struct.W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_14::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_14::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_14/struct.TX_DVGA_GAIN_QDB_GC11_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_14::TX_DVGA_GAIN_QDB_GC11_R\">TX_DVGA_GAIN_QDB_GC11_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_14::TX_DVGA_GAIN_QDB_GC11_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_14/struct.TX_DVGA_GAIN_QDB_GC11_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_14::TX_DVGA_GAIN_QDB_GC11_W\">TX_DVGA_GAIN_QDB_GC11_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_14::TX_DVGA_GAIN_QDB_GC11_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_14/struct.TX_DVGA_GAIN_QDB_GC10_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_14::TX_DVGA_GAIN_QDB_GC10_R\">TX_DVGA_GAIN_QDB_GC10_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_14::TX_DVGA_GAIN_QDB_GC10_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_14/struct.TX_DVGA_GAIN_QDB_GC10_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_14::TX_DVGA_GAIN_QDB_GC10_W\">TX_DVGA_GAIN_QDB_GC10_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_14::TX_DVGA_GAIN_QDB_GC10_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_14/struct.TX_DVGA_GAIN_QDB_GC9_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_14::TX_DVGA_GAIN_QDB_GC9_R\">TX_DVGA_GAIN_QDB_GC9_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_14::TX_DVGA_GAIN_QDB_GC9_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_14/struct.TX_DVGA_GAIN_QDB_GC9_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_14::TX_DVGA_GAIN_QDB_GC9_W\">TX_DVGA_GAIN_QDB_GC9_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_14::TX_DVGA_GAIN_QDB_GC9_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_14/struct.TX_DVGA_GAIN_QDB_GC8_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_14::TX_DVGA_GAIN_QDB_GC8_R\">TX_DVGA_GAIN_QDB_GC8_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_14::TX_DVGA_GAIN_QDB_GC8_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_14/struct.TX_DVGA_GAIN_QDB_GC8_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_14::TX_DVGA_GAIN_QDB_GC8_W\">TX_DVGA_GAIN_QDB_GC8_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_14::TX_DVGA_GAIN_QDB_GC8_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_14/struct.DFE_CTRL_14_SPEC.html\" title=\"struct bl602_pac::rf::dfe_ctrl_14::DFE_CTRL_14_SPEC\">DFE_CTRL_14_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_14::DFE_CTRL_14_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_15/struct.R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_15::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_15::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_15/struct.W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_15::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_15::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_15/struct.TX_DVGA_GAIN_QDB_GC15_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_15::TX_DVGA_GAIN_QDB_GC15_R\">TX_DVGA_GAIN_QDB_GC15_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_15::TX_DVGA_GAIN_QDB_GC15_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_15/struct.TX_DVGA_GAIN_QDB_GC15_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_15::TX_DVGA_GAIN_QDB_GC15_W\">TX_DVGA_GAIN_QDB_GC15_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_15::TX_DVGA_GAIN_QDB_GC15_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_15/struct.TX_DVGA_GAIN_QDB_GC14_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_15::TX_DVGA_GAIN_QDB_GC14_R\">TX_DVGA_GAIN_QDB_GC14_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_15::TX_DVGA_GAIN_QDB_GC14_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_15/struct.TX_DVGA_GAIN_QDB_GC14_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_15::TX_DVGA_GAIN_QDB_GC14_W\">TX_DVGA_GAIN_QDB_GC14_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_15::TX_DVGA_GAIN_QDB_GC14_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_15/struct.TX_DVGA_GAIN_QDB_GC13_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_15::TX_DVGA_GAIN_QDB_GC13_R\">TX_DVGA_GAIN_QDB_GC13_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_15::TX_DVGA_GAIN_QDB_GC13_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_15/struct.TX_DVGA_GAIN_QDB_GC13_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_15::TX_DVGA_GAIN_QDB_GC13_W\">TX_DVGA_GAIN_QDB_GC13_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_15::TX_DVGA_GAIN_QDB_GC13_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_15/struct.TX_DVGA_GAIN_QDB_GC12_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_15::TX_DVGA_GAIN_QDB_GC12_R\">TX_DVGA_GAIN_QDB_GC12_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_15::TX_DVGA_GAIN_QDB_GC12_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_15/struct.TX_DVGA_GAIN_QDB_GC12_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_15::TX_DVGA_GAIN_QDB_GC12_W\">TX_DVGA_GAIN_QDB_GC12_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_15::TX_DVGA_GAIN_QDB_GC12_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_15/struct.DFE_CTRL_15_SPEC.html\" title=\"struct bl602_pac::rf::dfe_ctrl_15::DFE_CTRL_15_SPEC\">DFE_CTRL_15_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_15::DFE_CTRL_15_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_16/struct.R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_16::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_16::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_16/struct.W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_16::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_16::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_16/struct.RF_TBB_IND_GC7_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_16::RF_TBB_IND_GC7_R\">RF_TBB_IND_GC7_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_16::RF_TBB_IND_GC7_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_16/struct.RF_TBB_IND_GC7_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_16::RF_TBB_IND_GC7_W\">RF_TBB_IND_GC7_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_16::RF_TBB_IND_GC7_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_16/struct.RF_TBB_IND_GC6_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_16::RF_TBB_IND_GC6_R\">RF_TBB_IND_GC6_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_16::RF_TBB_IND_GC6_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_16/struct.RF_TBB_IND_GC6_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_16::RF_TBB_IND_GC6_W\">RF_TBB_IND_GC6_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_16::RF_TBB_IND_GC6_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_16/struct.RF_TBB_IND_GC5_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_16::RF_TBB_IND_GC5_R\">RF_TBB_IND_GC5_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_16::RF_TBB_IND_GC5_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_16/struct.RF_TBB_IND_GC5_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_16::RF_TBB_IND_GC5_W\">RF_TBB_IND_GC5_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_16::RF_TBB_IND_GC5_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_16/struct.RF_TBB_IND_GC4_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_16::RF_TBB_IND_GC4_R\">RF_TBB_IND_GC4_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_16::RF_TBB_IND_GC4_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_16/struct.RF_TBB_IND_GC4_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_16::RF_TBB_IND_GC4_W\">RF_TBB_IND_GC4_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_16::RF_TBB_IND_GC4_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_16/struct.RF_TBB_IND_GC3_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_16::RF_TBB_IND_GC3_R\">RF_TBB_IND_GC3_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_16::RF_TBB_IND_GC3_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_16/struct.RF_TBB_IND_GC3_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_16::RF_TBB_IND_GC3_W\">RF_TBB_IND_GC3_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_16::RF_TBB_IND_GC3_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_16/struct.RF_TBB_IND_GC2_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_16::RF_TBB_IND_GC2_R\">RF_TBB_IND_GC2_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_16::RF_TBB_IND_GC2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_16/struct.RF_TBB_IND_GC2_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_16::RF_TBB_IND_GC2_W\">RF_TBB_IND_GC2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_16::RF_TBB_IND_GC2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_16/struct.RF_TBB_IND_GC1_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_16::RF_TBB_IND_GC1_R\">RF_TBB_IND_GC1_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_16::RF_TBB_IND_GC1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_16/struct.RF_TBB_IND_GC1_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_16::RF_TBB_IND_GC1_W\">RF_TBB_IND_GC1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_16::RF_TBB_IND_GC1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_16/struct.RF_TBB_IND_GC0_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_16::RF_TBB_IND_GC0_R\">RF_TBB_IND_GC0_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_16::RF_TBB_IND_GC0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_16/struct.RF_TBB_IND_GC0_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_16::RF_TBB_IND_GC0_W\">RF_TBB_IND_GC0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_16::RF_TBB_IND_GC0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_16/struct.DFE_CTRL_16_SPEC.html\" title=\"struct bl602_pac::rf::dfe_ctrl_16::DFE_CTRL_16_SPEC\">DFE_CTRL_16_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_16::DFE_CTRL_16_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_17/struct.R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_17::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_17::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_17/struct.W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_17::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_17::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_17/struct.RF_TBB_IND_GC15_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_17::RF_TBB_IND_GC15_R\">RF_TBB_IND_GC15_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_17::RF_TBB_IND_GC15_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_17/struct.RF_TBB_IND_GC15_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_17::RF_TBB_IND_GC15_W\">RF_TBB_IND_GC15_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_17::RF_TBB_IND_GC15_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_17/struct.RF_TBB_IND_GC14_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_17::RF_TBB_IND_GC14_R\">RF_TBB_IND_GC14_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_17::RF_TBB_IND_GC14_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_17/struct.RF_TBB_IND_GC14_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_17::RF_TBB_IND_GC14_W\">RF_TBB_IND_GC14_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_17::RF_TBB_IND_GC14_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_17/struct.RF_TBB_IND_GC13_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_17::RF_TBB_IND_GC13_R\">RF_TBB_IND_GC13_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_17::RF_TBB_IND_GC13_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_17/struct.RF_TBB_IND_GC13_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_17::RF_TBB_IND_GC13_W\">RF_TBB_IND_GC13_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_17::RF_TBB_IND_GC13_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_17/struct.RF_TBB_IND_GC12_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_17::RF_TBB_IND_GC12_R\">RF_TBB_IND_GC12_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_17::RF_TBB_IND_GC12_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_17/struct.RF_TBB_IND_GC12_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_17::RF_TBB_IND_GC12_W\">RF_TBB_IND_GC12_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_17::RF_TBB_IND_GC12_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_17/struct.RF_TBB_IND_GC11_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_17::RF_TBB_IND_GC11_R\">RF_TBB_IND_GC11_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_17::RF_TBB_IND_GC11_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_17/struct.RF_TBB_IND_GC11_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_17::RF_TBB_IND_GC11_W\">RF_TBB_IND_GC11_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_17::RF_TBB_IND_GC11_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_17/struct.RF_TBB_IND_GC10_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_17::RF_TBB_IND_GC10_R\">RF_TBB_IND_GC10_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_17::RF_TBB_IND_GC10_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_17/struct.RF_TBB_IND_GC10_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_17::RF_TBB_IND_GC10_W\">RF_TBB_IND_GC10_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_17::RF_TBB_IND_GC10_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_17/struct.RF_TBB_IND_GC9_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_17::RF_TBB_IND_GC9_R\">RF_TBB_IND_GC9_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_17::RF_TBB_IND_GC9_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_17/struct.RF_TBB_IND_GC9_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_17::RF_TBB_IND_GC9_W\">RF_TBB_IND_GC9_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_17::RF_TBB_IND_GC9_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_17/struct.RF_TBB_IND_GC8_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_17::RF_TBB_IND_GC8_R\">RF_TBB_IND_GC8_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_17::RF_TBB_IND_GC8_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_17/struct.RF_TBB_IND_GC8_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_17::RF_TBB_IND_GC8_W\">RF_TBB_IND_GC8_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_17::RF_TBB_IND_GC8_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_17/struct.DFE_CTRL_17_SPEC.html\" title=\"struct bl602_pac::rf::dfe_ctrl_17::DFE_CTRL_17_SPEC\">DFE_CTRL_17_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_17::DFE_CTRL_17_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_18/struct.R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_18::R\">R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_18::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_18/struct.W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_18::W\">W</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_18::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_18/struct.TX_DVGA_GAIN_QDB_BLE_GC2_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_18::TX_DVGA_GAIN_QDB_BLE_GC2_R\">TX_DVGA_GAIN_QDB_BLE_GC2_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_18::TX_DVGA_GAIN_QDB_BLE_GC2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_18/struct.TX_DVGA_GAIN_QDB_BLE_GC2_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_18::TX_DVGA_GAIN_QDB_BLE_GC2_W\">TX_DVGA_GAIN_QDB_BLE_GC2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_18::TX_DVGA_GAIN_QDB_BLE_GC2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_18/struct.TX_DVGA_GAIN_QDB_BLE_GC1_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_18::TX_DVGA_GAIN_QDB_BLE_GC1_R\">TX_DVGA_GAIN_QDB_BLE_GC1_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_18::TX_DVGA_GAIN_QDB_BLE_GC1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_18/struct.TX_DVGA_GAIN_QDB_BLE_GC1_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_18::TX_DVGA_GAIN_QDB_BLE_GC1_W\">TX_DVGA_GAIN_QDB_BLE_GC1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_18::TX_DVGA_GAIN_QDB_BLE_GC1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_18/struct.TX_DVGA_GAIN_QDB_BLE_GC0_R.html\" title=\"struct bl602_pac::rf::dfe_ctrl_18::TX_DVGA_GAIN_QDB_BLE_GC0_R\">TX_DVGA_GAIN_QDB_BLE_GC0_R</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_18::TX_DVGA_GAIN_QDB_BLE_GC0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_18/struct.TX_DVGA_GAIN_QDB_BLE_GC0_W.html\" title=\"struct bl602_pac::rf::dfe_ctrl_18::TX_DVGA_GAIN_QDB_BLE_GC0_W\">TX_DVGA_GAIN_QDB_BLE_GC0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_18::TX_DVGA_GAIN_QDB_BLE_GC0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/rf/dfe_ctrl_18/struct.DFE_CTRL_18_SPEC.html\" title=\"struct bl602_pac::rf::dfe_ctrl_18::DFE_CTRL_18_SPEC\">DFE_CTRL_18_SPEC</a>","synthetic":true,"types":["bl602_pac::rf::dfe_ctrl_18::DFE_CTRL_18_SPEC"]},{"text":"impl !Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/struct.RegisterBlock.html\" title=\"struct bl602_pac::gpip::RegisterBlock\">RegisterBlock</a>","synthetic":true,"types":["bl602_pac::gpip::RegisterBlock"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpadc_config/struct.R.html\" title=\"struct bl602_pac::gpip::gpadc_config::R\">R</a>","synthetic":true,"types":["bl602_pac::gpip::gpadc_config::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpadc_config/struct.W.html\" title=\"struct bl602_pac::gpip::gpadc_config::W\">W</a>","synthetic":true,"types":["bl602_pac::gpip::gpadc_config::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpadc_config/struct.RSVD_31_24_R.html\" title=\"struct bl602_pac::gpip::gpadc_config::RSVD_31_24_R\">RSVD_31_24_R</a>","synthetic":true,"types":["bl602_pac::gpip::gpadc_config::RSVD_31_24_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpadc_config/struct.RSVD_31_24_W.html\" title=\"struct bl602_pac::gpip::gpadc_config::RSVD_31_24_W\">RSVD_31_24_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::gpip::gpadc_config::RSVD_31_24_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpadc_config/struct.GPADC_FIFO_THL_R.html\" title=\"struct bl602_pac::gpip::gpadc_config::GPADC_FIFO_THL_R\">GPADC_FIFO_THL_R</a>","synthetic":true,"types":["bl602_pac::gpip::gpadc_config::GPADC_FIFO_THL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpadc_config/struct.GPADC_FIFO_THL_W.html\" title=\"struct bl602_pac::gpip::gpadc_config::GPADC_FIFO_THL_W\">GPADC_FIFO_THL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::gpip::gpadc_config::GPADC_FIFO_THL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpadc_config/struct.GPADC_FIFO_DATA_COUNT_R.html\" title=\"struct bl602_pac::gpip::gpadc_config::GPADC_FIFO_DATA_COUNT_R\">GPADC_FIFO_DATA_COUNT_R</a>","synthetic":true,"types":["bl602_pac::gpip::gpadc_config::GPADC_FIFO_DATA_COUNT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpadc_config/struct.GPADC_FIFO_DATA_COUNT_W.html\" title=\"struct bl602_pac::gpip::gpadc_config::GPADC_FIFO_DATA_COUNT_W\">GPADC_FIFO_DATA_COUNT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::gpip::gpadc_config::GPADC_FIFO_DATA_COUNT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpadc_config/struct.GPADC_FIFO_UNDERRUN_MASK_R.html\" title=\"struct bl602_pac::gpip::gpadc_config::GPADC_FIFO_UNDERRUN_MASK_R\">GPADC_FIFO_UNDERRUN_MASK_R</a>","synthetic":true,"types":["bl602_pac::gpip::gpadc_config::GPADC_FIFO_UNDERRUN_MASK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpadc_config/struct.GPADC_FIFO_UNDERRUN_MASK_W.html\" title=\"struct bl602_pac::gpip::gpadc_config::GPADC_FIFO_UNDERRUN_MASK_W\">GPADC_FIFO_UNDERRUN_MASK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::gpip::gpadc_config::GPADC_FIFO_UNDERRUN_MASK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpadc_config/struct.GPADC_FIFO_OVERRUN_MASK_R.html\" title=\"struct bl602_pac::gpip::gpadc_config::GPADC_FIFO_OVERRUN_MASK_R\">GPADC_FIFO_OVERRUN_MASK_R</a>","synthetic":true,"types":["bl602_pac::gpip::gpadc_config::GPADC_FIFO_OVERRUN_MASK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpadc_config/struct.GPADC_FIFO_OVERRUN_MASK_W.html\" title=\"struct bl602_pac::gpip::gpadc_config::GPADC_FIFO_OVERRUN_MASK_W\">GPADC_FIFO_OVERRUN_MASK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::gpip::gpadc_config::GPADC_FIFO_OVERRUN_MASK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpadc_config/struct.GPADC_RDY_MASK_R.html\" title=\"struct bl602_pac::gpip::gpadc_config::GPADC_RDY_MASK_R\">GPADC_RDY_MASK_R</a>","synthetic":true,"types":["bl602_pac::gpip::gpadc_config::GPADC_RDY_MASK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpadc_config/struct.GPADC_RDY_MASK_W.html\" title=\"struct bl602_pac::gpip::gpadc_config::GPADC_RDY_MASK_W\">GPADC_RDY_MASK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::gpip::gpadc_config::GPADC_RDY_MASK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpadc_config/struct.GPADC_FIFO_UNDERRUN_CLR_R.html\" title=\"struct bl602_pac::gpip::gpadc_config::GPADC_FIFO_UNDERRUN_CLR_R\">GPADC_FIFO_UNDERRUN_CLR_R</a>","synthetic":true,"types":["bl602_pac::gpip::gpadc_config::GPADC_FIFO_UNDERRUN_CLR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpadc_config/struct.GPADC_FIFO_UNDERRUN_CLR_W.html\" title=\"struct bl602_pac::gpip::gpadc_config::GPADC_FIFO_UNDERRUN_CLR_W\">GPADC_FIFO_UNDERRUN_CLR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::gpip::gpadc_config::GPADC_FIFO_UNDERRUN_CLR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpadc_config/struct.GPADC_FIFO_OVERRUN_CLR_R.html\" title=\"struct bl602_pac::gpip::gpadc_config::GPADC_FIFO_OVERRUN_CLR_R\">GPADC_FIFO_OVERRUN_CLR_R</a>","synthetic":true,"types":["bl602_pac::gpip::gpadc_config::GPADC_FIFO_OVERRUN_CLR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpadc_config/struct.GPADC_FIFO_OVERRUN_CLR_W.html\" title=\"struct bl602_pac::gpip::gpadc_config::GPADC_FIFO_OVERRUN_CLR_W\">GPADC_FIFO_OVERRUN_CLR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::gpip::gpadc_config::GPADC_FIFO_OVERRUN_CLR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpadc_config/struct.GPADC_RDY_CLR_R.html\" title=\"struct bl602_pac::gpip::gpadc_config::GPADC_RDY_CLR_R\">GPADC_RDY_CLR_R</a>","synthetic":true,"types":["bl602_pac::gpip::gpadc_config::GPADC_RDY_CLR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpadc_config/struct.GPADC_RDY_CLR_W.html\" title=\"struct bl602_pac::gpip::gpadc_config::GPADC_RDY_CLR_W\">GPADC_RDY_CLR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::gpip::gpadc_config::GPADC_RDY_CLR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpadc_config/struct.GPADC_FIFO_UNDERRUN_R.html\" title=\"struct bl602_pac::gpip::gpadc_config::GPADC_FIFO_UNDERRUN_R\">GPADC_FIFO_UNDERRUN_R</a>","synthetic":true,"types":["bl602_pac::gpip::gpadc_config::GPADC_FIFO_UNDERRUN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpadc_config/struct.GPADC_FIFO_UNDERRUN_W.html\" title=\"struct bl602_pac::gpip::gpadc_config::GPADC_FIFO_UNDERRUN_W\">GPADC_FIFO_UNDERRUN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::gpip::gpadc_config::GPADC_FIFO_UNDERRUN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpadc_config/struct.GPADC_FIFO_OVERRUN_R.html\" title=\"struct bl602_pac::gpip::gpadc_config::GPADC_FIFO_OVERRUN_R\">GPADC_FIFO_OVERRUN_R</a>","synthetic":true,"types":["bl602_pac::gpip::gpadc_config::GPADC_FIFO_OVERRUN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpadc_config/struct.GPADC_FIFO_OVERRUN_W.html\" title=\"struct bl602_pac::gpip::gpadc_config::GPADC_FIFO_OVERRUN_W\">GPADC_FIFO_OVERRUN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::gpip::gpadc_config::GPADC_FIFO_OVERRUN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpadc_config/struct.GPADC_RDY_R.html\" title=\"struct bl602_pac::gpip::gpadc_config::GPADC_RDY_R\">GPADC_RDY_R</a>","synthetic":true,"types":["bl602_pac::gpip::gpadc_config::GPADC_RDY_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpadc_config/struct.GPADC_RDY_W.html\" title=\"struct bl602_pac::gpip::gpadc_config::GPADC_RDY_W\">GPADC_RDY_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::gpip::gpadc_config::GPADC_RDY_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpadc_config/struct.GPADC_FIFO_FULL_R.html\" title=\"struct bl602_pac::gpip::gpadc_config::GPADC_FIFO_FULL_R\">GPADC_FIFO_FULL_R</a>","synthetic":true,"types":["bl602_pac::gpip::gpadc_config::GPADC_FIFO_FULL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpadc_config/struct.GPADC_FIFO_FULL_W.html\" title=\"struct bl602_pac::gpip::gpadc_config::GPADC_FIFO_FULL_W\">GPADC_FIFO_FULL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::gpip::gpadc_config::GPADC_FIFO_FULL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpadc_config/struct.GPADC_FIFO_NE_R.html\" title=\"struct bl602_pac::gpip::gpadc_config::GPADC_FIFO_NE_R\">GPADC_FIFO_NE_R</a>","synthetic":true,"types":["bl602_pac::gpip::gpadc_config::GPADC_FIFO_NE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpadc_config/struct.GPADC_FIFO_NE_W.html\" title=\"struct bl602_pac::gpip::gpadc_config::GPADC_FIFO_NE_W\">GPADC_FIFO_NE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::gpip::gpadc_config::GPADC_FIFO_NE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpadc_config/struct.GPADC_FIFO_CLR_R.html\" title=\"struct bl602_pac::gpip::gpadc_config::GPADC_FIFO_CLR_R\">GPADC_FIFO_CLR_R</a>","synthetic":true,"types":["bl602_pac::gpip::gpadc_config::GPADC_FIFO_CLR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpadc_config/struct.GPADC_FIFO_CLR_W.html\" title=\"struct bl602_pac::gpip::gpadc_config::GPADC_FIFO_CLR_W\">GPADC_FIFO_CLR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::gpip::gpadc_config::GPADC_FIFO_CLR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpadc_config/struct.GPADC_DMA_EN_R.html\" title=\"struct bl602_pac::gpip::gpadc_config::GPADC_DMA_EN_R\">GPADC_DMA_EN_R</a>","synthetic":true,"types":["bl602_pac::gpip::gpadc_config::GPADC_DMA_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpadc_config/struct.GPADC_DMA_EN_W.html\" title=\"struct bl602_pac::gpip::gpadc_config::GPADC_DMA_EN_W\">GPADC_DMA_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::gpip::gpadc_config::GPADC_DMA_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpadc_config/struct.GPADC_CONFIG_SPEC.html\" title=\"struct bl602_pac::gpip::gpadc_config::GPADC_CONFIG_SPEC\">GPADC_CONFIG_SPEC</a>","synthetic":true,"types":["bl602_pac::gpip::gpadc_config::GPADC_CONFIG_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpadc_dma_rdata/struct.R.html\" title=\"struct bl602_pac::gpip::gpadc_dma_rdata::R\">R</a>","synthetic":true,"types":["bl602_pac::gpip::gpadc_dma_rdata::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpadc_dma_rdata/struct.W.html\" title=\"struct bl602_pac::gpip::gpadc_dma_rdata::W\">W</a>","synthetic":true,"types":["bl602_pac::gpip::gpadc_dma_rdata::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpadc_dma_rdata/struct.RSVD_31_26_R.html\" title=\"struct bl602_pac::gpip::gpadc_dma_rdata::RSVD_31_26_R\">RSVD_31_26_R</a>","synthetic":true,"types":["bl602_pac::gpip::gpadc_dma_rdata::RSVD_31_26_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpadc_dma_rdata/struct.RSVD_31_26_W.html\" title=\"struct bl602_pac::gpip::gpadc_dma_rdata::RSVD_31_26_W\">RSVD_31_26_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::gpip::gpadc_dma_rdata::RSVD_31_26_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpadc_dma_rdata/struct.GPADC_DMA_RDATA_R.html\" title=\"struct bl602_pac::gpip::gpadc_dma_rdata::GPADC_DMA_RDATA_R\">GPADC_DMA_RDATA_R</a>","synthetic":true,"types":["bl602_pac::gpip::gpadc_dma_rdata::GPADC_DMA_RDATA_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpadc_dma_rdata/struct.GPADC_DMA_RDATA_W.html\" title=\"struct bl602_pac::gpip::gpadc_dma_rdata::GPADC_DMA_RDATA_W\">GPADC_DMA_RDATA_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::gpip::gpadc_dma_rdata::GPADC_DMA_RDATA_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpadc_dma_rdata/struct.GPADC_DMA_RDATA_SPEC.html\" title=\"struct bl602_pac::gpip::gpadc_dma_rdata::GPADC_DMA_RDATA_SPEC\">GPADC_DMA_RDATA_SPEC</a>","synthetic":true,"types":["bl602_pac::gpip::gpadc_dma_rdata::GPADC_DMA_RDATA_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpdac_config/struct.R.html\" title=\"struct bl602_pac::gpip::gpdac_config::R\">R</a>","synthetic":true,"types":["bl602_pac::gpip::gpdac_config::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpdac_config/struct.W.html\" title=\"struct bl602_pac::gpip::gpdac_config::W\">W</a>","synthetic":true,"types":["bl602_pac::gpip::gpdac_config::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpdac_config/struct.RSVD_31_24_R.html\" title=\"struct bl602_pac::gpip::gpdac_config::RSVD_31_24_R\">RSVD_31_24_R</a>","synthetic":true,"types":["bl602_pac::gpip::gpdac_config::RSVD_31_24_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpdac_config/struct.RSVD_31_24_W.html\" title=\"struct bl602_pac::gpip::gpdac_config::RSVD_31_24_W\">RSVD_31_24_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::gpip::gpdac_config::RSVD_31_24_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpdac_config/struct.GPDAC_CH_B_SEL_R.html\" title=\"struct bl602_pac::gpip::gpdac_config::GPDAC_CH_B_SEL_R\">GPDAC_CH_B_SEL_R</a>","synthetic":true,"types":["bl602_pac::gpip::gpdac_config::GPDAC_CH_B_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpdac_config/struct.GPDAC_CH_B_SEL_W.html\" title=\"struct bl602_pac::gpip::gpdac_config::GPDAC_CH_B_SEL_W\">GPDAC_CH_B_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::gpip::gpdac_config::GPDAC_CH_B_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpdac_config/struct.GPDAC_CH_A_SEL_R.html\" title=\"struct bl602_pac::gpip::gpdac_config::GPDAC_CH_A_SEL_R\">GPDAC_CH_A_SEL_R</a>","synthetic":true,"types":["bl602_pac::gpip::gpdac_config::GPDAC_CH_A_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpdac_config/struct.GPDAC_CH_A_SEL_W.html\" title=\"struct bl602_pac::gpip::gpdac_config::GPDAC_CH_A_SEL_W\">GPDAC_CH_A_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::gpip::gpdac_config::GPDAC_CH_A_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpdac_config/struct.GPDAC_MODE_R.html\" title=\"struct bl602_pac::gpip::gpdac_config::GPDAC_MODE_R\">GPDAC_MODE_R</a>","synthetic":true,"types":["bl602_pac::gpip::gpdac_config::GPDAC_MODE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpdac_config/struct.GPDAC_MODE_W.html\" title=\"struct bl602_pac::gpip::gpdac_config::GPDAC_MODE_W\">GPDAC_MODE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::gpip::gpdac_config::GPDAC_MODE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpdac_config/struct.DSM_MODE_R.html\" title=\"struct bl602_pac::gpip::gpdac_config::DSM_MODE_R\">DSM_MODE_R</a>","synthetic":true,"types":["bl602_pac::gpip::gpdac_config::DSM_MODE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpdac_config/struct.DSM_MODE_W.html\" title=\"struct bl602_pac::gpip::gpdac_config::DSM_MODE_W\">DSM_MODE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::gpip::gpdac_config::DSM_MODE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpdac_config/struct.GPDAC_EN2_R.html\" title=\"struct bl602_pac::gpip::gpdac_config::GPDAC_EN2_R\">GPDAC_EN2_R</a>","synthetic":true,"types":["bl602_pac::gpip::gpdac_config::GPDAC_EN2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpdac_config/struct.GPDAC_EN2_W.html\" title=\"struct bl602_pac::gpip::gpdac_config::GPDAC_EN2_W\">GPDAC_EN2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::gpip::gpdac_config::GPDAC_EN2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpdac_config/struct.GPDAC_EN_R.html\" title=\"struct bl602_pac::gpip::gpdac_config::GPDAC_EN_R\">GPDAC_EN_R</a>","synthetic":true,"types":["bl602_pac::gpip::gpdac_config::GPDAC_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpdac_config/struct.GPDAC_EN_W.html\" title=\"struct bl602_pac::gpip::gpdac_config::GPDAC_EN_W\">GPDAC_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::gpip::gpdac_config::GPDAC_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpdac_config/struct.GPDAC_CONFIG_SPEC.html\" title=\"struct bl602_pac::gpip::gpdac_config::GPDAC_CONFIG_SPEC\">GPDAC_CONFIG_SPEC</a>","synthetic":true,"types":["bl602_pac::gpip::gpdac_config::GPDAC_CONFIG_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpdac_dma_config/struct.R.html\" title=\"struct bl602_pac::gpip::gpdac_dma_config::R\">R</a>","synthetic":true,"types":["bl602_pac::gpip::gpdac_dma_config::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpdac_dma_config/struct.W.html\" title=\"struct bl602_pac::gpip::gpdac_dma_config::W\">W</a>","synthetic":true,"types":["bl602_pac::gpip::gpdac_dma_config::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpdac_dma_config/struct.GPDAC_DMA_FORMAT_R.html\" title=\"struct bl602_pac::gpip::gpdac_dma_config::GPDAC_DMA_FORMAT_R\">GPDAC_DMA_FORMAT_R</a>","synthetic":true,"types":["bl602_pac::gpip::gpdac_dma_config::GPDAC_DMA_FORMAT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpdac_dma_config/struct.GPDAC_DMA_FORMAT_W.html\" title=\"struct bl602_pac::gpip::gpdac_dma_config::GPDAC_DMA_FORMAT_W\">GPDAC_DMA_FORMAT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::gpip::gpdac_dma_config::GPDAC_DMA_FORMAT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpdac_dma_config/struct.GPDAC_DMA_TX_EN_R.html\" title=\"struct bl602_pac::gpip::gpdac_dma_config::GPDAC_DMA_TX_EN_R\">GPDAC_DMA_TX_EN_R</a>","synthetic":true,"types":["bl602_pac::gpip::gpdac_dma_config::GPDAC_DMA_TX_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpdac_dma_config/struct.GPDAC_DMA_TX_EN_W.html\" title=\"struct bl602_pac::gpip::gpdac_dma_config::GPDAC_DMA_TX_EN_W\">GPDAC_DMA_TX_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::gpip::gpdac_dma_config::GPDAC_DMA_TX_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpdac_dma_config/struct.GPDAC_DMA_CONFIG_SPEC.html\" title=\"struct bl602_pac::gpip::gpdac_dma_config::GPDAC_DMA_CONFIG_SPEC\">GPDAC_DMA_CONFIG_SPEC</a>","synthetic":true,"types":["bl602_pac::gpip::gpdac_dma_config::GPDAC_DMA_CONFIG_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpdac_dma_wdata/struct.R.html\" title=\"struct bl602_pac::gpip::gpdac_dma_wdata::R\">R</a>","synthetic":true,"types":["bl602_pac::gpip::gpdac_dma_wdata::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpdac_dma_wdata/struct.W.html\" title=\"struct bl602_pac::gpip::gpdac_dma_wdata::W\">W</a>","synthetic":true,"types":["bl602_pac::gpip::gpdac_dma_wdata::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpdac_dma_wdata/struct.GPDAC_DMA_WDATA_R.html\" title=\"struct bl602_pac::gpip::gpdac_dma_wdata::GPDAC_DMA_WDATA_R\">GPDAC_DMA_WDATA_R</a>","synthetic":true,"types":["bl602_pac::gpip::gpdac_dma_wdata::GPDAC_DMA_WDATA_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpdac_dma_wdata/struct.GPDAC_DMA_WDATA_W.html\" title=\"struct bl602_pac::gpip::gpdac_dma_wdata::GPDAC_DMA_WDATA_W\">GPDAC_DMA_WDATA_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::gpip::gpdac_dma_wdata::GPDAC_DMA_WDATA_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpdac_dma_wdata/struct.GPDAC_DMA_WDATA_SPEC.html\" title=\"struct bl602_pac::gpip::gpdac_dma_wdata::GPDAC_DMA_WDATA_SPEC\">GPDAC_DMA_WDATA_SPEC</a>","synthetic":true,"types":["bl602_pac::gpip::gpdac_dma_wdata::GPDAC_DMA_WDATA_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpdac_tx_fifo_status/struct.R.html\" title=\"struct bl602_pac::gpip::gpdac_tx_fifo_status::R\">R</a>","synthetic":true,"types":["bl602_pac::gpip::gpdac_tx_fifo_status::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpdac_tx_fifo_status/struct.W.html\" title=\"struct bl602_pac::gpip::gpdac_tx_fifo_status::W\">W</a>","synthetic":true,"types":["bl602_pac::gpip::gpdac_tx_fifo_status::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpdac_tx_fifo_status/struct.TXFIFOWRPTR_R.html\" title=\"struct bl602_pac::gpip::gpdac_tx_fifo_status::TXFIFOWRPTR_R\">TXFIFOWRPTR_R</a>","synthetic":true,"types":["bl602_pac::gpip::gpdac_tx_fifo_status::TXFIFOWRPTR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpdac_tx_fifo_status/struct.TXFIFOWRPTR_W.html\" title=\"struct bl602_pac::gpip::gpdac_tx_fifo_status::TXFIFOWRPTR_W\">TXFIFOWRPTR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::gpip::gpdac_tx_fifo_status::TXFIFOWRPTR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpdac_tx_fifo_status/struct.TXFIFORDPTR_R.html\" title=\"struct bl602_pac::gpip::gpdac_tx_fifo_status::TXFIFORDPTR_R\">TXFIFORDPTR_R</a>","synthetic":true,"types":["bl602_pac::gpip::gpdac_tx_fifo_status::TXFIFORDPTR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpdac_tx_fifo_status/struct.TXFIFORDPTR_W.html\" title=\"struct bl602_pac::gpip::gpdac_tx_fifo_status::TXFIFORDPTR_W\">TXFIFORDPTR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::gpip::gpdac_tx_fifo_status::TXFIFORDPTR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpdac_tx_fifo_status/struct.TX_CS_R.html\" title=\"struct bl602_pac::gpip::gpdac_tx_fifo_status::TX_CS_R\">TX_CS_R</a>","synthetic":true,"types":["bl602_pac::gpip::gpdac_tx_fifo_status::TX_CS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpdac_tx_fifo_status/struct.TX_CS_W.html\" title=\"struct bl602_pac::gpip::gpdac_tx_fifo_status::TX_CS_W\">TX_CS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::gpip::gpdac_tx_fifo_status::TX_CS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpdac_tx_fifo_status/struct.TX_FIFO_FULL_R.html\" title=\"struct bl602_pac::gpip::gpdac_tx_fifo_status::TX_FIFO_FULL_R\">TX_FIFO_FULL_R</a>","synthetic":true,"types":["bl602_pac::gpip::gpdac_tx_fifo_status::TX_FIFO_FULL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpdac_tx_fifo_status/struct.TX_FIFO_FULL_W.html\" title=\"struct bl602_pac::gpip::gpdac_tx_fifo_status::TX_FIFO_FULL_W\">TX_FIFO_FULL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::gpip::gpdac_tx_fifo_status::TX_FIFO_FULL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpdac_tx_fifo_status/struct.TX_FIFO_EMPTY_R.html\" title=\"struct bl602_pac::gpip::gpdac_tx_fifo_status::TX_FIFO_EMPTY_R\">TX_FIFO_EMPTY_R</a>","synthetic":true,"types":["bl602_pac::gpip::gpdac_tx_fifo_status::TX_FIFO_EMPTY_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpdac_tx_fifo_status/struct.TX_FIFO_EMPTY_W.html\" title=\"struct bl602_pac::gpip::gpdac_tx_fifo_status::TX_FIFO_EMPTY_W\">TX_FIFO_EMPTY_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::gpip::gpdac_tx_fifo_status::TX_FIFO_EMPTY_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/gpip/gpdac_tx_fifo_status/struct.GPDAC_TX_FIFO_STATUS_SPEC.html\" title=\"struct bl602_pac::gpip::gpdac_tx_fifo_status::GPDAC_TX_FIFO_STATUS_SPEC\">GPDAC_TX_FIFO_STATUS_SPEC</a>","synthetic":true,"types":["bl602_pac::gpip::gpdac_tx_fifo_status::GPDAC_TX_FIFO_STATUS_SPEC"]},{"text":"impl !Freeze for <a class=\"struct\" href=\"bl602_pac/sec_dbg/struct.RegisterBlock.html\" title=\"struct bl602_pac::sec_dbg::RegisterBlock\">RegisterBlock</a>","synthetic":true,"types":["bl602_pac::sec_dbg::RegisterBlock"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_dbg/sd_chip_id_low/struct.R.html\" title=\"struct bl602_pac::sec_dbg::sd_chip_id_low::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_dbg::sd_chip_id_low::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_dbg/sd_chip_id_low/struct.W.html\" title=\"struct bl602_pac::sec_dbg::sd_chip_id_low::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_dbg::sd_chip_id_low::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_dbg/sd_chip_id_low/struct.SD_CHIP_ID_LOW_R.html\" title=\"struct bl602_pac::sec_dbg::sd_chip_id_low::SD_CHIP_ID_LOW_R\">SD_CHIP_ID_LOW_R</a>","synthetic":true,"types":["bl602_pac::sec_dbg::sd_chip_id_low::SD_CHIP_ID_LOW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_dbg/sd_chip_id_low/struct.SD_CHIP_ID_LOW_W.html\" title=\"struct bl602_pac::sec_dbg::sd_chip_id_low::SD_CHIP_ID_LOW_W\">SD_CHIP_ID_LOW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_dbg::sd_chip_id_low::SD_CHIP_ID_LOW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_dbg/sd_chip_id_low/struct.SD_CHIP_ID_LOW_SPEC.html\" title=\"struct bl602_pac::sec_dbg::sd_chip_id_low::SD_CHIP_ID_LOW_SPEC\">SD_CHIP_ID_LOW_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_dbg::sd_chip_id_low::SD_CHIP_ID_LOW_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_dbg/sd_chip_id_high/struct.R.html\" title=\"struct bl602_pac::sec_dbg::sd_chip_id_high::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_dbg::sd_chip_id_high::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_dbg/sd_chip_id_high/struct.W.html\" title=\"struct bl602_pac::sec_dbg::sd_chip_id_high::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_dbg::sd_chip_id_high::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_dbg/sd_chip_id_high/struct.SD_CHIP_ID_HIGH_R.html\" title=\"struct bl602_pac::sec_dbg::sd_chip_id_high::SD_CHIP_ID_HIGH_R\">SD_CHIP_ID_HIGH_R</a>","synthetic":true,"types":["bl602_pac::sec_dbg::sd_chip_id_high::SD_CHIP_ID_HIGH_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_dbg/sd_chip_id_high/struct.SD_CHIP_ID_HIGH_W.html\" title=\"struct bl602_pac::sec_dbg::sd_chip_id_high::SD_CHIP_ID_HIGH_W\">SD_CHIP_ID_HIGH_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_dbg::sd_chip_id_high::SD_CHIP_ID_HIGH_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_dbg/sd_chip_id_high/struct.SD_CHIP_ID_HIGH_SPEC.html\" title=\"struct bl602_pac::sec_dbg::sd_chip_id_high::SD_CHIP_ID_HIGH_SPEC\">SD_CHIP_ID_HIGH_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_dbg::sd_chip_id_high::SD_CHIP_ID_HIGH_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_dbg/sd_wifi_mac_low/struct.R.html\" title=\"struct bl602_pac::sec_dbg::sd_wifi_mac_low::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_dbg::sd_wifi_mac_low::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_dbg/sd_wifi_mac_low/struct.W.html\" title=\"struct bl602_pac::sec_dbg::sd_wifi_mac_low::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_dbg::sd_wifi_mac_low::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_dbg/sd_wifi_mac_low/struct.SD_WIFI_MAC_LOW_R.html\" title=\"struct bl602_pac::sec_dbg::sd_wifi_mac_low::SD_WIFI_MAC_LOW_R\">SD_WIFI_MAC_LOW_R</a>","synthetic":true,"types":["bl602_pac::sec_dbg::sd_wifi_mac_low::SD_WIFI_MAC_LOW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_dbg/sd_wifi_mac_low/struct.SD_WIFI_MAC_LOW_W.html\" title=\"struct bl602_pac::sec_dbg::sd_wifi_mac_low::SD_WIFI_MAC_LOW_W\">SD_WIFI_MAC_LOW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_dbg::sd_wifi_mac_low::SD_WIFI_MAC_LOW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_dbg/sd_wifi_mac_low/struct.SD_WIFI_MAC_LOW_SPEC.html\" title=\"struct bl602_pac::sec_dbg::sd_wifi_mac_low::SD_WIFI_MAC_LOW_SPEC\">SD_WIFI_MAC_LOW_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_dbg::sd_wifi_mac_low::SD_WIFI_MAC_LOW_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_dbg/sd_wifi_mac_high/struct.R.html\" title=\"struct bl602_pac::sec_dbg::sd_wifi_mac_high::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_dbg::sd_wifi_mac_high::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_dbg/sd_wifi_mac_high/struct.W.html\" title=\"struct bl602_pac::sec_dbg::sd_wifi_mac_high::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_dbg::sd_wifi_mac_high::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_dbg/sd_wifi_mac_high/struct.SD_WIFI_MAC_HIGH_R.html\" title=\"struct bl602_pac::sec_dbg::sd_wifi_mac_high::SD_WIFI_MAC_HIGH_R\">SD_WIFI_MAC_HIGH_R</a>","synthetic":true,"types":["bl602_pac::sec_dbg::sd_wifi_mac_high::SD_WIFI_MAC_HIGH_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_dbg/sd_wifi_mac_high/struct.SD_WIFI_MAC_HIGH_W.html\" title=\"struct bl602_pac::sec_dbg::sd_wifi_mac_high::SD_WIFI_MAC_HIGH_W\">SD_WIFI_MAC_HIGH_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_dbg::sd_wifi_mac_high::SD_WIFI_MAC_HIGH_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_dbg/sd_wifi_mac_high/struct.SD_WIFI_MAC_HIGH_SPEC.html\" title=\"struct bl602_pac::sec_dbg::sd_wifi_mac_high::SD_WIFI_MAC_HIGH_SPEC\">SD_WIFI_MAC_HIGH_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_dbg::sd_wifi_mac_high::SD_WIFI_MAC_HIGH_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_dbg/sd_dbg_pwd_low/struct.R.html\" title=\"struct bl602_pac::sec_dbg::sd_dbg_pwd_low::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_dbg::sd_dbg_pwd_low::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_dbg/sd_dbg_pwd_low/struct.W.html\" title=\"struct bl602_pac::sec_dbg::sd_dbg_pwd_low::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_dbg::sd_dbg_pwd_low::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_dbg/sd_dbg_pwd_low/struct.SD_DBG_PWD_LOW_R.html\" title=\"struct bl602_pac::sec_dbg::sd_dbg_pwd_low::SD_DBG_PWD_LOW_R\">SD_DBG_PWD_LOW_R</a>","synthetic":true,"types":["bl602_pac::sec_dbg::sd_dbg_pwd_low::SD_DBG_PWD_LOW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_dbg/sd_dbg_pwd_low/struct.SD_DBG_PWD_LOW_W.html\" title=\"struct bl602_pac::sec_dbg::sd_dbg_pwd_low::SD_DBG_PWD_LOW_W\">SD_DBG_PWD_LOW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_dbg::sd_dbg_pwd_low::SD_DBG_PWD_LOW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_dbg/sd_dbg_pwd_low/struct.SD_DBG_PWD_LOW_SPEC.html\" title=\"struct bl602_pac::sec_dbg::sd_dbg_pwd_low::SD_DBG_PWD_LOW_SPEC\">SD_DBG_PWD_LOW_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_dbg::sd_dbg_pwd_low::SD_DBG_PWD_LOW_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_dbg/sd_dbg_pwd_high/struct.R.html\" title=\"struct bl602_pac::sec_dbg::sd_dbg_pwd_high::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_dbg::sd_dbg_pwd_high::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_dbg/sd_dbg_pwd_high/struct.W.html\" title=\"struct bl602_pac::sec_dbg::sd_dbg_pwd_high::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_dbg::sd_dbg_pwd_high::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_dbg/sd_dbg_pwd_high/struct.SD_DBG_PWD_HIGH_R.html\" title=\"struct bl602_pac::sec_dbg::sd_dbg_pwd_high::SD_DBG_PWD_HIGH_R\">SD_DBG_PWD_HIGH_R</a>","synthetic":true,"types":["bl602_pac::sec_dbg::sd_dbg_pwd_high::SD_DBG_PWD_HIGH_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_dbg/sd_dbg_pwd_high/struct.SD_DBG_PWD_HIGH_W.html\" title=\"struct bl602_pac::sec_dbg::sd_dbg_pwd_high::SD_DBG_PWD_HIGH_W\">SD_DBG_PWD_HIGH_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_dbg::sd_dbg_pwd_high::SD_DBG_PWD_HIGH_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_dbg/sd_dbg_pwd_high/struct.SD_DBG_PWD_HIGH_SPEC.html\" title=\"struct bl602_pac::sec_dbg::sd_dbg_pwd_high::SD_DBG_PWD_HIGH_SPEC\">SD_DBG_PWD_HIGH_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_dbg::sd_dbg_pwd_high::SD_DBG_PWD_HIGH_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_dbg/sd_status/struct.R.html\" title=\"struct bl602_pac::sec_dbg::sd_status::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_dbg::sd_status::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_dbg/sd_status/struct.W.html\" title=\"struct bl602_pac::sec_dbg::sd_status::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_dbg::sd_status::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_dbg/sd_status/struct.SD_DBG_ENA_R.html\" title=\"struct bl602_pac::sec_dbg::sd_status::SD_DBG_ENA_R\">SD_DBG_ENA_R</a>","synthetic":true,"types":["bl602_pac::sec_dbg::sd_status::SD_DBG_ENA_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_dbg/sd_status/struct.SD_DBG_ENA_W.html\" title=\"struct bl602_pac::sec_dbg::sd_status::SD_DBG_ENA_W\">SD_DBG_ENA_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_dbg::sd_status::SD_DBG_ENA_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_dbg/sd_status/struct.SD_DBG_MODE_R.html\" title=\"struct bl602_pac::sec_dbg::sd_status::SD_DBG_MODE_R\">SD_DBG_MODE_R</a>","synthetic":true,"types":["bl602_pac::sec_dbg::sd_status::SD_DBG_MODE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_dbg/sd_status/struct.SD_DBG_MODE_W.html\" title=\"struct bl602_pac::sec_dbg::sd_status::SD_DBG_MODE_W\">SD_DBG_MODE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_dbg::sd_status::SD_DBG_MODE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_dbg/sd_status/struct.SD_DBG_PWD_CNT_R.html\" title=\"struct bl602_pac::sec_dbg::sd_status::SD_DBG_PWD_CNT_R\">SD_DBG_PWD_CNT_R</a>","synthetic":true,"types":["bl602_pac::sec_dbg::sd_status::SD_DBG_PWD_CNT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_dbg/sd_status/struct.SD_DBG_PWD_CNT_W.html\" title=\"struct bl602_pac::sec_dbg::sd_status::SD_DBG_PWD_CNT_W\">SD_DBG_PWD_CNT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_dbg::sd_status::SD_DBG_PWD_CNT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_dbg/sd_status/struct.SD_DBG_CCI_CLK_SEL_R.html\" title=\"struct bl602_pac::sec_dbg::sd_status::SD_DBG_CCI_CLK_SEL_R\">SD_DBG_CCI_CLK_SEL_R</a>","synthetic":true,"types":["bl602_pac::sec_dbg::sd_status::SD_DBG_CCI_CLK_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_dbg/sd_status/struct.SD_DBG_CCI_CLK_SEL_W.html\" title=\"struct bl602_pac::sec_dbg::sd_status::SD_DBG_CCI_CLK_SEL_W\">SD_DBG_CCI_CLK_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_dbg::sd_status::SD_DBG_CCI_CLK_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_dbg/sd_status/struct.SD_DBG_CCI_READ_EN_R.html\" title=\"struct bl602_pac::sec_dbg::sd_status::SD_DBG_CCI_READ_EN_R\">SD_DBG_CCI_READ_EN_R</a>","synthetic":true,"types":["bl602_pac::sec_dbg::sd_status::SD_DBG_CCI_READ_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_dbg/sd_status/struct.SD_DBG_CCI_READ_EN_W.html\" title=\"struct bl602_pac::sec_dbg::sd_status::SD_DBG_CCI_READ_EN_W\">SD_DBG_CCI_READ_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_dbg::sd_status::SD_DBG_CCI_READ_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_dbg/sd_status/struct.SD_DBG_PWD_TRIG_R.html\" title=\"struct bl602_pac::sec_dbg::sd_status::SD_DBG_PWD_TRIG_R\">SD_DBG_PWD_TRIG_R</a>","synthetic":true,"types":["bl602_pac::sec_dbg::sd_status::SD_DBG_PWD_TRIG_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_dbg/sd_status/struct.SD_DBG_PWD_TRIG_W.html\" title=\"struct bl602_pac::sec_dbg::sd_status::SD_DBG_PWD_TRIG_W\">SD_DBG_PWD_TRIG_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_dbg::sd_status::SD_DBG_PWD_TRIG_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_dbg/sd_status/struct.SD_DBG_PWD_BUSY_R.html\" title=\"struct bl602_pac::sec_dbg::sd_status::SD_DBG_PWD_BUSY_R\">SD_DBG_PWD_BUSY_R</a>","synthetic":true,"types":["bl602_pac::sec_dbg::sd_status::SD_DBG_PWD_BUSY_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_dbg/sd_status/struct.SD_DBG_PWD_BUSY_W.html\" title=\"struct bl602_pac::sec_dbg::sd_status::SD_DBG_PWD_BUSY_W\">SD_DBG_PWD_BUSY_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_dbg::sd_status::SD_DBG_PWD_BUSY_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_dbg/sd_status/struct.SD_STATUS_SPEC.html\" title=\"struct bl602_pac::sec_dbg::sd_status::SD_STATUS_SPEC\">SD_STATUS_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_dbg::sd_status::SD_STATUS_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_dbg/sd_dbg_reserved/struct.R.html\" title=\"struct bl602_pac::sec_dbg::sd_dbg_reserved::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_dbg::sd_dbg_reserved::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_dbg/sd_dbg_reserved/struct.W.html\" title=\"struct bl602_pac::sec_dbg::sd_dbg_reserved::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_dbg::sd_dbg_reserved::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_dbg/sd_dbg_reserved/struct.SD_DBG_RESERVED_R.html\" title=\"struct bl602_pac::sec_dbg::sd_dbg_reserved::SD_DBG_RESERVED_R\">SD_DBG_RESERVED_R</a>","synthetic":true,"types":["bl602_pac::sec_dbg::sd_dbg_reserved::SD_DBG_RESERVED_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_dbg/sd_dbg_reserved/struct.SD_DBG_RESERVED_W.html\" title=\"struct bl602_pac::sec_dbg::sd_dbg_reserved::SD_DBG_RESERVED_W\">SD_DBG_RESERVED_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_dbg::sd_dbg_reserved::SD_DBG_RESERVED_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_dbg/sd_dbg_reserved/struct.SD_DBG_RESERVED_SPEC.html\" title=\"struct bl602_pac::sec_dbg::sd_dbg_reserved::SD_DBG_RESERVED_SPEC\">SD_DBG_RESERVED_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_dbg::sd_dbg_reserved::SD_DBG_RESERVED_SPEC"]},{"text":"impl !Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/struct.RegisterBlock.html\" title=\"struct bl602_pac::sec_eng::RegisterBlock\">RegisterBlock</a>","synthetic":true,"types":["bl602_pac::sec_eng::RegisterBlock"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_ctrl/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_ctrl::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_ctrl::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_ctrl/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_ctrl::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_ctrl::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_ctrl/struct.SE_SHA_0_MSG_LEN_R.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_ctrl::SE_SHA_0_MSG_LEN_R\">SE_SHA_0_MSG_LEN_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_ctrl::SE_SHA_0_MSG_LEN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_ctrl/struct.SE_SHA_0_MSG_LEN_W.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_ctrl::SE_SHA_0_MSG_LEN_W\">SE_SHA_0_MSG_LEN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_ctrl::SE_SHA_0_MSG_LEN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_ctrl/struct.SE_SHA_0_LINK_MODE_R.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_ctrl::SE_SHA_0_LINK_MODE_R\">SE_SHA_0_LINK_MODE_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_ctrl::SE_SHA_0_LINK_MODE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_ctrl/struct.SE_SHA_0_LINK_MODE_W.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_ctrl::SE_SHA_0_LINK_MODE_W\">SE_SHA_0_LINK_MODE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_ctrl::SE_SHA_0_LINK_MODE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_ctrl/struct.SE_SHA_0_INT_MASK_R.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_ctrl::SE_SHA_0_INT_MASK_R\">SE_SHA_0_INT_MASK_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_ctrl::SE_SHA_0_INT_MASK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_ctrl/struct.SE_SHA_0_INT_MASK_W.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_ctrl::SE_SHA_0_INT_MASK_W\">SE_SHA_0_INT_MASK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_ctrl::SE_SHA_0_INT_MASK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_ctrl/struct.SE_SHA_0_INT_SET_1T_R.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_ctrl::SE_SHA_0_INT_SET_1T_R\">SE_SHA_0_INT_SET_1T_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_ctrl::SE_SHA_0_INT_SET_1T_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_ctrl/struct.SE_SHA_0_INT_SET_1T_W.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_ctrl::SE_SHA_0_INT_SET_1T_W\">SE_SHA_0_INT_SET_1T_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_ctrl::SE_SHA_0_INT_SET_1T_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_ctrl/struct.SE_SHA_0_INT_CLR_1T_R.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_ctrl::SE_SHA_0_INT_CLR_1T_R\">SE_SHA_0_INT_CLR_1T_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_ctrl::SE_SHA_0_INT_CLR_1T_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_ctrl/struct.SE_SHA_0_INT_CLR_1T_W.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_ctrl::SE_SHA_0_INT_CLR_1T_W\">SE_SHA_0_INT_CLR_1T_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_ctrl::SE_SHA_0_INT_CLR_1T_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_ctrl/struct.SE_SHA_0_INT_R.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_ctrl::SE_SHA_0_INT_R\">SE_SHA_0_INT_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_ctrl::SE_SHA_0_INT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_ctrl/struct.SE_SHA_0_INT_W.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_ctrl::SE_SHA_0_INT_W\">SE_SHA_0_INT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_ctrl::SE_SHA_0_INT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_ctrl/struct.SE_SHA_0_HASH_SEL_R.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_ctrl::SE_SHA_0_HASH_SEL_R\">SE_SHA_0_HASH_SEL_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_ctrl::SE_SHA_0_HASH_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_ctrl/struct.SE_SHA_0_HASH_SEL_W.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_ctrl::SE_SHA_0_HASH_SEL_W\">SE_SHA_0_HASH_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_ctrl::SE_SHA_0_HASH_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_ctrl/struct.SE_SHA_0_EN_R.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_ctrl::SE_SHA_0_EN_R\">SE_SHA_0_EN_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_ctrl::SE_SHA_0_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_ctrl/struct.SE_SHA_0_EN_W.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_ctrl::SE_SHA_0_EN_W\">SE_SHA_0_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_ctrl::SE_SHA_0_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_ctrl/struct.SE_SHA_0_MODE_R.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_ctrl::SE_SHA_0_MODE_R\">SE_SHA_0_MODE_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_ctrl::SE_SHA_0_MODE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_ctrl/struct.SE_SHA_0_MODE_W.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_ctrl::SE_SHA_0_MODE_W\">SE_SHA_0_MODE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_ctrl::SE_SHA_0_MODE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_ctrl/struct.SE_SHA_0_TRIG_1T_R.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_ctrl::SE_SHA_0_TRIG_1T_R\">SE_SHA_0_TRIG_1T_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_ctrl::SE_SHA_0_TRIG_1T_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_ctrl/struct.SE_SHA_0_TRIG_1T_W.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_ctrl::SE_SHA_0_TRIG_1T_W\">SE_SHA_0_TRIG_1T_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_ctrl::SE_SHA_0_TRIG_1T_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_ctrl/struct.SE_SHA_0_BUSY_R.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_ctrl::SE_SHA_0_BUSY_R\">SE_SHA_0_BUSY_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_ctrl::SE_SHA_0_BUSY_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_ctrl/struct.SE_SHA_0_BUSY_W.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_ctrl::SE_SHA_0_BUSY_W\">SE_SHA_0_BUSY_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_ctrl::SE_SHA_0_BUSY_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_ctrl/struct.SE_SHA_0_CTRL_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_ctrl::SE_SHA_0_CTRL_SPEC\">SE_SHA_0_CTRL_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_ctrl::SE_SHA_0_CTRL_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_msa/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_msa::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_msa::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_msa/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_msa::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_msa::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_msa/struct.SE_SHA_0_MSA_R.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_msa::SE_SHA_0_MSA_R\">SE_SHA_0_MSA_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_msa::SE_SHA_0_MSA_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_msa/struct.SE_SHA_0_MSA_W.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_msa::SE_SHA_0_MSA_W\">SE_SHA_0_MSA_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_msa::SE_SHA_0_MSA_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_msa/struct.SE_SHA_0_MSA_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_msa::SE_SHA_0_MSA_SPEC\">SE_SHA_0_MSA_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_msa::SE_SHA_0_MSA_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_status/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_status::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_status::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_status/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_status::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_status::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_status/struct.SE_SHA_0_STATUS_R.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_status::SE_SHA_0_STATUS_R\">SE_SHA_0_STATUS_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_status::SE_SHA_0_STATUS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_status/struct.SE_SHA_0_STATUS_W.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_status::SE_SHA_0_STATUS_W\">SE_SHA_0_STATUS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_status::SE_SHA_0_STATUS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_status/struct.SE_SHA_0_STATUS_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_status::SE_SHA_0_STATUS_SPEC\">SE_SHA_0_STATUS_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_status::SE_SHA_0_STATUS_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_endian/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_endian::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_endian::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_endian/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_endian::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_endian::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_endian/struct.SE_SHA_0_DOUT_ENDIAN_R.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_endian::SE_SHA_0_DOUT_ENDIAN_R\">SE_SHA_0_DOUT_ENDIAN_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_endian::SE_SHA_0_DOUT_ENDIAN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_endian/struct.SE_SHA_0_DOUT_ENDIAN_W.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_endian::SE_SHA_0_DOUT_ENDIAN_W\">SE_SHA_0_DOUT_ENDIAN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_endian::SE_SHA_0_DOUT_ENDIAN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_endian/struct.SE_SHA_0_ENDIAN_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_endian::SE_SHA_0_ENDIAN_SPEC\">SE_SHA_0_ENDIAN_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_endian::SE_SHA_0_ENDIAN_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_l_0/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_l_0::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_l_0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_l_0/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_l_0::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_l_0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_l_0/struct.SE_SHA_0_HASH_L_0_R.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_l_0::SE_SHA_0_HASH_L_0_R\">SE_SHA_0_HASH_L_0_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_l_0::SE_SHA_0_HASH_L_0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_l_0/struct.SE_SHA_0_HASH_L_0_W.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_l_0::SE_SHA_0_HASH_L_0_W\">SE_SHA_0_HASH_L_0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_l_0::SE_SHA_0_HASH_L_0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_l_0/struct.SE_SHA_0_HASH_L_0_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_l_0::SE_SHA_0_HASH_L_0_SPEC\">SE_SHA_0_HASH_L_0_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_l_0::SE_SHA_0_HASH_L_0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_l_1/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_l_1::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_l_1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_l_1/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_l_1::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_l_1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_l_1/struct.SE_SHA_0_HASH_L_1_R.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_l_1::SE_SHA_0_HASH_L_1_R\">SE_SHA_0_HASH_L_1_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_l_1::SE_SHA_0_HASH_L_1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_l_1/struct.SE_SHA_0_HASH_L_1_W.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_l_1::SE_SHA_0_HASH_L_1_W\">SE_SHA_0_HASH_L_1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_l_1::SE_SHA_0_HASH_L_1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_l_1/struct.SE_SHA_0_HASH_L_1_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_l_1::SE_SHA_0_HASH_L_1_SPEC\">SE_SHA_0_HASH_L_1_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_l_1::SE_SHA_0_HASH_L_1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_l_2/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_l_2::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_l_2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_l_2/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_l_2::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_l_2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_l_2/struct.SE_SHA_0_HASH_L_2_R.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_l_2::SE_SHA_0_HASH_L_2_R\">SE_SHA_0_HASH_L_2_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_l_2::SE_SHA_0_HASH_L_2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_l_2/struct.SE_SHA_0_HASH_L_2_W.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_l_2::SE_SHA_0_HASH_L_2_W\">SE_SHA_0_HASH_L_2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_l_2::SE_SHA_0_HASH_L_2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_l_2/struct.SE_SHA_0_HASH_L_2_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_l_2::SE_SHA_0_HASH_L_2_SPEC\">SE_SHA_0_HASH_L_2_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_l_2::SE_SHA_0_HASH_L_2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_l_3/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_l_3::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_l_3::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_l_3/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_l_3::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_l_3::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_l_3/struct.SE_SHA_0_HASH_L_3_R.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_l_3::SE_SHA_0_HASH_L_3_R\">SE_SHA_0_HASH_L_3_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_l_3::SE_SHA_0_HASH_L_3_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_l_3/struct.SE_SHA_0_HASH_L_3_W.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_l_3::SE_SHA_0_HASH_L_3_W\">SE_SHA_0_HASH_L_3_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_l_3::SE_SHA_0_HASH_L_3_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_l_3/struct.SE_SHA_0_HASH_L_3_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_l_3::SE_SHA_0_HASH_L_3_SPEC\">SE_SHA_0_HASH_L_3_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_l_3::SE_SHA_0_HASH_L_3_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_l_4/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_l_4::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_l_4::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_l_4/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_l_4::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_l_4::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_l_4/struct.SE_SHA_0_HASH_L_4_R.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_l_4::SE_SHA_0_HASH_L_4_R\">SE_SHA_0_HASH_L_4_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_l_4::SE_SHA_0_HASH_L_4_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_l_4/struct.SE_SHA_0_HASH_L_4_W.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_l_4::SE_SHA_0_HASH_L_4_W\">SE_SHA_0_HASH_L_4_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_l_4::SE_SHA_0_HASH_L_4_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_l_4/struct.SE_SHA_0_HASH_L_4_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_l_4::SE_SHA_0_HASH_L_4_SPEC\">SE_SHA_0_HASH_L_4_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_l_4::SE_SHA_0_HASH_L_4_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_l_5/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_l_5::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_l_5::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_l_5/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_l_5::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_l_5::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_l_5/struct.SE_SHA_0_HASH_L_5_R.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_l_5::SE_SHA_0_HASH_L_5_R\">SE_SHA_0_HASH_L_5_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_l_5::SE_SHA_0_HASH_L_5_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_l_5/struct.SE_SHA_0_HASH_L_5_W.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_l_5::SE_SHA_0_HASH_L_5_W\">SE_SHA_0_HASH_L_5_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_l_5::SE_SHA_0_HASH_L_5_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_l_5/struct.SE_SHA_0_HASH_L_5_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_l_5::SE_SHA_0_HASH_L_5_SPEC\">SE_SHA_0_HASH_L_5_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_l_5::SE_SHA_0_HASH_L_5_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_l_6/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_l_6::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_l_6::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_l_6/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_l_6::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_l_6::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_l_6/struct.SE_SHA_0_HASH_L_6_R.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_l_6::SE_SHA_0_HASH_L_6_R\">SE_SHA_0_HASH_L_6_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_l_6::SE_SHA_0_HASH_L_6_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_l_6/struct.SE_SHA_0_HASH_L_6_W.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_l_6::SE_SHA_0_HASH_L_6_W\">SE_SHA_0_HASH_L_6_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_l_6::SE_SHA_0_HASH_L_6_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_l_6/struct.SE_SHA_0_HASH_L_6_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_l_6::SE_SHA_0_HASH_L_6_SPEC\">SE_SHA_0_HASH_L_6_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_l_6::SE_SHA_0_HASH_L_6_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_l_7/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_l_7::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_l_7::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_l_7/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_l_7::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_l_7::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_l_7/struct.SE_SHA_0_HASH_L_7_R.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_l_7::SE_SHA_0_HASH_L_7_R\">SE_SHA_0_HASH_L_7_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_l_7::SE_SHA_0_HASH_L_7_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_l_7/struct.SE_SHA_0_HASH_L_7_W.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_l_7::SE_SHA_0_HASH_L_7_W\">SE_SHA_0_HASH_L_7_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_l_7::SE_SHA_0_HASH_L_7_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_l_7/struct.SE_SHA_0_HASH_L_7_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_l_7::SE_SHA_0_HASH_L_7_SPEC\">SE_SHA_0_HASH_L_7_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_l_7::SE_SHA_0_HASH_L_7_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_h_0/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_h_0::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_h_0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_h_0/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_h_0::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_h_0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_h_0/struct.SE_SHA_0_HASH_H_0_R.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_h_0::SE_SHA_0_HASH_H_0_R\">SE_SHA_0_HASH_H_0_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_h_0::SE_SHA_0_HASH_H_0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_h_0/struct.SE_SHA_0_HASH_H_0_W.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_h_0::SE_SHA_0_HASH_H_0_W\">SE_SHA_0_HASH_H_0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_h_0::SE_SHA_0_HASH_H_0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_h_0/struct.SE_SHA_0_HASH_H_0_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_h_0::SE_SHA_0_HASH_H_0_SPEC\">SE_SHA_0_HASH_H_0_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_h_0::SE_SHA_0_HASH_H_0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_h_1/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_h_1::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_h_1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_h_1/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_h_1::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_h_1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_h_1/struct.SE_SHA_0_HASH_H_1_R.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_h_1::SE_SHA_0_HASH_H_1_R\">SE_SHA_0_HASH_H_1_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_h_1::SE_SHA_0_HASH_H_1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_h_1/struct.SE_SHA_0_HASH_H_1_W.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_h_1::SE_SHA_0_HASH_H_1_W\">SE_SHA_0_HASH_H_1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_h_1::SE_SHA_0_HASH_H_1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_h_1/struct.SE_SHA_0_HASH_H_1_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_h_1::SE_SHA_0_HASH_H_1_SPEC\">SE_SHA_0_HASH_H_1_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_h_1::SE_SHA_0_HASH_H_1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_h_2/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_h_2::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_h_2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_h_2/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_h_2::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_h_2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_h_2/struct.SE_SHA_0_HASH_H_2_R.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_h_2::SE_SHA_0_HASH_H_2_R\">SE_SHA_0_HASH_H_2_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_h_2::SE_SHA_0_HASH_H_2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_h_2/struct.SE_SHA_0_HASH_H_2_W.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_h_2::SE_SHA_0_HASH_H_2_W\">SE_SHA_0_HASH_H_2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_h_2::SE_SHA_0_HASH_H_2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_h_2/struct.SE_SHA_0_HASH_H_2_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_h_2::SE_SHA_0_HASH_H_2_SPEC\">SE_SHA_0_HASH_H_2_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_h_2::SE_SHA_0_HASH_H_2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_h_3/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_h_3::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_h_3::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_h_3/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_h_3::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_h_3::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_h_3/struct.SE_SHA_0_HASH_H_3_R.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_h_3::SE_SHA_0_HASH_H_3_R\">SE_SHA_0_HASH_H_3_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_h_3::SE_SHA_0_HASH_H_3_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_h_3/struct.SE_SHA_0_HASH_H_3_W.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_h_3::SE_SHA_0_HASH_H_3_W\">SE_SHA_0_HASH_H_3_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_h_3::SE_SHA_0_HASH_H_3_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_h_3/struct.SE_SHA_0_HASH_H_3_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_h_3::SE_SHA_0_HASH_H_3_SPEC\">SE_SHA_0_HASH_H_3_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_h_3::SE_SHA_0_HASH_H_3_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_h_4/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_h_4::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_h_4::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_h_4/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_h_4::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_h_4::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_h_4/struct.SE_SHA_0_HASH_H_4_R.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_h_4::SE_SHA_0_HASH_H_4_R\">SE_SHA_0_HASH_H_4_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_h_4::SE_SHA_0_HASH_H_4_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_h_4/struct.SE_SHA_0_HASH_H_4_W.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_h_4::SE_SHA_0_HASH_H_4_W\">SE_SHA_0_HASH_H_4_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_h_4::SE_SHA_0_HASH_H_4_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_h_4/struct.SE_SHA_0_HASH_H_4_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_h_4::SE_SHA_0_HASH_H_4_SPEC\">SE_SHA_0_HASH_H_4_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_h_4::SE_SHA_0_HASH_H_4_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_h_5/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_h_5::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_h_5::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_h_5/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_h_5::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_h_5::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_h_5/struct.SE_SHA_0_HASH_H_5_R.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_h_5::SE_SHA_0_HASH_H_5_R\">SE_SHA_0_HASH_H_5_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_h_5::SE_SHA_0_HASH_H_5_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_h_5/struct.SE_SHA_0_HASH_H_5_W.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_h_5::SE_SHA_0_HASH_H_5_W\">SE_SHA_0_HASH_H_5_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_h_5::SE_SHA_0_HASH_H_5_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_h_5/struct.SE_SHA_0_HASH_H_5_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_h_5::SE_SHA_0_HASH_H_5_SPEC\">SE_SHA_0_HASH_H_5_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_h_5::SE_SHA_0_HASH_H_5_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_h_6/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_h_6::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_h_6::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_h_6/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_h_6::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_h_6::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_h_6/struct.SE_SHA_0_HASH_H_6_R.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_h_6::SE_SHA_0_HASH_H_6_R\">SE_SHA_0_HASH_H_6_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_h_6::SE_SHA_0_HASH_H_6_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_h_6/struct.SE_SHA_0_HASH_H_6_W.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_h_6::SE_SHA_0_HASH_H_6_W\">SE_SHA_0_HASH_H_6_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_h_6::SE_SHA_0_HASH_H_6_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_h_6/struct.SE_SHA_0_HASH_H_6_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_h_6::SE_SHA_0_HASH_H_6_SPEC\">SE_SHA_0_HASH_H_6_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_h_6::SE_SHA_0_HASH_H_6_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_h_7/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_h_7::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_h_7::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_h_7/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_h_7::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_h_7::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_h_7/struct.SE_SHA_0_HASH_H_7_R.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_h_7::SE_SHA_0_HASH_H_7_R\">SE_SHA_0_HASH_H_7_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_h_7::SE_SHA_0_HASH_H_7_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_h_7/struct.SE_SHA_0_HASH_H_7_W.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_h_7::SE_SHA_0_HASH_H_7_W\">SE_SHA_0_HASH_H_7_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_h_7::SE_SHA_0_HASH_H_7_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_hash_h_7/struct.SE_SHA_0_HASH_H_7_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_hash_h_7::SE_SHA_0_HASH_H_7_SPEC\">SE_SHA_0_HASH_H_7_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_hash_h_7::SE_SHA_0_HASH_H_7_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_link/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_link::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_link::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_link/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_link::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_link::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_link/struct.SE_SHA_0_LCA_R.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_link::SE_SHA_0_LCA_R\">SE_SHA_0_LCA_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_link::SE_SHA_0_LCA_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_link/struct.SE_SHA_0_LCA_W.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_link::SE_SHA_0_LCA_W\">SE_SHA_0_LCA_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_link::SE_SHA_0_LCA_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_link/struct.SE_SHA_0_LINK_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_link::SE_SHA_0_LINK_SPEC\">SE_SHA_0_LINK_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_link::SE_SHA_0_LINK_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_ctrl_prot/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_ctrl_prot::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_ctrl_prot::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_ctrl_prot/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_ctrl_prot::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_ctrl_prot::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_ctrl_prot/struct.SE_SHA_ID1_EN_R.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_ctrl_prot::SE_SHA_ID1_EN_R\">SE_SHA_ID1_EN_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_ctrl_prot::SE_SHA_ID1_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_ctrl_prot/struct.SE_SHA_ID1_EN_W.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_ctrl_prot::SE_SHA_ID1_EN_W\">SE_SHA_ID1_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_ctrl_prot::SE_SHA_ID1_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_ctrl_prot/struct.SE_SHA_ID0_EN_R.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_ctrl_prot::SE_SHA_ID0_EN_R\">SE_SHA_ID0_EN_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_ctrl_prot::SE_SHA_ID0_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_ctrl_prot/struct.SE_SHA_ID0_EN_W.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_ctrl_prot::SE_SHA_ID0_EN_W\">SE_SHA_ID0_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_ctrl_prot::SE_SHA_ID0_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_ctrl_prot/struct.SE_SHA_PROT_EN_R.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_ctrl_prot::SE_SHA_PROT_EN_R\">SE_SHA_PROT_EN_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_ctrl_prot::SE_SHA_PROT_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_ctrl_prot/struct.SE_SHA_PROT_EN_W.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_ctrl_prot::SE_SHA_PROT_EN_W\">SE_SHA_PROT_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_ctrl_prot::SE_SHA_PROT_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_sha_0_ctrl_prot/struct.SE_SHA_0_CTRL_PROT_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_sha_0_ctrl_prot::SE_SHA_0_CTRL_PROT_SPEC\">SE_SHA_0_CTRL_PROT_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_sha_0_ctrl_prot::SE_SHA_0_CTRL_PROT_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_ctrl/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_ctrl::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_ctrl::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_ctrl/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_ctrl::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_ctrl::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_ctrl/struct.SE_AES_0_MSG_LEN_R.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_ctrl::SE_AES_0_MSG_LEN_R\">SE_AES_0_MSG_LEN_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_ctrl::SE_AES_0_MSG_LEN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_ctrl/struct.SE_AES_0_MSG_LEN_W.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_ctrl::SE_AES_0_MSG_LEN_W\">SE_AES_0_MSG_LEN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_ctrl::SE_AES_0_MSG_LEN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_ctrl/struct.SE_AES_0_LINK_MODE_R.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_ctrl::SE_AES_0_LINK_MODE_R\">SE_AES_0_LINK_MODE_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_ctrl::SE_AES_0_LINK_MODE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_ctrl/struct.SE_AES_0_LINK_MODE_W.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_ctrl::SE_AES_0_LINK_MODE_W\">SE_AES_0_LINK_MODE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_ctrl::SE_AES_0_LINK_MODE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_ctrl/struct.SE_AES_0_IV_SEL_R.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_ctrl::SE_AES_0_IV_SEL_R\">SE_AES_0_IV_SEL_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_ctrl::SE_AES_0_IV_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_ctrl/struct.SE_AES_0_IV_SEL_W.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_ctrl::SE_AES_0_IV_SEL_W\">SE_AES_0_IV_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_ctrl::SE_AES_0_IV_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_ctrl/struct.SE_AES_0_BLOCK_MODE_R.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_ctrl::SE_AES_0_BLOCK_MODE_R\">SE_AES_0_BLOCK_MODE_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_ctrl::SE_AES_0_BLOCK_MODE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_ctrl/struct.SE_AES_0_BLOCK_MODE_W.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_ctrl::SE_AES_0_BLOCK_MODE_W\">SE_AES_0_BLOCK_MODE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_ctrl::SE_AES_0_BLOCK_MODE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_ctrl/struct.SE_AES_0_INT_MASK_R.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_ctrl::SE_AES_0_INT_MASK_R\">SE_AES_0_INT_MASK_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_ctrl::SE_AES_0_INT_MASK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_ctrl/struct.SE_AES_0_INT_MASK_W.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_ctrl::SE_AES_0_INT_MASK_W\">SE_AES_0_INT_MASK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_ctrl::SE_AES_0_INT_MASK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_ctrl/struct.SE_AES_0_INT_SET_1T_R.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_ctrl::SE_AES_0_INT_SET_1T_R\">SE_AES_0_INT_SET_1T_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_ctrl::SE_AES_0_INT_SET_1T_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_ctrl/struct.SE_AES_0_INT_SET_1T_W.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_ctrl::SE_AES_0_INT_SET_1T_W\">SE_AES_0_INT_SET_1T_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_ctrl::SE_AES_0_INT_SET_1T_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_ctrl/struct.SE_AES_0_INT_CLR_1T_R.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_ctrl::SE_AES_0_INT_CLR_1T_R\">SE_AES_0_INT_CLR_1T_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_ctrl::SE_AES_0_INT_CLR_1T_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_ctrl/struct.SE_AES_0_INT_CLR_1T_W.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_ctrl::SE_AES_0_INT_CLR_1T_W\">SE_AES_0_INT_CLR_1T_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_ctrl::SE_AES_0_INT_CLR_1T_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_ctrl/struct.SE_AES_0_INT_R.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_ctrl::SE_AES_0_INT_R\">SE_AES_0_INT_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_ctrl::SE_AES_0_INT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_ctrl/struct.SE_AES_0_INT_W.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_ctrl::SE_AES_0_INT_W\">SE_AES_0_INT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_ctrl::SE_AES_0_INT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_ctrl/struct.SE_AES_0_HW_KEY_EN_R.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_ctrl::SE_AES_0_HW_KEY_EN_R\">SE_AES_0_HW_KEY_EN_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_ctrl::SE_AES_0_HW_KEY_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_ctrl/struct.SE_AES_0_HW_KEY_EN_W.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_ctrl::SE_AES_0_HW_KEY_EN_W\">SE_AES_0_HW_KEY_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_ctrl::SE_AES_0_HW_KEY_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_ctrl/struct.SE_AES_0_DEC_KEY_SEL_R.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_ctrl::SE_AES_0_DEC_KEY_SEL_R\">SE_AES_0_DEC_KEY_SEL_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_ctrl::SE_AES_0_DEC_KEY_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_ctrl/struct.SE_AES_0_DEC_KEY_SEL_W.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_ctrl::SE_AES_0_DEC_KEY_SEL_W\">SE_AES_0_DEC_KEY_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_ctrl::SE_AES_0_DEC_KEY_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_ctrl/struct.SE_AES_0_DEC_EN_R.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_ctrl::SE_AES_0_DEC_EN_R\">SE_AES_0_DEC_EN_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_ctrl::SE_AES_0_DEC_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_ctrl/struct.SE_AES_0_DEC_EN_W.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_ctrl::SE_AES_0_DEC_EN_W\">SE_AES_0_DEC_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_ctrl::SE_AES_0_DEC_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_ctrl/struct.SE_AES_0_MODE_R.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_ctrl::SE_AES_0_MODE_R\">SE_AES_0_MODE_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_ctrl::SE_AES_0_MODE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_ctrl/struct.SE_AES_0_MODE_W.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_ctrl::SE_AES_0_MODE_W\">SE_AES_0_MODE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_ctrl::SE_AES_0_MODE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_ctrl/struct.SE_AES_0_EN_R.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_ctrl::SE_AES_0_EN_R\">SE_AES_0_EN_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_ctrl::SE_AES_0_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_ctrl/struct.SE_AES_0_EN_W.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_ctrl::SE_AES_0_EN_W\">SE_AES_0_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_ctrl::SE_AES_0_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_ctrl/struct.SE_AES_0_TRIG_1T_R.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_ctrl::SE_AES_0_TRIG_1T_R\">SE_AES_0_TRIG_1T_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_ctrl::SE_AES_0_TRIG_1T_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_ctrl/struct.SE_AES_0_TRIG_1T_W.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_ctrl::SE_AES_0_TRIG_1T_W\">SE_AES_0_TRIG_1T_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_ctrl::SE_AES_0_TRIG_1T_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_ctrl/struct.SE_AES_0_BUSY_R.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_ctrl::SE_AES_0_BUSY_R\">SE_AES_0_BUSY_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_ctrl::SE_AES_0_BUSY_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_ctrl/struct.SE_AES_0_BUSY_W.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_ctrl::SE_AES_0_BUSY_W\">SE_AES_0_BUSY_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_ctrl::SE_AES_0_BUSY_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_ctrl/struct.SE_AES_0_CTRL_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_ctrl::SE_AES_0_CTRL_SPEC\">SE_AES_0_CTRL_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_ctrl::SE_AES_0_CTRL_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_msa/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_msa::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_msa::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_msa/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_msa::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_msa::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_msa/struct.SE_AES_0_MSA_R.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_msa::SE_AES_0_MSA_R\">SE_AES_0_MSA_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_msa::SE_AES_0_MSA_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_msa/struct.SE_AES_0_MSA_W.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_msa::SE_AES_0_MSA_W\">SE_AES_0_MSA_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_msa::SE_AES_0_MSA_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_msa/struct.SE_AES_0_MSA_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_msa::SE_AES_0_MSA_SPEC\">SE_AES_0_MSA_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_msa::SE_AES_0_MSA_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_mda/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_mda::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_mda::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_mda/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_mda::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_mda::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_mda/struct.SE_AES_0_MDA_R.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_mda::SE_AES_0_MDA_R\">SE_AES_0_MDA_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_mda::SE_AES_0_MDA_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_mda/struct.SE_AES_0_MDA_W.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_mda::SE_AES_0_MDA_W\">SE_AES_0_MDA_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_mda::SE_AES_0_MDA_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_mda/struct.SE_AES_0_MDA_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_mda::SE_AES_0_MDA_SPEC\">SE_AES_0_MDA_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_mda::SE_AES_0_MDA_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_status/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_status::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_status::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_status/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_status::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_status::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_status/struct.SE_AES_0_STATUS_R.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_status::SE_AES_0_STATUS_R\">SE_AES_0_STATUS_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_status::SE_AES_0_STATUS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_status/struct.SE_AES_0_STATUS_W.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_status::SE_AES_0_STATUS_W\">SE_AES_0_STATUS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_status::SE_AES_0_STATUS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_status/struct.SE_AES_0_STATUS_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_status::SE_AES_0_STATUS_SPEC\">SE_AES_0_STATUS_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_status::SE_AES_0_STATUS_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_iv_0/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_iv_0::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_iv_0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_iv_0/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_iv_0::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_iv_0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_iv_0/struct.SE_AES_0_IV_0_R.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_iv_0::SE_AES_0_IV_0_R\">SE_AES_0_IV_0_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_iv_0::SE_AES_0_IV_0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_iv_0/struct.SE_AES_0_IV_0_W.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_iv_0::SE_AES_0_IV_0_W\">SE_AES_0_IV_0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_iv_0::SE_AES_0_IV_0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_iv_0/struct.SE_AES_0_IV_0_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_iv_0::SE_AES_0_IV_0_SPEC\">SE_AES_0_IV_0_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_iv_0::SE_AES_0_IV_0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_iv_1/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_iv_1::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_iv_1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_iv_1/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_iv_1::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_iv_1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_iv_1/struct.SE_AES_0_IV_1_R.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_iv_1::SE_AES_0_IV_1_R\">SE_AES_0_IV_1_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_iv_1::SE_AES_0_IV_1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_iv_1/struct.SE_AES_0_IV_1_W.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_iv_1::SE_AES_0_IV_1_W\">SE_AES_0_IV_1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_iv_1::SE_AES_0_IV_1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_iv_1/struct.SE_AES_0_IV_1_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_iv_1::SE_AES_0_IV_1_SPEC\">SE_AES_0_IV_1_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_iv_1::SE_AES_0_IV_1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_iv_2/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_iv_2::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_iv_2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_iv_2/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_iv_2::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_iv_2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_iv_2/struct.SE_AES_0_IV_2_R.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_iv_2::SE_AES_0_IV_2_R\">SE_AES_0_IV_2_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_iv_2::SE_AES_0_IV_2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_iv_2/struct.SE_AES_0_IV_2_W.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_iv_2::SE_AES_0_IV_2_W\">SE_AES_0_IV_2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_iv_2::SE_AES_0_IV_2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_iv_2/struct.SE_AES_0_IV_2_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_iv_2::SE_AES_0_IV_2_SPEC\">SE_AES_0_IV_2_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_iv_2::SE_AES_0_IV_2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_iv_3/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_iv_3::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_iv_3::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_iv_3/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_iv_3::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_iv_3::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_iv_3/struct.SE_AES_0_IV_3_R.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_iv_3::SE_AES_0_IV_3_R\">SE_AES_0_IV_3_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_iv_3::SE_AES_0_IV_3_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_iv_3/struct.SE_AES_0_IV_3_W.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_iv_3::SE_AES_0_IV_3_W\">SE_AES_0_IV_3_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_iv_3::SE_AES_0_IV_3_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_iv_3/struct.SE_AES_0_IV_3_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_iv_3::SE_AES_0_IV_3_SPEC\">SE_AES_0_IV_3_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_iv_3::SE_AES_0_IV_3_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_key_0/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_key_0::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_key_0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_key_0/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_key_0::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_key_0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_key_0/struct.SE_AES_0_KEY_0_R.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_key_0::SE_AES_0_KEY_0_R\">SE_AES_0_KEY_0_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_key_0::SE_AES_0_KEY_0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_key_0/struct.SE_AES_0_KEY_0_W.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_key_0::SE_AES_0_KEY_0_W\">SE_AES_0_KEY_0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_key_0::SE_AES_0_KEY_0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_key_0/struct.SE_AES_0_KEY_0_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_key_0::SE_AES_0_KEY_0_SPEC\">SE_AES_0_KEY_0_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_key_0::SE_AES_0_KEY_0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_key_1/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_key_1::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_key_1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_key_1/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_key_1::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_key_1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_key_1/struct.SE_AES_0_KEY_1_R.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_key_1::SE_AES_0_KEY_1_R\">SE_AES_0_KEY_1_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_key_1::SE_AES_0_KEY_1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_key_1/struct.SE_AES_0_KEY_1_W.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_key_1::SE_AES_0_KEY_1_W\">SE_AES_0_KEY_1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_key_1::SE_AES_0_KEY_1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_key_1/struct.SE_AES_0_KEY_1_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_key_1::SE_AES_0_KEY_1_SPEC\">SE_AES_0_KEY_1_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_key_1::SE_AES_0_KEY_1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_key_2/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_key_2::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_key_2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_key_2/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_key_2::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_key_2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_key_2/struct.SE_AES_0_KEY_2_R.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_key_2::SE_AES_0_KEY_2_R\">SE_AES_0_KEY_2_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_key_2::SE_AES_0_KEY_2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_key_2/struct.SE_AES_0_KEY_2_W.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_key_2::SE_AES_0_KEY_2_W\">SE_AES_0_KEY_2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_key_2::SE_AES_0_KEY_2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_key_2/struct.SE_AES_0_KEY_2_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_key_2::SE_AES_0_KEY_2_SPEC\">SE_AES_0_KEY_2_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_key_2::SE_AES_0_KEY_2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_key_3/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_key_3::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_key_3::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_key_3/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_key_3::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_key_3::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_key_3/struct.SE_AES_0_KEY_3_R.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_key_3::SE_AES_0_KEY_3_R\">SE_AES_0_KEY_3_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_key_3::SE_AES_0_KEY_3_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_key_3/struct.SE_AES_0_KEY_3_W.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_key_3::SE_AES_0_KEY_3_W\">SE_AES_0_KEY_3_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_key_3::SE_AES_0_KEY_3_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_key_3/struct.SE_AES_0_KEY_3_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_key_3::SE_AES_0_KEY_3_SPEC\">SE_AES_0_KEY_3_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_key_3::SE_AES_0_KEY_3_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_key_4/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_key_4::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_key_4::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_key_4/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_key_4::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_key_4::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_key_4/struct.SE_AES_0_KEY_4_R.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_key_4::SE_AES_0_KEY_4_R\">SE_AES_0_KEY_4_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_key_4::SE_AES_0_KEY_4_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_key_4/struct.SE_AES_0_KEY_4_W.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_key_4::SE_AES_0_KEY_4_W\">SE_AES_0_KEY_4_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_key_4::SE_AES_0_KEY_4_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_key_4/struct.SE_AES_0_KEY_4_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_key_4::SE_AES_0_KEY_4_SPEC\">SE_AES_0_KEY_4_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_key_4::SE_AES_0_KEY_4_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_key_5/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_key_5::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_key_5::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_key_5/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_key_5::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_key_5::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_key_5/struct.SE_AES_0_KEY_5_R.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_key_5::SE_AES_0_KEY_5_R\">SE_AES_0_KEY_5_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_key_5::SE_AES_0_KEY_5_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_key_5/struct.SE_AES_0_KEY_5_W.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_key_5::SE_AES_0_KEY_5_W\">SE_AES_0_KEY_5_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_key_5::SE_AES_0_KEY_5_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_key_5/struct.SE_AES_0_KEY_5_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_key_5::SE_AES_0_KEY_5_SPEC\">SE_AES_0_KEY_5_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_key_5::SE_AES_0_KEY_5_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_key_6/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_key_6::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_key_6::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_key_6/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_key_6::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_key_6::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_key_6/struct.SE_AES_0_KEY_6_R.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_key_6::SE_AES_0_KEY_6_R\">SE_AES_0_KEY_6_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_key_6::SE_AES_0_KEY_6_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_key_6/struct.SE_AES_0_KEY_6_W.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_key_6::SE_AES_0_KEY_6_W\">SE_AES_0_KEY_6_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_key_6::SE_AES_0_KEY_6_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_key_6/struct.SE_AES_0_KEY_6_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_key_6::SE_AES_0_KEY_6_SPEC\">SE_AES_0_KEY_6_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_key_6::SE_AES_0_KEY_6_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_key_7/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_key_7::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_key_7::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_key_7/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_key_7::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_key_7::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_key_7/struct.SE_AES_0_KEY_7_R.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_key_7::SE_AES_0_KEY_7_R\">SE_AES_0_KEY_7_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_key_7::SE_AES_0_KEY_7_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_key_7/struct.SE_AES_0_KEY_7_W.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_key_7::SE_AES_0_KEY_7_W\">SE_AES_0_KEY_7_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_key_7::SE_AES_0_KEY_7_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_key_7/struct.SE_AES_0_KEY_7_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_key_7::SE_AES_0_KEY_7_SPEC\">SE_AES_0_KEY_7_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_key_7::SE_AES_0_KEY_7_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_key_sel_0/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_key_sel_0::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_key_sel_0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_key_sel_0/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_key_sel_0::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_key_sel_0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_key_sel_0/struct.SE_AES_0_KEY_SEL_0_R.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_key_sel_0::SE_AES_0_KEY_SEL_0_R\">SE_AES_0_KEY_SEL_0_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_key_sel_0::SE_AES_0_KEY_SEL_0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_key_sel_0/struct.SE_AES_0_KEY_SEL_0_W.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_key_sel_0::SE_AES_0_KEY_SEL_0_W\">SE_AES_0_KEY_SEL_0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_key_sel_0::SE_AES_0_KEY_SEL_0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_key_sel_0/struct.SE_AES_0_KEY_SEL_0_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_key_sel_0::SE_AES_0_KEY_SEL_0_SPEC\">SE_AES_0_KEY_SEL_0_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_key_sel_0::SE_AES_0_KEY_SEL_0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_key_sel_1/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_key_sel_1::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_key_sel_1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_key_sel_1/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_key_sel_1::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_key_sel_1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_key_sel_1/struct.SE_AES_0_KEY_SEL_1_R.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_key_sel_1::SE_AES_0_KEY_SEL_1_R\">SE_AES_0_KEY_SEL_1_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_key_sel_1::SE_AES_0_KEY_SEL_1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_key_sel_1/struct.SE_AES_0_KEY_SEL_1_W.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_key_sel_1::SE_AES_0_KEY_SEL_1_W\">SE_AES_0_KEY_SEL_1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_key_sel_1::SE_AES_0_KEY_SEL_1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_key_sel_1/struct.SE_AES_0_KEY_SEL_1_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_key_sel_1::SE_AES_0_KEY_SEL_1_SPEC\">SE_AES_0_KEY_SEL_1_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_key_sel_1::SE_AES_0_KEY_SEL_1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_endian/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_endian::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_endian::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_endian/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_endian::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_endian::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_endian/struct.SE_AES_0_CTR_LEN_R.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_endian::SE_AES_0_CTR_LEN_R\">SE_AES_0_CTR_LEN_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_endian::SE_AES_0_CTR_LEN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_endian/struct.SE_AES_0_CTR_LEN_W.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_endian::SE_AES_0_CTR_LEN_W\">SE_AES_0_CTR_LEN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_endian::SE_AES_0_CTR_LEN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_endian/struct.SE_AES_0_IV_ENDIAN_R.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_endian::SE_AES_0_IV_ENDIAN_R\">SE_AES_0_IV_ENDIAN_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_endian::SE_AES_0_IV_ENDIAN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_endian/struct.SE_AES_0_IV_ENDIAN_W.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_endian::SE_AES_0_IV_ENDIAN_W\">SE_AES_0_IV_ENDIAN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_endian::SE_AES_0_IV_ENDIAN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_endian/struct.SE_AES_0_KEY_ENDIAN_R.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_endian::SE_AES_0_KEY_ENDIAN_R\">SE_AES_0_KEY_ENDIAN_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_endian::SE_AES_0_KEY_ENDIAN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_endian/struct.SE_AES_0_KEY_ENDIAN_W.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_endian::SE_AES_0_KEY_ENDIAN_W\">SE_AES_0_KEY_ENDIAN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_endian::SE_AES_0_KEY_ENDIAN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_endian/struct.SE_AES_0_DIN_ENDIAN_R.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_endian::SE_AES_0_DIN_ENDIAN_R\">SE_AES_0_DIN_ENDIAN_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_endian::SE_AES_0_DIN_ENDIAN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_endian/struct.SE_AES_0_DIN_ENDIAN_W.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_endian::SE_AES_0_DIN_ENDIAN_W\">SE_AES_0_DIN_ENDIAN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_endian::SE_AES_0_DIN_ENDIAN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_endian/struct.SE_AES_0_DOUT_ENDIAN_R.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_endian::SE_AES_0_DOUT_ENDIAN_R\">SE_AES_0_DOUT_ENDIAN_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_endian::SE_AES_0_DOUT_ENDIAN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_endian/struct.SE_AES_0_DOUT_ENDIAN_W.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_endian::SE_AES_0_DOUT_ENDIAN_W\">SE_AES_0_DOUT_ENDIAN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_endian::SE_AES_0_DOUT_ENDIAN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_endian/struct.SE_AES_0_ENDIAN_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_endian::SE_AES_0_ENDIAN_SPEC\">SE_AES_0_ENDIAN_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_endian::SE_AES_0_ENDIAN_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_sboot/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_sboot::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_sboot::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_sboot/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_sboot::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_sboot::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_sboot/struct.SE_AES_0_SBOOT_KEY_SEL_R.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_sboot::SE_AES_0_SBOOT_KEY_SEL_R\">SE_AES_0_SBOOT_KEY_SEL_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_sboot::SE_AES_0_SBOOT_KEY_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_sboot/struct.SE_AES_0_SBOOT_KEY_SEL_W.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_sboot::SE_AES_0_SBOOT_KEY_SEL_W\">SE_AES_0_SBOOT_KEY_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_sboot::SE_AES_0_SBOOT_KEY_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_sboot/struct.SE_AES_0_SBOOT_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_sboot::SE_AES_0_SBOOT_SPEC\">SE_AES_0_SBOOT_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_sboot::SE_AES_0_SBOOT_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_link/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_link::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_link::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_link/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_link::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_link::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_link/struct.SE_AES_0_LCA_R.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_link::SE_AES_0_LCA_R\">SE_AES_0_LCA_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_link::SE_AES_0_LCA_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_link/struct.SE_AES_0_LCA_W.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_link::SE_AES_0_LCA_W\">SE_AES_0_LCA_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_link::SE_AES_0_LCA_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_link/struct.SE_AES_0_LINK_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_link::SE_AES_0_LINK_SPEC\">SE_AES_0_LINK_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_link::SE_AES_0_LINK_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_ctrl_prot/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_ctrl_prot::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_ctrl_prot::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_ctrl_prot/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_ctrl_prot::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_ctrl_prot::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_ctrl_prot/struct.SE_AES_ID1_EN_R.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_ctrl_prot::SE_AES_ID1_EN_R\">SE_AES_ID1_EN_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_ctrl_prot::SE_AES_ID1_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_ctrl_prot/struct.SE_AES_ID1_EN_W.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_ctrl_prot::SE_AES_ID1_EN_W\">SE_AES_ID1_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_ctrl_prot::SE_AES_ID1_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_ctrl_prot/struct.SE_AES_ID0_EN_R.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_ctrl_prot::SE_AES_ID0_EN_R\">SE_AES_ID0_EN_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_ctrl_prot::SE_AES_ID0_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_ctrl_prot/struct.SE_AES_ID0_EN_W.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_ctrl_prot::SE_AES_ID0_EN_W\">SE_AES_ID0_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_ctrl_prot::SE_AES_ID0_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_ctrl_prot/struct.SE_AES_PROT_EN_R.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_ctrl_prot::SE_AES_PROT_EN_R\">SE_AES_PROT_EN_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_ctrl_prot::SE_AES_PROT_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_ctrl_prot/struct.SE_AES_PROT_EN_W.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_ctrl_prot::SE_AES_PROT_EN_W\">SE_AES_PROT_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_ctrl_prot::SE_AES_PROT_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_aes_0_ctrl_prot/struct.SE_AES_0_CTRL_PROT_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_aes_0_ctrl_prot::SE_AES_0_CTRL_PROT_SPEC\">SE_AES_0_CTRL_PROT_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_aes_0_ctrl_prot::SE_AES_0_CTRL_PROT_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_ctrl_0/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_ctrl_0::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_ctrl_0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_ctrl_0/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_ctrl_0::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_ctrl_0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_ctrl_0/struct.SE_TRNG_0_MANUAL_EN_R.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_ctrl_0::SE_TRNG_0_MANUAL_EN_R\">SE_TRNG_0_MANUAL_EN_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_ctrl_0::SE_TRNG_0_MANUAL_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_ctrl_0/struct.SE_TRNG_0_MANUAL_EN_W.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_ctrl_0::SE_TRNG_0_MANUAL_EN_W\">SE_TRNG_0_MANUAL_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_ctrl_0::SE_TRNG_0_MANUAL_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_ctrl_0/struct.SE_TRNG_0_MANUAL_RESEED_R.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_ctrl_0::SE_TRNG_0_MANUAL_RESEED_R\">SE_TRNG_0_MANUAL_RESEED_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_ctrl_0::SE_TRNG_0_MANUAL_RESEED_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_ctrl_0/struct.SE_TRNG_0_MANUAL_RESEED_W.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_ctrl_0::SE_TRNG_0_MANUAL_RESEED_W\">SE_TRNG_0_MANUAL_RESEED_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_ctrl_0::SE_TRNG_0_MANUAL_RESEED_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_ctrl_0/struct.SE_TRNG_0_MANUAL_FUN_SEL_R.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_ctrl_0::SE_TRNG_0_MANUAL_FUN_SEL_R\">SE_TRNG_0_MANUAL_FUN_SEL_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_ctrl_0::SE_TRNG_0_MANUAL_FUN_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_ctrl_0/struct.SE_TRNG_0_MANUAL_FUN_SEL_W.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_ctrl_0::SE_TRNG_0_MANUAL_FUN_SEL_W\">SE_TRNG_0_MANUAL_FUN_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_ctrl_0::SE_TRNG_0_MANUAL_FUN_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_ctrl_0/struct.SE_TRNG_0_INT_MASK_R.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_ctrl_0::SE_TRNG_0_INT_MASK_R\">SE_TRNG_0_INT_MASK_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_ctrl_0::SE_TRNG_0_INT_MASK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_ctrl_0/struct.SE_TRNG_0_INT_MASK_W.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_ctrl_0::SE_TRNG_0_INT_MASK_W\">SE_TRNG_0_INT_MASK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_ctrl_0::SE_TRNG_0_INT_MASK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_ctrl_0/struct.SE_TRNG_0_INT_SET_1T_R.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_ctrl_0::SE_TRNG_0_INT_SET_1T_R\">SE_TRNG_0_INT_SET_1T_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_ctrl_0::SE_TRNG_0_INT_SET_1T_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_ctrl_0/struct.SE_TRNG_0_INT_SET_1T_W.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_ctrl_0::SE_TRNG_0_INT_SET_1T_W\">SE_TRNG_0_INT_SET_1T_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_ctrl_0::SE_TRNG_0_INT_SET_1T_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_ctrl_0/struct.SE_TRNG_0_INT_CLR_1T_R.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_ctrl_0::SE_TRNG_0_INT_CLR_1T_R\">SE_TRNG_0_INT_CLR_1T_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_ctrl_0::SE_TRNG_0_INT_CLR_1T_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_ctrl_0/struct.SE_TRNG_0_INT_CLR_1T_W.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_ctrl_0::SE_TRNG_0_INT_CLR_1T_W\">SE_TRNG_0_INT_CLR_1T_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_ctrl_0::SE_TRNG_0_INT_CLR_1T_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_ctrl_0/struct.SE_TRNG_0_INT_R.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_ctrl_0::SE_TRNG_0_INT_R\">SE_TRNG_0_INT_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_ctrl_0::SE_TRNG_0_INT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_ctrl_0/struct.SE_TRNG_0_INT_W.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_ctrl_0::SE_TRNG_0_INT_W\">SE_TRNG_0_INT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_ctrl_0::SE_TRNG_0_INT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_ctrl_0/struct.SE_TRNG_0_HT_ERROR_R.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_ctrl_0::SE_TRNG_0_HT_ERROR_R\">SE_TRNG_0_HT_ERROR_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_ctrl_0::SE_TRNG_0_HT_ERROR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_ctrl_0/struct.SE_TRNG_0_HT_ERROR_W.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_ctrl_0::SE_TRNG_0_HT_ERROR_W\">SE_TRNG_0_HT_ERROR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_ctrl_0::SE_TRNG_0_HT_ERROR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_ctrl_0/struct.SE_TRNG_0_DOUT_CLR_1T_R.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_ctrl_0::SE_TRNG_0_DOUT_CLR_1T_R\">SE_TRNG_0_DOUT_CLR_1T_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_ctrl_0::SE_TRNG_0_DOUT_CLR_1T_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_ctrl_0/struct.SE_TRNG_0_DOUT_CLR_1T_W.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_ctrl_0::SE_TRNG_0_DOUT_CLR_1T_W\">SE_TRNG_0_DOUT_CLR_1T_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_ctrl_0::SE_TRNG_0_DOUT_CLR_1T_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_ctrl_0/struct.SE_TRNG_0_EN_R.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_ctrl_0::SE_TRNG_0_EN_R\">SE_TRNG_0_EN_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_ctrl_0::SE_TRNG_0_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_ctrl_0/struct.SE_TRNG_0_EN_W.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_ctrl_0::SE_TRNG_0_EN_W\">SE_TRNG_0_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_ctrl_0::SE_TRNG_0_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_ctrl_0/struct.SE_TRNG_0_TRIG_1T_R.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_ctrl_0::SE_TRNG_0_TRIG_1T_R\">SE_TRNG_0_TRIG_1T_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_ctrl_0::SE_TRNG_0_TRIG_1T_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_ctrl_0/struct.SE_TRNG_0_TRIG_1T_W.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_ctrl_0::SE_TRNG_0_TRIG_1T_W\">SE_TRNG_0_TRIG_1T_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_ctrl_0::SE_TRNG_0_TRIG_1T_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_ctrl_0/struct.SE_TRNG_0_BUSY_R.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_ctrl_0::SE_TRNG_0_BUSY_R\">SE_TRNG_0_BUSY_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_ctrl_0::SE_TRNG_0_BUSY_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_ctrl_0/struct.SE_TRNG_0_BUSY_W.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_ctrl_0::SE_TRNG_0_BUSY_W\">SE_TRNG_0_BUSY_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_ctrl_0::SE_TRNG_0_BUSY_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_ctrl_0/struct.SE_TRNG_0_CTRL_0_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_ctrl_0::SE_TRNG_0_CTRL_0_SPEC\">SE_TRNG_0_CTRL_0_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_ctrl_0::SE_TRNG_0_CTRL_0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_status/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_status::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_status::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_status/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_status::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_status::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_status/struct.SE_TRNG_0_STATUS_R.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_status::SE_TRNG_0_STATUS_R\">SE_TRNG_0_STATUS_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_status::SE_TRNG_0_STATUS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_status/struct.SE_TRNG_0_STATUS_W.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_status::SE_TRNG_0_STATUS_W\">SE_TRNG_0_STATUS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_status::SE_TRNG_0_STATUS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_status/struct.SE_TRNG_0_STATUS_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_status::SE_TRNG_0_STATUS_SPEC\">SE_TRNG_0_STATUS_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_status::SE_TRNG_0_STATUS_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_dout_0/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_dout_0::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_dout_0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_dout_0/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_dout_0::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_dout_0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_dout_0/struct.SE_TRNG_0_DOUT_0_R.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_dout_0::SE_TRNG_0_DOUT_0_R\">SE_TRNG_0_DOUT_0_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_dout_0::SE_TRNG_0_DOUT_0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_dout_0/struct.SE_TRNG_0_DOUT_0_W.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_dout_0::SE_TRNG_0_DOUT_0_W\">SE_TRNG_0_DOUT_0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_dout_0::SE_TRNG_0_DOUT_0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_dout_0/struct.SE_TRNG_0_DOUT_0_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_dout_0::SE_TRNG_0_DOUT_0_SPEC\">SE_TRNG_0_DOUT_0_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_dout_0::SE_TRNG_0_DOUT_0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_dout_1/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_dout_1::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_dout_1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_dout_1/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_dout_1::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_dout_1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_dout_1/struct.SE_TRNG_0_DOUT_1_R.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_dout_1::SE_TRNG_0_DOUT_1_R\">SE_TRNG_0_DOUT_1_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_dout_1::SE_TRNG_0_DOUT_1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_dout_1/struct.SE_TRNG_0_DOUT_1_W.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_dout_1::SE_TRNG_0_DOUT_1_W\">SE_TRNG_0_DOUT_1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_dout_1::SE_TRNG_0_DOUT_1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_dout_1/struct.SE_TRNG_0_DOUT_1_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_dout_1::SE_TRNG_0_DOUT_1_SPEC\">SE_TRNG_0_DOUT_1_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_dout_1::SE_TRNG_0_DOUT_1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_dout_2/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_dout_2::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_dout_2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_dout_2/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_dout_2::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_dout_2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_dout_2/struct.SE_TRNG_0_DOUT_2_R.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_dout_2::SE_TRNG_0_DOUT_2_R\">SE_TRNG_0_DOUT_2_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_dout_2::SE_TRNG_0_DOUT_2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_dout_2/struct.SE_TRNG_0_DOUT_2_W.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_dout_2::SE_TRNG_0_DOUT_2_W\">SE_TRNG_0_DOUT_2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_dout_2::SE_TRNG_0_DOUT_2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_dout_2/struct.SE_TRNG_0_DOUT_2_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_dout_2::SE_TRNG_0_DOUT_2_SPEC\">SE_TRNG_0_DOUT_2_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_dout_2::SE_TRNG_0_DOUT_2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_dout_3/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_dout_3::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_dout_3::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_dout_3/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_dout_3::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_dout_3::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_dout_3/struct.SE_TRNG_0_DOUT_3_R.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_dout_3::SE_TRNG_0_DOUT_3_R\">SE_TRNG_0_DOUT_3_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_dout_3::SE_TRNG_0_DOUT_3_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_dout_3/struct.SE_TRNG_0_DOUT_3_W.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_dout_3::SE_TRNG_0_DOUT_3_W\">SE_TRNG_0_DOUT_3_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_dout_3::SE_TRNG_0_DOUT_3_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_dout_3/struct.SE_TRNG_0_DOUT_3_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_dout_3::SE_TRNG_0_DOUT_3_SPEC\">SE_TRNG_0_DOUT_3_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_dout_3::SE_TRNG_0_DOUT_3_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_dout_4/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_dout_4::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_dout_4::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_dout_4/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_dout_4::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_dout_4::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_dout_4/struct.SE_TRNG_0_DOUT_4_R.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_dout_4::SE_TRNG_0_DOUT_4_R\">SE_TRNG_0_DOUT_4_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_dout_4::SE_TRNG_0_DOUT_4_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_dout_4/struct.SE_TRNG_0_DOUT_4_W.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_dout_4::SE_TRNG_0_DOUT_4_W\">SE_TRNG_0_DOUT_4_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_dout_4::SE_TRNG_0_DOUT_4_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_dout_4/struct.SE_TRNG_0_DOUT_4_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_dout_4::SE_TRNG_0_DOUT_4_SPEC\">SE_TRNG_0_DOUT_4_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_dout_4::SE_TRNG_0_DOUT_4_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_dout_5/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_dout_5::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_dout_5::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_dout_5/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_dout_5::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_dout_5::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_dout_5/struct.SE_TRNG_0_DOUT_5_R.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_dout_5::SE_TRNG_0_DOUT_5_R\">SE_TRNG_0_DOUT_5_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_dout_5::SE_TRNG_0_DOUT_5_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_dout_5/struct.SE_TRNG_0_DOUT_5_W.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_dout_5::SE_TRNG_0_DOUT_5_W\">SE_TRNG_0_DOUT_5_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_dout_5::SE_TRNG_0_DOUT_5_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_dout_5/struct.SE_TRNG_0_DOUT_5_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_dout_5::SE_TRNG_0_DOUT_5_SPEC\">SE_TRNG_0_DOUT_5_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_dout_5::SE_TRNG_0_DOUT_5_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_dout_6/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_dout_6::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_dout_6::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_dout_6/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_dout_6::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_dout_6::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_dout_6/struct.SE_TRNG_0_DOUT_6_R.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_dout_6::SE_TRNG_0_DOUT_6_R\">SE_TRNG_0_DOUT_6_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_dout_6::SE_TRNG_0_DOUT_6_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_dout_6/struct.SE_TRNG_0_DOUT_6_W.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_dout_6::SE_TRNG_0_DOUT_6_W\">SE_TRNG_0_DOUT_6_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_dout_6::SE_TRNG_0_DOUT_6_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_dout_6/struct.SE_TRNG_0_DOUT_6_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_dout_6::SE_TRNG_0_DOUT_6_SPEC\">SE_TRNG_0_DOUT_6_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_dout_6::SE_TRNG_0_DOUT_6_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_dout_7/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_dout_7::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_dout_7::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_dout_7/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_dout_7::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_dout_7::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_dout_7/struct.SE_TRNG_0_DOUT_7_R.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_dout_7::SE_TRNG_0_DOUT_7_R\">SE_TRNG_0_DOUT_7_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_dout_7::SE_TRNG_0_DOUT_7_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_dout_7/struct.SE_TRNG_0_DOUT_7_W.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_dout_7::SE_TRNG_0_DOUT_7_W\">SE_TRNG_0_DOUT_7_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_dout_7::SE_TRNG_0_DOUT_7_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_dout_7/struct.SE_TRNG_0_DOUT_7_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_dout_7::SE_TRNG_0_DOUT_7_SPEC\">SE_TRNG_0_DOUT_7_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_dout_7::SE_TRNG_0_DOUT_7_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_test/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_test::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_test::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_test/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_test::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_test::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_test/struct.SE_TRNG_0_HT_ALARM_N_R.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_test::SE_TRNG_0_HT_ALARM_N_R\">SE_TRNG_0_HT_ALARM_N_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_test::SE_TRNG_0_HT_ALARM_N_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_test/struct.SE_TRNG_0_HT_ALARM_N_W.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_test::SE_TRNG_0_HT_ALARM_N_W\">SE_TRNG_0_HT_ALARM_N_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_test::SE_TRNG_0_HT_ALARM_N_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_test/struct.SE_TRNG_0_HT_DIS_R.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_test::SE_TRNG_0_HT_DIS_R\">SE_TRNG_0_HT_DIS_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_test::SE_TRNG_0_HT_DIS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_test/struct.SE_TRNG_0_HT_DIS_W.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_test::SE_TRNG_0_HT_DIS_W\">SE_TRNG_0_HT_DIS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_test::SE_TRNG_0_HT_DIS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_test/struct.SE_TRNG_0_CP_BYPASS_R.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_test::SE_TRNG_0_CP_BYPASS_R\">SE_TRNG_0_CP_BYPASS_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_test::SE_TRNG_0_CP_BYPASS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_test/struct.SE_TRNG_0_CP_BYPASS_W.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_test::SE_TRNG_0_CP_BYPASS_W\">SE_TRNG_0_CP_BYPASS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_test::SE_TRNG_0_CP_BYPASS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_test/struct.SE_TRNG_0_CP_TEST_EN_R.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_test::SE_TRNG_0_CP_TEST_EN_R\">SE_TRNG_0_CP_TEST_EN_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_test::SE_TRNG_0_CP_TEST_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_test/struct.SE_TRNG_0_CP_TEST_EN_W.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_test::SE_TRNG_0_CP_TEST_EN_W\">SE_TRNG_0_CP_TEST_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_test::SE_TRNG_0_CP_TEST_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_test/struct.SE_TRNG_0_TEST_EN_R.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_test::SE_TRNG_0_TEST_EN_R\">SE_TRNG_0_TEST_EN_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_test::SE_TRNG_0_TEST_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_test/struct.SE_TRNG_0_TEST_EN_W.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_test::SE_TRNG_0_TEST_EN_W\">SE_TRNG_0_TEST_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_test::SE_TRNG_0_TEST_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_test/struct.SE_TRNG_0_TEST_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_test::SE_TRNG_0_TEST_SPEC\">SE_TRNG_0_TEST_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_test::SE_TRNG_0_TEST_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_ctrl_1/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_ctrl_1::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_ctrl_1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_ctrl_1/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_ctrl_1::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_ctrl_1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_ctrl_1/struct.SE_TRNG_0_RESEED_N_LSB_R.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_ctrl_1::SE_TRNG_0_RESEED_N_LSB_R\">SE_TRNG_0_RESEED_N_LSB_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_ctrl_1::SE_TRNG_0_RESEED_N_LSB_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_ctrl_1/struct.SE_TRNG_0_RESEED_N_LSB_W.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_ctrl_1::SE_TRNG_0_RESEED_N_LSB_W\">SE_TRNG_0_RESEED_N_LSB_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_ctrl_1::SE_TRNG_0_RESEED_N_LSB_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_ctrl_1/struct.SE_TRNG_0_CTRL_1_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_ctrl_1::SE_TRNG_0_CTRL_1_SPEC\">SE_TRNG_0_CTRL_1_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_ctrl_1::SE_TRNG_0_CTRL_1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_ctrl_2/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_ctrl_2::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_ctrl_2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_ctrl_2/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_ctrl_2::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_ctrl_2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_ctrl_2/struct.SE_TRNG_0_RESEED_N_MSB_R.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_ctrl_2::SE_TRNG_0_RESEED_N_MSB_R\">SE_TRNG_0_RESEED_N_MSB_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_ctrl_2::SE_TRNG_0_RESEED_N_MSB_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_ctrl_2/struct.SE_TRNG_0_RESEED_N_MSB_W.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_ctrl_2::SE_TRNG_0_RESEED_N_MSB_W\">SE_TRNG_0_RESEED_N_MSB_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_ctrl_2::SE_TRNG_0_RESEED_N_MSB_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_ctrl_2/struct.SE_TRNG_0_CTRL_2_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_ctrl_2::SE_TRNG_0_CTRL_2_SPEC\">SE_TRNG_0_CTRL_2_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_ctrl_2::SE_TRNG_0_CTRL_2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_ctrl_3/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_ctrl_3::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_ctrl_3::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_ctrl_3/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_ctrl_3::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_ctrl_3::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_ctrl_3/struct.SE_TRNG_0_ROSC_EN_R.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_ctrl_3::SE_TRNG_0_ROSC_EN_R\">SE_TRNG_0_ROSC_EN_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_ctrl_3::SE_TRNG_0_ROSC_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_ctrl_3/struct.SE_TRNG_0_ROSC_EN_W.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_ctrl_3::SE_TRNG_0_ROSC_EN_W\">SE_TRNG_0_ROSC_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_ctrl_3::SE_TRNG_0_ROSC_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_ctrl_3/struct.SE_TRNG_0_HT_OD_EN_R.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_ctrl_3::SE_TRNG_0_HT_OD_EN_R\">SE_TRNG_0_HT_OD_EN_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_ctrl_3::SE_TRNG_0_HT_OD_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_ctrl_3/struct.SE_TRNG_0_HT_OD_EN_W.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_ctrl_3::SE_TRNG_0_HT_OD_EN_W\">SE_TRNG_0_HT_OD_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_ctrl_3::SE_TRNG_0_HT_OD_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_ctrl_3/struct.SE_TRNG_0_HT_APT_C_R.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_ctrl_3::SE_TRNG_0_HT_APT_C_R\">SE_TRNG_0_HT_APT_C_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_ctrl_3::SE_TRNG_0_HT_APT_C_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_ctrl_3/struct.SE_TRNG_0_HT_APT_C_W.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_ctrl_3::SE_TRNG_0_HT_APT_C_W\">SE_TRNG_0_HT_APT_C_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_ctrl_3::SE_TRNG_0_HT_APT_C_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_ctrl_3/struct.SE_TRNG_0_HT_RCT_C_R.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_ctrl_3::SE_TRNG_0_HT_RCT_C_R\">SE_TRNG_0_HT_RCT_C_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_ctrl_3::SE_TRNG_0_HT_RCT_C_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_ctrl_3/struct.SE_TRNG_0_HT_RCT_C_W.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_ctrl_3::SE_TRNG_0_HT_RCT_C_W\">SE_TRNG_0_HT_RCT_C_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_ctrl_3::SE_TRNG_0_HT_RCT_C_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_ctrl_3/struct.SE_TRNG_0_CP_RATIO_R.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_ctrl_3::SE_TRNG_0_CP_RATIO_R\">SE_TRNG_0_CP_RATIO_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_ctrl_3::SE_TRNG_0_CP_RATIO_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_ctrl_3/struct.SE_TRNG_0_CP_RATIO_W.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_ctrl_3::SE_TRNG_0_CP_RATIO_W\">SE_TRNG_0_CP_RATIO_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_ctrl_3::SE_TRNG_0_CP_RATIO_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_ctrl_3/struct.SE_TRNG_0_CTRL_3_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_ctrl_3::SE_TRNG_0_CTRL_3_SPEC\">SE_TRNG_0_CTRL_3_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_ctrl_3::SE_TRNG_0_CTRL_3_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_test_out_0/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_test_out_0::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_test_out_0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_test_out_0/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_test_out_0::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_test_out_0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_test_out_0/struct.SE_TRNG_0_TEST_OUT_0_R.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_test_out_0::SE_TRNG_0_TEST_OUT_0_R\">SE_TRNG_0_TEST_OUT_0_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_test_out_0::SE_TRNG_0_TEST_OUT_0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_test_out_0/struct.SE_TRNG_0_TEST_OUT_0_W.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_test_out_0::SE_TRNG_0_TEST_OUT_0_W\">SE_TRNG_0_TEST_OUT_0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_test_out_0::SE_TRNG_0_TEST_OUT_0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_test_out_0/struct.SE_TRNG_0_TEST_OUT_0_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_test_out_0::SE_TRNG_0_TEST_OUT_0_SPEC\">SE_TRNG_0_TEST_OUT_0_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_test_out_0::SE_TRNG_0_TEST_OUT_0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_test_out_1/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_test_out_1::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_test_out_1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_test_out_1/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_test_out_1::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_test_out_1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_test_out_1/struct.SE_TRNG_0_TEST_OUT_1_R.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_test_out_1::SE_TRNG_0_TEST_OUT_1_R\">SE_TRNG_0_TEST_OUT_1_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_test_out_1::SE_TRNG_0_TEST_OUT_1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_test_out_1/struct.SE_TRNG_0_TEST_OUT_1_W.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_test_out_1::SE_TRNG_0_TEST_OUT_1_W\">SE_TRNG_0_TEST_OUT_1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_test_out_1::SE_TRNG_0_TEST_OUT_1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_test_out_1/struct.SE_TRNG_0_TEST_OUT_1_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_test_out_1::SE_TRNG_0_TEST_OUT_1_SPEC\">SE_TRNG_0_TEST_OUT_1_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_test_out_1::SE_TRNG_0_TEST_OUT_1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_test_out_2/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_test_out_2::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_test_out_2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_test_out_2/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_test_out_2::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_test_out_2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_test_out_2/struct.SE_TRNG_0_TEST_OUT_2_R.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_test_out_2::SE_TRNG_0_TEST_OUT_2_R\">SE_TRNG_0_TEST_OUT_2_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_test_out_2::SE_TRNG_0_TEST_OUT_2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_test_out_2/struct.SE_TRNG_0_TEST_OUT_2_W.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_test_out_2::SE_TRNG_0_TEST_OUT_2_W\">SE_TRNG_0_TEST_OUT_2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_test_out_2::SE_TRNG_0_TEST_OUT_2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_test_out_2/struct.SE_TRNG_0_TEST_OUT_2_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_test_out_2::SE_TRNG_0_TEST_OUT_2_SPEC\">SE_TRNG_0_TEST_OUT_2_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_test_out_2::SE_TRNG_0_TEST_OUT_2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_test_out_3/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_test_out_3::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_test_out_3::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_test_out_3/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_test_out_3::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_test_out_3::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_test_out_3/struct.SE_TRNG_0_TEST_OUT_3_R.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_test_out_3::SE_TRNG_0_TEST_OUT_3_R\">SE_TRNG_0_TEST_OUT_3_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_test_out_3::SE_TRNG_0_TEST_OUT_3_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_test_out_3/struct.SE_TRNG_0_TEST_OUT_3_W.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_test_out_3::SE_TRNG_0_TEST_OUT_3_W\">SE_TRNG_0_TEST_OUT_3_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_test_out_3::SE_TRNG_0_TEST_OUT_3_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_test_out_3/struct.SE_TRNG_0_TEST_OUT_3_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_test_out_3::SE_TRNG_0_TEST_OUT_3_SPEC\">SE_TRNG_0_TEST_OUT_3_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_test_out_3::SE_TRNG_0_TEST_OUT_3_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_ctrl_prot/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_ctrl_prot::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_ctrl_prot::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_ctrl_prot/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_ctrl_prot::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_ctrl_prot::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_ctrl_prot/struct.SE_TRNG_ID1_EN_R.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_ctrl_prot::SE_TRNG_ID1_EN_R\">SE_TRNG_ID1_EN_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_ctrl_prot::SE_TRNG_ID1_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_ctrl_prot/struct.SE_TRNG_ID1_EN_W.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_ctrl_prot::SE_TRNG_ID1_EN_W\">SE_TRNG_ID1_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_ctrl_prot::SE_TRNG_ID1_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_ctrl_prot/struct.SE_TRNG_ID0_EN_R.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_ctrl_prot::SE_TRNG_ID0_EN_R\">SE_TRNG_ID0_EN_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_ctrl_prot::SE_TRNG_ID0_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_ctrl_prot/struct.SE_TRNG_ID0_EN_W.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_ctrl_prot::SE_TRNG_ID0_EN_W\">SE_TRNG_ID0_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_ctrl_prot::SE_TRNG_ID0_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_ctrl_prot/struct.SE_TRNG_PROT_EN_R.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_ctrl_prot::SE_TRNG_PROT_EN_R\">SE_TRNG_PROT_EN_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_ctrl_prot::SE_TRNG_PROT_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_ctrl_prot/struct.SE_TRNG_PROT_EN_W.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_ctrl_prot::SE_TRNG_PROT_EN_W\">SE_TRNG_PROT_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_ctrl_prot::SE_TRNG_PROT_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_trng_0_ctrl_prot/struct.SE_TRNG_0_CTRL_PROT_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_trng_0_ctrl_prot::SE_TRNG_0_CTRL_PROT_SPEC\">SE_TRNG_0_CTRL_PROT_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_trng_0_ctrl_prot::SE_TRNG_0_CTRL_PROT_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_pka_0_ctrl_0/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_pka_0_ctrl_0::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_pka_0_ctrl_0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_pka_0_ctrl_0/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_pka_0_ctrl_0::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_pka_0_ctrl_0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_pka_0_ctrl_0/struct.SE_PKA_0_STATUS_R.html\" title=\"struct bl602_pac::sec_eng::se_pka_0_ctrl_0::SE_PKA_0_STATUS_R\">SE_PKA_0_STATUS_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_pka_0_ctrl_0::SE_PKA_0_STATUS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_pka_0_ctrl_0/struct.SE_PKA_0_STATUS_W.html\" title=\"struct bl602_pac::sec_eng::se_pka_0_ctrl_0::SE_PKA_0_STATUS_W\">SE_PKA_0_STATUS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_pka_0_ctrl_0::SE_PKA_0_STATUS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_pka_0_ctrl_0/struct.SE_PKA_0_STATUS_CLR_1T_R.html\" title=\"struct bl602_pac::sec_eng::se_pka_0_ctrl_0::SE_PKA_0_STATUS_CLR_1T_R\">SE_PKA_0_STATUS_CLR_1T_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_pka_0_ctrl_0::SE_PKA_0_STATUS_CLR_1T_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_pka_0_ctrl_0/struct.SE_PKA_0_STATUS_CLR_1T_W.html\" title=\"struct bl602_pac::sec_eng::se_pka_0_ctrl_0::SE_PKA_0_STATUS_CLR_1T_W\">SE_PKA_0_STATUS_CLR_1T_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_pka_0_ctrl_0::SE_PKA_0_STATUS_CLR_1T_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_pka_0_ctrl_0/struct.SE_PKA_0_RAM_CLR_MD_R.html\" title=\"struct bl602_pac::sec_eng::se_pka_0_ctrl_0::SE_PKA_0_RAM_CLR_MD_R\">SE_PKA_0_RAM_CLR_MD_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_pka_0_ctrl_0::SE_PKA_0_RAM_CLR_MD_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_pka_0_ctrl_0/struct.SE_PKA_0_RAM_CLR_MD_W.html\" title=\"struct bl602_pac::sec_eng::se_pka_0_ctrl_0::SE_PKA_0_RAM_CLR_MD_W\">SE_PKA_0_RAM_CLR_MD_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_pka_0_ctrl_0::SE_PKA_0_RAM_CLR_MD_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_pka_0_ctrl_0/struct.SE_PKA_0_ENDIAN_R.html\" title=\"struct bl602_pac::sec_eng::se_pka_0_ctrl_0::SE_PKA_0_ENDIAN_R\">SE_PKA_0_ENDIAN_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_pka_0_ctrl_0::SE_PKA_0_ENDIAN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_pka_0_ctrl_0/struct.SE_PKA_0_ENDIAN_W.html\" title=\"struct bl602_pac::sec_eng::se_pka_0_ctrl_0::SE_PKA_0_ENDIAN_W\">SE_PKA_0_ENDIAN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_pka_0_ctrl_0::SE_PKA_0_ENDIAN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_pka_0_ctrl_0/struct.SE_PKA_0_INT_MASK_R.html\" title=\"struct bl602_pac::sec_eng::se_pka_0_ctrl_0::SE_PKA_0_INT_MASK_R\">SE_PKA_0_INT_MASK_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_pka_0_ctrl_0::SE_PKA_0_INT_MASK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_pka_0_ctrl_0/struct.SE_PKA_0_INT_MASK_W.html\" title=\"struct bl602_pac::sec_eng::se_pka_0_ctrl_0::SE_PKA_0_INT_MASK_W\">SE_PKA_0_INT_MASK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_pka_0_ctrl_0::SE_PKA_0_INT_MASK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_pka_0_ctrl_0/struct.SE_PKA_0_INT_SET_R.html\" title=\"struct bl602_pac::sec_eng::se_pka_0_ctrl_0::SE_PKA_0_INT_SET_R\">SE_PKA_0_INT_SET_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_pka_0_ctrl_0::SE_PKA_0_INT_SET_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_pka_0_ctrl_0/struct.SE_PKA_0_INT_SET_W.html\" title=\"struct bl602_pac::sec_eng::se_pka_0_ctrl_0::SE_PKA_0_INT_SET_W\">SE_PKA_0_INT_SET_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_pka_0_ctrl_0::SE_PKA_0_INT_SET_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_pka_0_ctrl_0/struct.SE_PKA_0_INT_CLR_1T_R.html\" title=\"struct bl602_pac::sec_eng::se_pka_0_ctrl_0::SE_PKA_0_INT_CLR_1T_R\">SE_PKA_0_INT_CLR_1T_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_pka_0_ctrl_0::SE_PKA_0_INT_CLR_1T_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_pka_0_ctrl_0/struct.SE_PKA_0_INT_CLR_1T_W.html\" title=\"struct bl602_pac::sec_eng::se_pka_0_ctrl_0::SE_PKA_0_INT_CLR_1T_W\">SE_PKA_0_INT_CLR_1T_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_pka_0_ctrl_0::SE_PKA_0_INT_CLR_1T_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_pka_0_ctrl_0/struct.SE_PKA_0_INT_R.html\" title=\"struct bl602_pac::sec_eng::se_pka_0_ctrl_0::SE_PKA_0_INT_R\">SE_PKA_0_INT_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_pka_0_ctrl_0::SE_PKA_0_INT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_pka_0_ctrl_0/struct.SE_PKA_0_INT_W.html\" title=\"struct bl602_pac::sec_eng::se_pka_0_ctrl_0::SE_PKA_0_INT_W\">SE_PKA_0_INT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_pka_0_ctrl_0::SE_PKA_0_INT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_pka_0_ctrl_0/struct.SE_PKA_0_PROT_MD_R.html\" title=\"struct bl602_pac::sec_eng::se_pka_0_ctrl_0::SE_PKA_0_PROT_MD_R\">SE_PKA_0_PROT_MD_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_pka_0_ctrl_0::SE_PKA_0_PROT_MD_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_pka_0_ctrl_0/struct.SE_PKA_0_PROT_MD_W.html\" title=\"struct bl602_pac::sec_eng::se_pka_0_ctrl_0::SE_PKA_0_PROT_MD_W\">SE_PKA_0_PROT_MD_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_pka_0_ctrl_0::SE_PKA_0_PROT_MD_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_pka_0_ctrl_0/struct.SE_PKA_0_EN_R.html\" title=\"struct bl602_pac::sec_eng::se_pka_0_ctrl_0::SE_PKA_0_EN_R\">SE_PKA_0_EN_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_pka_0_ctrl_0::SE_PKA_0_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_pka_0_ctrl_0/struct.SE_PKA_0_EN_W.html\" title=\"struct bl602_pac::sec_eng::se_pka_0_ctrl_0::SE_PKA_0_EN_W\">SE_PKA_0_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_pka_0_ctrl_0::SE_PKA_0_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_pka_0_ctrl_0/struct.SE_PKA_0_BUSY_R.html\" title=\"struct bl602_pac::sec_eng::se_pka_0_ctrl_0::SE_PKA_0_BUSY_R\">SE_PKA_0_BUSY_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_pka_0_ctrl_0::SE_PKA_0_BUSY_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_pka_0_ctrl_0/struct.SE_PKA_0_BUSY_W.html\" title=\"struct bl602_pac::sec_eng::se_pka_0_ctrl_0::SE_PKA_0_BUSY_W\">SE_PKA_0_BUSY_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_pka_0_ctrl_0::SE_PKA_0_BUSY_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_pka_0_ctrl_0/struct.SE_PKA_0_DONE_CLR_1T_R.html\" title=\"struct bl602_pac::sec_eng::se_pka_0_ctrl_0::SE_PKA_0_DONE_CLR_1T_R\">SE_PKA_0_DONE_CLR_1T_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_pka_0_ctrl_0::SE_PKA_0_DONE_CLR_1T_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_pka_0_ctrl_0/struct.SE_PKA_0_DONE_CLR_1T_W.html\" title=\"struct bl602_pac::sec_eng::se_pka_0_ctrl_0::SE_PKA_0_DONE_CLR_1T_W\">SE_PKA_0_DONE_CLR_1T_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_pka_0_ctrl_0::SE_PKA_0_DONE_CLR_1T_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_pka_0_ctrl_0/struct.SE_PKA_0_DONE_R.html\" title=\"struct bl602_pac::sec_eng::se_pka_0_ctrl_0::SE_PKA_0_DONE_R\">SE_PKA_0_DONE_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_pka_0_ctrl_0::SE_PKA_0_DONE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_pka_0_ctrl_0/struct.SE_PKA_0_DONE_W.html\" title=\"struct bl602_pac::sec_eng::se_pka_0_ctrl_0::SE_PKA_0_DONE_W\">SE_PKA_0_DONE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_pka_0_ctrl_0::SE_PKA_0_DONE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_pka_0_ctrl_0/struct.SE_PKA_0_CTRL_0_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_pka_0_ctrl_0::SE_PKA_0_CTRL_0_SPEC\">SE_PKA_0_CTRL_0_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_pka_0_ctrl_0::SE_PKA_0_CTRL_0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_pka_0_seed/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_pka_0_seed::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_pka_0_seed::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_pka_0_seed/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_pka_0_seed::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_pka_0_seed::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_pka_0_seed/struct.SE_PKA_0_SEED_R.html\" title=\"struct bl602_pac::sec_eng::se_pka_0_seed::SE_PKA_0_SEED_R\">SE_PKA_0_SEED_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_pka_0_seed::SE_PKA_0_SEED_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_pka_0_seed/struct.SE_PKA_0_SEED_W.html\" title=\"struct bl602_pac::sec_eng::se_pka_0_seed::SE_PKA_0_SEED_W\">SE_PKA_0_SEED_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_pka_0_seed::SE_PKA_0_SEED_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_pka_0_seed/struct.SE_PKA_0_SEED_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_pka_0_seed::SE_PKA_0_SEED_SPEC\">SE_PKA_0_SEED_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_pka_0_seed::SE_PKA_0_SEED_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_pka_0_ctrl_1/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_pka_0_ctrl_1::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_pka_0_ctrl_1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_pka_0_ctrl_1/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_pka_0_ctrl_1::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_pka_0_ctrl_1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_pka_0_ctrl_1/struct.SE_PKA_0_HBYPASS_R.html\" title=\"struct bl602_pac::sec_eng::se_pka_0_ctrl_1::SE_PKA_0_HBYPASS_R\">SE_PKA_0_HBYPASS_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_pka_0_ctrl_1::SE_PKA_0_HBYPASS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_pka_0_ctrl_1/struct.SE_PKA_0_HBYPASS_W.html\" title=\"struct bl602_pac::sec_eng::se_pka_0_ctrl_1::SE_PKA_0_HBYPASS_W\">SE_PKA_0_HBYPASS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_pka_0_ctrl_1::SE_PKA_0_HBYPASS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_pka_0_ctrl_1/struct.SE_PKA_0_HBURST_R.html\" title=\"struct bl602_pac::sec_eng::se_pka_0_ctrl_1::SE_PKA_0_HBURST_R\">SE_PKA_0_HBURST_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_pka_0_ctrl_1::SE_PKA_0_HBURST_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_pka_0_ctrl_1/struct.SE_PKA_0_HBURST_W.html\" title=\"struct bl602_pac::sec_eng::se_pka_0_ctrl_1::SE_PKA_0_HBURST_W\">SE_PKA_0_HBURST_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_pka_0_ctrl_1::SE_PKA_0_HBURST_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_pka_0_ctrl_1/struct.SE_PKA_0_CTRL_1_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_pka_0_ctrl_1::SE_PKA_0_CTRL_1_SPEC\">SE_PKA_0_CTRL_1_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_pka_0_ctrl_1::SE_PKA_0_CTRL_1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_pka_0_rw/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_pka_0_rw::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_pka_0_rw::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_pka_0_rw/struct.SE_PKA_0_RW_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_pka_0_rw::SE_PKA_0_RW_SPEC\">SE_PKA_0_RW_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_pka_0_rw::SE_PKA_0_RW_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_pka_0_rw_burst/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_pka_0_rw_burst::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_pka_0_rw_burst::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_pka_0_rw_burst/struct.SE_PKA_0_RW_BURST_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_pka_0_rw_burst::SE_PKA_0_RW_BURST_SPEC\">SE_PKA_0_RW_BURST_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_pka_0_rw_burst::SE_PKA_0_RW_BURST_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_pka_0_ctrl_prot/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_pka_0_ctrl_prot::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_pka_0_ctrl_prot::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_pka_0_ctrl_prot/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_pka_0_ctrl_prot::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_pka_0_ctrl_prot::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_pka_0_ctrl_prot/struct.SE_PKA_ID1_EN_R.html\" title=\"struct bl602_pac::sec_eng::se_pka_0_ctrl_prot::SE_PKA_ID1_EN_R\">SE_PKA_ID1_EN_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_pka_0_ctrl_prot::SE_PKA_ID1_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_pka_0_ctrl_prot/struct.SE_PKA_ID1_EN_W.html\" title=\"struct bl602_pac::sec_eng::se_pka_0_ctrl_prot::SE_PKA_ID1_EN_W\">SE_PKA_ID1_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_pka_0_ctrl_prot::SE_PKA_ID1_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_pka_0_ctrl_prot/struct.SE_PKA_ID0_EN_R.html\" title=\"struct bl602_pac::sec_eng::se_pka_0_ctrl_prot::SE_PKA_ID0_EN_R\">SE_PKA_ID0_EN_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_pka_0_ctrl_prot::SE_PKA_ID0_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_pka_0_ctrl_prot/struct.SE_PKA_ID0_EN_W.html\" title=\"struct bl602_pac::sec_eng::se_pka_0_ctrl_prot::SE_PKA_ID0_EN_W\">SE_PKA_ID0_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_pka_0_ctrl_prot::SE_PKA_ID0_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_pka_0_ctrl_prot/struct.SE_PKA_PROT_EN_R.html\" title=\"struct bl602_pac::sec_eng::se_pka_0_ctrl_prot::SE_PKA_PROT_EN_R\">SE_PKA_PROT_EN_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_pka_0_ctrl_prot::SE_PKA_PROT_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_pka_0_ctrl_prot/struct.SE_PKA_PROT_EN_W.html\" title=\"struct bl602_pac::sec_eng::se_pka_0_ctrl_prot::SE_PKA_PROT_EN_W\">SE_PKA_PROT_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_pka_0_ctrl_prot::SE_PKA_PROT_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_pka_0_ctrl_prot/struct.SE_PKA_0_CTRL_PROT_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_pka_0_ctrl_prot::SE_PKA_0_CTRL_PROT_SPEC\">SE_PKA_0_CTRL_PROT_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_pka_0_ctrl_prot::SE_PKA_0_CTRL_PROT_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_cdet_0_ctrl_0/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_cdet_0_ctrl_0::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_cdet_0_ctrl_0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_cdet_0_ctrl_0/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_cdet_0_ctrl_0::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_cdet_0_ctrl_0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_cdet_0_ctrl_0/struct.SE_CDET_0_G_LOOP_MIN_R.html\" title=\"struct bl602_pac::sec_eng::se_cdet_0_ctrl_0::SE_CDET_0_G_LOOP_MIN_R\">SE_CDET_0_G_LOOP_MIN_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_cdet_0_ctrl_0::SE_CDET_0_G_LOOP_MIN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_cdet_0_ctrl_0/struct.SE_CDET_0_G_LOOP_MIN_W.html\" title=\"struct bl602_pac::sec_eng::se_cdet_0_ctrl_0::SE_CDET_0_G_LOOP_MIN_W\">SE_CDET_0_G_LOOP_MIN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_cdet_0_ctrl_0::SE_CDET_0_G_LOOP_MIN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_cdet_0_ctrl_0/struct.SE_CDET_0_G_LOOP_MAX_R.html\" title=\"struct bl602_pac::sec_eng::se_cdet_0_ctrl_0::SE_CDET_0_G_LOOP_MAX_R\">SE_CDET_0_G_LOOP_MAX_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_cdet_0_ctrl_0::SE_CDET_0_G_LOOP_MAX_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_cdet_0_ctrl_0/struct.SE_CDET_0_G_LOOP_MAX_W.html\" title=\"struct bl602_pac::sec_eng::se_cdet_0_ctrl_0::SE_CDET_0_G_LOOP_MAX_W\">SE_CDET_0_G_LOOP_MAX_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_cdet_0_ctrl_0::SE_CDET_0_G_LOOP_MAX_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_cdet_0_ctrl_0/struct.SE_CDET_0_STATUS_R.html\" title=\"struct bl602_pac::sec_eng::se_cdet_0_ctrl_0::SE_CDET_0_STATUS_R\">SE_CDET_0_STATUS_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_cdet_0_ctrl_0::SE_CDET_0_STATUS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_cdet_0_ctrl_0/struct.SE_CDET_0_STATUS_W.html\" title=\"struct bl602_pac::sec_eng::se_cdet_0_ctrl_0::SE_CDET_0_STATUS_W\">SE_CDET_0_STATUS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_cdet_0_ctrl_0::SE_CDET_0_STATUS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_cdet_0_ctrl_0/struct.SE_CDET_0_ERROR_R.html\" title=\"struct bl602_pac::sec_eng::se_cdet_0_ctrl_0::SE_CDET_0_ERROR_R\">SE_CDET_0_ERROR_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_cdet_0_ctrl_0::SE_CDET_0_ERROR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_cdet_0_ctrl_0/struct.SE_CDET_0_ERROR_W.html\" title=\"struct bl602_pac::sec_eng::se_cdet_0_ctrl_0::SE_CDET_0_ERROR_W\">SE_CDET_0_ERROR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_cdet_0_ctrl_0::SE_CDET_0_ERROR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_cdet_0_ctrl_0/struct.SE_CDET_0_EN_R.html\" title=\"struct bl602_pac::sec_eng::se_cdet_0_ctrl_0::SE_CDET_0_EN_R\">SE_CDET_0_EN_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_cdet_0_ctrl_0::SE_CDET_0_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_cdet_0_ctrl_0/struct.SE_CDET_0_EN_W.html\" title=\"struct bl602_pac::sec_eng::se_cdet_0_ctrl_0::SE_CDET_0_EN_W\">SE_CDET_0_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_cdet_0_ctrl_0::SE_CDET_0_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_cdet_0_ctrl_0/struct.SE_CDET_0_CTRL_0_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_cdet_0_ctrl_0::SE_CDET_0_CTRL_0_SPEC\">SE_CDET_0_CTRL_0_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_cdet_0_ctrl_0::SE_CDET_0_CTRL_0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_cdet_0_ctrl_1/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_cdet_0_ctrl_1::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_cdet_0_ctrl_1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_cdet_0_ctrl_1/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_cdet_0_ctrl_1::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_cdet_0_ctrl_1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_cdet_0_ctrl_1/struct.SE_CDET_0_G_SLP_N_R.html\" title=\"struct bl602_pac::sec_eng::se_cdet_0_ctrl_1::SE_CDET_0_G_SLP_N_R\">SE_CDET_0_G_SLP_N_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_cdet_0_ctrl_1::SE_CDET_0_G_SLP_N_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_cdet_0_ctrl_1/struct.SE_CDET_0_G_SLP_N_W.html\" title=\"struct bl602_pac::sec_eng::se_cdet_0_ctrl_1::SE_CDET_0_G_SLP_N_W\">SE_CDET_0_G_SLP_N_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_cdet_0_ctrl_1::SE_CDET_0_G_SLP_N_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_cdet_0_ctrl_1/struct.SE_CDET_0_T_DLY_N_R.html\" title=\"struct bl602_pac::sec_eng::se_cdet_0_ctrl_1::SE_CDET_0_T_DLY_N_R\">SE_CDET_0_T_DLY_N_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_cdet_0_ctrl_1::SE_CDET_0_T_DLY_N_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_cdet_0_ctrl_1/struct.SE_CDET_0_T_DLY_N_W.html\" title=\"struct bl602_pac::sec_eng::se_cdet_0_ctrl_1::SE_CDET_0_T_DLY_N_W\">SE_CDET_0_T_DLY_N_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_cdet_0_ctrl_1::SE_CDET_0_T_DLY_N_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_cdet_0_ctrl_1/struct.SE_CDET_0_T_LOOP_N_R.html\" title=\"struct bl602_pac::sec_eng::se_cdet_0_ctrl_1::SE_CDET_0_T_LOOP_N_R\">SE_CDET_0_T_LOOP_N_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_cdet_0_ctrl_1::SE_CDET_0_T_LOOP_N_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_cdet_0_ctrl_1/struct.SE_CDET_0_T_LOOP_N_W.html\" title=\"struct bl602_pac::sec_eng::se_cdet_0_ctrl_1::SE_CDET_0_T_LOOP_N_W\">SE_CDET_0_T_LOOP_N_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_cdet_0_ctrl_1::SE_CDET_0_T_LOOP_N_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_cdet_0_ctrl_1/struct.SE_CDET_0_CTRL_1_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_cdet_0_ctrl_1::SE_CDET_0_CTRL_1_SPEC\">SE_CDET_0_CTRL_1_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_cdet_0_ctrl_1::SE_CDET_0_CTRL_1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_cdet_0_ctrl_prot/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_cdet_0_ctrl_prot::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_cdet_0_ctrl_prot::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_cdet_0_ctrl_prot/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_cdet_0_ctrl_prot::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_cdet_0_ctrl_prot::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_cdet_0_ctrl_prot/struct.SE_CDET_ID1_EN_R.html\" title=\"struct bl602_pac::sec_eng::se_cdet_0_ctrl_prot::SE_CDET_ID1_EN_R\">SE_CDET_ID1_EN_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_cdet_0_ctrl_prot::SE_CDET_ID1_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_cdet_0_ctrl_prot/struct.SE_CDET_ID1_EN_W.html\" title=\"struct bl602_pac::sec_eng::se_cdet_0_ctrl_prot::SE_CDET_ID1_EN_W\">SE_CDET_ID1_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_cdet_0_ctrl_prot::SE_CDET_ID1_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_cdet_0_ctrl_prot/struct.SE_CDET_ID0_EN_R.html\" title=\"struct bl602_pac::sec_eng::se_cdet_0_ctrl_prot::SE_CDET_ID0_EN_R\">SE_CDET_ID0_EN_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_cdet_0_ctrl_prot::SE_CDET_ID0_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_cdet_0_ctrl_prot/struct.SE_CDET_ID0_EN_W.html\" title=\"struct bl602_pac::sec_eng::se_cdet_0_ctrl_prot::SE_CDET_ID0_EN_W\">SE_CDET_ID0_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_cdet_0_ctrl_prot::SE_CDET_ID0_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_cdet_0_ctrl_prot/struct.SE_CDET_PROT_EN_R.html\" title=\"struct bl602_pac::sec_eng::se_cdet_0_ctrl_prot::SE_CDET_PROT_EN_R\">SE_CDET_PROT_EN_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_cdet_0_ctrl_prot::SE_CDET_PROT_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_cdet_0_ctrl_prot/struct.SE_CDET_PROT_EN_W.html\" title=\"struct bl602_pac::sec_eng::se_cdet_0_ctrl_prot::SE_CDET_PROT_EN_W\">SE_CDET_PROT_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_cdet_0_ctrl_prot::SE_CDET_PROT_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_cdet_0_ctrl_prot/struct.SE_CDET_0_CTRL_PROT_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_cdet_0_ctrl_prot::SE_CDET_0_CTRL_PROT_SPEC\">SE_CDET_0_CTRL_PROT_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_cdet_0_ctrl_prot::SE_CDET_0_CTRL_PROT_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_gmac_0_ctrl_0/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_gmac_0_ctrl_0::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_gmac_0_ctrl_0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_gmac_0_ctrl_0/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_gmac_0_ctrl_0::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_gmac_0_ctrl_0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_gmac_0_ctrl_0/struct.SE_GMAC_0_X_ENDIAN_R.html\" title=\"struct bl602_pac::sec_eng::se_gmac_0_ctrl_0::SE_GMAC_0_X_ENDIAN_R\">SE_GMAC_0_X_ENDIAN_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_gmac_0_ctrl_0::SE_GMAC_0_X_ENDIAN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_gmac_0_ctrl_0/struct.SE_GMAC_0_X_ENDIAN_W.html\" title=\"struct bl602_pac::sec_eng::se_gmac_0_ctrl_0::SE_GMAC_0_X_ENDIAN_W\">SE_GMAC_0_X_ENDIAN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_gmac_0_ctrl_0::SE_GMAC_0_X_ENDIAN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_gmac_0_ctrl_0/struct.SE_GMAC_0_H_ENDIAN_R.html\" title=\"struct bl602_pac::sec_eng::se_gmac_0_ctrl_0::SE_GMAC_0_H_ENDIAN_R\">SE_GMAC_0_H_ENDIAN_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_gmac_0_ctrl_0::SE_GMAC_0_H_ENDIAN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_gmac_0_ctrl_0/struct.SE_GMAC_0_H_ENDIAN_W.html\" title=\"struct bl602_pac::sec_eng::se_gmac_0_ctrl_0::SE_GMAC_0_H_ENDIAN_W\">SE_GMAC_0_H_ENDIAN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_gmac_0_ctrl_0::SE_GMAC_0_H_ENDIAN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_gmac_0_ctrl_0/struct.SE_GMAC_0_T_ENDIAN_R.html\" title=\"struct bl602_pac::sec_eng::se_gmac_0_ctrl_0::SE_GMAC_0_T_ENDIAN_R\">SE_GMAC_0_T_ENDIAN_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_gmac_0_ctrl_0::SE_GMAC_0_T_ENDIAN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_gmac_0_ctrl_0/struct.SE_GMAC_0_T_ENDIAN_W.html\" title=\"struct bl602_pac::sec_eng::se_gmac_0_ctrl_0::SE_GMAC_0_T_ENDIAN_W\">SE_GMAC_0_T_ENDIAN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_gmac_0_ctrl_0::SE_GMAC_0_T_ENDIAN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_gmac_0_ctrl_0/struct.SE_GMAC_0_INT_MASK_R.html\" title=\"struct bl602_pac::sec_eng::se_gmac_0_ctrl_0::SE_GMAC_0_INT_MASK_R\">SE_GMAC_0_INT_MASK_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_gmac_0_ctrl_0::SE_GMAC_0_INT_MASK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_gmac_0_ctrl_0/struct.SE_GMAC_0_INT_MASK_W.html\" title=\"struct bl602_pac::sec_eng::se_gmac_0_ctrl_0::SE_GMAC_0_INT_MASK_W\">SE_GMAC_0_INT_MASK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_gmac_0_ctrl_0::SE_GMAC_0_INT_MASK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_gmac_0_ctrl_0/struct.SE_GMAC_0_INT_SET_1T_R.html\" title=\"struct bl602_pac::sec_eng::se_gmac_0_ctrl_0::SE_GMAC_0_INT_SET_1T_R\">SE_GMAC_0_INT_SET_1T_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_gmac_0_ctrl_0::SE_GMAC_0_INT_SET_1T_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_gmac_0_ctrl_0/struct.SE_GMAC_0_INT_SET_1T_W.html\" title=\"struct bl602_pac::sec_eng::se_gmac_0_ctrl_0::SE_GMAC_0_INT_SET_1T_W\">SE_GMAC_0_INT_SET_1T_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_gmac_0_ctrl_0::SE_GMAC_0_INT_SET_1T_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_gmac_0_ctrl_0/struct.SE_GMAC_0_INT_CLR_1T_R.html\" title=\"struct bl602_pac::sec_eng::se_gmac_0_ctrl_0::SE_GMAC_0_INT_CLR_1T_R\">SE_GMAC_0_INT_CLR_1T_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_gmac_0_ctrl_0::SE_GMAC_0_INT_CLR_1T_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_gmac_0_ctrl_0/struct.SE_GMAC_0_INT_CLR_1T_W.html\" title=\"struct bl602_pac::sec_eng::se_gmac_0_ctrl_0::SE_GMAC_0_INT_CLR_1T_W\">SE_GMAC_0_INT_CLR_1T_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_gmac_0_ctrl_0::SE_GMAC_0_INT_CLR_1T_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_gmac_0_ctrl_0/struct.SE_GMAC_0_INT_R.html\" title=\"struct bl602_pac::sec_eng::se_gmac_0_ctrl_0::SE_GMAC_0_INT_R\">SE_GMAC_0_INT_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_gmac_0_ctrl_0::SE_GMAC_0_INT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_gmac_0_ctrl_0/struct.SE_GMAC_0_INT_W.html\" title=\"struct bl602_pac::sec_eng::se_gmac_0_ctrl_0::SE_GMAC_0_INT_W\">SE_GMAC_0_INT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_gmac_0_ctrl_0::SE_GMAC_0_INT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_gmac_0_ctrl_0/struct.SE_GMAC_0_EN_R.html\" title=\"struct bl602_pac::sec_eng::se_gmac_0_ctrl_0::SE_GMAC_0_EN_R\">SE_GMAC_0_EN_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_gmac_0_ctrl_0::SE_GMAC_0_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_gmac_0_ctrl_0/struct.SE_GMAC_0_EN_W.html\" title=\"struct bl602_pac::sec_eng::se_gmac_0_ctrl_0::SE_GMAC_0_EN_W\">SE_GMAC_0_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_gmac_0_ctrl_0::SE_GMAC_0_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_gmac_0_ctrl_0/struct.SE_GMAC_0_TRIG_1T_R.html\" title=\"struct bl602_pac::sec_eng::se_gmac_0_ctrl_0::SE_GMAC_0_TRIG_1T_R\">SE_GMAC_0_TRIG_1T_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_gmac_0_ctrl_0::SE_GMAC_0_TRIG_1T_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_gmac_0_ctrl_0/struct.SE_GMAC_0_TRIG_1T_W.html\" title=\"struct bl602_pac::sec_eng::se_gmac_0_ctrl_0::SE_GMAC_0_TRIG_1T_W\">SE_GMAC_0_TRIG_1T_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_gmac_0_ctrl_0::SE_GMAC_0_TRIG_1T_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_gmac_0_ctrl_0/struct.SE_GMAC_0_BUSY_R.html\" title=\"struct bl602_pac::sec_eng::se_gmac_0_ctrl_0::SE_GMAC_0_BUSY_R\">SE_GMAC_0_BUSY_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_gmac_0_ctrl_0::SE_GMAC_0_BUSY_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_gmac_0_ctrl_0/struct.SE_GMAC_0_BUSY_W.html\" title=\"struct bl602_pac::sec_eng::se_gmac_0_ctrl_0::SE_GMAC_0_BUSY_W\">SE_GMAC_0_BUSY_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_gmac_0_ctrl_0::SE_GMAC_0_BUSY_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_gmac_0_ctrl_0/struct.SE_GMAC_0_CTRL_0_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_gmac_0_ctrl_0::SE_GMAC_0_CTRL_0_SPEC\">SE_GMAC_0_CTRL_0_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_gmac_0_ctrl_0::SE_GMAC_0_CTRL_0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_gmac_0_lca/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_gmac_0_lca::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_gmac_0_lca::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_gmac_0_lca/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_gmac_0_lca::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_gmac_0_lca::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_gmac_0_lca/struct.SE_GMAC_0_LCA_R.html\" title=\"struct bl602_pac::sec_eng::se_gmac_0_lca::SE_GMAC_0_LCA_R\">SE_GMAC_0_LCA_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_gmac_0_lca::SE_GMAC_0_LCA_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_gmac_0_lca/struct.SE_GMAC_0_LCA_W.html\" title=\"struct bl602_pac::sec_eng::se_gmac_0_lca::SE_GMAC_0_LCA_W\">SE_GMAC_0_LCA_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_gmac_0_lca::SE_GMAC_0_LCA_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_gmac_0_lca/struct.SE_GMAC_0_LCA_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_gmac_0_lca::SE_GMAC_0_LCA_SPEC\">SE_GMAC_0_LCA_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_gmac_0_lca::SE_GMAC_0_LCA_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_gmac_0_status/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_gmac_0_status::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_gmac_0_status::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_gmac_0_status/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_gmac_0_status::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_gmac_0_status::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_gmac_0_status/struct.SE_GMAC_0_STATUS_R.html\" title=\"struct bl602_pac::sec_eng::se_gmac_0_status::SE_GMAC_0_STATUS_R\">SE_GMAC_0_STATUS_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_gmac_0_status::SE_GMAC_0_STATUS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_gmac_0_status/struct.SE_GMAC_0_STATUS_W.html\" title=\"struct bl602_pac::sec_eng::se_gmac_0_status::SE_GMAC_0_STATUS_W\">SE_GMAC_0_STATUS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_gmac_0_status::SE_GMAC_0_STATUS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_gmac_0_status/struct.SE_GMAC_0_STATUS_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_gmac_0_status::SE_GMAC_0_STATUS_SPEC\">SE_GMAC_0_STATUS_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_gmac_0_status::SE_GMAC_0_STATUS_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_gmac_0_ctrl_prot/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_gmac_0_ctrl_prot::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_gmac_0_ctrl_prot::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_gmac_0_ctrl_prot/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_gmac_0_ctrl_prot::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_gmac_0_ctrl_prot::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_gmac_0_ctrl_prot/struct.SE_GMAC_ID1_EN_R.html\" title=\"struct bl602_pac::sec_eng::se_gmac_0_ctrl_prot::SE_GMAC_ID1_EN_R\">SE_GMAC_ID1_EN_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_gmac_0_ctrl_prot::SE_GMAC_ID1_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_gmac_0_ctrl_prot/struct.SE_GMAC_ID1_EN_W.html\" title=\"struct bl602_pac::sec_eng::se_gmac_0_ctrl_prot::SE_GMAC_ID1_EN_W\">SE_GMAC_ID1_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_gmac_0_ctrl_prot::SE_GMAC_ID1_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_gmac_0_ctrl_prot/struct.SE_GMAC_ID0_EN_R.html\" title=\"struct bl602_pac::sec_eng::se_gmac_0_ctrl_prot::SE_GMAC_ID0_EN_R\">SE_GMAC_ID0_EN_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_gmac_0_ctrl_prot::SE_GMAC_ID0_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_gmac_0_ctrl_prot/struct.SE_GMAC_ID0_EN_W.html\" title=\"struct bl602_pac::sec_eng::se_gmac_0_ctrl_prot::SE_GMAC_ID0_EN_W\">SE_GMAC_ID0_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_gmac_0_ctrl_prot::SE_GMAC_ID0_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_gmac_0_ctrl_prot/struct.SE_GMAC_PROT_EN_R.html\" title=\"struct bl602_pac::sec_eng::se_gmac_0_ctrl_prot::SE_GMAC_PROT_EN_R\">SE_GMAC_PROT_EN_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_gmac_0_ctrl_prot::SE_GMAC_PROT_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_gmac_0_ctrl_prot/struct.SE_GMAC_PROT_EN_W.html\" title=\"struct bl602_pac::sec_eng::se_gmac_0_ctrl_prot::SE_GMAC_PROT_EN_W\">SE_GMAC_PROT_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_gmac_0_ctrl_prot::SE_GMAC_PROT_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_gmac_0_ctrl_prot/struct.SE_GMAC_0_CTRL_PROT_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_gmac_0_ctrl_prot::SE_GMAC_0_CTRL_PROT_SPEC\">SE_GMAC_0_CTRL_PROT_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_gmac_0_ctrl_prot::SE_GMAC_0_CTRL_PROT_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_ctrl_prot_rd/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_ctrl_prot_rd::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_ctrl_prot_rd::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_ctrl_prot_rd/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_ctrl_prot_rd::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_ctrl_prot_rd::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_ctrl_prot_rd/struct.SE_DBG_DIS_R.html\" title=\"struct bl602_pac::sec_eng::se_ctrl_prot_rd::SE_DBG_DIS_R\">SE_DBG_DIS_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_ctrl_prot_rd::SE_DBG_DIS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_ctrl_prot_rd/struct.SE_DBG_DIS_W.html\" title=\"struct bl602_pac::sec_eng::se_ctrl_prot_rd::SE_DBG_DIS_W\">SE_DBG_DIS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_ctrl_prot_rd::SE_DBG_DIS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_ctrl_prot_rd/struct.SE_GMAC_ID1_EN_RD_R.html\" title=\"struct bl602_pac::sec_eng::se_ctrl_prot_rd::SE_GMAC_ID1_EN_RD_R\">SE_GMAC_ID1_EN_RD_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_ctrl_prot_rd::SE_GMAC_ID1_EN_RD_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_ctrl_prot_rd/struct.SE_GMAC_ID1_EN_RD_W.html\" title=\"struct bl602_pac::sec_eng::se_ctrl_prot_rd::SE_GMAC_ID1_EN_RD_W\">SE_GMAC_ID1_EN_RD_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_ctrl_prot_rd::SE_GMAC_ID1_EN_RD_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_ctrl_prot_rd/struct.SE_GMAC_ID0_EN_RD_R.html\" title=\"struct bl602_pac::sec_eng::se_ctrl_prot_rd::SE_GMAC_ID0_EN_RD_R\">SE_GMAC_ID0_EN_RD_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_ctrl_prot_rd::SE_GMAC_ID0_EN_RD_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_ctrl_prot_rd/struct.SE_GMAC_ID0_EN_RD_W.html\" title=\"struct bl602_pac::sec_eng::se_ctrl_prot_rd::SE_GMAC_ID0_EN_RD_W\">SE_GMAC_ID0_EN_RD_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_ctrl_prot_rd::SE_GMAC_ID0_EN_RD_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_ctrl_prot_rd/struct.SE_GMAC_PROT_EN_RD_R.html\" title=\"struct bl602_pac::sec_eng::se_ctrl_prot_rd::SE_GMAC_PROT_EN_RD_R\">SE_GMAC_PROT_EN_RD_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_ctrl_prot_rd::SE_GMAC_PROT_EN_RD_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_ctrl_prot_rd/struct.SE_GMAC_PROT_EN_RD_W.html\" title=\"struct bl602_pac::sec_eng::se_ctrl_prot_rd::SE_GMAC_PROT_EN_RD_W\">SE_GMAC_PROT_EN_RD_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_ctrl_prot_rd::SE_GMAC_PROT_EN_RD_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_ctrl_prot_rd/struct.SE_CDET_ID1_EN_RD_R.html\" title=\"struct bl602_pac::sec_eng::se_ctrl_prot_rd::SE_CDET_ID1_EN_RD_R\">SE_CDET_ID1_EN_RD_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_ctrl_prot_rd::SE_CDET_ID1_EN_RD_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_ctrl_prot_rd/struct.SE_CDET_ID1_EN_RD_W.html\" title=\"struct bl602_pac::sec_eng::se_ctrl_prot_rd::SE_CDET_ID1_EN_RD_W\">SE_CDET_ID1_EN_RD_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_ctrl_prot_rd::SE_CDET_ID1_EN_RD_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_ctrl_prot_rd/struct.SE_CDET_ID0_EN_RD_R.html\" title=\"struct bl602_pac::sec_eng::se_ctrl_prot_rd::SE_CDET_ID0_EN_RD_R\">SE_CDET_ID0_EN_RD_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_ctrl_prot_rd::SE_CDET_ID0_EN_RD_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_ctrl_prot_rd/struct.SE_CDET_ID0_EN_RD_W.html\" title=\"struct bl602_pac::sec_eng::se_ctrl_prot_rd::SE_CDET_ID0_EN_RD_W\">SE_CDET_ID0_EN_RD_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_ctrl_prot_rd::SE_CDET_ID0_EN_RD_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_ctrl_prot_rd/struct.SE_CDET_PROT_EN_RD_R.html\" title=\"struct bl602_pac::sec_eng::se_ctrl_prot_rd::SE_CDET_PROT_EN_RD_R\">SE_CDET_PROT_EN_RD_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_ctrl_prot_rd::SE_CDET_PROT_EN_RD_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_ctrl_prot_rd/struct.SE_CDET_PROT_EN_RD_W.html\" title=\"struct bl602_pac::sec_eng::se_ctrl_prot_rd::SE_CDET_PROT_EN_RD_W\">SE_CDET_PROT_EN_RD_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_ctrl_prot_rd::SE_CDET_PROT_EN_RD_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_ctrl_prot_rd/struct.SE_PKA_ID1_EN_RD_R.html\" title=\"struct bl602_pac::sec_eng::se_ctrl_prot_rd::SE_PKA_ID1_EN_RD_R\">SE_PKA_ID1_EN_RD_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_ctrl_prot_rd::SE_PKA_ID1_EN_RD_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_ctrl_prot_rd/struct.SE_PKA_ID1_EN_RD_W.html\" title=\"struct bl602_pac::sec_eng::se_ctrl_prot_rd::SE_PKA_ID1_EN_RD_W\">SE_PKA_ID1_EN_RD_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_ctrl_prot_rd::SE_PKA_ID1_EN_RD_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_ctrl_prot_rd/struct.SE_PKA_ID0_EN_RD_R.html\" title=\"struct bl602_pac::sec_eng::se_ctrl_prot_rd::SE_PKA_ID0_EN_RD_R\">SE_PKA_ID0_EN_RD_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_ctrl_prot_rd::SE_PKA_ID0_EN_RD_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_ctrl_prot_rd/struct.SE_PKA_ID0_EN_RD_W.html\" title=\"struct bl602_pac::sec_eng::se_ctrl_prot_rd::SE_PKA_ID0_EN_RD_W\">SE_PKA_ID0_EN_RD_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_ctrl_prot_rd::SE_PKA_ID0_EN_RD_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_ctrl_prot_rd/struct.SE_PKA_PROT_EN_RD_R.html\" title=\"struct bl602_pac::sec_eng::se_ctrl_prot_rd::SE_PKA_PROT_EN_RD_R\">SE_PKA_PROT_EN_RD_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_ctrl_prot_rd::SE_PKA_PROT_EN_RD_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_ctrl_prot_rd/struct.SE_PKA_PROT_EN_RD_W.html\" title=\"struct bl602_pac::sec_eng::se_ctrl_prot_rd::SE_PKA_PROT_EN_RD_W\">SE_PKA_PROT_EN_RD_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_ctrl_prot_rd::SE_PKA_PROT_EN_RD_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_ctrl_prot_rd/struct.SE_TRNG_ID1_EN_RD_R.html\" title=\"struct bl602_pac::sec_eng::se_ctrl_prot_rd::SE_TRNG_ID1_EN_RD_R\">SE_TRNG_ID1_EN_RD_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_ctrl_prot_rd::SE_TRNG_ID1_EN_RD_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_ctrl_prot_rd/struct.SE_TRNG_ID1_EN_RD_W.html\" title=\"struct bl602_pac::sec_eng::se_ctrl_prot_rd::SE_TRNG_ID1_EN_RD_W\">SE_TRNG_ID1_EN_RD_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_ctrl_prot_rd::SE_TRNG_ID1_EN_RD_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_ctrl_prot_rd/struct.SE_TRNG_ID0_EN_RD_R.html\" title=\"struct bl602_pac::sec_eng::se_ctrl_prot_rd::SE_TRNG_ID0_EN_RD_R\">SE_TRNG_ID0_EN_RD_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_ctrl_prot_rd::SE_TRNG_ID0_EN_RD_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_ctrl_prot_rd/struct.SE_TRNG_ID0_EN_RD_W.html\" title=\"struct bl602_pac::sec_eng::se_ctrl_prot_rd::SE_TRNG_ID0_EN_RD_W\">SE_TRNG_ID0_EN_RD_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_ctrl_prot_rd::SE_TRNG_ID0_EN_RD_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_ctrl_prot_rd/struct.SE_TRNG_PROT_EN_RD_R.html\" title=\"struct bl602_pac::sec_eng::se_ctrl_prot_rd::SE_TRNG_PROT_EN_RD_R\">SE_TRNG_PROT_EN_RD_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_ctrl_prot_rd::SE_TRNG_PROT_EN_RD_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_ctrl_prot_rd/struct.SE_TRNG_PROT_EN_RD_W.html\" title=\"struct bl602_pac::sec_eng::se_ctrl_prot_rd::SE_TRNG_PROT_EN_RD_W\">SE_TRNG_PROT_EN_RD_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_ctrl_prot_rd::SE_TRNG_PROT_EN_RD_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_ctrl_prot_rd/struct.SE_AES_ID1_EN_RD_R.html\" title=\"struct bl602_pac::sec_eng::se_ctrl_prot_rd::SE_AES_ID1_EN_RD_R\">SE_AES_ID1_EN_RD_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_ctrl_prot_rd::SE_AES_ID1_EN_RD_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_ctrl_prot_rd/struct.SE_AES_ID1_EN_RD_W.html\" title=\"struct bl602_pac::sec_eng::se_ctrl_prot_rd::SE_AES_ID1_EN_RD_W\">SE_AES_ID1_EN_RD_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_ctrl_prot_rd::SE_AES_ID1_EN_RD_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_ctrl_prot_rd/struct.SE_AES_ID0_EN_RD_R.html\" title=\"struct bl602_pac::sec_eng::se_ctrl_prot_rd::SE_AES_ID0_EN_RD_R\">SE_AES_ID0_EN_RD_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_ctrl_prot_rd::SE_AES_ID0_EN_RD_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_ctrl_prot_rd/struct.SE_AES_ID0_EN_RD_W.html\" title=\"struct bl602_pac::sec_eng::se_ctrl_prot_rd::SE_AES_ID0_EN_RD_W\">SE_AES_ID0_EN_RD_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_ctrl_prot_rd::SE_AES_ID0_EN_RD_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_ctrl_prot_rd/struct.SE_AES_PROT_EN_RD_R.html\" title=\"struct bl602_pac::sec_eng::se_ctrl_prot_rd::SE_AES_PROT_EN_RD_R\">SE_AES_PROT_EN_RD_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_ctrl_prot_rd::SE_AES_PROT_EN_RD_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_ctrl_prot_rd/struct.SE_AES_PROT_EN_RD_W.html\" title=\"struct bl602_pac::sec_eng::se_ctrl_prot_rd::SE_AES_PROT_EN_RD_W\">SE_AES_PROT_EN_RD_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_ctrl_prot_rd::SE_AES_PROT_EN_RD_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_ctrl_prot_rd/struct.SE_SHA_ID1_EN_RD_R.html\" title=\"struct bl602_pac::sec_eng::se_ctrl_prot_rd::SE_SHA_ID1_EN_RD_R\">SE_SHA_ID1_EN_RD_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_ctrl_prot_rd::SE_SHA_ID1_EN_RD_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_ctrl_prot_rd/struct.SE_SHA_ID1_EN_RD_W.html\" title=\"struct bl602_pac::sec_eng::se_ctrl_prot_rd::SE_SHA_ID1_EN_RD_W\">SE_SHA_ID1_EN_RD_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_ctrl_prot_rd::SE_SHA_ID1_EN_RD_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_ctrl_prot_rd/struct.SE_SHA_ID0_EN_RD_R.html\" title=\"struct bl602_pac::sec_eng::se_ctrl_prot_rd::SE_SHA_ID0_EN_RD_R\">SE_SHA_ID0_EN_RD_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_ctrl_prot_rd::SE_SHA_ID0_EN_RD_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_ctrl_prot_rd/struct.SE_SHA_ID0_EN_RD_W.html\" title=\"struct bl602_pac::sec_eng::se_ctrl_prot_rd::SE_SHA_ID0_EN_RD_W\">SE_SHA_ID0_EN_RD_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_ctrl_prot_rd::SE_SHA_ID0_EN_RD_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_ctrl_prot_rd/struct.SE_SHA_PROT_EN_RD_R.html\" title=\"struct bl602_pac::sec_eng::se_ctrl_prot_rd::SE_SHA_PROT_EN_RD_R\">SE_SHA_PROT_EN_RD_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_ctrl_prot_rd::SE_SHA_PROT_EN_RD_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_ctrl_prot_rd/struct.SE_SHA_PROT_EN_RD_W.html\" title=\"struct bl602_pac::sec_eng::se_ctrl_prot_rd::SE_SHA_PROT_EN_RD_W\">SE_SHA_PROT_EN_RD_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_ctrl_prot_rd::SE_SHA_PROT_EN_RD_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_ctrl_prot_rd/struct.SE_CTRL_PROT_RD_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_ctrl_prot_rd::SE_CTRL_PROT_RD_SPEC\">SE_CTRL_PROT_RD_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_ctrl_prot_rd::SE_CTRL_PROT_RD_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_ctrl_reserved_0/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_ctrl_reserved_0::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_ctrl_reserved_0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_ctrl_reserved_0/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_ctrl_reserved_0::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_ctrl_reserved_0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_ctrl_reserved_0/struct.SE_CTRL_RESERVED_0_R.html\" title=\"struct bl602_pac::sec_eng::se_ctrl_reserved_0::SE_CTRL_RESERVED_0_R\">SE_CTRL_RESERVED_0_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_ctrl_reserved_0::SE_CTRL_RESERVED_0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_ctrl_reserved_0/struct.SE_CTRL_RESERVED_0_W.html\" title=\"struct bl602_pac::sec_eng::se_ctrl_reserved_0::SE_CTRL_RESERVED_0_W\">SE_CTRL_RESERVED_0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_ctrl_reserved_0::SE_CTRL_RESERVED_0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_ctrl_reserved_0/struct.SE_CTRL_RESERVED_0_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_ctrl_reserved_0::SE_CTRL_RESERVED_0_SPEC\">SE_CTRL_RESERVED_0_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_ctrl_reserved_0::SE_CTRL_RESERVED_0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_ctrl_reserved_1/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_ctrl_reserved_1::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_ctrl_reserved_1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_ctrl_reserved_1/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_ctrl_reserved_1::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_ctrl_reserved_1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_ctrl_reserved_1/struct.SE_CTRL_RESERVED_1_R.html\" title=\"struct bl602_pac::sec_eng::se_ctrl_reserved_1::SE_CTRL_RESERVED_1_R\">SE_CTRL_RESERVED_1_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_ctrl_reserved_1::SE_CTRL_RESERVED_1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_ctrl_reserved_1/struct.SE_CTRL_RESERVED_1_W.html\" title=\"struct bl602_pac::sec_eng::se_ctrl_reserved_1::SE_CTRL_RESERVED_1_W\">SE_CTRL_RESERVED_1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_ctrl_reserved_1::SE_CTRL_RESERVED_1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_ctrl_reserved_1/struct.SE_CTRL_RESERVED_1_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_ctrl_reserved_1::SE_CTRL_RESERVED_1_SPEC\">SE_CTRL_RESERVED_1_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_ctrl_reserved_1::SE_CTRL_RESERVED_1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_ctrl_reserved_2/struct.R.html\" title=\"struct bl602_pac::sec_eng::se_ctrl_reserved_2::R\">R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_ctrl_reserved_2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_ctrl_reserved_2/struct.W.html\" title=\"struct bl602_pac::sec_eng::se_ctrl_reserved_2::W\">W</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_ctrl_reserved_2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_ctrl_reserved_2/struct.SE_CTRL_RESERVED_2_R.html\" title=\"struct bl602_pac::sec_eng::se_ctrl_reserved_2::SE_CTRL_RESERVED_2_R\">SE_CTRL_RESERVED_2_R</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_ctrl_reserved_2::SE_CTRL_RESERVED_2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_ctrl_reserved_2/struct.SE_CTRL_RESERVED_2_W.html\" title=\"struct bl602_pac::sec_eng::se_ctrl_reserved_2::SE_CTRL_RESERVED_2_W\">SE_CTRL_RESERVED_2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sec_eng::se_ctrl_reserved_2::SE_CTRL_RESERVED_2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sec_eng/se_ctrl_reserved_2/struct.SE_CTRL_RESERVED_2_SPEC.html\" title=\"struct bl602_pac::sec_eng::se_ctrl_reserved_2::SE_CTRL_RESERVED_2_SPEC\">SE_CTRL_RESERVED_2_SPEC</a>","synthetic":true,"types":["bl602_pac::sec_eng::se_ctrl_reserved_2::SE_CTRL_RESERVED_2_SPEC"]},{"text":"impl !Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_sec/struct.RegisterBlock.html\" title=\"struct bl602_pac::tzc_sec::RegisterBlock\">RegisterBlock</a>","synthetic":true,"types":["bl602_pac::tzc_sec::RegisterBlock"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_sec/tzc_rom_ctrl/struct.R.html\" title=\"struct bl602_pac::tzc_sec::tzc_rom_ctrl::R\">R</a>","synthetic":true,"types":["bl602_pac::tzc_sec::tzc_rom_ctrl::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_sec/tzc_rom_ctrl/struct.W.html\" title=\"struct bl602_pac::tzc_sec::tzc_rom_ctrl::W\">W</a>","synthetic":true,"types":["bl602_pac::tzc_sec::tzc_rom_ctrl::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_sec/tzc_rom_ctrl/struct.TZC_SBOOT_DONE_R.html\" title=\"struct bl602_pac::tzc_sec::tzc_rom_ctrl::TZC_SBOOT_DONE_R\">TZC_SBOOT_DONE_R</a>","synthetic":true,"types":["bl602_pac::tzc_sec::tzc_rom_ctrl::TZC_SBOOT_DONE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_sec/tzc_rom_ctrl/struct.TZC_SBOOT_DONE_W.html\" title=\"struct bl602_pac::tzc_sec::tzc_rom_ctrl::TZC_SBOOT_DONE_W\">TZC_SBOOT_DONE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::tzc_sec::tzc_rom_ctrl::TZC_SBOOT_DONE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_sec/tzc_rom_ctrl/struct.TZC_ROM1_R1_LOCK_R.html\" title=\"struct bl602_pac::tzc_sec::tzc_rom_ctrl::TZC_ROM1_R1_LOCK_R\">TZC_ROM1_R1_LOCK_R</a>","synthetic":true,"types":["bl602_pac::tzc_sec::tzc_rom_ctrl::TZC_ROM1_R1_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_sec/tzc_rom_ctrl/struct.TZC_ROM1_R1_LOCK_W.html\" title=\"struct bl602_pac::tzc_sec::tzc_rom_ctrl::TZC_ROM1_R1_LOCK_W\">TZC_ROM1_R1_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::tzc_sec::tzc_rom_ctrl::TZC_ROM1_R1_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_sec/tzc_rom_ctrl/struct.TZC_ROM1_R0_LOCK_R.html\" title=\"struct bl602_pac::tzc_sec::tzc_rom_ctrl::TZC_ROM1_R0_LOCK_R\">TZC_ROM1_R0_LOCK_R</a>","synthetic":true,"types":["bl602_pac::tzc_sec::tzc_rom_ctrl::TZC_ROM1_R0_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_sec/tzc_rom_ctrl/struct.TZC_ROM1_R0_LOCK_W.html\" title=\"struct bl602_pac::tzc_sec::tzc_rom_ctrl::TZC_ROM1_R0_LOCK_W\">TZC_ROM1_R0_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::tzc_sec::tzc_rom_ctrl::TZC_ROM1_R0_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_sec/tzc_rom_ctrl/struct.TZC_ROM0_R1_LOCK_R.html\" title=\"struct bl602_pac::tzc_sec::tzc_rom_ctrl::TZC_ROM0_R1_LOCK_R\">TZC_ROM0_R1_LOCK_R</a>","synthetic":true,"types":["bl602_pac::tzc_sec::tzc_rom_ctrl::TZC_ROM0_R1_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_sec/tzc_rom_ctrl/struct.TZC_ROM0_R1_LOCK_W.html\" title=\"struct bl602_pac::tzc_sec::tzc_rom_ctrl::TZC_ROM0_R1_LOCK_W\">TZC_ROM0_R1_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::tzc_sec::tzc_rom_ctrl::TZC_ROM0_R1_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_sec/tzc_rom_ctrl/struct.TZC_ROM0_R0_LOCK_R.html\" title=\"struct bl602_pac::tzc_sec::tzc_rom_ctrl::TZC_ROM0_R0_LOCK_R\">TZC_ROM0_R0_LOCK_R</a>","synthetic":true,"types":["bl602_pac::tzc_sec::tzc_rom_ctrl::TZC_ROM0_R0_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_sec/tzc_rom_ctrl/struct.TZC_ROM0_R0_LOCK_W.html\" title=\"struct bl602_pac::tzc_sec::tzc_rom_ctrl::TZC_ROM0_R0_LOCK_W\">TZC_ROM0_R0_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::tzc_sec::tzc_rom_ctrl::TZC_ROM0_R0_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_sec/tzc_rom_ctrl/struct.TZC_ROM1_R1_EN_R.html\" title=\"struct bl602_pac::tzc_sec::tzc_rom_ctrl::TZC_ROM1_R1_EN_R\">TZC_ROM1_R1_EN_R</a>","synthetic":true,"types":["bl602_pac::tzc_sec::tzc_rom_ctrl::TZC_ROM1_R1_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_sec/tzc_rom_ctrl/struct.TZC_ROM1_R1_EN_W.html\" title=\"struct bl602_pac::tzc_sec::tzc_rom_ctrl::TZC_ROM1_R1_EN_W\">TZC_ROM1_R1_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::tzc_sec::tzc_rom_ctrl::TZC_ROM1_R1_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_sec/tzc_rom_ctrl/struct.TZC_ROM1_R0_EN_R.html\" title=\"struct bl602_pac::tzc_sec::tzc_rom_ctrl::TZC_ROM1_R0_EN_R\">TZC_ROM1_R0_EN_R</a>","synthetic":true,"types":["bl602_pac::tzc_sec::tzc_rom_ctrl::TZC_ROM1_R0_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_sec/tzc_rom_ctrl/struct.TZC_ROM1_R0_EN_W.html\" title=\"struct bl602_pac::tzc_sec::tzc_rom_ctrl::TZC_ROM1_R0_EN_W\">TZC_ROM1_R0_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::tzc_sec::tzc_rom_ctrl::TZC_ROM1_R0_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_sec/tzc_rom_ctrl/struct.TZC_ROM0_R1_EN_R.html\" title=\"struct bl602_pac::tzc_sec::tzc_rom_ctrl::TZC_ROM0_R1_EN_R\">TZC_ROM0_R1_EN_R</a>","synthetic":true,"types":["bl602_pac::tzc_sec::tzc_rom_ctrl::TZC_ROM0_R1_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_sec/tzc_rom_ctrl/struct.TZC_ROM0_R1_EN_W.html\" title=\"struct bl602_pac::tzc_sec::tzc_rom_ctrl::TZC_ROM0_R1_EN_W\">TZC_ROM0_R1_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::tzc_sec::tzc_rom_ctrl::TZC_ROM0_R1_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_sec/tzc_rom_ctrl/struct.TZC_ROM0_R0_EN_R.html\" title=\"struct bl602_pac::tzc_sec::tzc_rom_ctrl::TZC_ROM0_R0_EN_R\">TZC_ROM0_R0_EN_R</a>","synthetic":true,"types":["bl602_pac::tzc_sec::tzc_rom_ctrl::TZC_ROM0_R0_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_sec/tzc_rom_ctrl/struct.TZC_ROM0_R0_EN_W.html\" title=\"struct bl602_pac::tzc_sec::tzc_rom_ctrl::TZC_ROM0_R0_EN_W\">TZC_ROM0_R0_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::tzc_sec::tzc_rom_ctrl::TZC_ROM0_R0_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_sec/tzc_rom_ctrl/struct.TZC_ROM1_R1_ID1_EN_R.html\" title=\"struct bl602_pac::tzc_sec::tzc_rom_ctrl::TZC_ROM1_R1_ID1_EN_R\">TZC_ROM1_R1_ID1_EN_R</a>","synthetic":true,"types":["bl602_pac::tzc_sec::tzc_rom_ctrl::TZC_ROM1_R1_ID1_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_sec/tzc_rom_ctrl/struct.TZC_ROM1_R1_ID1_EN_W.html\" title=\"struct bl602_pac::tzc_sec::tzc_rom_ctrl::TZC_ROM1_R1_ID1_EN_W\">TZC_ROM1_R1_ID1_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::tzc_sec::tzc_rom_ctrl::TZC_ROM1_R1_ID1_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_sec/tzc_rom_ctrl/struct.TZC_ROM1_R0_ID1_EN_R.html\" title=\"struct bl602_pac::tzc_sec::tzc_rom_ctrl::TZC_ROM1_R0_ID1_EN_R\">TZC_ROM1_R0_ID1_EN_R</a>","synthetic":true,"types":["bl602_pac::tzc_sec::tzc_rom_ctrl::TZC_ROM1_R0_ID1_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_sec/tzc_rom_ctrl/struct.TZC_ROM1_R0_ID1_EN_W.html\" title=\"struct bl602_pac::tzc_sec::tzc_rom_ctrl::TZC_ROM1_R0_ID1_EN_W\">TZC_ROM1_R0_ID1_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::tzc_sec::tzc_rom_ctrl::TZC_ROM1_R0_ID1_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_sec/tzc_rom_ctrl/struct.TZC_ROM0_R1_ID1_EN_R.html\" title=\"struct bl602_pac::tzc_sec::tzc_rom_ctrl::TZC_ROM0_R1_ID1_EN_R\">TZC_ROM0_R1_ID1_EN_R</a>","synthetic":true,"types":["bl602_pac::tzc_sec::tzc_rom_ctrl::TZC_ROM0_R1_ID1_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_sec/tzc_rom_ctrl/struct.TZC_ROM0_R1_ID1_EN_W.html\" title=\"struct bl602_pac::tzc_sec::tzc_rom_ctrl::TZC_ROM0_R1_ID1_EN_W\">TZC_ROM0_R1_ID1_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::tzc_sec::tzc_rom_ctrl::TZC_ROM0_R1_ID1_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_sec/tzc_rom_ctrl/struct.TZC_ROM0_R0_ID1_EN_R.html\" title=\"struct bl602_pac::tzc_sec::tzc_rom_ctrl::TZC_ROM0_R0_ID1_EN_R\">TZC_ROM0_R0_ID1_EN_R</a>","synthetic":true,"types":["bl602_pac::tzc_sec::tzc_rom_ctrl::TZC_ROM0_R0_ID1_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_sec/tzc_rom_ctrl/struct.TZC_ROM0_R0_ID1_EN_W.html\" title=\"struct bl602_pac::tzc_sec::tzc_rom_ctrl::TZC_ROM0_R0_ID1_EN_W\">TZC_ROM0_R0_ID1_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::tzc_sec::tzc_rom_ctrl::TZC_ROM0_R0_ID1_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_sec/tzc_rom_ctrl/struct.TZC_ROM1_R1_ID0_EN_R.html\" title=\"struct bl602_pac::tzc_sec::tzc_rom_ctrl::TZC_ROM1_R1_ID0_EN_R\">TZC_ROM1_R1_ID0_EN_R</a>","synthetic":true,"types":["bl602_pac::tzc_sec::tzc_rom_ctrl::TZC_ROM1_R1_ID0_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_sec/tzc_rom_ctrl/struct.TZC_ROM1_R1_ID0_EN_W.html\" title=\"struct bl602_pac::tzc_sec::tzc_rom_ctrl::TZC_ROM1_R1_ID0_EN_W\">TZC_ROM1_R1_ID0_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::tzc_sec::tzc_rom_ctrl::TZC_ROM1_R1_ID0_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_sec/tzc_rom_ctrl/struct.TZC_ROM1_R0_ID0_EN_R.html\" title=\"struct bl602_pac::tzc_sec::tzc_rom_ctrl::TZC_ROM1_R0_ID0_EN_R\">TZC_ROM1_R0_ID0_EN_R</a>","synthetic":true,"types":["bl602_pac::tzc_sec::tzc_rom_ctrl::TZC_ROM1_R0_ID0_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_sec/tzc_rom_ctrl/struct.TZC_ROM1_R0_ID0_EN_W.html\" title=\"struct bl602_pac::tzc_sec::tzc_rom_ctrl::TZC_ROM1_R0_ID0_EN_W\">TZC_ROM1_R0_ID0_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::tzc_sec::tzc_rom_ctrl::TZC_ROM1_R0_ID0_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_sec/tzc_rom_ctrl/struct.TZC_ROM0_R1_ID0_EN_R.html\" title=\"struct bl602_pac::tzc_sec::tzc_rom_ctrl::TZC_ROM0_R1_ID0_EN_R\">TZC_ROM0_R1_ID0_EN_R</a>","synthetic":true,"types":["bl602_pac::tzc_sec::tzc_rom_ctrl::TZC_ROM0_R1_ID0_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_sec/tzc_rom_ctrl/struct.TZC_ROM0_R1_ID0_EN_W.html\" title=\"struct bl602_pac::tzc_sec::tzc_rom_ctrl::TZC_ROM0_R1_ID0_EN_W\">TZC_ROM0_R1_ID0_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::tzc_sec::tzc_rom_ctrl::TZC_ROM0_R1_ID0_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_sec/tzc_rom_ctrl/struct.TZC_ROM0_R0_ID0_EN_R.html\" title=\"struct bl602_pac::tzc_sec::tzc_rom_ctrl::TZC_ROM0_R0_ID0_EN_R\">TZC_ROM0_R0_ID0_EN_R</a>","synthetic":true,"types":["bl602_pac::tzc_sec::tzc_rom_ctrl::TZC_ROM0_R0_ID0_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_sec/tzc_rom_ctrl/struct.TZC_ROM0_R0_ID0_EN_W.html\" title=\"struct bl602_pac::tzc_sec::tzc_rom_ctrl::TZC_ROM0_R0_ID0_EN_W\">TZC_ROM0_R0_ID0_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::tzc_sec::tzc_rom_ctrl::TZC_ROM0_R0_ID0_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_sec/tzc_rom_ctrl/struct.TZC_ROM_CTRL_SPEC.html\" title=\"struct bl602_pac::tzc_sec::tzc_rom_ctrl::TZC_ROM_CTRL_SPEC\">TZC_ROM_CTRL_SPEC</a>","synthetic":true,"types":["bl602_pac::tzc_sec::tzc_rom_ctrl::TZC_ROM_CTRL_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_sec/tzc_rom0_r0/struct.R.html\" title=\"struct bl602_pac::tzc_sec::tzc_rom0_r0::R\">R</a>","synthetic":true,"types":["bl602_pac::tzc_sec::tzc_rom0_r0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_sec/tzc_rom0_r0/struct.W.html\" title=\"struct bl602_pac::tzc_sec::tzc_rom0_r0::W\">W</a>","synthetic":true,"types":["bl602_pac::tzc_sec::tzc_rom0_r0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_sec/tzc_rom0_r0/struct.TZC_ROM0_R0_START_R.html\" title=\"struct bl602_pac::tzc_sec::tzc_rom0_r0::TZC_ROM0_R0_START_R\">TZC_ROM0_R0_START_R</a>","synthetic":true,"types":["bl602_pac::tzc_sec::tzc_rom0_r0::TZC_ROM0_R0_START_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_sec/tzc_rom0_r0/struct.TZC_ROM0_R0_START_W.html\" title=\"struct bl602_pac::tzc_sec::tzc_rom0_r0::TZC_ROM0_R0_START_W\">TZC_ROM0_R0_START_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::tzc_sec::tzc_rom0_r0::TZC_ROM0_R0_START_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_sec/tzc_rom0_r0/struct.TZC_ROM0_R0_END_R.html\" title=\"struct bl602_pac::tzc_sec::tzc_rom0_r0::TZC_ROM0_R0_END_R\">TZC_ROM0_R0_END_R</a>","synthetic":true,"types":["bl602_pac::tzc_sec::tzc_rom0_r0::TZC_ROM0_R0_END_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_sec/tzc_rom0_r0/struct.TZC_ROM0_R0_END_W.html\" title=\"struct bl602_pac::tzc_sec::tzc_rom0_r0::TZC_ROM0_R0_END_W\">TZC_ROM0_R0_END_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::tzc_sec::tzc_rom0_r0::TZC_ROM0_R0_END_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_sec/tzc_rom0_r0/struct.TZC_ROM0_R0_SPEC.html\" title=\"struct bl602_pac::tzc_sec::tzc_rom0_r0::TZC_ROM0_R0_SPEC\">TZC_ROM0_R0_SPEC</a>","synthetic":true,"types":["bl602_pac::tzc_sec::tzc_rom0_r0::TZC_ROM0_R0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_sec/tzc_rom0_r1/struct.R.html\" title=\"struct bl602_pac::tzc_sec::tzc_rom0_r1::R\">R</a>","synthetic":true,"types":["bl602_pac::tzc_sec::tzc_rom0_r1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_sec/tzc_rom0_r1/struct.W.html\" title=\"struct bl602_pac::tzc_sec::tzc_rom0_r1::W\">W</a>","synthetic":true,"types":["bl602_pac::tzc_sec::tzc_rom0_r1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_sec/tzc_rom0_r1/struct.TZC_ROM0_R1_START_R.html\" title=\"struct bl602_pac::tzc_sec::tzc_rom0_r1::TZC_ROM0_R1_START_R\">TZC_ROM0_R1_START_R</a>","synthetic":true,"types":["bl602_pac::tzc_sec::tzc_rom0_r1::TZC_ROM0_R1_START_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_sec/tzc_rom0_r1/struct.TZC_ROM0_R1_START_W.html\" title=\"struct bl602_pac::tzc_sec::tzc_rom0_r1::TZC_ROM0_R1_START_W\">TZC_ROM0_R1_START_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::tzc_sec::tzc_rom0_r1::TZC_ROM0_R1_START_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_sec/tzc_rom0_r1/struct.TZC_ROM0_R1_END_R.html\" title=\"struct bl602_pac::tzc_sec::tzc_rom0_r1::TZC_ROM0_R1_END_R\">TZC_ROM0_R1_END_R</a>","synthetic":true,"types":["bl602_pac::tzc_sec::tzc_rom0_r1::TZC_ROM0_R1_END_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_sec/tzc_rom0_r1/struct.TZC_ROM0_R1_END_W.html\" title=\"struct bl602_pac::tzc_sec::tzc_rom0_r1::TZC_ROM0_R1_END_W\">TZC_ROM0_R1_END_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::tzc_sec::tzc_rom0_r1::TZC_ROM0_R1_END_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_sec/tzc_rom0_r1/struct.TZC_ROM0_R1_SPEC.html\" title=\"struct bl602_pac::tzc_sec::tzc_rom0_r1::TZC_ROM0_R1_SPEC\">TZC_ROM0_R1_SPEC</a>","synthetic":true,"types":["bl602_pac::tzc_sec::tzc_rom0_r1::TZC_ROM0_R1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_sec/tzc_rom1_r0/struct.R.html\" title=\"struct bl602_pac::tzc_sec::tzc_rom1_r0::R\">R</a>","synthetic":true,"types":["bl602_pac::tzc_sec::tzc_rom1_r0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_sec/tzc_rom1_r0/struct.W.html\" title=\"struct bl602_pac::tzc_sec::tzc_rom1_r0::W\">W</a>","synthetic":true,"types":["bl602_pac::tzc_sec::tzc_rom1_r0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_sec/tzc_rom1_r0/struct.TZC_ROM1_R0_START_R.html\" title=\"struct bl602_pac::tzc_sec::tzc_rom1_r0::TZC_ROM1_R0_START_R\">TZC_ROM1_R0_START_R</a>","synthetic":true,"types":["bl602_pac::tzc_sec::tzc_rom1_r0::TZC_ROM1_R0_START_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_sec/tzc_rom1_r0/struct.TZC_ROM1_R0_START_W.html\" title=\"struct bl602_pac::tzc_sec::tzc_rom1_r0::TZC_ROM1_R0_START_W\">TZC_ROM1_R0_START_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::tzc_sec::tzc_rom1_r0::TZC_ROM1_R0_START_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_sec/tzc_rom1_r0/struct.TZC_ROM1_R0_END_R.html\" title=\"struct bl602_pac::tzc_sec::tzc_rom1_r0::TZC_ROM1_R0_END_R\">TZC_ROM1_R0_END_R</a>","synthetic":true,"types":["bl602_pac::tzc_sec::tzc_rom1_r0::TZC_ROM1_R0_END_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_sec/tzc_rom1_r0/struct.TZC_ROM1_R0_END_W.html\" title=\"struct bl602_pac::tzc_sec::tzc_rom1_r0::TZC_ROM1_R0_END_W\">TZC_ROM1_R0_END_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::tzc_sec::tzc_rom1_r0::TZC_ROM1_R0_END_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_sec/tzc_rom1_r0/struct.TZC_ROM1_R0_SPEC.html\" title=\"struct bl602_pac::tzc_sec::tzc_rom1_r0::TZC_ROM1_R0_SPEC\">TZC_ROM1_R0_SPEC</a>","synthetic":true,"types":["bl602_pac::tzc_sec::tzc_rom1_r0::TZC_ROM1_R0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_sec/tzc_rom1_r1/struct.R.html\" title=\"struct bl602_pac::tzc_sec::tzc_rom1_r1::R\">R</a>","synthetic":true,"types":["bl602_pac::tzc_sec::tzc_rom1_r1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_sec/tzc_rom1_r1/struct.W.html\" title=\"struct bl602_pac::tzc_sec::tzc_rom1_r1::W\">W</a>","synthetic":true,"types":["bl602_pac::tzc_sec::tzc_rom1_r1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_sec/tzc_rom1_r1/struct.TZC_ROM1_R1_START_R.html\" title=\"struct bl602_pac::tzc_sec::tzc_rom1_r1::TZC_ROM1_R1_START_R\">TZC_ROM1_R1_START_R</a>","synthetic":true,"types":["bl602_pac::tzc_sec::tzc_rom1_r1::TZC_ROM1_R1_START_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_sec/tzc_rom1_r1/struct.TZC_ROM1_R1_START_W.html\" title=\"struct bl602_pac::tzc_sec::tzc_rom1_r1::TZC_ROM1_R1_START_W\">TZC_ROM1_R1_START_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::tzc_sec::tzc_rom1_r1::TZC_ROM1_R1_START_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_sec/tzc_rom1_r1/struct.TZC_ROM1_R1_END_R.html\" title=\"struct bl602_pac::tzc_sec::tzc_rom1_r1::TZC_ROM1_R1_END_R\">TZC_ROM1_R1_END_R</a>","synthetic":true,"types":["bl602_pac::tzc_sec::tzc_rom1_r1::TZC_ROM1_R1_END_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_sec/tzc_rom1_r1/struct.TZC_ROM1_R1_END_W.html\" title=\"struct bl602_pac::tzc_sec::tzc_rom1_r1::TZC_ROM1_R1_END_W\">TZC_ROM1_R1_END_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::tzc_sec::tzc_rom1_r1::TZC_ROM1_R1_END_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_sec/tzc_rom1_r1/struct.TZC_ROM1_R1_SPEC.html\" title=\"struct bl602_pac::tzc_sec::tzc_rom1_r1::TZC_ROM1_R1_SPEC\">TZC_ROM1_R1_SPEC</a>","synthetic":true,"types":["bl602_pac::tzc_sec::tzc_rom1_r1::TZC_ROM1_R1_SPEC"]},{"text":"impl !Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_nsec/struct.RegisterBlock.html\" title=\"struct bl602_pac::tzc_nsec::RegisterBlock\">RegisterBlock</a>","synthetic":true,"types":["bl602_pac::tzc_nsec::RegisterBlock"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_nsec/tzc_rom_ctrl/struct.R.html\" title=\"struct bl602_pac::tzc_nsec::tzc_rom_ctrl::R\">R</a>","synthetic":true,"types":["bl602_pac::tzc_nsec::tzc_rom_ctrl::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_nsec/tzc_rom_ctrl/struct.W.html\" title=\"struct bl602_pac::tzc_nsec::tzc_rom_ctrl::W\">W</a>","synthetic":true,"types":["bl602_pac::tzc_nsec::tzc_rom_ctrl::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_nsec/tzc_rom_ctrl/struct.TZC_SBOOT_DONE_R.html\" title=\"struct bl602_pac::tzc_nsec::tzc_rom_ctrl::TZC_SBOOT_DONE_R\">TZC_SBOOT_DONE_R</a>","synthetic":true,"types":["bl602_pac::tzc_nsec::tzc_rom_ctrl::TZC_SBOOT_DONE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_nsec/tzc_rom_ctrl/struct.TZC_SBOOT_DONE_W.html\" title=\"struct bl602_pac::tzc_nsec::tzc_rom_ctrl::TZC_SBOOT_DONE_W\">TZC_SBOOT_DONE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::tzc_nsec::tzc_rom_ctrl::TZC_SBOOT_DONE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_nsec/tzc_rom_ctrl/struct.TZC_ROM1_R1_LOCK_R.html\" title=\"struct bl602_pac::tzc_nsec::tzc_rom_ctrl::TZC_ROM1_R1_LOCK_R\">TZC_ROM1_R1_LOCK_R</a>","synthetic":true,"types":["bl602_pac::tzc_nsec::tzc_rom_ctrl::TZC_ROM1_R1_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_nsec/tzc_rom_ctrl/struct.TZC_ROM1_R1_LOCK_W.html\" title=\"struct bl602_pac::tzc_nsec::tzc_rom_ctrl::TZC_ROM1_R1_LOCK_W\">TZC_ROM1_R1_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::tzc_nsec::tzc_rom_ctrl::TZC_ROM1_R1_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_nsec/tzc_rom_ctrl/struct.TZC_ROM1_R0_LOCK_R.html\" title=\"struct bl602_pac::tzc_nsec::tzc_rom_ctrl::TZC_ROM1_R0_LOCK_R\">TZC_ROM1_R0_LOCK_R</a>","synthetic":true,"types":["bl602_pac::tzc_nsec::tzc_rom_ctrl::TZC_ROM1_R0_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_nsec/tzc_rom_ctrl/struct.TZC_ROM1_R0_LOCK_W.html\" title=\"struct bl602_pac::tzc_nsec::tzc_rom_ctrl::TZC_ROM1_R0_LOCK_W\">TZC_ROM1_R0_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::tzc_nsec::tzc_rom_ctrl::TZC_ROM1_R0_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_nsec/tzc_rom_ctrl/struct.TZC_ROM0_R1_LOCK_R.html\" title=\"struct bl602_pac::tzc_nsec::tzc_rom_ctrl::TZC_ROM0_R1_LOCK_R\">TZC_ROM0_R1_LOCK_R</a>","synthetic":true,"types":["bl602_pac::tzc_nsec::tzc_rom_ctrl::TZC_ROM0_R1_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_nsec/tzc_rom_ctrl/struct.TZC_ROM0_R1_LOCK_W.html\" title=\"struct bl602_pac::tzc_nsec::tzc_rom_ctrl::TZC_ROM0_R1_LOCK_W\">TZC_ROM0_R1_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::tzc_nsec::tzc_rom_ctrl::TZC_ROM0_R1_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_nsec/tzc_rom_ctrl/struct.TZC_ROM0_R0_LOCK_R.html\" title=\"struct bl602_pac::tzc_nsec::tzc_rom_ctrl::TZC_ROM0_R0_LOCK_R\">TZC_ROM0_R0_LOCK_R</a>","synthetic":true,"types":["bl602_pac::tzc_nsec::tzc_rom_ctrl::TZC_ROM0_R0_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_nsec/tzc_rom_ctrl/struct.TZC_ROM0_R0_LOCK_W.html\" title=\"struct bl602_pac::tzc_nsec::tzc_rom_ctrl::TZC_ROM0_R0_LOCK_W\">TZC_ROM0_R0_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::tzc_nsec::tzc_rom_ctrl::TZC_ROM0_R0_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_nsec/tzc_rom_ctrl/struct.TZC_ROM1_R1_EN_R.html\" title=\"struct bl602_pac::tzc_nsec::tzc_rom_ctrl::TZC_ROM1_R1_EN_R\">TZC_ROM1_R1_EN_R</a>","synthetic":true,"types":["bl602_pac::tzc_nsec::tzc_rom_ctrl::TZC_ROM1_R1_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_nsec/tzc_rom_ctrl/struct.TZC_ROM1_R1_EN_W.html\" title=\"struct bl602_pac::tzc_nsec::tzc_rom_ctrl::TZC_ROM1_R1_EN_W\">TZC_ROM1_R1_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::tzc_nsec::tzc_rom_ctrl::TZC_ROM1_R1_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_nsec/tzc_rom_ctrl/struct.TZC_ROM1_R0_EN_R.html\" title=\"struct bl602_pac::tzc_nsec::tzc_rom_ctrl::TZC_ROM1_R0_EN_R\">TZC_ROM1_R0_EN_R</a>","synthetic":true,"types":["bl602_pac::tzc_nsec::tzc_rom_ctrl::TZC_ROM1_R0_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_nsec/tzc_rom_ctrl/struct.TZC_ROM1_R0_EN_W.html\" title=\"struct bl602_pac::tzc_nsec::tzc_rom_ctrl::TZC_ROM1_R0_EN_W\">TZC_ROM1_R0_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::tzc_nsec::tzc_rom_ctrl::TZC_ROM1_R0_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_nsec/tzc_rom_ctrl/struct.TZC_ROM0_R1_EN_R.html\" title=\"struct bl602_pac::tzc_nsec::tzc_rom_ctrl::TZC_ROM0_R1_EN_R\">TZC_ROM0_R1_EN_R</a>","synthetic":true,"types":["bl602_pac::tzc_nsec::tzc_rom_ctrl::TZC_ROM0_R1_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_nsec/tzc_rom_ctrl/struct.TZC_ROM0_R1_EN_W.html\" title=\"struct bl602_pac::tzc_nsec::tzc_rom_ctrl::TZC_ROM0_R1_EN_W\">TZC_ROM0_R1_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::tzc_nsec::tzc_rom_ctrl::TZC_ROM0_R1_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_nsec/tzc_rom_ctrl/struct.TZC_ROM0_R0_EN_R.html\" title=\"struct bl602_pac::tzc_nsec::tzc_rom_ctrl::TZC_ROM0_R0_EN_R\">TZC_ROM0_R0_EN_R</a>","synthetic":true,"types":["bl602_pac::tzc_nsec::tzc_rom_ctrl::TZC_ROM0_R0_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_nsec/tzc_rom_ctrl/struct.TZC_ROM0_R0_EN_W.html\" title=\"struct bl602_pac::tzc_nsec::tzc_rom_ctrl::TZC_ROM0_R0_EN_W\">TZC_ROM0_R0_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::tzc_nsec::tzc_rom_ctrl::TZC_ROM0_R0_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_nsec/tzc_rom_ctrl/struct.TZC_ROM1_R1_ID1_EN_R.html\" title=\"struct bl602_pac::tzc_nsec::tzc_rom_ctrl::TZC_ROM1_R1_ID1_EN_R\">TZC_ROM1_R1_ID1_EN_R</a>","synthetic":true,"types":["bl602_pac::tzc_nsec::tzc_rom_ctrl::TZC_ROM1_R1_ID1_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_nsec/tzc_rom_ctrl/struct.TZC_ROM1_R1_ID1_EN_W.html\" title=\"struct bl602_pac::tzc_nsec::tzc_rom_ctrl::TZC_ROM1_R1_ID1_EN_W\">TZC_ROM1_R1_ID1_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::tzc_nsec::tzc_rom_ctrl::TZC_ROM1_R1_ID1_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_nsec/tzc_rom_ctrl/struct.TZC_ROM1_R0_ID1_EN_R.html\" title=\"struct bl602_pac::tzc_nsec::tzc_rom_ctrl::TZC_ROM1_R0_ID1_EN_R\">TZC_ROM1_R0_ID1_EN_R</a>","synthetic":true,"types":["bl602_pac::tzc_nsec::tzc_rom_ctrl::TZC_ROM1_R0_ID1_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_nsec/tzc_rom_ctrl/struct.TZC_ROM1_R0_ID1_EN_W.html\" title=\"struct bl602_pac::tzc_nsec::tzc_rom_ctrl::TZC_ROM1_R0_ID1_EN_W\">TZC_ROM1_R0_ID1_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::tzc_nsec::tzc_rom_ctrl::TZC_ROM1_R0_ID1_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_nsec/tzc_rom_ctrl/struct.TZC_ROM0_R1_ID1_EN_R.html\" title=\"struct bl602_pac::tzc_nsec::tzc_rom_ctrl::TZC_ROM0_R1_ID1_EN_R\">TZC_ROM0_R1_ID1_EN_R</a>","synthetic":true,"types":["bl602_pac::tzc_nsec::tzc_rom_ctrl::TZC_ROM0_R1_ID1_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_nsec/tzc_rom_ctrl/struct.TZC_ROM0_R1_ID1_EN_W.html\" title=\"struct bl602_pac::tzc_nsec::tzc_rom_ctrl::TZC_ROM0_R1_ID1_EN_W\">TZC_ROM0_R1_ID1_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::tzc_nsec::tzc_rom_ctrl::TZC_ROM0_R1_ID1_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_nsec/tzc_rom_ctrl/struct.TZC_ROM0_R0_ID1_EN_R.html\" title=\"struct bl602_pac::tzc_nsec::tzc_rom_ctrl::TZC_ROM0_R0_ID1_EN_R\">TZC_ROM0_R0_ID1_EN_R</a>","synthetic":true,"types":["bl602_pac::tzc_nsec::tzc_rom_ctrl::TZC_ROM0_R0_ID1_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_nsec/tzc_rom_ctrl/struct.TZC_ROM0_R0_ID1_EN_W.html\" title=\"struct bl602_pac::tzc_nsec::tzc_rom_ctrl::TZC_ROM0_R0_ID1_EN_W\">TZC_ROM0_R0_ID1_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::tzc_nsec::tzc_rom_ctrl::TZC_ROM0_R0_ID1_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_nsec/tzc_rom_ctrl/struct.TZC_ROM1_R1_ID0_EN_R.html\" title=\"struct bl602_pac::tzc_nsec::tzc_rom_ctrl::TZC_ROM1_R1_ID0_EN_R\">TZC_ROM1_R1_ID0_EN_R</a>","synthetic":true,"types":["bl602_pac::tzc_nsec::tzc_rom_ctrl::TZC_ROM1_R1_ID0_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_nsec/tzc_rom_ctrl/struct.TZC_ROM1_R1_ID0_EN_W.html\" title=\"struct bl602_pac::tzc_nsec::tzc_rom_ctrl::TZC_ROM1_R1_ID0_EN_W\">TZC_ROM1_R1_ID0_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::tzc_nsec::tzc_rom_ctrl::TZC_ROM1_R1_ID0_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_nsec/tzc_rom_ctrl/struct.TZC_ROM1_R0_ID0_EN_R.html\" title=\"struct bl602_pac::tzc_nsec::tzc_rom_ctrl::TZC_ROM1_R0_ID0_EN_R\">TZC_ROM1_R0_ID0_EN_R</a>","synthetic":true,"types":["bl602_pac::tzc_nsec::tzc_rom_ctrl::TZC_ROM1_R0_ID0_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_nsec/tzc_rom_ctrl/struct.TZC_ROM1_R0_ID0_EN_W.html\" title=\"struct bl602_pac::tzc_nsec::tzc_rom_ctrl::TZC_ROM1_R0_ID0_EN_W\">TZC_ROM1_R0_ID0_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::tzc_nsec::tzc_rom_ctrl::TZC_ROM1_R0_ID0_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_nsec/tzc_rom_ctrl/struct.TZC_ROM0_R1_ID0_EN_R.html\" title=\"struct bl602_pac::tzc_nsec::tzc_rom_ctrl::TZC_ROM0_R1_ID0_EN_R\">TZC_ROM0_R1_ID0_EN_R</a>","synthetic":true,"types":["bl602_pac::tzc_nsec::tzc_rom_ctrl::TZC_ROM0_R1_ID0_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_nsec/tzc_rom_ctrl/struct.TZC_ROM0_R1_ID0_EN_W.html\" title=\"struct bl602_pac::tzc_nsec::tzc_rom_ctrl::TZC_ROM0_R1_ID0_EN_W\">TZC_ROM0_R1_ID0_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::tzc_nsec::tzc_rom_ctrl::TZC_ROM0_R1_ID0_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_nsec/tzc_rom_ctrl/struct.TZC_ROM0_R0_ID0_EN_R.html\" title=\"struct bl602_pac::tzc_nsec::tzc_rom_ctrl::TZC_ROM0_R0_ID0_EN_R\">TZC_ROM0_R0_ID0_EN_R</a>","synthetic":true,"types":["bl602_pac::tzc_nsec::tzc_rom_ctrl::TZC_ROM0_R0_ID0_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_nsec/tzc_rom_ctrl/struct.TZC_ROM0_R0_ID0_EN_W.html\" title=\"struct bl602_pac::tzc_nsec::tzc_rom_ctrl::TZC_ROM0_R0_ID0_EN_W\">TZC_ROM0_R0_ID0_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::tzc_nsec::tzc_rom_ctrl::TZC_ROM0_R0_ID0_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_nsec/tzc_rom_ctrl/struct.TZC_ROM_CTRL_SPEC.html\" title=\"struct bl602_pac::tzc_nsec::tzc_rom_ctrl::TZC_ROM_CTRL_SPEC\">TZC_ROM_CTRL_SPEC</a>","synthetic":true,"types":["bl602_pac::tzc_nsec::tzc_rom_ctrl::TZC_ROM_CTRL_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_nsec/tzc_rom0_r0/struct.R.html\" title=\"struct bl602_pac::tzc_nsec::tzc_rom0_r0::R\">R</a>","synthetic":true,"types":["bl602_pac::tzc_nsec::tzc_rom0_r0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_nsec/tzc_rom0_r0/struct.W.html\" title=\"struct bl602_pac::tzc_nsec::tzc_rom0_r0::W\">W</a>","synthetic":true,"types":["bl602_pac::tzc_nsec::tzc_rom0_r0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_nsec/tzc_rom0_r0/struct.TZC_ROM0_R0_START_R.html\" title=\"struct bl602_pac::tzc_nsec::tzc_rom0_r0::TZC_ROM0_R0_START_R\">TZC_ROM0_R0_START_R</a>","synthetic":true,"types":["bl602_pac::tzc_nsec::tzc_rom0_r0::TZC_ROM0_R0_START_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_nsec/tzc_rom0_r0/struct.TZC_ROM0_R0_START_W.html\" title=\"struct bl602_pac::tzc_nsec::tzc_rom0_r0::TZC_ROM0_R0_START_W\">TZC_ROM0_R0_START_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::tzc_nsec::tzc_rom0_r0::TZC_ROM0_R0_START_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_nsec/tzc_rom0_r0/struct.TZC_ROM0_R0_END_R.html\" title=\"struct bl602_pac::tzc_nsec::tzc_rom0_r0::TZC_ROM0_R0_END_R\">TZC_ROM0_R0_END_R</a>","synthetic":true,"types":["bl602_pac::tzc_nsec::tzc_rom0_r0::TZC_ROM0_R0_END_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_nsec/tzc_rom0_r0/struct.TZC_ROM0_R0_END_W.html\" title=\"struct bl602_pac::tzc_nsec::tzc_rom0_r0::TZC_ROM0_R0_END_W\">TZC_ROM0_R0_END_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::tzc_nsec::tzc_rom0_r0::TZC_ROM0_R0_END_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_nsec/tzc_rom0_r0/struct.TZC_ROM0_R0_SPEC.html\" title=\"struct bl602_pac::tzc_nsec::tzc_rom0_r0::TZC_ROM0_R0_SPEC\">TZC_ROM0_R0_SPEC</a>","synthetic":true,"types":["bl602_pac::tzc_nsec::tzc_rom0_r0::TZC_ROM0_R0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_nsec/tzc_rom0_r1/struct.R.html\" title=\"struct bl602_pac::tzc_nsec::tzc_rom0_r1::R\">R</a>","synthetic":true,"types":["bl602_pac::tzc_nsec::tzc_rom0_r1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_nsec/tzc_rom0_r1/struct.W.html\" title=\"struct bl602_pac::tzc_nsec::tzc_rom0_r1::W\">W</a>","synthetic":true,"types":["bl602_pac::tzc_nsec::tzc_rom0_r1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_nsec/tzc_rom0_r1/struct.TZC_ROM0_R1_START_R.html\" title=\"struct bl602_pac::tzc_nsec::tzc_rom0_r1::TZC_ROM0_R1_START_R\">TZC_ROM0_R1_START_R</a>","synthetic":true,"types":["bl602_pac::tzc_nsec::tzc_rom0_r1::TZC_ROM0_R1_START_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_nsec/tzc_rom0_r1/struct.TZC_ROM0_R1_START_W.html\" title=\"struct bl602_pac::tzc_nsec::tzc_rom0_r1::TZC_ROM0_R1_START_W\">TZC_ROM0_R1_START_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::tzc_nsec::tzc_rom0_r1::TZC_ROM0_R1_START_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_nsec/tzc_rom0_r1/struct.TZC_ROM0_R1_END_R.html\" title=\"struct bl602_pac::tzc_nsec::tzc_rom0_r1::TZC_ROM0_R1_END_R\">TZC_ROM0_R1_END_R</a>","synthetic":true,"types":["bl602_pac::tzc_nsec::tzc_rom0_r1::TZC_ROM0_R1_END_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_nsec/tzc_rom0_r1/struct.TZC_ROM0_R1_END_W.html\" title=\"struct bl602_pac::tzc_nsec::tzc_rom0_r1::TZC_ROM0_R1_END_W\">TZC_ROM0_R1_END_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::tzc_nsec::tzc_rom0_r1::TZC_ROM0_R1_END_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_nsec/tzc_rom0_r1/struct.TZC_ROM0_R1_SPEC.html\" title=\"struct bl602_pac::tzc_nsec::tzc_rom0_r1::TZC_ROM0_R1_SPEC\">TZC_ROM0_R1_SPEC</a>","synthetic":true,"types":["bl602_pac::tzc_nsec::tzc_rom0_r1::TZC_ROM0_R1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_nsec/tzc_rom1_r0/struct.R.html\" title=\"struct bl602_pac::tzc_nsec::tzc_rom1_r0::R\">R</a>","synthetic":true,"types":["bl602_pac::tzc_nsec::tzc_rom1_r0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_nsec/tzc_rom1_r0/struct.W.html\" title=\"struct bl602_pac::tzc_nsec::tzc_rom1_r0::W\">W</a>","synthetic":true,"types":["bl602_pac::tzc_nsec::tzc_rom1_r0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_nsec/tzc_rom1_r0/struct.TZC_ROM1_R0_START_R.html\" title=\"struct bl602_pac::tzc_nsec::tzc_rom1_r0::TZC_ROM1_R0_START_R\">TZC_ROM1_R0_START_R</a>","synthetic":true,"types":["bl602_pac::tzc_nsec::tzc_rom1_r0::TZC_ROM1_R0_START_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_nsec/tzc_rom1_r0/struct.TZC_ROM1_R0_START_W.html\" title=\"struct bl602_pac::tzc_nsec::tzc_rom1_r0::TZC_ROM1_R0_START_W\">TZC_ROM1_R0_START_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::tzc_nsec::tzc_rom1_r0::TZC_ROM1_R0_START_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_nsec/tzc_rom1_r0/struct.TZC_ROM1_R0_END_R.html\" title=\"struct bl602_pac::tzc_nsec::tzc_rom1_r0::TZC_ROM1_R0_END_R\">TZC_ROM1_R0_END_R</a>","synthetic":true,"types":["bl602_pac::tzc_nsec::tzc_rom1_r0::TZC_ROM1_R0_END_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_nsec/tzc_rom1_r0/struct.TZC_ROM1_R0_END_W.html\" title=\"struct bl602_pac::tzc_nsec::tzc_rom1_r0::TZC_ROM1_R0_END_W\">TZC_ROM1_R0_END_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::tzc_nsec::tzc_rom1_r0::TZC_ROM1_R0_END_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_nsec/tzc_rom1_r0/struct.TZC_ROM1_R0_SPEC.html\" title=\"struct bl602_pac::tzc_nsec::tzc_rom1_r0::TZC_ROM1_R0_SPEC\">TZC_ROM1_R0_SPEC</a>","synthetic":true,"types":["bl602_pac::tzc_nsec::tzc_rom1_r0::TZC_ROM1_R0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_nsec/tzc_rom1_r1/struct.R.html\" title=\"struct bl602_pac::tzc_nsec::tzc_rom1_r1::R\">R</a>","synthetic":true,"types":["bl602_pac::tzc_nsec::tzc_rom1_r1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_nsec/tzc_rom1_r1/struct.W.html\" title=\"struct bl602_pac::tzc_nsec::tzc_rom1_r1::W\">W</a>","synthetic":true,"types":["bl602_pac::tzc_nsec::tzc_rom1_r1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_nsec/tzc_rom1_r1/struct.TZC_ROM1_R1_START_R.html\" title=\"struct bl602_pac::tzc_nsec::tzc_rom1_r1::TZC_ROM1_R1_START_R\">TZC_ROM1_R1_START_R</a>","synthetic":true,"types":["bl602_pac::tzc_nsec::tzc_rom1_r1::TZC_ROM1_R1_START_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_nsec/tzc_rom1_r1/struct.TZC_ROM1_R1_START_W.html\" title=\"struct bl602_pac::tzc_nsec::tzc_rom1_r1::TZC_ROM1_R1_START_W\">TZC_ROM1_R1_START_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::tzc_nsec::tzc_rom1_r1::TZC_ROM1_R1_START_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_nsec/tzc_rom1_r1/struct.TZC_ROM1_R1_END_R.html\" title=\"struct bl602_pac::tzc_nsec::tzc_rom1_r1::TZC_ROM1_R1_END_R\">TZC_ROM1_R1_END_R</a>","synthetic":true,"types":["bl602_pac::tzc_nsec::tzc_rom1_r1::TZC_ROM1_R1_END_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_nsec/tzc_rom1_r1/struct.TZC_ROM1_R1_END_W.html\" title=\"struct bl602_pac::tzc_nsec::tzc_rom1_r1::TZC_ROM1_R1_END_W\">TZC_ROM1_R1_END_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::tzc_nsec::tzc_rom1_r1::TZC_ROM1_R1_END_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/tzc_nsec/tzc_rom1_r1/struct.TZC_ROM1_R1_SPEC.html\" title=\"struct bl602_pac::tzc_nsec::tzc_rom1_r1::TZC_ROM1_R1_SPEC\">TZC_ROM1_R1_SPEC</a>","synthetic":true,"types":["bl602_pac::tzc_nsec::tzc_rom1_r1::TZC_ROM1_R1_SPEC"]},{"text":"impl !Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/struct.RegisterBlock.html\" title=\"struct bl602_pac::ef_data_0::RegisterBlock\">RegisterBlock</a>","synthetic":true,"types":["bl602_pac::ef_data_0::RegisterBlock"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_cfg_0/struct.R.html\" title=\"struct bl602_pac::ef_data_0::ef_cfg_0::R\">R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_cfg_0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_cfg_0/struct.W.html\" title=\"struct bl602_pac::ef_data_0::ef_cfg_0::W\">W</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_cfg_0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_cfg_0/struct.EF_DBG_MODE_R.html\" title=\"struct bl602_pac::ef_data_0::ef_cfg_0::EF_DBG_MODE_R\">EF_DBG_MODE_R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_cfg_0::EF_DBG_MODE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_cfg_0/struct.EF_DBG_MODE_W.html\" title=\"struct bl602_pac::ef_data_0::ef_cfg_0::EF_DBG_MODE_W\">EF_DBG_MODE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_0::ef_cfg_0::EF_DBG_MODE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_cfg_0/struct.EF_DBG_JTAG_0_DIS_R.html\" title=\"struct bl602_pac::ef_data_0::ef_cfg_0::EF_DBG_JTAG_0_DIS_R\">EF_DBG_JTAG_0_DIS_R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_cfg_0::EF_DBG_JTAG_0_DIS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_cfg_0/struct.EF_DBG_JTAG_0_DIS_W.html\" title=\"struct bl602_pac::ef_data_0::ef_cfg_0::EF_DBG_JTAG_0_DIS_W\">EF_DBG_JTAG_0_DIS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_0::ef_cfg_0::EF_DBG_JTAG_0_DIS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_cfg_0/struct.EF_DBG_JTAG_1_DIS_R.html\" title=\"struct bl602_pac::ef_data_0::ef_cfg_0::EF_DBG_JTAG_1_DIS_R\">EF_DBG_JTAG_1_DIS_R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_cfg_0::EF_DBG_JTAG_1_DIS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_cfg_0/struct.EF_DBG_JTAG_1_DIS_W.html\" title=\"struct bl602_pac::ef_data_0::ef_cfg_0::EF_DBG_JTAG_1_DIS_W\">EF_DBG_JTAG_1_DIS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_0::ef_cfg_0::EF_DBG_JTAG_1_DIS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_cfg_0/struct.EF_EFUSE_DBG_DIS_R.html\" title=\"struct bl602_pac::ef_data_0::ef_cfg_0::EF_EFUSE_DBG_DIS_R\">EF_EFUSE_DBG_DIS_R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_cfg_0::EF_EFUSE_DBG_DIS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_cfg_0/struct.EF_EFUSE_DBG_DIS_W.html\" title=\"struct bl602_pac::ef_data_0::ef_cfg_0::EF_EFUSE_DBG_DIS_W\">EF_EFUSE_DBG_DIS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_0::ef_cfg_0::EF_EFUSE_DBG_DIS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_cfg_0/struct.EF_SE_DBG_DIS_R.html\" title=\"struct bl602_pac::ef_data_0::ef_cfg_0::EF_SE_DBG_DIS_R\">EF_SE_DBG_DIS_R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_cfg_0::EF_SE_DBG_DIS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_cfg_0/struct.EF_SE_DBG_DIS_W.html\" title=\"struct bl602_pac::ef_data_0::ef_cfg_0::EF_SE_DBG_DIS_W\">EF_SE_DBG_DIS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_0::ef_cfg_0::EF_SE_DBG_DIS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_cfg_0/struct.EF_CPU_RST_DBG_DIS_R.html\" title=\"struct bl602_pac::ef_data_0::ef_cfg_0::EF_CPU_RST_DBG_DIS_R\">EF_CPU_RST_DBG_DIS_R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_cfg_0::EF_CPU_RST_DBG_DIS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_cfg_0/struct.EF_CPU_RST_DBG_DIS_W.html\" title=\"struct bl602_pac::ef_data_0::ef_cfg_0::EF_CPU_RST_DBG_DIS_W\">EF_CPU_RST_DBG_DIS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_0::ef_cfg_0::EF_CPU_RST_DBG_DIS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_cfg_0/struct.EF_CPU1_DIS_R.html\" title=\"struct bl602_pac::ef_data_0::ef_cfg_0::EF_CPU1_DIS_R\">EF_CPU1_DIS_R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_cfg_0::EF_CPU1_DIS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_cfg_0/struct.EF_CPU1_DIS_W.html\" title=\"struct bl602_pac::ef_data_0::ef_cfg_0::EF_CPU1_DIS_W\">EF_CPU1_DIS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_0::ef_cfg_0::EF_CPU1_DIS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_cfg_0/struct.EF_SF_DIS_R.html\" title=\"struct bl602_pac::ef_data_0::ef_cfg_0::EF_SF_DIS_R\">EF_SF_DIS_R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_cfg_0::EF_SF_DIS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_cfg_0/struct.EF_SF_DIS_W.html\" title=\"struct bl602_pac::ef_data_0::ef_cfg_0::EF_SF_DIS_W\">EF_SF_DIS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_0::ef_cfg_0::EF_SF_DIS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_cfg_0/struct.EF_CAM_DIS_R.html\" title=\"struct bl602_pac::ef_data_0::ef_cfg_0::EF_CAM_DIS_R\">EF_CAM_DIS_R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_cfg_0::EF_CAM_DIS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_cfg_0/struct.EF_CAM_DIS_W.html\" title=\"struct bl602_pac::ef_data_0::ef_cfg_0::EF_CAM_DIS_W\">EF_CAM_DIS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_0::ef_cfg_0::EF_CAM_DIS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_cfg_0/struct.EF_0_KEY_ENC_EN_R.html\" title=\"struct bl602_pac::ef_data_0::ef_cfg_0::EF_0_KEY_ENC_EN_R\">EF_0_KEY_ENC_EN_R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_cfg_0::EF_0_KEY_ENC_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_cfg_0/struct.EF_0_KEY_ENC_EN_W.html\" title=\"struct bl602_pac::ef_data_0::ef_cfg_0::EF_0_KEY_ENC_EN_W\">EF_0_KEY_ENC_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_0::ef_cfg_0::EF_0_KEY_ENC_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_cfg_0/struct.EF_WIFI_DIS_R.html\" title=\"struct bl602_pac::ef_data_0::ef_cfg_0::EF_WIFI_DIS_R\">EF_WIFI_DIS_R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_cfg_0::EF_WIFI_DIS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_cfg_0/struct.EF_WIFI_DIS_W.html\" title=\"struct bl602_pac::ef_data_0::ef_cfg_0::EF_WIFI_DIS_W\">EF_WIFI_DIS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_0::ef_cfg_0::EF_WIFI_DIS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_cfg_0/struct.EF_BLE_DIS_R.html\" title=\"struct bl602_pac::ef_data_0::ef_cfg_0::EF_BLE_DIS_R\">EF_BLE_DIS_R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_cfg_0::EF_BLE_DIS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_cfg_0/struct.EF_BLE_DIS_W.html\" title=\"struct bl602_pac::ef_data_0::ef_cfg_0::EF_BLE_DIS_W\">EF_BLE_DIS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_0::ef_cfg_0::EF_BLE_DIS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_cfg_0/struct.EF_SDU_DIS_R.html\" title=\"struct bl602_pac::ef_data_0::ef_cfg_0::EF_SDU_DIS_R\">EF_SDU_DIS_R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_cfg_0::EF_SDU_DIS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_cfg_0/struct.EF_SDU_DIS_W.html\" title=\"struct bl602_pac::ef_data_0::ef_cfg_0::EF_SDU_DIS_W\">EF_SDU_DIS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_0::ef_cfg_0::EF_SDU_DIS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_cfg_0/struct.EF_SW_USAGE_1_R.html\" title=\"struct bl602_pac::ef_data_0::ef_cfg_0::EF_SW_USAGE_1_R\">EF_SW_USAGE_1_R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_cfg_0::EF_SW_USAGE_1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_cfg_0/struct.EF_SW_USAGE_1_W.html\" title=\"struct bl602_pac::ef_data_0::ef_cfg_0::EF_SW_USAGE_1_W\">EF_SW_USAGE_1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_0::ef_cfg_0::EF_SW_USAGE_1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_cfg_0/struct.EF_BOOT_SEL_R.html\" title=\"struct bl602_pac::ef_data_0::ef_cfg_0::EF_BOOT_SEL_R\">EF_BOOT_SEL_R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_cfg_0::EF_BOOT_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_cfg_0/struct.EF_BOOT_SEL_W.html\" title=\"struct bl602_pac::ef_data_0::ef_cfg_0::EF_BOOT_SEL_W\">EF_BOOT_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_0::ef_cfg_0::EF_BOOT_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_cfg_0/struct.EF_CPU0_ENC_EN_R.html\" title=\"struct bl602_pac::ef_data_0::ef_cfg_0::EF_CPU0_ENC_EN_R\">EF_CPU0_ENC_EN_R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_cfg_0::EF_CPU0_ENC_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_cfg_0/struct.EF_CPU0_ENC_EN_W.html\" title=\"struct bl602_pac::ef_data_0::ef_cfg_0::EF_CPU0_ENC_EN_W\">EF_CPU0_ENC_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_0::ef_cfg_0::EF_CPU0_ENC_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_cfg_0/struct.EF_CPU1_ENC_EN_R.html\" title=\"struct bl602_pac::ef_data_0::ef_cfg_0::EF_CPU1_ENC_EN_R\">EF_CPU1_ENC_EN_R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_cfg_0::EF_CPU1_ENC_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_cfg_0/struct.EF_CPU1_ENC_EN_W.html\" title=\"struct bl602_pac::ef_data_0::ef_cfg_0::EF_CPU1_ENC_EN_W\">EF_CPU1_ENC_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_0::ef_cfg_0::EF_CPU1_ENC_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_cfg_0/struct.EF_SBOOT_EN_R.html\" title=\"struct bl602_pac::ef_data_0::ef_cfg_0::EF_SBOOT_EN_R\">EF_SBOOT_EN_R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_cfg_0::EF_SBOOT_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_cfg_0/struct.EF_SBOOT_EN_W.html\" title=\"struct bl602_pac::ef_data_0::ef_cfg_0::EF_SBOOT_EN_W\">EF_SBOOT_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_0::ef_cfg_0::EF_SBOOT_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_cfg_0/struct.EF_SBOOT_SIGN_MODE_R.html\" title=\"struct bl602_pac::ef_data_0::ef_cfg_0::EF_SBOOT_SIGN_MODE_R\">EF_SBOOT_SIGN_MODE_R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_cfg_0::EF_SBOOT_SIGN_MODE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_cfg_0/struct.EF_SBOOT_SIGN_MODE_W.html\" title=\"struct bl602_pac::ef_data_0::ef_cfg_0::EF_SBOOT_SIGN_MODE_W\">EF_SBOOT_SIGN_MODE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_0::ef_cfg_0::EF_SBOOT_SIGN_MODE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_cfg_0/struct.EF_SF_AES_MODE_R.html\" title=\"struct bl602_pac::ef_data_0::ef_cfg_0::EF_SF_AES_MODE_R\">EF_SF_AES_MODE_R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_cfg_0::EF_SF_AES_MODE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_cfg_0/struct.EF_SF_AES_MODE_W.html\" title=\"struct bl602_pac::ef_data_0::ef_cfg_0::EF_SF_AES_MODE_W\">EF_SF_AES_MODE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_0::ef_cfg_0::EF_SF_AES_MODE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_cfg_0/struct.EF_CFG_0_SPEC.html\" title=\"struct bl602_pac::ef_data_0::ef_cfg_0::EF_CFG_0_SPEC\">EF_CFG_0_SPEC</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_cfg_0::EF_CFG_0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_dbg_pwd_low/struct.R.html\" title=\"struct bl602_pac::ef_data_0::ef_dbg_pwd_low::R\">R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_dbg_pwd_low::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_dbg_pwd_low/struct.W.html\" title=\"struct bl602_pac::ef_data_0::ef_dbg_pwd_low::W\">W</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_dbg_pwd_low::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_dbg_pwd_low/struct.EF_DBG_PWD_LOW_R.html\" title=\"struct bl602_pac::ef_data_0::ef_dbg_pwd_low::EF_DBG_PWD_LOW_R\">EF_DBG_PWD_LOW_R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_dbg_pwd_low::EF_DBG_PWD_LOW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_dbg_pwd_low/struct.EF_DBG_PWD_LOW_W.html\" title=\"struct bl602_pac::ef_data_0::ef_dbg_pwd_low::EF_DBG_PWD_LOW_W\">EF_DBG_PWD_LOW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_0::ef_dbg_pwd_low::EF_DBG_PWD_LOW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_dbg_pwd_low/struct.EF_DBG_PWD_LOW_SPEC.html\" title=\"struct bl602_pac::ef_data_0::ef_dbg_pwd_low::EF_DBG_PWD_LOW_SPEC\">EF_DBG_PWD_LOW_SPEC</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_dbg_pwd_low::EF_DBG_PWD_LOW_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_dbg_pwd_high/struct.R.html\" title=\"struct bl602_pac::ef_data_0::ef_dbg_pwd_high::R\">R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_dbg_pwd_high::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_dbg_pwd_high/struct.W.html\" title=\"struct bl602_pac::ef_data_0::ef_dbg_pwd_high::W\">W</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_dbg_pwd_high::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_dbg_pwd_high/struct.EF_DBG_PWD_HIGH_R.html\" title=\"struct bl602_pac::ef_data_0::ef_dbg_pwd_high::EF_DBG_PWD_HIGH_R\">EF_DBG_PWD_HIGH_R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_dbg_pwd_high::EF_DBG_PWD_HIGH_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_dbg_pwd_high/struct.EF_DBG_PWD_HIGH_W.html\" title=\"struct bl602_pac::ef_data_0::ef_dbg_pwd_high::EF_DBG_PWD_HIGH_W\">EF_DBG_PWD_HIGH_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_0::ef_dbg_pwd_high::EF_DBG_PWD_HIGH_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_dbg_pwd_high/struct.EF_DBG_PWD_HIGH_SPEC.html\" title=\"struct bl602_pac::ef_data_0::ef_dbg_pwd_high::EF_DBG_PWD_HIGH_SPEC\">EF_DBG_PWD_HIGH_SPEC</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_dbg_pwd_high::EF_DBG_PWD_HIGH_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_ana_trim_0/struct.R.html\" title=\"struct bl602_pac::ef_data_0::ef_ana_trim_0::R\">R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_ana_trim_0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_ana_trim_0/struct.W.html\" title=\"struct bl602_pac::ef_data_0::ef_ana_trim_0::W\">W</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_ana_trim_0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_ana_trim_0/struct.EF_ANA_TRIM_0_R.html\" title=\"struct bl602_pac::ef_data_0::ef_ana_trim_0::EF_ANA_TRIM_0_R\">EF_ANA_TRIM_0_R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_ana_trim_0::EF_ANA_TRIM_0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_ana_trim_0/struct.EF_ANA_TRIM_0_W.html\" title=\"struct bl602_pac::ef_data_0::ef_ana_trim_0::EF_ANA_TRIM_0_W\">EF_ANA_TRIM_0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_0::ef_ana_trim_0::EF_ANA_TRIM_0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_ana_trim_0/struct.EF_ANA_TRIM_0_SPEC.html\" title=\"struct bl602_pac::ef_data_0::ef_ana_trim_0::EF_ANA_TRIM_0_SPEC\">EF_ANA_TRIM_0_SPEC</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_ana_trim_0::EF_ANA_TRIM_0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_sw_usage_0/struct.R.html\" title=\"struct bl602_pac::ef_data_0::ef_sw_usage_0::R\">R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_sw_usage_0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_sw_usage_0/struct.W.html\" title=\"struct bl602_pac::ef_data_0::ef_sw_usage_0::W\">W</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_sw_usage_0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_sw_usage_0/struct.EF_SW_USAGE_0_R.html\" title=\"struct bl602_pac::ef_data_0::ef_sw_usage_0::EF_SW_USAGE_0_R\">EF_SW_USAGE_0_R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_sw_usage_0::EF_SW_USAGE_0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_sw_usage_0/struct.EF_SW_USAGE_0_W.html\" title=\"struct bl602_pac::ef_data_0::ef_sw_usage_0::EF_SW_USAGE_0_W\">EF_SW_USAGE_0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_0::ef_sw_usage_0::EF_SW_USAGE_0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_sw_usage_0/struct.EF_SW_USAGE_0_SPEC.html\" title=\"struct bl602_pac::ef_data_0::ef_sw_usage_0::EF_SW_USAGE_0_SPEC\">EF_SW_USAGE_0_SPEC</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_sw_usage_0::EF_SW_USAGE_0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_wifi_mac_low/struct.R.html\" title=\"struct bl602_pac::ef_data_0::ef_wifi_mac_low::R\">R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_wifi_mac_low::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_wifi_mac_low/struct.W.html\" title=\"struct bl602_pac::ef_data_0::ef_wifi_mac_low::W\">W</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_wifi_mac_low::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_wifi_mac_low/struct.EF_WIFI_MAC_LOW_R.html\" title=\"struct bl602_pac::ef_data_0::ef_wifi_mac_low::EF_WIFI_MAC_LOW_R\">EF_WIFI_MAC_LOW_R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_wifi_mac_low::EF_WIFI_MAC_LOW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_wifi_mac_low/struct.EF_WIFI_MAC_LOW_W.html\" title=\"struct bl602_pac::ef_data_0::ef_wifi_mac_low::EF_WIFI_MAC_LOW_W\">EF_WIFI_MAC_LOW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_0::ef_wifi_mac_low::EF_WIFI_MAC_LOW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_wifi_mac_low/struct.EF_WIFI_MAC_LOW_SPEC.html\" title=\"struct bl602_pac::ef_data_0::ef_wifi_mac_low::EF_WIFI_MAC_LOW_SPEC\">EF_WIFI_MAC_LOW_SPEC</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_wifi_mac_low::EF_WIFI_MAC_LOW_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_wifi_mac_high/struct.R.html\" title=\"struct bl602_pac::ef_data_0::ef_wifi_mac_high::R\">R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_wifi_mac_high::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_wifi_mac_high/struct.W.html\" title=\"struct bl602_pac::ef_data_0::ef_wifi_mac_high::W\">W</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_wifi_mac_high::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_wifi_mac_high/struct.EF_WIFI_MAC_HIGH_R.html\" title=\"struct bl602_pac::ef_data_0::ef_wifi_mac_high::EF_WIFI_MAC_HIGH_R\">EF_WIFI_MAC_HIGH_R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_wifi_mac_high::EF_WIFI_MAC_HIGH_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_wifi_mac_high/struct.EF_WIFI_MAC_HIGH_W.html\" title=\"struct bl602_pac::ef_data_0::ef_wifi_mac_high::EF_WIFI_MAC_HIGH_W\">EF_WIFI_MAC_HIGH_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_0::ef_wifi_mac_high::EF_WIFI_MAC_HIGH_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_wifi_mac_high/struct.EF_WIFI_MAC_HIGH_SPEC.html\" title=\"struct bl602_pac::ef_data_0::ef_wifi_mac_high::EF_WIFI_MAC_HIGH_SPEC\">EF_WIFI_MAC_HIGH_SPEC</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_wifi_mac_high::EF_WIFI_MAC_HIGH_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_0_w0/struct.R.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_0_w0::R\">R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_0_w0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_0_w0/struct.W.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_0_w0::W\">W</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_0_w0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_0_w0/struct.EF_KEY_SLOT_0_W0_R.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_0_w0::EF_KEY_SLOT_0_W0_R\">EF_KEY_SLOT_0_W0_R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_0_w0::EF_KEY_SLOT_0_W0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_0_w0/struct.EF_KEY_SLOT_0_W0_W.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_0_w0::EF_KEY_SLOT_0_W0_W\">EF_KEY_SLOT_0_W0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_0_w0::EF_KEY_SLOT_0_W0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_0_w0/struct.EF_KEY_SLOT_0_W0_SPEC.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_0_w0::EF_KEY_SLOT_0_W0_SPEC\">EF_KEY_SLOT_0_W0_SPEC</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_0_w0::EF_KEY_SLOT_0_W0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_0_w1/struct.R.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_0_w1::R\">R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_0_w1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_0_w1/struct.W.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_0_w1::W\">W</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_0_w1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_0_w1/struct.EF_KEY_SLOT_0_W1_R.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_0_w1::EF_KEY_SLOT_0_W1_R\">EF_KEY_SLOT_0_W1_R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_0_w1::EF_KEY_SLOT_0_W1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_0_w1/struct.EF_KEY_SLOT_0_W1_W.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_0_w1::EF_KEY_SLOT_0_W1_W\">EF_KEY_SLOT_0_W1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_0_w1::EF_KEY_SLOT_0_W1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_0_w1/struct.EF_KEY_SLOT_0_W1_SPEC.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_0_w1::EF_KEY_SLOT_0_W1_SPEC\">EF_KEY_SLOT_0_W1_SPEC</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_0_w1::EF_KEY_SLOT_0_W1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_0_w2/struct.R.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_0_w2::R\">R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_0_w2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_0_w2/struct.W.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_0_w2::W\">W</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_0_w2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_0_w2/struct.EF_KEY_SLOT_0_W2_R.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_0_w2::EF_KEY_SLOT_0_W2_R\">EF_KEY_SLOT_0_W2_R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_0_w2::EF_KEY_SLOT_0_W2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_0_w2/struct.EF_KEY_SLOT_0_W2_W.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_0_w2::EF_KEY_SLOT_0_W2_W\">EF_KEY_SLOT_0_W2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_0_w2::EF_KEY_SLOT_0_W2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_0_w2/struct.EF_KEY_SLOT_0_W2_SPEC.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_0_w2::EF_KEY_SLOT_0_W2_SPEC\">EF_KEY_SLOT_0_W2_SPEC</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_0_w2::EF_KEY_SLOT_0_W2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_0_w3/struct.R.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_0_w3::R\">R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_0_w3::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_0_w3/struct.W.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_0_w3::W\">W</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_0_w3::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_0_w3/struct.EF_KEY_SLOT_0_W3_R.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_0_w3::EF_KEY_SLOT_0_W3_R\">EF_KEY_SLOT_0_W3_R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_0_w3::EF_KEY_SLOT_0_W3_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_0_w3/struct.EF_KEY_SLOT_0_W3_W.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_0_w3::EF_KEY_SLOT_0_W3_W\">EF_KEY_SLOT_0_W3_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_0_w3::EF_KEY_SLOT_0_W3_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_0_w3/struct.EF_KEY_SLOT_0_W3_SPEC.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_0_w3::EF_KEY_SLOT_0_W3_SPEC\">EF_KEY_SLOT_0_W3_SPEC</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_0_w3::EF_KEY_SLOT_0_W3_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_1_w0/struct.R.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_1_w0::R\">R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_1_w0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_1_w0/struct.W.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_1_w0::W\">W</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_1_w0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_1_w0/struct.EF_KEY_SLOT_1_W0_R.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_1_w0::EF_KEY_SLOT_1_W0_R\">EF_KEY_SLOT_1_W0_R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_1_w0::EF_KEY_SLOT_1_W0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_1_w0/struct.EF_KEY_SLOT_1_W0_W.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_1_w0::EF_KEY_SLOT_1_W0_W\">EF_KEY_SLOT_1_W0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_1_w0::EF_KEY_SLOT_1_W0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_1_w0/struct.EF_KEY_SLOT_1_W0_SPEC.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_1_w0::EF_KEY_SLOT_1_W0_SPEC\">EF_KEY_SLOT_1_W0_SPEC</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_1_w0::EF_KEY_SLOT_1_W0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_1_w1/struct.R.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_1_w1::R\">R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_1_w1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_1_w1/struct.W.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_1_w1::W\">W</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_1_w1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_1_w1/struct.EF_KEY_SLOT_1_W1_R.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_1_w1::EF_KEY_SLOT_1_W1_R\">EF_KEY_SLOT_1_W1_R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_1_w1::EF_KEY_SLOT_1_W1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_1_w1/struct.EF_KEY_SLOT_1_W1_W.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_1_w1::EF_KEY_SLOT_1_W1_W\">EF_KEY_SLOT_1_W1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_1_w1::EF_KEY_SLOT_1_W1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_1_w1/struct.EF_KEY_SLOT_1_W1_SPEC.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_1_w1::EF_KEY_SLOT_1_W1_SPEC\">EF_KEY_SLOT_1_W1_SPEC</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_1_w1::EF_KEY_SLOT_1_W1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_1_w2/struct.R.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_1_w2::R\">R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_1_w2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_1_w2/struct.W.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_1_w2::W\">W</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_1_w2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_1_w2/struct.EF_KEY_SLOT_1_W2_R.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_1_w2::EF_KEY_SLOT_1_W2_R\">EF_KEY_SLOT_1_W2_R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_1_w2::EF_KEY_SLOT_1_W2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_1_w2/struct.EF_KEY_SLOT_1_W2_W.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_1_w2::EF_KEY_SLOT_1_W2_W\">EF_KEY_SLOT_1_W2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_1_w2::EF_KEY_SLOT_1_W2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_1_w2/struct.EF_KEY_SLOT_1_W2_SPEC.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_1_w2::EF_KEY_SLOT_1_W2_SPEC\">EF_KEY_SLOT_1_W2_SPEC</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_1_w2::EF_KEY_SLOT_1_W2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_1_w3/struct.R.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_1_w3::R\">R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_1_w3::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_1_w3/struct.W.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_1_w3::W\">W</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_1_w3::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_1_w3/struct.EF_KEY_SLOT_1_W3_R.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_1_w3::EF_KEY_SLOT_1_W3_R\">EF_KEY_SLOT_1_W3_R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_1_w3::EF_KEY_SLOT_1_W3_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_1_w3/struct.EF_KEY_SLOT_1_W3_W.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_1_w3::EF_KEY_SLOT_1_W3_W\">EF_KEY_SLOT_1_W3_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_1_w3::EF_KEY_SLOT_1_W3_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_1_w3/struct.EF_KEY_SLOT_1_W3_SPEC.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_1_w3::EF_KEY_SLOT_1_W3_SPEC\">EF_KEY_SLOT_1_W3_SPEC</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_1_w3::EF_KEY_SLOT_1_W3_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_2_w0/struct.R.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_2_w0::R\">R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_2_w0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_2_w0/struct.W.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_2_w0::W\">W</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_2_w0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_2_w0/struct.EF_KEY_SLOT_2_W0_R.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_2_w0::EF_KEY_SLOT_2_W0_R\">EF_KEY_SLOT_2_W0_R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_2_w0::EF_KEY_SLOT_2_W0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_2_w0/struct.EF_KEY_SLOT_2_W0_W.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_2_w0::EF_KEY_SLOT_2_W0_W\">EF_KEY_SLOT_2_W0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_2_w0::EF_KEY_SLOT_2_W0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_2_w0/struct.EF_KEY_SLOT_2_W0_SPEC.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_2_w0::EF_KEY_SLOT_2_W0_SPEC\">EF_KEY_SLOT_2_W0_SPEC</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_2_w0::EF_KEY_SLOT_2_W0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_2_w1/struct.R.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_2_w1::R\">R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_2_w1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_2_w1/struct.W.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_2_w1::W\">W</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_2_w1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_2_w1/struct.EF_KEY_SLOT_2_W1_R.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_2_w1::EF_KEY_SLOT_2_W1_R\">EF_KEY_SLOT_2_W1_R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_2_w1::EF_KEY_SLOT_2_W1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_2_w1/struct.EF_KEY_SLOT_2_W1_W.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_2_w1::EF_KEY_SLOT_2_W1_W\">EF_KEY_SLOT_2_W1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_2_w1::EF_KEY_SLOT_2_W1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_2_w1/struct.EF_KEY_SLOT_2_W1_SPEC.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_2_w1::EF_KEY_SLOT_2_W1_SPEC\">EF_KEY_SLOT_2_W1_SPEC</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_2_w1::EF_KEY_SLOT_2_W1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_2_w2/struct.R.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_2_w2::R\">R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_2_w2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_2_w2/struct.W.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_2_w2::W\">W</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_2_w2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_2_w2/struct.EF_KEY_SLOT_2_W2_R.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_2_w2::EF_KEY_SLOT_2_W2_R\">EF_KEY_SLOT_2_W2_R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_2_w2::EF_KEY_SLOT_2_W2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_2_w2/struct.EF_KEY_SLOT_2_W2_W.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_2_w2::EF_KEY_SLOT_2_W2_W\">EF_KEY_SLOT_2_W2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_2_w2::EF_KEY_SLOT_2_W2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_2_w2/struct.EF_KEY_SLOT_2_W2_SPEC.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_2_w2::EF_KEY_SLOT_2_W2_SPEC\">EF_KEY_SLOT_2_W2_SPEC</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_2_w2::EF_KEY_SLOT_2_W2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_2_w3/struct.R.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_2_w3::R\">R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_2_w3::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_2_w3/struct.W.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_2_w3::W\">W</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_2_w3::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_2_w3/struct.EF_KEY_SLOT_2_W3_R.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_2_w3::EF_KEY_SLOT_2_W3_R\">EF_KEY_SLOT_2_W3_R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_2_w3::EF_KEY_SLOT_2_W3_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_2_w3/struct.EF_KEY_SLOT_2_W3_W.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_2_w3::EF_KEY_SLOT_2_W3_W\">EF_KEY_SLOT_2_W3_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_2_w3::EF_KEY_SLOT_2_W3_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_2_w3/struct.EF_KEY_SLOT_2_W3_SPEC.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_2_w3::EF_KEY_SLOT_2_W3_SPEC\">EF_KEY_SLOT_2_W3_SPEC</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_2_w3::EF_KEY_SLOT_2_W3_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_3_w0/struct.R.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_3_w0::R\">R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_3_w0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_3_w0/struct.W.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_3_w0::W\">W</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_3_w0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_3_w0/struct.EF_KEY_SLOT_3_W0_R.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_3_w0::EF_KEY_SLOT_3_W0_R\">EF_KEY_SLOT_3_W0_R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_3_w0::EF_KEY_SLOT_3_W0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_3_w0/struct.EF_KEY_SLOT_3_W0_W.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_3_w0::EF_KEY_SLOT_3_W0_W\">EF_KEY_SLOT_3_W0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_3_w0::EF_KEY_SLOT_3_W0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_3_w0/struct.EF_KEY_SLOT_3_W0_SPEC.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_3_w0::EF_KEY_SLOT_3_W0_SPEC\">EF_KEY_SLOT_3_W0_SPEC</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_3_w0::EF_KEY_SLOT_3_W0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_3_w1/struct.R.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_3_w1::R\">R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_3_w1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_3_w1/struct.W.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_3_w1::W\">W</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_3_w1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_3_w1/struct.EF_KEY_SLOT_3_W1_R.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_3_w1::EF_KEY_SLOT_3_W1_R\">EF_KEY_SLOT_3_W1_R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_3_w1::EF_KEY_SLOT_3_W1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_3_w1/struct.EF_KEY_SLOT_3_W1_W.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_3_w1::EF_KEY_SLOT_3_W1_W\">EF_KEY_SLOT_3_W1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_3_w1::EF_KEY_SLOT_3_W1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_3_w1/struct.EF_KEY_SLOT_3_W1_SPEC.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_3_w1::EF_KEY_SLOT_3_W1_SPEC\">EF_KEY_SLOT_3_W1_SPEC</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_3_w1::EF_KEY_SLOT_3_W1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_3_w2/struct.R.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_3_w2::R\">R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_3_w2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_3_w2/struct.W.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_3_w2::W\">W</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_3_w2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_3_w2/struct.EF_KEY_SLOT_3_W2_R.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_3_w2::EF_KEY_SLOT_3_W2_R\">EF_KEY_SLOT_3_W2_R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_3_w2::EF_KEY_SLOT_3_W2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_3_w2/struct.EF_KEY_SLOT_3_W2_W.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_3_w2::EF_KEY_SLOT_3_W2_W\">EF_KEY_SLOT_3_W2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_3_w2::EF_KEY_SLOT_3_W2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_3_w2/struct.EF_KEY_SLOT_3_W2_SPEC.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_3_w2::EF_KEY_SLOT_3_W2_SPEC\">EF_KEY_SLOT_3_W2_SPEC</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_3_w2::EF_KEY_SLOT_3_W2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_3_w3/struct.R.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_3_w3::R\">R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_3_w3::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_3_w3/struct.W.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_3_w3::W\">W</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_3_w3::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_3_w3/struct.EF_KEY_SLOT_3_W3_R.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_3_w3::EF_KEY_SLOT_3_W3_R\">EF_KEY_SLOT_3_W3_R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_3_w3::EF_KEY_SLOT_3_W3_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_3_w3/struct.EF_KEY_SLOT_3_W3_W.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_3_w3::EF_KEY_SLOT_3_W3_W\">EF_KEY_SLOT_3_W3_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_3_w3::EF_KEY_SLOT_3_W3_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_3_w3/struct.EF_KEY_SLOT_3_W3_SPEC.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_3_w3::EF_KEY_SLOT_3_W3_SPEC\">EF_KEY_SLOT_3_W3_SPEC</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_3_w3::EF_KEY_SLOT_3_W3_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_4_w0/struct.R.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_4_w0::R\">R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_4_w0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_4_w0/struct.W.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_4_w0::W\">W</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_4_w0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_4_w0/struct.EF_KEY_SLOT_4_W0_R.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_4_w0::EF_KEY_SLOT_4_W0_R\">EF_KEY_SLOT_4_W0_R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_4_w0::EF_KEY_SLOT_4_W0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_4_w0/struct.EF_KEY_SLOT_4_W0_W.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_4_w0::EF_KEY_SLOT_4_W0_W\">EF_KEY_SLOT_4_W0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_4_w0::EF_KEY_SLOT_4_W0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_4_w0/struct.EF_KEY_SLOT_4_W0_SPEC.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_4_w0::EF_KEY_SLOT_4_W0_SPEC\">EF_KEY_SLOT_4_W0_SPEC</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_4_w0::EF_KEY_SLOT_4_W0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_4_w1/struct.R.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_4_w1::R\">R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_4_w1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_4_w1/struct.W.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_4_w1::W\">W</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_4_w1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_4_w1/struct.EF_KEY_SLOT_4_W1_R.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_4_w1::EF_KEY_SLOT_4_W1_R\">EF_KEY_SLOT_4_W1_R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_4_w1::EF_KEY_SLOT_4_W1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_4_w1/struct.EF_KEY_SLOT_4_W1_W.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_4_w1::EF_KEY_SLOT_4_W1_W\">EF_KEY_SLOT_4_W1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_4_w1::EF_KEY_SLOT_4_W1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_4_w1/struct.EF_KEY_SLOT_4_W1_SPEC.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_4_w1::EF_KEY_SLOT_4_W1_SPEC\">EF_KEY_SLOT_4_W1_SPEC</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_4_w1::EF_KEY_SLOT_4_W1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_4_w2/struct.R.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_4_w2::R\">R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_4_w2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_4_w2/struct.W.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_4_w2::W\">W</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_4_w2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_4_w2/struct.EF_KEY_SLOT_4_W2_R.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_4_w2::EF_KEY_SLOT_4_W2_R\">EF_KEY_SLOT_4_W2_R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_4_w2::EF_KEY_SLOT_4_W2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_4_w2/struct.EF_KEY_SLOT_4_W2_W.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_4_w2::EF_KEY_SLOT_4_W2_W\">EF_KEY_SLOT_4_W2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_4_w2::EF_KEY_SLOT_4_W2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_4_w2/struct.EF_KEY_SLOT_4_W2_SPEC.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_4_w2::EF_KEY_SLOT_4_W2_SPEC\">EF_KEY_SLOT_4_W2_SPEC</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_4_w2::EF_KEY_SLOT_4_W2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_4_w3/struct.R.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_4_w3::R\">R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_4_w3::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_4_w3/struct.W.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_4_w3::W\">W</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_4_w3::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_4_w3/struct.EF_KEY_SLOT_4_W3_R.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_4_w3::EF_KEY_SLOT_4_W3_R\">EF_KEY_SLOT_4_W3_R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_4_w3::EF_KEY_SLOT_4_W3_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_4_w3/struct.EF_KEY_SLOT_4_W3_W.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_4_w3::EF_KEY_SLOT_4_W3_W\">EF_KEY_SLOT_4_W3_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_4_w3::EF_KEY_SLOT_4_W3_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_4_w3/struct.EF_KEY_SLOT_4_W3_SPEC.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_4_w3::EF_KEY_SLOT_4_W3_SPEC\">EF_KEY_SLOT_4_W3_SPEC</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_4_w3::EF_KEY_SLOT_4_W3_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_5_w0/struct.R.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_5_w0::R\">R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_5_w0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_5_w0/struct.W.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_5_w0::W\">W</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_5_w0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_5_w0/struct.EF_KEY_SLOT_5_W0_R.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_5_w0::EF_KEY_SLOT_5_W0_R\">EF_KEY_SLOT_5_W0_R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_5_w0::EF_KEY_SLOT_5_W0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_5_w0/struct.EF_KEY_SLOT_5_W0_W.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_5_w0::EF_KEY_SLOT_5_W0_W\">EF_KEY_SLOT_5_W0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_5_w0::EF_KEY_SLOT_5_W0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_5_w0/struct.EF_KEY_SLOT_5_W0_SPEC.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_5_w0::EF_KEY_SLOT_5_W0_SPEC\">EF_KEY_SLOT_5_W0_SPEC</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_5_w0::EF_KEY_SLOT_5_W0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_5_w1/struct.R.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_5_w1::R\">R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_5_w1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_5_w1/struct.W.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_5_w1::W\">W</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_5_w1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_5_w1/struct.EF_KEY_SLOT_5_W1_R.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_5_w1::EF_KEY_SLOT_5_W1_R\">EF_KEY_SLOT_5_W1_R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_5_w1::EF_KEY_SLOT_5_W1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_5_w1/struct.EF_KEY_SLOT_5_W1_W.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_5_w1::EF_KEY_SLOT_5_W1_W\">EF_KEY_SLOT_5_W1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_5_w1::EF_KEY_SLOT_5_W1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_5_w1/struct.EF_KEY_SLOT_5_W1_SPEC.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_5_w1::EF_KEY_SLOT_5_W1_SPEC\">EF_KEY_SLOT_5_W1_SPEC</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_5_w1::EF_KEY_SLOT_5_W1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_5_w2/struct.R.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_5_w2::R\">R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_5_w2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_5_w2/struct.W.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_5_w2::W\">W</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_5_w2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_5_w2/struct.EF_KEY_SLOT_5_W2_R.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_5_w2::EF_KEY_SLOT_5_W2_R\">EF_KEY_SLOT_5_W2_R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_5_w2::EF_KEY_SLOT_5_W2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_5_w2/struct.EF_KEY_SLOT_5_W2_W.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_5_w2::EF_KEY_SLOT_5_W2_W\">EF_KEY_SLOT_5_W2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_5_w2::EF_KEY_SLOT_5_W2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_5_w2/struct.EF_KEY_SLOT_5_W2_SPEC.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_5_w2::EF_KEY_SLOT_5_W2_SPEC\">EF_KEY_SLOT_5_W2_SPEC</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_5_w2::EF_KEY_SLOT_5_W2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_5_w3/struct.R.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_5_w3::R\">R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_5_w3::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_5_w3/struct.W.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_5_w3::W\">W</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_5_w3::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_5_w3/struct.EF_KEY_SLOT_5_W3_R.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_5_w3::EF_KEY_SLOT_5_W3_R\">EF_KEY_SLOT_5_W3_R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_5_w3::EF_KEY_SLOT_5_W3_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_5_w3/struct.EF_KEY_SLOT_5_W3_W.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_5_w3::EF_KEY_SLOT_5_W3_W\">EF_KEY_SLOT_5_W3_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_5_w3::EF_KEY_SLOT_5_W3_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_key_slot_5_w3/struct.EF_KEY_SLOT_5_W3_SPEC.html\" title=\"struct bl602_pac::ef_data_0::ef_key_slot_5_w3::EF_KEY_SLOT_5_W3_SPEC\">EF_KEY_SLOT_5_W3_SPEC</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_key_slot_5_w3::EF_KEY_SLOT_5_W3_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_data_0_lock/struct.R.html\" title=\"struct bl602_pac::ef_data_0::ef_data_0_lock::R\">R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_data_0_lock::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_data_0_lock/struct.W.html\" title=\"struct bl602_pac::ef_data_0::ef_data_0_lock::W\">W</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_data_0_lock::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_data_0_lock/struct.RD_LOCK_KEY_SLOT_5_R.html\" title=\"struct bl602_pac::ef_data_0::ef_data_0_lock::RD_LOCK_KEY_SLOT_5_R\">RD_LOCK_KEY_SLOT_5_R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_data_0_lock::RD_LOCK_KEY_SLOT_5_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_data_0_lock/struct.RD_LOCK_KEY_SLOT_5_W.html\" title=\"struct bl602_pac::ef_data_0::ef_data_0_lock::RD_LOCK_KEY_SLOT_5_W\">RD_LOCK_KEY_SLOT_5_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_0::ef_data_0_lock::RD_LOCK_KEY_SLOT_5_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_data_0_lock/struct.RD_LOCK_KEY_SLOT_4_R.html\" title=\"struct bl602_pac::ef_data_0::ef_data_0_lock::RD_LOCK_KEY_SLOT_4_R\">RD_LOCK_KEY_SLOT_4_R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_data_0_lock::RD_LOCK_KEY_SLOT_4_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_data_0_lock/struct.RD_LOCK_KEY_SLOT_4_W.html\" title=\"struct bl602_pac::ef_data_0::ef_data_0_lock::RD_LOCK_KEY_SLOT_4_W\">RD_LOCK_KEY_SLOT_4_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_0::ef_data_0_lock::RD_LOCK_KEY_SLOT_4_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_data_0_lock/struct.RD_LOCK_KEY_SLOT_3_R.html\" title=\"struct bl602_pac::ef_data_0::ef_data_0_lock::RD_LOCK_KEY_SLOT_3_R\">RD_LOCK_KEY_SLOT_3_R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_data_0_lock::RD_LOCK_KEY_SLOT_3_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_data_0_lock/struct.RD_LOCK_KEY_SLOT_3_W.html\" title=\"struct bl602_pac::ef_data_0::ef_data_0_lock::RD_LOCK_KEY_SLOT_3_W\">RD_LOCK_KEY_SLOT_3_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_0::ef_data_0_lock::RD_LOCK_KEY_SLOT_3_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_data_0_lock/struct.RD_LOCK_KEY_SLOT_2_R.html\" title=\"struct bl602_pac::ef_data_0::ef_data_0_lock::RD_LOCK_KEY_SLOT_2_R\">RD_LOCK_KEY_SLOT_2_R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_data_0_lock::RD_LOCK_KEY_SLOT_2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_data_0_lock/struct.RD_LOCK_KEY_SLOT_2_W.html\" title=\"struct bl602_pac::ef_data_0::ef_data_0_lock::RD_LOCK_KEY_SLOT_2_W\">RD_LOCK_KEY_SLOT_2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_0::ef_data_0_lock::RD_LOCK_KEY_SLOT_2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_data_0_lock/struct.RD_LOCK_KEY_SLOT_1_R.html\" title=\"struct bl602_pac::ef_data_0::ef_data_0_lock::RD_LOCK_KEY_SLOT_1_R\">RD_LOCK_KEY_SLOT_1_R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_data_0_lock::RD_LOCK_KEY_SLOT_1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_data_0_lock/struct.RD_LOCK_KEY_SLOT_1_W.html\" title=\"struct bl602_pac::ef_data_0::ef_data_0_lock::RD_LOCK_KEY_SLOT_1_W\">RD_LOCK_KEY_SLOT_1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_0::ef_data_0_lock::RD_LOCK_KEY_SLOT_1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_data_0_lock/struct.RD_LOCK_KEY_SLOT_0_R.html\" title=\"struct bl602_pac::ef_data_0::ef_data_0_lock::RD_LOCK_KEY_SLOT_0_R\">RD_LOCK_KEY_SLOT_0_R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_data_0_lock::RD_LOCK_KEY_SLOT_0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_data_0_lock/struct.RD_LOCK_KEY_SLOT_0_W.html\" title=\"struct bl602_pac::ef_data_0::ef_data_0_lock::RD_LOCK_KEY_SLOT_0_W\">RD_LOCK_KEY_SLOT_0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_0::ef_data_0_lock::RD_LOCK_KEY_SLOT_0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_data_0_lock/struct.RD_LOCK_DBG_PWD_R.html\" title=\"struct bl602_pac::ef_data_0::ef_data_0_lock::RD_LOCK_DBG_PWD_R\">RD_LOCK_DBG_PWD_R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_data_0_lock::RD_LOCK_DBG_PWD_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_data_0_lock/struct.RD_LOCK_DBG_PWD_W.html\" title=\"struct bl602_pac::ef_data_0::ef_data_0_lock::RD_LOCK_DBG_PWD_W\">RD_LOCK_DBG_PWD_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_0::ef_data_0_lock::RD_LOCK_DBG_PWD_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_data_0_lock/struct.WR_LOCK_KEY_SLOT_5_H_R.html\" title=\"struct bl602_pac::ef_data_0::ef_data_0_lock::WR_LOCK_KEY_SLOT_5_H_R\">WR_LOCK_KEY_SLOT_5_H_R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_data_0_lock::WR_LOCK_KEY_SLOT_5_H_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_data_0_lock/struct.WR_LOCK_KEY_SLOT_5_H_W.html\" title=\"struct bl602_pac::ef_data_0::ef_data_0_lock::WR_LOCK_KEY_SLOT_5_H_W\">WR_LOCK_KEY_SLOT_5_H_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_0::ef_data_0_lock::WR_LOCK_KEY_SLOT_5_H_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_data_0_lock/struct.WR_LOCK_KEY_SLOT_4_H_R.html\" title=\"struct bl602_pac::ef_data_0::ef_data_0_lock::WR_LOCK_KEY_SLOT_4_H_R\">WR_LOCK_KEY_SLOT_4_H_R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_data_0_lock::WR_LOCK_KEY_SLOT_4_H_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_data_0_lock/struct.WR_LOCK_KEY_SLOT_4_H_W.html\" title=\"struct bl602_pac::ef_data_0::ef_data_0_lock::WR_LOCK_KEY_SLOT_4_H_W\">WR_LOCK_KEY_SLOT_4_H_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_0::ef_data_0_lock::WR_LOCK_KEY_SLOT_4_H_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_data_0_lock/struct.WR_LOCK_KEY_SLOT_3_R.html\" title=\"struct bl602_pac::ef_data_0::ef_data_0_lock::WR_LOCK_KEY_SLOT_3_R\">WR_LOCK_KEY_SLOT_3_R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_data_0_lock::WR_LOCK_KEY_SLOT_3_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_data_0_lock/struct.WR_LOCK_KEY_SLOT_3_W.html\" title=\"struct bl602_pac::ef_data_0::ef_data_0_lock::WR_LOCK_KEY_SLOT_3_W\">WR_LOCK_KEY_SLOT_3_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_0::ef_data_0_lock::WR_LOCK_KEY_SLOT_3_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_data_0_lock/struct.WR_LOCK_KEY_SLOT_2_R.html\" title=\"struct bl602_pac::ef_data_0::ef_data_0_lock::WR_LOCK_KEY_SLOT_2_R\">WR_LOCK_KEY_SLOT_2_R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_data_0_lock::WR_LOCK_KEY_SLOT_2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_data_0_lock/struct.WR_LOCK_KEY_SLOT_2_W.html\" title=\"struct bl602_pac::ef_data_0::ef_data_0_lock::WR_LOCK_KEY_SLOT_2_W\">WR_LOCK_KEY_SLOT_2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_0::ef_data_0_lock::WR_LOCK_KEY_SLOT_2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_data_0_lock/struct.WR_LOCK_KEY_SLOT_1_R.html\" title=\"struct bl602_pac::ef_data_0::ef_data_0_lock::WR_LOCK_KEY_SLOT_1_R\">WR_LOCK_KEY_SLOT_1_R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_data_0_lock::WR_LOCK_KEY_SLOT_1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_data_0_lock/struct.WR_LOCK_KEY_SLOT_1_W.html\" title=\"struct bl602_pac::ef_data_0::ef_data_0_lock::WR_LOCK_KEY_SLOT_1_W\">WR_LOCK_KEY_SLOT_1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_0::ef_data_0_lock::WR_LOCK_KEY_SLOT_1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_data_0_lock/struct.WR_LOCK_KEY_SLOT_0_R.html\" title=\"struct bl602_pac::ef_data_0::ef_data_0_lock::WR_LOCK_KEY_SLOT_0_R\">WR_LOCK_KEY_SLOT_0_R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_data_0_lock::WR_LOCK_KEY_SLOT_0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_data_0_lock/struct.WR_LOCK_KEY_SLOT_0_W.html\" title=\"struct bl602_pac::ef_data_0::ef_data_0_lock::WR_LOCK_KEY_SLOT_0_W\">WR_LOCK_KEY_SLOT_0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_0::ef_data_0_lock::WR_LOCK_KEY_SLOT_0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_data_0_lock/struct.WR_LOCK_WIFI_MAC_R.html\" title=\"struct bl602_pac::ef_data_0::ef_data_0_lock::WR_LOCK_WIFI_MAC_R\">WR_LOCK_WIFI_MAC_R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_data_0_lock::WR_LOCK_WIFI_MAC_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_data_0_lock/struct.WR_LOCK_WIFI_MAC_W.html\" title=\"struct bl602_pac::ef_data_0::ef_data_0_lock::WR_LOCK_WIFI_MAC_W\">WR_LOCK_WIFI_MAC_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_0::ef_data_0_lock::WR_LOCK_WIFI_MAC_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_data_0_lock/struct.WR_LOCK_SW_USAGE_0_R.html\" title=\"struct bl602_pac::ef_data_0::ef_data_0_lock::WR_LOCK_SW_USAGE_0_R\">WR_LOCK_SW_USAGE_0_R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_data_0_lock::WR_LOCK_SW_USAGE_0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_data_0_lock/struct.WR_LOCK_SW_USAGE_0_W.html\" title=\"struct bl602_pac::ef_data_0::ef_data_0_lock::WR_LOCK_SW_USAGE_0_W\">WR_LOCK_SW_USAGE_0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_0::ef_data_0_lock::WR_LOCK_SW_USAGE_0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_data_0_lock/struct.WR_LOCK_DBG_PWD_R.html\" title=\"struct bl602_pac::ef_data_0::ef_data_0_lock::WR_LOCK_DBG_PWD_R\">WR_LOCK_DBG_PWD_R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_data_0_lock::WR_LOCK_DBG_PWD_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_data_0_lock/struct.WR_LOCK_DBG_PWD_W.html\" title=\"struct bl602_pac::ef_data_0::ef_data_0_lock::WR_LOCK_DBG_PWD_W\">WR_LOCK_DBG_PWD_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_0::ef_data_0_lock::WR_LOCK_DBG_PWD_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_data_0_lock/struct.WR_LOCK_BOOT_MODE_R.html\" title=\"struct bl602_pac::ef_data_0::ef_data_0_lock::WR_LOCK_BOOT_MODE_R\">WR_LOCK_BOOT_MODE_R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_data_0_lock::WR_LOCK_BOOT_MODE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_data_0_lock/struct.WR_LOCK_BOOT_MODE_W.html\" title=\"struct bl602_pac::ef_data_0::ef_data_0_lock::WR_LOCK_BOOT_MODE_W\">WR_LOCK_BOOT_MODE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_0::ef_data_0_lock::WR_LOCK_BOOT_MODE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_data_0_lock/struct.WR_LOCK_KEY_SLOT_5_L_R.html\" title=\"struct bl602_pac::ef_data_0::ef_data_0_lock::WR_LOCK_KEY_SLOT_5_L_R\">WR_LOCK_KEY_SLOT_5_L_R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_data_0_lock::WR_LOCK_KEY_SLOT_5_L_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_data_0_lock/struct.WR_LOCK_KEY_SLOT_5_L_W.html\" title=\"struct bl602_pac::ef_data_0::ef_data_0_lock::WR_LOCK_KEY_SLOT_5_L_W\">WR_LOCK_KEY_SLOT_5_L_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_0::ef_data_0_lock::WR_LOCK_KEY_SLOT_5_L_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_data_0_lock/struct.WR_LOCK_KEY_SLOT_4_L_R.html\" title=\"struct bl602_pac::ef_data_0::ef_data_0_lock::WR_LOCK_KEY_SLOT_4_L_R\">WR_LOCK_KEY_SLOT_4_L_R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_data_0_lock::WR_LOCK_KEY_SLOT_4_L_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_data_0_lock/struct.WR_LOCK_KEY_SLOT_4_L_W.html\" title=\"struct bl602_pac::ef_data_0::ef_data_0_lock::WR_LOCK_KEY_SLOT_4_L_W\">WR_LOCK_KEY_SLOT_4_L_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_0::ef_data_0_lock::WR_LOCK_KEY_SLOT_4_L_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_data_0_lock/struct.EF_ANA_TRIM_1_R.html\" title=\"struct bl602_pac::ef_data_0::ef_data_0_lock::EF_ANA_TRIM_1_R\">EF_ANA_TRIM_1_R</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_data_0_lock::EF_ANA_TRIM_1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_data_0_lock/struct.EF_ANA_TRIM_1_W.html\" title=\"struct bl602_pac::ef_data_0::ef_data_0_lock::EF_ANA_TRIM_1_W\">EF_ANA_TRIM_1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_0::ef_data_0_lock::EF_ANA_TRIM_1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_0/ef_data_0_lock/struct.EF_DATA_0_LOCK_SPEC.html\" title=\"struct bl602_pac::ef_data_0::ef_data_0_lock::EF_DATA_0_LOCK_SPEC\">EF_DATA_0_LOCK_SPEC</a>","synthetic":true,"types":["bl602_pac::ef_data_0::ef_data_0_lock::EF_DATA_0_LOCK_SPEC"]},{"text":"impl !Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/struct.RegisterBlock.html\" title=\"struct bl602_pac::ef_data_1::RegisterBlock\">RegisterBlock</a>","synthetic":true,"types":["bl602_pac::ef_data_1::RegisterBlock"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_6_w0/struct.R.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_6_w0::R\">R</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_6_w0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_6_w0/struct.W.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_6_w0::W\">W</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_6_w0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_6_w0/struct.REG_KEY_SLOT_6_W0_R.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_6_w0::REG_KEY_SLOT_6_W0_R\">REG_KEY_SLOT_6_W0_R</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_6_w0::REG_KEY_SLOT_6_W0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_6_w0/struct.REG_KEY_SLOT_6_W0_W.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_6_w0::REG_KEY_SLOT_6_W0_W\">REG_KEY_SLOT_6_W0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_6_w0::REG_KEY_SLOT_6_W0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_6_w0/struct.REG_KEY_SLOT_6_W0_SPEC.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_6_w0::REG_KEY_SLOT_6_W0_SPEC\">REG_KEY_SLOT_6_W0_SPEC</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_6_w0::REG_KEY_SLOT_6_W0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_6_w1/struct.R.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_6_w1::R\">R</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_6_w1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_6_w1/struct.W.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_6_w1::W\">W</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_6_w1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_6_w1/struct.REG_KEY_SLOT_6_W1_R.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_6_w1::REG_KEY_SLOT_6_W1_R\">REG_KEY_SLOT_6_W1_R</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_6_w1::REG_KEY_SLOT_6_W1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_6_w1/struct.REG_KEY_SLOT_6_W1_W.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_6_w1::REG_KEY_SLOT_6_W1_W\">REG_KEY_SLOT_6_W1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_6_w1::REG_KEY_SLOT_6_W1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_6_w1/struct.REG_KEY_SLOT_6_W1_SPEC.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_6_w1::REG_KEY_SLOT_6_W1_SPEC\">REG_KEY_SLOT_6_W1_SPEC</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_6_w1::REG_KEY_SLOT_6_W1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_6_w2/struct.R.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_6_w2::R\">R</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_6_w2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_6_w2/struct.W.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_6_w2::W\">W</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_6_w2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_6_w2/struct.REG_KEY_SLOT_6_W2_R.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_6_w2::REG_KEY_SLOT_6_W2_R\">REG_KEY_SLOT_6_W2_R</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_6_w2::REG_KEY_SLOT_6_W2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_6_w2/struct.REG_KEY_SLOT_6_W2_W.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_6_w2::REG_KEY_SLOT_6_W2_W\">REG_KEY_SLOT_6_W2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_6_w2::REG_KEY_SLOT_6_W2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_6_w2/struct.REG_KEY_SLOT_6_W2_SPEC.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_6_w2::REG_KEY_SLOT_6_W2_SPEC\">REG_KEY_SLOT_6_W2_SPEC</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_6_w2::REG_KEY_SLOT_6_W2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_6_w3/struct.R.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_6_w3::R\">R</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_6_w3::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_6_w3/struct.W.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_6_w3::W\">W</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_6_w3::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_6_w3/struct.REG_KEY_SLOT_6_W3_R.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_6_w3::REG_KEY_SLOT_6_W3_R\">REG_KEY_SLOT_6_W3_R</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_6_w3::REG_KEY_SLOT_6_W3_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_6_w3/struct.REG_KEY_SLOT_6_W3_W.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_6_w3::REG_KEY_SLOT_6_W3_W\">REG_KEY_SLOT_6_W3_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_6_w3::REG_KEY_SLOT_6_W3_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_6_w3/struct.REG_KEY_SLOT_6_W3_SPEC.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_6_w3::REG_KEY_SLOT_6_W3_SPEC\">REG_KEY_SLOT_6_W3_SPEC</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_6_w3::REG_KEY_SLOT_6_W3_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_7_w0/struct.R.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_7_w0::R\">R</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_7_w0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_7_w0/struct.W.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_7_w0::W\">W</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_7_w0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_7_w0/struct.REG_KEY_SLOT_7_W0_R.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_7_w0::REG_KEY_SLOT_7_W0_R\">REG_KEY_SLOT_7_W0_R</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_7_w0::REG_KEY_SLOT_7_W0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_7_w0/struct.REG_KEY_SLOT_7_W0_W.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_7_w0::REG_KEY_SLOT_7_W0_W\">REG_KEY_SLOT_7_W0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_7_w0::REG_KEY_SLOT_7_W0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_7_w0/struct.REG_KEY_SLOT_7_W0_SPEC.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_7_w0::REG_KEY_SLOT_7_W0_SPEC\">REG_KEY_SLOT_7_W0_SPEC</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_7_w0::REG_KEY_SLOT_7_W0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_7_w1/struct.R.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_7_w1::R\">R</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_7_w1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_7_w1/struct.W.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_7_w1::W\">W</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_7_w1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_7_w1/struct.REG_KEY_SLOT_7_W1_R.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_7_w1::REG_KEY_SLOT_7_W1_R\">REG_KEY_SLOT_7_W1_R</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_7_w1::REG_KEY_SLOT_7_W1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_7_w1/struct.REG_KEY_SLOT_7_W1_W.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_7_w1::REG_KEY_SLOT_7_W1_W\">REG_KEY_SLOT_7_W1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_7_w1::REG_KEY_SLOT_7_W1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_7_w1/struct.REG_KEY_SLOT_7_W1_SPEC.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_7_w1::REG_KEY_SLOT_7_W1_SPEC\">REG_KEY_SLOT_7_W1_SPEC</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_7_w1::REG_KEY_SLOT_7_W1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_7_w2/struct.R.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_7_w2::R\">R</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_7_w2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_7_w2/struct.W.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_7_w2::W\">W</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_7_w2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_7_w2/struct.REG_KEY_SLOT_7_W2_R.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_7_w2::REG_KEY_SLOT_7_W2_R\">REG_KEY_SLOT_7_W2_R</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_7_w2::REG_KEY_SLOT_7_W2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_7_w2/struct.REG_KEY_SLOT_7_W2_W.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_7_w2::REG_KEY_SLOT_7_W2_W\">REG_KEY_SLOT_7_W2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_7_w2::REG_KEY_SLOT_7_W2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_7_w2/struct.REG_KEY_SLOT_7_W2_SPEC.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_7_w2::REG_KEY_SLOT_7_W2_SPEC\">REG_KEY_SLOT_7_W2_SPEC</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_7_w2::REG_KEY_SLOT_7_W2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_7_w3/struct.R.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_7_w3::R\">R</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_7_w3::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_7_w3/struct.W.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_7_w3::W\">W</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_7_w3::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_7_w3/struct.REG_KEY_SLOT_7_W3_R.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_7_w3::REG_KEY_SLOT_7_W3_R\">REG_KEY_SLOT_7_W3_R</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_7_w3::REG_KEY_SLOT_7_W3_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_7_w3/struct.REG_KEY_SLOT_7_W3_W.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_7_w3::REG_KEY_SLOT_7_W3_W\">REG_KEY_SLOT_7_W3_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_7_w3::REG_KEY_SLOT_7_W3_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_7_w3/struct.REG_KEY_SLOT_7_W3_SPEC.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_7_w3::REG_KEY_SLOT_7_W3_SPEC\">REG_KEY_SLOT_7_W3_SPEC</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_7_w3::REG_KEY_SLOT_7_W3_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_8_w0/struct.R.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_8_w0::R\">R</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_8_w0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_8_w0/struct.W.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_8_w0::W\">W</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_8_w0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_8_w0/struct.REG_KEY_SLOT_8_W0_R.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_8_w0::REG_KEY_SLOT_8_W0_R\">REG_KEY_SLOT_8_W0_R</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_8_w0::REG_KEY_SLOT_8_W0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_8_w0/struct.REG_KEY_SLOT_8_W0_W.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_8_w0::REG_KEY_SLOT_8_W0_W\">REG_KEY_SLOT_8_W0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_8_w0::REG_KEY_SLOT_8_W0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_8_w0/struct.REG_KEY_SLOT_8_W0_SPEC.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_8_w0::REG_KEY_SLOT_8_W0_SPEC\">REG_KEY_SLOT_8_W0_SPEC</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_8_w0::REG_KEY_SLOT_8_W0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_8_w1/struct.R.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_8_w1::R\">R</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_8_w1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_8_w1/struct.W.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_8_w1::W\">W</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_8_w1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_8_w1/struct.REG_KEY_SLOT_8_W1_R.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_8_w1::REG_KEY_SLOT_8_W1_R\">REG_KEY_SLOT_8_W1_R</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_8_w1::REG_KEY_SLOT_8_W1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_8_w1/struct.REG_KEY_SLOT_8_W1_W.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_8_w1::REG_KEY_SLOT_8_W1_W\">REG_KEY_SLOT_8_W1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_8_w1::REG_KEY_SLOT_8_W1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_8_w1/struct.REG_KEY_SLOT_8_W1_SPEC.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_8_w1::REG_KEY_SLOT_8_W1_SPEC\">REG_KEY_SLOT_8_W1_SPEC</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_8_w1::REG_KEY_SLOT_8_W1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_8_w2/struct.R.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_8_w2::R\">R</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_8_w2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_8_w2/struct.W.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_8_w2::W\">W</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_8_w2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_8_w2/struct.REG_KEY_SLOT_8_W2_R.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_8_w2::REG_KEY_SLOT_8_W2_R\">REG_KEY_SLOT_8_W2_R</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_8_w2::REG_KEY_SLOT_8_W2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_8_w2/struct.REG_KEY_SLOT_8_W2_W.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_8_w2::REG_KEY_SLOT_8_W2_W\">REG_KEY_SLOT_8_W2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_8_w2::REG_KEY_SLOT_8_W2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_8_w2/struct.REG_KEY_SLOT_8_W2_SPEC.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_8_w2::REG_KEY_SLOT_8_W2_SPEC\">REG_KEY_SLOT_8_W2_SPEC</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_8_w2::REG_KEY_SLOT_8_W2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_8_w3/struct.R.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_8_w3::R\">R</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_8_w3::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_8_w3/struct.W.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_8_w3::W\">W</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_8_w3::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_8_w3/struct.REG_KEY_SLOT_8_W3_R.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_8_w3::REG_KEY_SLOT_8_W3_R\">REG_KEY_SLOT_8_W3_R</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_8_w3::REG_KEY_SLOT_8_W3_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_8_w3/struct.REG_KEY_SLOT_8_W3_W.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_8_w3::REG_KEY_SLOT_8_W3_W\">REG_KEY_SLOT_8_W3_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_8_w3::REG_KEY_SLOT_8_W3_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_8_w3/struct.REG_KEY_SLOT_8_W3_SPEC.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_8_w3::REG_KEY_SLOT_8_W3_SPEC\">REG_KEY_SLOT_8_W3_SPEC</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_8_w3::REG_KEY_SLOT_8_W3_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_9_w0/struct.R.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_9_w0::R\">R</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_9_w0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_9_w0/struct.W.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_9_w0::W\">W</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_9_w0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_9_w0/struct.REG_KEY_SLOT_9_W0_R.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_9_w0::REG_KEY_SLOT_9_W0_R\">REG_KEY_SLOT_9_W0_R</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_9_w0::REG_KEY_SLOT_9_W0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_9_w0/struct.REG_KEY_SLOT_9_W0_W.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_9_w0::REG_KEY_SLOT_9_W0_W\">REG_KEY_SLOT_9_W0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_9_w0::REG_KEY_SLOT_9_W0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_9_w0/struct.REG_KEY_SLOT_9_W0_SPEC.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_9_w0::REG_KEY_SLOT_9_W0_SPEC\">REG_KEY_SLOT_9_W0_SPEC</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_9_w0::REG_KEY_SLOT_9_W0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_9_w1/struct.R.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_9_w1::R\">R</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_9_w1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_9_w1/struct.W.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_9_w1::W\">W</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_9_w1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_9_w1/struct.REG_KEY_SLOT_9_W1_R.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_9_w1::REG_KEY_SLOT_9_W1_R\">REG_KEY_SLOT_9_W1_R</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_9_w1::REG_KEY_SLOT_9_W1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_9_w1/struct.REG_KEY_SLOT_9_W1_W.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_9_w1::REG_KEY_SLOT_9_W1_W\">REG_KEY_SLOT_9_W1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_9_w1::REG_KEY_SLOT_9_W1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_9_w1/struct.REG_KEY_SLOT_9_W1_SPEC.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_9_w1::REG_KEY_SLOT_9_W1_SPEC\">REG_KEY_SLOT_9_W1_SPEC</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_9_w1::REG_KEY_SLOT_9_W1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_9_w2/struct.R.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_9_w2::R\">R</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_9_w2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_9_w2/struct.W.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_9_w2::W\">W</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_9_w2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_9_w2/struct.REG_KEY_SLOT_9_W2_R.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_9_w2::REG_KEY_SLOT_9_W2_R\">REG_KEY_SLOT_9_W2_R</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_9_w2::REG_KEY_SLOT_9_W2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_9_w2/struct.REG_KEY_SLOT_9_W2_W.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_9_w2::REG_KEY_SLOT_9_W2_W\">REG_KEY_SLOT_9_W2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_9_w2::REG_KEY_SLOT_9_W2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_9_w2/struct.REG_KEY_SLOT_9_W2_SPEC.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_9_w2::REG_KEY_SLOT_9_W2_SPEC\">REG_KEY_SLOT_9_W2_SPEC</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_9_w2::REG_KEY_SLOT_9_W2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_9_w3/struct.R.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_9_w3::R\">R</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_9_w3::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_9_w3/struct.W.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_9_w3::W\">W</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_9_w3::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_9_w3/struct.REG_KEY_SLOT_9_W3_R.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_9_w3::REG_KEY_SLOT_9_W3_R\">REG_KEY_SLOT_9_W3_R</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_9_w3::REG_KEY_SLOT_9_W3_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_9_w3/struct.REG_KEY_SLOT_9_W3_W.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_9_w3::REG_KEY_SLOT_9_W3_W\">REG_KEY_SLOT_9_W3_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_9_w3::REG_KEY_SLOT_9_W3_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_9_w3/struct.REG_KEY_SLOT_9_W3_SPEC.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_9_w3::REG_KEY_SLOT_9_W3_SPEC\">REG_KEY_SLOT_9_W3_SPEC</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_9_w3::REG_KEY_SLOT_9_W3_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_10_w0/struct.R.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_10_w0::R\">R</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_10_w0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_10_w0/struct.REG_KEY_SLOT_10_W0_SPEC.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_10_w0::REG_KEY_SLOT_10_W0_SPEC\">REG_KEY_SLOT_10_W0_SPEC</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_10_w0::REG_KEY_SLOT_10_W0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_10_w1/struct.R.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_10_w1::R\">R</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_10_w1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_10_w1/struct.REG_KEY_SLOT_10_W1_SPEC.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_10_w1::REG_KEY_SLOT_10_W1_SPEC\">REG_KEY_SLOT_10_W1_SPEC</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_10_w1::REG_KEY_SLOT_10_W1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_10_w2/struct.R.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_10_w2::R\">R</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_10_w2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_10_w2/struct.REG_KEY_SLOT_10_W2_SPEC.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_10_w2::REG_KEY_SLOT_10_W2_SPEC\">REG_KEY_SLOT_10_W2_SPEC</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_10_w2::REG_KEY_SLOT_10_W2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_10_w3/struct.R.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_10_w3::R\">R</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_10_w3::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_10_w3/struct.REG_KEY_SLOT_10_W3_SPEC.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_10_w3::REG_KEY_SLOT_10_W3_SPEC\">REG_KEY_SLOT_10_W3_SPEC</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_10_w3::REG_KEY_SLOT_10_W3_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_11_w0/struct.R.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_11_w0::R\">R</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_11_w0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_11_w0/struct.REG_KEY_SLOT_11_W0_SPEC.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_11_w0::REG_KEY_SLOT_11_W0_SPEC\">REG_KEY_SLOT_11_W0_SPEC</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_11_w0::REG_KEY_SLOT_11_W0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_11_w1/struct.R.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_11_w1::R\">R</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_11_w1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_11_w1/struct.REG_KEY_SLOT_11_W1_SPEC.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_11_w1::REG_KEY_SLOT_11_W1_SPEC\">REG_KEY_SLOT_11_W1_SPEC</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_11_w1::REG_KEY_SLOT_11_W1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_11_w2/struct.R.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_11_w2::R\">R</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_11_w2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_11_w2/struct.REG_KEY_SLOT_11_W2_SPEC.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_11_w2::REG_KEY_SLOT_11_W2_SPEC\">REG_KEY_SLOT_11_W2_SPEC</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_11_w2::REG_KEY_SLOT_11_W2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_11_w3/struct.R.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_11_w3::R\">R</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_11_w3::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_key_slot_11_w3/struct.REG_KEY_SLOT_11_W3_SPEC.html\" title=\"struct bl602_pac::ef_data_1::reg_key_slot_11_w3::REG_KEY_SLOT_11_W3_SPEC\">REG_KEY_SLOT_11_W3_SPEC</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_key_slot_11_w3::REG_KEY_SLOT_11_W3_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_data_1_lock/struct.R.html\" title=\"struct bl602_pac::ef_data_1::reg_data_1_lock::R\">R</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_data_1_lock::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_data_1_lock/struct.W.html\" title=\"struct bl602_pac::ef_data_1::reg_data_1_lock::W\">W</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_data_1_lock::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_data_1_lock/struct.RD_LOCK_KEY_SLOT_9_R.html\" title=\"struct bl602_pac::ef_data_1::reg_data_1_lock::RD_LOCK_KEY_SLOT_9_R\">RD_LOCK_KEY_SLOT_9_R</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_data_1_lock::RD_LOCK_KEY_SLOT_9_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_data_1_lock/struct.RD_LOCK_KEY_SLOT_9_W.html\" title=\"struct bl602_pac::ef_data_1::reg_data_1_lock::RD_LOCK_KEY_SLOT_9_W\">RD_LOCK_KEY_SLOT_9_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_1::reg_data_1_lock::RD_LOCK_KEY_SLOT_9_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_data_1_lock/struct.RD_LOCK_KEY_SLOT_8_R.html\" title=\"struct bl602_pac::ef_data_1::reg_data_1_lock::RD_LOCK_KEY_SLOT_8_R\">RD_LOCK_KEY_SLOT_8_R</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_data_1_lock::RD_LOCK_KEY_SLOT_8_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_data_1_lock/struct.RD_LOCK_KEY_SLOT_8_W.html\" title=\"struct bl602_pac::ef_data_1::reg_data_1_lock::RD_LOCK_KEY_SLOT_8_W\">RD_LOCK_KEY_SLOT_8_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_1::reg_data_1_lock::RD_LOCK_KEY_SLOT_8_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_data_1_lock/struct.RD_LOCK_KEY_SLOT_7_R.html\" title=\"struct bl602_pac::ef_data_1::reg_data_1_lock::RD_LOCK_KEY_SLOT_7_R\">RD_LOCK_KEY_SLOT_7_R</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_data_1_lock::RD_LOCK_KEY_SLOT_7_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_data_1_lock/struct.RD_LOCK_KEY_SLOT_7_W.html\" title=\"struct bl602_pac::ef_data_1::reg_data_1_lock::RD_LOCK_KEY_SLOT_7_W\">RD_LOCK_KEY_SLOT_7_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_1::reg_data_1_lock::RD_LOCK_KEY_SLOT_7_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_data_1_lock/struct.RD_LOCK_KEY_SLOT_6_R.html\" title=\"struct bl602_pac::ef_data_1::reg_data_1_lock::RD_LOCK_KEY_SLOT_6_R\">RD_LOCK_KEY_SLOT_6_R</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_data_1_lock::RD_LOCK_KEY_SLOT_6_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_data_1_lock/struct.RD_LOCK_KEY_SLOT_6_W.html\" title=\"struct bl602_pac::ef_data_1::reg_data_1_lock::RD_LOCK_KEY_SLOT_6_W\">RD_LOCK_KEY_SLOT_6_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_1::reg_data_1_lock::RD_LOCK_KEY_SLOT_6_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_data_1_lock/struct.RESERVED_25_16_R.html\" title=\"struct bl602_pac::ef_data_1::reg_data_1_lock::RESERVED_25_16_R\">RESERVED_25_16_R</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_data_1_lock::RESERVED_25_16_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_data_1_lock/struct.RESERVED_25_16_W.html\" title=\"struct bl602_pac::ef_data_1::reg_data_1_lock::RESERVED_25_16_W\">RESERVED_25_16_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_1::reg_data_1_lock::RESERVED_25_16_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_data_1_lock/struct.WR_LOCK_KEY_SLOT_9_R.html\" title=\"struct bl602_pac::ef_data_1::reg_data_1_lock::WR_LOCK_KEY_SLOT_9_R\">WR_LOCK_KEY_SLOT_9_R</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_data_1_lock::WR_LOCK_KEY_SLOT_9_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_data_1_lock/struct.WR_LOCK_KEY_SLOT_9_W.html\" title=\"struct bl602_pac::ef_data_1::reg_data_1_lock::WR_LOCK_KEY_SLOT_9_W\">WR_LOCK_KEY_SLOT_9_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_1::reg_data_1_lock::WR_LOCK_KEY_SLOT_9_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_data_1_lock/struct.WR_LOCK_KEY_SLOT_8_R.html\" title=\"struct bl602_pac::ef_data_1::reg_data_1_lock::WR_LOCK_KEY_SLOT_8_R\">WR_LOCK_KEY_SLOT_8_R</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_data_1_lock::WR_LOCK_KEY_SLOT_8_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_data_1_lock/struct.WR_LOCK_KEY_SLOT_8_W.html\" title=\"struct bl602_pac::ef_data_1::reg_data_1_lock::WR_LOCK_KEY_SLOT_8_W\">WR_LOCK_KEY_SLOT_8_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_1::reg_data_1_lock::WR_LOCK_KEY_SLOT_8_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_data_1_lock/struct.WR_LOCK_KEY_SLOT_7_R.html\" title=\"struct bl602_pac::ef_data_1::reg_data_1_lock::WR_LOCK_KEY_SLOT_7_R\">WR_LOCK_KEY_SLOT_7_R</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_data_1_lock::WR_LOCK_KEY_SLOT_7_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_data_1_lock/struct.WR_LOCK_KEY_SLOT_7_W.html\" title=\"struct bl602_pac::ef_data_1::reg_data_1_lock::WR_LOCK_KEY_SLOT_7_W\">WR_LOCK_KEY_SLOT_7_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_1::reg_data_1_lock::WR_LOCK_KEY_SLOT_7_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_data_1_lock/struct.WR_LOCK_KEY_SLOT_6_R.html\" title=\"struct bl602_pac::ef_data_1::reg_data_1_lock::WR_LOCK_KEY_SLOT_6_R\">WR_LOCK_KEY_SLOT_6_R</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_data_1_lock::WR_LOCK_KEY_SLOT_6_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_data_1_lock/struct.WR_LOCK_KEY_SLOT_6_W.html\" title=\"struct bl602_pac::ef_data_1::reg_data_1_lock::WR_LOCK_KEY_SLOT_6_W\">WR_LOCK_KEY_SLOT_6_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_1::reg_data_1_lock::WR_LOCK_KEY_SLOT_6_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_data_1_lock/struct.RESERVED_9_0_R.html\" title=\"struct bl602_pac::ef_data_1::reg_data_1_lock::RESERVED_9_0_R\">RESERVED_9_0_R</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_data_1_lock::RESERVED_9_0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_data_1_lock/struct.RESERVED_9_0_W.html\" title=\"struct bl602_pac::ef_data_1::reg_data_1_lock::RESERVED_9_0_W\">RESERVED_9_0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_data_1::reg_data_1_lock::RESERVED_9_0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_data_1/reg_data_1_lock/struct.REG_DATA_1_LOCK_SPEC.html\" title=\"struct bl602_pac::ef_data_1::reg_data_1_lock::REG_DATA_1_LOCK_SPEC\">REG_DATA_1_LOCK_SPEC</a>","synthetic":true,"types":["bl602_pac::ef_data_1::reg_data_1_lock::REG_DATA_1_LOCK_SPEC"]},{"text":"impl !Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/struct.RegisterBlock.html\" title=\"struct bl602_pac::ef_ctrl::RegisterBlock\">RegisterBlock</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::RegisterBlock"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_ctrl_0/struct.R.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_ctrl_0::R\">R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_ctrl_0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_ctrl_0/struct.W.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_ctrl_0::W\">W</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_ctrl_0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_ctrl_0/struct.EF_IF_PROT_CODE_CYC_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_ctrl_0::EF_IF_PROT_CODE_CYC_R\">EF_IF_PROT_CODE_CYC_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_ctrl_0::EF_IF_PROT_CODE_CYC_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_ctrl_0/struct.EF_IF_PROT_CODE_CYC_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_ctrl_0::EF_IF_PROT_CODE_CYC_W\">EF_IF_PROT_CODE_CYC_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_ctrl_0::EF_IF_PROT_CODE_CYC_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_ctrl_0/struct.EF_IF_0_INT_SET_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_ctrl_0::EF_IF_0_INT_SET_R\">EF_IF_0_INT_SET_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_ctrl_0::EF_IF_0_INT_SET_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_ctrl_0/struct.EF_IF_0_INT_SET_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_ctrl_0::EF_IF_0_INT_SET_W\">EF_IF_0_INT_SET_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_ctrl_0::EF_IF_0_INT_SET_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_ctrl_0/struct.EF_IF_0_INT_CLR_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_ctrl_0::EF_IF_0_INT_CLR_R\">EF_IF_0_INT_CLR_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_ctrl_0::EF_IF_0_INT_CLR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_ctrl_0/struct.EF_IF_0_INT_CLR_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_ctrl_0::EF_IF_0_INT_CLR_W\">EF_IF_0_INT_CLR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_ctrl_0::EF_IF_0_INT_CLR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_ctrl_0/struct.EF_IF_0_INT_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_ctrl_0::EF_IF_0_INT_R\">EF_IF_0_INT_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_ctrl_0::EF_IF_0_INT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_ctrl_0/struct.EF_IF_0_INT_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_ctrl_0::EF_IF_0_INT_W\">EF_IF_0_INT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_ctrl_0::EF_IF_0_INT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_ctrl_0/struct.EF_IF_CYC_MODIFY_LOCK_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_ctrl_0::EF_IF_CYC_MODIFY_LOCK_R\">EF_IF_CYC_MODIFY_LOCK_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_ctrl_0::EF_IF_CYC_MODIFY_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_ctrl_0/struct.EF_IF_CYC_MODIFY_LOCK_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_ctrl_0::EF_IF_CYC_MODIFY_LOCK_W\">EF_IF_CYC_MODIFY_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_ctrl_0::EF_IF_CYC_MODIFY_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_ctrl_0/struct.EF_IF_AUTO_RD_EN_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_ctrl_0::EF_IF_AUTO_RD_EN_R\">EF_IF_AUTO_RD_EN_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_ctrl_0::EF_IF_AUTO_RD_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_ctrl_0/struct.EF_IF_AUTO_RD_EN_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_ctrl_0::EF_IF_AUTO_RD_EN_W\">EF_IF_AUTO_RD_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_ctrl_0::EF_IF_AUTO_RD_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_ctrl_0/struct.EF_CLK_SAHB_DATA_GATE_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_ctrl_0::EF_CLK_SAHB_DATA_GATE_R\">EF_CLK_SAHB_DATA_GATE_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_ctrl_0::EF_CLK_SAHB_DATA_GATE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_ctrl_0/struct.EF_CLK_SAHB_DATA_GATE_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_ctrl_0::EF_CLK_SAHB_DATA_GATE_W\">EF_CLK_SAHB_DATA_GATE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_ctrl_0::EF_CLK_SAHB_DATA_GATE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_ctrl_0/struct.EF_IF_POR_DIG_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_ctrl_0::EF_IF_POR_DIG_R\">EF_IF_POR_DIG_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_ctrl_0::EF_IF_POR_DIG_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_ctrl_0/struct.EF_IF_POR_DIG_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_ctrl_0::EF_IF_POR_DIG_W\">EF_IF_POR_DIG_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_ctrl_0::EF_IF_POR_DIG_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_ctrl_0/struct.EF_IF_PROT_CODE_CTRL_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_ctrl_0::EF_IF_PROT_CODE_CTRL_R\">EF_IF_PROT_CODE_CTRL_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_ctrl_0::EF_IF_PROT_CODE_CTRL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_ctrl_0/struct.EF_IF_PROT_CODE_CTRL_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_ctrl_0::EF_IF_PROT_CODE_CTRL_W\">EF_IF_PROT_CODE_CTRL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_ctrl_0::EF_IF_PROT_CODE_CTRL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_ctrl_0/struct.EF_CLK_SAHB_DATA_SEL_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_ctrl_0::EF_CLK_SAHB_DATA_SEL_R\">EF_CLK_SAHB_DATA_SEL_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_ctrl_0::EF_CLK_SAHB_DATA_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_ctrl_0/struct.EF_CLK_SAHB_DATA_SEL_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_ctrl_0::EF_CLK_SAHB_DATA_SEL_W\">EF_CLK_SAHB_DATA_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_ctrl_0::EF_CLK_SAHB_DATA_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_ctrl_0/struct.EF_IF_0_CYC_MODIFY_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_ctrl_0::EF_IF_0_CYC_MODIFY_R\">EF_IF_0_CYC_MODIFY_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_ctrl_0::EF_IF_0_CYC_MODIFY_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_ctrl_0/struct.EF_IF_0_CYC_MODIFY_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_ctrl_0::EF_IF_0_CYC_MODIFY_W\">EF_IF_0_CYC_MODIFY_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_ctrl_0::EF_IF_0_CYC_MODIFY_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_ctrl_0/struct.EF_IF_0_MANUAL_EN_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_ctrl_0::EF_IF_0_MANUAL_EN_R\">EF_IF_0_MANUAL_EN_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_ctrl_0::EF_IF_0_MANUAL_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_ctrl_0/struct.EF_IF_0_MANUAL_EN_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_ctrl_0::EF_IF_0_MANUAL_EN_W\">EF_IF_0_MANUAL_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_ctrl_0::EF_IF_0_MANUAL_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_ctrl_0/struct.EF_IF_0_TRIG_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_ctrl_0::EF_IF_0_TRIG_R\">EF_IF_0_TRIG_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_ctrl_0::EF_IF_0_TRIG_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_ctrl_0/struct.EF_IF_0_TRIG_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_ctrl_0::EF_IF_0_TRIG_W\">EF_IF_0_TRIG_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_ctrl_0::EF_IF_0_TRIG_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_ctrl_0/struct.EF_IF_0_RW_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_ctrl_0::EF_IF_0_RW_R\">EF_IF_0_RW_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_ctrl_0::EF_IF_0_RW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_ctrl_0/struct.EF_IF_0_RW_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_ctrl_0::EF_IF_0_RW_W\">EF_IF_0_RW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_ctrl_0::EF_IF_0_RW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_ctrl_0/struct.EF_IF_0_BUSY_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_ctrl_0::EF_IF_0_BUSY_R\">EF_IF_0_BUSY_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_ctrl_0::EF_IF_0_BUSY_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_ctrl_0/struct.EF_IF_0_BUSY_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_ctrl_0::EF_IF_0_BUSY_W\">EF_IF_0_BUSY_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_ctrl_0::EF_IF_0_BUSY_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_ctrl_0/struct.EF_IF_0_AUTOLOAD_DONE_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_ctrl_0::EF_IF_0_AUTOLOAD_DONE_R\">EF_IF_0_AUTOLOAD_DONE_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_ctrl_0::EF_IF_0_AUTOLOAD_DONE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_ctrl_0/struct.EF_IF_0_AUTOLOAD_DONE_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_ctrl_0::EF_IF_0_AUTOLOAD_DONE_W\">EF_IF_0_AUTOLOAD_DONE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_ctrl_0::EF_IF_0_AUTOLOAD_DONE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_ctrl_0/struct.EF_IF_0_AUTOLOAD_P1_DONE_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_ctrl_0::EF_IF_0_AUTOLOAD_P1_DONE_R\">EF_IF_0_AUTOLOAD_P1_DONE_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_ctrl_0::EF_IF_0_AUTOLOAD_P1_DONE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_ctrl_0/struct.EF_IF_0_AUTOLOAD_P1_DONE_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_ctrl_0::EF_IF_0_AUTOLOAD_P1_DONE_W\">EF_IF_0_AUTOLOAD_P1_DONE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_ctrl_0::EF_IF_0_AUTOLOAD_P1_DONE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_ctrl_0/struct.EF_IF_CTRL_0_SPEC.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_ctrl_0::EF_IF_CTRL_0_SPEC\">EF_IF_CTRL_0_SPEC</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_ctrl_0::EF_IF_CTRL_0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_cyc_0/struct.R.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_cyc_0::R\">R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_cyc_0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_cyc_0/struct.W.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_cyc_0::W\">W</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_cyc_0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_cyc_0/struct.EF_IF_CYC_PD_CS_S_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_cyc_0::EF_IF_CYC_PD_CS_S_R\">EF_IF_CYC_PD_CS_S_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_cyc_0::EF_IF_CYC_PD_CS_S_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_cyc_0/struct.EF_IF_CYC_PD_CS_S_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_cyc_0::EF_IF_CYC_PD_CS_S_W\">EF_IF_CYC_PD_CS_S_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_cyc_0::EF_IF_CYC_PD_CS_S_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_cyc_0/struct.EF_IF_CYC_CS_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_cyc_0::EF_IF_CYC_CS_R\">EF_IF_CYC_CS_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_cyc_0::EF_IF_CYC_CS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_cyc_0/struct.EF_IF_CYC_CS_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_cyc_0::EF_IF_CYC_CS_W\">EF_IF_CYC_CS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_cyc_0::EF_IF_CYC_CS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_cyc_0/struct.EF_IF_CYC_RD_ADR_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_cyc_0::EF_IF_CYC_RD_ADR_R\">EF_IF_CYC_RD_ADR_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_cyc_0::EF_IF_CYC_RD_ADR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_cyc_0/struct.EF_IF_CYC_RD_ADR_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_cyc_0::EF_IF_CYC_RD_ADR_W\">EF_IF_CYC_RD_ADR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_cyc_0::EF_IF_CYC_RD_ADR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_cyc_0/struct.EF_IF_CYC_RD_DAT_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_cyc_0::EF_IF_CYC_RD_DAT_R\">EF_IF_CYC_RD_DAT_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_cyc_0::EF_IF_CYC_RD_DAT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_cyc_0/struct.EF_IF_CYC_RD_DAT_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_cyc_0::EF_IF_CYC_RD_DAT_W\">EF_IF_CYC_RD_DAT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_cyc_0::EF_IF_CYC_RD_DAT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_cyc_0/struct.EF_IF_CYC_RD_DMY_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_cyc_0::EF_IF_CYC_RD_DMY_R\">EF_IF_CYC_RD_DMY_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_cyc_0::EF_IF_CYC_RD_DMY_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_cyc_0/struct.EF_IF_CYC_RD_DMY_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_cyc_0::EF_IF_CYC_RD_DMY_W\">EF_IF_CYC_RD_DMY_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_cyc_0::EF_IF_CYC_RD_DMY_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_cyc_0/struct.EF_IF_CYC_0_SPEC.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_cyc_0::EF_IF_CYC_0_SPEC\">EF_IF_CYC_0_SPEC</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_cyc_0::EF_IF_CYC_0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_cyc_1/struct.R.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_cyc_1::R\">R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_cyc_1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_cyc_1/struct.W.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_cyc_1::W\">W</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_cyc_1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_cyc_1/struct.EF_IF_CYC_PD_CS_H_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_cyc_1::EF_IF_CYC_PD_CS_H_R\">EF_IF_CYC_PD_CS_H_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_cyc_1::EF_IF_CYC_PD_CS_H_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_cyc_1/struct.EF_IF_CYC_PD_CS_H_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_cyc_1::EF_IF_CYC_PD_CS_H_W\">EF_IF_CYC_PD_CS_H_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_cyc_1::EF_IF_CYC_PD_CS_H_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_cyc_1/struct.EF_IF_CYC_PS_CS_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_cyc_1::EF_IF_CYC_PS_CS_R\">EF_IF_CYC_PS_CS_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_cyc_1::EF_IF_CYC_PS_CS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_cyc_1/struct.EF_IF_CYC_PS_CS_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_cyc_1::EF_IF_CYC_PS_CS_W\">EF_IF_CYC_PS_CS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_cyc_1::EF_IF_CYC_PS_CS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_cyc_1/struct.EF_IF_CYC_WR_ADR_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_cyc_1::EF_IF_CYC_WR_ADR_R\">EF_IF_CYC_WR_ADR_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_cyc_1::EF_IF_CYC_WR_ADR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_cyc_1/struct.EF_IF_CYC_WR_ADR_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_cyc_1::EF_IF_CYC_WR_ADR_W\">EF_IF_CYC_WR_ADR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_cyc_1::EF_IF_CYC_WR_ADR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_cyc_1/struct.EF_IF_CYC_PP_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_cyc_1::EF_IF_CYC_PP_R\">EF_IF_CYC_PP_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_cyc_1::EF_IF_CYC_PP_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_cyc_1/struct.EF_IF_CYC_PP_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_cyc_1::EF_IF_CYC_PP_W\">EF_IF_CYC_PP_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_cyc_1::EF_IF_CYC_PP_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_cyc_1/struct.EF_IF_CYC_PI_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_cyc_1::EF_IF_CYC_PI_R\">EF_IF_CYC_PI_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_cyc_1::EF_IF_CYC_PI_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_cyc_1/struct.EF_IF_CYC_PI_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_cyc_1::EF_IF_CYC_PI_W\">EF_IF_CYC_PI_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_cyc_1::EF_IF_CYC_PI_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_cyc_1/struct.EF_IF_CYC_1_SPEC.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_cyc_1::EF_IF_CYC_1_SPEC\">EF_IF_CYC_1_SPEC</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_cyc_1::EF_IF_CYC_1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_0_manual/struct.R.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_0_manual::R\">R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_0_manual::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_0_manual/struct.W.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_0_manual::W\">W</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_0_manual::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_0_manual/struct.EF_IF_PROT_CODE_MANUAL_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_0_manual::EF_IF_PROT_CODE_MANUAL_R\">EF_IF_PROT_CODE_MANUAL_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_0_manual::EF_IF_PROT_CODE_MANUAL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_0_manual/struct.EF_IF_PROT_CODE_MANUAL_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_0_manual::EF_IF_PROT_CODE_MANUAL_W\">EF_IF_PROT_CODE_MANUAL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_0_manual::EF_IF_PROT_CODE_MANUAL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_0_manual/struct.EF_IF_0_Q_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_0_manual::EF_IF_0_Q_R\">EF_IF_0_Q_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_0_manual::EF_IF_0_Q_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_0_manual/struct.EF_IF_0_Q_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_0_manual::EF_IF_0_Q_W\">EF_IF_0_Q_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_0_manual::EF_IF_0_Q_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_0_manual/struct.EF_IF_CSB_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_0_manual::EF_IF_CSB_R\">EF_IF_CSB_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_0_manual::EF_IF_CSB_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_0_manual/struct.EF_IF_CSB_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_0_manual::EF_IF_CSB_W\">EF_IF_CSB_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_0_manual::EF_IF_CSB_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_0_manual/struct.EF_IF_LOAD_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_0_manual::EF_IF_LOAD_R\">EF_IF_LOAD_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_0_manual::EF_IF_LOAD_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_0_manual/struct.EF_IF_LOAD_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_0_manual::EF_IF_LOAD_W\">EF_IF_LOAD_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_0_manual::EF_IF_LOAD_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_0_manual/struct.EF_IF_PGENB_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_0_manual::EF_IF_PGENB_R\">EF_IF_PGENB_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_0_manual::EF_IF_PGENB_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_0_manual/struct.EF_IF_PGENB_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_0_manual::EF_IF_PGENB_W\">EF_IF_PGENB_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_0_manual::EF_IF_PGENB_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_0_manual/struct.EF_IF_STROBE_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_0_manual::EF_IF_STROBE_R\">EF_IF_STROBE_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_0_manual::EF_IF_STROBE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_0_manual/struct.EF_IF_STROBE_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_0_manual::EF_IF_STROBE_W\">EF_IF_STROBE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_0_manual::EF_IF_STROBE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_0_manual/struct.EF_IF_PS_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_0_manual::EF_IF_PS_R\">EF_IF_PS_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_0_manual::EF_IF_PS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_0_manual/struct.EF_IF_PS_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_0_manual::EF_IF_PS_W\">EF_IF_PS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_0_manual::EF_IF_PS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_0_manual/struct.EF_IF_PD_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_0_manual::EF_IF_PD_R\">EF_IF_PD_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_0_manual::EF_IF_PD_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_0_manual/struct.EF_IF_PD_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_0_manual::EF_IF_PD_W\">EF_IF_PD_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_0_manual::EF_IF_PD_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_0_manual/struct.EF_IF_A_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_0_manual::EF_IF_A_R\">EF_IF_A_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_0_manual::EF_IF_A_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_0_manual/struct.EF_IF_A_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_0_manual::EF_IF_A_W\">EF_IF_A_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_0_manual::EF_IF_A_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_0_manual/struct.EF_IF_0_MANUAL_SPEC.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_0_manual::EF_IF_0_MANUAL_SPEC\">EF_IF_0_MANUAL_SPEC</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_0_manual::EF_IF_0_MANUAL_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_0_status/struct.R.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_0_status::R\">R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_0_status::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_0_status/struct.W.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_0_status::W\">W</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_0_status::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_0_status/struct.EF_IF_0_STATUS_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_0_status::EF_IF_0_STATUS_R\">EF_IF_0_STATUS_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_0_status::EF_IF_0_STATUS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_0_status/struct.EF_IF_0_STATUS_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_0_status::EF_IF_0_STATUS_W\">EF_IF_0_STATUS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_0_status::EF_IF_0_STATUS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_0_status/struct.EF_IF_0_STATUS_SPEC.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_0_status::EF_IF_0_STATUS_SPEC\">EF_IF_0_STATUS_SPEC</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_0_status::EF_IF_0_STATUS_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_cfg_0/struct.R.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_cfg_0::R\">R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_cfg_0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_cfg_0/struct.W.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_cfg_0::W\">W</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_cfg_0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_cfg_0/struct.EF_IF_DBG_MODE_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_DBG_MODE_R\">EF_IF_DBG_MODE_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_DBG_MODE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_cfg_0/struct.EF_IF_DBG_MODE_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_DBG_MODE_W\">EF_IF_DBG_MODE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_DBG_MODE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_cfg_0/struct.EF_IF_DBG_JTAG_0_DIS_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_DBG_JTAG_0_DIS_R\">EF_IF_DBG_JTAG_0_DIS_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_DBG_JTAG_0_DIS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_cfg_0/struct.EF_IF_DBG_JTAG_0_DIS_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_DBG_JTAG_0_DIS_W\">EF_IF_DBG_JTAG_0_DIS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_DBG_JTAG_0_DIS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_cfg_0/struct.EF_IF_DBG_JTAG_1_DIS_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_DBG_JTAG_1_DIS_R\">EF_IF_DBG_JTAG_1_DIS_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_DBG_JTAG_1_DIS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_cfg_0/struct.EF_IF_DBG_JTAG_1_DIS_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_DBG_JTAG_1_DIS_W\">EF_IF_DBG_JTAG_1_DIS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_DBG_JTAG_1_DIS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_cfg_0/struct.EF_IF_EFUSE_DBG_DIS_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_EFUSE_DBG_DIS_R\">EF_IF_EFUSE_DBG_DIS_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_EFUSE_DBG_DIS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_cfg_0/struct.EF_IF_EFUSE_DBG_DIS_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_EFUSE_DBG_DIS_W\">EF_IF_EFUSE_DBG_DIS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_EFUSE_DBG_DIS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_cfg_0/struct.EF_IF_SE_DBG_DIS_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_SE_DBG_DIS_R\">EF_IF_SE_DBG_DIS_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_SE_DBG_DIS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_cfg_0/struct.EF_IF_SE_DBG_DIS_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_SE_DBG_DIS_W\">EF_IF_SE_DBG_DIS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_SE_DBG_DIS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_cfg_0/struct.EF_IF_CPU_RST_DBG_DIS_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_CPU_RST_DBG_DIS_R\">EF_IF_CPU_RST_DBG_DIS_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_CPU_RST_DBG_DIS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_cfg_0/struct.EF_IF_CPU_RST_DBG_DIS_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_CPU_RST_DBG_DIS_W\">EF_IF_CPU_RST_DBG_DIS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_CPU_RST_DBG_DIS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_cfg_0/struct.EF_IF_CPU1_DIS_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_CPU1_DIS_R\">EF_IF_CPU1_DIS_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_CPU1_DIS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_cfg_0/struct.EF_IF_CPU1_DIS_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_CPU1_DIS_W\">EF_IF_CPU1_DIS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_CPU1_DIS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_cfg_0/struct.EF_IF_SF_DIS_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_SF_DIS_R\">EF_IF_SF_DIS_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_SF_DIS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_cfg_0/struct.EF_IF_SF_DIS_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_SF_DIS_W\">EF_IF_SF_DIS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_SF_DIS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_cfg_0/struct.EF_IF_CAM_DIS_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_CAM_DIS_R\">EF_IF_CAM_DIS_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_CAM_DIS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_cfg_0/struct.EF_IF_CAM_DIS_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_CAM_DIS_W\">EF_IF_CAM_DIS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_CAM_DIS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_cfg_0/struct.EF_IF_0_KEY_ENC_EN_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_0_KEY_ENC_EN_R\">EF_IF_0_KEY_ENC_EN_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_0_KEY_ENC_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_cfg_0/struct.EF_IF_0_KEY_ENC_EN_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_0_KEY_ENC_EN_W\">EF_IF_0_KEY_ENC_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_0_KEY_ENC_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_cfg_0/struct.EF_IF_WIFI_DIS_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_WIFI_DIS_R\">EF_IF_WIFI_DIS_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_WIFI_DIS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_cfg_0/struct.EF_IF_WIFI_DIS_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_WIFI_DIS_W\">EF_IF_WIFI_DIS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_WIFI_DIS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_cfg_0/struct.EF_IF_BLE_DIS_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_BLE_DIS_R\">EF_IF_BLE_DIS_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_BLE_DIS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_cfg_0/struct.EF_IF_BLE_DIS_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_BLE_DIS_W\">EF_IF_BLE_DIS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_BLE_DIS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_cfg_0/struct.EF_IF_SDU_DIS_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_SDU_DIS_R\">EF_IF_SDU_DIS_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_SDU_DIS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_cfg_0/struct.EF_IF_SDU_DIS_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_SDU_DIS_W\">EF_IF_SDU_DIS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_SDU_DIS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_cfg_0/struct.EF_IF_SW_USAGE_1_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_SW_USAGE_1_R\">EF_IF_SW_USAGE_1_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_SW_USAGE_1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_cfg_0/struct.EF_IF_SW_USAGE_1_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_SW_USAGE_1_W\">EF_IF_SW_USAGE_1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_SW_USAGE_1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_cfg_0/struct.EF_IF_BOOT_SEL_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_BOOT_SEL_R\">EF_IF_BOOT_SEL_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_BOOT_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_cfg_0/struct.EF_IF_BOOT_SEL_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_BOOT_SEL_W\">EF_IF_BOOT_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_BOOT_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_cfg_0/struct.EF_IF_CPU0_ENC_EN_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_CPU0_ENC_EN_R\">EF_IF_CPU0_ENC_EN_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_CPU0_ENC_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_cfg_0/struct.EF_IF_CPU0_ENC_EN_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_CPU0_ENC_EN_W\">EF_IF_CPU0_ENC_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_CPU0_ENC_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_cfg_0/struct.EF_IF_CPU1_ENC_EN_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_CPU1_ENC_EN_R\">EF_IF_CPU1_ENC_EN_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_CPU1_ENC_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_cfg_0/struct.EF_IF_CPU1_ENC_EN_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_CPU1_ENC_EN_W\">EF_IF_CPU1_ENC_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_CPU1_ENC_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_cfg_0/struct.EF_IF_SBOOT_EN_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_SBOOT_EN_R\">EF_IF_SBOOT_EN_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_SBOOT_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_cfg_0/struct.EF_IF_SBOOT_EN_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_SBOOT_EN_W\">EF_IF_SBOOT_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_SBOOT_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_cfg_0/struct.EF_IF_SBOOT_SIGN_MODE_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_SBOOT_SIGN_MODE_R\">EF_IF_SBOOT_SIGN_MODE_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_SBOOT_SIGN_MODE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_cfg_0/struct.EF_IF_SBOOT_SIGN_MODE_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_SBOOT_SIGN_MODE_W\">EF_IF_SBOOT_SIGN_MODE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_SBOOT_SIGN_MODE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_cfg_0/struct.EF_IF_SF_AES_MODE_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_SF_AES_MODE_R\">EF_IF_SF_AES_MODE_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_SF_AES_MODE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_cfg_0/struct.EF_IF_SF_AES_MODE_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_SF_AES_MODE_W\">EF_IF_SF_AES_MODE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_SF_AES_MODE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_cfg_0/struct.EF_IF_CFG_0_SPEC.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_CFG_0_SPEC\">EF_IF_CFG_0_SPEC</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_cfg_0::EF_IF_CFG_0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_sw_cfg_0/struct.R.html\" title=\"struct bl602_pac::ef_ctrl::ef_sw_cfg_0::R\">R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_sw_cfg_0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_sw_cfg_0/struct.W.html\" title=\"struct bl602_pac::ef_ctrl::ef_sw_cfg_0::W\">W</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_sw_cfg_0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_sw_cfg_0/struct.EF_SW_DBG_MODE_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_DBG_MODE_R\">EF_SW_DBG_MODE_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_DBG_MODE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_sw_cfg_0/struct.EF_SW_DBG_MODE_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_DBG_MODE_W\">EF_SW_DBG_MODE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_DBG_MODE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_sw_cfg_0/struct.EF_SW_DBG_JTAG_0_DIS_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_DBG_JTAG_0_DIS_R\">EF_SW_DBG_JTAG_0_DIS_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_DBG_JTAG_0_DIS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_sw_cfg_0/struct.EF_SW_DBG_JTAG_0_DIS_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_DBG_JTAG_0_DIS_W\">EF_SW_DBG_JTAG_0_DIS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_DBG_JTAG_0_DIS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_sw_cfg_0/struct.EF_SW_DBG_JTAG_1_DIS_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_DBG_JTAG_1_DIS_R\">EF_SW_DBG_JTAG_1_DIS_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_DBG_JTAG_1_DIS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_sw_cfg_0/struct.EF_SW_DBG_JTAG_1_DIS_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_DBG_JTAG_1_DIS_W\">EF_SW_DBG_JTAG_1_DIS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_DBG_JTAG_1_DIS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_sw_cfg_0/struct.EF_SW_EFUSE_DBG_DIS_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_EFUSE_DBG_DIS_R\">EF_SW_EFUSE_DBG_DIS_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_EFUSE_DBG_DIS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_sw_cfg_0/struct.EF_SW_EFUSE_DBG_DIS_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_EFUSE_DBG_DIS_W\">EF_SW_EFUSE_DBG_DIS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_EFUSE_DBG_DIS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_sw_cfg_0/struct.EF_SW_SE_DBG_DIS_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_SE_DBG_DIS_R\">EF_SW_SE_DBG_DIS_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_SE_DBG_DIS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_sw_cfg_0/struct.EF_SW_SE_DBG_DIS_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_SE_DBG_DIS_W\">EF_SW_SE_DBG_DIS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_SE_DBG_DIS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_sw_cfg_0/struct.EF_SW_CPU_RST_DBG_DIS_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_CPU_RST_DBG_DIS_R\">EF_SW_CPU_RST_DBG_DIS_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_CPU_RST_DBG_DIS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_sw_cfg_0/struct.EF_SW_CPU_RST_DBG_DIS_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_CPU_RST_DBG_DIS_W\">EF_SW_CPU_RST_DBG_DIS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_CPU_RST_DBG_DIS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_sw_cfg_0/struct.EF_SW_CPU1_DIS_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_CPU1_DIS_R\">EF_SW_CPU1_DIS_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_CPU1_DIS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_sw_cfg_0/struct.EF_SW_CPU1_DIS_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_CPU1_DIS_W\">EF_SW_CPU1_DIS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_CPU1_DIS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_sw_cfg_0/struct.EF_SW_SF_DIS_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_SF_DIS_R\">EF_SW_SF_DIS_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_SF_DIS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_sw_cfg_0/struct.EF_SW_SF_DIS_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_SF_DIS_W\">EF_SW_SF_DIS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_SF_DIS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_sw_cfg_0/struct.EF_SW_CAM_DIS_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_CAM_DIS_R\">EF_SW_CAM_DIS_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_CAM_DIS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_sw_cfg_0/struct.EF_SW_CAM_DIS_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_CAM_DIS_W\">EF_SW_CAM_DIS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_CAM_DIS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_sw_cfg_0/struct.EF_SW_0_KEY_ENC_EN_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_0_KEY_ENC_EN_R\">EF_SW_0_KEY_ENC_EN_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_0_KEY_ENC_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_sw_cfg_0/struct.EF_SW_0_KEY_ENC_EN_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_0_KEY_ENC_EN_W\">EF_SW_0_KEY_ENC_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_0_KEY_ENC_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_sw_cfg_0/struct.EF_SW_WIFI_DIS_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_WIFI_DIS_R\">EF_SW_WIFI_DIS_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_WIFI_DIS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_sw_cfg_0/struct.EF_SW_WIFI_DIS_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_WIFI_DIS_W\">EF_SW_WIFI_DIS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_WIFI_DIS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_sw_cfg_0/struct.EF_SW_BLE_DIS_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_BLE_DIS_R\">EF_SW_BLE_DIS_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_BLE_DIS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_sw_cfg_0/struct.EF_SW_BLE_DIS_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_BLE_DIS_W\">EF_SW_BLE_DIS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_BLE_DIS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_sw_cfg_0/struct.EF_SW_SDU_DIS_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_SDU_DIS_R\">EF_SW_SDU_DIS_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_SDU_DIS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_sw_cfg_0/struct.EF_SW_SDU_DIS_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_SDU_DIS_W\">EF_SW_SDU_DIS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_SDU_DIS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_sw_cfg_0/struct.EF_SW_SW_USAGE_1_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_SW_USAGE_1_R\">EF_SW_SW_USAGE_1_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_SW_USAGE_1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_sw_cfg_0/struct.EF_SW_SW_USAGE_1_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_SW_USAGE_1_W\">EF_SW_SW_USAGE_1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_SW_USAGE_1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_sw_cfg_0/struct.EF_SW_CPU0_ENC_EN_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_CPU0_ENC_EN_R\">EF_SW_CPU0_ENC_EN_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_CPU0_ENC_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_sw_cfg_0/struct.EF_SW_CPU0_ENC_EN_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_CPU0_ENC_EN_W\">EF_SW_CPU0_ENC_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_CPU0_ENC_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_sw_cfg_0/struct.EF_SW_CPU1_ENC_EN_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_CPU1_ENC_EN_R\">EF_SW_CPU1_ENC_EN_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_CPU1_ENC_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_sw_cfg_0/struct.EF_SW_CPU1_ENC_EN_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_CPU1_ENC_EN_W\">EF_SW_CPU1_ENC_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_CPU1_ENC_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_sw_cfg_0/struct.EF_SW_SBOOT_EN_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_SBOOT_EN_R\">EF_SW_SBOOT_EN_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_SBOOT_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_sw_cfg_0/struct.EF_SW_SBOOT_EN_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_SBOOT_EN_W\">EF_SW_SBOOT_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_SBOOT_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_sw_cfg_0/struct.EF_SW_SBOOT_SIGN_MODE_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_SBOOT_SIGN_MODE_R\">EF_SW_SBOOT_SIGN_MODE_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_SBOOT_SIGN_MODE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_sw_cfg_0/struct.EF_SW_SBOOT_SIGN_MODE_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_SBOOT_SIGN_MODE_W\">EF_SW_SBOOT_SIGN_MODE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_SBOOT_SIGN_MODE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_sw_cfg_0/struct.EF_SW_SF_AES_MODE_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_SF_AES_MODE_R\">EF_SW_SF_AES_MODE_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_SF_AES_MODE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_sw_cfg_0/struct.EF_SW_SF_AES_MODE_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_SF_AES_MODE_W\">EF_SW_SF_AES_MODE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_SF_AES_MODE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_sw_cfg_0/struct.EF_SW_CFG_0_SPEC.html\" title=\"struct bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_CFG_0_SPEC\">EF_SW_CFG_0_SPEC</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_sw_cfg_0::EF_SW_CFG_0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_reserved/struct.R.html\" title=\"struct bl602_pac::ef_ctrl::ef_reserved::R\">R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_reserved::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_reserved/struct.W.html\" title=\"struct bl602_pac::ef_ctrl::ef_reserved::W\">W</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_reserved::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_reserved/struct.EF_RESERVED_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_reserved::EF_RESERVED_R\">EF_RESERVED_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_reserved::EF_RESERVED_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_reserved/struct.EF_RESERVED_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_reserved::EF_RESERVED_W\">EF_RESERVED_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_reserved::EF_RESERVED_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_reserved/struct.EF_RESERVED_SPEC.html\" title=\"struct bl602_pac::ef_ctrl::ef_reserved::EF_RESERVED_SPEC\">EF_RESERVED_SPEC</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_reserved::EF_RESERVED_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_ana_trim_0/struct.R.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_ana_trim_0::R\">R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_ana_trim_0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_ana_trim_0/struct.W.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_ana_trim_0::W\">W</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_ana_trim_0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_ana_trim_0/struct.EF_IF_ANA_TRIM_0_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_ana_trim_0::EF_IF_ANA_TRIM_0_R\">EF_IF_ANA_TRIM_0_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_ana_trim_0::EF_IF_ANA_TRIM_0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_ana_trim_0/struct.EF_IF_ANA_TRIM_0_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_ana_trim_0::EF_IF_ANA_TRIM_0_W\">EF_IF_ANA_TRIM_0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_ana_trim_0::EF_IF_ANA_TRIM_0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_ana_trim_0/struct.EF_IF_ANA_TRIM_0_SPEC.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_ana_trim_0::EF_IF_ANA_TRIM_0_SPEC\">EF_IF_ANA_TRIM_0_SPEC</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_ana_trim_0::EF_IF_ANA_TRIM_0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_sw_usage_0/struct.R.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_sw_usage_0::R\">R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_sw_usage_0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_sw_usage_0/struct.W.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_sw_usage_0::W\">W</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_sw_usage_0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_sw_usage_0/struct.EF_IF_SW_USAGE_0_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_sw_usage_0::EF_IF_SW_USAGE_0_R\">EF_IF_SW_USAGE_0_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_sw_usage_0::EF_IF_SW_USAGE_0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_sw_usage_0/struct.EF_IF_SW_USAGE_0_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_sw_usage_0::EF_IF_SW_USAGE_0_W\">EF_IF_SW_USAGE_0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_sw_usage_0::EF_IF_SW_USAGE_0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_if_sw_usage_0/struct.EF_IF_SW_USAGE_0_SPEC.html\" title=\"struct bl602_pac::ef_ctrl::ef_if_sw_usage_0::EF_IF_SW_USAGE_0_SPEC\">EF_IF_SW_USAGE_0_SPEC</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_if_sw_usage_0::EF_IF_SW_USAGE_0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_crc_ctrl_0/struct.R.html\" title=\"struct bl602_pac::ef_ctrl::ef_crc_ctrl_0::R\">R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_crc_ctrl_0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_crc_ctrl_0/struct.W.html\" title=\"struct bl602_pac::ef_ctrl::ef_crc_ctrl_0::W\">W</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_crc_ctrl_0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_crc_ctrl_0/struct.EF_CRC_SLP_N_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_crc_ctrl_0::EF_CRC_SLP_N_R\">EF_CRC_SLP_N_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_crc_ctrl_0::EF_CRC_SLP_N_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_crc_ctrl_0/struct.EF_CRC_SLP_N_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_crc_ctrl_0::EF_CRC_SLP_N_W\">EF_CRC_SLP_N_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_crc_ctrl_0::EF_CRC_SLP_N_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_crc_ctrl_0/struct.EF_CRC_LOCK_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_crc_ctrl_0::EF_CRC_LOCK_R\">EF_CRC_LOCK_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_crc_ctrl_0::EF_CRC_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_crc_ctrl_0/struct.EF_CRC_LOCK_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_crc_ctrl_0::EF_CRC_LOCK_W\">EF_CRC_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_crc_ctrl_0::EF_CRC_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_crc_ctrl_0/struct.EF_CRC_INT_SET_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_crc_ctrl_0::EF_CRC_INT_SET_R\">EF_CRC_INT_SET_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_crc_ctrl_0::EF_CRC_INT_SET_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_crc_ctrl_0/struct.EF_CRC_INT_SET_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_crc_ctrl_0::EF_CRC_INT_SET_W\">EF_CRC_INT_SET_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_crc_ctrl_0::EF_CRC_INT_SET_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_crc_ctrl_0/struct.EF_CRC_INT_CLR_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_crc_ctrl_0::EF_CRC_INT_CLR_R\">EF_CRC_INT_CLR_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_crc_ctrl_0::EF_CRC_INT_CLR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_crc_ctrl_0/struct.EF_CRC_INT_CLR_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_crc_ctrl_0::EF_CRC_INT_CLR_W\">EF_CRC_INT_CLR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_crc_ctrl_0::EF_CRC_INT_CLR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_crc_ctrl_0/struct.EF_CRC_INT_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_crc_ctrl_0::EF_CRC_INT_R\">EF_CRC_INT_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_crc_ctrl_0::EF_CRC_INT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_crc_ctrl_0/struct.EF_CRC_INT_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_crc_ctrl_0::EF_CRC_INT_W\">EF_CRC_INT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_crc_ctrl_0::EF_CRC_INT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_crc_ctrl_0/struct.EF_CRC_DIN_ENDIAN_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_crc_ctrl_0::EF_CRC_DIN_ENDIAN_R\">EF_CRC_DIN_ENDIAN_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_crc_ctrl_0::EF_CRC_DIN_ENDIAN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_crc_ctrl_0/struct.EF_CRC_DIN_ENDIAN_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_crc_ctrl_0::EF_CRC_DIN_ENDIAN_W\">EF_CRC_DIN_ENDIAN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_crc_ctrl_0::EF_CRC_DIN_ENDIAN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_crc_ctrl_0/struct.EF_CRC_DOUT_ENDIAN_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_crc_ctrl_0::EF_CRC_DOUT_ENDIAN_R\">EF_CRC_DOUT_ENDIAN_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_crc_ctrl_0::EF_CRC_DOUT_ENDIAN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_crc_ctrl_0/struct.EF_CRC_DOUT_ENDIAN_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_crc_ctrl_0::EF_CRC_DOUT_ENDIAN_W\">EF_CRC_DOUT_ENDIAN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_crc_ctrl_0::EF_CRC_DOUT_ENDIAN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_crc_ctrl_0/struct.EF_CRC_DOUT_INV_EN_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_crc_ctrl_0::EF_CRC_DOUT_INV_EN_R\">EF_CRC_DOUT_INV_EN_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_crc_ctrl_0::EF_CRC_DOUT_INV_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_crc_ctrl_0/struct.EF_CRC_DOUT_INV_EN_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_crc_ctrl_0::EF_CRC_DOUT_INV_EN_W\">EF_CRC_DOUT_INV_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_crc_ctrl_0::EF_CRC_DOUT_INV_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_crc_ctrl_0/struct.EF_CRC_ERROR_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_crc_ctrl_0::EF_CRC_ERROR_R\">EF_CRC_ERROR_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_crc_ctrl_0::EF_CRC_ERROR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_crc_ctrl_0/struct.EF_CRC_ERROR_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_crc_ctrl_0::EF_CRC_ERROR_W\">EF_CRC_ERROR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_crc_ctrl_0::EF_CRC_ERROR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_crc_ctrl_0/struct.EF_CRC_MODE_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_crc_ctrl_0::EF_CRC_MODE_R\">EF_CRC_MODE_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_crc_ctrl_0::EF_CRC_MODE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_crc_ctrl_0/struct.EF_CRC_MODE_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_crc_ctrl_0::EF_CRC_MODE_W\">EF_CRC_MODE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_crc_ctrl_0::EF_CRC_MODE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_crc_ctrl_0/struct.EF_CRC_EN_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_crc_ctrl_0::EF_CRC_EN_R\">EF_CRC_EN_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_crc_ctrl_0::EF_CRC_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_crc_ctrl_0/struct.EF_CRC_EN_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_crc_ctrl_0::EF_CRC_EN_W\">EF_CRC_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_crc_ctrl_0::EF_CRC_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_crc_ctrl_0/struct.EF_CRC_TRIG_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_crc_ctrl_0::EF_CRC_TRIG_R\">EF_CRC_TRIG_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_crc_ctrl_0::EF_CRC_TRIG_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_crc_ctrl_0/struct.EF_CRC_TRIG_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_crc_ctrl_0::EF_CRC_TRIG_W\">EF_CRC_TRIG_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_crc_ctrl_0::EF_CRC_TRIG_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_crc_ctrl_0/struct.EF_CRC_BUSY_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_crc_ctrl_0::EF_CRC_BUSY_R\">EF_CRC_BUSY_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_crc_ctrl_0::EF_CRC_BUSY_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_crc_ctrl_0/struct.EF_CRC_BUSY_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_crc_ctrl_0::EF_CRC_BUSY_W\">EF_CRC_BUSY_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_crc_ctrl_0::EF_CRC_BUSY_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_crc_ctrl_0/struct.EF_CRC_CTRL_0_SPEC.html\" title=\"struct bl602_pac::ef_ctrl::ef_crc_ctrl_0::EF_CRC_CTRL_0_SPEC\">EF_CRC_CTRL_0_SPEC</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_crc_ctrl_0::EF_CRC_CTRL_0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_crc_ctrl_1/struct.R.html\" title=\"struct bl602_pac::ef_ctrl::ef_crc_ctrl_1::R\">R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_crc_ctrl_1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_crc_ctrl_1/struct.W.html\" title=\"struct bl602_pac::ef_ctrl::ef_crc_ctrl_1::W\">W</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_crc_ctrl_1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_crc_ctrl_1/struct.EF_CRC_DATA_0_EN_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_crc_ctrl_1::EF_CRC_DATA_0_EN_R\">EF_CRC_DATA_0_EN_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_crc_ctrl_1::EF_CRC_DATA_0_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_crc_ctrl_1/struct.EF_CRC_DATA_0_EN_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_crc_ctrl_1::EF_CRC_DATA_0_EN_W\">EF_CRC_DATA_0_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_crc_ctrl_1::EF_CRC_DATA_0_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_crc_ctrl_1/struct.EF_CRC_CTRL_1_SPEC.html\" title=\"struct bl602_pac::ef_ctrl::ef_crc_ctrl_1::EF_CRC_CTRL_1_SPEC\">EF_CRC_CTRL_1_SPEC</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_crc_ctrl_1::EF_CRC_CTRL_1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_crc_ctrl_2/struct.R.html\" title=\"struct bl602_pac::ef_ctrl::ef_crc_ctrl_2::R\">R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_crc_ctrl_2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_crc_ctrl_2/struct.W.html\" title=\"struct bl602_pac::ef_ctrl::ef_crc_ctrl_2::W\">W</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_crc_ctrl_2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_crc_ctrl_2/struct.EF_CRC_DATA_1_EN_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_crc_ctrl_2::EF_CRC_DATA_1_EN_R\">EF_CRC_DATA_1_EN_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_crc_ctrl_2::EF_CRC_DATA_1_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_crc_ctrl_2/struct.EF_CRC_DATA_1_EN_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_crc_ctrl_2::EF_CRC_DATA_1_EN_W\">EF_CRC_DATA_1_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_crc_ctrl_2::EF_CRC_DATA_1_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_crc_ctrl_2/struct.EF_CRC_CTRL_2_SPEC.html\" title=\"struct bl602_pac::ef_ctrl::ef_crc_ctrl_2::EF_CRC_CTRL_2_SPEC\">EF_CRC_CTRL_2_SPEC</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_crc_ctrl_2::EF_CRC_CTRL_2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_crc_ctrl_3/struct.R.html\" title=\"struct bl602_pac::ef_ctrl::ef_crc_ctrl_3::R\">R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_crc_ctrl_3::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_crc_ctrl_3/struct.W.html\" title=\"struct bl602_pac::ef_ctrl::ef_crc_ctrl_3::W\">W</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_crc_ctrl_3::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_crc_ctrl_3/struct.EF_CRC_IV_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_crc_ctrl_3::EF_CRC_IV_R\">EF_CRC_IV_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_crc_ctrl_3::EF_CRC_IV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_crc_ctrl_3/struct.EF_CRC_IV_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_crc_ctrl_3::EF_CRC_IV_W\">EF_CRC_IV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_crc_ctrl_3::EF_CRC_IV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_crc_ctrl_3/struct.EF_CRC_CTRL_3_SPEC.html\" title=\"struct bl602_pac::ef_ctrl::ef_crc_ctrl_3::EF_CRC_CTRL_3_SPEC\">EF_CRC_CTRL_3_SPEC</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_crc_ctrl_3::EF_CRC_CTRL_3_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_crc_ctrl_4/struct.R.html\" title=\"struct bl602_pac::ef_ctrl::ef_crc_ctrl_4::R\">R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_crc_ctrl_4::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_crc_ctrl_4/struct.W.html\" title=\"struct bl602_pac::ef_ctrl::ef_crc_ctrl_4::W\">W</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_crc_ctrl_4::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_crc_ctrl_4/struct.EF_CRC_GOLDEN_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_crc_ctrl_4::EF_CRC_GOLDEN_R\">EF_CRC_GOLDEN_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_crc_ctrl_4::EF_CRC_GOLDEN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_crc_ctrl_4/struct.EF_CRC_GOLDEN_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_crc_ctrl_4::EF_CRC_GOLDEN_W\">EF_CRC_GOLDEN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_crc_ctrl_4::EF_CRC_GOLDEN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_crc_ctrl_4/struct.EF_CRC_CTRL_4_SPEC.html\" title=\"struct bl602_pac::ef_ctrl::ef_crc_ctrl_4::EF_CRC_CTRL_4_SPEC\">EF_CRC_CTRL_4_SPEC</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_crc_ctrl_4::EF_CRC_CTRL_4_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_crc_ctrl_5/struct.R.html\" title=\"struct bl602_pac::ef_ctrl::ef_crc_ctrl_5::R\">R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_crc_ctrl_5::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_crc_ctrl_5/struct.W.html\" title=\"struct bl602_pac::ef_ctrl::ef_crc_ctrl_5::W\">W</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_crc_ctrl_5::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_crc_ctrl_5/struct.EF_CRC_DOUT_R.html\" title=\"struct bl602_pac::ef_ctrl::ef_crc_ctrl_5::EF_CRC_DOUT_R\">EF_CRC_DOUT_R</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_crc_ctrl_5::EF_CRC_DOUT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_crc_ctrl_5/struct.EF_CRC_DOUT_W.html\" title=\"struct bl602_pac::ef_ctrl::ef_crc_ctrl_5::EF_CRC_DOUT_W\">EF_CRC_DOUT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_crc_ctrl_5::EF_CRC_DOUT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ef_ctrl/ef_crc_ctrl_5/struct.EF_CRC_CTRL_5_SPEC.html\" title=\"struct bl602_pac::ef_ctrl::ef_crc_ctrl_5::EF_CRC_CTRL_5_SPEC\">EF_CRC_CTRL_5_SPEC</a>","synthetic":true,"types":["bl602_pac::ef_ctrl::ef_crc_ctrl_5::EF_CRC_CTRL_5_SPEC"]},{"text":"impl !Freeze for <a class=\"struct\" href=\"bl602_pac/cci/struct.RegisterBlock.html\" title=\"struct bl602_pac::cci::RegisterBlock\">RegisterBlock</a>","synthetic":true,"types":["bl602_pac::cci::RegisterBlock"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/cci/cci_cfg/struct.R.html\" title=\"struct bl602_pac::cci::cci_cfg::R\">R</a>","synthetic":true,"types":["bl602_pac::cci::cci_cfg::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/cci/cci_cfg/struct.W.html\" title=\"struct bl602_pac::cci::cci_cfg::W\">W</a>","synthetic":true,"types":["bl602_pac::cci::cci_cfg::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/cci/cci_cfg/struct.REG_MCCI_CLK_INV_R.html\" title=\"struct bl602_pac::cci::cci_cfg::REG_MCCI_CLK_INV_R\">REG_MCCI_CLK_INV_R</a>","synthetic":true,"types":["bl602_pac::cci::cci_cfg::REG_MCCI_CLK_INV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/cci/cci_cfg/struct.REG_MCCI_CLK_INV_W.html\" title=\"struct bl602_pac::cci::cci_cfg::REG_MCCI_CLK_INV_W\">REG_MCCI_CLK_INV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::cci::cci_cfg::REG_MCCI_CLK_INV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/cci/cci_cfg/struct.REG_SCCI_CLK_INV_R.html\" title=\"struct bl602_pac::cci::cci_cfg::REG_SCCI_CLK_INV_R\">REG_SCCI_CLK_INV_R</a>","synthetic":true,"types":["bl602_pac::cci::cci_cfg::REG_SCCI_CLK_INV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/cci/cci_cfg/struct.REG_SCCI_CLK_INV_W.html\" title=\"struct bl602_pac::cci::cci_cfg::REG_SCCI_CLK_INV_W\">REG_SCCI_CLK_INV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::cci::cci_cfg::REG_SCCI_CLK_INV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/cci/cci_cfg/struct.CFG_CCI1_PRE_READ_R.html\" title=\"struct bl602_pac::cci::cci_cfg::CFG_CCI1_PRE_READ_R\">CFG_CCI1_PRE_READ_R</a>","synthetic":true,"types":["bl602_pac::cci::cci_cfg::CFG_CCI1_PRE_READ_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/cci/cci_cfg/struct.CFG_CCI1_PRE_READ_W.html\" title=\"struct bl602_pac::cci::cci_cfg::CFG_CCI1_PRE_READ_W\">CFG_CCI1_PRE_READ_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::cci::cci_cfg::CFG_CCI1_PRE_READ_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/cci/cci_cfg/struct.REG_DIV_M_CCI_SCLK_R.html\" title=\"struct bl602_pac::cci::cci_cfg::REG_DIV_M_CCI_SCLK_R\">REG_DIV_M_CCI_SCLK_R</a>","synthetic":true,"types":["bl602_pac::cci::cci_cfg::REG_DIV_M_CCI_SCLK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/cci/cci_cfg/struct.REG_DIV_M_CCI_SCLK_W.html\" title=\"struct bl602_pac::cci::cci_cfg::REG_DIV_M_CCI_SCLK_W\">REG_DIV_M_CCI_SCLK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::cci::cci_cfg::REG_DIV_M_CCI_SCLK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/cci/cci_cfg/struct.REG_M_CCI_SCLK_EN_R.html\" title=\"struct bl602_pac::cci::cci_cfg::REG_M_CCI_SCLK_EN_R\">REG_M_CCI_SCLK_EN_R</a>","synthetic":true,"types":["bl602_pac::cci::cci_cfg::REG_M_CCI_SCLK_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/cci/cci_cfg/struct.REG_M_CCI_SCLK_EN_W.html\" title=\"struct bl602_pac::cci::cci_cfg::REG_M_CCI_SCLK_EN_W\">REG_M_CCI_SCLK_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::cci::cci_cfg::REG_M_CCI_SCLK_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/cci/cci_cfg/struct.CCI_MAS_HW_MODE_R.html\" title=\"struct bl602_pac::cci::cci_cfg::CCI_MAS_HW_MODE_R\">CCI_MAS_HW_MODE_R</a>","synthetic":true,"types":["bl602_pac::cci::cci_cfg::CCI_MAS_HW_MODE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/cci/cci_cfg/struct.CCI_MAS_HW_MODE_W.html\" title=\"struct bl602_pac::cci::cci_cfg::CCI_MAS_HW_MODE_W\">CCI_MAS_HW_MODE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::cci::cci_cfg::CCI_MAS_HW_MODE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/cci/cci_cfg/struct.CCI_MAS_SEL_CCI2_R.html\" title=\"struct bl602_pac::cci::cci_cfg::CCI_MAS_SEL_CCI2_R\">CCI_MAS_SEL_CCI2_R</a>","synthetic":true,"types":["bl602_pac::cci::cci_cfg::CCI_MAS_SEL_CCI2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/cci/cci_cfg/struct.CCI_MAS_SEL_CCI2_W.html\" title=\"struct bl602_pac::cci::cci_cfg::CCI_MAS_SEL_CCI2_W\">CCI_MAS_SEL_CCI2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::cci::cci_cfg::CCI_MAS_SEL_CCI2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/cci/cci_cfg/struct.CCI_SLV_SEL_CCI2_R.html\" title=\"struct bl602_pac::cci::cci_cfg::CCI_SLV_SEL_CCI2_R\">CCI_SLV_SEL_CCI2_R</a>","synthetic":true,"types":["bl602_pac::cci::cci_cfg::CCI_SLV_SEL_CCI2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/cci/cci_cfg/struct.CCI_SLV_SEL_CCI2_W.html\" title=\"struct bl602_pac::cci::cci_cfg::CCI_SLV_SEL_CCI2_W\">CCI_SLV_SEL_CCI2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::cci::cci_cfg::CCI_SLV_SEL_CCI2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/cci/cci_cfg/struct.CCI_EN_R.html\" title=\"struct bl602_pac::cci::cci_cfg::CCI_EN_R\">CCI_EN_R</a>","synthetic":true,"types":["bl602_pac::cci::cci_cfg::CCI_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/cci/cci_cfg/struct.CCI_EN_W.html\" title=\"struct bl602_pac::cci::cci_cfg::CCI_EN_W\">CCI_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::cci::cci_cfg::CCI_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/cci/cci_cfg/struct.CCI_CFG_SPEC.html\" title=\"struct bl602_pac::cci::cci_cfg::CCI_CFG_SPEC\">CCI_CFG_SPEC</a>","synthetic":true,"types":["bl602_pac::cci::cci_cfg::CCI_CFG_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/cci/cci_addr/struct.R.html\" title=\"struct bl602_pac::cci::cci_addr::R\">R</a>","synthetic":true,"types":["bl602_pac::cci::cci_addr::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/cci/cci_addr/struct.W.html\" title=\"struct bl602_pac::cci::cci_addr::W\">W</a>","synthetic":true,"types":["bl602_pac::cci::cci_addr::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/cci/cci_addr/struct.APB_CCI_ADDR_R.html\" title=\"struct bl602_pac::cci::cci_addr::APB_CCI_ADDR_R\">APB_CCI_ADDR_R</a>","synthetic":true,"types":["bl602_pac::cci::cci_addr::APB_CCI_ADDR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/cci/cci_addr/struct.APB_CCI_ADDR_W.html\" title=\"struct bl602_pac::cci::cci_addr::APB_CCI_ADDR_W\">APB_CCI_ADDR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::cci::cci_addr::APB_CCI_ADDR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/cci/cci_addr/struct.CCI_ADDR_SPEC.html\" title=\"struct bl602_pac::cci::cci_addr::CCI_ADDR_SPEC\">CCI_ADDR_SPEC</a>","synthetic":true,"types":["bl602_pac::cci::cci_addr::CCI_ADDR_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/cci/cci_wdata/struct.R.html\" title=\"struct bl602_pac::cci::cci_wdata::R\">R</a>","synthetic":true,"types":["bl602_pac::cci::cci_wdata::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/cci/cci_wdata/struct.W.html\" title=\"struct bl602_pac::cci::cci_wdata::W\">W</a>","synthetic":true,"types":["bl602_pac::cci::cci_wdata::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/cci/cci_wdata/struct.APB_CCI_WDATA_R.html\" title=\"struct bl602_pac::cci::cci_wdata::APB_CCI_WDATA_R\">APB_CCI_WDATA_R</a>","synthetic":true,"types":["bl602_pac::cci::cci_wdata::APB_CCI_WDATA_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/cci/cci_wdata/struct.APB_CCI_WDATA_W.html\" title=\"struct bl602_pac::cci::cci_wdata::APB_CCI_WDATA_W\">APB_CCI_WDATA_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::cci::cci_wdata::APB_CCI_WDATA_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/cci/cci_wdata/struct.CCI_WDATA_SPEC.html\" title=\"struct bl602_pac::cci::cci_wdata::CCI_WDATA_SPEC\">CCI_WDATA_SPEC</a>","synthetic":true,"types":["bl602_pac::cci::cci_wdata::CCI_WDATA_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/cci/cci_rdata/struct.R.html\" title=\"struct bl602_pac::cci::cci_rdata::R\">R</a>","synthetic":true,"types":["bl602_pac::cci::cci_rdata::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/cci/cci_rdata/struct.W.html\" title=\"struct bl602_pac::cci::cci_rdata::W\">W</a>","synthetic":true,"types":["bl602_pac::cci::cci_rdata::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/cci/cci_rdata/struct.APB_CCI_RDATA_R.html\" title=\"struct bl602_pac::cci::cci_rdata::APB_CCI_RDATA_R\">APB_CCI_RDATA_R</a>","synthetic":true,"types":["bl602_pac::cci::cci_rdata::APB_CCI_RDATA_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/cci/cci_rdata/struct.APB_CCI_RDATA_W.html\" title=\"struct bl602_pac::cci::cci_rdata::APB_CCI_RDATA_W\">APB_CCI_RDATA_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::cci::cci_rdata::APB_CCI_RDATA_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/cci/cci_rdata/struct.CCI_RDATA_SPEC.html\" title=\"struct bl602_pac::cci::cci_rdata::CCI_RDATA_SPEC\">CCI_RDATA_SPEC</a>","synthetic":true,"types":["bl602_pac::cci::cci_rdata::CCI_RDATA_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/cci/cci_ctl/struct.R.html\" title=\"struct bl602_pac::cci::cci_ctl::R\">R</a>","synthetic":true,"types":["bl602_pac::cci::cci_ctl::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/cci/cci_ctl/struct.W.html\" title=\"struct bl602_pac::cci::cci_ctl::W\">W</a>","synthetic":true,"types":["bl602_pac::cci::cci_ctl::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/cci/cci_ctl/struct.AHB_STATE_R.html\" title=\"struct bl602_pac::cci::cci_ctl::AHB_STATE_R\">AHB_STATE_R</a>","synthetic":true,"types":["bl602_pac::cci::cci_ctl::AHB_STATE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/cci/cci_ctl/struct.AHB_STATE_W.html\" title=\"struct bl602_pac::cci::cci_ctl::AHB_STATE_W\">AHB_STATE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::cci::cci_ctl::AHB_STATE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/cci/cci_ctl/struct.CCI_READ_FLAG_R.html\" title=\"struct bl602_pac::cci::cci_ctl::CCI_READ_FLAG_R\">CCI_READ_FLAG_R</a>","synthetic":true,"types":["bl602_pac::cci::cci_ctl::CCI_READ_FLAG_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/cci/cci_ctl/struct.CCI_READ_FLAG_W.html\" title=\"struct bl602_pac::cci::cci_ctl::CCI_READ_FLAG_W\">CCI_READ_FLAG_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::cci::cci_ctl::CCI_READ_FLAG_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/cci/cci_ctl/struct.CCI_WRITE_FLAG_R.html\" title=\"struct bl602_pac::cci::cci_ctl::CCI_WRITE_FLAG_R\">CCI_WRITE_FLAG_R</a>","synthetic":true,"types":["bl602_pac::cci::cci_ctl::CCI_WRITE_FLAG_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/cci/cci_ctl/struct.CCI_WRITE_FLAG_W.html\" title=\"struct bl602_pac::cci::cci_ctl::CCI_WRITE_FLAG_W\">CCI_WRITE_FLAG_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::cci::cci_ctl::CCI_WRITE_FLAG_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/cci/cci_ctl/struct.CCI_CTL_SPEC.html\" title=\"struct bl602_pac::cci::cci_ctl::CCI_CTL_SPEC\">CCI_CTL_SPEC</a>","synthetic":true,"types":["bl602_pac::cci::cci_ctl::CCI_CTL_SPEC"]},{"text":"impl !Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/struct.RegisterBlock.html\" title=\"struct bl602_pac::l1c::RegisterBlock\">RegisterBlock</a>","synthetic":true,"types":["bl602_pac::l1c::RegisterBlock"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/l1c_config/struct.R.html\" title=\"struct bl602_pac::l1c::l1c_config::R\">R</a>","synthetic":true,"types":["bl602_pac::l1c::l1c_config::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/l1c_config/struct.W.html\" title=\"struct bl602_pac::l1c::l1c_config::W\">W</a>","synthetic":true,"types":["bl602_pac::l1c::l1c_config::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/l1c_config/struct.WRAP_DIS_R.html\" title=\"struct bl602_pac::l1c::l1c_config::WRAP_DIS_R\">WRAP_DIS_R</a>","synthetic":true,"types":["bl602_pac::l1c::l1c_config::WRAP_DIS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/l1c_config/struct.WRAP_DIS_W.html\" title=\"struct bl602_pac::l1c::l1c_config::WRAP_DIS_W\">WRAP_DIS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::l1c::l1c_config::WRAP_DIS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/l1c_config/struct.EARLY_RESP_DIS_R.html\" title=\"struct bl602_pac::l1c::l1c_config::EARLY_RESP_DIS_R\">EARLY_RESP_DIS_R</a>","synthetic":true,"types":["bl602_pac::l1c::l1c_config::EARLY_RESP_DIS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/l1c_config/struct.EARLY_RESP_DIS_W.html\" title=\"struct bl602_pac::l1c::l1c_config::EARLY_RESP_DIS_W\">EARLY_RESP_DIS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::l1c::l1c_config::EARLY_RESP_DIS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/l1c_config/struct.L1C_BMX_BUSY_OPTION_DIS_R.html\" title=\"struct bl602_pac::l1c::l1c_config::L1C_BMX_BUSY_OPTION_DIS_R\">L1C_BMX_BUSY_OPTION_DIS_R</a>","synthetic":true,"types":["bl602_pac::l1c::l1c_config::L1C_BMX_BUSY_OPTION_DIS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/l1c_config/struct.L1C_BMX_BUSY_OPTION_DIS_W.html\" title=\"struct bl602_pac::l1c::l1c_config::L1C_BMX_BUSY_OPTION_DIS_W\">L1C_BMX_BUSY_OPTION_DIS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::l1c::l1c_config::L1C_BMX_BUSY_OPTION_DIS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/l1c_config/struct.L1C_BMX_TIMEOUT_EN_R.html\" title=\"struct bl602_pac::l1c::l1c_config::L1C_BMX_TIMEOUT_EN_R\">L1C_BMX_TIMEOUT_EN_R</a>","synthetic":true,"types":["bl602_pac::l1c::l1c_config::L1C_BMX_TIMEOUT_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/l1c_config/struct.L1C_BMX_TIMEOUT_EN_W.html\" title=\"struct bl602_pac::l1c::l1c_config::L1C_BMX_TIMEOUT_EN_W\">L1C_BMX_TIMEOUT_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::l1c::l1c_config::L1C_BMX_TIMEOUT_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/l1c_config/struct.L1C_BMX_ARB_MODE_R.html\" title=\"struct bl602_pac::l1c::l1c_config::L1C_BMX_ARB_MODE_R\">L1C_BMX_ARB_MODE_R</a>","synthetic":true,"types":["bl602_pac::l1c::l1c_config::L1C_BMX_ARB_MODE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/l1c_config/struct.L1C_BMX_ARB_MODE_W.html\" title=\"struct bl602_pac::l1c::l1c_config::L1C_BMX_ARB_MODE_W\">L1C_BMX_ARB_MODE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::l1c::l1c_config::L1C_BMX_ARB_MODE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/l1c_config/struct.L1C_BMX_ERR_EN_R.html\" title=\"struct bl602_pac::l1c::l1c_config::L1C_BMX_ERR_EN_R\">L1C_BMX_ERR_EN_R</a>","synthetic":true,"types":["bl602_pac::l1c::l1c_config::L1C_BMX_ERR_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/l1c_config/struct.L1C_BMX_ERR_EN_W.html\" title=\"struct bl602_pac::l1c::l1c_config::L1C_BMX_ERR_EN_W\">L1C_BMX_ERR_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::l1c::l1c_config::L1C_BMX_ERR_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/l1c_config/struct.L1C_BYPASS_R.html\" title=\"struct bl602_pac::l1c::l1c_config::L1C_BYPASS_R\">L1C_BYPASS_R</a>","synthetic":true,"types":["bl602_pac::l1c::l1c_config::L1C_BYPASS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/l1c_config/struct.L1C_BYPASS_W.html\" title=\"struct bl602_pac::l1c::l1c_config::L1C_BYPASS_W\">L1C_BYPASS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::l1c::l1c_config::L1C_BYPASS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/l1c_config/struct.IROM_2T_ACCESS_R.html\" title=\"struct bl602_pac::l1c::l1c_config::IROM_2T_ACCESS_R\">IROM_2T_ACCESS_R</a>","synthetic":true,"types":["bl602_pac::l1c::l1c_config::IROM_2T_ACCESS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/l1c_config/struct.IROM_2T_ACCESS_W.html\" title=\"struct bl602_pac::l1c::l1c_config::IROM_2T_ACCESS_W\">IROM_2T_ACCESS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::l1c::l1c_config::IROM_2T_ACCESS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/l1c_config/struct.L1C_WAY_DIS_R.html\" title=\"struct bl602_pac::l1c::l1c_config::L1C_WAY_DIS_R\">L1C_WAY_DIS_R</a>","synthetic":true,"types":["bl602_pac::l1c::l1c_config::L1C_WAY_DIS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/l1c_config/struct.L1C_WAY_DIS_W.html\" title=\"struct bl602_pac::l1c::l1c_config::L1C_WAY_DIS_W\">L1C_WAY_DIS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::l1c::l1c_config::L1C_WAY_DIS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/l1c_config/struct.L1C_INVALID_DONE_R.html\" title=\"struct bl602_pac::l1c::l1c_config::L1C_INVALID_DONE_R\">L1C_INVALID_DONE_R</a>","synthetic":true,"types":["bl602_pac::l1c::l1c_config::L1C_INVALID_DONE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/l1c_config/struct.L1C_INVALID_DONE_W.html\" title=\"struct bl602_pac::l1c::l1c_config::L1C_INVALID_DONE_W\">L1C_INVALID_DONE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::l1c::l1c_config::L1C_INVALID_DONE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/l1c_config/struct.L1C_INVALID_EN_R.html\" title=\"struct bl602_pac::l1c::l1c_config::L1C_INVALID_EN_R\">L1C_INVALID_EN_R</a>","synthetic":true,"types":["bl602_pac::l1c::l1c_config::L1C_INVALID_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/l1c_config/struct.L1C_INVALID_EN_W.html\" title=\"struct bl602_pac::l1c::l1c_config::L1C_INVALID_EN_W\">L1C_INVALID_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::l1c::l1c_config::L1C_INVALID_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/l1c_config/struct.L1C_CNT_EN_R.html\" title=\"struct bl602_pac::l1c::l1c_config::L1C_CNT_EN_R\">L1C_CNT_EN_R</a>","synthetic":true,"types":["bl602_pac::l1c::l1c_config::L1C_CNT_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/l1c_config/struct.L1C_CNT_EN_W.html\" title=\"struct bl602_pac::l1c::l1c_config::L1C_CNT_EN_W\">L1C_CNT_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::l1c::l1c_config::L1C_CNT_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/l1c_config/struct.L1C_CACHEABLE_R.html\" title=\"struct bl602_pac::l1c::l1c_config::L1C_CACHEABLE_R\">L1C_CACHEABLE_R</a>","synthetic":true,"types":["bl602_pac::l1c::l1c_config::L1C_CACHEABLE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/l1c_config/struct.L1C_CACHEABLE_W.html\" title=\"struct bl602_pac::l1c::l1c_config::L1C_CACHEABLE_W\">L1C_CACHEABLE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::l1c::l1c_config::L1C_CACHEABLE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/l1c_config/struct.L1C_CONFIG_SPEC.html\" title=\"struct bl602_pac::l1c::l1c_config::L1C_CONFIG_SPEC\">L1C_CONFIG_SPEC</a>","synthetic":true,"types":["bl602_pac::l1c::l1c_config::L1C_CONFIG_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/hit_cnt_lsb/struct.R.html\" title=\"struct bl602_pac::l1c::hit_cnt_lsb::R\">R</a>","synthetic":true,"types":["bl602_pac::l1c::hit_cnt_lsb::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/hit_cnt_lsb/struct.W.html\" title=\"struct bl602_pac::l1c::hit_cnt_lsb::W\">W</a>","synthetic":true,"types":["bl602_pac::l1c::hit_cnt_lsb::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/hit_cnt_lsb/struct.HIT_CNT_LSB_R.html\" title=\"struct bl602_pac::l1c::hit_cnt_lsb::HIT_CNT_LSB_R\">HIT_CNT_LSB_R</a>","synthetic":true,"types":["bl602_pac::l1c::hit_cnt_lsb::HIT_CNT_LSB_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/hit_cnt_lsb/struct.HIT_CNT_LSB_W.html\" title=\"struct bl602_pac::l1c::hit_cnt_lsb::HIT_CNT_LSB_W\">HIT_CNT_LSB_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::l1c::hit_cnt_lsb::HIT_CNT_LSB_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/hit_cnt_lsb/struct.HIT_CNT_LSB_SPEC.html\" title=\"struct bl602_pac::l1c::hit_cnt_lsb::HIT_CNT_LSB_SPEC\">HIT_CNT_LSB_SPEC</a>","synthetic":true,"types":["bl602_pac::l1c::hit_cnt_lsb::HIT_CNT_LSB_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/hit_cnt_msb/struct.R.html\" title=\"struct bl602_pac::l1c::hit_cnt_msb::R\">R</a>","synthetic":true,"types":["bl602_pac::l1c::hit_cnt_msb::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/hit_cnt_msb/struct.W.html\" title=\"struct bl602_pac::l1c::hit_cnt_msb::W\">W</a>","synthetic":true,"types":["bl602_pac::l1c::hit_cnt_msb::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/hit_cnt_msb/struct.HIT_CNT_MSB_R.html\" title=\"struct bl602_pac::l1c::hit_cnt_msb::HIT_CNT_MSB_R\">HIT_CNT_MSB_R</a>","synthetic":true,"types":["bl602_pac::l1c::hit_cnt_msb::HIT_CNT_MSB_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/hit_cnt_msb/struct.HIT_CNT_MSB_W.html\" title=\"struct bl602_pac::l1c::hit_cnt_msb::HIT_CNT_MSB_W\">HIT_CNT_MSB_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::l1c::hit_cnt_msb::HIT_CNT_MSB_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/hit_cnt_msb/struct.HIT_CNT_MSB_SPEC.html\" title=\"struct bl602_pac::l1c::hit_cnt_msb::HIT_CNT_MSB_SPEC\">HIT_CNT_MSB_SPEC</a>","synthetic":true,"types":["bl602_pac::l1c::hit_cnt_msb::HIT_CNT_MSB_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/miss_cnt/struct.R.html\" title=\"struct bl602_pac::l1c::miss_cnt::R\">R</a>","synthetic":true,"types":["bl602_pac::l1c::miss_cnt::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/miss_cnt/struct.W.html\" title=\"struct bl602_pac::l1c::miss_cnt::W\">W</a>","synthetic":true,"types":["bl602_pac::l1c::miss_cnt::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/miss_cnt/struct.MISS_CNT_R.html\" title=\"struct bl602_pac::l1c::miss_cnt::MISS_CNT_R\">MISS_CNT_R</a>","synthetic":true,"types":["bl602_pac::l1c::miss_cnt::MISS_CNT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/miss_cnt/struct.MISS_CNT_W.html\" title=\"struct bl602_pac::l1c::miss_cnt::MISS_CNT_W\">MISS_CNT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::l1c::miss_cnt::MISS_CNT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/miss_cnt/struct.MISS_CNT_SPEC.html\" title=\"struct bl602_pac::l1c::miss_cnt::MISS_CNT_SPEC\">MISS_CNT_SPEC</a>","synthetic":true,"types":["bl602_pac::l1c::miss_cnt::MISS_CNT_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/l1c_range/struct.R.html\" title=\"struct bl602_pac::l1c::l1c_range::R\">R</a>","synthetic":true,"types":["bl602_pac::l1c::l1c_range::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/l1c_range/struct.L1C_RANGE_SPEC.html\" title=\"struct bl602_pac::l1c::l1c_range::L1C_RANGE_SPEC\">L1C_RANGE_SPEC</a>","synthetic":true,"types":["bl602_pac::l1c::l1c_range::L1C_RANGE_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/l1c_bmx_err_addr_en/struct.R.html\" title=\"struct bl602_pac::l1c::l1c_bmx_err_addr_en::R\">R</a>","synthetic":true,"types":["bl602_pac::l1c::l1c_bmx_err_addr_en::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/l1c_bmx_err_addr_en/struct.W.html\" title=\"struct bl602_pac::l1c::l1c_bmx_err_addr_en::W\">W</a>","synthetic":true,"types":["bl602_pac::l1c::l1c_bmx_err_addr_en::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/l1c_bmx_err_addr_en/struct.L1C_HSEL_OPTION_R.html\" title=\"struct bl602_pac::l1c::l1c_bmx_err_addr_en::L1C_HSEL_OPTION_R\">L1C_HSEL_OPTION_R</a>","synthetic":true,"types":["bl602_pac::l1c::l1c_bmx_err_addr_en::L1C_HSEL_OPTION_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/l1c_bmx_err_addr_en/struct.L1C_HSEL_OPTION_W.html\" title=\"struct bl602_pac::l1c::l1c_bmx_err_addr_en::L1C_HSEL_OPTION_W\">L1C_HSEL_OPTION_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::l1c::l1c_bmx_err_addr_en::L1C_HSEL_OPTION_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/l1c_bmx_err_addr_en/struct.L1C_BMX_ERR_TZ_R.html\" title=\"struct bl602_pac::l1c::l1c_bmx_err_addr_en::L1C_BMX_ERR_TZ_R\">L1C_BMX_ERR_TZ_R</a>","synthetic":true,"types":["bl602_pac::l1c::l1c_bmx_err_addr_en::L1C_BMX_ERR_TZ_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/l1c_bmx_err_addr_en/struct.L1C_BMX_ERR_TZ_W.html\" title=\"struct bl602_pac::l1c::l1c_bmx_err_addr_en::L1C_BMX_ERR_TZ_W\">L1C_BMX_ERR_TZ_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::l1c::l1c_bmx_err_addr_en::L1C_BMX_ERR_TZ_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/l1c_bmx_err_addr_en/struct.L1C_BMX_ERR_DEC_R.html\" title=\"struct bl602_pac::l1c::l1c_bmx_err_addr_en::L1C_BMX_ERR_DEC_R\">L1C_BMX_ERR_DEC_R</a>","synthetic":true,"types":["bl602_pac::l1c::l1c_bmx_err_addr_en::L1C_BMX_ERR_DEC_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/l1c_bmx_err_addr_en/struct.L1C_BMX_ERR_DEC_W.html\" title=\"struct bl602_pac::l1c::l1c_bmx_err_addr_en::L1C_BMX_ERR_DEC_W\">L1C_BMX_ERR_DEC_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::l1c::l1c_bmx_err_addr_en::L1C_BMX_ERR_DEC_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/l1c_bmx_err_addr_en/struct.L1C_BMX_ERR_ADDR_DIS_R.html\" title=\"struct bl602_pac::l1c::l1c_bmx_err_addr_en::L1C_BMX_ERR_ADDR_DIS_R\">L1C_BMX_ERR_ADDR_DIS_R</a>","synthetic":true,"types":["bl602_pac::l1c::l1c_bmx_err_addr_en::L1C_BMX_ERR_ADDR_DIS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/l1c_bmx_err_addr_en/struct.L1C_BMX_ERR_ADDR_DIS_W.html\" title=\"struct bl602_pac::l1c::l1c_bmx_err_addr_en::L1C_BMX_ERR_ADDR_DIS_W\">L1C_BMX_ERR_ADDR_DIS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::l1c::l1c_bmx_err_addr_en::L1C_BMX_ERR_ADDR_DIS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/l1c_bmx_err_addr_en/struct.L1C_BMX_ERR_ADDR_EN_SPEC.html\" title=\"struct bl602_pac::l1c::l1c_bmx_err_addr_en::L1C_BMX_ERR_ADDR_EN_SPEC\">L1C_BMX_ERR_ADDR_EN_SPEC</a>","synthetic":true,"types":["bl602_pac::l1c::l1c_bmx_err_addr_en::L1C_BMX_ERR_ADDR_EN_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/l1c_bmx_err_addr/struct.R.html\" title=\"struct bl602_pac::l1c::l1c_bmx_err_addr::R\">R</a>","synthetic":true,"types":["bl602_pac::l1c::l1c_bmx_err_addr::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/l1c_bmx_err_addr/struct.W.html\" title=\"struct bl602_pac::l1c::l1c_bmx_err_addr::W\">W</a>","synthetic":true,"types":["bl602_pac::l1c::l1c_bmx_err_addr::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/l1c_bmx_err_addr/struct.L1C_BMX_ERR_ADDR_R.html\" title=\"struct bl602_pac::l1c::l1c_bmx_err_addr::L1C_BMX_ERR_ADDR_R\">L1C_BMX_ERR_ADDR_R</a>","synthetic":true,"types":["bl602_pac::l1c::l1c_bmx_err_addr::L1C_BMX_ERR_ADDR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/l1c_bmx_err_addr/struct.L1C_BMX_ERR_ADDR_W.html\" title=\"struct bl602_pac::l1c::l1c_bmx_err_addr::L1C_BMX_ERR_ADDR_W\">L1C_BMX_ERR_ADDR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::l1c::l1c_bmx_err_addr::L1C_BMX_ERR_ADDR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/l1c_bmx_err_addr/struct.L1C_BMX_ERR_ADDR_SPEC.html\" title=\"struct bl602_pac::l1c::l1c_bmx_err_addr::L1C_BMX_ERR_ADDR_SPEC\">L1C_BMX_ERR_ADDR_SPEC</a>","synthetic":true,"types":["bl602_pac::l1c::l1c_bmx_err_addr::L1C_BMX_ERR_ADDR_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/irom1_misr_dataout_0/struct.R.html\" title=\"struct bl602_pac::l1c::irom1_misr_dataout_0::R\">R</a>","synthetic":true,"types":["bl602_pac::l1c::irom1_misr_dataout_0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/irom1_misr_dataout_0/struct.W.html\" title=\"struct bl602_pac::l1c::irom1_misr_dataout_0::W\">W</a>","synthetic":true,"types":["bl602_pac::l1c::irom1_misr_dataout_0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/irom1_misr_dataout_0/struct.IROM1_MISR_DATAOUT_0_R.html\" title=\"struct bl602_pac::l1c::irom1_misr_dataout_0::IROM1_MISR_DATAOUT_0_R\">IROM1_MISR_DATAOUT_0_R</a>","synthetic":true,"types":["bl602_pac::l1c::irom1_misr_dataout_0::IROM1_MISR_DATAOUT_0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/irom1_misr_dataout_0/struct.IROM1_MISR_DATAOUT_0_W.html\" title=\"struct bl602_pac::l1c::irom1_misr_dataout_0::IROM1_MISR_DATAOUT_0_W\">IROM1_MISR_DATAOUT_0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::l1c::irom1_misr_dataout_0::IROM1_MISR_DATAOUT_0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/irom1_misr_dataout_0/struct.IROM1_MISR_DATAOUT_0_SPEC.html\" title=\"struct bl602_pac::l1c::irom1_misr_dataout_0::IROM1_MISR_DATAOUT_0_SPEC\">IROM1_MISR_DATAOUT_0_SPEC</a>","synthetic":true,"types":["bl602_pac::l1c::irom1_misr_dataout_0::IROM1_MISR_DATAOUT_0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/irom1_misr_dataout_1/struct.R.html\" title=\"struct bl602_pac::l1c::irom1_misr_dataout_1::R\">R</a>","synthetic":true,"types":["bl602_pac::l1c::irom1_misr_dataout_1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/irom1_misr_dataout_1/struct.IROM1_MISR_DATAOUT_1_SPEC.html\" title=\"struct bl602_pac::l1c::irom1_misr_dataout_1::IROM1_MISR_DATAOUT_1_SPEC\">IROM1_MISR_DATAOUT_1_SPEC</a>","synthetic":true,"types":["bl602_pac::l1c::irom1_misr_dataout_1::IROM1_MISR_DATAOUT_1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/cpu_clk_gate/struct.R.html\" title=\"struct bl602_pac::l1c::cpu_clk_gate::R\">R</a>","synthetic":true,"types":["bl602_pac::l1c::cpu_clk_gate::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/cpu_clk_gate/struct.W.html\" title=\"struct bl602_pac::l1c::cpu_clk_gate::W\">W</a>","synthetic":true,"types":["bl602_pac::l1c::cpu_clk_gate::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/cpu_clk_gate/struct.FORCE_E21_CLOCK_ON_2_R.html\" title=\"struct bl602_pac::l1c::cpu_clk_gate::FORCE_E21_CLOCK_ON_2_R\">FORCE_E21_CLOCK_ON_2_R</a>","synthetic":true,"types":["bl602_pac::l1c::cpu_clk_gate::FORCE_E21_CLOCK_ON_2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/cpu_clk_gate/struct.FORCE_E21_CLOCK_ON_2_W.html\" title=\"struct bl602_pac::l1c::cpu_clk_gate::FORCE_E21_CLOCK_ON_2_W\">FORCE_E21_CLOCK_ON_2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::l1c::cpu_clk_gate::FORCE_E21_CLOCK_ON_2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/cpu_clk_gate/struct.FORCE_E21_CLOCK_ON_1_R.html\" title=\"struct bl602_pac::l1c::cpu_clk_gate::FORCE_E21_CLOCK_ON_1_R\">FORCE_E21_CLOCK_ON_1_R</a>","synthetic":true,"types":["bl602_pac::l1c::cpu_clk_gate::FORCE_E21_CLOCK_ON_1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/cpu_clk_gate/struct.FORCE_E21_CLOCK_ON_1_W.html\" title=\"struct bl602_pac::l1c::cpu_clk_gate::FORCE_E21_CLOCK_ON_1_W\">FORCE_E21_CLOCK_ON_1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::l1c::cpu_clk_gate::FORCE_E21_CLOCK_ON_1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/cpu_clk_gate/struct.FORCE_E21_CLOCK_ON_0_R.html\" title=\"struct bl602_pac::l1c::cpu_clk_gate::FORCE_E21_CLOCK_ON_0_R\">FORCE_E21_CLOCK_ON_0_R</a>","synthetic":true,"types":["bl602_pac::l1c::cpu_clk_gate::FORCE_E21_CLOCK_ON_0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/cpu_clk_gate/struct.FORCE_E21_CLOCK_ON_0_W.html\" title=\"struct bl602_pac::l1c::cpu_clk_gate::FORCE_E21_CLOCK_ON_0_W\">FORCE_E21_CLOCK_ON_0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::l1c::cpu_clk_gate::FORCE_E21_CLOCK_ON_0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/l1c/cpu_clk_gate/struct.CPU_CLK_GATE_SPEC.html\" title=\"struct bl602_pac::l1c::cpu_clk_gate::CPU_CLK_GATE_SPEC\">CPU_CLK_GATE_SPEC</a>","synthetic":true,"types":["bl602_pac::l1c::cpu_clk_gate::CPU_CLK_GATE_SPEC"]},{"text":"impl !Freeze for <a class=\"struct\" href=\"bl602_pac/uart/struct.RegisterBlock.html\" title=\"struct bl602_pac::uart::RegisterBlock\">RegisterBlock</a>","synthetic":true,"types":["bl602_pac::uart::RegisterBlock"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/utx_config/struct.R.html\" title=\"struct bl602_pac::uart::utx_config::R\">R</a>","synthetic":true,"types":["bl602_pac::uart::utx_config::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/utx_config/struct.W.html\" title=\"struct bl602_pac::uart::utx_config::W\">W</a>","synthetic":true,"types":["bl602_pac::uart::utx_config::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/utx_config/struct.CR_UTX_LEN_R.html\" title=\"struct bl602_pac::uart::utx_config::CR_UTX_LEN_R\">CR_UTX_LEN_R</a>","synthetic":true,"types":["bl602_pac::uart::utx_config::CR_UTX_LEN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/utx_config/struct.CR_UTX_LEN_W.html\" title=\"struct bl602_pac::uart::utx_config::CR_UTX_LEN_W\">CR_UTX_LEN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::utx_config::CR_UTX_LEN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/utx_config/struct.CR_UTX_BIT_CNT_P_R.html\" title=\"struct bl602_pac::uart::utx_config::CR_UTX_BIT_CNT_P_R\">CR_UTX_BIT_CNT_P_R</a>","synthetic":true,"types":["bl602_pac::uart::utx_config::CR_UTX_BIT_CNT_P_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/utx_config/struct.CR_UTX_BIT_CNT_P_W.html\" title=\"struct bl602_pac::uart::utx_config::CR_UTX_BIT_CNT_P_W\">CR_UTX_BIT_CNT_P_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::utx_config::CR_UTX_BIT_CNT_P_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/utx_config/struct.CR_UTX_BIT_CNT_D_R.html\" title=\"struct bl602_pac::uart::utx_config::CR_UTX_BIT_CNT_D_R\">CR_UTX_BIT_CNT_D_R</a>","synthetic":true,"types":["bl602_pac::uart::utx_config::CR_UTX_BIT_CNT_D_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/utx_config/struct.CR_UTX_BIT_CNT_D_W.html\" title=\"struct bl602_pac::uart::utx_config::CR_UTX_BIT_CNT_D_W\">CR_UTX_BIT_CNT_D_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::utx_config::CR_UTX_BIT_CNT_D_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/utx_config/struct.CR_UTX_IR_INV_R.html\" title=\"struct bl602_pac::uart::utx_config::CR_UTX_IR_INV_R\">CR_UTX_IR_INV_R</a>","synthetic":true,"types":["bl602_pac::uart::utx_config::CR_UTX_IR_INV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/utx_config/struct.CR_UTX_IR_INV_W.html\" title=\"struct bl602_pac::uart::utx_config::CR_UTX_IR_INV_W\">CR_UTX_IR_INV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::utx_config::CR_UTX_IR_INV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/utx_config/struct.CR_UTX_IR_EN_R.html\" title=\"struct bl602_pac::uart::utx_config::CR_UTX_IR_EN_R\">CR_UTX_IR_EN_R</a>","synthetic":true,"types":["bl602_pac::uart::utx_config::CR_UTX_IR_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/utx_config/struct.CR_UTX_IR_EN_W.html\" title=\"struct bl602_pac::uart::utx_config::CR_UTX_IR_EN_W\">CR_UTX_IR_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::utx_config::CR_UTX_IR_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/utx_config/struct.CR_UTX_PRT_SEL_R.html\" title=\"struct bl602_pac::uart::utx_config::CR_UTX_PRT_SEL_R\">CR_UTX_PRT_SEL_R</a>","synthetic":true,"types":["bl602_pac::uart::utx_config::CR_UTX_PRT_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/utx_config/struct.CR_UTX_PRT_SEL_W.html\" title=\"struct bl602_pac::uart::utx_config::CR_UTX_PRT_SEL_W\">CR_UTX_PRT_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::utx_config::CR_UTX_PRT_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/utx_config/struct.CR_UTX_PRT_EN_R.html\" title=\"struct bl602_pac::uart::utx_config::CR_UTX_PRT_EN_R\">CR_UTX_PRT_EN_R</a>","synthetic":true,"types":["bl602_pac::uart::utx_config::CR_UTX_PRT_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/utx_config/struct.CR_UTX_PRT_EN_W.html\" title=\"struct bl602_pac::uart::utx_config::CR_UTX_PRT_EN_W\">CR_UTX_PRT_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::utx_config::CR_UTX_PRT_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/utx_config/struct.CR_UTX_FRM_EN_R.html\" title=\"struct bl602_pac::uart::utx_config::CR_UTX_FRM_EN_R\">CR_UTX_FRM_EN_R</a>","synthetic":true,"types":["bl602_pac::uart::utx_config::CR_UTX_FRM_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/utx_config/struct.CR_UTX_FRM_EN_W.html\" title=\"struct bl602_pac::uart::utx_config::CR_UTX_FRM_EN_W\">CR_UTX_FRM_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::utx_config::CR_UTX_FRM_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/utx_config/struct.CR_UTX_CTS_EN_R.html\" title=\"struct bl602_pac::uart::utx_config::CR_UTX_CTS_EN_R\">CR_UTX_CTS_EN_R</a>","synthetic":true,"types":["bl602_pac::uart::utx_config::CR_UTX_CTS_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/utx_config/struct.CR_UTX_CTS_EN_W.html\" title=\"struct bl602_pac::uart::utx_config::CR_UTX_CTS_EN_W\">CR_UTX_CTS_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::utx_config::CR_UTX_CTS_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/utx_config/struct.CR_UTX_EN_R.html\" title=\"struct bl602_pac::uart::utx_config::CR_UTX_EN_R\">CR_UTX_EN_R</a>","synthetic":true,"types":["bl602_pac::uart::utx_config::CR_UTX_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/utx_config/struct.CR_UTX_EN_W.html\" title=\"struct bl602_pac::uart::utx_config::CR_UTX_EN_W\">CR_UTX_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::utx_config::CR_UTX_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/utx_config/struct.UTX_CONFIG_SPEC.html\" title=\"struct bl602_pac::uart::utx_config::UTX_CONFIG_SPEC\">UTX_CONFIG_SPEC</a>","synthetic":true,"types":["bl602_pac::uart::utx_config::UTX_CONFIG_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/urx_config/struct.R.html\" title=\"struct bl602_pac::uart::urx_config::R\">R</a>","synthetic":true,"types":["bl602_pac::uart::urx_config::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/urx_config/struct.W.html\" title=\"struct bl602_pac::uart::urx_config::W\">W</a>","synthetic":true,"types":["bl602_pac::uart::urx_config::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/urx_config/struct.CR_URX_LEN_R.html\" title=\"struct bl602_pac::uart::urx_config::CR_URX_LEN_R\">CR_URX_LEN_R</a>","synthetic":true,"types":["bl602_pac::uart::urx_config::CR_URX_LEN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/urx_config/struct.CR_URX_LEN_W.html\" title=\"struct bl602_pac::uart::urx_config::CR_URX_LEN_W\">CR_URX_LEN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::urx_config::CR_URX_LEN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/urx_config/struct.CR_URX_DEG_CNT_R.html\" title=\"struct bl602_pac::uart::urx_config::CR_URX_DEG_CNT_R\">CR_URX_DEG_CNT_R</a>","synthetic":true,"types":["bl602_pac::uart::urx_config::CR_URX_DEG_CNT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/urx_config/struct.CR_URX_DEG_CNT_W.html\" title=\"struct bl602_pac::uart::urx_config::CR_URX_DEG_CNT_W\">CR_URX_DEG_CNT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::urx_config::CR_URX_DEG_CNT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/urx_config/struct.CR_URX_DEG_EN_R.html\" title=\"struct bl602_pac::uart::urx_config::CR_URX_DEG_EN_R\">CR_URX_DEG_EN_R</a>","synthetic":true,"types":["bl602_pac::uart::urx_config::CR_URX_DEG_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/urx_config/struct.CR_URX_DEG_EN_W.html\" title=\"struct bl602_pac::uart::urx_config::CR_URX_DEG_EN_W\">CR_URX_DEG_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::urx_config::CR_URX_DEG_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/urx_config/struct.CR_URX_BIT_CNT_D_R.html\" title=\"struct bl602_pac::uart::urx_config::CR_URX_BIT_CNT_D_R\">CR_URX_BIT_CNT_D_R</a>","synthetic":true,"types":["bl602_pac::uart::urx_config::CR_URX_BIT_CNT_D_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/urx_config/struct.CR_URX_BIT_CNT_D_W.html\" title=\"struct bl602_pac::uart::urx_config::CR_URX_BIT_CNT_D_W\">CR_URX_BIT_CNT_D_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::urx_config::CR_URX_BIT_CNT_D_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/urx_config/struct.CR_URX_IR_INV_R.html\" title=\"struct bl602_pac::uart::urx_config::CR_URX_IR_INV_R\">CR_URX_IR_INV_R</a>","synthetic":true,"types":["bl602_pac::uart::urx_config::CR_URX_IR_INV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/urx_config/struct.CR_URX_IR_INV_W.html\" title=\"struct bl602_pac::uart::urx_config::CR_URX_IR_INV_W\">CR_URX_IR_INV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::urx_config::CR_URX_IR_INV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/urx_config/struct.CR_URX_IR_EN_R.html\" title=\"struct bl602_pac::uart::urx_config::CR_URX_IR_EN_R\">CR_URX_IR_EN_R</a>","synthetic":true,"types":["bl602_pac::uart::urx_config::CR_URX_IR_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/urx_config/struct.CR_URX_IR_EN_W.html\" title=\"struct bl602_pac::uart::urx_config::CR_URX_IR_EN_W\">CR_URX_IR_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::urx_config::CR_URX_IR_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/urx_config/struct.CR_URX_PRT_SEL_R.html\" title=\"struct bl602_pac::uart::urx_config::CR_URX_PRT_SEL_R\">CR_URX_PRT_SEL_R</a>","synthetic":true,"types":["bl602_pac::uart::urx_config::CR_URX_PRT_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/urx_config/struct.CR_URX_PRT_SEL_W.html\" title=\"struct bl602_pac::uart::urx_config::CR_URX_PRT_SEL_W\">CR_URX_PRT_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::urx_config::CR_URX_PRT_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/urx_config/struct.CR_URX_PRT_EN_R.html\" title=\"struct bl602_pac::uart::urx_config::CR_URX_PRT_EN_R\">CR_URX_PRT_EN_R</a>","synthetic":true,"types":["bl602_pac::uart::urx_config::CR_URX_PRT_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/urx_config/struct.CR_URX_PRT_EN_W.html\" title=\"struct bl602_pac::uart::urx_config::CR_URX_PRT_EN_W\">CR_URX_PRT_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::urx_config::CR_URX_PRT_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/urx_config/struct.CR_URX_ABR_EN_R.html\" title=\"struct bl602_pac::uart::urx_config::CR_URX_ABR_EN_R\">CR_URX_ABR_EN_R</a>","synthetic":true,"types":["bl602_pac::uart::urx_config::CR_URX_ABR_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/urx_config/struct.CR_URX_ABR_EN_W.html\" title=\"struct bl602_pac::uart::urx_config::CR_URX_ABR_EN_W\">CR_URX_ABR_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::urx_config::CR_URX_ABR_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/urx_config/struct.CR_URX_RTS_SW_VAL_R.html\" title=\"struct bl602_pac::uart::urx_config::CR_URX_RTS_SW_VAL_R\">CR_URX_RTS_SW_VAL_R</a>","synthetic":true,"types":["bl602_pac::uart::urx_config::CR_URX_RTS_SW_VAL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/urx_config/struct.CR_URX_RTS_SW_VAL_W.html\" title=\"struct bl602_pac::uart::urx_config::CR_URX_RTS_SW_VAL_W\">CR_URX_RTS_SW_VAL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::urx_config::CR_URX_RTS_SW_VAL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/urx_config/struct.CR_URX_RTS_SW_MODE_R.html\" title=\"struct bl602_pac::uart::urx_config::CR_URX_RTS_SW_MODE_R\">CR_URX_RTS_SW_MODE_R</a>","synthetic":true,"types":["bl602_pac::uart::urx_config::CR_URX_RTS_SW_MODE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/urx_config/struct.CR_URX_RTS_SW_MODE_W.html\" title=\"struct bl602_pac::uart::urx_config::CR_URX_RTS_SW_MODE_W\">CR_URX_RTS_SW_MODE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::urx_config::CR_URX_RTS_SW_MODE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/urx_config/struct.CR_URX_EN_R.html\" title=\"struct bl602_pac::uart::urx_config::CR_URX_EN_R\">CR_URX_EN_R</a>","synthetic":true,"types":["bl602_pac::uart::urx_config::CR_URX_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/urx_config/struct.CR_URX_EN_W.html\" title=\"struct bl602_pac::uart::urx_config::CR_URX_EN_W\">CR_URX_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::urx_config::CR_URX_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/urx_config/struct.URX_CONFIG_SPEC.html\" title=\"struct bl602_pac::uart::urx_config::URX_CONFIG_SPEC\">URX_CONFIG_SPEC</a>","synthetic":true,"types":["bl602_pac::uart::urx_config::URX_CONFIG_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_bit_prd/struct.R.html\" title=\"struct bl602_pac::uart::uart_bit_prd::R\">R</a>","synthetic":true,"types":["bl602_pac::uart::uart_bit_prd::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_bit_prd/struct.W.html\" title=\"struct bl602_pac::uart::uart_bit_prd::W\">W</a>","synthetic":true,"types":["bl602_pac::uart::uart_bit_prd::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_bit_prd/struct.CR_URX_BIT_PRD_R.html\" title=\"struct bl602_pac::uart::uart_bit_prd::CR_URX_BIT_PRD_R\">CR_URX_BIT_PRD_R</a>","synthetic":true,"types":["bl602_pac::uart::uart_bit_prd::CR_URX_BIT_PRD_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_bit_prd/struct.CR_URX_BIT_PRD_W.html\" title=\"struct bl602_pac::uart::uart_bit_prd::CR_URX_BIT_PRD_W\">CR_URX_BIT_PRD_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::uart_bit_prd::CR_URX_BIT_PRD_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_bit_prd/struct.CR_UTX_BIT_PRD_R.html\" title=\"struct bl602_pac::uart::uart_bit_prd::CR_UTX_BIT_PRD_R\">CR_UTX_BIT_PRD_R</a>","synthetic":true,"types":["bl602_pac::uart::uart_bit_prd::CR_UTX_BIT_PRD_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_bit_prd/struct.CR_UTX_BIT_PRD_W.html\" title=\"struct bl602_pac::uart::uart_bit_prd::CR_UTX_BIT_PRD_W\">CR_UTX_BIT_PRD_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::uart_bit_prd::CR_UTX_BIT_PRD_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_bit_prd/struct.UART_BIT_PRD_SPEC.html\" title=\"struct bl602_pac::uart::uart_bit_prd::UART_BIT_PRD_SPEC\">UART_BIT_PRD_SPEC</a>","synthetic":true,"types":["bl602_pac::uart::uart_bit_prd::UART_BIT_PRD_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/data_config/struct.R.html\" title=\"struct bl602_pac::uart::data_config::R\">R</a>","synthetic":true,"types":["bl602_pac::uart::data_config::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/data_config/struct.W.html\" title=\"struct bl602_pac::uart::data_config::W\">W</a>","synthetic":true,"types":["bl602_pac::uart::data_config::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/data_config/struct.CR_UART_BIT_INV_R.html\" title=\"struct bl602_pac::uart::data_config::CR_UART_BIT_INV_R\">CR_UART_BIT_INV_R</a>","synthetic":true,"types":["bl602_pac::uart::data_config::CR_UART_BIT_INV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/data_config/struct.CR_UART_BIT_INV_W.html\" title=\"struct bl602_pac::uart::data_config::CR_UART_BIT_INV_W\">CR_UART_BIT_INV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::data_config::CR_UART_BIT_INV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/data_config/struct.DATA_CONFIG_SPEC.html\" title=\"struct bl602_pac::uart::data_config::DATA_CONFIG_SPEC\">DATA_CONFIG_SPEC</a>","synthetic":true,"types":["bl602_pac::uart::data_config::DATA_CONFIG_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/utx_ir_position/struct.R.html\" title=\"struct bl602_pac::uart::utx_ir_position::R\">R</a>","synthetic":true,"types":["bl602_pac::uart::utx_ir_position::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/utx_ir_position/struct.W.html\" title=\"struct bl602_pac::uart::utx_ir_position::W\">W</a>","synthetic":true,"types":["bl602_pac::uart::utx_ir_position::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/utx_ir_position/struct.CR_UTX_IR_POS_P_R.html\" title=\"struct bl602_pac::uart::utx_ir_position::CR_UTX_IR_POS_P_R\">CR_UTX_IR_POS_P_R</a>","synthetic":true,"types":["bl602_pac::uart::utx_ir_position::CR_UTX_IR_POS_P_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/utx_ir_position/struct.CR_UTX_IR_POS_P_W.html\" title=\"struct bl602_pac::uart::utx_ir_position::CR_UTX_IR_POS_P_W\">CR_UTX_IR_POS_P_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::utx_ir_position::CR_UTX_IR_POS_P_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/utx_ir_position/struct.CR_UTX_IR_POS_S_R.html\" title=\"struct bl602_pac::uart::utx_ir_position::CR_UTX_IR_POS_S_R\">CR_UTX_IR_POS_S_R</a>","synthetic":true,"types":["bl602_pac::uart::utx_ir_position::CR_UTX_IR_POS_S_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/utx_ir_position/struct.CR_UTX_IR_POS_S_W.html\" title=\"struct bl602_pac::uart::utx_ir_position::CR_UTX_IR_POS_S_W\">CR_UTX_IR_POS_S_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::utx_ir_position::CR_UTX_IR_POS_S_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/utx_ir_position/struct.UTX_IR_POSITION_SPEC.html\" title=\"struct bl602_pac::uart::utx_ir_position::UTX_IR_POSITION_SPEC\">UTX_IR_POSITION_SPEC</a>","synthetic":true,"types":["bl602_pac::uart::utx_ir_position::UTX_IR_POSITION_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/urx_ir_position/struct.R.html\" title=\"struct bl602_pac::uart::urx_ir_position::R\">R</a>","synthetic":true,"types":["bl602_pac::uart::urx_ir_position::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/urx_ir_position/struct.W.html\" title=\"struct bl602_pac::uart::urx_ir_position::W\">W</a>","synthetic":true,"types":["bl602_pac::uart::urx_ir_position::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/urx_ir_position/struct.CR_URX_IR_POS_S_R.html\" title=\"struct bl602_pac::uart::urx_ir_position::CR_URX_IR_POS_S_R\">CR_URX_IR_POS_S_R</a>","synthetic":true,"types":["bl602_pac::uart::urx_ir_position::CR_URX_IR_POS_S_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/urx_ir_position/struct.CR_URX_IR_POS_S_W.html\" title=\"struct bl602_pac::uart::urx_ir_position::CR_URX_IR_POS_S_W\">CR_URX_IR_POS_S_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::urx_ir_position::CR_URX_IR_POS_S_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/urx_ir_position/struct.URX_IR_POSITION_SPEC.html\" title=\"struct bl602_pac::uart::urx_ir_position::URX_IR_POSITION_SPEC\">URX_IR_POSITION_SPEC</a>","synthetic":true,"types":["bl602_pac::uart::urx_ir_position::URX_IR_POSITION_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/urx_rto_timer/struct.R.html\" title=\"struct bl602_pac::uart::urx_rto_timer::R\">R</a>","synthetic":true,"types":["bl602_pac::uart::urx_rto_timer::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/urx_rto_timer/struct.W.html\" title=\"struct bl602_pac::uart::urx_rto_timer::W\">W</a>","synthetic":true,"types":["bl602_pac::uart::urx_rto_timer::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/urx_rto_timer/struct.CR_URX_RTO_VALUE_R.html\" title=\"struct bl602_pac::uart::urx_rto_timer::CR_URX_RTO_VALUE_R\">CR_URX_RTO_VALUE_R</a>","synthetic":true,"types":["bl602_pac::uart::urx_rto_timer::CR_URX_RTO_VALUE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/urx_rto_timer/struct.CR_URX_RTO_VALUE_W.html\" title=\"struct bl602_pac::uart::urx_rto_timer::CR_URX_RTO_VALUE_W\">CR_URX_RTO_VALUE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::urx_rto_timer::CR_URX_RTO_VALUE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/urx_rto_timer/struct.URX_RTO_TIMER_SPEC.html\" title=\"struct bl602_pac::uart::urx_rto_timer::URX_RTO_TIMER_SPEC\">URX_RTO_TIMER_SPEC</a>","synthetic":true,"types":["bl602_pac::uart::urx_rto_timer::URX_RTO_TIMER_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_sts/struct.R.html\" title=\"struct bl602_pac::uart::uart_int_sts::R\">R</a>","synthetic":true,"types":["bl602_pac::uart::uart_int_sts::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_sts/struct.W.html\" title=\"struct bl602_pac::uart::uart_int_sts::W\">W</a>","synthetic":true,"types":["bl602_pac::uart::uart_int_sts::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_sts/struct.URX_FER_INT_R.html\" title=\"struct bl602_pac::uart::uart_int_sts::URX_FER_INT_R\">URX_FER_INT_R</a>","synthetic":true,"types":["bl602_pac::uart::uart_int_sts::URX_FER_INT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_sts/struct.URX_FER_INT_W.html\" title=\"struct bl602_pac::uart::uart_int_sts::URX_FER_INT_W\">URX_FER_INT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::uart_int_sts::URX_FER_INT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_sts/struct.UTX_FER_INT_R.html\" title=\"struct bl602_pac::uart::uart_int_sts::UTX_FER_INT_R\">UTX_FER_INT_R</a>","synthetic":true,"types":["bl602_pac::uart::uart_int_sts::UTX_FER_INT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_sts/struct.UTX_FER_INT_W.html\" title=\"struct bl602_pac::uart::uart_int_sts::UTX_FER_INT_W\">UTX_FER_INT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::uart_int_sts::UTX_FER_INT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_sts/struct.URX_PCE_INT_R.html\" title=\"struct bl602_pac::uart::uart_int_sts::URX_PCE_INT_R\">URX_PCE_INT_R</a>","synthetic":true,"types":["bl602_pac::uart::uart_int_sts::URX_PCE_INT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_sts/struct.URX_PCE_INT_W.html\" title=\"struct bl602_pac::uart::uart_int_sts::URX_PCE_INT_W\">URX_PCE_INT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::uart_int_sts::URX_PCE_INT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_sts/struct.URX_RTO_INT_R.html\" title=\"struct bl602_pac::uart::uart_int_sts::URX_RTO_INT_R\">URX_RTO_INT_R</a>","synthetic":true,"types":["bl602_pac::uart::uart_int_sts::URX_RTO_INT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_sts/struct.URX_RTO_INT_W.html\" title=\"struct bl602_pac::uart::uart_int_sts::URX_RTO_INT_W\">URX_RTO_INT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::uart_int_sts::URX_RTO_INT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_sts/struct.URX_FIFO_INT_R.html\" title=\"struct bl602_pac::uart::uart_int_sts::URX_FIFO_INT_R\">URX_FIFO_INT_R</a>","synthetic":true,"types":["bl602_pac::uart::uart_int_sts::URX_FIFO_INT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_sts/struct.URX_FIFO_INT_W.html\" title=\"struct bl602_pac::uart::uart_int_sts::URX_FIFO_INT_W\">URX_FIFO_INT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::uart_int_sts::URX_FIFO_INT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_sts/struct.UTX_FIFO_INT_R.html\" title=\"struct bl602_pac::uart::uart_int_sts::UTX_FIFO_INT_R\">UTX_FIFO_INT_R</a>","synthetic":true,"types":["bl602_pac::uart::uart_int_sts::UTX_FIFO_INT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_sts/struct.UTX_FIFO_INT_W.html\" title=\"struct bl602_pac::uart::uart_int_sts::UTX_FIFO_INT_W\">UTX_FIFO_INT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::uart_int_sts::UTX_FIFO_INT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_sts/struct.URX_END_INT_R.html\" title=\"struct bl602_pac::uart::uart_int_sts::URX_END_INT_R\">URX_END_INT_R</a>","synthetic":true,"types":["bl602_pac::uart::uart_int_sts::URX_END_INT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_sts/struct.URX_END_INT_W.html\" title=\"struct bl602_pac::uart::uart_int_sts::URX_END_INT_W\">URX_END_INT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::uart_int_sts::URX_END_INT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_sts/struct.UTX_END_INT_R.html\" title=\"struct bl602_pac::uart::uart_int_sts::UTX_END_INT_R\">UTX_END_INT_R</a>","synthetic":true,"types":["bl602_pac::uart::uart_int_sts::UTX_END_INT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_sts/struct.UTX_END_INT_W.html\" title=\"struct bl602_pac::uart::uart_int_sts::UTX_END_INT_W\">UTX_END_INT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::uart_int_sts::UTX_END_INT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_sts/struct.UART_INT_STS_SPEC.html\" title=\"struct bl602_pac::uart::uart_int_sts::UART_INT_STS_SPEC\">UART_INT_STS_SPEC</a>","synthetic":true,"types":["bl602_pac::uart::uart_int_sts::UART_INT_STS_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_mask/struct.R.html\" title=\"struct bl602_pac::uart::uart_int_mask::R\">R</a>","synthetic":true,"types":["bl602_pac::uart::uart_int_mask::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_mask/struct.W.html\" title=\"struct bl602_pac::uart::uart_int_mask::W\">W</a>","synthetic":true,"types":["bl602_pac::uart::uart_int_mask::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_mask/struct.CR_URX_FER_MASK_R.html\" title=\"struct bl602_pac::uart::uart_int_mask::CR_URX_FER_MASK_R\">CR_URX_FER_MASK_R</a>","synthetic":true,"types":["bl602_pac::uart::uart_int_mask::CR_URX_FER_MASK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_mask/struct.CR_URX_FER_MASK_W.html\" title=\"struct bl602_pac::uart::uart_int_mask::CR_URX_FER_MASK_W\">CR_URX_FER_MASK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::uart_int_mask::CR_URX_FER_MASK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_mask/struct.CR_UTX_FER_MASK_R.html\" title=\"struct bl602_pac::uart::uart_int_mask::CR_UTX_FER_MASK_R\">CR_UTX_FER_MASK_R</a>","synthetic":true,"types":["bl602_pac::uart::uart_int_mask::CR_UTX_FER_MASK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_mask/struct.CR_UTX_FER_MASK_W.html\" title=\"struct bl602_pac::uart::uart_int_mask::CR_UTX_FER_MASK_W\">CR_UTX_FER_MASK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::uart_int_mask::CR_UTX_FER_MASK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_mask/struct.CR_URX_PCE_MASK_R.html\" title=\"struct bl602_pac::uart::uart_int_mask::CR_URX_PCE_MASK_R\">CR_URX_PCE_MASK_R</a>","synthetic":true,"types":["bl602_pac::uart::uart_int_mask::CR_URX_PCE_MASK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_mask/struct.CR_URX_PCE_MASK_W.html\" title=\"struct bl602_pac::uart::uart_int_mask::CR_URX_PCE_MASK_W\">CR_URX_PCE_MASK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::uart_int_mask::CR_URX_PCE_MASK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_mask/struct.CR_URX_RTO_MASK_R.html\" title=\"struct bl602_pac::uart::uart_int_mask::CR_URX_RTO_MASK_R\">CR_URX_RTO_MASK_R</a>","synthetic":true,"types":["bl602_pac::uart::uart_int_mask::CR_URX_RTO_MASK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_mask/struct.CR_URX_RTO_MASK_W.html\" title=\"struct bl602_pac::uart::uart_int_mask::CR_URX_RTO_MASK_W\">CR_URX_RTO_MASK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::uart_int_mask::CR_URX_RTO_MASK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_mask/struct.CR_URX_FIFO_MASK_R.html\" title=\"struct bl602_pac::uart::uart_int_mask::CR_URX_FIFO_MASK_R\">CR_URX_FIFO_MASK_R</a>","synthetic":true,"types":["bl602_pac::uart::uart_int_mask::CR_URX_FIFO_MASK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_mask/struct.CR_URX_FIFO_MASK_W.html\" title=\"struct bl602_pac::uart::uart_int_mask::CR_URX_FIFO_MASK_W\">CR_URX_FIFO_MASK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::uart_int_mask::CR_URX_FIFO_MASK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_mask/struct.CR_UTX_FIFO_MASK_R.html\" title=\"struct bl602_pac::uart::uart_int_mask::CR_UTX_FIFO_MASK_R\">CR_UTX_FIFO_MASK_R</a>","synthetic":true,"types":["bl602_pac::uart::uart_int_mask::CR_UTX_FIFO_MASK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_mask/struct.CR_UTX_FIFO_MASK_W.html\" title=\"struct bl602_pac::uart::uart_int_mask::CR_UTX_FIFO_MASK_W\">CR_UTX_FIFO_MASK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::uart_int_mask::CR_UTX_FIFO_MASK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_mask/struct.CR_URX_END_MASK_R.html\" title=\"struct bl602_pac::uart::uart_int_mask::CR_URX_END_MASK_R\">CR_URX_END_MASK_R</a>","synthetic":true,"types":["bl602_pac::uart::uart_int_mask::CR_URX_END_MASK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_mask/struct.CR_URX_END_MASK_W.html\" title=\"struct bl602_pac::uart::uart_int_mask::CR_URX_END_MASK_W\">CR_URX_END_MASK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::uart_int_mask::CR_URX_END_MASK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_mask/struct.CR_UTX_END_MASK_R.html\" title=\"struct bl602_pac::uart::uart_int_mask::CR_UTX_END_MASK_R\">CR_UTX_END_MASK_R</a>","synthetic":true,"types":["bl602_pac::uart::uart_int_mask::CR_UTX_END_MASK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_mask/struct.CR_UTX_END_MASK_W.html\" title=\"struct bl602_pac::uart::uart_int_mask::CR_UTX_END_MASK_W\">CR_UTX_END_MASK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::uart_int_mask::CR_UTX_END_MASK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_mask/struct.UART_INT_MASK_SPEC.html\" title=\"struct bl602_pac::uart::uart_int_mask::UART_INT_MASK_SPEC\">UART_INT_MASK_SPEC</a>","synthetic":true,"types":["bl602_pac::uart::uart_int_mask::UART_INT_MASK_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_clear/struct.R.html\" title=\"struct bl602_pac::uart::uart_int_clear::R\">R</a>","synthetic":true,"types":["bl602_pac::uart::uart_int_clear::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_clear/struct.W.html\" title=\"struct bl602_pac::uart::uart_int_clear::W\">W</a>","synthetic":true,"types":["bl602_pac::uart::uart_int_clear::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_clear/struct.RSVD_7_R.html\" title=\"struct bl602_pac::uart::uart_int_clear::RSVD_7_R\">RSVD_7_R</a>","synthetic":true,"types":["bl602_pac::uart::uart_int_clear::RSVD_7_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_clear/struct.RSVD_7_W.html\" title=\"struct bl602_pac::uart::uart_int_clear::RSVD_7_W\">RSVD_7_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::uart_int_clear::RSVD_7_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_clear/struct.RSVD_6_R.html\" title=\"struct bl602_pac::uart::uart_int_clear::RSVD_6_R\">RSVD_6_R</a>","synthetic":true,"types":["bl602_pac::uart::uart_int_clear::RSVD_6_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_clear/struct.RSVD_6_W.html\" title=\"struct bl602_pac::uart::uart_int_clear::RSVD_6_W\">RSVD_6_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::uart_int_clear::RSVD_6_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_clear/struct.CR_URX_PCE_CLR_R.html\" title=\"struct bl602_pac::uart::uart_int_clear::CR_URX_PCE_CLR_R\">CR_URX_PCE_CLR_R</a>","synthetic":true,"types":["bl602_pac::uart::uart_int_clear::CR_URX_PCE_CLR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_clear/struct.CR_URX_PCE_CLR_W.html\" title=\"struct bl602_pac::uart::uart_int_clear::CR_URX_PCE_CLR_W\">CR_URX_PCE_CLR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::uart_int_clear::CR_URX_PCE_CLR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_clear/struct.CR_URX_RTO_CLR_R.html\" title=\"struct bl602_pac::uart::uart_int_clear::CR_URX_RTO_CLR_R\">CR_URX_RTO_CLR_R</a>","synthetic":true,"types":["bl602_pac::uart::uart_int_clear::CR_URX_RTO_CLR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_clear/struct.CR_URX_RTO_CLR_W.html\" title=\"struct bl602_pac::uart::uart_int_clear::CR_URX_RTO_CLR_W\">CR_URX_RTO_CLR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::uart_int_clear::CR_URX_RTO_CLR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_clear/struct.RSVD_3_R.html\" title=\"struct bl602_pac::uart::uart_int_clear::RSVD_3_R\">RSVD_3_R</a>","synthetic":true,"types":["bl602_pac::uart::uart_int_clear::RSVD_3_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_clear/struct.RSVD_3_W.html\" title=\"struct bl602_pac::uart::uart_int_clear::RSVD_3_W\">RSVD_3_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::uart_int_clear::RSVD_3_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_clear/struct.RSVD_2_R.html\" title=\"struct bl602_pac::uart::uart_int_clear::RSVD_2_R\">RSVD_2_R</a>","synthetic":true,"types":["bl602_pac::uart::uart_int_clear::RSVD_2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_clear/struct.RSVD_2_W.html\" title=\"struct bl602_pac::uart::uart_int_clear::RSVD_2_W\">RSVD_2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::uart_int_clear::RSVD_2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_clear/struct.CR_URX_END_CLR_R.html\" title=\"struct bl602_pac::uart::uart_int_clear::CR_URX_END_CLR_R\">CR_URX_END_CLR_R</a>","synthetic":true,"types":["bl602_pac::uart::uart_int_clear::CR_URX_END_CLR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_clear/struct.CR_URX_END_CLR_W.html\" title=\"struct bl602_pac::uart::uart_int_clear::CR_URX_END_CLR_W\">CR_URX_END_CLR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::uart_int_clear::CR_URX_END_CLR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_clear/struct.CR_UTX_END_CLR_R.html\" title=\"struct bl602_pac::uart::uart_int_clear::CR_UTX_END_CLR_R\">CR_UTX_END_CLR_R</a>","synthetic":true,"types":["bl602_pac::uart::uart_int_clear::CR_UTX_END_CLR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_clear/struct.CR_UTX_END_CLR_W.html\" title=\"struct bl602_pac::uart::uart_int_clear::CR_UTX_END_CLR_W\">CR_UTX_END_CLR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::uart_int_clear::CR_UTX_END_CLR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_clear/struct.UART_INT_CLEAR_SPEC.html\" title=\"struct bl602_pac::uart::uart_int_clear::UART_INT_CLEAR_SPEC\">UART_INT_CLEAR_SPEC</a>","synthetic":true,"types":["bl602_pac::uart::uart_int_clear::UART_INT_CLEAR_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_en/struct.R.html\" title=\"struct bl602_pac::uart::uart_int_en::R\">R</a>","synthetic":true,"types":["bl602_pac::uart::uart_int_en::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_en/struct.W.html\" title=\"struct bl602_pac::uart::uart_int_en::W\">W</a>","synthetic":true,"types":["bl602_pac::uart::uart_int_en::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_en/struct.CR_URX_FER_EN_R.html\" title=\"struct bl602_pac::uart::uart_int_en::CR_URX_FER_EN_R\">CR_URX_FER_EN_R</a>","synthetic":true,"types":["bl602_pac::uart::uart_int_en::CR_URX_FER_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_en/struct.CR_URX_FER_EN_W.html\" title=\"struct bl602_pac::uart::uart_int_en::CR_URX_FER_EN_W\">CR_URX_FER_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::uart_int_en::CR_URX_FER_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_en/struct.CR_UTX_FER_EN_R.html\" title=\"struct bl602_pac::uart::uart_int_en::CR_UTX_FER_EN_R\">CR_UTX_FER_EN_R</a>","synthetic":true,"types":["bl602_pac::uart::uart_int_en::CR_UTX_FER_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_en/struct.CR_UTX_FER_EN_W.html\" title=\"struct bl602_pac::uart::uart_int_en::CR_UTX_FER_EN_W\">CR_UTX_FER_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::uart_int_en::CR_UTX_FER_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_en/struct.CR_URX_PCE_EN_R.html\" title=\"struct bl602_pac::uart::uart_int_en::CR_URX_PCE_EN_R\">CR_URX_PCE_EN_R</a>","synthetic":true,"types":["bl602_pac::uart::uart_int_en::CR_URX_PCE_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_en/struct.CR_URX_PCE_EN_W.html\" title=\"struct bl602_pac::uart::uart_int_en::CR_URX_PCE_EN_W\">CR_URX_PCE_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::uart_int_en::CR_URX_PCE_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_en/struct.CR_URX_RTO_EN_R.html\" title=\"struct bl602_pac::uart::uart_int_en::CR_URX_RTO_EN_R\">CR_URX_RTO_EN_R</a>","synthetic":true,"types":["bl602_pac::uart::uart_int_en::CR_URX_RTO_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_en/struct.CR_URX_RTO_EN_W.html\" title=\"struct bl602_pac::uart::uart_int_en::CR_URX_RTO_EN_W\">CR_URX_RTO_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::uart_int_en::CR_URX_RTO_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_en/struct.CR_URX_FIFO_EN_R.html\" title=\"struct bl602_pac::uart::uart_int_en::CR_URX_FIFO_EN_R\">CR_URX_FIFO_EN_R</a>","synthetic":true,"types":["bl602_pac::uart::uart_int_en::CR_URX_FIFO_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_en/struct.CR_URX_FIFO_EN_W.html\" title=\"struct bl602_pac::uart::uart_int_en::CR_URX_FIFO_EN_W\">CR_URX_FIFO_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::uart_int_en::CR_URX_FIFO_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_en/struct.CR_UTX_FIFO_EN_R.html\" title=\"struct bl602_pac::uart::uart_int_en::CR_UTX_FIFO_EN_R\">CR_UTX_FIFO_EN_R</a>","synthetic":true,"types":["bl602_pac::uart::uart_int_en::CR_UTX_FIFO_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_en/struct.CR_UTX_FIFO_EN_W.html\" title=\"struct bl602_pac::uart::uart_int_en::CR_UTX_FIFO_EN_W\">CR_UTX_FIFO_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::uart_int_en::CR_UTX_FIFO_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_en/struct.CR_URX_END_EN_R.html\" title=\"struct bl602_pac::uart::uart_int_en::CR_URX_END_EN_R\">CR_URX_END_EN_R</a>","synthetic":true,"types":["bl602_pac::uart::uart_int_en::CR_URX_END_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_en/struct.CR_URX_END_EN_W.html\" title=\"struct bl602_pac::uart::uart_int_en::CR_URX_END_EN_W\">CR_URX_END_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::uart_int_en::CR_URX_END_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_en/struct.CR_UTX_END_EN_R.html\" title=\"struct bl602_pac::uart::uart_int_en::CR_UTX_END_EN_R\">CR_UTX_END_EN_R</a>","synthetic":true,"types":["bl602_pac::uart::uart_int_en::CR_UTX_END_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_en/struct.CR_UTX_END_EN_W.html\" title=\"struct bl602_pac::uart::uart_int_en::CR_UTX_END_EN_W\">CR_UTX_END_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::uart_int_en::CR_UTX_END_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_int_en/struct.UART_INT_EN_SPEC.html\" title=\"struct bl602_pac::uart::uart_int_en::UART_INT_EN_SPEC\">UART_INT_EN_SPEC</a>","synthetic":true,"types":["bl602_pac::uart::uart_int_en::UART_INT_EN_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_status/struct.R.html\" title=\"struct bl602_pac::uart::uart_status::R\">R</a>","synthetic":true,"types":["bl602_pac::uart::uart_status::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_status/struct.W.html\" title=\"struct bl602_pac::uart::uart_status::W\">W</a>","synthetic":true,"types":["bl602_pac::uart::uart_status::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_status/struct.STS_URX_BUS_BUSY_R.html\" title=\"struct bl602_pac::uart::uart_status::STS_URX_BUS_BUSY_R\">STS_URX_BUS_BUSY_R</a>","synthetic":true,"types":["bl602_pac::uart::uart_status::STS_URX_BUS_BUSY_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_status/struct.STS_URX_BUS_BUSY_W.html\" title=\"struct bl602_pac::uart::uart_status::STS_URX_BUS_BUSY_W\">STS_URX_BUS_BUSY_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::uart_status::STS_URX_BUS_BUSY_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_status/struct.STS_UTX_BUS_BUSY_R.html\" title=\"struct bl602_pac::uart::uart_status::STS_UTX_BUS_BUSY_R\">STS_UTX_BUS_BUSY_R</a>","synthetic":true,"types":["bl602_pac::uart::uart_status::STS_UTX_BUS_BUSY_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_status/struct.STS_UTX_BUS_BUSY_W.html\" title=\"struct bl602_pac::uart::uart_status::STS_UTX_BUS_BUSY_W\">STS_UTX_BUS_BUSY_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::uart_status::STS_UTX_BUS_BUSY_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_status/struct.UART_STATUS_SPEC.html\" title=\"struct bl602_pac::uart::uart_status::UART_STATUS_SPEC\">UART_STATUS_SPEC</a>","synthetic":true,"types":["bl602_pac::uart::uart_status::UART_STATUS_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/sts_urx_abr_prd/struct.R.html\" title=\"struct bl602_pac::uart::sts_urx_abr_prd::R\">R</a>","synthetic":true,"types":["bl602_pac::uart::sts_urx_abr_prd::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/sts_urx_abr_prd/struct.W.html\" title=\"struct bl602_pac::uart::sts_urx_abr_prd::W\">W</a>","synthetic":true,"types":["bl602_pac::uart::sts_urx_abr_prd::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/sts_urx_abr_prd/struct.STS_URX_ABR_PRD_0X55_R.html\" title=\"struct bl602_pac::uart::sts_urx_abr_prd::STS_URX_ABR_PRD_0X55_R\">STS_URX_ABR_PRD_0X55_R</a>","synthetic":true,"types":["bl602_pac::uart::sts_urx_abr_prd::STS_URX_ABR_PRD_0X55_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/sts_urx_abr_prd/struct.STS_URX_ABR_PRD_0X55_W.html\" title=\"struct bl602_pac::uart::sts_urx_abr_prd::STS_URX_ABR_PRD_0X55_W\">STS_URX_ABR_PRD_0X55_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::sts_urx_abr_prd::STS_URX_ABR_PRD_0X55_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/sts_urx_abr_prd/struct.STS_URX_ABR_PRD_START_R.html\" title=\"struct bl602_pac::uart::sts_urx_abr_prd::STS_URX_ABR_PRD_START_R\">STS_URX_ABR_PRD_START_R</a>","synthetic":true,"types":["bl602_pac::uart::sts_urx_abr_prd::STS_URX_ABR_PRD_START_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/sts_urx_abr_prd/struct.STS_URX_ABR_PRD_START_W.html\" title=\"struct bl602_pac::uart::sts_urx_abr_prd::STS_URX_ABR_PRD_START_W\">STS_URX_ABR_PRD_START_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::sts_urx_abr_prd::STS_URX_ABR_PRD_START_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/sts_urx_abr_prd/struct.STS_URX_ABR_PRD_SPEC.html\" title=\"struct bl602_pac::uart::sts_urx_abr_prd::STS_URX_ABR_PRD_SPEC\">STS_URX_ABR_PRD_SPEC</a>","synthetic":true,"types":["bl602_pac::uart::sts_urx_abr_prd::STS_URX_ABR_PRD_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_fifo_config_0/struct.R.html\" title=\"struct bl602_pac::uart::uart_fifo_config_0::R\">R</a>","synthetic":true,"types":["bl602_pac::uart::uart_fifo_config_0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_fifo_config_0/struct.W.html\" title=\"struct bl602_pac::uart::uart_fifo_config_0::W\">W</a>","synthetic":true,"types":["bl602_pac::uart::uart_fifo_config_0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_fifo_config_0/struct.RX_FIFO_UNDERFLOW_R.html\" title=\"struct bl602_pac::uart::uart_fifo_config_0::RX_FIFO_UNDERFLOW_R\">RX_FIFO_UNDERFLOW_R</a>","synthetic":true,"types":["bl602_pac::uart::uart_fifo_config_0::RX_FIFO_UNDERFLOW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_fifo_config_0/struct.RX_FIFO_UNDERFLOW_W.html\" title=\"struct bl602_pac::uart::uart_fifo_config_0::RX_FIFO_UNDERFLOW_W\">RX_FIFO_UNDERFLOW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::uart_fifo_config_0::RX_FIFO_UNDERFLOW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_fifo_config_0/struct.RX_FIFO_OVERFLOW_R.html\" title=\"struct bl602_pac::uart::uart_fifo_config_0::RX_FIFO_OVERFLOW_R\">RX_FIFO_OVERFLOW_R</a>","synthetic":true,"types":["bl602_pac::uart::uart_fifo_config_0::RX_FIFO_OVERFLOW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_fifo_config_0/struct.RX_FIFO_OVERFLOW_W.html\" title=\"struct bl602_pac::uart::uart_fifo_config_0::RX_FIFO_OVERFLOW_W\">RX_FIFO_OVERFLOW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::uart_fifo_config_0::RX_FIFO_OVERFLOW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_fifo_config_0/struct.TX_FIFO_UNDERFLOW_R.html\" title=\"struct bl602_pac::uart::uart_fifo_config_0::TX_FIFO_UNDERFLOW_R\">TX_FIFO_UNDERFLOW_R</a>","synthetic":true,"types":["bl602_pac::uart::uart_fifo_config_0::TX_FIFO_UNDERFLOW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_fifo_config_0/struct.TX_FIFO_UNDERFLOW_W.html\" title=\"struct bl602_pac::uart::uart_fifo_config_0::TX_FIFO_UNDERFLOW_W\">TX_FIFO_UNDERFLOW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::uart_fifo_config_0::TX_FIFO_UNDERFLOW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_fifo_config_0/struct.TX_FIFO_OVERFLOW_R.html\" title=\"struct bl602_pac::uart::uart_fifo_config_0::TX_FIFO_OVERFLOW_R\">TX_FIFO_OVERFLOW_R</a>","synthetic":true,"types":["bl602_pac::uart::uart_fifo_config_0::TX_FIFO_OVERFLOW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_fifo_config_0/struct.TX_FIFO_OVERFLOW_W.html\" title=\"struct bl602_pac::uart::uart_fifo_config_0::TX_FIFO_OVERFLOW_W\">TX_FIFO_OVERFLOW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::uart_fifo_config_0::TX_FIFO_OVERFLOW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_fifo_config_0/struct.RX_FIFO_CLR_R.html\" title=\"struct bl602_pac::uart::uart_fifo_config_0::RX_FIFO_CLR_R\">RX_FIFO_CLR_R</a>","synthetic":true,"types":["bl602_pac::uart::uart_fifo_config_0::RX_FIFO_CLR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_fifo_config_0/struct.RX_FIFO_CLR_W.html\" title=\"struct bl602_pac::uart::uart_fifo_config_0::RX_FIFO_CLR_W\">RX_FIFO_CLR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::uart_fifo_config_0::RX_FIFO_CLR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_fifo_config_0/struct.TX_FIFO_CLR_R.html\" title=\"struct bl602_pac::uart::uart_fifo_config_0::TX_FIFO_CLR_R\">TX_FIFO_CLR_R</a>","synthetic":true,"types":["bl602_pac::uart::uart_fifo_config_0::TX_FIFO_CLR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_fifo_config_0/struct.TX_FIFO_CLR_W.html\" title=\"struct bl602_pac::uart::uart_fifo_config_0::TX_FIFO_CLR_W\">TX_FIFO_CLR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::uart_fifo_config_0::TX_FIFO_CLR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_fifo_config_0/struct.UART_DMA_RX_EN_R.html\" title=\"struct bl602_pac::uart::uart_fifo_config_0::UART_DMA_RX_EN_R\">UART_DMA_RX_EN_R</a>","synthetic":true,"types":["bl602_pac::uart::uart_fifo_config_0::UART_DMA_RX_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_fifo_config_0/struct.UART_DMA_RX_EN_W.html\" title=\"struct bl602_pac::uart::uart_fifo_config_0::UART_DMA_RX_EN_W\">UART_DMA_RX_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::uart_fifo_config_0::UART_DMA_RX_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_fifo_config_0/struct.UART_DMA_TX_EN_R.html\" title=\"struct bl602_pac::uart::uart_fifo_config_0::UART_DMA_TX_EN_R\">UART_DMA_TX_EN_R</a>","synthetic":true,"types":["bl602_pac::uart::uart_fifo_config_0::UART_DMA_TX_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_fifo_config_0/struct.UART_DMA_TX_EN_W.html\" title=\"struct bl602_pac::uart::uart_fifo_config_0::UART_DMA_TX_EN_W\">UART_DMA_TX_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::uart_fifo_config_0::UART_DMA_TX_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_fifo_config_0/struct.UART_FIFO_CONFIG_0_SPEC.html\" title=\"struct bl602_pac::uart::uart_fifo_config_0::UART_FIFO_CONFIG_0_SPEC\">UART_FIFO_CONFIG_0_SPEC</a>","synthetic":true,"types":["bl602_pac::uart::uart_fifo_config_0::UART_FIFO_CONFIG_0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_fifo_config_1/struct.R.html\" title=\"struct bl602_pac::uart::uart_fifo_config_1::R\">R</a>","synthetic":true,"types":["bl602_pac::uart::uart_fifo_config_1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_fifo_config_1/struct.W.html\" title=\"struct bl602_pac::uart::uart_fifo_config_1::W\">W</a>","synthetic":true,"types":["bl602_pac::uart::uart_fifo_config_1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_fifo_config_1/struct.RX_FIFO_TH_R.html\" title=\"struct bl602_pac::uart::uart_fifo_config_1::RX_FIFO_TH_R\">RX_FIFO_TH_R</a>","synthetic":true,"types":["bl602_pac::uart::uart_fifo_config_1::RX_FIFO_TH_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_fifo_config_1/struct.RX_FIFO_TH_W.html\" title=\"struct bl602_pac::uart::uart_fifo_config_1::RX_FIFO_TH_W\">RX_FIFO_TH_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::uart_fifo_config_1::RX_FIFO_TH_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_fifo_config_1/struct.TX_FIFO_TH_R.html\" title=\"struct bl602_pac::uart::uart_fifo_config_1::TX_FIFO_TH_R\">TX_FIFO_TH_R</a>","synthetic":true,"types":["bl602_pac::uart::uart_fifo_config_1::TX_FIFO_TH_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_fifo_config_1/struct.TX_FIFO_TH_W.html\" title=\"struct bl602_pac::uart::uart_fifo_config_1::TX_FIFO_TH_W\">TX_FIFO_TH_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::uart_fifo_config_1::TX_FIFO_TH_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_fifo_config_1/struct.RX_FIFO_CNT_R.html\" title=\"struct bl602_pac::uart::uart_fifo_config_1::RX_FIFO_CNT_R\">RX_FIFO_CNT_R</a>","synthetic":true,"types":["bl602_pac::uart::uart_fifo_config_1::RX_FIFO_CNT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_fifo_config_1/struct.RX_FIFO_CNT_W.html\" title=\"struct bl602_pac::uart::uart_fifo_config_1::RX_FIFO_CNT_W\">RX_FIFO_CNT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::uart_fifo_config_1::RX_FIFO_CNT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_fifo_config_1/struct.TX_FIFO_CNT_R.html\" title=\"struct bl602_pac::uart::uart_fifo_config_1::TX_FIFO_CNT_R\">TX_FIFO_CNT_R</a>","synthetic":true,"types":["bl602_pac::uart::uart_fifo_config_1::TX_FIFO_CNT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_fifo_config_1/struct.TX_FIFO_CNT_W.html\" title=\"struct bl602_pac::uart::uart_fifo_config_1::TX_FIFO_CNT_W\">TX_FIFO_CNT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::uart_fifo_config_1::TX_FIFO_CNT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_fifo_config_1/struct.UART_FIFO_CONFIG_1_SPEC.html\" title=\"struct bl602_pac::uart::uart_fifo_config_1::UART_FIFO_CONFIG_1_SPEC\">UART_FIFO_CONFIG_1_SPEC</a>","synthetic":true,"types":["bl602_pac::uart::uart_fifo_config_1::UART_FIFO_CONFIG_1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_fifo_wdata/struct.R.html\" title=\"struct bl602_pac::uart::uart_fifo_wdata::R\">R</a>","synthetic":true,"types":["bl602_pac::uart::uart_fifo_wdata::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_fifo_wdata/struct.W.html\" title=\"struct bl602_pac::uart::uart_fifo_wdata::W\">W</a>","synthetic":true,"types":["bl602_pac::uart::uart_fifo_wdata::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_fifo_wdata/struct.UART_FIFO_WDATA_R.html\" title=\"struct bl602_pac::uart::uart_fifo_wdata::UART_FIFO_WDATA_R\">UART_FIFO_WDATA_R</a>","synthetic":true,"types":["bl602_pac::uart::uart_fifo_wdata::UART_FIFO_WDATA_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_fifo_wdata/struct.UART_FIFO_WDATA_W.html\" title=\"struct bl602_pac::uart::uart_fifo_wdata::UART_FIFO_WDATA_W\">UART_FIFO_WDATA_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::uart_fifo_wdata::UART_FIFO_WDATA_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_fifo_wdata/struct.UART_FIFO_WDATA_SPEC.html\" title=\"struct bl602_pac::uart::uart_fifo_wdata::UART_FIFO_WDATA_SPEC\">UART_FIFO_WDATA_SPEC</a>","synthetic":true,"types":["bl602_pac::uart::uart_fifo_wdata::UART_FIFO_WDATA_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_fifo_rdata/struct.R.html\" title=\"struct bl602_pac::uart::uart_fifo_rdata::R\">R</a>","synthetic":true,"types":["bl602_pac::uart::uart_fifo_rdata::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_fifo_rdata/struct.W.html\" title=\"struct bl602_pac::uart::uart_fifo_rdata::W\">W</a>","synthetic":true,"types":["bl602_pac::uart::uart_fifo_rdata::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_fifo_rdata/struct.UART_FIFO_RDATA_R.html\" title=\"struct bl602_pac::uart::uart_fifo_rdata::UART_FIFO_RDATA_R\">UART_FIFO_RDATA_R</a>","synthetic":true,"types":["bl602_pac::uart::uart_fifo_rdata::UART_FIFO_RDATA_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_fifo_rdata/struct.UART_FIFO_RDATA_W.html\" title=\"struct bl602_pac::uart::uart_fifo_rdata::UART_FIFO_RDATA_W\">UART_FIFO_RDATA_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::uart::uart_fifo_rdata::UART_FIFO_RDATA_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/uart/uart_fifo_rdata/struct.UART_FIFO_RDATA_SPEC.html\" title=\"struct bl602_pac::uart::uart_fifo_rdata::UART_FIFO_RDATA_SPEC\">UART_FIFO_RDATA_SPEC</a>","synthetic":true,"types":["bl602_pac::uart::uart_fifo_rdata::UART_FIFO_RDATA_SPEC"]},{"text":"impl !Freeze for <a class=\"struct\" href=\"bl602_pac/spi/struct.RegisterBlock.html\" title=\"struct bl602_pac::spi::RegisterBlock\">RegisterBlock</a>","synthetic":true,"types":["bl602_pac::spi::RegisterBlock"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_config/struct.R.html\" title=\"struct bl602_pac::spi::spi_config::R\">R</a>","synthetic":true,"types":["bl602_pac::spi::spi_config::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_config/struct.W.html\" title=\"struct bl602_pac::spi::spi_config::W\">W</a>","synthetic":true,"types":["bl602_pac::spi::spi_config::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_config/struct.CR_SPI_DEG_CNT_R.html\" title=\"struct bl602_pac::spi::spi_config::CR_SPI_DEG_CNT_R\">CR_SPI_DEG_CNT_R</a>","synthetic":true,"types":["bl602_pac::spi::spi_config::CR_SPI_DEG_CNT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_config/struct.CR_SPI_DEG_CNT_W.html\" title=\"struct bl602_pac::spi::spi_config::CR_SPI_DEG_CNT_W\">CR_SPI_DEG_CNT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::spi::spi_config::CR_SPI_DEG_CNT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_config/struct.CR_SPI_DEG_EN_R.html\" title=\"struct bl602_pac::spi::spi_config::CR_SPI_DEG_EN_R\">CR_SPI_DEG_EN_R</a>","synthetic":true,"types":["bl602_pac::spi::spi_config::CR_SPI_DEG_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_config/struct.CR_SPI_DEG_EN_W.html\" title=\"struct bl602_pac::spi::spi_config::CR_SPI_DEG_EN_W\">CR_SPI_DEG_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::spi::spi_config::CR_SPI_DEG_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_config/struct.CR_SPI_M_CONT_EN_R.html\" title=\"struct bl602_pac::spi::spi_config::CR_SPI_M_CONT_EN_R\">CR_SPI_M_CONT_EN_R</a>","synthetic":true,"types":["bl602_pac::spi::spi_config::CR_SPI_M_CONT_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_config/struct.CR_SPI_M_CONT_EN_W.html\" title=\"struct bl602_pac::spi::spi_config::CR_SPI_M_CONT_EN_W\">CR_SPI_M_CONT_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::spi::spi_config::CR_SPI_M_CONT_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_config/struct.CR_SPI_RXD_IGNR_EN_R.html\" title=\"struct bl602_pac::spi::spi_config::CR_SPI_RXD_IGNR_EN_R\">CR_SPI_RXD_IGNR_EN_R</a>","synthetic":true,"types":["bl602_pac::spi::spi_config::CR_SPI_RXD_IGNR_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_config/struct.CR_SPI_RXD_IGNR_EN_W.html\" title=\"struct bl602_pac::spi::spi_config::CR_SPI_RXD_IGNR_EN_W\">CR_SPI_RXD_IGNR_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::spi::spi_config::CR_SPI_RXD_IGNR_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_config/struct.CR_SPI_BYTE_INV_R.html\" title=\"struct bl602_pac::spi::spi_config::CR_SPI_BYTE_INV_R\">CR_SPI_BYTE_INV_R</a>","synthetic":true,"types":["bl602_pac::spi::spi_config::CR_SPI_BYTE_INV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_config/struct.CR_SPI_BYTE_INV_W.html\" title=\"struct bl602_pac::spi::spi_config::CR_SPI_BYTE_INV_W\">CR_SPI_BYTE_INV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::spi::spi_config::CR_SPI_BYTE_INV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_config/struct.CR_SPI_BIT_INV_R.html\" title=\"struct bl602_pac::spi::spi_config::CR_SPI_BIT_INV_R\">CR_SPI_BIT_INV_R</a>","synthetic":true,"types":["bl602_pac::spi::spi_config::CR_SPI_BIT_INV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_config/struct.CR_SPI_BIT_INV_W.html\" title=\"struct bl602_pac::spi::spi_config::CR_SPI_BIT_INV_W\">CR_SPI_BIT_INV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::spi::spi_config::CR_SPI_BIT_INV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_config/struct.CR_SPI_SCLK_PH_R.html\" title=\"struct bl602_pac::spi::spi_config::CR_SPI_SCLK_PH_R\">CR_SPI_SCLK_PH_R</a>","synthetic":true,"types":["bl602_pac::spi::spi_config::CR_SPI_SCLK_PH_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_config/struct.CR_SPI_SCLK_PH_W.html\" title=\"struct bl602_pac::spi::spi_config::CR_SPI_SCLK_PH_W\">CR_SPI_SCLK_PH_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::spi::spi_config::CR_SPI_SCLK_PH_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_config/struct.CR_SPI_SCLK_POL_R.html\" title=\"struct bl602_pac::spi::spi_config::CR_SPI_SCLK_POL_R\">CR_SPI_SCLK_POL_R</a>","synthetic":true,"types":["bl602_pac::spi::spi_config::CR_SPI_SCLK_POL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_config/struct.CR_SPI_SCLK_POL_W.html\" title=\"struct bl602_pac::spi::spi_config::CR_SPI_SCLK_POL_W\">CR_SPI_SCLK_POL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::spi::spi_config::CR_SPI_SCLK_POL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_config/struct.CR_SPI_FRAME_SIZE_R.html\" title=\"struct bl602_pac::spi::spi_config::CR_SPI_FRAME_SIZE_R\">CR_SPI_FRAME_SIZE_R</a>","synthetic":true,"types":["bl602_pac::spi::spi_config::CR_SPI_FRAME_SIZE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_config/struct.CR_SPI_FRAME_SIZE_W.html\" title=\"struct bl602_pac::spi::spi_config::CR_SPI_FRAME_SIZE_W\">CR_SPI_FRAME_SIZE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::spi::spi_config::CR_SPI_FRAME_SIZE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_config/struct.CR_SPI_S_EN_R.html\" title=\"struct bl602_pac::spi::spi_config::CR_SPI_S_EN_R\">CR_SPI_S_EN_R</a>","synthetic":true,"types":["bl602_pac::spi::spi_config::CR_SPI_S_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_config/struct.CR_SPI_S_EN_W.html\" title=\"struct bl602_pac::spi::spi_config::CR_SPI_S_EN_W\">CR_SPI_S_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::spi::spi_config::CR_SPI_S_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_config/struct.CR_SPI_M_EN_R.html\" title=\"struct bl602_pac::spi::spi_config::CR_SPI_M_EN_R\">CR_SPI_M_EN_R</a>","synthetic":true,"types":["bl602_pac::spi::spi_config::CR_SPI_M_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_config/struct.CR_SPI_M_EN_W.html\" title=\"struct bl602_pac::spi::spi_config::CR_SPI_M_EN_W\">CR_SPI_M_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::spi::spi_config::CR_SPI_M_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_config/struct.SPI_CONFIG_SPEC.html\" title=\"struct bl602_pac::spi::spi_config::SPI_CONFIG_SPEC\">SPI_CONFIG_SPEC</a>","synthetic":true,"types":["bl602_pac::spi::spi_config::SPI_CONFIG_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_int_sts/struct.R.html\" title=\"struct bl602_pac::spi::spi_int_sts::R\">R</a>","synthetic":true,"types":["bl602_pac::spi::spi_int_sts::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_int_sts/struct.W.html\" title=\"struct bl602_pac::spi::spi_int_sts::W\">W</a>","synthetic":true,"types":["bl602_pac::spi::spi_int_sts::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_int_sts/struct.CR_SPI_FER_EN_R.html\" title=\"struct bl602_pac::spi::spi_int_sts::CR_SPI_FER_EN_R\">CR_SPI_FER_EN_R</a>","synthetic":true,"types":["bl602_pac::spi::spi_int_sts::CR_SPI_FER_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_int_sts/struct.CR_SPI_FER_EN_W.html\" title=\"struct bl602_pac::spi::spi_int_sts::CR_SPI_FER_EN_W\">CR_SPI_FER_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::spi::spi_int_sts::CR_SPI_FER_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_int_sts/struct.CR_SPI_TXU_EN_R.html\" title=\"struct bl602_pac::spi::spi_int_sts::CR_SPI_TXU_EN_R\">CR_SPI_TXU_EN_R</a>","synthetic":true,"types":["bl602_pac::spi::spi_int_sts::CR_SPI_TXU_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_int_sts/struct.CR_SPI_TXU_EN_W.html\" title=\"struct bl602_pac::spi::spi_int_sts::CR_SPI_TXU_EN_W\">CR_SPI_TXU_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::spi::spi_int_sts::CR_SPI_TXU_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_int_sts/struct.CR_SPI_STO_EN_R.html\" title=\"struct bl602_pac::spi::spi_int_sts::CR_SPI_STO_EN_R\">CR_SPI_STO_EN_R</a>","synthetic":true,"types":["bl602_pac::spi::spi_int_sts::CR_SPI_STO_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_int_sts/struct.CR_SPI_STO_EN_W.html\" title=\"struct bl602_pac::spi::spi_int_sts::CR_SPI_STO_EN_W\">CR_SPI_STO_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::spi::spi_int_sts::CR_SPI_STO_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_int_sts/struct.CR_SPI_RXF_EN_R.html\" title=\"struct bl602_pac::spi::spi_int_sts::CR_SPI_RXF_EN_R\">CR_SPI_RXF_EN_R</a>","synthetic":true,"types":["bl602_pac::spi::spi_int_sts::CR_SPI_RXF_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_int_sts/struct.CR_SPI_RXF_EN_W.html\" title=\"struct bl602_pac::spi::spi_int_sts::CR_SPI_RXF_EN_W\">CR_SPI_RXF_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::spi::spi_int_sts::CR_SPI_RXF_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_int_sts/struct.CR_SPI_TXF_EN_R.html\" title=\"struct bl602_pac::spi::spi_int_sts::CR_SPI_TXF_EN_R\">CR_SPI_TXF_EN_R</a>","synthetic":true,"types":["bl602_pac::spi::spi_int_sts::CR_SPI_TXF_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_int_sts/struct.CR_SPI_TXF_EN_W.html\" title=\"struct bl602_pac::spi::spi_int_sts::CR_SPI_TXF_EN_W\">CR_SPI_TXF_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::spi::spi_int_sts::CR_SPI_TXF_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_int_sts/struct.CR_SPI_END_EN_R.html\" title=\"struct bl602_pac::spi::spi_int_sts::CR_SPI_END_EN_R\">CR_SPI_END_EN_R</a>","synthetic":true,"types":["bl602_pac::spi::spi_int_sts::CR_SPI_END_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_int_sts/struct.CR_SPI_END_EN_W.html\" title=\"struct bl602_pac::spi::spi_int_sts::CR_SPI_END_EN_W\">CR_SPI_END_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::spi::spi_int_sts::CR_SPI_END_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_int_sts/struct.RSVD_21_R.html\" title=\"struct bl602_pac::spi::spi_int_sts::RSVD_21_R\">RSVD_21_R</a>","synthetic":true,"types":["bl602_pac::spi::spi_int_sts::RSVD_21_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_int_sts/struct.RSVD_21_W.html\" title=\"struct bl602_pac::spi::spi_int_sts::RSVD_21_W\">RSVD_21_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::spi::spi_int_sts::RSVD_21_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_int_sts/struct.CR_SPI_TXU_CLR_R.html\" title=\"struct bl602_pac::spi::spi_int_sts::CR_SPI_TXU_CLR_R\">CR_SPI_TXU_CLR_R</a>","synthetic":true,"types":["bl602_pac::spi::spi_int_sts::CR_SPI_TXU_CLR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_int_sts/struct.CR_SPI_TXU_CLR_W.html\" title=\"struct bl602_pac::spi::spi_int_sts::CR_SPI_TXU_CLR_W\">CR_SPI_TXU_CLR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::spi::spi_int_sts::CR_SPI_TXU_CLR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_int_sts/struct.CR_SPI_STO_CLR_R.html\" title=\"struct bl602_pac::spi::spi_int_sts::CR_SPI_STO_CLR_R\">CR_SPI_STO_CLR_R</a>","synthetic":true,"types":["bl602_pac::spi::spi_int_sts::CR_SPI_STO_CLR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_int_sts/struct.CR_SPI_STO_CLR_W.html\" title=\"struct bl602_pac::spi::spi_int_sts::CR_SPI_STO_CLR_W\">CR_SPI_STO_CLR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::spi::spi_int_sts::CR_SPI_STO_CLR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_int_sts/struct.RSVD_18_R.html\" title=\"struct bl602_pac::spi::spi_int_sts::RSVD_18_R\">RSVD_18_R</a>","synthetic":true,"types":["bl602_pac::spi::spi_int_sts::RSVD_18_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_int_sts/struct.RSVD_18_W.html\" title=\"struct bl602_pac::spi::spi_int_sts::RSVD_18_W\">RSVD_18_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::spi::spi_int_sts::RSVD_18_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_int_sts/struct.RSVD_17_R.html\" title=\"struct bl602_pac::spi::spi_int_sts::RSVD_17_R\">RSVD_17_R</a>","synthetic":true,"types":["bl602_pac::spi::spi_int_sts::RSVD_17_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_int_sts/struct.RSVD_17_W.html\" title=\"struct bl602_pac::spi::spi_int_sts::RSVD_17_W\">RSVD_17_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::spi::spi_int_sts::RSVD_17_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_int_sts/struct.CR_SPI_END_CLR_R.html\" title=\"struct bl602_pac::spi::spi_int_sts::CR_SPI_END_CLR_R\">CR_SPI_END_CLR_R</a>","synthetic":true,"types":["bl602_pac::spi::spi_int_sts::CR_SPI_END_CLR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_int_sts/struct.CR_SPI_END_CLR_W.html\" title=\"struct bl602_pac::spi::spi_int_sts::CR_SPI_END_CLR_W\">CR_SPI_END_CLR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::spi::spi_int_sts::CR_SPI_END_CLR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_int_sts/struct.CR_SPI_FER_MASK_R.html\" title=\"struct bl602_pac::spi::spi_int_sts::CR_SPI_FER_MASK_R\">CR_SPI_FER_MASK_R</a>","synthetic":true,"types":["bl602_pac::spi::spi_int_sts::CR_SPI_FER_MASK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_int_sts/struct.CR_SPI_FER_MASK_W.html\" title=\"struct bl602_pac::spi::spi_int_sts::CR_SPI_FER_MASK_W\">CR_SPI_FER_MASK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::spi::spi_int_sts::CR_SPI_FER_MASK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_int_sts/struct.CR_SPI_TXU_MASK_R.html\" title=\"struct bl602_pac::spi::spi_int_sts::CR_SPI_TXU_MASK_R\">CR_SPI_TXU_MASK_R</a>","synthetic":true,"types":["bl602_pac::spi::spi_int_sts::CR_SPI_TXU_MASK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_int_sts/struct.CR_SPI_TXU_MASK_W.html\" title=\"struct bl602_pac::spi::spi_int_sts::CR_SPI_TXU_MASK_W\">CR_SPI_TXU_MASK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::spi::spi_int_sts::CR_SPI_TXU_MASK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_int_sts/struct.CR_SPI_STO_MASK_R.html\" title=\"struct bl602_pac::spi::spi_int_sts::CR_SPI_STO_MASK_R\">CR_SPI_STO_MASK_R</a>","synthetic":true,"types":["bl602_pac::spi::spi_int_sts::CR_SPI_STO_MASK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_int_sts/struct.CR_SPI_STO_MASK_W.html\" title=\"struct bl602_pac::spi::spi_int_sts::CR_SPI_STO_MASK_W\">CR_SPI_STO_MASK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::spi::spi_int_sts::CR_SPI_STO_MASK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_int_sts/struct.CR_SPI_RXF_MASK_R.html\" title=\"struct bl602_pac::spi::spi_int_sts::CR_SPI_RXF_MASK_R\">CR_SPI_RXF_MASK_R</a>","synthetic":true,"types":["bl602_pac::spi::spi_int_sts::CR_SPI_RXF_MASK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_int_sts/struct.CR_SPI_RXF_MASK_W.html\" title=\"struct bl602_pac::spi::spi_int_sts::CR_SPI_RXF_MASK_W\">CR_SPI_RXF_MASK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::spi::spi_int_sts::CR_SPI_RXF_MASK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_int_sts/struct.CR_SPI_TXF_MASK_R.html\" title=\"struct bl602_pac::spi::spi_int_sts::CR_SPI_TXF_MASK_R\">CR_SPI_TXF_MASK_R</a>","synthetic":true,"types":["bl602_pac::spi::spi_int_sts::CR_SPI_TXF_MASK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_int_sts/struct.CR_SPI_TXF_MASK_W.html\" title=\"struct bl602_pac::spi::spi_int_sts::CR_SPI_TXF_MASK_W\">CR_SPI_TXF_MASK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::spi::spi_int_sts::CR_SPI_TXF_MASK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_int_sts/struct.CR_SPI_END_MASK_R.html\" title=\"struct bl602_pac::spi::spi_int_sts::CR_SPI_END_MASK_R\">CR_SPI_END_MASK_R</a>","synthetic":true,"types":["bl602_pac::spi::spi_int_sts::CR_SPI_END_MASK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_int_sts/struct.CR_SPI_END_MASK_W.html\" title=\"struct bl602_pac::spi::spi_int_sts::CR_SPI_END_MASK_W\">CR_SPI_END_MASK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::spi::spi_int_sts::CR_SPI_END_MASK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_int_sts/struct.SPI_FER_INT_R.html\" title=\"struct bl602_pac::spi::spi_int_sts::SPI_FER_INT_R\">SPI_FER_INT_R</a>","synthetic":true,"types":["bl602_pac::spi::spi_int_sts::SPI_FER_INT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_int_sts/struct.SPI_FER_INT_W.html\" title=\"struct bl602_pac::spi::spi_int_sts::SPI_FER_INT_W\">SPI_FER_INT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::spi::spi_int_sts::SPI_FER_INT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_int_sts/struct.SPI_TXU_INT_R.html\" title=\"struct bl602_pac::spi::spi_int_sts::SPI_TXU_INT_R\">SPI_TXU_INT_R</a>","synthetic":true,"types":["bl602_pac::spi::spi_int_sts::SPI_TXU_INT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_int_sts/struct.SPI_TXU_INT_W.html\" title=\"struct bl602_pac::spi::spi_int_sts::SPI_TXU_INT_W\">SPI_TXU_INT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::spi::spi_int_sts::SPI_TXU_INT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_int_sts/struct.SPI_STO_INT_R.html\" title=\"struct bl602_pac::spi::spi_int_sts::SPI_STO_INT_R\">SPI_STO_INT_R</a>","synthetic":true,"types":["bl602_pac::spi::spi_int_sts::SPI_STO_INT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_int_sts/struct.SPI_STO_INT_W.html\" title=\"struct bl602_pac::spi::spi_int_sts::SPI_STO_INT_W\">SPI_STO_INT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::spi::spi_int_sts::SPI_STO_INT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_int_sts/struct.SPI_RXF_INT_R.html\" title=\"struct bl602_pac::spi::spi_int_sts::SPI_RXF_INT_R\">SPI_RXF_INT_R</a>","synthetic":true,"types":["bl602_pac::spi::spi_int_sts::SPI_RXF_INT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_int_sts/struct.SPI_RXF_INT_W.html\" title=\"struct bl602_pac::spi::spi_int_sts::SPI_RXF_INT_W\">SPI_RXF_INT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::spi::spi_int_sts::SPI_RXF_INT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_int_sts/struct.SPI_TXF_INT_R.html\" title=\"struct bl602_pac::spi::spi_int_sts::SPI_TXF_INT_R\">SPI_TXF_INT_R</a>","synthetic":true,"types":["bl602_pac::spi::spi_int_sts::SPI_TXF_INT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_int_sts/struct.SPI_TXF_INT_W.html\" title=\"struct bl602_pac::spi::spi_int_sts::SPI_TXF_INT_W\">SPI_TXF_INT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::spi::spi_int_sts::SPI_TXF_INT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_int_sts/struct.SPI_END_INT_R.html\" title=\"struct bl602_pac::spi::spi_int_sts::SPI_END_INT_R\">SPI_END_INT_R</a>","synthetic":true,"types":["bl602_pac::spi::spi_int_sts::SPI_END_INT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_int_sts/struct.SPI_END_INT_W.html\" title=\"struct bl602_pac::spi::spi_int_sts::SPI_END_INT_W\">SPI_END_INT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::spi::spi_int_sts::SPI_END_INT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_int_sts/struct.SPI_INT_STS_SPEC.html\" title=\"struct bl602_pac::spi::spi_int_sts::SPI_INT_STS_SPEC\">SPI_INT_STS_SPEC</a>","synthetic":true,"types":["bl602_pac::spi::spi_int_sts::SPI_INT_STS_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_bus_busy/struct.R.html\" title=\"struct bl602_pac::spi::spi_bus_busy::R\">R</a>","synthetic":true,"types":["bl602_pac::spi::spi_bus_busy::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_bus_busy/struct.W.html\" title=\"struct bl602_pac::spi::spi_bus_busy::W\">W</a>","synthetic":true,"types":["bl602_pac::spi::spi_bus_busy::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_bus_busy/struct.STS_SPI_BUS_BUSY_R.html\" title=\"struct bl602_pac::spi::spi_bus_busy::STS_SPI_BUS_BUSY_R\">STS_SPI_BUS_BUSY_R</a>","synthetic":true,"types":["bl602_pac::spi::spi_bus_busy::STS_SPI_BUS_BUSY_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_bus_busy/struct.STS_SPI_BUS_BUSY_W.html\" title=\"struct bl602_pac::spi::spi_bus_busy::STS_SPI_BUS_BUSY_W\">STS_SPI_BUS_BUSY_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::spi::spi_bus_busy::STS_SPI_BUS_BUSY_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_bus_busy/struct.SPI_BUS_BUSY_SPEC.html\" title=\"struct bl602_pac::spi::spi_bus_busy::SPI_BUS_BUSY_SPEC\">SPI_BUS_BUSY_SPEC</a>","synthetic":true,"types":["bl602_pac::spi::spi_bus_busy::SPI_BUS_BUSY_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_prd_0/struct.R.html\" title=\"struct bl602_pac::spi::spi_prd_0::R\">R</a>","synthetic":true,"types":["bl602_pac::spi::spi_prd_0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_prd_0/struct.W.html\" title=\"struct bl602_pac::spi::spi_prd_0::W\">W</a>","synthetic":true,"types":["bl602_pac::spi::spi_prd_0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_prd_0/struct.CR_SPI_PRD_D_PH_1_R.html\" title=\"struct bl602_pac::spi::spi_prd_0::CR_SPI_PRD_D_PH_1_R\">CR_SPI_PRD_D_PH_1_R</a>","synthetic":true,"types":["bl602_pac::spi::spi_prd_0::CR_SPI_PRD_D_PH_1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_prd_0/struct.CR_SPI_PRD_D_PH_1_W.html\" title=\"struct bl602_pac::spi::spi_prd_0::CR_SPI_PRD_D_PH_1_W\">CR_SPI_PRD_D_PH_1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::spi::spi_prd_0::CR_SPI_PRD_D_PH_1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_prd_0/struct.CR_SPI_PRD_D_PH_0_R.html\" title=\"struct bl602_pac::spi::spi_prd_0::CR_SPI_PRD_D_PH_0_R\">CR_SPI_PRD_D_PH_0_R</a>","synthetic":true,"types":["bl602_pac::spi::spi_prd_0::CR_SPI_PRD_D_PH_0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_prd_0/struct.CR_SPI_PRD_D_PH_0_W.html\" title=\"struct bl602_pac::spi::spi_prd_0::CR_SPI_PRD_D_PH_0_W\">CR_SPI_PRD_D_PH_0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::spi::spi_prd_0::CR_SPI_PRD_D_PH_0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_prd_0/struct.CR_SPI_PRD_P_R.html\" title=\"struct bl602_pac::spi::spi_prd_0::CR_SPI_PRD_P_R\">CR_SPI_PRD_P_R</a>","synthetic":true,"types":["bl602_pac::spi::spi_prd_0::CR_SPI_PRD_P_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_prd_0/struct.CR_SPI_PRD_P_W.html\" title=\"struct bl602_pac::spi::spi_prd_0::CR_SPI_PRD_P_W\">CR_SPI_PRD_P_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::spi::spi_prd_0::CR_SPI_PRD_P_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_prd_0/struct.CR_SPI_PRD_S_R.html\" title=\"struct bl602_pac::spi::spi_prd_0::CR_SPI_PRD_S_R\">CR_SPI_PRD_S_R</a>","synthetic":true,"types":["bl602_pac::spi::spi_prd_0::CR_SPI_PRD_S_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_prd_0/struct.CR_SPI_PRD_S_W.html\" title=\"struct bl602_pac::spi::spi_prd_0::CR_SPI_PRD_S_W\">CR_SPI_PRD_S_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::spi::spi_prd_0::CR_SPI_PRD_S_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_prd_0/struct.SPI_PRD_0_SPEC.html\" title=\"struct bl602_pac::spi::spi_prd_0::SPI_PRD_0_SPEC\">SPI_PRD_0_SPEC</a>","synthetic":true,"types":["bl602_pac::spi::spi_prd_0::SPI_PRD_0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_prd_1/struct.R.html\" title=\"struct bl602_pac::spi::spi_prd_1::R\">R</a>","synthetic":true,"types":["bl602_pac::spi::spi_prd_1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_prd_1/struct.W.html\" title=\"struct bl602_pac::spi::spi_prd_1::W\">W</a>","synthetic":true,"types":["bl602_pac::spi::spi_prd_1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_prd_1/struct.CR_SPI_PRD_I_R.html\" title=\"struct bl602_pac::spi::spi_prd_1::CR_SPI_PRD_I_R\">CR_SPI_PRD_I_R</a>","synthetic":true,"types":["bl602_pac::spi::spi_prd_1::CR_SPI_PRD_I_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_prd_1/struct.CR_SPI_PRD_I_W.html\" title=\"struct bl602_pac::spi::spi_prd_1::CR_SPI_PRD_I_W\">CR_SPI_PRD_I_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::spi::spi_prd_1::CR_SPI_PRD_I_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_prd_1/struct.SPI_PRD_1_SPEC.html\" title=\"struct bl602_pac::spi::spi_prd_1::SPI_PRD_1_SPEC\">SPI_PRD_1_SPEC</a>","synthetic":true,"types":["bl602_pac::spi::spi_prd_1::SPI_PRD_1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_rxd_ignr/struct.R.html\" title=\"struct bl602_pac::spi::spi_rxd_ignr::R\">R</a>","synthetic":true,"types":["bl602_pac::spi::spi_rxd_ignr::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_rxd_ignr/struct.W.html\" title=\"struct bl602_pac::spi::spi_rxd_ignr::W\">W</a>","synthetic":true,"types":["bl602_pac::spi::spi_rxd_ignr::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_rxd_ignr/struct.CR_SPI_RXD_IGNR_S_R.html\" title=\"struct bl602_pac::spi::spi_rxd_ignr::CR_SPI_RXD_IGNR_S_R\">CR_SPI_RXD_IGNR_S_R</a>","synthetic":true,"types":["bl602_pac::spi::spi_rxd_ignr::CR_SPI_RXD_IGNR_S_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_rxd_ignr/struct.CR_SPI_RXD_IGNR_S_W.html\" title=\"struct bl602_pac::spi::spi_rxd_ignr::CR_SPI_RXD_IGNR_S_W\">CR_SPI_RXD_IGNR_S_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::spi::spi_rxd_ignr::CR_SPI_RXD_IGNR_S_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_rxd_ignr/struct.CR_SPI_RXD_IGNR_P_R.html\" title=\"struct bl602_pac::spi::spi_rxd_ignr::CR_SPI_RXD_IGNR_P_R\">CR_SPI_RXD_IGNR_P_R</a>","synthetic":true,"types":["bl602_pac::spi::spi_rxd_ignr::CR_SPI_RXD_IGNR_P_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_rxd_ignr/struct.CR_SPI_RXD_IGNR_P_W.html\" title=\"struct bl602_pac::spi::spi_rxd_ignr::CR_SPI_RXD_IGNR_P_W\">CR_SPI_RXD_IGNR_P_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::spi::spi_rxd_ignr::CR_SPI_RXD_IGNR_P_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_rxd_ignr/struct.SPI_RXD_IGNR_SPEC.html\" title=\"struct bl602_pac::spi::spi_rxd_ignr::SPI_RXD_IGNR_SPEC\">SPI_RXD_IGNR_SPEC</a>","synthetic":true,"types":["bl602_pac::spi::spi_rxd_ignr::SPI_RXD_IGNR_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_sto_value/struct.R.html\" title=\"struct bl602_pac::spi::spi_sto_value::R\">R</a>","synthetic":true,"types":["bl602_pac::spi::spi_sto_value::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_sto_value/struct.W.html\" title=\"struct bl602_pac::spi::spi_sto_value::W\">W</a>","synthetic":true,"types":["bl602_pac::spi::spi_sto_value::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_sto_value/struct.CR_SPI_STO_VALUE_R.html\" title=\"struct bl602_pac::spi::spi_sto_value::CR_SPI_STO_VALUE_R\">CR_SPI_STO_VALUE_R</a>","synthetic":true,"types":["bl602_pac::spi::spi_sto_value::CR_SPI_STO_VALUE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_sto_value/struct.CR_SPI_STO_VALUE_W.html\" title=\"struct bl602_pac::spi::spi_sto_value::CR_SPI_STO_VALUE_W\">CR_SPI_STO_VALUE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::spi::spi_sto_value::CR_SPI_STO_VALUE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_sto_value/struct.SPI_STO_VALUE_SPEC.html\" title=\"struct bl602_pac::spi::spi_sto_value::SPI_STO_VALUE_SPEC\">SPI_STO_VALUE_SPEC</a>","synthetic":true,"types":["bl602_pac::spi::spi_sto_value::SPI_STO_VALUE_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_fifo_config_0/struct.R.html\" title=\"struct bl602_pac::spi::spi_fifo_config_0::R\">R</a>","synthetic":true,"types":["bl602_pac::spi::spi_fifo_config_0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_fifo_config_0/struct.W.html\" title=\"struct bl602_pac::spi::spi_fifo_config_0::W\">W</a>","synthetic":true,"types":["bl602_pac::spi::spi_fifo_config_0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_fifo_config_0/struct.RX_FIFO_UNDERFLOW_R.html\" title=\"struct bl602_pac::spi::spi_fifo_config_0::RX_FIFO_UNDERFLOW_R\">RX_FIFO_UNDERFLOW_R</a>","synthetic":true,"types":["bl602_pac::spi::spi_fifo_config_0::RX_FIFO_UNDERFLOW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_fifo_config_0/struct.RX_FIFO_UNDERFLOW_W.html\" title=\"struct bl602_pac::spi::spi_fifo_config_0::RX_FIFO_UNDERFLOW_W\">RX_FIFO_UNDERFLOW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::spi::spi_fifo_config_0::RX_FIFO_UNDERFLOW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_fifo_config_0/struct.RX_FIFO_OVERFLOW_R.html\" title=\"struct bl602_pac::spi::spi_fifo_config_0::RX_FIFO_OVERFLOW_R\">RX_FIFO_OVERFLOW_R</a>","synthetic":true,"types":["bl602_pac::spi::spi_fifo_config_0::RX_FIFO_OVERFLOW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_fifo_config_0/struct.RX_FIFO_OVERFLOW_W.html\" title=\"struct bl602_pac::spi::spi_fifo_config_0::RX_FIFO_OVERFLOW_W\">RX_FIFO_OVERFLOW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::spi::spi_fifo_config_0::RX_FIFO_OVERFLOW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_fifo_config_0/struct.TX_FIFO_UNDERFLOW_R.html\" title=\"struct bl602_pac::spi::spi_fifo_config_0::TX_FIFO_UNDERFLOW_R\">TX_FIFO_UNDERFLOW_R</a>","synthetic":true,"types":["bl602_pac::spi::spi_fifo_config_0::TX_FIFO_UNDERFLOW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_fifo_config_0/struct.TX_FIFO_UNDERFLOW_W.html\" title=\"struct bl602_pac::spi::spi_fifo_config_0::TX_FIFO_UNDERFLOW_W\">TX_FIFO_UNDERFLOW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::spi::spi_fifo_config_0::TX_FIFO_UNDERFLOW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_fifo_config_0/struct.TX_FIFO_OVERFLOW_R.html\" title=\"struct bl602_pac::spi::spi_fifo_config_0::TX_FIFO_OVERFLOW_R\">TX_FIFO_OVERFLOW_R</a>","synthetic":true,"types":["bl602_pac::spi::spi_fifo_config_0::TX_FIFO_OVERFLOW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_fifo_config_0/struct.TX_FIFO_OVERFLOW_W.html\" title=\"struct bl602_pac::spi::spi_fifo_config_0::TX_FIFO_OVERFLOW_W\">TX_FIFO_OVERFLOW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::spi::spi_fifo_config_0::TX_FIFO_OVERFLOW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_fifo_config_0/struct.RX_FIFO_CLR_R.html\" title=\"struct bl602_pac::spi::spi_fifo_config_0::RX_FIFO_CLR_R\">RX_FIFO_CLR_R</a>","synthetic":true,"types":["bl602_pac::spi::spi_fifo_config_0::RX_FIFO_CLR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_fifo_config_0/struct.RX_FIFO_CLR_W.html\" title=\"struct bl602_pac::spi::spi_fifo_config_0::RX_FIFO_CLR_W\">RX_FIFO_CLR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::spi::spi_fifo_config_0::RX_FIFO_CLR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_fifo_config_0/struct.TX_FIFO_CLR_R.html\" title=\"struct bl602_pac::spi::spi_fifo_config_0::TX_FIFO_CLR_R\">TX_FIFO_CLR_R</a>","synthetic":true,"types":["bl602_pac::spi::spi_fifo_config_0::TX_FIFO_CLR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_fifo_config_0/struct.TX_FIFO_CLR_W.html\" title=\"struct bl602_pac::spi::spi_fifo_config_0::TX_FIFO_CLR_W\">TX_FIFO_CLR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::spi::spi_fifo_config_0::TX_FIFO_CLR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_fifo_config_0/struct.SPI_DMA_RX_EN_R.html\" title=\"struct bl602_pac::spi::spi_fifo_config_0::SPI_DMA_RX_EN_R\">SPI_DMA_RX_EN_R</a>","synthetic":true,"types":["bl602_pac::spi::spi_fifo_config_0::SPI_DMA_RX_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_fifo_config_0/struct.SPI_DMA_RX_EN_W.html\" title=\"struct bl602_pac::spi::spi_fifo_config_0::SPI_DMA_RX_EN_W\">SPI_DMA_RX_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::spi::spi_fifo_config_0::SPI_DMA_RX_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_fifo_config_0/struct.SPI_DMA_TX_EN_R.html\" title=\"struct bl602_pac::spi::spi_fifo_config_0::SPI_DMA_TX_EN_R\">SPI_DMA_TX_EN_R</a>","synthetic":true,"types":["bl602_pac::spi::spi_fifo_config_0::SPI_DMA_TX_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_fifo_config_0/struct.SPI_DMA_TX_EN_W.html\" title=\"struct bl602_pac::spi::spi_fifo_config_0::SPI_DMA_TX_EN_W\">SPI_DMA_TX_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::spi::spi_fifo_config_0::SPI_DMA_TX_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_fifo_config_0/struct.SPI_FIFO_CONFIG_0_SPEC.html\" title=\"struct bl602_pac::spi::spi_fifo_config_0::SPI_FIFO_CONFIG_0_SPEC\">SPI_FIFO_CONFIG_0_SPEC</a>","synthetic":true,"types":["bl602_pac::spi::spi_fifo_config_0::SPI_FIFO_CONFIG_0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_fifo_config_1/struct.R.html\" title=\"struct bl602_pac::spi::spi_fifo_config_1::R\">R</a>","synthetic":true,"types":["bl602_pac::spi::spi_fifo_config_1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_fifo_config_1/struct.W.html\" title=\"struct bl602_pac::spi::spi_fifo_config_1::W\">W</a>","synthetic":true,"types":["bl602_pac::spi::spi_fifo_config_1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_fifo_config_1/struct.RX_FIFO_TH_R.html\" title=\"struct bl602_pac::spi::spi_fifo_config_1::RX_FIFO_TH_R\">RX_FIFO_TH_R</a>","synthetic":true,"types":["bl602_pac::spi::spi_fifo_config_1::RX_FIFO_TH_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_fifo_config_1/struct.RX_FIFO_TH_W.html\" title=\"struct bl602_pac::spi::spi_fifo_config_1::RX_FIFO_TH_W\">RX_FIFO_TH_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::spi::spi_fifo_config_1::RX_FIFO_TH_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_fifo_config_1/struct.TX_FIFO_TH_R.html\" title=\"struct bl602_pac::spi::spi_fifo_config_1::TX_FIFO_TH_R\">TX_FIFO_TH_R</a>","synthetic":true,"types":["bl602_pac::spi::spi_fifo_config_1::TX_FIFO_TH_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_fifo_config_1/struct.TX_FIFO_TH_W.html\" title=\"struct bl602_pac::spi::spi_fifo_config_1::TX_FIFO_TH_W\">TX_FIFO_TH_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::spi::spi_fifo_config_1::TX_FIFO_TH_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_fifo_config_1/struct.RX_FIFO_CNT_R.html\" title=\"struct bl602_pac::spi::spi_fifo_config_1::RX_FIFO_CNT_R\">RX_FIFO_CNT_R</a>","synthetic":true,"types":["bl602_pac::spi::spi_fifo_config_1::RX_FIFO_CNT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_fifo_config_1/struct.RX_FIFO_CNT_W.html\" title=\"struct bl602_pac::spi::spi_fifo_config_1::RX_FIFO_CNT_W\">RX_FIFO_CNT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::spi::spi_fifo_config_1::RX_FIFO_CNT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_fifo_config_1/struct.TX_FIFO_CNT_R.html\" title=\"struct bl602_pac::spi::spi_fifo_config_1::TX_FIFO_CNT_R\">TX_FIFO_CNT_R</a>","synthetic":true,"types":["bl602_pac::spi::spi_fifo_config_1::TX_FIFO_CNT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_fifo_config_1/struct.TX_FIFO_CNT_W.html\" title=\"struct bl602_pac::spi::spi_fifo_config_1::TX_FIFO_CNT_W\">TX_FIFO_CNT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::spi::spi_fifo_config_1::TX_FIFO_CNT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_fifo_config_1/struct.SPI_FIFO_CONFIG_1_SPEC.html\" title=\"struct bl602_pac::spi::spi_fifo_config_1::SPI_FIFO_CONFIG_1_SPEC\">SPI_FIFO_CONFIG_1_SPEC</a>","synthetic":true,"types":["bl602_pac::spi::spi_fifo_config_1::SPI_FIFO_CONFIG_1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_fifo_wdata/struct.R.html\" title=\"struct bl602_pac::spi::spi_fifo_wdata::R\">R</a>","synthetic":true,"types":["bl602_pac::spi::spi_fifo_wdata::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_fifo_wdata/struct.W.html\" title=\"struct bl602_pac::spi::spi_fifo_wdata::W\">W</a>","synthetic":true,"types":["bl602_pac::spi::spi_fifo_wdata::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_fifo_wdata/struct.SPI_FIFO_WDATA_R.html\" title=\"struct bl602_pac::spi::spi_fifo_wdata::SPI_FIFO_WDATA_R\">SPI_FIFO_WDATA_R</a>","synthetic":true,"types":["bl602_pac::spi::spi_fifo_wdata::SPI_FIFO_WDATA_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_fifo_wdata/struct.SPI_FIFO_WDATA_W.html\" title=\"struct bl602_pac::spi::spi_fifo_wdata::SPI_FIFO_WDATA_W\">SPI_FIFO_WDATA_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::spi::spi_fifo_wdata::SPI_FIFO_WDATA_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_fifo_wdata/struct.SPI_FIFO_WDATA_SPEC.html\" title=\"struct bl602_pac::spi::spi_fifo_wdata::SPI_FIFO_WDATA_SPEC\">SPI_FIFO_WDATA_SPEC</a>","synthetic":true,"types":["bl602_pac::spi::spi_fifo_wdata::SPI_FIFO_WDATA_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_fifo_rdata/struct.R.html\" title=\"struct bl602_pac::spi::spi_fifo_rdata::R\">R</a>","synthetic":true,"types":["bl602_pac::spi::spi_fifo_rdata::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_fifo_rdata/struct.W.html\" title=\"struct bl602_pac::spi::spi_fifo_rdata::W\">W</a>","synthetic":true,"types":["bl602_pac::spi::spi_fifo_rdata::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_fifo_rdata/struct.SPI_FIFO_RDATA_R.html\" title=\"struct bl602_pac::spi::spi_fifo_rdata::SPI_FIFO_RDATA_R\">SPI_FIFO_RDATA_R</a>","synthetic":true,"types":["bl602_pac::spi::spi_fifo_rdata::SPI_FIFO_RDATA_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_fifo_rdata/struct.SPI_FIFO_RDATA_W.html\" title=\"struct bl602_pac::spi::spi_fifo_rdata::SPI_FIFO_RDATA_W\">SPI_FIFO_RDATA_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::spi::spi_fifo_rdata::SPI_FIFO_RDATA_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/spi/spi_fifo_rdata/struct.SPI_FIFO_RDATA_SPEC.html\" title=\"struct bl602_pac::spi::spi_fifo_rdata::SPI_FIFO_RDATA_SPEC\">SPI_FIFO_RDATA_SPEC</a>","synthetic":true,"types":["bl602_pac::spi::spi_fifo_rdata::SPI_FIFO_RDATA_SPEC"]},{"text":"impl !Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/struct.RegisterBlock.html\" title=\"struct bl602_pac::i2c::RegisterBlock\">RegisterBlock</a>","synthetic":true,"types":["bl602_pac::i2c::RegisterBlock"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_config/struct.R.html\" title=\"struct bl602_pac::i2c::i2c_config::R\">R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_config::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_config/struct.W.html\" title=\"struct bl602_pac::i2c::i2c_config::W\">W</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_config::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_config/struct.CR_I2C_DEG_CNT_R.html\" title=\"struct bl602_pac::i2c::i2c_config::CR_I2C_DEG_CNT_R\">CR_I2C_DEG_CNT_R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_config::CR_I2C_DEG_CNT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_config/struct.CR_I2C_DEG_CNT_W.html\" title=\"struct bl602_pac::i2c::i2c_config::CR_I2C_DEG_CNT_W\">CR_I2C_DEG_CNT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::i2c::i2c_config::CR_I2C_DEG_CNT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_config/struct.CR_I2C_PKT_LEN_R.html\" title=\"struct bl602_pac::i2c::i2c_config::CR_I2C_PKT_LEN_R\">CR_I2C_PKT_LEN_R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_config::CR_I2C_PKT_LEN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_config/struct.CR_I2C_PKT_LEN_W.html\" title=\"struct bl602_pac::i2c::i2c_config::CR_I2C_PKT_LEN_W\">CR_I2C_PKT_LEN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::i2c::i2c_config::CR_I2C_PKT_LEN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_config/struct.CR_I2C_SLV_ADDR_R.html\" title=\"struct bl602_pac::i2c::i2c_config::CR_I2C_SLV_ADDR_R\">CR_I2C_SLV_ADDR_R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_config::CR_I2C_SLV_ADDR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_config/struct.CR_I2C_SLV_ADDR_W.html\" title=\"struct bl602_pac::i2c::i2c_config::CR_I2C_SLV_ADDR_W\">CR_I2C_SLV_ADDR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::i2c::i2c_config::CR_I2C_SLV_ADDR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_config/struct.CR_I2C_SUB_ADDR_BC_R.html\" title=\"struct bl602_pac::i2c::i2c_config::CR_I2C_SUB_ADDR_BC_R\">CR_I2C_SUB_ADDR_BC_R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_config::CR_I2C_SUB_ADDR_BC_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_config/struct.CR_I2C_SUB_ADDR_BC_W.html\" title=\"struct bl602_pac::i2c::i2c_config::CR_I2C_SUB_ADDR_BC_W\">CR_I2C_SUB_ADDR_BC_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::i2c::i2c_config::CR_I2C_SUB_ADDR_BC_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_config/struct.CR_I2C_SUB_ADDR_EN_R.html\" title=\"struct bl602_pac::i2c::i2c_config::CR_I2C_SUB_ADDR_EN_R\">CR_I2C_SUB_ADDR_EN_R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_config::CR_I2C_SUB_ADDR_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_config/struct.CR_I2C_SUB_ADDR_EN_W.html\" title=\"struct bl602_pac::i2c::i2c_config::CR_I2C_SUB_ADDR_EN_W\">CR_I2C_SUB_ADDR_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::i2c::i2c_config::CR_I2C_SUB_ADDR_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_config/struct.CR_I2C_SCL_SYNC_EN_R.html\" title=\"struct bl602_pac::i2c::i2c_config::CR_I2C_SCL_SYNC_EN_R\">CR_I2C_SCL_SYNC_EN_R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_config::CR_I2C_SCL_SYNC_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_config/struct.CR_I2C_SCL_SYNC_EN_W.html\" title=\"struct bl602_pac::i2c::i2c_config::CR_I2C_SCL_SYNC_EN_W\">CR_I2C_SCL_SYNC_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::i2c::i2c_config::CR_I2C_SCL_SYNC_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_config/struct.CR_I2C_DEG_EN_R.html\" title=\"struct bl602_pac::i2c::i2c_config::CR_I2C_DEG_EN_R\">CR_I2C_DEG_EN_R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_config::CR_I2C_DEG_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_config/struct.CR_I2C_DEG_EN_W.html\" title=\"struct bl602_pac::i2c::i2c_config::CR_I2C_DEG_EN_W\">CR_I2C_DEG_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::i2c::i2c_config::CR_I2C_DEG_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_config/struct.CR_I2C_PKT_DIR_R.html\" title=\"struct bl602_pac::i2c::i2c_config::CR_I2C_PKT_DIR_R\">CR_I2C_PKT_DIR_R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_config::CR_I2C_PKT_DIR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_config/struct.CR_I2C_PKT_DIR_W.html\" title=\"struct bl602_pac::i2c::i2c_config::CR_I2C_PKT_DIR_W\">CR_I2C_PKT_DIR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::i2c::i2c_config::CR_I2C_PKT_DIR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_config/struct.CR_I2C_M_EN_R.html\" title=\"struct bl602_pac::i2c::i2c_config::CR_I2C_M_EN_R\">CR_I2C_M_EN_R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_config::CR_I2C_M_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_config/struct.CR_I2C_M_EN_W.html\" title=\"struct bl602_pac::i2c::i2c_config::CR_I2C_M_EN_W\">CR_I2C_M_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::i2c::i2c_config::CR_I2C_M_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_config/struct.I2C_CONFIG_SPEC.html\" title=\"struct bl602_pac::i2c::i2c_config::I2C_CONFIG_SPEC\">I2C_CONFIG_SPEC</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_config::I2C_CONFIG_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_int_sts/struct.R.html\" title=\"struct bl602_pac::i2c::i2c_int_sts::R\">R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_int_sts::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_int_sts/struct.W.html\" title=\"struct bl602_pac::i2c::i2c_int_sts::W\">W</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_int_sts::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_int_sts/struct.CR_I2C_FER_EN_R.html\" title=\"struct bl602_pac::i2c::i2c_int_sts::CR_I2C_FER_EN_R\">CR_I2C_FER_EN_R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_int_sts::CR_I2C_FER_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_int_sts/struct.CR_I2C_FER_EN_W.html\" title=\"struct bl602_pac::i2c::i2c_int_sts::CR_I2C_FER_EN_W\">CR_I2C_FER_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::i2c::i2c_int_sts::CR_I2C_FER_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_int_sts/struct.CR_I2C_ARB_EN_R.html\" title=\"struct bl602_pac::i2c::i2c_int_sts::CR_I2C_ARB_EN_R\">CR_I2C_ARB_EN_R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_int_sts::CR_I2C_ARB_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_int_sts/struct.CR_I2C_ARB_EN_W.html\" title=\"struct bl602_pac::i2c::i2c_int_sts::CR_I2C_ARB_EN_W\">CR_I2C_ARB_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::i2c::i2c_int_sts::CR_I2C_ARB_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_int_sts/struct.CR_I2C_NAK_EN_R.html\" title=\"struct bl602_pac::i2c::i2c_int_sts::CR_I2C_NAK_EN_R\">CR_I2C_NAK_EN_R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_int_sts::CR_I2C_NAK_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_int_sts/struct.CR_I2C_NAK_EN_W.html\" title=\"struct bl602_pac::i2c::i2c_int_sts::CR_I2C_NAK_EN_W\">CR_I2C_NAK_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::i2c::i2c_int_sts::CR_I2C_NAK_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_int_sts/struct.CR_I2C_RXF_EN_R.html\" title=\"struct bl602_pac::i2c::i2c_int_sts::CR_I2C_RXF_EN_R\">CR_I2C_RXF_EN_R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_int_sts::CR_I2C_RXF_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_int_sts/struct.CR_I2C_RXF_EN_W.html\" title=\"struct bl602_pac::i2c::i2c_int_sts::CR_I2C_RXF_EN_W\">CR_I2C_RXF_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::i2c::i2c_int_sts::CR_I2C_RXF_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_int_sts/struct.CR_I2C_TXF_EN_R.html\" title=\"struct bl602_pac::i2c::i2c_int_sts::CR_I2C_TXF_EN_R\">CR_I2C_TXF_EN_R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_int_sts::CR_I2C_TXF_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_int_sts/struct.CR_I2C_TXF_EN_W.html\" title=\"struct bl602_pac::i2c::i2c_int_sts::CR_I2C_TXF_EN_W\">CR_I2C_TXF_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::i2c::i2c_int_sts::CR_I2C_TXF_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_int_sts/struct.CR_I2C_END_EN_R.html\" title=\"struct bl602_pac::i2c::i2c_int_sts::CR_I2C_END_EN_R\">CR_I2C_END_EN_R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_int_sts::CR_I2C_END_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_int_sts/struct.CR_I2C_END_EN_W.html\" title=\"struct bl602_pac::i2c::i2c_int_sts::CR_I2C_END_EN_W\">CR_I2C_END_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::i2c::i2c_int_sts::CR_I2C_END_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_int_sts/struct.RSVD_21_R.html\" title=\"struct bl602_pac::i2c::i2c_int_sts::RSVD_21_R\">RSVD_21_R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_int_sts::RSVD_21_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_int_sts/struct.RSVD_21_W.html\" title=\"struct bl602_pac::i2c::i2c_int_sts::RSVD_21_W\">RSVD_21_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::i2c::i2c_int_sts::RSVD_21_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_int_sts/struct.CR_I2C_ARB_CLR_R.html\" title=\"struct bl602_pac::i2c::i2c_int_sts::CR_I2C_ARB_CLR_R\">CR_I2C_ARB_CLR_R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_int_sts::CR_I2C_ARB_CLR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_int_sts/struct.CR_I2C_ARB_CLR_W.html\" title=\"struct bl602_pac::i2c::i2c_int_sts::CR_I2C_ARB_CLR_W\">CR_I2C_ARB_CLR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::i2c::i2c_int_sts::CR_I2C_ARB_CLR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_int_sts/struct.CR_I2C_NAK_CLR_R.html\" title=\"struct bl602_pac::i2c::i2c_int_sts::CR_I2C_NAK_CLR_R\">CR_I2C_NAK_CLR_R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_int_sts::CR_I2C_NAK_CLR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_int_sts/struct.CR_I2C_NAK_CLR_W.html\" title=\"struct bl602_pac::i2c::i2c_int_sts::CR_I2C_NAK_CLR_W\">CR_I2C_NAK_CLR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::i2c::i2c_int_sts::CR_I2C_NAK_CLR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_int_sts/struct.RSVD_18_R.html\" title=\"struct bl602_pac::i2c::i2c_int_sts::RSVD_18_R\">RSVD_18_R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_int_sts::RSVD_18_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_int_sts/struct.RSVD_18_W.html\" title=\"struct bl602_pac::i2c::i2c_int_sts::RSVD_18_W\">RSVD_18_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::i2c::i2c_int_sts::RSVD_18_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_int_sts/struct.RSVD_17_R.html\" title=\"struct bl602_pac::i2c::i2c_int_sts::RSVD_17_R\">RSVD_17_R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_int_sts::RSVD_17_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_int_sts/struct.RSVD_17_W.html\" title=\"struct bl602_pac::i2c::i2c_int_sts::RSVD_17_W\">RSVD_17_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::i2c::i2c_int_sts::RSVD_17_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_int_sts/struct.CR_I2C_END_CLR_R.html\" title=\"struct bl602_pac::i2c::i2c_int_sts::CR_I2C_END_CLR_R\">CR_I2C_END_CLR_R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_int_sts::CR_I2C_END_CLR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_int_sts/struct.CR_I2C_END_CLR_W.html\" title=\"struct bl602_pac::i2c::i2c_int_sts::CR_I2C_END_CLR_W\">CR_I2C_END_CLR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::i2c::i2c_int_sts::CR_I2C_END_CLR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_int_sts/struct.CR_I2C_FER_MASK_R.html\" title=\"struct bl602_pac::i2c::i2c_int_sts::CR_I2C_FER_MASK_R\">CR_I2C_FER_MASK_R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_int_sts::CR_I2C_FER_MASK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_int_sts/struct.CR_I2C_FER_MASK_W.html\" title=\"struct bl602_pac::i2c::i2c_int_sts::CR_I2C_FER_MASK_W\">CR_I2C_FER_MASK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::i2c::i2c_int_sts::CR_I2C_FER_MASK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_int_sts/struct.CR_I2C_ARB_MASK_R.html\" title=\"struct bl602_pac::i2c::i2c_int_sts::CR_I2C_ARB_MASK_R\">CR_I2C_ARB_MASK_R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_int_sts::CR_I2C_ARB_MASK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_int_sts/struct.CR_I2C_ARB_MASK_W.html\" title=\"struct bl602_pac::i2c::i2c_int_sts::CR_I2C_ARB_MASK_W\">CR_I2C_ARB_MASK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::i2c::i2c_int_sts::CR_I2C_ARB_MASK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_int_sts/struct.CR_I2C_NAK_MASK_R.html\" title=\"struct bl602_pac::i2c::i2c_int_sts::CR_I2C_NAK_MASK_R\">CR_I2C_NAK_MASK_R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_int_sts::CR_I2C_NAK_MASK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_int_sts/struct.CR_I2C_NAK_MASK_W.html\" title=\"struct bl602_pac::i2c::i2c_int_sts::CR_I2C_NAK_MASK_W\">CR_I2C_NAK_MASK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::i2c::i2c_int_sts::CR_I2C_NAK_MASK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_int_sts/struct.CR_I2C_RXF_MASK_R.html\" title=\"struct bl602_pac::i2c::i2c_int_sts::CR_I2C_RXF_MASK_R\">CR_I2C_RXF_MASK_R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_int_sts::CR_I2C_RXF_MASK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_int_sts/struct.CR_I2C_RXF_MASK_W.html\" title=\"struct bl602_pac::i2c::i2c_int_sts::CR_I2C_RXF_MASK_W\">CR_I2C_RXF_MASK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::i2c::i2c_int_sts::CR_I2C_RXF_MASK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_int_sts/struct.CR_I2C_TXF_MASK_R.html\" title=\"struct bl602_pac::i2c::i2c_int_sts::CR_I2C_TXF_MASK_R\">CR_I2C_TXF_MASK_R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_int_sts::CR_I2C_TXF_MASK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_int_sts/struct.CR_I2C_TXF_MASK_W.html\" title=\"struct bl602_pac::i2c::i2c_int_sts::CR_I2C_TXF_MASK_W\">CR_I2C_TXF_MASK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::i2c::i2c_int_sts::CR_I2C_TXF_MASK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_int_sts/struct.CR_I2C_END_MASK_R.html\" title=\"struct bl602_pac::i2c::i2c_int_sts::CR_I2C_END_MASK_R\">CR_I2C_END_MASK_R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_int_sts::CR_I2C_END_MASK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_int_sts/struct.CR_I2C_END_MASK_W.html\" title=\"struct bl602_pac::i2c::i2c_int_sts::CR_I2C_END_MASK_W\">CR_I2C_END_MASK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::i2c::i2c_int_sts::CR_I2C_END_MASK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_int_sts/struct.I2C_FER_INT_R.html\" title=\"struct bl602_pac::i2c::i2c_int_sts::I2C_FER_INT_R\">I2C_FER_INT_R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_int_sts::I2C_FER_INT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_int_sts/struct.I2C_FER_INT_W.html\" title=\"struct bl602_pac::i2c::i2c_int_sts::I2C_FER_INT_W\">I2C_FER_INT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::i2c::i2c_int_sts::I2C_FER_INT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_int_sts/struct.I2C_ARB_INT_R.html\" title=\"struct bl602_pac::i2c::i2c_int_sts::I2C_ARB_INT_R\">I2C_ARB_INT_R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_int_sts::I2C_ARB_INT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_int_sts/struct.I2C_ARB_INT_W.html\" title=\"struct bl602_pac::i2c::i2c_int_sts::I2C_ARB_INT_W\">I2C_ARB_INT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::i2c::i2c_int_sts::I2C_ARB_INT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_int_sts/struct.I2C_NAK_INT_R.html\" title=\"struct bl602_pac::i2c::i2c_int_sts::I2C_NAK_INT_R\">I2C_NAK_INT_R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_int_sts::I2C_NAK_INT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_int_sts/struct.I2C_NAK_INT_W.html\" title=\"struct bl602_pac::i2c::i2c_int_sts::I2C_NAK_INT_W\">I2C_NAK_INT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::i2c::i2c_int_sts::I2C_NAK_INT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_int_sts/struct.I2C_RXF_INT_R.html\" title=\"struct bl602_pac::i2c::i2c_int_sts::I2C_RXF_INT_R\">I2C_RXF_INT_R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_int_sts::I2C_RXF_INT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_int_sts/struct.I2C_RXF_INT_W.html\" title=\"struct bl602_pac::i2c::i2c_int_sts::I2C_RXF_INT_W\">I2C_RXF_INT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::i2c::i2c_int_sts::I2C_RXF_INT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_int_sts/struct.I2C_TXF_INT_R.html\" title=\"struct bl602_pac::i2c::i2c_int_sts::I2C_TXF_INT_R\">I2C_TXF_INT_R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_int_sts::I2C_TXF_INT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_int_sts/struct.I2C_TXF_INT_W.html\" title=\"struct bl602_pac::i2c::i2c_int_sts::I2C_TXF_INT_W\">I2C_TXF_INT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::i2c::i2c_int_sts::I2C_TXF_INT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_int_sts/struct.I2C_END_INT_R.html\" title=\"struct bl602_pac::i2c::i2c_int_sts::I2C_END_INT_R\">I2C_END_INT_R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_int_sts::I2C_END_INT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_int_sts/struct.I2C_END_INT_W.html\" title=\"struct bl602_pac::i2c::i2c_int_sts::I2C_END_INT_W\">I2C_END_INT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::i2c::i2c_int_sts::I2C_END_INT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_int_sts/struct.I2C_INT_STS_SPEC.html\" title=\"struct bl602_pac::i2c::i2c_int_sts::I2C_INT_STS_SPEC\">I2C_INT_STS_SPEC</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_int_sts::I2C_INT_STS_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_sub_addr/struct.R.html\" title=\"struct bl602_pac::i2c::i2c_sub_addr::R\">R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_sub_addr::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_sub_addr/struct.W.html\" title=\"struct bl602_pac::i2c::i2c_sub_addr::W\">W</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_sub_addr::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_sub_addr/struct.CR_I2C_SUB_ADDR_B3_R.html\" title=\"struct bl602_pac::i2c::i2c_sub_addr::CR_I2C_SUB_ADDR_B3_R\">CR_I2C_SUB_ADDR_B3_R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_sub_addr::CR_I2C_SUB_ADDR_B3_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_sub_addr/struct.CR_I2C_SUB_ADDR_B3_W.html\" title=\"struct bl602_pac::i2c::i2c_sub_addr::CR_I2C_SUB_ADDR_B3_W\">CR_I2C_SUB_ADDR_B3_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::i2c::i2c_sub_addr::CR_I2C_SUB_ADDR_B3_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_sub_addr/struct.CR_I2C_SUB_ADDR_B2_R.html\" title=\"struct bl602_pac::i2c::i2c_sub_addr::CR_I2C_SUB_ADDR_B2_R\">CR_I2C_SUB_ADDR_B2_R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_sub_addr::CR_I2C_SUB_ADDR_B2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_sub_addr/struct.CR_I2C_SUB_ADDR_B2_W.html\" title=\"struct bl602_pac::i2c::i2c_sub_addr::CR_I2C_SUB_ADDR_B2_W\">CR_I2C_SUB_ADDR_B2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::i2c::i2c_sub_addr::CR_I2C_SUB_ADDR_B2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_sub_addr/struct.CR_I2C_SUB_ADDR_B1_R.html\" title=\"struct bl602_pac::i2c::i2c_sub_addr::CR_I2C_SUB_ADDR_B1_R\">CR_I2C_SUB_ADDR_B1_R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_sub_addr::CR_I2C_SUB_ADDR_B1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_sub_addr/struct.CR_I2C_SUB_ADDR_B1_W.html\" title=\"struct bl602_pac::i2c::i2c_sub_addr::CR_I2C_SUB_ADDR_B1_W\">CR_I2C_SUB_ADDR_B1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::i2c::i2c_sub_addr::CR_I2C_SUB_ADDR_B1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_sub_addr/struct.CR_I2C_SUB_ADDR_B0_R.html\" title=\"struct bl602_pac::i2c::i2c_sub_addr::CR_I2C_SUB_ADDR_B0_R\">CR_I2C_SUB_ADDR_B0_R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_sub_addr::CR_I2C_SUB_ADDR_B0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_sub_addr/struct.CR_I2C_SUB_ADDR_B0_W.html\" title=\"struct bl602_pac::i2c::i2c_sub_addr::CR_I2C_SUB_ADDR_B0_W\">CR_I2C_SUB_ADDR_B0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::i2c::i2c_sub_addr::CR_I2C_SUB_ADDR_B0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_sub_addr/struct.I2C_SUB_ADDR_SPEC.html\" title=\"struct bl602_pac::i2c::i2c_sub_addr::I2C_SUB_ADDR_SPEC\">I2C_SUB_ADDR_SPEC</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_sub_addr::I2C_SUB_ADDR_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_bus_busy/struct.R.html\" title=\"struct bl602_pac::i2c::i2c_bus_busy::R\">R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_bus_busy::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_bus_busy/struct.W.html\" title=\"struct bl602_pac::i2c::i2c_bus_busy::W\">W</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_bus_busy::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_bus_busy/struct.CR_I2C_BUS_BUSY_CLR_R.html\" title=\"struct bl602_pac::i2c::i2c_bus_busy::CR_I2C_BUS_BUSY_CLR_R\">CR_I2C_BUS_BUSY_CLR_R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_bus_busy::CR_I2C_BUS_BUSY_CLR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_bus_busy/struct.CR_I2C_BUS_BUSY_CLR_W.html\" title=\"struct bl602_pac::i2c::i2c_bus_busy::CR_I2C_BUS_BUSY_CLR_W\">CR_I2C_BUS_BUSY_CLR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::i2c::i2c_bus_busy::CR_I2C_BUS_BUSY_CLR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_bus_busy/struct.STS_I2C_BUS_BUSY_R.html\" title=\"struct bl602_pac::i2c::i2c_bus_busy::STS_I2C_BUS_BUSY_R\">STS_I2C_BUS_BUSY_R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_bus_busy::STS_I2C_BUS_BUSY_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_bus_busy/struct.STS_I2C_BUS_BUSY_W.html\" title=\"struct bl602_pac::i2c::i2c_bus_busy::STS_I2C_BUS_BUSY_W\">STS_I2C_BUS_BUSY_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::i2c::i2c_bus_busy::STS_I2C_BUS_BUSY_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_bus_busy/struct.I2C_BUS_BUSY_SPEC.html\" title=\"struct bl602_pac::i2c::i2c_bus_busy::I2C_BUS_BUSY_SPEC\">I2C_BUS_BUSY_SPEC</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_bus_busy::I2C_BUS_BUSY_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_prd_start/struct.R.html\" title=\"struct bl602_pac::i2c::i2c_prd_start::R\">R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_prd_start::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_prd_start/struct.W.html\" title=\"struct bl602_pac::i2c::i2c_prd_start::W\">W</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_prd_start::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_prd_start/struct.CR_I2C_PRD_S_PH_3_R.html\" title=\"struct bl602_pac::i2c::i2c_prd_start::CR_I2C_PRD_S_PH_3_R\">CR_I2C_PRD_S_PH_3_R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_prd_start::CR_I2C_PRD_S_PH_3_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_prd_start/struct.CR_I2C_PRD_S_PH_3_W.html\" title=\"struct bl602_pac::i2c::i2c_prd_start::CR_I2C_PRD_S_PH_3_W\">CR_I2C_PRD_S_PH_3_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::i2c::i2c_prd_start::CR_I2C_PRD_S_PH_3_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_prd_start/struct.CR_I2C_PRD_S_PH_2_R.html\" title=\"struct bl602_pac::i2c::i2c_prd_start::CR_I2C_PRD_S_PH_2_R\">CR_I2C_PRD_S_PH_2_R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_prd_start::CR_I2C_PRD_S_PH_2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_prd_start/struct.CR_I2C_PRD_S_PH_2_W.html\" title=\"struct bl602_pac::i2c::i2c_prd_start::CR_I2C_PRD_S_PH_2_W\">CR_I2C_PRD_S_PH_2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::i2c::i2c_prd_start::CR_I2C_PRD_S_PH_2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_prd_start/struct.CR_I2C_PRD_S_PH_1_R.html\" title=\"struct bl602_pac::i2c::i2c_prd_start::CR_I2C_PRD_S_PH_1_R\">CR_I2C_PRD_S_PH_1_R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_prd_start::CR_I2C_PRD_S_PH_1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_prd_start/struct.CR_I2C_PRD_S_PH_1_W.html\" title=\"struct bl602_pac::i2c::i2c_prd_start::CR_I2C_PRD_S_PH_1_W\">CR_I2C_PRD_S_PH_1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::i2c::i2c_prd_start::CR_I2C_PRD_S_PH_1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_prd_start/struct.CR_I2C_PRD_S_PH_0_R.html\" title=\"struct bl602_pac::i2c::i2c_prd_start::CR_I2C_PRD_S_PH_0_R\">CR_I2C_PRD_S_PH_0_R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_prd_start::CR_I2C_PRD_S_PH_0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_prd_start/struct.CR_I2C_PRD_S_PH_0_W.html\" title=\"struct bl602_pac::i2c::i2c_prd_start::CR_I2C_PRD_S_PH_0_W\">CR_I2C_PRD_S_PH_0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::i2c::i2c_prd_start::CR_I2C_PRD_S_PH_0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_prd_start/struct.I2C_PRD_START_SPEC.html\" title=\"struct bl602_pac::i2c::i2c_prd_start::I2C_PRD_START_SPEC\">I2C_PRD_START_SPEC</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_prd_start::I2C_PRD_START_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_prd_stop/struct.R.html\" title=\"struct bl602_pac::i2c::i2c_prd_stop::R\">R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_prd_stop::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_prd_stop/struct.W.html\" title=\"struct bl602_pac::i2c::i2c_prd_stop::W\">W</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_prd_stop::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_prd_stop/struct.CR_I2C_PRD_P_PH_3_R.html\" title=\"struct bl602_pac::i2c::i2c_prd_stop::CR_I2C_PRD_P_PH_3_R\">CR_I2C_PRD_P_PH_3_R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_prd_stop::CR_I2C_PRD_P_PH_3_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_prd_stop/struct.CR_I2C_PRD_P_PH_3_W.html\" title=\"struct bl602_pac::i2c::i2c_prd_stop::CR_I2C_PRD_P_PH_3_W\">CR_I2C_PRD_P_PH_3_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::i2c::i2c_prd_stop::CR_I2C_PRD_P_PH_3_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_prd_stop/struct.CR_I2C_PRD_P_PH_2_R.html\" title=\"struct bl602_pac::i2c::i2c_prd_stop::CR_I2C_PRD_P_PH_2_R\">CR_I2C_PRD_P_PH_2_R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_prd_stop::CR_I2C_PRD_P_PH_2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_prd_stop/struct.CR_I2C_PRD_P_PH_2_W.html\" title=\"struct bl602_pac::i2c::i2c_prd_stop::CR_I2C_PRD_P_PH_2_W\">CR_I2C_PRD_P_PH_2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::i2c::i2c_prd_stop::CR_I2C_PRD_P_PH_2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_prd_stop/struct.CR_I2C_PRD_P_PH_1_R.html\" title=\"struct bl602_pac::i2c::i2c_prd_stop::CR_I2C_PRD_P_PH_1_R\">CR_I2C_PRD_P_PH_1_R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_prd_stop::CR_I2C_PRD_P_PH_1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_prd_stop/struct.CR_I2C_PRD_P_PH_1_W.html\" title=\"struct bl602_pac::i2c::i2c_prd_stop::CR_I2C_PRD_P_PH_1_W\">CR_I2C_PRD_P_PH_1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::i2c::i2c_prd_stop::CR_I2C_PRD_P_PH_1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_prd_stop/struct.CR_I2C_PRD_P_PH_0_R.html\" title=\"struct bl602_pac::i2c::i2c_prd_stop::CR_I2C_PRD_P_PH_0_R\">CR_I2C_PRD_P_PH_0_R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_prd_stop::CR_I2C_PRD_P_PH_0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_prd_stop/struct.CR_I2C_PRD_P_PH_0_W.html\" title=\"struct bl602_pac::i2c::i2c_prd_stop::CR_I2C_PRD_P_PH_0_W\">CR_I2C_PRD_P_PH_0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::i2c::i2c_prd_stop::CR_I2C_PRD_P_PH_0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_prd_stop/struct.I2C_PRD_STOP_SPEC.html\" title=\"struct bl602_pac::i2c::i2c_prd_stop::I2C_PRD_STOP_SPEC\">I2C_PRD_STOP_SPEC</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_prd_stop::I2C_PRD_STOP_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_prd_data/struct.R.html\" title=\"struct bl602_pac::i2c::i2c_prd_data::R\">R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_prd_data::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_prd_data/struct.W.html\" title=\"struct bl602_pac::i2c::i2c_prd_data::W\">W</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_prd_data::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_prd_data/struct.CR_I2C_PRD_D_PH_3_R.html\" title=\"struct bl602_pac::i2c::i2c_prd_data::CR_I2C_PRD_D_PH_3_R\">CR_I2C_PRD_D_PH_3_R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_prd_data::CR_I2C_PRD_D_PH_3_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_prd_data/struct.CR_I2C_PRD_D_PH_3_W.html\" title=\"struct bl602_pac::i2c::i2c_prd_data::CR_I2C_PRD_D_PH_3_W\">CR_I2C_PRD_D_PH_3_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::i2c::i2c_prd_data::CR_I2C_PRD_D_PH_3_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_prd_data/struct.CR_I2C_PRD_D_PH_2_R.html\" title=\"struct bl602_pac::i2c::i2c_prd_data::CR_I2C_PRD_D_PH_2_R\">CR_I2C_PRD_D_PH_2_R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_prd_data::CR_I2C_PRD_D_PH_2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_prd_data/struct.CR_I2C_PRD_D_PH_2_W.html\" title=\"struct bl602_pac::i2c::i2c_prd_data::CR_I2C_PRD_D_PH_2_W\">CR_I2C_PRD_D_PH_2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::i2c::i2c_prd_data::CR_I2C_PRD_D_PH_2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_prd_data/struct.CR_I2C_PRD_D_PH_1_R.html\" title=\"struct bl602_pac::i2c::i2c_prd_data::CR_I2C_PRD_D_PH_1_R\">CR_I2C_PRD_D_PH_1_R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_prd_data::CR_I2C_PRD_D_PH_1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_prd_data/struct.CR_I2C_PRD_D_PH_1_W.html\" title=\"struct bl602_pac::i2c::i2c_prd_data::CR_I2C_PRD_D_PH_1_W\">CR_I2C_PRD_D_PH_1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::i2c::i2c_prd_data::CR_I2C_PRD_D_PH_1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_prd_data/struct.CR_I2C_PRD_D_PH_0_R.html\" title=\"struct bl602_pac::i2c::i2c_prd_data::CR_I2C_PRD_D_PH_0_R\">CR_I2C_PRD_D_PH_0_R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_prd_data::CR_I2C_PRD_D_PH_0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_prd_data/struct.CR_I2C_PRD_D_PH_0_W.html\" title=\"struct bl602_pac::i2c::i2c_prd_data::CR_I2C_PRD_D_PH_0_W\">CR_I2C_PRD_D_PH_0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::i2c::i2c_prd_data::CR_I2C_PRD_D_PH_0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_prd_data/struct.I2C_PRD_DATA_SPEC.html\" title=\"struct bl602_pac::i2c::i2c_prd_data::I2C_PRD_DATA_SPEC\">I2C_PRD_DATA_SPEC</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_prd_data::I2C_PRD_DATA_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_fifo_config_0/struct.R.html\" title=\"struct bl602_pac::i2c::i2c_fifo_config_0::R\">R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_fifo_config_0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_fifo_config_0/struct.W.html\" title=\"struct bl602_pac::i2c::i2c_fifo_config_0::W\">W</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_fifo_config_0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_fifo_config_0/struct.RX_FIFO_UNDERFLOW_R.html\" title=\"struct bl602_pac::i2c::i2c_fifo_config_0::RX_FIFO_UNDERFLOW_R\">RX_FIFO_UNDERFLOW_R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_fifo_config_0::RX_FIFO_UNDERFLOW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_fifo_config_0/struct.RX_FIFO_UNDERFLOW_W.html\" title=\"struct bl602_pac::i2c::i2c_fifo_config_0::RX_FIFO_UNDERFLOW_W\">RX_FIFO_UNDERFLOW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::i2c::i2c_fifo_config_0::RX_FIFO_UNDERFLOW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_fifo_config_0/struct.RX_FIFO_OVERFLOW_R.html\" title=\"struct bl602_pac::i2c::i2c_fifo_config_0::RX_FIFO_OVERFLOW_R\">RX_FIFO_OVERFLOW_R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_fifo_config_0::RX_FIFO_OVERFLOW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_fifo_config_0/struct.RX_FIFO_OVERFLOW_W.html\" title=\"struct bl602_pac::i2c::i2c_fifo_config_0::RX_FIFO_OVERFLOW_W\">RX_FIFO_OVERFLOW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::i2c::i2c_fifo_config_0::RX_FIFO_OVERFLOW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_fifo_config_0/struct.TX_FIFO_UNDERFLOW_R.html\" title=\"struct bl602_pac::i2c::i2c_fifo_config_0::TX_FIFO_UNDERFLOW_R\">TX_FIFO_UNDERFLOW_R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_fifo_config_0::TX_FIFO_UNDERFLOW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_fifo_config_0/struct.TX_FIFO_UNDERFLOW_W.html\" title=\"struct bl602_pac::i2c::i2c_fifo_config_0::TX_FIFO_UNDERFLOW_W\">TX_FIFO_UNDERFLOW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::i2c::i2c_fifo_config_0::TX_FIFO_UNDERFLOW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_fifo_config_0/struct.TX_FIFO_OVERFLOW_R.html\" title=\"struct bl602_pac::i2c::i2c_fifo_config_0::TX_FIFO_OVERFLOW_R\">TX_FIFO_OVERFLOW_R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_fifo_config_0::TX_FIFO_OVERFLOW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_fifo_config_0/struct.TX_FIFO_OVERFLOW_W.html\" title=\"struct bl602_pac::i2c::i2c_fifo_config_0::TX_FIFO_OVERFLOW_W\">TX_FIFO_OVERFLOW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::i2c::i2c_fifo_config_0::TX_FIFO_OVERFLOW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_fifo_config_0/struct.RX_FIFO_CLR_R.html\" title=\"struct bl602_pac::i2c::i2c_fifo_config_0::RX_FIFO_CLR_R\">RX_FIFO_CLR_R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_fifo_config_0::RX_FIFO_CLR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_fifo_config_0/struct.RX_FIFO_CLR_W.html\" title=\"struct bl602_pac::i2c::i2c_fifo_config_0::RX_FIFO_CLR_W\">RX_FIFO_CLR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::i2c::i2c_fifo_config_0::RX_FIFO_CLR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_fifo_config_0/struct.TX_FIFO_CLR_R.html\" title=\"struct bl602_pac::i2c::i2c_fifo_config_0::TX_FIFO_CLR_R\">TX_FIFO_CLR_R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_fifo_config_0::TX_FIFO_CLR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_fifo_config_0/struct.TX_FIFO_CLR_W.html\" title=\"struct bl602_pac::i2c::i2c_fifo_config_0::TX_FIFO_CLR_W\">TX_FIFO_CLR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::i2c::i2c_fifo_config_0::TX_FIFO_CLR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_fifo_config_0/struct.I2C_DMA_RX_EN_R.html\" title=\"struct bl602_pac::i2c::i2c_fifo_config_0::I2C_DMA_RX_EN_R\">I2C_DMA_RX_EN_R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_fifo_config_0::I2C_DMA_RX_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_fifo_config_0/struct.I2C_DMA_RX_EN_W.html\" title=\"struct bl602_pac::i2c::i2c_fifo_config_0::I2C_DMA_RX_EN_W\">I2C_DMA_RX_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::i2c::i2c_fifo_config_0::I2C_DMA_RX_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_fifo_config_0/struct.I2C_DMA_TX_EN_R.html\" title=\"struct bl602_pac::i2c::i2c_fifo_config_0::I2C_DMA_TX_EN_R\">I2C_DMA_TX_EN_R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_fifo_config_0::I2C_DMA_TX_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_fifo_config_0/struct.I2C_DMA_TX_EN_W.html\" title=\"struct bl602_pac::i2c::i2c_fifo_config_0::I2C_DMA_TX_EN_W\">I2C_DMA_TX_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::i2c::i2c_fifo_config_0::I2C_DMA_TX_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_fifo_config_0/struct.I2C_FIFO_CONFIG_0_SPEC.html\" title=\"struct bl602_pac::i2c::i2c_fifo_config_0::I2C_FIFO_CONFIG_0_SPEC\">I2C_FIFO_CONFIG_0_SPEC</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_fifo_config_0::I2C_FIFO_CONFIG_0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_fifo_config_1/struct.R.html\" title=\"struct bl602_pac::i2c::i2c_fifo_config_1::R\">R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_fifo_config_1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_fifo_config_1/struct.W.html\" title=\"struct bl602_pac::i2c::i2c_fifo_config_1::W\">W</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_fifo_config_1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_fifo_config_1/struct.RX_FIFO_TH_R.html\" title=\"struct bl602_pac::i2c::i2c_fifo_config_1::RX_FIFO_TH_R\">RX_FIFO_TH_R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_fifo_config_1::RX_FIFO_TH_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_fifo_config_1/struct.RX_FIFO_TH_W.html\" title=\"struct bl602_pac::i2c::i2c_fifo_config_1::RX_FIFO_TH_W\">RX_FIFO_TH_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::i2c::i2c_fifo_config_1::RX_FIFO_TH_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_fifo_config_1/struct.TX_FIFO_TH_R.html\" title=\"struct bl602_pac::i2c::i2c_fifo_config_1::TX_FIFO_TH_R\">TX_FIFO_TH_R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_fifo_config_1::TX_FIFO_TH_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_fifo_config_1/struct.TX_FIFO_TH_W.html\" title=\"struct bl602_pac::i2c::i2c_fifo_config_1::TX_FIFO_TH_W\">TX_FIFO_TH_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::i2c::i2c_fifo_config_1::TX_FIFO_TH_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_fifo_config_1/struct.RX_FIFO_CNT_R.html\" title=\"struct bl602_pac::i2c::i2c_fifo_config_1::RX_FIFO_CNT_R\">RX_FIFO_CNT_R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_fifo_config_1::RX_FIFO_CNT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_fifo_config_1/struct.RX_FIFO_CNT_W.html\" title=\"struct bl602_pac::i2c::i2c_fifo_config_1::RX_FIFO_CNT_W\">RX_FIFO_CNT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::i2c::i2c_fifo_config_1::RX_FIFO_CNT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_fifo_config_1/struct.TX_FIFO_CNT_R.html\" title=\"struct bl602_pac::i2c::i2c_fifo_config_1::TX_FIFO_CNT_R\">TX_FIFO_CNT_R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_fifo_config_1::TX_FIFO_CNT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_fifo_config_1/struct.TX_FIFO_CNT_W.html\" title=\"struct bl602_pac::i2c::i2c_fifo_config_1::TX_FIFO_CNT_W\">TX_FIFO_CNT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::i2c::i2c_fifo_config_1::TX_FIFO_CNT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_fifo_config_1/struct.I2C_FIFO_CONFIG_1_SPEC.html\" title=\"struct bl602_pac::i2c::i2c_fifo_config_1::I2C_FIFO_CONFIG_1_SPEC\">I2C_FIFO_CONFIG_1_SPEC</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_fifo_config_1::I2C_FIFO_CONFIG_1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_fifo_wdata/struct.R.html\" title=\"struct bl602_pac::i2c::i2c_fifo_wdata::R\">R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_fifo_wdata::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_fifo_wdata/struct.W.html\" title=\"struct bl602_pac::i2c::i2c_fifo_wdata::W\">W</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_fifo_wdata::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_fifo_wdata/struct.I2C_FIFO_WDATA_R.html\" title=\"struct bl602_pac::i2c::i2c_fifo_wdata::I2C_FIFO_WDATA_R\">I2C_FIFO_WDATA_R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_fifo_wdata::I2C_FIFO_WDATA_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_fifo_wdata/struct.I2C_FIFO_WDATA_W.html\" title=\"struct bl602_pac::i2c::i2c_fifo_wdata::I2C_FIFO_WDATA_W\">I2C_FIFO_WDATA_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::i2c::i2c_fifo_wdata::I2C_FIFO_WDATA_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_fifo_wdata/struct.I2C_FIFO_WDATA_SPEC.html\" title=\"struct bl602_pac::i2c::i2c_fifo_wdata::I2C_FIFO_WDATA_SPEC\">I2C_FIFO_WDATA_SPEC</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_fifo_wdata::I2C_FIFO_WDATA_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_fifo_rdata/struct.R.html\" title=\"struct bl602_pac::i2c::i2c_fifo_rdata::R\">R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_fifo_rdata::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_fifo_rdata/struct.W.html\" title=\"struct bl602_pac::i2c::i2c_fifo_rdata::W\">W</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_fifo_rdata::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_fifo_rdata/struct.I2C_FIFO_RDATA_R.html\" title=\"struct bl602_pac::i2c::i2c_fifo_rdata::I2C_FIFO_RDATA_R\">I2C_FIFO_RDATA_R</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_fifo_rdata::I2C_FIFO_RDATA_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_fifo_rdata/struct.I2C_FIFO_RDATA_W.html\" title=\"struct bl602_pac::i2c::i2c_fifo_rdata::I2C_FIFO_RDATA_W\">I2C_FIFO_RDATA_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::i2c::i2c_fifo_rdata::I2C_FIFO_RDATA_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/i2c/i2c_fifo_rdata/struct.I2C_FIFO_RDATA_SPEC.html\" title=\"struct bl602_pac::i2c::i2c_fifo_rdata::I2C_FIFO_RDATA_SPEC\">I2C_FIFO_RDATA_SPEC</a>","synthetic":true,"types":["bl602_pac::i2c::i2c_fifo_rdata::I2C_FIFO_RDATA_SPEC"]},{"text":"impl !Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/struct.RegisterBlock.html\" title=\"struct bl602_pac::pwm::RegisterBlock\">RegisterBlock</a>","synthetic":true,"types":["bl602_pac::pwm::RegisterBlock"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm_int_config/struct.R.html\" title=\"struct bl602_pac::pwm::pwm_int_config::R\">R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm_int_config::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm_int_config/struct.W.html\" title=\"struct bl602_pac::pwm::pwm_int_config::W\">W</a>","synthetic":true,"types":["bl602_pac::pwm::pwm_int_config::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm_int_config/struct.PWM_INT_CLEAR_R.html\" title=\"struct bl602_pac::pwm::pwm_int_config::PWM_INT_CLEAR_R\">PWM_INT_CLEAR_R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm_int_config::PWM_INT_CLEAR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm_int_config/struct.PWM_INT_CLEAR_W.html\" title=\"struct bl602_pac::pwm::pwm_int_config::PWM_INT_CLEAR_W\">PWM_INT_CLEAR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pwm::pwm_int_config::PWM_INT_CLEAR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm_int_config/struct.PWM_INTERRUPT_STS_R.html\" title=\"struct bl602_pac::pwm::pwm_int_config::PWM_INTERRUPT_STS_R\">PWM_INTERRUPT_STS_R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm_int_config::PWM_INTERRUPT_STS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm_int_config/struct.PWM_INTERRUPT_STS_W.html\" title=\"struct bl602_pac::pwm::pwm_int_config::PWM_INTERRUPT_STS_W\">PWM_INTERRUPT_STS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pwm::pwm_int_config::PWM_INTERRUPT_STS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm_int_config/struct.PWM_INT_CONFIG_SPEC.html\" title=\"struct bl602_pac::pwm::pwm_int_config::PWM_INT_CONFIG_SPEC\">PWM_INT_CONFIG_SPEC</a>","synthetic":true,"types":["bl602_pac::pwm::pwm_int_config::PWM_INT_CONFIG_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm0_clkdiv/struct.R.html\" title=\"struct bl602_pac::pwm::pwm0_clkdiv::R\">R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm0_clkdiv::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm0_clkdiv/struct.W.html\" title=\"struct bl602_pac::pwm::pwm0_clkdiv::W\">W</a>","synthetic":true,"types":["bl602_pac::pwm::pwm0_clkdiv::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm0_clkdiv/struct.PWM_CLK_DIV_R.html\" title=\"struct bl602_pac::pwm::pwm0_clkdiv::PWM_CLK_DIV_R\">PWM_CLK_DIV_R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm0_clkdiv::PWM_CLK_DIV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm0_clkdiv/struct.PWM_CLK_DIV_W.html\" title=\"struct bl602_pac::pwm::pwm0_clkdiv::PWM_CLK_DIV_W\">PWM_CLK_DIV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pwm::pwm0_clkdiv::PWM_CLK_DIV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm0_clkdiv/struct.PWM0_CLKDIV_SPEC.html\" title=\"struct bl602_pac::pwm::pwm0_clkdiv::PWM0_CLKDIV_SPEC\">PWM0_CLKDIV_SPEC</a>","synthetic":true,"types":["bl602_pac::pwm::pwm0_clkdiv::PWM0_CLKDIV_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm0_thre1/struct.R.html\" title=\"struct bl602_pac::pwm::pwm0_thre1::R\">R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm0_thre1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm0_thre1/struct.W.html\" title=\"struct bl602_pac::pwm::pwm0_thre1::W\">W</a>","synthetic":true,"types":["bl602_pac::pwm::pwm0_thre1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm0_thre1/struct.PWM_THRE1_R.html\" title=\"struct bl602_pac::pwm::pwm0_thre1::PWM_THRE1_R\">PWM_THRE1_R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm0_thre1::PWM_THRE1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm0_thre1/struct.PWM_THRE1_W.html\" title=\"struct bl602_pac::pwm::pwm0_thre1::PWM_THRE1_W\">PWM_THRE1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pwm::pwm0_thre1::PWM_THRE1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm0_thre1/struct.PWM0_THRE1_SPEC.html\" title=\"struct bl602_pac::pwm::pwm0_thre1::PWM0_THRE1_SPEC\">PWM0_THRE1_SPEC</a>","synthetic":true,"types":["bl602_pac::pwm::pwm0_thre1::PWM0_THRE1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm0_thre2/struct.R.html\" title=\"struct bl602_pac::pwm::pwm0_thre2::R\">R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm0_thre2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm0_thre2/struct.W.html\" title=\"struct bl602_pac::pwm::pwm0_thre2::W\">W</a>","synthetic":true,"types":["bl602_pac::pwm::pwm0_thre2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm0_thre2/struct.PWM_THRE2_R.html\" title=\"struct bl602_pac::pwm::pwm0_thre2::PWM_THRE2_R\">PWM_THRE2_R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm0_thre2::PWM_THRE2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm0_thre2/struct.PWM_THRE2_W.html\" title=\"struct bl602_pac::pwm::pwm0_thre2::PWM_THRE2_W\">PWM_THRE2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pwm::pwm0_thre2::PWM_THRE2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm0_thre2/struct.PWM0_THRE2_SPEC.html\" title=\"struct bl602_pac::pwm::pwm0_thre2::PWM0_THRE2_SPEC\">PWM0_THRE2_SPEC</a>","synthetic":true,"types":["bl602_pac::pwm::pwm0_thre2::PWM0_THRE2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm0_period/struct.R.html\" title=\"struct bl602_pac::pwm::pwm0_period::R\">R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm0_period::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm0_period/struct.W.html\" title=\"struct bl602_pac::pwm::pwm0_period::W\">W</a>","synthetic":true,"types":["bl602_pac::pwm::pwm0_period::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm0_period/struct.PWM_PERIOD_R.html\" title=\"struct bl602_pac::pwm::pwm0_period::PWM_PERIOD_R\">PWM_PERIOD_R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm0_period::PWM_PERIOD_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm0_period/struct.PWM_PERIOD_W.html\" title=\"struct bl602_pac::pwm::pwm0_period::PWM_PERIOD_W\">PWM_PERIOD_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pwm::pwm0_period::PWM_PERIOD_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm0_period/struct.PWM0_PERIOD_SPEC.html\" title=\"struct bl602_pac::pwm::pwm0_period::PWM0_PERIOD_SPEC\">PWM0_PERIOD_SPEC</a>","synthetic":true,"types":["bl602_pac::pwm::pwm0_period::PWM0_PERIOD_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm0_config/struct.R.html\" title=\"struct bl602_pac::pwm::pwm0_config::R\">R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm0_config::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm0_config/struct.W.html\" title=\"struct bl602_pac::pwm::pwm0_config::W\">W</a>","synthetic":true,"types":["bl602_pac::pwm::pwm0_config::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm0_config/struct.PWM_STS_TOP_R.html\" title=\"struct bl602_pac::pwm::pwm0_config::PWM_STS_TOP_R\">PWM_STS_TOP_R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm0_config::PWM_STS_TOP_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm0_config/struct.PWM_STS_TOP_W.html\" title=\"struct bl602_pac::pwm::pwm0_config::PWM_STS_TOP_W\">PWM_STS_TOP_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pwm::pwm0_config::PWM_STS_TOP_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm0_config/struct.PWM_STOP_EN_R.html\" title=\"struct bl602_pac::pwm::pwm0_config::PWM_STOP_EN_R\">PWM_STOP_EN_R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm0_config::PWM_STOP_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm0_config/struct.PWM_STOP_EN_W.html\" title=\"struct bl602_pac::pwm::pwm0_config::PWM_STOP_EN_W\">PWM_STOP_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pwm::pwm0_config::PWM_STOP_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm0_config/struct.PWM_SW_MODE_R.html\" title=\"struct bl602_pac::pwm::pwm0_config::PWM_SW_MODE_R\">PWM_SW_MODE_R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm0_config::PWM_SW_MODE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm0_config/struct.PWM_SW_MODE_W.html\" title=\"struct bl602_pac::pwm::pwm0_config::PWM_SW_MODE_W\">PWM_SW_MODE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pwm::pwm0_config::PWM_SW_MODE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm0_config/struct.PWM_SW_FORCE_VAL_R.html\" title=\"struct bl602_pac::pwm::pwm0_config::PWM_SW_FORCE_VAL_R\">PWM_SW_FORCE_VAL_R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm0_config::PWM_SW_FORCE_VAL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm0_config/struct.PWM_SW_FORCE_VAL_W.html\" title=\"struct bl602_pac::pwm::pwm0_config::PWM_SW_FORCE_VAL_W\">PWM_SW_FORCE_VAL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pwm::pwm0_config::PWM_SW_FORCE_VAL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm0_config/struct.PWM_STOP_MODE_R.html\" title=\"struct bl602_pac::pwm::pwm0_config::PWM_STOP_MODE_R\">PWM_STOP_MODE_R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm0_config::PWM_STOP_MODE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm0_config/struct.PWM_STOP_MODE_W.html\" title=\"struct bl602_pac::pwm::pwm0_config::PWM_STOP_MODE_W\">PWM_STOP_MODE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pwm::pwm0_config::PWM_STOP_MODE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm0_config/struct.PWM_OUT_INV_R.html\" title=\"struct bl602_pac::pwm::pwm0_config::PWM_OUT_INV_R\">PWM_OUT_INV_R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm0_config::PWM_OUT_INV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm0_config/struct.PWM_OUT_INV_W.html\" title=\"struct bl602_pac::pwm::pwm0_config::PWM_OUT_INV_W\">PWM_OUT_INV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pwm::pwm0_config::PWM_OUT_INV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm0_config/struct.REG_CLK_SEL_R.html\" title=\"struct bl602_pac::pwm::pwm0_config::REG_CLK_SEL_R\">REG_CLK_SEL_R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm0_config::REG_CLK_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm0_config/struct.REG_CLK_SEL_W.html\" title=\"struct bl602_pac::pwm::pwm0_config::REG_CLK_SEL_W\">REG_CLK_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pwm::pwm0_config::REG_CLK_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm0_config/struct.PWM0_CONFIG_SPEC.html\" title=\"struct bl602_pac::pwm::pwm0_config::PWM0_CONFIG_SPEC\">PWM0_CONFIG_SPEC</a>","synthetic":true,"types":["bl602_pac::pwm::pwm0_config::PWM0_CONFIG_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm0_interrupt/struct.R.html\" title=\"struct bl602_pac::pwm::pwm0_interrupt::R\">R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm0_interrupt::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm0_interrupt/struct.W.html\" title=\"struct bl602_pac::pwm::pwm0_interrupt::W\">W</a>","synthetic":true,"types":["bl602_pac::pwm::pwm0_interrupt::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm0_interrupt/struct.PWM_INT_ENABLE_R.html\" title=\"struct bl602_pac::pwm::pwm0_interrupt::PWM_INT_ENABLE_R\">PWM_INT_ENABLE_R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm0_interrupt::PWM_INT_ENABLE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm0_interrupt/struct.PWM_INT_ENABLE_W.html\" title=\"struct bl602_pac::pwm::pwm0_interrupt::PWM_INT_ENABLE_W\">PWM_INT_ENABLE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pwm::pwm0_interrupt::PWM_INT_ENABLE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm0_interrupt/struct.PWM_INT_PERIOD_CNT_R.html\" title=\"struct bl602_pac::pwm::pwm0_interrupt::PWM_INT_PERIOD_CNT_R\">PWM_INT_PERIOD_CNT_R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm0_interrupt::PWM_INT_PERIOD_CNT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm0_interrupt/struct.PWM_INT_PERIOD_CNT_W.html\" title=\"struct bl602_pac::pwm::pwm0_interrupt::PWM_INT_PERIOD_CNT_W\">PWM_INT_PERIOD_CNT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pwm::pwm0_interrupt::PWM_INT_PERIOD_CNT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm0_interrupt/struct.PWM0_INTERRUPT_SPEC.html\" title=\"struct bl602_pac::pwm::pwm0_interrupt::PWM0_INTERRUPT_SPEC\">PWM0_INTERRUPT_SPEC</a>","synthetic":true,"types":["bl602_pac::pwm::pwm0_interrupt::PWM0_INTERRUPT_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm1_clkdiv/struct.R.html\" title=\"struct bl602_pac::pwm::pwm1_clkdiv::R\">R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm1_clkdiv::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm1_clkdiv/struct.W.html\" title=\"struct bl602_pac::pwm::pwm1_clkdiv::W\">W</a>","synthetic":true,"types":["bl602_pac::pwm::pwm1_clkdiv::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm1_clkdiv/struct.PWM_CLK_DIV_R.html\" title=\"struct bl602_pac::pwm::pwm1_clkdiv::PWM_CLK_DIV_R\">PWM_CLK_DIV_R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm1_clkdiv::PWM_CLK_DIV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm1_clkdiv/struct.PWM_CLK_DIV_W.html\" title=\"struct bl602_pac::pwm::pwm1_clkdiv::PWM_CLK_DIV_W\">PWM_CLK_DIV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pwm::pwm1_clkdiv::PWM_CLK_DIV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm1_clkdiv/struct.PWM1_CLKDIV_SPEC.html\" title=\"struct bl602_pac::pwm::pwm1_clkdiv::PWM1_CLKDIV_SPEC\">PWM1_CLKDIV_SPEC</a>","synthetic":true,"types":["bl602_pac::pwm::pwm1_clkdiv::PWM1_CLKDIV_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm1_thre1/struct.R.html\" title=\"struct bl602_pac::pwm::pwm1_thre1::R\">R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm1_thre1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm1_thre1/struct.W.html\" title=\"struct bl602_pac::pwm::pwm1_thre1::W\">W</a>","synthetic":true,"types":["bl602_pac::pwm::pwm1_thre1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm1_thre1/struct.PWM_THRE1_R.html\" title=\"struct bl602_pac::pwm::pwm1_thre1::PWM_THRE1_R\">PWM_THRE1_R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm1_thre1::PWM_THRE1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm1_thre1/struct.PWM_THRE1_W.html\" title=\"struct bl602_pac::pwm::pwm1_thre1::PWM_THRE1_W\">PWM_THRE1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pwm::pwm1_thre1::PWM_THRE1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm1_thre1/struct.PWM1_THRE1_SPEC.html\" title=\"struct bl602_pac::pwm::pwm1_thre1::PWM1_THRE1_SPEC\">PWM1_THRE1_SPEC</a>","synthetic":true,"types":["bl602_pac::pwm::pwm1_thre1::PWM1_THRE1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm1_thre2/struct.R.html\" title=\"struct bl602_pac::pwm::pwm1_thre2::R\">R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm1_thre2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm1_thre2/struct.W.html\" title=\"struct bl602_pac::pwm::pwm1_thre2::W\">W</a>","synthetic":true,"types":["bl602_pac::pwm::pwm1_thre2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm1_thre2/struct.PWM_THRE2_R.html\" title=\"struct bl602_pac::pwm::pwm1_thre2::PWM_THRE2_R\">PWM_THRE2_R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm1_thre2::PWM_THRE2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm1_thre2/struct.PWM_THRE2_W.html\" title=\"struct bl602_pac::pwm::pwm1_thre2::PWM_THRE2_W\">PWM_THRE2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pwm::pwm1_thre2::PWM_THRE2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm1_thre2/struct.PWM1_THRE2_SPEC.html\" title=\"struct bl602_pac::pwm::pwm1_thre2::PWM1_THRE2_SPEC\">PWM1_THRE2_SPEC</a>","synthetic":true,"types":["bl602_pac::pwm::pwm1_thre2::PWM1_THRE2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm1_period/struct.R.html\" title=\"struct bl602_pac::pwm::pwm1_period::R\">R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm1_period::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm1_period/struct.W.html\" title=\"struct bl602_pac::pwm::pwm1_period::W\">W</a>","synthetic":true,"types":["bl602_pac::pwm::pwm1_period::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm1_period/struct.PWM_PERIOD_R.html\" title=\"struct bl602_pac::pwm::pwm1_period::PWM_PERIOD_R\">PWM_PERIOD_R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm1_period::PWM_PERIOD_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm1_period/struct.PWM_PERIOD_W.html\" title=\"struct bl602_pac::pwm::pwm1_period::PWM_PERIOD_W\">PWM_PERIOD_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pwm::pwm1_period::PWM_PERIOD_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm1_period/struct.PWM1_PERIOD_SPEC.html\" title=\"struct bl602_pac::pwm::pwm1_period::PWM1_PERIOD_SPEC\">PWM1_PERIOD_SPEC</a>","synthetic":true,"types":["bl602_pac::pwm::pwm1_period::PWM1_PERIOD_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm1_config/struct.R.html\" title=\"struct bl602_pac::pwm::pwm1_config::R\">R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm1_config::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm1_config/struct.W.html\" title=\"struct bl602_pac::pwm::pwm1_config::W\">W</a>","synthetic":true,"types":["bl602_pac::pwm::pwm1_config::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm1_config/struct.PWM_STS_TOP_R.html\" title=\"struct bl602_pac::pwm::pwm1_config::PWM_STS_TOP_R\">PWM_STS_TOP_R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm1_config::PWM_STS_TOP_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm1_config/struct.PWM_STS_TOP_W.html\" title=\"struct bl602_pac::pwm::pwm1_config::PWM_STS_TOP_W\">PWM_STS_TOP_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pwm::pwm1_config::PWM_STS_TOP_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm1_config/struct.PWM_STOP_EN_R.html\" title=\"struct bl602_pac::pwm::pwm1_config::PWM_STOP_EN_R\">PWM_STOP_EN_R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm1_config::PWM_STOP_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm1_config/struct.PWM_STOP_EN_W.html\" title=\"struct bl602_pac::pwm::pwm1_config::PWM_STOP_EN_W\">PWM_STOP_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pwm::pwm1_config::PWM_STOP_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm1_config/struct.PWM_SW_MODE_R.html\" title=\"struct bl602_pac::pwm::pwm1_config::PWM_SW_MODE_R\">PWM_SW_MODE_R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm1_config::PWM_SW_MODE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm1_config/struct.PWM_SW_MODE_W.html\" title=\"struct bl602_pac::pwm::pwm1_config::PWM_SW_MODE_W\">PWM_SW_MODE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pwm::pwm1_config::PWM_SW_MODE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm1_config/struct.PWM_SW_FORCE_VAL_R.html\" title=\"struct bl602_pac::pwm::pwm1_config::PWM_SW_FORCE_VAL_R\">PWM_SW_FORCE_VAL_R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm1_config::PWM_SW_FORCE_VAL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm1_config/struct.PWM_SW_FORCE_VAL_W.html\" title=\"struct bl602_pac::pwm::pwm1_config::PWM_SW_FORCE_VAL_W\">PWM_SW_FORCE_VAL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pwm::pwm1_config::PWM_SW_FORCE_VAL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm1_config/struct.PWM_STOP_MODE_R.html\" title=\"struct bl602_pac::pwm::pwm1_config::PWM_STOP_MODE_R\">PWM_STOP_MODE_R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm1_config::PWM_STOP_MODE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm1_config/struct.PWM_STOP_MODE_W.html\" title=\"struct bl602_pac::pwm::pwm1_config::PWM_STOP_MODE_W\">PWM_STOP_MODE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pwm::pwm1_config::PWM_STOP_MODE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm1_config/struct.PWM_OUT_INV_R.html\" title=\"struct bl602_pac::pwm::pwm1_config::PWM_OUT_INV_R\">PWM_OUT_INV_R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm1_config::PWM_OUT_INV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm1_config/struct.PWM_OUT_INV_W.html\" title=\"struct bl602_pac::pwm::pwm1_config::PWM_OUT_INV_W\">PWM_OUT_INV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pwm::pwm1_config::PWM_OUT_INV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm1_config/struct.REG_CLK_SEL_R.html\" title=\"struct bl602_pac::pwm::pwm1_config::REG_CLK_SEL_R\">REG_CLK_SEL_R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm1_config::REG_CLK_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm1_config/struct.REG_CLK_SEL_W.html\" title=\"struct bl602_pac::pwm::pwm1_config::REG_CLK_SEL_W\">REG_CLK_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pwm::pwm1_config::REG_CLK_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm1_config/struct.PWM1_CONFIG_SPEC.html\" title=\"struct bl602_pac::pwm::pwm1_config::PWM1_CONFIG_SPEC\">PWM1_CONFIG_SPEC</a>","synthetic":true,"types":["bl602_pac::pwm::pwm1_config::PWM1_CONFIG_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm1_interrupt/struct.R.html\" title=\"struct bl602_pac::pwm::pwm1_interrupt::R\">R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm1_interrupt::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm1_interrupt/struct.W.html\" title=\"struct bl602_pac::pwm::pwm1_interrupt::W\">W</a>","synthetic":true,"types":["bl602_pac::pwm::pwm1_interrupt::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm1_interrupt/struct.PWM_INT_ENABLE_R.html\" title=\"struct bl602_pac::pwm::pwm1_interrupt::PWM_INT_ENABLE_R\">PWM_INT_ENABLE_R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm1_interrupt::PWM_INT_ENABLE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm1_interrupt/struct.PWM_INT_ENABLE_W.html\" title=\"struct bl602_pac::pwm::pwm1_interrupt::PWM_INT_ENABLE_W\">PWM_INT_ENABLE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pwm::pwm1_interrupt::PWM_INT_ENABLE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm1_interrupt/struct.PWM_INT_PERIOD_CNT_R.html\" title=\"struct bl602_pac::pwm::pwm1_interrupt::PWM_INT_PERIOD_CNT_R\">PWM_INT_PERIOD_CNT_R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm1_interrupt::PWM_INT_PERIOD_CNT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm1_interrupt/struct.PWM_INT_PERIOD_CNT_W.html\" title=\"struct bl602_pac::pwm::pwm1_interrupt::PWM_INT_PERIOD_CNT_W\">PWM_INT_PERIOD_CNT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pwm::pwm1_interrupt::PWM_INT_PERIOD_CNT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm1_interrupt/struct.PWM1_INTERRUPT_SPEC.html\" title=\"struct bl602_pac::pwm::pwm1_interrupt::PWM1_INTERRUPT_SPEC\">PWM1_INTERRUPT_SPEC</a>","synthetic":true,"types":["bl602_pac::pwm::pwm1_interrupt::PWM1_INTERRUPT_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm2_clkdiv/struct.R.html\" title=\"struct bl602_pac::pwm::pwm2_clkdiv::R\">R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm2_clkdiv::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm2_clkdiv/struct.W.html\" title=\"struct bl602_pac::pwm::pwm2_clkdiv::W\">W</a>","synthetic":true,"types":["bl602_pac::pwm::pwm2_clkdiv::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm2_clkdiv/struct.PWM_CLK_DIV_R.html\" title=\"struct bl602_pac::pwm::pwm2_clkdiv::PWM_CLK_DIV_R\">PWM_CLK_DIV_R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm2_clkdiv::PWM_CLK_DIV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm2_clkdiv/struct.PWM_CLK_DIV_W.html\" title=\"struct bl602_pac::pwm::pwm2_clkdiv::PWM_CLK_DIV_W\">PWM_CLK_DIV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pwm::pwm2_clkdiv::PWM_CLK_DIV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm2_clkdiv/struct.PWM2_CLKDIV_SPEC.html\" title=\"struct bl602_pac::pwm::pwm2_clkdiv::PWM2_CLKDIV_SPEC\">PWM2_CLKDIV_SPEC</a>","synthetic":true,"types":["bl602_pac::pwm::pwm2_clkdiv::PWM2_CLKDIV_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm2_thre1/struct.R.html\" title=\"struct bl602_pac::pwm::pwm2_thre1::R\">R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm2_thre1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm2_thre1/struct.W.html\" title=\"struct bl602_pac::pwm::pwm2_thre1::W\">W</a>","synthetic":true,"types":["bl602_pac::pwm::pwm2_thre1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm2_thre1/struct.PWM_THRE1_R.html\" title=\"struct bl602_pac::pwm::pwm2_thre1::PWM_THRE1_R\">PWM_THRE1_R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm2_thre1::PWM_THRE1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm2_thre1/struct.PWM_THRE1_W.html\" title=\"struct bl602_pac::pwm::pwm2_thre1::PWM_THRE1_W\">PWM_THRE1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pwm::pwm2_thre1::PWM_THRE1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm2_thre1/struct.PWM2_THRE1_SPEC.html\" title=\"struct bl602_pac::pwm::pwm2_thre1::PWM2_THRE1_SPEC\">PWM2_THRE1_SPEC</a>","synthetic":true,"types":["bl602_pac::pwm::pwm2_thre1::PWM2_THRE1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm2_thre2/struct.R.html\" title=\"struct bl602_pac::pwm::pwm2_thre2::R\">R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm2_thre2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm2_thre2/struct.W.html\" title=\"struct bl602_pac::pwm::pwm2_thre2::W\">W</a>","synthetic":true,"types":["bl602_pac::pwm::pwm2_thre2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm2_thre2/struct.PWM_THRE2_R.html\" title=\"struct bl602_pac::pwm::pwm2_thre2::PWM_THRE2_R\">PWM_THRE2_R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm2_thre2::PWM_THRE2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm2_thre2/struct.PWM_THRE2_W.html\" title=\"struct bl602_pac::pwm::pwm2_thre2::PWM_THRE2_W\">PWM_THRE2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pwm::pwm2_thre2::PWM_THRE2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm2_thre2/struct.PWM2_THRE2_SPEC.html\" title=\"struct bl602_pac::pwm::pwm2_thre2::PWM2_THRE2_SPEC\">PWM2_THRE2_SPEC</a>","synthetic":true,"types":["bl602_pac::pwm::pwm2_thre2::PWM2_THRE2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm2_period/struct.R.html\" title=\"struct bl602_pac::pwm::pwm2_period::R\">R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm2_period::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm2_period/struct.W.html\" title=\"struct bl602_pac::pwm::pwm2_period::W\">W</a>","synthetic":true,"types":["bl602_pac::pwm::pwm2_period::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm2_period/struct.PWM_PERIOD_R.html\" title=\"struct bl602_pac::pwm::pwm2_period::PWM_PERIOD_R\">PWM_PERIOD_R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm2_period::PWM_PERIOD_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm2_period/struct.PWM_PERIOD_W.html\" title=\"struct bl602_pac::pwm::pwm2_period::PWM_PERIOD_W\">PWM_PERIOD_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pwm::pwm2_period::PWM_PERIOD_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm2_period/struct.PWM2_PERIOD_SPEC.html\" title=\"struct bl602_pac::pwm::pwm2_period::PWM2_PERIOD_SPEC\">PWM2_PERIOD_SPEC</a>","synthetic":true,"types":["bl602_pac::pwm::pwm2_period::PWM2_PERIOD_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm2_config/struct.R.html\" title=\"struct bl602_pac::pwm::pwm2_config::R\">R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm2_config::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm2_config/struct.W.html\" title=\"struct bl602_pac::pwm::pwm2_config::W\">W</a>","synthetic":true,"types":["bl602_pac::pwm::pwm2_config::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm2_config/struct.PWM_STS_TOP_R.html\" title=\"struct bl602_pac::pwm::pwm2_config::PWM_STS_TOP_R\">PWM_STS_TOP_R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm2_config::PWM_STS_TOP_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm2_config/struct.PWM_STS_TOP_W.html\" title=\"struct bl602_pac::pwm::pwm2_config::PWM_STS_TOP_W\">PWM_STS_TOP_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pwm::pwm2_config::PWM_STS_TOP_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm2_config/struct.PWM_STOP_EN_R.html\" title=\"struct bl602_pac::pwm::pwm2_config::PWM_STOP_EN_R\">PWM_STOP_EN_R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm2_config::PWM_STOP_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm2_config/struct.PWM_STOP_EN_W.html\" title=\"struct bl602_pac::pwm::pwm2_config::PWM_STOP_EN_W\">PWM_STOP_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pwm::pwm2_config::PWM_STOP_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm2_config/struct.PWM_SW_MODE_R.html\" title=\"struct bl602_pac::pwm::pwm2_config::PWM_SW_MODE_R\">PWM_SW_MODE_R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm2_config::PWM_SW_MODE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm2_config/struct.PWM_SW_MODE_W.html\" title=\"struct bl602_pac::pwm::pwm2_config::PWM_SW_MODE_W\">PWM_SW_MODE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pwm::pwm2_config::PWM_SW_MODE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm2_config/struct.PWM_SW_FORCE_VAL_R.html\" title=\"struct bl602_pac::pwm::pwm2_config::PWM_SW_FORCE_VAL_R\">PWM_SW_FORCE_VAL_R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm2_config::PWM_SW_FORCE_VAL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm2_config/struct.PWM_SW_FORCE_VAL_W.html\" title=\"struct bl602_pac::pwm::pwm2_config::PWM_SW_FORCE_VAL_W\">PWM_SW_FORCE_VAL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pwm::pwm2_config::PWM_SW_FORCE_VAL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm2_config/struct.PWM_STOP_MODE_R.html\" title=\"struct bl602_pac::pwm::pwm2_config::PWM_STOP_MODE_R\">PWM_STOP_MODE_R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm2_config::PWM_STOP_MODE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm2_config/struct.PWM_STOP_MODE_W.html\" title=\"struct bl602_pac::pwm::pwm2_config::PWM_STOP_MODE_W\">PWM_STOP_MODE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pwm::pwm2_config::PWM_STOP_MODE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm2_config/struct.PWM_OUT_INV_R.html\" title=\"struct bl602_pac::pwm::pwm2_config::PWM_OUT_INV_R\">PWM_OUT_INV_R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm2_config::PWM_OUT_INV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm2_config/struct.PWM_OUT_INV_W.html\" title=\"struct bl602_pac::pwm::pwm2_config::PWM_OUT_INV_W\">PWM_OUT_INV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pwm::pwm2_config::PWM_OUT_INV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm2_config/struct.REG_CLK_SEL_R.html\" title=\"struct bl602_pac::pwm::pwm2_config::REG_CLK_SEL_R\">REG_CLK_SEL_R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm2_config::REG_CLK_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm2_config/struct.REG_CLK_SEL_W.html\" title=\"struct bl602_pac::pwm::pwm2_config::REG_CLK_SEL_W\">REG_CLK_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pwm::pwm2_config::REG_CLK_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm2_config/struct.PWM2_CONFIG_SPEC.html\" title=\"struct bl602_pac::pwm::pwm2_config::PWM2_CONFIG_SPEC\">PWM2_CONFIG_SPEC</a>","synthetic":true,"types":["bl602_pac::pwm::pwm2_config::PWM2_CONFIG_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm2_interrupt/struct.R.html\" title=\"struct bl602_pac::pwm::pwm2_interrupt::R\">R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm2_interrupt::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm2_interrupt/struct.W.html\" title=\"struct bl602_pac::pwm::pwm2_interrupt::W\">W</a>","synthetic":true,"types":["bl602_pac::pwm::pwm2_interrupt::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm2_interrupt/struct.PWM_INT_ENABLE_R.html\" title=\"struct bl602_pac::pwm::pwm2_interrupt::PWM_INT_ENABLE_R\">PWM_INT_ENABLE_R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm2_interrupt::PWM_INT_ENABLE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm2_interrupt/struct.PWM_INT_ENABLE_W.html\" title=\"struct bl602_pac::pwm::pwm2_interrupt::PWM_INT_ENABLE_W\">PWM_INT_ENABLE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pwm::pwm2_interrupt::PWM_INT_ENABLE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm2_interrupt/struct.PWM_INT_PERIOD_CNT_R.html\" title=\"struct bl602_pac::pwm::pwm2_interrupt::PWM_INT_PERIOD_CNT_R\">PWM_INT_PERIOD_CNT_R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm2_interrupt::PWM_INT_PERIOD_CNT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm2_interrupt/struct.PWM_INT_PERIOD_CNT_W.html\" title=\"struct bl602_pac::pwm::pwm2_interrupt::PWM_INT_PERIOD_CNT_W\">PWM_INT_PERIOD_CNT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pwm::pwm2_interrupt::PWM_INT_PERIOD_CNT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm2_interrupt/struct.PWM2_INTERRUPT_SPEC.html\" title=\"struct bl602_pac::pwm::pwm2_interrupt::PWM2_INTERRUPT_SPEC\">PWM2_INTERRUPT_SPEC</a>","synthetic":true,"types":["bl602_pac::pwm::pwm2_interrupt::PWM2_INTERRUPT_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm3_clkdiv/struct.R.html\" title=\"struct bl602_pac::pwm::pwm3_clkdiv::R\">R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm3_clkdiv::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm3_clkdiv/struct.W.html\" title=\"struct bl602_pac::pwm::pwm3_clkdiv::W\">W</a>","synthetic":true,"types":["bl602_pac::pwm::pwm3_clkdiv::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm3_clkdiv/struct.PWM_CLK_DIV_R.html\" title=\"struct bl602_pac::pwm::pwm3_clkdiv::PWM_CLK_DIV_R\">PWM_CLK_DIV_R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm3_clkdiv::PWM_CLK_DIV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm3_clkdiv/struct.PWM_CLK_DIV_W.html\" title=\"struct bl602_pac::pwm::pwm3_clkdiv::PWM_CLK_DIV_W\">PWM_CLK_DIV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pwm::pwm3_clkdiv::PWM_CLK_DIV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm3_clkdiv/struct.PWM3_CLKDIV_SPEC.html\" title=\"struct bl602_pac::pwm::pwm3_clkdiv::PWM3_CLKDIV_SPEC\">PWM3_CLKDIV_SPEC</a>","synthetic":true,"types":["bl602_pac::pwm::pwm3_clkdiv::PWM3_CLKDIV_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm3_thre1/struct.R.html\" title=\"struct bl602_pac::pwm::pwm3_thre1::R\">R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm3_thre1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm3_thre1/struct.W.html\" title=\"struct bl602_pac::pwm::pwm3_thre1::W\">W</a>","synthetic":true,"types":["bl602_pac::pwm::pwm3_thre1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm3_thre1/struct.PWM_THRE1_R.html\" title=\"struct bl602_pac::pwm::pwm3_thre1::PWM_THRE1_R\">PWM_THRE1_R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm3_thre1::PWM_THRE1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm3_thre1/struct.PWM_THRE1_W.html\" title=\"struct bl602_pac::pwm::pwm3_thre1::PWM_THRE1_W\">PWM_THRE1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pwm::pwm3_thre1::PWM_THRE1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm3_thre1/struct.PWM3_THRE1_SPEC.html\" title=\"struct bl602_pac::pwm::pwm3_thre1::PWM3_THRE1_SPEC\">PWM3_THRE1_SPEC</a>","synthetic":true,"types":["bl602_pac::pwm::pwm3_thre1::PWM3_THRE1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm3_thre2/struct.R.html\" title=\"struct bl602_pac::pwm::pwm3_thre2::R\">R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm3_thre2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm3_thre2/struct.W.html\" title=\"struct bl602_pac::pwm::pwm3_thre2::W\">W</a>","synthetic":true,"types":["bl602_pac::pwm::pwm3_thre2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm3_thre2/struct.PWM_THRE2_R.html\" title=\"struct bl602_pac::pwm::pwm3_thre2::PWM_THRE2_R\">PWM_THRE2_R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm3_thre2::PWM_THRE2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm3_thre2/struct.PWM_THRE2_W.html\" title=\"struct bl602_pac::pwm::pwm3_thre2::PWM_THRE2_W\">PWM_THRE2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pwm::pwm3_thre2::PWM_THRE2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm3_thre2/struct.PWM3_THRE2_SPEC.html\" title=\"struct bl602_pac::pwm::pwm3_thre2::PWM3_THRE2_SPEC\">PWM3_THRE2_SPEC</a>","synthetic":true,"types":["bl602_pac::pwm::pwm3_thre2::PWM3_THRE2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm3_period/struct.R.html\" title=\"struct bl602_pac::pwm::pwm3_period::R\">R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm3_period::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm3_period/struct.W.html\" title=\"struct bl602_pac::pwm::pwm3_period::W\">W</a>","synthetic":true,"types":["bl602_pac::pwm::pwm3_period::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm3_period/struct.PWM_PERIOD_R.html\" title=\"struct bl602_pac::pwm::pwm3_period::PWM_PERIOD_R\">PWM_PERIOD_R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm3_period::PWM_PERIOD_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm3_period/struct.PWM_PERIOD_W.html\" title=\"struct bl602_pac::pwm::pwm3_period::PWM_PERIOD_W\">PWM_PERIOD_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pwm::pwm3_period::PWM_PERIOD_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm3_period/struct.PWM3_PERIOD_SPEC.html\" title=\"struct bl602_pac::pwm::pwm3_period::PWM3_PERIOD_SPEC\">PWM3_PERIOD_SPEC</a>","synthetic":true,"types":["bl602_pac::pwm::pwm3_period::PWM3_PERIOD_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm3_config/struct.R.html\" title=\"struct bl602_pac::pwm::pwm3_config::R\">R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm3_config::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm3_config/struct.W.html\" title=\"struct bl602_pac::pwm::pwm3_config::W\">W</a>","synthetic":true,"types":["bl602_pac::pwm::pwm3_config::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm3_config/struct.PWM_STS_TOP_R.html\" title=\"struct bl602_pac::pwm::pwm3_config::PWM_STS_TOP_R\">PWM_STS_TOP_R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm3_config::PWM_STS_TOP_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm3_config/struct.PWM_STS_TOP_W.html\" title=\"struct bl602_pac::pwm::pwm3_config::PWM_STS_TOP_W\">PWM_STS_TOP_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pwm::pwm3_config::PWM_STS_TOP_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm3_config/struct.PWM_STOP_EN_R.html\" title=\"struct bl602_pac::pwm::pwm3_config::PWM_STOP_EN_R\">PWM_STOP_EN_R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm3_config::PWM_STOP_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm3_config/struct.PWM_STOP_EN_W.html\" title=\"struct bl602_pac::pwm::pwm3_config::PWM_STOP_EN_W\">PWM_STOP_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pwm::pwm3_config::PWM_STOP_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm3_config/struct.PWM_SW_MODE_R.html\" title=\"struct bl602_pac::pwm::pwm3_config::PWM_SW_MODE_R\">PWM_SW_MODE_R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm3_config::PWM_SW_MODE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm3_config/struct.PWM_SW_MODE_W.html\" title=\"struct bl602_pac::pwm::pwm3_config::PWM_SW_MODE_W\">PWM_SW_MODE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pwm::pwm3_config::PWM_SW_MODE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm3_config/struct.PWM_SW_FORCE_VAL_R.html\" title=\"struct bl602_pac::pwm::pwm3_config::PWM_SW_FORCE_VAL_R\">PWM_SW_FORCE_VAL_R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm3_config::PWM_SW_FORCE_VAL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm3_config/struct.PWM_SW_FORCE_VAL_W.html\" title=\"struct bl602_pac::pwm::pwm3_config::PWM_SW_FORCE_VAL_W\">PWM_SW_FORCE_VAL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pwm::pwm3_config::PWM_SW_FORCE_VAL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm3_config/struct.PWM_STOP_MODE_R.html\" title=\"struct bl602_pac::pwm::pwm3_config::PWM_STOP_MODE_R\">PWM_STOP_MODE_R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm3_config::PWM_STOP_MODE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm3_config/struct.PWM_STOP_MODE_W.html\" title=\"struct bl602_pac::pwm::pwm3_config::PWM_STOP_MODE_W\">PWM_STOP_MODE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pwm::pwm3_config::PWM_STOP_MODE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm3_config/struct.PWM_OUT_INV_R.html\" title=\"struct bl602_pac::pwm::pwm3_config::PWM_OUT_INV_R\">PWM_OUT_INV_R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm3_config::PWM_OUT_INV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm3_config/struct.PWM_OUT_INV_W.html\" title=\"struct bl602_pac::pwm::pwm3_config::PWM_OUT_INV_W\">PWM_OUT_INV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pwm::pwm3_config::PWM_OUT_INV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm3_config/struct.REG_CLK_SEL_R.html\" title=\"struct bl602_pac::pwm::pwm3_config::REG_CLK_SEL_R\">REG_CLK_SEL_R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm3_config::REG_CLK_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm3_config/struct.REG_CLK_SEL_W.html\" title=\"struct bl602_pac::pwm::pwm3_config::REG_CLK_SEL_W\">REG_CLK_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pwm::pwm3_config::REG_CLK_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm3_config/struct.PWM3_CONFIG_SPEC.html\" title=\"struct bl602_pac::pwm::pwm3_config::PWM3_CONFIG_SPEC\">PWM3_CONFIG_SPEC</a>","synthetic":true,"types":["bl602_pac::pwm::pwm3_config::PWM3_CONFIG_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm3_interrupt/struct.R.html\" title=\"struct bl602_pac::pwm::pwm3_interrupt::R\">R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm3_interrupt::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm3_interrupt/struct.W.html\" title=\"struct bl602_pac::pwm::pwm3_interrupt::W\">W</a>","synthetic":true,"types":["bl602_pac::pwm::pwm3_interrupt::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm3_interrupt/struct.PWM_INT_ENABLE_R.html\" title=\"struct bl602_pac::pwm::pwm3_interrupt::PWM_INT_ENABLE_R\">PWM_INT_ENABLE_R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm3_interrupt::PWM_INT_ENABLE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm3_interrupt/struct.PWM_INT_ENABLE_W.html\" title=\"struct bl602_pac::pwm::pwm3_interrupt::PWM_INT_ENABLE_W\">PWM_INT_ENABLE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pwm::pwm3_interrupt::PWM_INT_ENABLE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm3_interrupt/struct.PWM_INT_PERIOD_CNT_R.html\" title=\"struct bl602_pac::pwm::pwm3_interrupt::PWM_INT_PERIOD_CNT_R\">PWM_INT_PERIOD_CNT_R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm3_interrupt::PWM_INT_PERIOD_CNT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm3_interrupt/struct.PWM_INT_PERIOD_CNT_W.html\" title=\"struct bl602_pac::pwm::pwm3_interrupt::PWM_INT_PERIOD_CNT_W\">PWM_INT_PERIOD_CNT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pwm::pwm3_interrupt::PWM_INT_PERIOD_CNT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm3_interrupt/struct.PWM3_INTERRUPT_SPEC.html\" title=\"struct bl602_pac::pwm::pwm3_interrupt::PWM3_INTERRUPT_SPEC\">PWM3_INTERRUPT_SPEC</a>","synthetic":true,"types":["bl602_pac::pwm::pwm3_interrupt::PWM3_INTERRUPT_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm4_clkdiv/struct.R.html\" title=\"struct bl602_pac::pwm::pwm4_clkdiv::R\">R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm4_clkdiv::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm4_clkdiv/struct.W.html\" title=\"struct bl602_pac::pwm::pwm4_clkdiv::W\">W</a>","synthetic":true,"types":["bl602_pac::pwm::pwm4_clkdiv::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm4_clkdiv/struct.PWM_CLK_DIV_R.html\" title=\"struct bl602_pac::pwm::pwm4_clkdiv::PWM_CLK_DIV_R\">PWM_CLK_DIV_R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm4_clkdiv::PWM_CLK_DIV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm4_clkdiv/struct.PWM_CLK_DIV_W.html\" title=\"struct bl602_pac::pwm::pwm4_clkdiv::PWM_CLK_DIV_W\">PWM_CLK_DIV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pwm::pwm4_clkdiv::PWM_CLK_DIV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm4_clkdiv/struct.PWM4_CLKDIV_SPEC.html\" title=\"struct bl602_pac::pwm::pwm4_clkdiv::PWM4_CLKDIV_SPEC\">PWM4_CLKDIV_SPEC</a>","synthetic":true,"types":["bl602_pac::pwm::pwm4_clkdiv::PWM4_CLKDIV_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm4_thre1/struct.R.html\" title=\"struct bl602_pac::pwm::pwm4_thre1::R\">R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm4_thre1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm4_thre1/struct.W.html\" title=\"struct bl602_pac::pwm::pwm4_thre1::W\">W</a>","synthetic":true,"types":["bl602_pac::pwm::pwm4_thre1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm4_thre1/struct.PWM_THRE1_R.html\" title=\"struct bl602_pac::pwm::pwm4_thre1::PWM_THRE1_R\">PWM_THRE1_R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm4_thre1::PWM_THRE1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm4_thre1/struct.PWM_THRE1_W.html\" title=\"struct bl602_pac::pwm::pwm4_thre1::PWM_THRE1_W\">PWM_THRE1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pwm::pwm4_thre1::PWM_THRE1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm4_thre1/struct.PWM4_THRE1_SPEC.html\" title=\"struct bl602_pac::pwm::pwm4_thre1::PWM4_THRE1_SPEC\">PWM4_THRE1_SPEC</a>","synthetic":true,"types":["bl602_pac::pwm::pwm4_thre1::PWM4_THRE1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm4_thre2/struct.R.html\" title=\"struct bl602_pac::pwm::pwm4_thre2::R\">R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm4_thre2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm4_thre2/struct.W.html\" title=\"struct bl602_pac::pwm::pwm4_thre2::W\">W</a>","synthetic":true,"types":["bl602_pac::pwm::pwm4_thre2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm4_thre2/struct.PWM_THRE2_R.html\" title=\"struct bl602_pac::pwm::pwm4_thre2::PWM_THRE2_R\">PWM_THRE2_R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm4_thre2::PWM_THRE2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm4_thre2/struct.PWM_THRE2_W.html\" title=\"struct bl602_pac::pwm::pwm4_thre2::PWM_THRE2_W\">PWM_THRE2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pwm::pwm4_thre2::PWM_THRE2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm4_thre2/struct.PWM4_THRE2_SPEC.html\" title=\"struct bl602_pac::pwm::pwm4_thre2::PWM4_THRE2_SPEC\">PWM4_THRE2_SPEC</a>","synthetic":true,"types":["bl602_pac::pwm::pwm4_thre2::PWM4_THRE2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm4_period/struct.R.html\" title=\"struct bl602_pac::pwm::pwm4_period::R\">R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm4_period::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm4_period/struct.W.html\" title=\"struct bl602_pac::pwm::pwm4_period::W\">W</a>","synthetic":true,"types":["bl602_pac::pwm::pwm4_period::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm4_period/struct.PWM_PERIOD_R.html\" title=\"struct bl602_pac::pwm::pwm4_period::PWM_PERIOD_R\">PWM_PERIOD_R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm4_period::PWM_PERIOD_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm4_period/struct.PWM_PERIOD_W.html\" title=\"struct bl602_pac::pwm::pwm4_period::PWM_PERIOD_W\">PWM_PERIOD_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pwm::pwm4_period::PWM_PERIOD_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm4_period/struct.PWM4_PERIOD_SPEC.html\" title=\"struct bl602_pac::pwm::pwm4_period::PWM4_PERIOD_SPEC\">PWM4_PERIOD_SPEC</a>","synthetic":true,"types":["bl602_pac::pwm::pwm4_period::PWM4_PERIOD_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm4_config/struct.R.html\" title=\"struct bl602_pac::pwm::pwm4_config::R\">R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm4_config::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm4_config/struct.W.html\" title=\"struct bl602_pac::pwm::pwm4_config::W\">W</a>","synthetic":true,"types":["bl602_pac::pwm::pwm4_config::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm4_config/struct.PWM_STS_TOP_R.html\" title=\"struct bl602_pac::pwm::pwm4_config::PWM_STS_TOP_R\">PWM_STS_TOP_R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm4_config::PWM_STS_TOP_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm4_config/struct.PWM_STS_TOP_W.html\" title=\"struct bl602_pac::pwm::pwm4_config::PWM_STS_TOP_W\">PWM_STS_TOP_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pwm::pwm4_config::PWM_STS_TOP_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm4_config/struct.PWM_STOP_EN_R.html\" title=\"struct bl602_pac::pwm::pwm4_config::PWM_STOP_EN_R\">PWM_STOP_EN_R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm4_config::PWM_STOP_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm4_config/struct.PWM_STOP_EN_W.html\" title=\"struct bl602_pac::pwm::pwm4_config::PWM_STOP_EN_W\">PWM_STOP_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pwm::pwm4_config::PWM_STOP_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm4_config/struct.PWM_SW_MODE_R.html\" title=\"struct bl602_pac::pwm::pwm4_config::PWM_SW_MODE_R\">PWM_SW_MODE_R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm4_config::PWM_SW_MODE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm4_config/struct.PWM_SW_MODE_W.html\" title=\"struct bl602_pac::pwm::pwm4_config::PWM_SW_MODE_W\">PWM_SW_MODE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pwm::pwm4_config::PWM_SW_MODE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm4_config/struct.PWM_SW_FORCE_VAL_R.html\" title=\"struct bl602_pac::pwm::pwm4_config::PWM_SW_FORCE_VAL_R\">PWM_SW_FORCE_VAL_R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm4_config::PWM_SW_FORCE_VAL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm4_config/struct.PWM_SW_FORCE_VAL_W.html\" title=\"struct bl602_pac::pwm::pwm4_config::PWM_SW_FORCE_VAL_W\">PWM_SW_FORCE_VAL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pwm::pwm4_config::PWM_SW_FORCE_VAL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm4_config/struct.PWM_STOP_MODE_R.html\" title=\"struct bl602_pac::pwm::pwm4_config::PWM_STOP_MODE_R\">PWM_STOP_MODE_R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm4_config::PWM_STOP_MODE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm4_config/struct.PWM_STOP_MODE_W.html\" title=\"struct bl602_pac::pwm::pwm4_config::PWM_STOP_MODE_W\">PWM_STOP_MODE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pwm::pwm4_config::PWM_STOP_MODE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm4_config/struct.PWM_OUT_INV_R.html\" title=\"struct bl602_pac::pwm::pwm4_config::PWM_OUT_INV_R\">PWM_OUT_INV_R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm4_config::PWM_OUT_INV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm4_config/struct.PWM_OUT_INV_W.html\" title=\"struct bl602_pac::pwm::pwm4_config::PWM_OUT_INV_W\">PWM_OUT_INV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pwm::pwm4_config::PWM_OUT_INV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm4_config/struct.REG_CLK_SEL_R.html\" title=\"struct bl602_pac::pwm::pwm4_config::REG_CLK_SEL_R\">REG_CLK_SEL_R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm4_config::REG_CLK_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm4_config/struct.REG_CLK_SEL_W.html\" title=\"struct bl602_pac::pwm::pwm4_config::REG_CLK_SEL_W\">REG_CLK_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pwm::pwm4_config::REG_CLK_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm4_config/struct.PWM4_CONFIG_SPEC.html\" title=\"struct bl602_pac::pwm::pwm4_config::PWM4_CONFIG_SPEC\">PWM4_CONFIG_SPEC</a>","synthetic":true,"types":["bl602_pac::pwm::pwm4_config::PWM4_CONFIG_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm4_interrupt/struct.R.html\" title=\"struct bl602_pac::pwm::pwm4_interrupt::R\">R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm4_interrupt::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm4_interrupt/struct.W.html\" title=\"struct bl602_pac::pwm::pwm4_interrupt::W\">W</a>","synthetic":true,"types":["bl602_pac::pwm::pwm4_interrupt::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm4_interrupt/struct.PWM_INT_ENABLE_R.html\" title=\"struct bl602_pac::pwm::pwm4_interrupt::PWM_INT_ENABLE_R\">PWM_INT_ENABLE_R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm4_interrupt::PWM_INT_ENABLE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm4_interrupt/struct.PWM_INT_ENABLE_W.html\" title=\"struct bl602_pac::pwm::pwm4_interrupt::PWM_INT_ENABLE_W\">PWM_INT_ENABLE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pwm::pwm4_interrupt::PWM_INT_ENABLE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm4_interrupt/struct.PWM_INT_PERIOD_CNT_R.html\" title=\"struct bl602_pac::pwm::pwm4_interrupt::PWM_INT_PERIOD_CNT_R\">PWM_INT_PERIOD_CNT_R</a>","synthetic":true,"types":["bl602_pac::pwm::pwm4_interrupt::PWM_INT_PERIOD_CNT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm4_interrupt/struct.PWM_INT_PERIOD_CNT_W.html\" title=\"struct bl602_pac::pwm::pwm4_interrupt::PWM_INT_PERIOD_CNT_W\">PWM_INT_PERIOD_CNT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pwm::pwm4_interrupt::PWM_INT_PERIOD_CNT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pwm/pwm4_interrupt/struct.PWM4_INTERRUPT_SPEC.html\" title=\"struct bl602_pac::pwm::pwm4_interrupt::PWM4_INTERRUPT_SPEC\">PWM4_INTERRUPT_SPEC</a>","synthetic":true,"types":["bl602_pac::pwm::pwm4_interrupt::PWM4_INTERRUPT_SPEC"]},{"text":"impl !Freeze for <a class=\"struct\" href=\"bl602_pac/timer/struct.RegisterBlock.html\" title=\"struct bl602_pac::timer::RegisterBlock\">RegisterBlock</a>","synthetic":true,"types":["bl602_pac::timer::RegisterBlock"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tccr/struct.R.html\" title=\"struct bl602_pac::timer::tccr::R\">R</a>","synthetic":true,"types":["bl602_pac::timer::tccr::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tccr/struct.W.html\" title=\"struct bl602_pac::timer::tccr::W\">W</a>","synthetic":true,"types":["bl602_pac::timer::tccr::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tccr/struct.CS_WDT_R.html\" title=\"struct bl602_pac::timer::tccr::CS_WDT_R\">CS_WDT_R</a>","synthetic":true,"types":["bl602_pac::timer::tccr::CS_WDT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tccr/struct.CS_WDT_W.html\" title=\"struct bl602_pac::timer::tccr::CS_WDT_W\">CS_WDT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::timer::tccr::CS_WDT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tccr/struct.RESERVED_7_R.html\" title=\"struct bl602_pac::timer::tccr::RESERVED_7_R\">RESERVED_7_R</a>","synthetic":true,"types":["bl602_pac::timer::tccr::RESERVED_7_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tccr/struct.RESERVED_7_W.html\" title=\"struct bl602_pac::timer::tccr::RESERVED_7_W\">RESERVED_7_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::timer::tccr::RESERVED_7_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tccr/struct.CS_2_R.html\" title=\"struct bl602_pac::timer::tccr::CS_2_R\">CS_2_R</a>","synthetic":true,"types":["bl602_pac::timer::tccr::CS_2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tccr/struct.CS_2_W.html\" title=\"struct bl602_pac::timer::tccr::CS_2_W\">CS_2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::timer::tccr::CS_2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tccr/struct.RESERVED_4_R.html\" title=\"struct bl602_pac::timer::tccr::RESERVED_4_R\">RESERVED_4_R</a>","synthetic":true,"types":["bl602_pac::timer::tccr::RESERVED_4_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tccr/struct.RESERVED_4_W.html\" title=\"struct bl602_pac::timer::tccr::RESERVED_4_W\">RESERVED_4_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::timer::tccr::RESERVED_4_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tccr/struct.CS_1_R.html\" title=\"struct bl602_pac::timer::tccr::CS_1_R\">CS_1_R</a>","synthetic":true,"types":["bl602_pac::timer::tccr::CS_1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tccr/struct.CS_1_W.html\" title=\"struct bl602_pac::timer::tccr::CS_1_W\">CS_1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::timer::tccr::CS_1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tccr/struct.TCCR_SPEC.html\" title=\"struct bl602_pac::timer::tccr::TCCR_SPEC\">TCCR_SPEC</a>","synthetic":true,"types":["bl602_pac::timer::tccr::TCCR_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tmr2_0/struct.R.html\" title=\"struct bl602_pac::timer::tmr2_0::R\">R</a>","synthetic":true,"types":["bl602_pac::timer::tmr2_0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tmr2_0/struct.W.html\" title=\"struct bl602_pac::timer::tmr2_0::W\">W</a>","synthetic":true,"types":["bl602_pac::timer::tmr2_0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tmr2_0/struct.TMR_R.html\" title=\"struct bl602_pac::timer::tmr2_0::TMR_R\">TMR_R</a>","synthetic":true,"types":["bl602_pac::timer::tmr2_0::TMR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tmr2_0/struct.TMR_W.html\" title=\"struct bl602_pac::timer::tmr2_0::TMR_W\">TMR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::timer::tmr2_0::TMR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tmr2_0/struct.TMR2_0_SPEC.html\" title=\"struct bl602_pac::timer::tmr2_0::TMR2_0_SPEC\">TMR2_0_SPEC</a>","synthetic":true,"types":["bl602_pac::timer::tmr2_0::TMR2_0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tmr2_1/struct.R.html\" title=\"struct bl602_pac::timer::tmr2_1::R\">R</a>","synthetic":true,"types":["bl602_pac::timer::tmr2_1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tmr2_1/struct.W.html\" title=\"struct bl602_pac::timer::tmr2_1::W\">W</a>","synthetic":true,"types":["bl602_pac::timer::tmr2_1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tmr2_1/struct.TMR_R.html\" title=\"struct bl602_pac::timer::tmr2_1::TMR_R\">TMR_R</a>","synthetic":true,"types":["bl602_pac::timer::tmr2_1::TMR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tmr2_1/struct.TMR_W.html\" title=\"struct bl602_pac::timer::tmr2_1::TMR_W\">TMR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::timer::tmr2_1::TMR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tmr2_1/struct.TMR2_1_SPEC.html\" title=\"struct bl602_pac::timer::tmr2_1::TMR2_1_SPEC\">TMR2_1_SPEC</a>","synthetic":true,"types":["bl602_pac::timer::tmr2_1::TMR2_1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tmr2_2/struct.R.html\" title=\"struct bl602_pac::timer::tmr2_2::R\">R</a>","synthetic":true,"types":["bl602_pac::timer::tmr2_2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tmr2_2/struct.W.html\" title=\"struct bl602_pac::timer::tmr2_2::W\">W</a>","synthetic":true,"types":["bl602_pac::timer::tmr2_2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tmr2_2/struct.TMR_R.html\" title=\"struct bl602_pac::timer::tmr2_2::TMR_R\">TMR_R</a>","synthetic":true,"types":["bl602_pac::timer::tmr2_2::TMR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tmr2_2/struct.TMR_W.html\" title=\"struct bl602_pac::timer::tmr2_2::TMR_W\">TMR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::timer::tmr2_2::TMR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tmr2_2/struct.TMR2_2_SPEC.html\" title=\"struct bl602_pac::timer::tmr2_2::TMR2_2_SPEC\">TMR2_2_SPEC</a>","synthetic":true,"types":["bl602_pac::timer::tmr2_2::TMR2_2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tmr3_0/struct.R.html\" title=\"struct bl602_pac::timer::tmr3_0::R\">R</a>","synthetic":true,"types":["bl602_pac::timer::tmr3_0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tmr3_0/struct.W.html\" title=\"struct bl602_pac::timer::tmr3_0::W\">W</a>","synthetic":true,"types":["bl602_pac::timer::tmr3_0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tmr3_0/struct.TMR_R.html\" title=\"struct bl602_pac::timer::tmr3_0::TMR_R\">TMR_R</a>","synthetic":true,"types":["bl602_pac::timer::tmr3_0::TMR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tmr3_0/struct.TMR_W.html\" title=\"struct bl602_pac::timer::tmr3_0::TMR_W\">TMR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::timer::tmr3_0::TMR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tmr3_0/struct.TMR3_0_SPEC.html\" title=\"struct bl602_pac::timer::tmr3_0::TMR3_0_SPEC\">TMR3_0_SPEC</a>","synthetic":true,"types":["bl602_pac::timer::tmr3_0::TMR3_0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tmr3_1/struct.R.html\" title=\"struct bl602_pac::timer::tmr3_1::R\">R</a>","synthetic":true,"types":["bl602_pac::timer::tmr3_1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tmr3_1/struct.W.html\" title=\"struct bl602_pac::timer::tmr3_1::W\">W</a>","synthetic":true,"types":["bl602_pac::timer::tmr3_1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tmr3_1/struct.TMR_R.html\" title=\"struct bl602_pac::timer::tmr3_1::TMR_R\">TMR_R</a>","synthetic":true,"types":["bl602_pac::timer::tmr3_1::TMR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tmr3_1/struct.TMR_W.html\" title=\"struct bl602_pac::timer::tmr3_1::TMR_W\">TMR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::timer::tmr3_1::TMR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tmr3_1/struct.TMR3_1_SPEC.html\" title=\"struct bl602_pac::timer::tmr3_1::TMR3_1_SPEC\">TMR3_1_SPEC</a>","synthetic":true,"types":["bl602_pac::timer::tmr3_1::TMR3_1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tmr3_2/struct.R.html\" title=\"struct bl602_pac::timer::tmr3_2::R\">R</a>","synthetic":true,"types":["bl602_pac::timer::tmr3_2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tmr3_2/struct.W.html\" title=\"struct bl602_pac::timer::tmr3_2::W\">W</a>","synthetic":true,"types":["bl602_pac::timer::tmr3_2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tmr3_2/struct.TMR_R.html\" title=\"struct bl602_pac::timer::tmr3_2::TMR_R\">TMR_R</a>","synthetic":true,"types":["bl602_pac::timer::tmr3_2::TMR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tmr3_2/struct.TMR_W.html\" title=\"struct bl602_pac::timer::tmr3_2::TMR_W\">TMR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::timer::tmr3_2::TMR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tmr3_2/struct.TMR3_2_SPEC.html\" title=\"struct bl602_pac::timer::tmr3_2::TMR3_2_SPEC\">TMR3_2_SPEC</a>","synthetic":true,"types":["bl602_pac::timer::tmr3_2::TMR3_2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tcr2/struct.R.html\" title=\"struct bl602_pac::timer::tcr2::R\">R</a>","synthetic":true,"types":["bl602_pac::timer::tcr2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tcr2/struct.W.html\" title=\"struct bl602_pac::timer::tcr2::W\">W</a>","synthetic":true,"types":["bl602_pac::timer::tcr2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tcr2/struct.TCR_R.html\" title=\"struct bl602_pac::timer::tcr2::TCR_R\">TCR_R</a>","synthetic":true,"types":["bl602_pac::timer::tcr2::TCR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tcr2/struct.TCR_W.html\" title=\"struct bl602_pac::timer::tcr2::TCR_W\">TCR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::timer::tcr2::TCR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tcr2/struct.TCR2_SPEC.html\" title=\"struct bl602_pac::timer::tcr2::TCR2_SPEC\">TCR2_SPEC</a>","synthetic":true,"types":["bl602_pac::timer::tcr2::TCR2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tcr3/struct.R.html\" title=\"struct bl602_pac::timer::tcr3::R\">R</a>","synthetic":true,"types":["bl602_pac::timer::tcr3::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tcr3/struct.W.html\" title=\"struct bl602_pac::timer::tcr3::W\">W</a>","synthetic":true,"types":["bl602_pac::timer::tcr3::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tcr3/struct.TCR3_COUNTER_R.html\" title=\"struct bl602_pac::timer::tcr3::TCR3_COUNTER_R\">TCR3_COUNTER_R</a>","synthetic":true,"types":["bl602_pac::timer::tcr3::TCR3_COUNTER_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tcr3/struct.TCR3_COUNTER_W.html\" title=\"struct bl602_pac::timer::tcr3::TCR3_COUNTER_W\">TCR3_COUNTER_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::timer::tcr3::TCR3_COUNTER_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tcr3/struct.TCR3_SPEC.html\" title=\"struct bl602_pac::timer::tcr3::TCR3_SPEC\">TCR3_SPEC</a>","synthetic":true,"types":["bl602_pac::timer::tcr3::TCR3_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tmsr2/struct.R.html\" title=\"struct bl602_pac::timer::tmsr2::R\">R</a>","synthetic":true,"types":["bl602_pac::timer::tmsr2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tmsr2/struct.W.html\" title=\"struct bl602_pac::timer::tmsr2::W\">W</a>","synthetic":true,"types":["bl602_pac::timer::tmsr2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tmsr2/struct.TMSR_2_R.html\" title=\"struct bl602_pac::timer::tmsr2::TMSR_2_R\">TMSR_2_R</a>","synthetic":true,"types":["bl602_pac::timer::tmsr2::TMSR_2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tmsr2/struct.TMSR_2_W.html\" title=\"struct bl602_pac::timer::tmsr2::TMSR_2_W\">TMSR_2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::timer::tmsr2::TMSR_2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tmsr2/struct.TMSR_1_R.html\" title=\"struct bl602_pac::timer::tmsr2::TMSR_1_R\">TMSR_1_R</a>","synthetic":true,"types":["bl602_pac::timer::tmsr2::TMSR_1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tmsr2/struct.TMSR_1_W.html\" title=\"struct bl602_pac::timer::tmsr2::TMSR_1_W\">TMSR_1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::timer::tmsr2::TMSR_1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tmsr2/struct.TMSR_0_R.html\" title=\"struct bl602_pac::timer::tmsr2::TMSR_0_R\">TMSR_0_R</a>","synthetic":true,"types":["bl602_pac::timer::tmsr2::TMSR_0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tmsr2/struct.TMSR_0_W.html\" title=\"struct bl602_pac::timer::tmsr2::TMSR_0_W\">TMSR_0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::timer::tmsr2::TMSR_0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tmsr2/struct.TMSR2_SPEC.html\" title=\"struct bl602_pac::timer::tmsr2::TMSR2_SPEC\">TMSR2_SPEC</a>","synthetic":true,"types":["bl602_pac::timer::tmsr2::TMSR2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tmsr3/struct.R.html\" title=\"struct bl602_pac::timer::tmsr3::R\">R</a>","synthetic":true,"types":["bl602_pac::timer::tmsr3::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tmsr3/struct.W.html\" title=\"struct bl602_pac::timer::tmsr3::W\">W</a>","synthetic":true,"types":["bl602_pac::timer::tmsr3::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tmsr3/struct.TMSR_2_R.html\" title=\"struct bl602_pac::timer::tmsr3::TMSR_2_R\">TMSR_2_R</a>","synthetic":true,"types":["bl602_pac::timer::tmsr3::TMSR_2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tmsr3/struct.TMSR_2_W.html\" title=\"struct bl602_pac::timer::tmsr3::TMSR_2_W\">TMSR_2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::timer::tmsr3::TMSR_2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tmsr3/struct.TMSR_1_R.html\" title=\"struct bl602_pac::timer::tmsr3::TMSR_1_R\">TMSR_1_R</a>","synthetic":true,"types":["bl602_pac::timer::tmsr3::TMSR_1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tmsr3/struct.TMSR_1_W.html\" title=\"struct bl602_pac::timer::tmsr3::TMSR_1_W\">TMSR_1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::timer::tmsr3::TMSR_1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tmsr3/struct.TMSR_0_R.html\" title=\"struct bl602_pac::timer::tmsr3::TMSR_0_R\">TMSR_0_R</a>","synthetic":true,"types":["bl602_pac::timer::tmsr3::TMSR_0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tmsr3/struct.TMSR_0_W.html\" title=\"struct bl602_pac::timer::tmsr3::TMSR_0_W\">TMSR_0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::timer::tmsr3::TMSR_0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tmsr3/struct.TMSR3_SPEC.html\" title=\"struct bl602_pac::timer::tmsr3::TMSR3_SPEC\">TMSR3_SPEC</a>","synthetic":true,"types":["bl602_pac::timer::tmsr3::TMSR3_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tier2/struct.R.html\" title=\"struct bl602_pac::timer::tier2::R\">R</a>","synthetic":true,"types":["bl602_pac::timer::tier2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tier2/struct.W.html\" title=\"struct bl602_pac::timer::tier2::W\">W</a>","synthetic":true,"types":["bl602_pac::timer::tier2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tier2/struct.TIER_2_R.html\" title=\"struct bl602_pac::timer::tier2::TIER_2_R\">TIER_2_R</a>","synthetic":true,"types":["bl602_pac::timer::tier2::TIER_2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tier2/struct.TIER_2_W.html\" title=\"struct bl602_pac::timer::tier2::TIER_2_W\">TIER_2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::timer::tier2::TIER_2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tier2/struct.TIER_1_R.html\" title=\"struct bl602_pac::timer::tier2::TIER_1_R\">TIER_1_R</a>","synthetic":true,"types":["bl602_pac::timer::tier2::TIER_1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tier2/struct.TIER_1_W.html\" title=\"struct bl602_pac::timer::tier2::TIER_1_W\">TIER_1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::timer::tier2::TIER_1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tier2/struct.TIER_0_R.html\" title=\"struct bl602_pac::timer::tier2::TIER_0_R\">TIER_0_R</a>","synthetic":true,"types":["bl602_pac::timer::tier2::TIER_0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tier2/struct.TIER_0_W.html\" title=\"struct bl602_pac::timer::tier2::TIER_0_W\">TIER_0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::timer::tier2::TIER_0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tier2/struct.TIER2_SPEC.html\" title=\"struct bl602_pac::timer::tier2::TIER2_SPEC\">TIER2_SPEC</a>","synthetic":true,"types":["bl602_pac::timer::tier2::TIER2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tier3/struct.R.html\" title=\"struct bl602_pac::timer::tier3::R\">R</a>","synthetic":true,"types":["bl602_pac::timer::tier3::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tier3/struct.W.html\" title=\"struct bl602_pac::timer::tier3::W\">W</a>","synthetic":true,"types":["bl602_pac::timer::tier3::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tier3/struct.TIER_2_R.html\" title=\"struct bl602_pac::timer::tier3::TIER_2_R\">TIER_2_R</a>","synthetic":true,"types":["bl602_pac::timer::tier3::TIER_2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tier3/struct.TIER_2_W.html\" title=\"struct bl602_pac::timer::tier3::TIER_2_W\">TIER_2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::timer::tier3::TIER_2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tier3/struct.TIER_1_R.html\" title=\"struct bl602_pac::timer::tier3::TIER_1_R\">TIER_1_R</a>","synthetic":true,"types":["bl602_pac::timer::tier3::TIER_1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tier3/struct.TIER_1_W.html\" title=\"struct bl602_pac::timer::tier3::TIER_1_W\">TIER_1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::timer::tier3::TIER_1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tier3/struct.TIER_0_R.html\" title=\"struct bl602_pac::timer::tier3::TIER_0_R\">TIER_0_R</a>","synthetic":true,"types":["bl602_pac::timer::tier3::TIER_0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tier3/struct.TIER_0_W.html\" title=\"struct bl602_pac::timer::tier3::TIER_0_W\">TIER_0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::timer::tier3::TIER_0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tier3/struct.TIER3_SPEC.html\" title=\"struct bl602_pac::timer::tier3::TIER3_SPEC\">TIER3_SPEC</a>","synthetic":true,"types":["bl602_pac::timer::tier3::TIER3_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tplvr2/struct.R.html\" title=\"struct bl602_pac::timer::tplvr2::R\">R</a>","synthetic":true,"types":["bl602_pac::timer::tplvr2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tplvr2/struct.W.html\" title=\"struct bl602_pac::timer::tplvr2::W\">W</a>","synthetic":true,"types":["bl602_pac::timer::tplvr2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tplvr2/struct.TPLVR_R.html\" title=\"struct bl602_pac::timer::tplvr2::TPLVR_R\">TPLVR_R</a>","synthetic":true,"types":["bl602_pac::timer::tplvr2::TPLVR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tplvr2/struct.TPLVR_W.html\" title=\"struct bl602_pac::timer::tplvr2::TPLVR_W\">TPLVR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::timer::tplvr2::TPLVR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tplvr2/struct.TPLVR2_SPEC.html\" title=\"struct bl602_pac::timer::tplvr2::TPLVR2_SPEC\">TPLVR2_SPEC</a>","synthetic":true,"types":["bl602_pac::timer::tplvr2::TPLVR2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tplvr3/struct.R.html\" title=\"struct bl602_pac::timer::tplvr3::R\">R</a>","synthetic":true,"types":["bl602_pac::timer::tplvr3::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tplvr3/struct.W.html\" title=\"struct bl602_pac::timer::tplvr3::W\">W</a>","synthetic":true,"types":["bl602_pac::timer::tplvr3::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tplvr3/struct.TPLVR_R.html\" title=\"struct bl602_pac::timer::tplvr3::TPLVR_R\">TPLVR_R</a>","synthetic":true,"types":["bl602_pac::timer::tplvr3::TPLVR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tplvr3/struct.TPLVR_W.html\" title=\"struct bl602_pac::timer::tplvr3::TPLVR_W\">TPLVR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::timer::tplvr3::TPLVR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tplvr3/struct.TPLVR3_SPEC.html\" title=\"struct bl602_pac::timer::tplvr3::TPLVR3_SPEC\">TPLVR3_SPEC</a>","synthetic":true,"types":["bl602_pac::timer::tplvr3::TPLVR3_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tplcr2/struct.R.html\" title=\"struct bl602_pac::timer::tplcr2::R\">R</a>","synthetic":true,"types":["bl602_pac::timer::tplcr2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tplcr2/struct.W.html\" title=\"struct bl602_pac::timer::tplcr2::W\">W</a>","synthetic":true,"types":["bl602_pac::timer::tplcr2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tplcr2/struct.TPLCR_R.html\" title=\"struct bl602_pac::timer::tplcr2::TPLCR_R\">TPLCR_R</a>","synthetic":true,"types":["bl602_pac::timer::tplcr2::TPLCR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tplcr2/struct.TPLCR_W.html\" title=\"struct bl602_pac::timer::tplcr2::TPLCR_W\">TPLCR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::timer::tplcr2::TPLCR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tplcr2/struct.TPLCR2_SPEC.html\" title=\"struct bl602_pac::timer::tplcr2::TPLCR2_SPEC\">TPLCR2_SPEC</a>","synthetic":true,"types":["bl602_pac::timer::tplcr2::TPLCR2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tplcr3/struct.R.html\" title=\"struct bl602_pac::timer::tplcr3::R\">R</a>","synthetic":true,"types":["bl602_pac::timer::tplcr3::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tplcr3/struct.W.html\" title=\"struct bl602_pac::timer::tplcr3::W\">W</a>","synthetic":true,"types":["bl602_pac::timer::tplcr3::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tplcr3/struct.TPLCR_R.html\" title=\"struct bl602_pac::timer::tplcr3::TPLCR_R\">TPLCR_R</a>","synthetic":true,"types":["bl602_pac::timer::tplcr3::TPLCR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tplcr3/struct.TPLCR_W.html\" title=\"struct bl602_pac::timer::tplcr3::TPLCR_W\">TPLCR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::timer::tplcr3::TPLCR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tplcr3/struct.TPLCR3_SPEC.html\" title=\"struct bl602_pac::timer::tplcr3::TPLCR3_SPEC\">TPLCR3_SPEC</a>","synthetic":true,"types":["bl602_pac::timer::tplcr3::TPLCR3_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/wmer/struct.R.html\" title=\"struct bl602_pac::timer::wmer::R\">R</a>","synthetic":true,"types":["bl602_pac::timer::wmer::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/wmer/struct.W.html\" title=\"struct bl602_pac::timer::wmer::W\">W</a>","synthetic":true,"types":["bl602_pac::timer::wmer::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/wmer/struct.WRIE_R.html\" title=\"struct bl602_pac::timer::wmer::WRIE_R\">WRIE_R</a>","synthetic":true,"types":["bl602_pac::timer::wmer::WRIE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/timer/wmer/struct.WRIE_W.html\" title=\"struct bl602_pac::timer::wmer::WRIE_W\">WRIE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::timer::wmer::WRIE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/wmer/struct.WE_R.html\" title=\"struct bl602_pac::timer::wmer::WE_R\">WE_R</a>","synthetic":true,"types":["bl602_pac::timer::wmer::WE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/timer/wmer/struct.WE_W.html\" title=\"struct bl602_pac::timer::wmer::WE_W\">WE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::timer::wmer::WE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/wmer/struct.WMER_SPEC.html\" title=\"struct bl602_pac::timer::wmer::WMER_SPEC\">WMER_SPEC</a>","synthetic":true,"types":["bl602_pac::timer::wmer::WMER_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/wmr/struct.R.html\" title=\"struct bl602_pac::timer::wmr::R\">R</a>","synthetic":true,"types":["bl602_pac::timer::wmr::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/wmr/struct.W.html\" title=\"struct bl602_pac::timer::wmr::W\">W</a>","synthetic":true,"types":["bl602_pac::timer::wmr::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/wmr/struct.WMR_R.html\" title=\"struct bl602_pac::timer::wmr::WMR_R\">WMR_R</a>","synthetic":true,"types":["bl602_pac::timer::wmr::WMR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/timer/wmr/struct.WMR_W.html\" title=\"struct bl602_pac::timer::wmr::WMR_W\">WMR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::timer::wmr::WMR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/wmr/struct.WMR_SPEC.html\" title=\"struct bl602_pac::timer::wmr::WMR_SPEC\">WMR_SPEC</a>","synthetic":true,"types":["bl602_pac::timer::wmr::WMR_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/wvr/struct.R.html\" title=\"struct bl602_pac::timer::wvr::R\">R</a>","synthetic":true,"types":["bl602_pac::timer::wvr::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/wvr/struct.W.html\" title=\"struct bl602_pac::timer::wvr::W\">W</a>","synthetic":true,"types":["bl602_pac::timer::wvr::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/wvr/struct.WVR_R.html\" title=\"struct bl602_pac::timer::wvr::WVR_R\">WVR_R</a>","synthetic":true,"types":["bl602_pac::timer::wvr::WVR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/timer/wvr/struct.WVR_W.html\" title=\"struct bl602_pac::timer::wvr::WVR_W\">WVR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::timer::wvr::WVR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/wvr/struct.WVR_SPEC.html\" title=\"struct bl602_pac::timer::wvr::WVR_SPEC\">WVR_SPEC</a>","synthetic":true,"types":["bl602_pac::timer::wvr::WVR_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/wsr/struct.R.html\" title=\"struct bl602_pac::timer::wsr::R\">R</a>","synthetic":true,"types":["bl602_pac::timer::wsr::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/wsr/struct.W.html\" title=\"struct bl602_pac::timer::wsr::W\">W</a>","synthetic":true,"types":["bl602_pac::timer::wsr::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/wsr/struct.WTS_R.html\" title=\"struct bl602_pac::timer::wsr::WTS_R\">WTS_R</a>","synthetic":true,"types":["bl602_pac::timer::wsr::WTS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/timer/wsr/struct.WTS_W.html\" title=\"struct bl602_pac::timer::wsr::WTS_W\">WTS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::timer::wsr::WTS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/wsr/struct.WSR_SPEC.html\" title=\"struct bl602_pac::timer::wsr::WSR_SPEC\">WSR_SPEC</a>","synthetic":true,"types":["bl602_pac::timer::wsr::WSR_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/ticr2/struct.R.html\" title=\"struct bl602_pac::timer::ticr2::R\">R</a>","synthetic":true,"types":["bl602_pac::timer::ticr2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/ticr2/struct.W.html\" title=\"struct bl602_pac::timer::ticr2::W\">W</a>","synthetic":true,"types":["bl602_pac::timer::ticr2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/ticr2/struct.TCLR_2_R.html\" title=\"struct bl602_pac::timer::ticr2::TCLR_2_R\">TCLR_2_R</a>","synthetic":true,"types":["bl602_pac::timer::ticr2::TCLR_2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/timer/ticr2/struct.TCLR_2_W.html\" title=\"struct bl602_pac::timer::ticr2::TCLR_2_W\">TCLR_2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::timer::ticr2::TCLR_2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/ticr2/struct.TCLR_1_R.html\" title=\"struct bl602_pac::timer::ticr2::TCLR_1_R\">TCLR_1_R</a>","synthetic":true,"types":["bl602_pac::timer::ticr2::TCLR_1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/timer/ticr2/struct.TCLR_1_W.html\" title=\"struct bl602_pac::timer::ticr2::TCLR_1_W\">TCLR_1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::timer::ticr2::TCLR_1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/ticr2/struct.TCLR_0_R.html\" title=\"struct bl602_pac::timer::ticr2::TCLR_0_R\">TCLR_0_R</a>","synthetic":true,"types":["bl602_pac::timer::ticr2::TCLR_0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/timer/ticr2/struct.TCLR_0_W.html\" title=\"struct bl602_pac::timer::ticr2::TCLR_0_W\">TCLR_0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::timer::ticr2::TCLR_0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/ticr2/struct.TICR2_SPEC.html\" title=\"struct bl602_pac::timer::ticr2::TICR2_SPEC\">TICR2_SPEC</a>","synthetic":true,"types":["bl602_pac::timer::ticr2::TICR2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/ticr3/struct.R.html\" title=\"struct bl602_pac::timer::ticr3::R\">R</a>","synthetic":true,"types":["bl602_pac::timer::ticr3::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/ticr3/struct.W.html\" title=\"struct bl602_pac::timer::ticr3::W\">W</a>","synthetic":true,"types":["bl602_pac::timer::ticr3::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/ticr3/struct.TCLR_2_R.html\" title=\"struct bl602_pac::timer::ticr3::TCLR_2_R\">TCLR_2_R</a>","synthetic":true,"types":["bl602_pac::timer::ticr3::TCLR_2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/timer/ticr3/struct.TCLR_2_W.html\" title=\"struct bl602_pac::timer::ticr3::TCLR_2_W\">TCLR_2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::timer::ticr3::TCLR_2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/ticr3/struct.TCLR_1_R.html\" title=\"struct bl602_pac::timer::ticr3::TCLR_1_R\">TCLR_1_R</a>","synthetic":true,"types":["bl602_pac::timer::ticr3::TCLR_1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/timer/ticr3/struct.TCLR_1_W.html\" title=\"struct bl602_pac::timer::ticr3::TCLR_1_W\">TCLR_1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::timer::ticr3::TCLR_1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/ticr3/struct.TCLR_0_R.html\" title=\"struct bl602_pac::timer::ticr3::TCLR_0_R\">TCLR_0_R</a>","synthetic":true,"types":["bl602_pac::timer::ticr3::TCLR_0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/timer/ticr3/struct.TCLR_0_W.html\" title=\"struct bl602_pac::timer::ticr3::TCLR_0_W\">TCLR_0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::timer::ticr3::TCLR_0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/ticr3/struct.TICR3_SPEC.html\" title=\"struct bl602_pac::timer::ticr3::TICR3_SPEC\">TICR3_SPEC</a>","synthetic":true,"types":["bl602_pac::timer::ticr3::TICR3_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/wicr/struct.R.html\" title=\"struct bl602_pac::timer::wicr::R\">R</a>","synthetic":true,"types":["bl602_pac::timer::wicr::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/wicr/struct.W.html\" title=\"struct bl602_pac::timer::wicr::W\">W</a>","synthetic":true,"types":["bl602_pac::timer::wicr::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/wicr/struct.WICLR_R.html\" title=\"struct bl602_pac::timer::wicr::WICLR_R\">WICLR_R</a>","synthetic":true,"types":["bl602_pac::timer::wicr::WICLR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/timer/wicr/struct.WICLR_W.html\" title=\"struct bl602_pac::timer::wicr::WICLR_W\">WICLR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::timer::wicr::WICLR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/wicr/struct.WICR_SPEC.html\" title=\"struct bl602_pac::timer::wicr::WICR_SPEC\">WICR_SPEC</a>","synthetic":true,"types":["bl602_pac::timer::wicr::WICR_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tcer/struct.R.html\" title=\"struct bl602_pac::timer::tcer::R\">R</a>","synthetic":true,"types":["bl602_pac::timer::tcer::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tcer/struct.W.html\" title=\"struct bl602_pac::timer::tcer::W\">W</a>","synthetic":true,"types":["bl602_pac::timer::tcer::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tcer/struct.TIMER3_EN_R.html\" title=\"struct bl602_pac::timer::tcer::TIMER3_EN_R\">TIMER3_EN_R</a>","synthetic":true,"types":["bl602_pac::timer::tcer::TIMER3_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tcer/struct.TIMER3_EN_W.html\" title=\"struct bl602_pac::timer::tcer::TIMER3_EN_W\">TIMER3_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::timer::tcer::TIMER3_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tcer/struct.TIMER2_EN_R.html\" title=\"struct bl602_pac::timer::tcer::TIMER2_EN_R\">TIMER2_EN_R</a>","synthetic":true,"types":["bl602_pac::timer::tcer::TIMER2_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tcer/struct.TIMER2_EN_W.html\" title=\"struct bl602_pac::timer::tcer::TIMER2_EN_W\">TIMER2_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::timer::tcer::TIMER2_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tcer/struct.TCER_SPEC.html\" title=\"struct bl602_pac::timer::tcer::TCER_SPEC\">TCER_SPEC</a>","synthetic":true,"types":["bl602_pac::timer::tcer::TCER_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tcmr/struct.R.html\" title=\"struct bl602_pac::timer::tcmr::R\">R</a>","synthetic":true,"types":["bl602_pac::timer::tcmr::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tcmr/struct.W.html\" title=\"struct bl602_pac::timer::tcmr::W\">W</a>","synthetic":true,"types":["bl602_pac::timer::tcmr::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tcmr/struct.TIMER3_MODE_R.html\" title=\"struct bl602_pac::timer::tcmr::TIMER3_MODE_R\">TIMER3_MODE_R</a>","synthetic":true,"types":["bl602_pac::timer::tcmr::TIMER3_MODE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tcmr/struct.TIMER3_MODE_W.html\" title=\"struct bl602_pac::timer::tcmr::TIMER3_MODE_W\">TIMER3_MODE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::timer::tcmr::TIMER3_MODE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tcmr/struct.TIMER2_MODE_R.html\" title=\"struct bl602_pac::timer::tcmr::TIMER2_MODE_R\">TIMER2_MODE_R</a>","synthetic":true,"types":["bl602_pac::timer::tcmr::TIMER2_MODE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tcmr/struct.TIMER2_MODE_W.html\" title=\"struct bl602_pac::timer::tcmr::TIMER2_MODE_W\">TIMER2_MODE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::timer::tcmr::TIMER2_MODE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tcmr/struct.TCMR_SPEC.html\" title=\"struct bl602_pac::timer::tcmr::TCMR_SPEC\">TCMR_SPEC</a>","synthetic":true,"types":["bl602_pac::timer::tcmr::TCMR_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tilr2/struct.R.html\" title=\"struct bl602_pac::timer::tilr2::R\">R</a>","synthetic":true,"types":["bl602_pac::timer::tilr2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tilr2/struct.W.html\" title=\"struct bl602_pac::timer::tilr2::W\">W</a>","synthetic":true,"types":["bl602_pac::timer::tilr2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tilr2/struct.TILR_2_R.html\" title=\"struct bl602_pac::timer::tilr2::TILR_2_R\">TILR_2_R</a>","synthetic":true,"types":["bl602_pac::timer::tilr2::TILR_2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tilr2/struct.TILR_2_W.html\" title=\"struct bl602_pac::timer::tilr2::TILR_2_W\">TILR_2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::timer::tilr2::TILR_2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tilr2/struct.TILR_1_R.html\" title=\"struct bl602_pac::timer::tilr2::TILR_1_R\">TILR_1_R</a>","synthetic":true,"types":["bl602_pac::timer::tilr2::TILR_1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tilr2/struct.TILR_1_W.html\" title=\"struct bl602_pac::timer::tilr2::TILR_1_W\">TILR_1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::timer::tilr2::TILR_1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tilr2/struct.TILR_0_R.html\" title=\"struct bl602_pac::timer::tilr2::TILR_0_R\">TILR_0_R</a>","synthetic":true,"types":["bl602_pac::timer::tilr2::TILR_0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tilr2/struct.TILR_0_W.html\" title=\"struct bl602_pac::timer::tilr2::TILR_0_W\">TILR_0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::timer::tilr2::TILR_0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tilr2/struct.TILR2_SPEC.html\" title=\"struct bl602_pac::timer::tilr2::TILR2_SPEC\">TILR2_SPEC</a>","synthetic":true,"types":["bl602_pac::timer::tilr2::TILR2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tilr3/struct.R.html\" title=\"struct bl602_pac::timer::tilr3::R\">R</a>","synthetic":true,"types":["bl602_pac::timer::tilr3::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tilr3/struct.W.html\" title=\"struct bl602_pac::timer::tilr3::W\">W</a>","synthetic":true,"types":["bl602_pac::timer::tilr3::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tilr3/struct.TILR_2_R.html\" title=\"struct bl602_pac::timer::tilr3::TILR_2_R\">TILR_2_R</a>","synthetic":true,"types":["bl602_pac::timer::tilr3::TILR_2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tilr3/struct.TILR_2_W.html\" title=\"struct bl602_pac::timer::tilr3::TILR_2_W\">TILR_2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::timer::tilr3::TILR_2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tilr3/struct.TILR_1_R.html\" title=\"struct bl602_pac::timer::tilr3::TILR_1_R\">TILR_1_R</a>","synthetic":true,"types":["bl602_pac::timer::tilr3::TILR_1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tilr3/struct.TILR_1_W.html\" title=\"struct bl602_pac::timer::tilr3::TILR_1_W\">TILR_1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::timer::tilr3::TILR_1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tilr3/struct.TILR_0_R.html\" title=\"struct bl602_pac::timer::tilr3::TILR_0_R\">TILR_0_R</a>","synthetic":true,"types":["bl602_pac::timer::tilr3::TILR_0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tilr3/struct.TILR_0_W.html\" title=\"struct bl602_pac::timer::tilr3::TILR_0_W\">TILR_0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::timer::tilr3::TILR_0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tilr3/struct.TILR3_SPEC.html\" title=\"struct bl602_pac::timer::tilr3::TILR3_SPEC\">TILR3_SPEC</a>","synthetic":true,"types":["bl602_pac::timer::tilr3::TILR3_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/wcr/struct.R.html\" title=\"struct bl602_pac::timer::wcr::R\">R</a>","synthetic":true,"types":["bl602_pac::timer::wcr::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/wcr/struct.W.html\" title=\"struct bl602_pac::timer::wcr::W\">W</a>","synthetic":true,"types":["bl602_pac::timer::wcr::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/wcr/struct.WCR_R.html\" title=\"struct bl602_pac::timer::wcr::WCR_R\">WCR_R</a>","synthetic":true,"types":["bl602_pac::timer::wcr::WCR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/timer/wcr/struct.WCR_W.html\" title=\"struct bl602_pac::timer::wcr::WCR_W\">WCR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::timer::wcr::WCR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/wcr/struct.WCR_SPEC.html\" title=\"struct bl602_pac::timer::wcr::WCR_SPEC\">WCR_SPEC</a>","synthetic":true,"types":["bl602_pac::timer::wcr::WCR_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/wfar/struct.R.html\" title=\"struct bl602_pac::timer::wfar::R\">R</a>","synthetic":true,"types":["bl602_pac::timer::wfar::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/wfar/struct.W.html\" title=\"struct bl602_pac::timer::wfar::W\">W</a>","synthetic":true,"types":["bl602_pac::timer::wfar::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/wfar/struct.WFAR_R.html\" title=\"struct bl602_pac::timer::wfar::WFAR_R\">WFAR_R</a>","synthetic":true,"types":["bl602_pac::timer::wfar::WFAR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/timer/wfar/struct.WFAR_W.html\" title=\"struct bl602_pac::timer::wfar::WFAR_W\">WFAR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::timer::wfar::WFAR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/wfar/struct.WFAR_SPEC.html\" title=\"struct bl602_pac::timer::wfar::WFAR_SPEC\">WFAR_SPEC</a>","synthetic":true,"types":["bl602_pac::timer::wfar::WFAR_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/wsar/struct.R.html\" title=\"struct bl602_pac::timer::wsar::R\">R</a>","synthetic":true,"types":["bl602_pac::timer::wsar::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/wsar/struct.W.html\" title=\"struct bl602_pac::timer::wsar::W\">W</a>","synthetic":true,"types":["bl602_pac::timer::wsar::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/wsar/struct.WSAR_R.html\" title=\"struct bl602_pac::timer::wsar::WSAR_R\">WSAR_R</a>","synthetic":true,"types":["bl602_pac::timer::wsar::WSAR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/timer/wsar/struct.WSAR_W.html\" title=\"struct bl602_pac::timer::wsar::WSAR_W\">WSAR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::timer::wsar::WSAR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/wsar/struct.WSAR_SPEC.html\" title=\"struct bl602_pac::timer::wsar::WSAR_SPEC\">WSAR_SPEC</a>","synthetic":true,"types":["bl602_pac::timer::wsar::WSAR_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tcvwr2/struct.R.html\" title=\"struct bl602_pac::timer::tcvwr2::R\">R</a>","synthetic":true,"types":["bl602_pac::timer::tcvwr2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tcvwr2/struct.W.html\" title=\"struct bl602_pac::timer::tcvwr2::W\">W</a>","synthetic":true,"types":["bl602_pac::timer::tcvwr2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tcvwr2/struct.TCVWR_R.html\" title=\"struct bl602_pac::timer::tcvwr2::TCVWR_R\">TCVWR_R</a>","synthetic":true,"types":["bl602_pac::timer::tcvwr2::TCVWR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tcvwr2/struct.TCVWR_W.html\" title=\"struct bl602_pac::timer::tcvwr2::TCVWR_W\">TCVWR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::timer::tcvwr2::TCVWR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tcvwr2/struct.TCVWR2_SPEC.html\" title=\"struct bl602_pac::timer::tcvwr2::TCVWR2_SPEC\">TCVWR2_SPEC</a>","synthetic":true,"types":["bl602_pac::timer::tcvwr2::TCVWR2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tcvwr3/struct.R.html\" title=\"struct bl602_pac::timer::tcvwr3::R\">R</a>","synthetic":true,"types":["bl602_pac::timer::tcvwr3::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tcvwr3/struct.W.html\" title=\"struct bl602_pac::timer::tcvwr3::W\">W</a>","synthetic":true,"types":["bl602_pac::timer::tcvwr3::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tcvwr3/struct.TCVWR_R.html\" title=\"struct bl602_pac::timer::tcvwr3::TCVWR_R\">TCVWR_R</a>","synthetic":true,"types":["bl602_pac::timer::tcvwr3::TCVWR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tcvwr3/struct.TCVWR_W.html\" title=\"struct bl602_pac::timer::tcvwr3::TCVWR_W\">TCVWR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::timer::tcvwr3::TCVWR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tcvwr3/struct.TCVWR3_SPEC.html\" title=\"struct bl602_pac::timer::tcvwr3::TCVWR3_SPEC\">TCVWR3_SPEC</a>","synthetic":true,"types":["bl602_pac::timer::tcvwr3::TCVWR3_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tcvsyn2/struct.R.html\" title=\"struct bl602_pac::timer::tcvsyn2::R\">R</a>","synthetic":true,"types":["bl602_pac::timer::tcvsyn2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tcvsyn2/struct.W.html\" title=\"struct bl602_pac::timer::tcvsyn2::W\">W</a>","synthetic":true,"types":["bl602_pac::timer::tcvsyn2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tcvsyn2/struct.TCVSYN2_R.html\" title=\"struct bl602_pac::timer::tcvsyn2::TCVSYN2_R\">TCVSYN2_R</a>","synthetic":true,"types":["bl602_pac::timer::tcvsyn2::TCVSYN2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tcvsyn2/struct.TCVSYN2_W.html\" title=\"struct bl602_pac::timer::tcvsyn2::TCVSYN2_W\">TCVSYN2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::timer::tcvsyn2::TCVSYN2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tcvsyn2/struct.TCVSYN2_SPEC.html\" title=\"struct bl602_pac::timer::tcvsyn2::TCVSYN2_SPEC\">TCVSYN2_SPEC</a>","synthetic":true,"types":["bl602_pac::timer::tcvsyn2::TCVSYN2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tcvsyn3/struct.R.html\" title=\"struct bl602_pac::timer::tcvsyn3::R\">R</a>","synthetic":true,"types":["bl602_pac::timer::tcvsyn3::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tcvsyn3/struct.W.html\" title=\"struct bl602_pac::timer::tcvsyn3::W\">W</a>","synthetic":true,"types":["bl602_pac::timer::tcvsyn3::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tcvsyn3/struct.TCVSYN3_R.html\" title=\"struct bl602_pac::timer::tcvsyn3::TCVSYN3_R\">TCVSYN3_R</a>","synthetic":true,"types":["bl602_pac::timer::tcvsyn3::TCVSYN3_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tcvsyn3/struct.TCVSYN3_W.html\" title=\"struct bl602_pac::timer::tcvsyn3::TCVSYN3_W\">TCVSYN3_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::timer::tcvsyn3::TCVSYN3_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tcvsyn3/struct.TCVSYN3_SPEC.html\" title=\"struct bl602_pac::timer::tcvsyn3::TCVSYN3_SPEC\">TCVSYN3_SPEC</a>","synthetic":true,"types":["bl602_pac::timer::tcvsyn3::TCVSYN3_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tcdr/struct.R.html\" title=\"struct bl602_pac::timer::tcdr::R\">R</a>","synthetic":true,"types":["bl602_pac::timer::tcdr::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tcdr/struct.W.html\" title=\"struct bl602_pac::timer::tcdr::W\">W</a>","synthetic":true,"types":["bl602_pac::timer::tcdr::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tcdr/struct.WCDR_R.html\" title=\"struct bl602_pac::timer::tcdr::WCDR_R\">WCDR_R</a>","synthetic":true,"types":["bl602_pac::timer::tcdr::WCDR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tcdr/struct.WCDR_W.html\" title=\"struct bl602_pac::timer::tcdr::WCDR_W\">WCDR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::timer::tcdr::WCDR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tcdr/struct.TCDR3_R.html\" title=\"struct bl602_pac::timer::tcdr::TCDR3_R\">TCDR3_R</a>","synthetic":true,"types":["bl602_pac::timer::tcdr::TCDR3_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tcdr/struct.TCDR3_W.html\" title=\"struct bl602_pac::timer::tcdr::TCDR3_W\">TCDR3_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::timer::tcdr::TCDR3_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tcdr/struct.TCDR2_R.html\" title=\"struct bl602_pac::timer::tcdr::TCDR2_R\">TCDR2_R</a>","synthetic":true,"types":["bl602_pac::timer::tcdr::TCDR2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tcdr/struct.TCDR2_W.html\" title=\"struct bl602_pac::timer::tcdr::TCDR2_W\">TCDR2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::timer::tcdr::TCDR2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/timer/tcdr/struct.TCDR_SPEC.html\" title=\"struct bl602_pac::timer::tcdr::TCDR_SPEC\">TCDR_SPEC</a>","synthetic":true,"types":["bl602_pac::timer::tcdr::TCDR_SPEC"]},{"text":"impl !Freeze for <a class=\"struct\" href=\"bl602_pac/ir/struct.RegisterBlock.html\" title=\"struct bl602_pac::ir::RegisterBlock\">RegisterBlock</a>","synthetic":true,"types":["bl602_pac::ir::RegisterBlock"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_config/struct.R.html\" title=\"struct bl602_pac::ir::irtx_config::R\">R</a>","synthetic":true,"types":["bl602_pac::ir::irtx_config::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_config/struct.W.html\" title=\"struct bl602_pac::ir::irtx_config::W\">W</a>","synthetic":true,"types":["bl602_pac::ir::irtx_config::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_config/struct.CR_IRTX_DATA_NUM_R.html\" title=\"struct bl602_pac::ir::irtx_config::CR_IRTX_DATA_NUM_R\">CR_IRTX_DATA_NUM_R</a>","synthetic":true,"types":["bl602_pac::ir::irtx_config::CR_IRTX_DATA_NUM_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_config/struct.CR_IRTX_DATA_NUM_W.html\" title=\"struct bl602_pac::ir::irtx_config::CR_IRTX_DATA_NUM_W\">CR_IRTX_DATA_NUM_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ir::irtx_config::CR_IRTX_DATA_NUM_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_config/struct.CR_IRTX_TAIL_HL_INV_R.html\" title=\"struct bl602_pac::ir::irtx_config::CR_IRTX_TAIL_HL_INV_R\">CR_IRTX_TAIL_HL_INV_R</a>","synthetic":true,"types":["bl602_pac::ir::irtx_config::CR_IRTX_TAIL_HL_INV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_config/struct.CR_IRTX_TAIL_HL_INV_W.html\" title=\"struct bl602_pac::ir::irtx_config::CR_IRTX_TAIL_HL_INV_W\">CR_IRTX_TAIL_HL_INV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ir::irtx_config::CR_IRTX_TAIL_HL_INV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_config/struct.CR_IRTX_TAIL_EN_R.html\" title=\"struct bl602_pac::ir::irtx_config::CR_IRTX_TAIL_EN_R\">CR_IRTX_TAIL_EN_R</a>","synthetic":true,"types":["bl602_pac::ir::irtx_config::CR_IRTX_TAIL_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_config/struct.CR_IRTX_TAIL_EN_W.html\" title=\"struct bl602_pac::ir::irtx_config::CR_IRTX_TAIL_EN_W\">CR_IRTX_TAIL_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ir::irtx_config::CR_IRTX_TAIL_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_config/struct.CR_IRTX_HEAD_HL_INV_R.html\" title=\"struct bl602_pac::ir::irtx_config::CR_IRTX_HEAD_HL_INV_R\">CR_IRTX_HEAD_HL_INV_R</a>","synthetic":true,"types":["bl602_pac::ir::irtx_config::CR_IRTX_HEAD_HL_INV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_config/struct.CR_IRTX_HEAD_HL_INV_W.html\" title=\"struct bl602_pac::ir::irtx_config::CR_IRTX_HEAD_HL_INV_W\">CR_IRTX_HEAD_HL_INV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ir::irtx_config::CR_IRTX_HEAD_HL_INV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_config/struct.CR_IRTX_HEAD_EN_R.html\" title=\"struct bl602_pac::ir::irtx_config::CR_IRTX_HEAD_EN_R\">CR_IRTX_HEAD_EN_R</a>","synthetic":true,"types":["bl602_pac::ir::irtx_config::CR_IRTX_HEAD_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_config/struct.CR_IRTX_HEAD_EN_W.html\" title=\"struct bl602_pac::ir::irtx_config::CR_IRTX_HEAD_EN_W\">CR_IRTX_HEAD_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ir::irtx_config::CR_IRTX_HEAD_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_config/struct.CR_IRTX_LOGIC1_HL_INV_R.html\" title=\"struct bl602_pac::ir::irtx_config::CR_IRTX_LOGIC1_HL_INV_R\">CR_IRTX_LOGIC1_HL_INV_R</a>","synthetic":true,"types":["bl602_pac::ir::irtx_config::CR_IRTX_LOGIC1_HL_INV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_config/struct.CR_IRTX_LOGIC1_HL_INV_W.html\" title=\"struct bl602_pac::ir::irtx_config::CR_IRTX_LOGIC1_HL_INV_W\">CR_IRTX_LOGIC1_HL_INV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ir::irtx_config::CR_IRTX_LOGIC1_HL_INV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_config/struct.CR_IRTX_LOGIC0_HL_INV_R.html\" title=\"struct bl602_pac::ir::irtx_config::CR_IRTX_LOGIC0_HL_INV_R\">CR_IRTX_LOGIC0_HL_INV_R</a>","synthetic":true,"types":["bl602_pac::ir::irtx_config::CR_IRTX_LOGIC0_HL_INV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_config/struct.CR_IRTX_LOGIC0_HL_INV_W.html\" title=\"struct bl602_pac::ir::irtx_config::CR_IRTX_LOGIC0_HL_INV_W\">CR_IRTX_LOGIC0_HL_INV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ir::irtx_config::CR_IRTX_LOGIC0_HL_INV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_config/struct.CR_IRTX_DATA_EN_R.html\" title=\"struct bl602_pac::ir::irtx_config::CR_IRTX_DATA_EN_R\">CR_IRTX_DATA_EN_R</a>","synthetic":true,"types":["bl602_pac::ir::irtx_config::CR_IRTX_DATA_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_config/struct.CR_IRTX_DATA_EN_W.html\" title=\"struct bl602_pac::ir::irtx_config::CR_IRTX_DATA_EN_W\">CR_IRTX_DATA_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ir::irtx_config::CR_IRTX_DATA_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_config/struct.CR_IRTX_SWM_EN_R.html\" title=\"struct bl602_pac::ir::irtx_config::CR_IRTX_SWM_EN_R\">CR_IRTX_SWM_EN_R</a>","synthetic":true,"types":["bl602_pac::ir::irtx_config::CR_IRTX_SWM_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_config/struct.CR_IRTX_SWM_EN_W.html\" title=\"struct bl602_pac::ir::irtx_config::CR_IRTX_SWM_EN_W\">CR_IRTX_SWM_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ir::irtx_config::CR_IRTX_SWM_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_config/struct.CR_IRTX_MOD_EN_R.html\" title=\"struct bl602_pac::ir::irtx_config::CR_IRTX_MOD_EN_R\">CR_IRTX_MOD_EN_R</a>","synthetic":true,"types":["bl602_pac::ir::irtx_config::CR_IRTX_MOD_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_config/struct.CR_IRTX_MOD_EN_W.html\" title=\"struct bl602_pac::ir::irtx_config::CR_IRTX_MOD_EN_W\">CR_IRTX_MOD_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ir::irtx_config::CR_IRTX_MOD_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_config/struct.CR_IRTX_OUT_INV_R.html\" title=\"struct bl602_pac::ir::irtx_config::CR_IRTX_OUT_INV_R\">CR_IRTX_OUT_INV_R</a>","synthetic":true,"types":["bl602_pac::ir::irtx_config::CR_IRTX_OUT_INV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_config/struct.CR_IRTX_OUT_INV_W.html\" title=\"struct bl602_pac::ir::irtx_config::CR_IRTX_OUT_INV_W\">CR_IRTX_OUT_INV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ir::irtx_config::CR_IRTX_OUT_INV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_config/struct.CR_IRTX_EN_R.html\" title=\"struct bl602_pac::ir::irtx_config::CR_IRTX_EN_R\">CR_IRTX_EN_R</a>","synthetic":true,"types":["bl602_pac::ir::irtx_config::CR_IRTX_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_config/struct.CR_IRTX_EN_W.html\" title=\"struct bl602_pac::ir::irtx_config::CR_IRTX_EN_W\">CR_IRTX_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ir::irtx_config::CR_IRTX_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_config/struct.IRTX_CONFIG_SPEC.html\" title=\"struct bl602_pac::ir::irtx_config::IRTX_CONFIG_SPEC\">IRTX_CONFIG_SPEC</a>","synthetic":true,"types":["bl602_pac::ir::irtx_config::IRTX_CONFIG_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_int_sts/struct.R.html\" title=\"struct bl602_pac::ir::irtx_int_sts::R\">R</a>","synthetic":true,"types":["bl602_pac::ir::irtx_int_sts::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_int_sts/struct.W.html\" title=\"struct bl602_pac::ir::irtx_int_sts::W\">W</a>","synthetic":true,"types":["bl602_pac::ir::irtx_int_sts::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_int_sts/struct.CR_IRTX_END_EN_R.html\" title=\"struct bl602_pac::ir::irtx_int_sts::CR_IRTX_END_EN_R\">CR_IRTX_END_EN_R</a>","synthetic":true,"types":["bl602_pac::ir::irtx_int_sts::CR_IRTX_END_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_int_sts/struct.CR_IRTX_END_EN_W.html\" title=\"struct bl602_pac::ir::irtx_int_sts::CR_IRTX_END_EN_W\">CR_IRTX_END_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ir::irtx_int_sts::CR_IRTX_END_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_int_sts/struct.CR_IRTX_END_CLR_R.html\" title=\"struct bl602_pac::ir::irtx_int_sts::CR_IRTX_END_CLR_R\">CR_IRTX_END_CLR_R</a>","synthetic":true,"types":["bl602_pac::ir::irtx_int_sts::CR_IRTX_END_CLR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_int_sts/struct.CR_IRTX_END_CLR_W.html\" title=\"struct bl602_pac::ir::irtx_int_sts::CR_IRTX_END_CLR_W\">CR_IRTX_END_CLR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ir::irtx_int_sts::CR_IRTX_END_CLR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_int_sts/struct.CR_IRTX_END_MASK_R.html\" title=\"struct bl602_pac::ir::irtx_int_sts::CR_IRTX_END_MASK_R\">CR_IRTX_END_MASK_R</a>","synthetic":true,"types":["bl602_pac::ir::irtx_int_sts::CR_IRTX_END_MASK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_int_sts/struct.CR_IRTX_END_MASK_W.html\" title=\"struct bl602_pac::ir::irtx_int_sts::CR_IRTX_END_MASK_W\">CR_IRTX_END_MASK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ir::irtx_int_sts::CR_IRTX_END_MASK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_int_sts/struct.IRTX_END_INT_R.html\" title=\"struct bl602_pac::ir::irtx_int_sts::IRTX_END_INT_R\">IRTX_END_INT_R</a>","synthetic":true,"types":["bl602_pac::ir::irtx_int_sts::IRTX_END_INT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_int_sts/struct.IRTX_END_INT_W.html\" title=\"struct bl602_pac::ir::irtx_int_sts::IRTX_END_INT_W\">IRTX_END_INT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ir::irtx_int_sts::IRTX_END_INT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_int_sts/struct.IRTX_INT_STS_SPEC.html\" title=\"struct bl602_pac::ir::irtx_int_sts::IRTX_INT_STS_SPEC\">IRTX_INT_STS_SPEC</a>","synthetic":true,"types":["bl602_pac::ir::irtx_int_sts::IRTX_INT_STS_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_data_word0/struct.R.html\" title=\"struct bl602_pac::ir::irtx_data_word0::R\">R</a>","synthetic":true,"types":["bl602_pac::ir::irtx_data_word0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_data_word0/struct.W.html\" title=\"struct bl602_pac::ir::irtx_data_word0::W\">W</a>","synthetic":true,"types":["bl602_pac::ir::irtx_data_word0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_data_word0/struct.CR_IRTX_DATA_WORD0_R.html\" title=\"struct bl602_pac::ir::irtx_data_word0::CR_IRTX_DATA_WORD0_R\">CR_IRTX_DATA_WORD0_R</a>","synthetic":true,"types":["bl602_pac::ir::irtx_data_word0::CR_IRTX_DATA_WORD0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_data_word0/struct.CR_IRTX_DATA_WORD0_W.html\" title=\"struct bl602_pac::ir::irtx_data_word0::CR_IRTX_DATA_WORD0_W\">CR_IRTX_DATA_WORD0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ir::irtx_data_word0::CR_IRTX_DATA_WORD0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_data_word0/struct.IRTX_DATA_WORD0_SPEC.html\" title=\"struct bl602_pac::ir::irtx_data_word0::IRTX_DATA_WORD0_SPEC\">IRTX_DATA_WORD0_SPEC</a>","synthetic":true,"types":["bl602_pac::ir::irtx_data_word0::IRTX_DATA_WORD0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_data_word1/struct.R.html\" title=\"struct bl602_pac::ir::irtx_data_word1::R\">R</a>","synthetic":true,"types":["bl602_pac::ir::irtx_data_word1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_data_word1/struct.W.html\" title=\"struct bl602_pac::ir::irtx_data_word1::W\">W</a>","synthetic":true,"types":["bl602_pac::ir::irtx_data_word1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_data_word1/struct.CR_IRTX_DATA_WORD1_R.html\" title=\"struct bl602_pac::ir::irtx_data_word1::CR_IRTX_DATA_WORD1_R\">CR_IRTX_DATA_WORD1_R</a>","synthetic":true,"types":["bl602_pac::ir::irtx_data_word1::CR_IRTX_DATA_WORD1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_data_word1/struct.CR_IRTX_DATA_WORD1_W.html\" title=\"struct bl602_pac::ir::irtx_data_word1::CR_IRTX_DATA_WORD1_W\">CR_IRTX_DATA_WORD1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ir::irtx_data_word1::CR_IRTX_DATA_WORD1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_data_word1/struct.IRTX_DATA_WORD1_SPEC.html\" title=\"struct bl602_pac::ir::irtx_data_word1::IRTX_DATA_WORD1_SPEC\">IRTX_DATA_WORD1_SPEC</a>","synthetic":true,"types":["bl602_pac::ir::irtx_data_word1::IRTX_DATA_WORD1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_pulse_width/struct.R.html\" title=\"struct bl602_pac::ir::irtx_pulse_width::R\">R</a>","synthetic":true,"types":["bl602_pac::ir::irtx_pulse_width::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_pulse_width/struct.W.html\" title=\"struct bl602_pac::ir::irtx_pulse_width::W\">W</a>","synthetic":true,"types":["bl602_pac::ir::irtx_pulse_width::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_pulse_width/struct.CR_IRTX_MOD_PH1_W_R.html\" title=\"struct bl602_pac::ir::irtx_pulse_width::CR_IRTX_MOD_PH1_W_R\">CR_IRTX_MOD_PH1_W_R</a>","synthetic":true,"types":["bl602_pac::ir::irtx_pulse_width::CR_IRTX_MOD_PH1_W_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_pulse_width/struct.CR_IRTX_MOD_PH1_W_W.html\" title=\"struct bl602_pac::ir::irtx_pulse_width::CR_IRTX_MOD_PH1_W_W\">CR_IRTX_MOD_PH1_W_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ir::irtx_pulse_width::CR_IRTX_MOD_PH1_W_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_pulse_width/struct.CR_IRTX_MOD_PH0_W_R.html\" title=\"struct bl602_pac::ir::irtx_pulse_width::CR_IRTX_MOD_PH0_W_R\">CR_IRTX_MOD_PH0_W_R</a>","synthetic":true,"types":["bl602_pac::ir::irtx_pulse_width::CR_IRTX_MOD_PH0_W_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_pulse_width/struct.CR_IRTX_MOD_PH0_W_W.html\" title=\"struct bl602_pac::ir::irtx_pulse_width::CR_IRTX_MOD_PH0_W_W\">CR_IRTX_MOD_PH0_W_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ir::irtx_pulse_width::CR_IRTX_MOD_PH0_W_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_pulse_width/struct.CR_IRTX_PW_UNIT_R.html\" title=\"struct bl602_pac::ir::irtx_pulse_width::CR_IRTX_PW_UNIT_R\">CR_IRTX_PW_UNIT_R</a>","synthetic":true,"types":["bl602_pac::ir::irtx_pulse_width::CR_IRTX_PW_UNIT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_pulse_width/struct.CR_IRTX_PW_UNIT_W.html\" title=\"struct bl602_pac::ir::irtx_pulse_width::CR_IRTX_PW_UNIT_W\">CR_IRTX_PW_UNIT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ir::irtx_pulse_width::CR_IRTX_PW_UNIT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_pulse_width/struct.IRTX_PULSE_WIDTH_SPEC.html\" title=\"struct bl602_pac::ir::irtx_pulse_width::IRTX_PULSE_WIDTH_SPEC\">IRTX_PULSE_WIDTH_SPEC</a>","synthetic":true,"types":["bl602_pac::ir::irtx_pulse_width::IRTX_PULSE_WIDTH_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_pw/struct.R.html\" title=\"struct bl602_pac::ir::irtx_pw::R\">R</a>","synthetic":true,"types":["bl602_pac::ir::irtx_pw::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_pw/struct.W.html\" title=\"struct bl602_pac::ir::irtx_pw::W\">W</a>","synthetic":true,"types":["bl602_pac::ir::irtx_pw::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_pw/struct.CR_IRTX_TAIL_PH1_W_R.html\" title=\"struct bl602_pac::ir::irtx_pw::CR_IRTX_TAIL_PH1_W_R\">CR_IRTX_TAIL_PH1_W_R</a>","synthetic":true,"types":["bl602_pac::ir::irtx_pw::CR_IRTX_TAIL_PH1_W_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_pw/struct.CR_IRTX_TAIL_PH1_W_W.html\" title=\"struct bl602_pac::ir::irtx_pw::CR_IRTX_TAIL_PH1_W_W\">CR_IRTX_TAIL_PH1_W_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ir::irtx_pw::CR_IRTX_TAIL_PH1_W_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_pw/struct.CR_IRTX_TAIL_PH0_W_R.html\" title=\"struct bl602_pac::ir::irtx_pw::CR_IRTX_TAIL_PH0_W_R\">CR_IRTX_TAIL_PH0_W_R</a>","synthetic":true,"types":["bl602_pac::ir::irtx_pw::CR_IRTX_TAIL_PH0_W_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_pw/struct.CR_IRTX_TAIL_PH0_W_W.html\" title=\"struct bl602_pac::ir::irtx_pw::CR_IRTX_TAIL_PH0_W_W\">CR_IRTX_TAIL_PH0_W_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ir::irtx_pw::CR_IRTX_TAIL_PH0_W_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_pw/struct.CR_IRTX_HEAD_PH1_W_R.html\" title=\"struct bl602_pac::ir::irtx_pw::CR_IRTX_HEAD_PH1_W_R\">CR_IRTX_HEAD_PH1_W_R</a>","synthetic":true,"types":["bl602_pac::ir::irtx_pw::CR_IRTX_HEAD_PH1_W_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_pw/struct.CR_IRTX_HEAD_PH1_W_W.html\" title=\"struct bl602_pac::ir::irtx_pw::CR_IRTX_HEAD_PH1_W_W\">CR_IRTX_HEAD_PH1_W_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ir::irtx_pw::CR_IRTX_HEAD_PH1_W_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_pw/struct.CR_IRTX_HEAD_PH0_W_R.html\" title=\"struct bl602_pac::ir::irtx_pw::CR_IRTX_HEAD_PH0_W_R\">CR_IRTX_HEAD_PH0_W_R</a>","synthetic":true,"types":["bl602_pac::ir::irtx_pw::CR_IRTX_HEAD_PH0_W_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_pw/struct.CR_IRTX_HEAD_PH0_W_W.html\" title=\"struct bl602_pac::ir::irtx_pw::CR_IRTX_HEAD_PH0_W_W\">CR_IRTX_HEAD_PH0_W_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ir::irtx_pw::CR_IRTX_HEAD_PH0_W_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_pw/struct.CR_IRTX_LOGIC1_PH1_W_R.html\" title=\"struct bl602_pac::ir::irtx_pw::CR_IRTX_LOGIC1_PH1_W_R\">CR_IRTX_LOGIC1_PH1_W_R</a>","synthetic":true,"types":["bl602_pac::ir::irtx_pw::CR_IRTX_LOGIC1_PH1_W_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_pw/struct.CR_IRTX_LOGIC1_PH1_W_W.html\" title=\"struct bl602_pac::ir::irtx_pw::CR_IRTX_LOGIC1_PH1_W_W\">CR_IRTX_LOGIC1_PH1_W_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ir::irtx_pw::CR_IRTX_LOGIC1_PH1_W_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_pw/struct.CR_IRTX_LOGIC1_PH0_W_R.html\" title=\"struct bl602_pac::ir::irtx_pw::CR_IRTX_LOGIC1_PH0_W_R\">CR_IRTX_LOGIC1_PH0_W_R</a>","synthetic":true,"types":["bl602_pac::ir::irtx_pw::CR_IRTX_LOGIC1_PH0_W_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_pw/struct.CR_IRTX_LOGIC1_PH0_W_W.html\" title=\"struct bl602_pac::ir::irtx_pw::CR_IRTX_LOGIC1_PH0_W_W\">CR_IRTX_LOGIC1_PH0_W_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ir::irtx_pw::CR_IRTX_LOGIC1_PH0_W_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_pw/struct.CR_IRTX_LOGIC0_PH1_W_R.html\" title=\"struct bl602_pac::ir::irtx_pw::CR_IRTX_LOGIC0_PH1_W_R\">CR_IRTX_LOGIC0_PH1_W_R</a>","synthetic":true,"types":["bl602_pac::ir::irtx_pw::CR_IRTX_LOGIC0_PH1_W_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_pw/struct.CR_IRTX_LOGIC0_PH1_W_W.html\" title=\"struct bl602_pac::ir::irtx_pw::CR_IRTX_LOGIC0_PH1_W_W\">CR_IRTX_LOGIC0_PH1_W_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ir::irtx_pw::CR_IRTX_LOGIC0_PH1_W_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_pw/struct.CR_IRTX_LOGIC0_PH0_W_R.html\" title=\"struct bl602_pac::ir::irtx_pw::CR_IRTX_LOGIC0_PH0_W_R\">CR_IRTX_LOGIC0_PH0_W_R</a>","synthetic":true,"types":["bl602_pac::ir::irtx_pw::CR_IRTX_LOGIC0_PH0_W_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_pw/struct.CR_IRTX_LOGIC0_PH0_W_W.html\" title=\"struct bl602_pac::ir::irtx_pw::CR_IRTX_LOGIC0_PH0_W_W\">CR_IRTX_LOGIC0_PH0_W_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ir::irtx_pw::CR_IRTX_LOGIC0_PH0_W_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_pw/struct.IRTX_PW_SPEC.html\" title=\"struct bl602_pac::ir::irtx_pw::IRTX_PW_SPEC\">IRTX_PW_SPEC</a>","synthetic":true,"types":["bl602_pac::ir::irtx_pw::IRTX_PW_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_swm_pw_0/struct.R.html\" title=\"struct bl602_pac::ir::irtx_swm_pw_0::R\">R</a>","synthetic":true,"types":["bl602_pac::ir::irtx_swm_pw_0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_swm_pw_0/struct.W.html\" title=\"struct bl602_pac::ir::irtx_swm_pw_0::W\">W</a>","synthetic":true,"types":["bl602_pac::ir::irtx_swm_pw_0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_swm_pw_0/struct.CR_IRTX_SWM_PW_0_R.html\" title=\"struct bl602_pac::ir::irtx_swm_pw_0::CR_IRTX_SWM_PW_0_R\">CR_IRTX_SWM_PW_0_R</a>","synthetic":true,"types":["bl602_pac::ir::irtx_swm_pw_0::CR_IRTX_SWM_PW_0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_swm_pw_0/struct.CR_IRTX_SWM_PW_0_W.html\" title=\"struct bl602_pac::ir::irtx_swm_pw_0::CR_IRTX_SWM_PW_0_W\">CR_IRTX_SWM_PW_0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ir::irtx_swm_pw_0::CR_IRTX_SWM_PW_0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_swm_pw_0/struct.IRTX_SWM_PW_0_SPEC.html\" title=\"struct bl602_pac::ir::irtx_swm_pw_0::IRTX_SWM_PW_0_SPEC\">IRTX_SWM_PW_0_SPEC</a>","synthetic":true,"types":["bl602_pac::ir::irtx_swm_pw_0::IRTX_SWM_PW_0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_swm_pw_1/struct.R.html\" title=\"struct bl602_pac::ir::irtx_swm_pw_1::R\">R</a>","synthetic":true,"types":["bl602_pac::ir::irtx_swm_pw_1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_swm_pw_1/struct.W.html\" title=\"struct bl602_pac::ir::irtx_swm_pw_1::W\">W</a>","synthetic":true,"types":["bl602_pac::ir::irtx_swm_pw_1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_swm_pw_1/struct.CR_IRTX_SWM_PW_1_R.html\" title=\"struct bl602_pac::ir::irtx_swm_pw_1::CR_IRTX_SWM_PW_1_R\">CR_IRTX_SWM_PW_1_R</a>","synthetic":true,"types":["bl602_pac::ir::irtx_swm_pw_1::CR_IRTX_SWM_PW_1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_swm_pw_1/struct.CR_IRTX_SWM_PW_1_W.html\" title=\"struct bl602_pac::ir::irtx_swm_pw_1::CR_IRTX_SWM_PW_1_W\">CR_IRTX_SWM_PW_1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ir::irtx_swm_pw_1::CR_IRTX_SWM_PW_1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_swm_pw_1/struct.IRTX_SWM_PW_1_SPEC.html\" title=\"struct bl602_pac::ir::irtx_swm_pw_1::IRTX_SWM_PW_1_SPEC\">IRTX_SWM_PW_1_SPEC</a>","synthetic":true,"types":["bl602_pac::ir::irtx_swm_pw_1::IRTX_SWM_PW_1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_swm_pw_2/struct.R.html\" title=\"struct bl602_pac::ir::irtx_swm_pw_2::R\">R</a>","synthetic":true,"types":["bl602_pac::ir::irtx_swm_pw_2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_swm_pw_2/struct.W.html\" title=\"struct bl602_pac::ir::irtx_swm_pw_2::W\">W</a>","synthetic":true,"types":["bl602_pac::ir::irtx_swm_pw_2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_swm_pw_2/struct.CR_IRTX_SWM_PW_2_R.html\" title=\"struct bl602_pac::ir::irtx_swm_pw_2::CR_IRTX_SWM_PW_2_R\">CR_IRTX_SWM_PW_2_R</a>","synthetic":true,"types":["bl602_pac::ir::irtx_swm_pw_2::CR_IRTX_SWM_PW_2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_swm_pw_2/struct.CR_IRTX_SWM_PW_2_W.html\" title=\"struct bl602_pac::ir::irtx_swm_pw_2::CR_IRTX_SWM_PW_2_W\">CR_IRTX_SWM_PW_2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ir::irtx_swm_pw_2::CR_IRTX_SWM_PW_2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_swm_pw_2/struct.IRTX_SWM_PW_2_SPEC.html\" title=\"struct bl602_pac::ir::irtx_swm_pw_2::IRTX_SWM_PW_2_SPEC\">IRTX_SWM_PW_2_SPEC</a>","synthetic":true,"types":["bl602_pac::ir::irtx_swm_pw_2::IRTX_SWM_PW_2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_swm_pw_3/struct.R.html\" title=\"struct bl602_pac::ir::irtx_swm_pw_3::R\">R</a>","synthetic":true,"types":["bl602_pac::ir::irtx_swm_pw_3::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_swm_pw_3/struct.W.html\" title=\"struct bl602_pac::ir::irtx_swm_pw_3::W\">W</a>","synthetic":true,"types":["bl602_pac::ir::irtx_swm_pw_3::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_swm_pw_3/struct.CR_IRTX_SWM_PW_3_R.html\" title=\"struct bl602_pac::ir::irtx_swm_pw_3::CR_IRTX_SWM_PW_3_R\">CR_IRTX_SWM_PW_3_R</a>","synthetic":true,"types":["bl602_pac::ir::irtx_swm_pw_3::CR_IRTX_SWM_PW_3_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_swm_pw_3/struct.CR_IRTX_SWM_PW_3_W.html\" title=\"struct bl602_pac::ir::irtx_swm_pw_3::CR_IRTX_SWM_PW_3_W\">CR_IRTX_SWM_PW_3_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ir::irtx_swm_pw_3::CR_IRTX_SWM_PW_3_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_swm_pw_3/struct.IRTX_SWM_PW_3_SPEC.html\" title=\"struct bl602_pac::ir::irtx_swm_pw_3::IRTX_SWM_PW_3_SPEC\">IRTX_SWM_PW_3_SPEC</a>","synthetic":true,"types":["bl602_pac::ir::irtx_swm_pw_3::IRTX_SWM_PW_3_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_swm_pw_4/struct.R.html\" title=\"struct bl602_pac::ir::irtx_swm_pw_4::R\">R</a>","synthetic":true,"types":["bl602_pac::ir::irtx_swm_pw_4::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_swm_pw_4/struct.W.html\" title=\"struct bl602_pac::ir::irtx_swm_pw_4::W\">W</a>","synthetic":true,"types":["bl602_pac::ir::irtx_swm_pw_4::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_swm_pw_4/struct.CR_IRTX_SWM_PW_4_R.html\" title=\"struct bl602_pac::ir::irtx_swm_pw_4::CR_IRTX_SWM_PW_4_R\">CR_IRTX_SWM_PW_4_R</a>","synthetic":true,"types":["bl602_pac::ir::irtx_swm_pw_4::CR_IRTX_SWM_PW_4_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_swm_pw_4/struct.CR_IRTX_SWM_PW_4_W.html\" title=\"struct bl602_pac::ir::irtx_swm_pw_4::CR_IRTX_SWM_PW_4_W\">CR_IRTX_SWM_PW_4_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ir::irtx_swm_pw_4::CR_IRTX_SWM_PW_4_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_swm_pw_4/struct.IRTX_SWM_PW_4_SPEC.html\" title=\"struct bl602_pac::ir::irtx_swm_pw_4::IRTX_SWM_PW_4_SPEC\">IRTX_SWM_PW_4_SPEC</a>","synthetic":true,"types":["bl602_pac::ir::irtx_swm_pw_4::IRTX_SWM_PW_4_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_swm_pw_5/struct.R.html\" title=\"struct bl602_pac::ir::irtx_swm_pw_5::R\">R</a>","synthetic":true,"types":["bl602_pac::ir::irtx_swm_pw_5::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_swm_pw_5/struct.W.html\" title=\"struct bl602_pac::ir::irtx_swm_pw_5::W\">W</a>","synthetic":true,"types":["bl602_pac::ir::irtx_swm_pw_5::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_swm_pw_5/struct.CR_IRTX_SWM_PW_5_R.html\" title=\"struct bl602_pac::ir::irtx_swm_pw_5::CR_IRTX_SWM_PW_5_R\">CR_IRTX_SWM_PW_5_R</a>","synthetic":true,"types":["bl602_pac::ir::irtx_swm_pw_5::CR_IRTX_SWM_PW_5_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_swm_pw_5/struct.CR_IRTX_SWM_PW_5_W.html\" title=\"struct bl602_pac::ir::irtx_swm_pw_5::CR_IRTX_SWM_PW_5_W\">CR_IRTX_SWM_PW_5_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ir::irtx_swm_pw_5::CR_IRTX_SWM_PW_5_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_swm_pw_5/struct.IRTX_SWM_PW_5_SPEC.html\" title=\"struct bl602_pac::ir::irtx_swm_pw_5::IRTX_SWM_PW_5_SPEC\">IRTX_SWM_PW_5_SPEC</a>","synthetic":true,"types":["bl602_pac::ir::irtx_swm_pw_5::IRTX_SWM_PW_5_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_swm_pw_6/struct.R.html\" title=\"struct bl602_pac::ir::irtx_swm_pw_6::R\">R</a>","synthetic":true,"types":["bl602_pac::ir::irtx_swm_pw_6::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_swm_pw_6/struct.W.html\" title=\"struct bl602_pac::ir::irtx_swm_pw_6::W\">W</a>","synthetic":true,"types":["bl602_pac::ir::irtx_swm_pw_6::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_swm_pw_6/struct.CR_IRTX_SWM_PW_6_R.html\" title=\"struct bl602_pac::ir::irtx_swm_pw_6::CR_IRTX_SWM_PW_6_R\">CR_IRTX_SWM_PW_6_R</a>","synthetic":true,"types":["bl602_pac::ir::irtx_swm_pw_6::CR_IRTX_SWM_PW_6_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_swm_pw_6/struct.CR_IRTX_SWM_PW_6_W.html\" title=\"struct bl602_pac::ir::irtx_swm_pw_6::CR_IRTX_SWM_PW_6_W\">CR_IRTX_SWM_PW_6_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ir::irtx_swm_pw_6::CR_IRTX_SWM_PW_6_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_swm_pw_6/struct.IRTX_SWM_PW_6_SPEC.html\" title=\"struct bl602_pac::ir::irtx_swm_pw_6::IRTX_SWM_PW_6_SPEC\">IRTX_SWM_PW_6_SPEC</a>","synthetic":true,"types":["bl602_pac::ir::irtx_swm_pw_6::IRTX_SWM_PW_6_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_swm_pw_7/struct.R.html\" title=\"struct bl602_pac::ir::irtx_swm_pw_7::R\">R</a>","synthetic":true,"types":["bl602_pac::ir::irtx_swm_pw_7::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_swm_pw_7/struct.W.html\" title=\"struct bl602_pac::ir::irtx_swm_pw_7::W\">W</a>","synthetic":true,"types":["bl602_pac::ir::irtx_swm_pw_7::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_swm_pw_7/struct.CR_IRTX_SWM_PW_7_R.html\" title=\"struct bl602_pac::ir::irtx_swm_pw_7::CR_IRTX_SWM_PW_7_R\">CR_IRTX_SWM_PW_7_R</a>","synthetic":true,"types":["bl602_pac::ir::irtx_swm_pw_7::CR_IRTX_SWM_PW_7_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_swm_pw_7/struct.CR_IRTX_SWM_PW_7_W.html\" title=\"struct bl602_pac::ir::irtx_swm_pw_7::CR_IRTX_SWM_PW_7_W\">CR_IRTX_SWM_PW_7_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ir::irtx_swm_pw_7::CR_IRTX_SWM_PW_7_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irtx_swm_pw_7/struct.IRTX_SWM_PW_7_SPEC.html\" title=\"struct bl602_pac::ir::irtx_swm_pw_7::IRTX_SWM_PW_7_SPEC\">IRTX_SWM_PW_7_SPEC</a>","synthetic":true,"types":["bl602_pac::ir::irtx_swm_pw_7::IRTX_SWM_PW_7_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irrx_config/struct.R.html\" title=\"struct bl602_pac::ir::irrx_config::R\">R</a>","synthetic":true,"types":["bl602_pac::ir::irrx_config::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irrx_config/struct.W.html\" title=\"struct bl602_pac::ir::irrx_config::W\">W</a>","synthetic":true,"types":["bl602_pac::ir::irrx_config::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irrx_config/struct.CR_IRRX_DEG_CNT_R.html\" title=\"struct bl602_pac::ir::irrx_config::CR_IRRX_DEG_CNT_R\">CR_IRRX_DEG_CNT_R</a>","synthetic":true,"types":["bl602_pac::ir::irrx_config::CR_IRRX_DEG_CNT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irrx_config/struct.CR_IRRX_DEG_CNT_W.html\" title=\"struct bl602_pac::ir::irrx_config::CR_IRRX_DEG_CNT_W\">CR_IRRX_DEG_CNT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ir::irrx_config::CR_IRRX_DEG_CNT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irrx_config/struct.CR_IRRX_DEG_EN_R.html\" title=\"struct bl602_pac::ir::irrx_config::CR_IRRX_DEG_EN_R\">CR_IRRX_DEG_EN_R</a>","synthetic":true,"types":["bl602_pac::ir::irrx_config::CR_IRRX_DEG_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irrx_config/struct.CR_IRRX_DEG_EN_W.html\" title=\"struct bl602_pac::ir::irrx_config::CR_IRRX_DEG_EN_W\">CR_IRRX_DEG_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ir::irrx_config::CR_IRRX_DEG_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irrx_config/struct.CR_IRRX_MODE_R.html\" title=\"struct bl602_pac::ir::irrx_config::CR_IRRX_MODE_R\">CR_IRRX_MODE_R</a>","synthetic":true,"types":["bl602_pac::ir::irrx_config::CR_IRRX_MODE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irrx_config/struct.CR_IRRX_MODE_W.html\" title=\"struct bl602_pac::ir::irrx_config::CR_IRRX_MODE_W\">CR_IRRX_MODE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ir::irrx_config::CR_IRRX_MODE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irrx_config/struct.CR_IRRX_IN_INV_R.html\" title=\"struct bl602_pac::ir::irrx_config::CR_IRRX_IN_INV_R\">CR_IRRX_IN_INV_R</a>","synthetic":true,"types":["bl602_pac::ir::irrx_config::CR_IRRX_IN_INV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irrx_config/struct.CR_IRRX_IN_INV_W.html\" title=\"struct bl602_pac::ir::irrx_config::CR_IRRX_IN_INV_W\">CR_IRRX_IN_INV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ir::irrx_config::CR_IRRX_IN_INV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irrx_config/struct.CR_IRRX_EN_R.html\" title=\"struct bl602_pac::ir::irrx_config::CR_IRRX_EN_R\">CR_IRRX_EN_R</a>","synthetic":true,"types":["bl602_pac::ir::irrx_config::CR_IRRX_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irrx_config/struct.CR_IRRX_EN_W.html\" title=\"struct bl602_pac::ir::irrx_config::CR_IRRX_EN_W\">CR_IRRX_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ir::irrx_config::CR_IRRX_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irrx_config/struct.IRRX_CONFIG_SPEC.html\" title=\"struct bl602_pac::ir::irrx_config::IRRX_CONFIG_SPEC\">IRRX_CONFIG_SPEC</a>","synthetic":true,"types":["bl602_pac::ir::irrx_config::IRRX_CONFIG_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irrx_int_sts/struct.R.html\" title=\"struct bl602_pac::ir::irrx_int_sts::R\">R</a>","synthetic":true,"types":["bl602_pac::ir::irrx_int_sts::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irrx_int_sts/struct.W.html\" title=\"struct bl602_pac::ir::irrx_int_sts::W\">W</a>","synthetic":true,"types":["bl602_pac::ir::irrx_int_sts::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irrx_int_sts/struct.CR_IRRX_END_EN_R.html\" title=\"struct bl602_pac::ir::irrx_int_sts::CR_IRRX_END_EN_R\">CR_IRRX_END_EN_R</a>","synthetic":true,"types":["bl602_pac::ir::irrx_int_sts::CR_IRRX_END_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irrx_int_sts/struct.CR_IRRX_END_EN_W.html\" title=\"struct bl602_pac::ir::irrx_int_sts::CR_IRRX_END_EN_W\">CR_IRRX_END_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ir::irrx_int_sts::CR_IRRX_END_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irrx_int_sts/struct.CR_IRRX_END_CLR_R.html\" title=\"struct bl602_pac::ir::irrx_int_sts::CR_IRRX_END_CLR_R\">CR_IRRX_END_CLR_R</a>","synthetic":true,"types":["bl602_pac::ir::irrx_int_sts::CR_IRRX_END_CLR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irrx_int_sts/struct.CR_IRRX_END_CLR_W.html\" title=\"struct bl602_pac::ir::irrx_int_sts::CR_IRRX_END_CLR_W\">CR_IRRX_END_CLR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ir::irrx_int_sts::CR_IRRX_END_CLR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irrx_int_sts/struct.CR_IRRX_END_MASK_R.html\" title=\"struct bl602_pac::ir::irrx_int_sts::CR_IRRX_END_MASK_R\">CR_IRRX_END_MASK_R</a>","synthetic":true,"types":["bl602_pac::ir::irrx_int_sts::CR_IRRX_END_MASK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irrx_int_sts/struct.CR_IRRX_END_MASK_W.html\" title=\"struct bl602_pac::ir::irrx_int_sts::CR_IRRX_END_MASK_W\">CR_IRRX_END_MASK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ir::irrx_int_sts::CR_IRRX_END_MASK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irrx_int_sts/struct.IRRX_END_INT_R.html\" title=\"struct bl602_pac::ir::irrx_int_sts::IRRX_END_INT_R\">IRRX_END_INT_R</a>","synthetic":true,"types":["bl602_pac::ir::irrx_int_sts::IRRX_END_INT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irrx_int_sts/struct.IRRX_END_INT_W.html\" title=\"struct bl602_pac::ir::irrx_int_sts::IRRX_END_INT_W\">IRRX_END_INT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ir::irrx_int_sts::IRRX_END_INT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irrx_int_sts/struct.IRRX_INT_STS_SPEC.html\" title=\"struct bl602_pac::ir::irrx_int_sts::IRRX_INT_STS_SPEC\">IRRX_INT_STS_SPEC</a>","synthetic":true,"types":["bl602_pac::ir::irrx_int_sts::IRRX_INT_STS_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irrx_pw_config/struct.R.html\" title=\"struct bl602_pac::ir::irrx_pw_config::R\">R</a>","synthetic":true,"types":["bl602_pac::ir::irrx_pw_config::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irrx_pw_config/struct.W.html\" title=\"struct bl602_pac::ir::irrx_pw_config::W\">W</a>","synthetic":true,"types":["bl602_pac::ir::irrx_pw_config::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irrx_pw_config/struct.CR_IRRX_END_TH_R.html\" title=\"struct bl602_pac::ir::irrx_pw_config::CR_IRRX_END_TH_R\">CR_IRRX_END_TH_R</a>","synthetic":true,"types":["bl602_pac::ir::irrx_pw_config::CR_IRRX_END_TH_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irrx_pw_config/struct.CR_IRRX_END_TH_W.html\" title=\"struct bl602_pac::ir::irrx_pw_config::CR_IRRX_END_TH_W\">CR_IRRX_END_TH_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ir::irrx_pw_config::CR_IRRX_END_TH_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irrx_pw_config/struct.CR_IRRX_DATA_TH_R.html\" title=\"struct bl602_pac::ir::irrx_pw_config::CR_IRRX_DATA_TH_R\">CR_IRRX_DATA_TH_R</a>","synthetic":true,"types":["bl602_pac::ir::irrx_pw_config::CR_IRRX_DATA_TH_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irrx_pw_config/struct.CR_IRRX_DATA_TH_W.html\" title=\"struct bl602_pac::ir::irrx_pw_config::CR_IRRX_DATA_TH_W\">CR_IRRX_DATA_TH_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ir::irrx_pw_config::CR_IRRX_DATA_TH_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irrx_pw_config/struct.IRRX_PW_CONFIG_SPEC.html\" title=\"struct bl602_pac::ir::irrx_pw_config::IRRX_PW_CONFIG_SPEC\">IRRX_PW_CONFIG_SPEC</a>","synthetic":true,"types":["bl602_pac::ir::irrx_pw_config::IRRX_PW_CONFIG_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irrx_data_count/struct.R.html\" title=\"struct bl602_pac::ir::irrx_data_count::R\">R</a>","synthetic":true,"types":["bl602_pac::ir::irrx_data_count::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irrx_data_count/struct.W.html\" title=\"struct bl602_pac::ir::irrx_data_count::W\">W</a>","synthetic":true,"types":["bl602_pac::ir::irrx_data_count::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irrx_data_count/struct.STS_IRRX_DATA_CNT_R.html\" title=\"struct bl602_pac::ir::irrx_data_count::STS_IRRX_DATA_CNT_R\">STS_IRRX_DATA_CNT_R</a>","synthetic":true,"types":["bl602_pac::ir::irrx_data_count::STS_IRRX_DATA_CNT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irrx_data_count/struct.STS_IRRX_DATA_CNT_W.html\" title=\"struct bl602_pac::ir::irrx_data_count::STS_IRRX_DATA_CNT_W\">STS_IRRX_DATA_CNT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ir::irrx_data_count::STS_IRRX_DATA_CNT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irrx_data_count/struct.IRRX_DATA_COUNT_SPEC.html\" title=\"struct bl602_pac::ir::irrx_data_count::IRRX_DATA_COUNT_SPEC\">IRRX_DATA_COUNT_SPEC</a>","synthetic":true,"types":["bl602_pac::ir::irrx_data_count::IRRX_DATA_COUNT_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irrx_data_word0/struct.R.html\" title=\"struct bl602_pac::ir::irrx_data_word0::R\">R</a>","synthetic":true,"types":["bl602_pac::ir::irrx_data_word0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irrx_data_word0/struct.W.html\" title=\"struct bl602_pac::ir::irrx_data_word0::W\">W</a>","synthetic":true,"types":["bl602_pac::ir::irrx_data_word0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irrx_data_word0/struct.STS_IRRX_DATA_WORD0_R.html\" title=\"struct bl602_pac::ir::irrx_data_word0::STS_IRRX_DATA_WORD0_R\">STS_IRRX_DATA_WORD0_R</a>","synthetic":true,"types":["bl602_pac::ir::irrx_data_word0::STS_IRRX_DATA_WORD0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irrx_data_word0/struct.STS_IRRX_DATA_WORD0_W.html\" title=\"struct bl602_pac::ir::irrx_data_word0::STS_IRRX_DATA_WORD0_W\">STS_IRRX_DATA_WORD0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ir::irrx_data_word0::STS_IRRX_DATA_WORD0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irrx_data_word0/struct.IRRX_DATA_WORD0_SPEC.html\" title=\"struct bl602_pac::ir::irrx_data_word0::IRRX_DATA_WORD0_SPEC\">IRRX_DATA_WORD0_SPEC</a>","synthetic":true,"types":["bl602_pac::ir::irrx_data_word0::IRRX_DATA_WORD0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irrx_data_word1/struct.R.html\" title=\"struct bl602_pac::ir::irrx_data_word1::R\">R</a>","synthetic":true,"types":["bl602_pac::ir::irrx_data_word1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irrx_data_word1/struct.W.html\" title=\"struct bl602_pac::ir::irrx_data_word1::W\">W</a>","synthetic":true,"types":["bl602_pac::ir::irrx_data_word1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irrx_data_word1/struct.STS_IRRX_DATA_WORD1_R.html\" title=\"struct bl602_pac::ir::irrx_data_word1::STS_IRRX_DATA_WORD1_R\">STS_IRRX_DATA_WORD1_R</a>","synthetic":true,"types":["bl602_pac::ir::irrx_data_word1::STS_IRRX_DATA_WORD1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irrx_data_word1/struct.STS_IRRX_DATA_WORD1_W.html\" title=\"struct bl602_pac::ir::irrx_data_word1::STS_IRRX_DATA_WORD1_W\">STS_IRRX_DATA_WORD1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ir::irrx_data_word1::STS_IRRX_DATA_WORD1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irrx_data_word1/struct.IRRX_DATA_WORD1_SPEC.html\" title=\"struct bl602_pac::ir::irrx_data_word1::IRRX_DATA_WORD1_SPEC\">IRRX_DATA_WORD1_SPEC</a>","synthetic":true,"types":["bl602_pac::ir::irrx_data_word1::IRRX_DATA_WORD1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irrx_swm_fifo_config_0/struct.R.html\" title=\"struct bl602_pac::ir::irrx_swm_fifo_config_0::R\">R</a>","synthetic":true,"types":["bl602_pac::ir::irrx_swm_fifo_config_0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irrx_swm_fifo_config_0/struct.W.html\" title=\"struct bl602_pac::ir::irrx_swm_fifo_config_0::W\">W</a>","synthetic":true,"types":["bl602_pac::ir::irrx_swm_fifo_config_0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irrx_swm_fifo_config_0/struct.RX_FIFO_CNT_R.html\" title=\"struct bl602_pac::ir::irrx_swm_fifo_config_0::RX_FIFO_CNT_R\">RX_FIFO_CNT_R</a>","synthetic":true,"types":["bl602_pac::ir::irrx_swm_fifo_config_0::RX_FIFO_CNT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irrx_swm_fifo_config_0/struct.RX_FIFO_CNT_W.html\" title=\"struct bl602_pac::ir::irrx_swm_fifo_config_0::RX_FIFO_CNT_W\">RX_FIFO_CNT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ir::irrx_swm_fifo_config_0::RX_FIFO_CNT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irrx_swm_fifo_config_0/struct.RX_FIFO_UNDERFLOW_R.html\" title=\"struct bl602_pac::ir::irrx_swm_fifo_config_0::RX_FIFO_UNDERFLOW_R\">RX_FIFO_UNDERFLOW_R</a>","synthetic":true,"types":["bl602_pac::ir::irrx_swm_fifo_config_0::RX_FIFO_UNDERFLOW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irrx_swm_fifo_config_0/struct.RX_FIFO_UNDERFLOW_W.html\" title=\"struct bl602_pac::ir::irrx_swm_fifo_config_0::RX_FIFO_UNDERFLOW_W\">RX_FIFO_UNDERFLOW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ir::irrx_swm_fifo_config_0::RX_FIFO_UNDERFLOW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irrx_swm_fifo_config_0/struct.RX_FIFO_OVERFLOW_R.html\" title=\"struct bl602_pac::ir::irrx_swm_fifo_config_0::RX_FIFO_OVERFLOW_R\">RX_FIFO_OVERFLOW_R</a>","synthetic":true,"types":["bl602_pac::ir::irrx_swm_fifo_config_0::RX_FIFO_OVERFLOW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irrx_swm_fifo_config_0/struct.RX_FIFO_OVERFLOW_W.html\" title=\"struct bl602_pac::ir::irrx_swm_fifo_config_0::RX_FIFO_OVERFLOW_W\">RX_FIFO_OVERFLOW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ir::irrx_swm_fifo_config_0::RX_FIFO_OVERFLOW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irrx_swm_fifo_config_0/struct.RX_FIFO_CLR_R.html\" title=\"struct bl602_pac::ir::irrx_swm_fifo_config_0::RX_FIFO_CLR_R\">RX_FIFO_CLR_R</a>","synthetic":true,"types":["bl602_pac::ir::irrx_swm_fifo_config_0::RX_FIFO_CLR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irrx_swm_fifo_config_0/struct.RX_FIFO_CLR_W.html\" title=\"struct bl602_pac::ir::irrx_swm_fifo_config_0::RX_FIFO_CLR_W\">RX_FIFO_CLR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ir::irrx_swm_fifo_config_0::RX_FIFO_CLR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irrx_swm_fifo_config_0/struct.IRRX_SWM_FIFO_CONFIG_0_SPEC.html\" title=\"struct bl602_pac::ir::irrx_swm_fifo_config_0::IRRX_SWM_FIFO_CONFIG_0_SPEC\">IRRX_SWM_FIFO_CONFIG_0_SPEC</a>","synthetic":true,"types":["bl602_pac::ir::irrx_swm_fifo_config_0::IRRX_SWM_FIFO_CONFIG_0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irrx_swm_fifo_rdata/struct.R.html\" title=\"struct bl602_pac::ir::irrx_swm_fifo_rdata::R\">R</a>","synthetic":true,"types":["bl602_pac::ir::irrx_swm_fifo_rdata::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irrx_swm_fifo_rdata/struct.W.html\" title=\"struct bl602_pac::ir::irrx_swm_fifo_rdata::W\">W</a>","synthetic":true,"types":["bl602_pac::ir::irrx_swm_fifo_rdata::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irrx_swm_fifo_rdata/struct.RX_FIFO_RDATA_R.html\" title=\"struct bl602_pac::ir::irrx_swm_fifo_rdata::RX_FIFO_RDATA_R\">RX_FIFO_RDATA_R</a>","synthetic":true,"types":["bl602_pac::ir::irrx_swm_fifo_rdata::RX_FIFO_RDATA_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irrx_swm_fifo_rdata/struct.RX_FIFO_RDATA_W.html\" title=\"struct bl602_pac::ir::irrx_swm_fifo_rdata::RX_FIFO_RDATA_W\">RX_FIFO_RDATA_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::ir::irrx_swm_fifo_rdata::RX_FIFO_RDATA_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/ir/irrx_swm_fifo_rdata/struct.IRRX_SWM_FIFO_RDATA_SPEC.html\" title=\"struct bl602_pac::ir::irrx_swm_fifo_rdata::IRRX_SWM_FIFO_RDATA_SPEC\">IRRX_SWM_FIFO_RDATA_SPEC</a>","synthetic":true,"types":["bl602_pac::ir::irrx_swm_fifo_rdata::IRRX_SWM_FIFO_RDATA_SPEC"]},{"text":"impl !Freeze for <a class=\"struct\" href=\"bl602_pac/cks/struct.RegisterBlock.html\" title=\"struct bl602_pac::cks::RegisterBlock\">RegisterBlock</a>","synthetic":true,"types":["bl602_pac::cks::RegisterBlock"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/cks/cks_config/struct.R.html\" title=\"struct bl602_pac::cks::cks_config::R\">R</a>","synthetic":true,"types":["bl602_pac::cks::cks_config::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/cks/cks_config/struct.W.html\" title=\"struct bl602_pac::cks::cks_config::W\">W</a>","synthetic":true,"types":["bl602_pac::cks::cks_config::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/cks/cks_config/struct.CR_CKS_BYTE_SWAP_R.html\" title=\"struct bl602_pac::cks::cks_config::CR_CKS_BYTE_SWAP_R\">CR_CKS_BYTE_SWAP_R</a>","synthetic":true,"types":["bl602_pac::cks::cks_config::CR_CKS_BYTE_SWAP_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/cks/cks_config/struct.CR_CKS_BYTE_SWAP_W.html\" title=\"struct bl602_pac::cks::cks_config::CR_CKS_BYTE_SWAP_W\">CR_CKS_BYTE_SWAP_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::cks::cks_config::CR_CKS_BYTE_SWAP_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/cks/cks_config/struct.CR_CKS_CLR_R.html\" title=\"struct bl602_pac::cks::cks_config::CR_CKS_CLR_R\">CR_CKS_CLR_R</a>","synthetic":true,"types":["bl602_pac::cks::cks_config::CR_CKS_CLR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/cks/cks_config/struct.CR_CKS_CLR_W.html\" title=\"struct bl602_pac::cks::cks_config::CR_CKS_CLR_W\">CR_CKS_CLR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::cks::cks_config::CR_CKS_CLR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/cks/cks_config/struct.CKS_CONFIG_SPEC.html\" title=\"struct bl602_pac::cks::cks_config::CKS_CONFIG_SPEC\">CKS_CONFIG_SPEC</a>","synthetic":true,"types":["bl602_pac::cks::cks_config::CKS_CONFIG_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/cks/data_in/struct.R.html\" title=\"struct bl602_pac::cks::data_in::R\">R</a>","synthetic":true,"types":["bl602_pac::cks::data_in::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/cks/data_in/struct.W.html\" title=\"struct bl602_pac::cks::data_in::W\">W</a>","synthetic":true,"types":["bl602_pac::cks::data_in::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/cks/data_in/struct.DATA_IN_R.html\" title=\"struct bl602_pac::cks::data_in::DATA_IN_R\">DATA_IN_R</a>","synthetic":true,"types":["bl602_pac::cks::data_in::DATA_IN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/cks/data_in/struct.DATA_IN_W.html\" title=\"struct bl602_pac::cks::data_in::DATA_IN_W\">DATA_IN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::cks::data_in::DATA_IN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/cks/data_in/struct.DATA_IN_SPEC.html\" title=\"struct bl602_pac::cks::data_in::DATA_IN_SPEC\">DATA_IN_SPEC</a>","synthetic":true,"types":["bl602_pac::cks::data_in::DATA_IN_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/cks/cks_out/struct.R.html\" title=\"struct bl602_pac::cks::cks_out::R\">R</a>","synthetic":true,"types":["bl602_pac::cks::cks_out::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/cks/cks_out/struct.W.html\" title=\"struct bl602_pac::cks::cks_out::W\">W</a>","synthetic":true,"types":["bl602_pac::cks::cks_out::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/cks/cks_out/struct.CKS_OUT_R.html\" title=\"struct bl602_pac::cks::cks_out::CKS_OUT_R\">CKS_OUT_R</a>","synthetic":true,"types":["bl602_pac::cks::cks_out::CKS_OUT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/cks/cks_out/struct.CKS_OUT_W.html\" title=\"struct bl602_pac::cks::cks_out::CKS_OUT_W\">CKS_OUT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::cks::cks_out::CKS_OUT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/cks/cks_out/struct.CKS_OUT_SPEC.html\" title=\"struct bl602_pac::cks::cks_out::CKS_OUT_SPEC\">CKS_OUT_SPEC</a>","synthetic":true,"types":["bl602_pac::cks::cks_out::CKS_OUT_SPEC"]},{"text":"impl !Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/struct.RegisterBlock.html\" title=\"struct bl602_pac::sf_ctrl::RegisterBlock\">RegisterBlock</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::RegisterBlock"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_0/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_0::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_0/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_0::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_0/struct.SF_ID_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_0::SF_ID_R\">SF_ID_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_0::SF_ID_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_0/struct.SF_ID_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_0::SF_ID_W\">SF_ID_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_0::SF_ID_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_0/struct.SF_AES_IV_ENDIAN_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_0::SF_AES_IV_ENDIAN_R\">SF_AES_IV_ENDIAN_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_0::SF_AES_IV_ENDIAN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_0/struct.SF_AES_IV_ENDIAN_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_0::SF_AES_IV_ENDIAN_W\">SF_AES_IV_ENDIAN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_0::SF_AES_IV_ENDIAN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_0/struct.SF_AES_KEY_ENDIAN_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_0::SF_AES_KEY_ENDIAN_R\">SF_AES_KEY_ENDIAN_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_0::SF_AES_KEY_ENDIAN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_0/struct.SF_AES_KEY_ENDIAN_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_0::SF_AES_KEY_ENDIAN_W\">SF_AES_KEY_ENDIAN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_0::SF_AES_KEY_ENDIAN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_0/struct.SF_AES_CTR_PLUS_EN_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_0::SF_AES_CTR_PLUS_EN_R\">SF_AES_CTR_PLUS_EN_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_0::SF_AES_CTR_PLUS_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_0/struct.SF_AES_CTR_PLUS_EN_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_0::SF_AES_CTR_PLUS_EN_W\">SF_AES_CTR_PLUS_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_0::SF_AES_CTR_PLUS_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_0/struct.SF_AES_DOUT_ENDIAN_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_0::SF_AES_DOUT_ENDIAN_R\">SF_AES_DOUT_ENDIAN_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_0::SF_AES_DOUT_ENDIAN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_0/struct.SF_AES_DOUT_ENDIAN_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_0::SF_AES_DOUT_ENDIAN_W\">SF_AES_DOUT_ENDIAN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_0::SF_AES_DOUT_ENDIAN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_0/struct.SF_AES_DLY_MODE_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_0::SF_AES_DLY_MODE_R\">SF_AES_DLY_MODE_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_0::SF_AES_DLY_MODE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_0/struct.SF_AES_DLY_MODE_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_0::SF_AES_DLY_MODE_W\">SF_AES_DLY_MODE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_0::SF_AES_DLY_MODE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_0/struct.SF_IF_INT_SET_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_0::SF_IF_INT_SET_R\">SF_IF_INT_SET_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_0::SF_IF_INT_SET_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_0/struct.SF_IF_INT_SET_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_0::SF_IF_INT_SET_W\">SF_IF_INT_SET_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_0::SF_IF_INT_SET_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_0/struct.SF_IF_INT_CLR_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_0::SF_IF_INT_CLR_R\">SF_IF_INT_CLR_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_0::SF_IF_INT_CLR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_0/struct.SF_IF_INT_CLR_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_0::SF_IF_INT_CLR_W\">SF_IF_INT_CLR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_0::SF_IF_INT_CLR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_0/struct.SF_IF_INT_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_0::SF_IF_INT_R\">SF_IF_INT_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_0::SF_IF_INT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_0/struct.SF_IF_INT_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_0::SF_IF_INT_W\">SF_IF_INT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_0::SF_IF_INT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_0/struct.SF_IF_READ_DLY_EN_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_0::SF_IF_READ_DLY_EN_R\">SF_IF_READ_DLY_EN_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_0::SF_IF_READ_DLY_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_0/struct.SF_IF_READ_DLY_EN_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_0::SF_IF_READ_DLY_EN_W\">SF_IF_READ_DLY_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_0::SF_IF_READ_DLY_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_0/struct.SF_IF_READ_DLY_N_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_0::SF_IF_READ_DLY_N_R\">SF_IF_READ_DLY_N_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_0::SF_IF_READ_DLY_N_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_0/struct.SF_IF_READ_DLY_N_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_0::SF_IF_READ_DLY_N_W\">SF_IF_READ_DLY_N_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_0::SF_IF_READ_DLY_N_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_0/struct.SF_CLK_SAHB_SRAM_SEL_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_0::SF_CLK_SAHB_SRAM_SEL_R\">SF_CLK_SAHB_SRAM_SEL_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_0::SF_CLK_SAHB_SRAM_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_0/struct.SF_CLK_SAHB_SRAM_SEL_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_0::SF_CLK_SAHB_SRAM_SEL_W\">SF_CLK_SAHB_SRAM_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_0::SF_CLK_SAHB_SRAM_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_0/struct.SF_CLK_OUT_INV_SEL_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_0::SF_CLK_OUT_INV_SEL_R\">SF_CLK_OUT_INV_SEL_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_0::SF_CLK_OUT_INV_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_0/struct.SF_CLK_OUT_INV_SEL_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_0::SF_CLK_OUT_INV_SEL_W\">SF_CLK_OUT_INV_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_0::SF_CLK_OUT_INV_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_0/struct.SF_CLK_OUT_GATE_EN_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_0::SF_CLK_OUT_GATE_EN_R\">SF_CLK_OUT_GATE_EN_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_0::SF_CLK_OUT_GATE_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_0/struct.SF_CLK_OUT_GATE_EN_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_0::SF_CLK_OUT_GATE_EN_W\">SF_CLK_OUT_GATE_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_0::SF_CLK_OUT_GATE_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_0/struct.SF_CLK_SF_RX_INV_SEL_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_0::SF_CLK_SF_RX_INV_SEL_R\">SF_CLK_SF_RX_INV_SEL_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_0::SF_CLK_SF_RX_INV_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_0/struct.SF_CLK_SF_RX_INV_SEL_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_0::SF_CLK_SF_RX_INV_SEL_W\">SF_CLK_SF_RX_INV_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_0::SF_CLK_SF_RX_INV_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_0/struct.SF_CTRL_0_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_0::SF_CTRL_0_SPEC\">SF_CTRL_0_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_0::SF_CTRL_0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_1/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_1::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_1/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_1::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_1/struct.SF_AHB2SRAM_EN_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_1::SF_AHB2SRAM_EN_R\">SF_AHB2SRAM_EN_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_1::SF_AHB2SRAM_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_1/struct.SF_AHB2SRAM_EN_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_1::SF_AHB2SRAM_EN_W\">SF_AHB2SRAM_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_1::SF_AHB2SRAM_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_1/struct.SF_AHB2SIF_EN_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_1::SF_AHB2SIF_EN_R\">SF_AHB2SIF_EN_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_1::SF_AHB2SIF_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_1/struct.SF_AHB2SIF_EN_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_1::SF_AHB2SIF_EN_W\">SF_AHB2SIF_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_1::SF_AHB2SIF_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_1/struct.SF_IF_EN_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_1::SF_IF_EN_R\">SF_IF_EN_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_1::SF_IF_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_1/struct.SF_IF_EN_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_1::SF_IF_EN_W\">SF_IF_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_1::SF_IF_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_1/struct.SF_IF_FN_SEL_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_1::SF_IF_FN_SEL_R\">SF_IF_FN_SEL_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_1::SF_IF_FN_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_1/struct.SF_IF_FN_SEL_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_1::SF_IF_FN_SEL_W\">SF_IF_FN_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_1::SF_IF_FN_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_1/struct.SF_AHB2SIF_STOP_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_1::SF_AHB2SIF_STOP_R\">SF_AHB2SIF_STOP_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_1::SF_AHB2SIF_STOP_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_1/struct.SF_AHB2SIF_STOP_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_1::SF_AHB2SIF_STOP_W\">SF_AHB2SIF_STOP_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_1::SF_AHB2SIF_STOP_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_1/struct.SF_AHB2SIF_STOPPED_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_1::SF_AHB2SIF_STOPPED_R\">SF_AHB2SIF_STOPPED_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_1::SF_AHB2SIF_STOPPED_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_1/struct.SF_AHB2SIF_STOPPED_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_1::SF_AHB2SIF_STOPPED_W\">SF_AHB2SIF_STOPPED_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_1::SF_AHB2SIF_STOPPED_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_1/struct.SF_IF_REG_WP_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_1::SF_IF_REG_WP_R\">SF_IF_REG_WP_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_1::SF_IF_REG_WP_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_1/struct.SF_IF_REG_WP_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_1::SF_IF_REG_WP_W\">SF_IF_REG_WP_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_1::SF_IF_REG_WP_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_1/struct.SF_IF_REG_HOLD_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_1::SF_IF_REG_HOLD_R\">SF_IF_REG_HOLD_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_1::SF_IF_REG_HOLD_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_1/struct.SF_IF_REG_HOLD_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_1::SF_IF_REG_HOLD_W\">SF_IF_REG_HOLD_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_1::SF_IF_REG_HOLD_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_1/struct.SF_IF_0_ACK_LAT_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_1::SF_IF_0_ACK_LAT_R\">SF_IF_0_ACK_LAT_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_1::SF_IF_0_ACK_LAT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_1/struct.SF_IF_0_ACK_LAT_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_1::SF_IF_0_ACK_LAT_W\">SF_IF_0_ACK_LAT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_1::SF_IF_0_ACK_LAT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_1/struct.SF_IF_SR_INT_SET_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_1::SF_IF_SR_INT_SET_R\">SF_IF_SR_INT_SET_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_1::SF_IF_SR_INT_SET_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_1/struct.SF_IF_SR_INT_SET_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_1::SF_IF_SR_INT_SET_W\">SF_IF_SR_INT_SET_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_1::SF_IF_SR_INT_SET_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_1/struct.SF_IF_SR_INT_EN_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_1::SF_IF_SR_INT_EN_R\">SF_IF_SR_INT_EN_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_1::SF_IF_SR_INT_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_1/struct.SF_IF_SR_INT_EN_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_1::SF_IF_SR_INT_EN_W\">SF_IF_SR_INT_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_1::SF_IF_SR_INT_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_1/struct.SF_IF_SR_INT_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_1::SF_IF_SR_INT_R\">SF_IF_SR_INT_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_1::SF_IF_SR_INT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_1/struct.SF_IF_SR_INT_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_1::SF_IF_SR_INT_W\">SF_IF_SR_INT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_1::SF_IF_SR_INT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_1/struct.SF_IF_SR_PAT_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_1::SF_IF_SR_PAT_R\">SF_IF_SR_PAT_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_1::SF_IF_SR_PAT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_1/struct.SF_IF_SR_PAT_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_1::SF_IF_SR_PAT_W\">SF_IF_SR_PAT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_1::SF_IF_SR_PAT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_1/struct.SF_IF_SR_PAT_MASK_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_1::SF_IF_SR_PAT_MASK_R\">SF_IF_SR_PAT_MASK_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_1::SF_IF_SR_PAT_MASK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_1/struct.SF_IF_SR_PAT_MASK_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_1::SF_IF_SR_PAT_MASK_W\">SF_IF_SR_PAT_MASK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_1::SF_IF_SR_PAT_MASK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_1/struct.SF_CTRL_1_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_1::SF_CTRL_1_SPEC\">SF_CTRL_1_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_1::SF_CTRL_1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_sahb_0/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_sahb_0::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_sahb_0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_sahb_0/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_sahb_0::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_sahb_0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_sahb_0/struct.SF_IF_0_QPI_MODE_EN_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_sahb_0::SF_IF_0_QPI_MODE_EN_R\">SF_IF_0_QPI_MODE_EN_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_sahb_0::SF_IF_0_QPI_MODE_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_sahb_0/struct.SF_IF_0_QPI_MODE_EN_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_sahb_0::SF_IF_0_QPI_MODE_EN_W\">SF_IF_0_QPI_MODE_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_sahb_0::SF_IF_0_QPI_MODE_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_sahb_0/struct.SF_IF_0_SPI_MODE_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_sahb_0::SF_IF_0_SPI_MODE_R\">SF_IF_0_SPI_MODE_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_sahb_0::SF_IF_0_SPI_MODE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_sahb_0/struct.SF_IF_0_SPI_MODE_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_sahb_0::SF_IF_0_SPI_MODE_W\">SF_IF_0_SPI_MODE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_sahb_0::SF_IF_0_SPI_MODE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_sahb_0/struct.SF_IF_0_CMD_EN_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_sahb_0::SF_IF_0_CMD_EN_R\">SF_IF_0_CMD_EN_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_sahb_0::SF_IF_0_CMD_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_sahb_0/struct.SF_IF_0_CMD_EN_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_sahb_0::SF_IF_0_CMD_EN_W\">SF_IF_0_CMD_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_sahb_0::SF_IF_0_CMD_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_sahb_0/struct.SF_IF_0_ADR_EN_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_sahb_0::SF_IF_0_ADR_EN_R\">SF_IF_0_ADR_EN_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_sahb_0::SF_IF_0_ADR_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_sahb_0/struct.SF_IF_0_ADR_EN_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_sahb_0::SF_IF_0_ADR_EN_W\">SF_IF_0_ADR_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_sahb_0::SF_IF_0_ADR_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_sahb_0/struct.SF_IF_0_DMY_EN_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_sahb_0::SF_IF_0_DMY_EN_R\">SF_IF_0_DMY_EN_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_sahb_0::SF_IF_0_DMY_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_sahb_0/struct.SF_IF_0_DMY_EN_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_sahb_0::SF_IF_0_DMY_EN_W\">SF_IF_0_DMY_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_sahb_0::SF_IF_0_DMY_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_sahb_0/struct.SF_IF_0_DAT_EN_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_sahb_0::SF_IF_0_DAT_EN_R\">SF_IF_0_DAT_EN_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_sahb_0::SF_IF_0_DAT_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_sahb_0/struct.SF_IF_0_DAT_EN_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_sahb_0::SF_IF_0_DAT_EN_W\">SF_IF_0_DAT_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_sahb_0::SF_IF_0_DAT_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_sahb_0/struct.SF_IF_0_DAT_RW_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_sahb_0::SF_IF_0_DAT_RW_R\">SF_IF_0_DAT_RW_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_sahb_0::SF_IF_0_DAT_RW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_sahb_0/struct.SF_IF_0_DAT_RW_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_sahb_0::SF_IF_0_DAT_RW_W\">SF_IF_0_DAT_RW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_sahb_0::SF_IF_0_DAT_RW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_sahb_0/struct.SF_IF_0_CMD_BYTE_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_sahb_0::SF_IF_0_CMD_BYTE_R\">SF_IF_0_CMD_BYTE_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_sahb_0::SF_IF_0_CMD_BYTE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_sahb_0/struct.SF_IF_0_CMD_BYTE_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_sahb_0::SF_IF_0_CMD_BYTE_W\">SF_IF_0_CMD_BYTE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_sahb_0::SF_IF_0_CMD_BYTE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_sahb_0/struct.SF_IF_0_ADR_BYTE_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_sahb_0::SF_IF_0_ADR_BYTE_R\">SF_IF_0_ADR_BYTE_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_sahb_0::SF_IF_0_ADR_BYTE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_sahb_0/struct.SF_IF_0_ADR_BYTE_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_sahb_0::SF_IF_0_ADR_BYTE_W\">SF_IF_0_ADR_BYTE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_sahb_0::SF_IF_0_ADR_BYTE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_sahb_0/struct.SF_IF_0_DMY_BYTE_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_sahb_0::SF_IF_0_DMY_BYTE_R\">SF_IF_0_DMY_BYTE_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_sahb_0::SF_IF_0_DMY_BYTE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_sahb_0/struct.SF_IF_0_DMY_BYTE_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_sahb_0::SF_IF_0_DMY_BYTE_W\">SF_IF_0_DMY_BYTE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_sahb_0::SF_IF_0_DMY_BYTE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_sahb_0/struct.SF_IF_0_DAT_BYTE_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_sahb_0::SF_IF_0_DAT_BYTE_R\">SF_IF_0_DAT_BYTE_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_sahb_0::SF_IF_0_DAT_BYTE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_sahb_0/struct.SF_IF_0_DAT_BYTE_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_sahb_0::SF_IF_0_DAT_BYTE_W\">SF_IF_0_DAT_BYTE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_sahb_0::SF_IF_0_DAT_BYTE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_sahb_0/struct.SF_IF_0_TRIG_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_sahb_0::SF_IF_0_TRIG_R\">SF_IF_0_TRIG_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_sahb_0::SF_IF_0_TRIG_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_sahb_0/struct.SF_IF_0_TRIG_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_sahb_0::SF_IF_0_TRIG_W\">SF_IF_0_TRIG_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_sahb_0::SF_IF_0_TRIG_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_sahb_0/struct.SF_IF_BUSY_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_sahb_0::SF_IF_BUSY_R\">SF_IF_BUSY_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_sahb_0::SF_IF_BUSY_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_sahb_0/struct.SF_IF_BUSY_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_sahb_0::SF_IF_BUSY_W\">SF_IF_BUSY_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_sahb_0::SF_IF_BUSY_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_sahb_0/struct.SF_IF_SAHB_0_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_sahb_0::SF_IF_SAHB_0_SPEC\">SF_IF_SAHB_0_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_sahb_0::SF_IF_SAHB_0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_sahb_1/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_sahb_1::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_sahb_1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_sahb_1/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_sahb_1::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_sahb_1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_sahb_1/struct.SF_IF_0_CMD_BUF_0_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_sahb_1::SF_IF_0_CMD_BUF_0_R\">SF_IF_0_CMD_BUF_0_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_sahb_1::SF_IF_0_CMD_BUF_0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_sahb_1/struct.SF_IF_0_CMD_BUF_0_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_sahb_1::SF_IF_0_CMD_BUF_0_W\">SF_IF_0_CMD_BUF_0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_sahb_1::SF_IF_0_CMD_BUF_0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_sahb_1/struct.SF_IF_SAHB_1_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_sahb_1::SF_IF_SAHB_1_SPEC\">SF_IF_SAHB_1_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_sahb_1::SF_IF_SAHB_1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_sahb_2/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_sahb_2::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_sahb_2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_sahb_2/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_sahb_2::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_sahb_2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_sahb_2/struct.SF_IF_0_CMD_BUF_1_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_sahb_2::SF_IF_0_CMD_BUF_1_R\">SF_IF_0_CMD_BUF_1_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_sahb_2::SF_IF_0_CMD_BUF_1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_sahb_2/struct.SF_IF_0_CMD_BUF_1_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_sahb_2::SF_IF_0_CMD_BUF_1_W\">SF_IF_0_CMD_BUF_1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_sahb_2::SF_IF_0_CMD_BUF_1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_sahb_2/struct.SF_IF_SAHB_2_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_sahb_2::SF_IF_SAHB_2_SPEC\">SF_IF_SAHB_2_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_sahb_2::SF_IF_SAHB_2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_0/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_0::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_0/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_0::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_0/struct.SF_IF_1_QPI_MODE_EN_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_0::SF_IF_1_QPI_MODE_EN_R\">SF_IF_1_QPI_MODE_EN_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_0::SF_IF_1_QPI_MODE_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_0/struct.SF_IF_1_QPI_MODE_EN_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_0::SF_IF_1_QPI_MODE_EN_W\">SF_IF_1_QPI_MODE_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_0::SF_IF_1_QPI_MODE_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_0/struct.SF_IF_1_SPI_MODE_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_0::SF_IF_1_SPI_MODE_R\">SF_IF_1_SPI_MODE_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_0::SF_IF_1_SPI_MODE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_0/struct.SF_IF_1_SPI_MODE_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_0::SF_IF_1_SPI_MODE_W\">SF_IF_1_SPI_MODE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_0::SF_IF_1_SPI_MODE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_0/struct.SF_IF_1_CMD_EN_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_0::SF_IF_1_CMD_EN_R\">SF_IF_1_CMD_EN_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_0::SF_IF_1_CMD_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_0/struct.SF_IF_1_CMD_EN_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_0::SF_IF_1_CMD_EN_W\">SF_IF_1_CMD_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_0::SF_IF_1_CMD_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_0/struct.SF_IF_1_ADR_EN_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_0::SF_IF_1_ADR_EN_R\">SF_IF_1_ADR_EN_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_0::SF_IF_1_ADR_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_0/struct.SF_IF_1_ADR_EN_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_0::SF_IF_1_ADR_EN_W\">SF_IF_1_ADR_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_0::SF_IF_1_ADR_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_0/struct.SF_IF_1_DMY_EN_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_0::SF_IF_1_DMY_EN_R\">SF_IF_1_DMY_EN_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_0::SF_IF_1_DMY_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_0/struct.SF_IF_1_DMY_EN_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_0::SF_IF_1_DMY_EN_W\">SF_IF_1_DMY_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_0::SF_IF_1_DMY_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_0/struct.SF_IF_1_DAT_EN_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_0::SF_IF_1_DAT_EN_R\">SF_IF_1_DAT_EN_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_0::SF_IF_1_DAT_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_0/struct.SF_IF_1_DAT_EN_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_0::SF_IF_1_DAT_EN_W\">SF_IF_1_DAT_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_0::SF_IF_1_DAT_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_0/struct.SF_IF_1_DAT_RW_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_0::SF_IF_1_DAT_RW_R\">SF_IF_1_DAT_RW_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_0::SF_IF_1_DAT_RW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_0/struct.SF_IF_1_DAT_RW_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_0::SF_IF_1_DAT_RW_W\">SF_IF_1_DAT_RW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_0::SF_IF_1_DAT_RW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_0/struct.SF_IF_1_CMD_BYTE_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_0::SF_IF_1_CMD_BYTE_R\">SF_IF_1_CMD_BYTE_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_0::SF_IF_1_CMD_BYTE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_0/struct.SF_IF_1_CMD_BYTE_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_0::SF_IF_1_CMD_BYTE_W\">SF_IF_1_CMD_BYTE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_0::SF_IF_1_CMD_BYTE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_0/struct.SF_IF_1_ADR_BYTE_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_0::SF_IF_1_ADR_BYTE_R\">SF_IF_1_ADR_BYTE_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_0::SF_IF_1_ADR_BYTE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_0/struct.SF_IF_1_ADR_BYTE_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_0::SF_IF_1_ADR_BYTE_W\">SF_IF_1_ADR_BYTE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_0::SF_IF_1_ADR_BYTE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_0/struct.SF_IF_1_DMY_BYTE_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_0::SF_IF_1_DMY_BYTE_R\">SF_IF_1_DMY_BYTE_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_0::SF_IF_1_DMY_BYTE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_0/struct.SF_IF_1_DMY_BYTE_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_0::SF_IF_1_DMY_BYTE_W\">SF_IF_1_DMY_BYTE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_0::SF_IF_1_DMY_BYTE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_0/struct.SF_IF_IAHB_0_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_0::SF_IF_IAHB_0_SPEC\">SF_IF_IAHB_0_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_0::SF_IF_IAHB_0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_1/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_1::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_1/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_1::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_1/struct.SF_IF_1_CMD_BUF_0_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_1::SF_IF_1_CMD_BUF_0_R\">SF_IF_1_CMD_BUF_0_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_1::SF_IF_1_CMD_BUF_0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_1/struct.SF_IF_1_CMD_BUF_0_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_1::SF_IF_1_CMD_BUF_0_W\">SF_IF_1_CMD_BUF_0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_1::SF_IF_1_CMD_BUF_0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_1/struct.SF_IF_IAHB_1_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_1::SF_IF_IAHB_1_SPEC\">SF_IF_IAHB_1_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_1::SF_IF_IAHB_1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_2/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_2::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_2/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_2::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_2/struct.SF_IF_1_CMD_BUF_1_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_2::SF_IF_1_CMD_BUF_1_R\">SF_IF_1_CMD_BUF_1_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_2::SF_IF_1_CMD_BUF_1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_2/struct.SF_IF_1_CMD_BUF_1_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_2::SF_IF_1_CMD_BUF_1_W\">SF_IF_1_CMD_BUF_1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_2::SF_IF_1_CMD_BUF_1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_2/struct.SF_IF_IAHB_2_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_2::SF_IF_IAHB_2_SPEC\">SF_IF_IAHB_2_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_2::SF_IF_IAHB_2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_status_0/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_status_0::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_status_0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_status_0/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_status_0::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_status_0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_status_0/struct.SF_IF_STATUS_0_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_status_0::SF_IF_STATUS_0_R\">SF_IF_STATUS_0_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_status_0::SF_IF_STATUS_0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_status_0/struct.SF_IF_STATUS_0_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_status_0::SF_IF_STATUS_0_W\">SF_IF_STATUS_0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_status_0::SF_IF_STATUS_0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_status_0/struct.SF_IF_STATUS_0_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_status_0::SF_IF_STATUS_0_SPEC\">SF_IF_STATUS_0_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_status_0::SF_IF_STATUS_0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_status_1/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_status_1::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_status_1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_status_1/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_status_1::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_status_1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_status_1/struct.SF_IF_STATUS_1_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_status_1::SF_IF_STATUS_1_R\">SF_IF_STATUS_1_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_status_1::SF_IF_STATUS_1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_status_1/struct.SF_IF_STATUS_1_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_status_1::SF_IF_STATUS_1_W\">SF_IF_STATUS_1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_status_1::SF_IF_STATUS_1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_status_1/struct.SF_IF_STATUS_1_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_status_1::SF_IF_STATUS_1_SPEC\">SF_IF_STATUS_1_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_status_1::SF_IF_STATUS_1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes/struct.SF_AES_STATUS_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes::SF_AES_STATUS_R\">SF_AES_STATUS_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes::SF_AES_STATUS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes/struct.SF_AES_STATUS_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes::SF_AES_STATUS_W\">SF_AES_STATUS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes::SF_AES_STATUS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes/struct.SF_AES_PREF_BUSY_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes::SF_AES_PREF_BUSY_R\">SF_AES_PREF_BUSY_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes::SF_AES_PREF_BUSY_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes/struct.SF_AES_PREF_BUSY_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes::SF_AES_PREF_BUSY_W\">SF_AES_PREF_BUSY_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes::SF_AES_PREF_BUSY_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes/struct.SF_AES_PREF_TRIG_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes::SF_AES_PREF_TRIG_R\">SF_AES_PREF_TRIG_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes::SF_AES_PREF_TRIG_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes/struct.SF_AES_PREF_TRIG_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes::SF_AES_PREF_TRIG_W\">SF_AES_PREF_TRIG_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes::SF_AES_PREF_TRIG_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes/struct.SF_AES_MODE_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes::SF_AES_MODE_R\">SF_AES_MODE_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes::SF_AES_MODE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes/struct.SF_AES_MODE_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes::SF_AES_MODE_W\">SF_AES_MODE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes::SF_AES_MODE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes/struct.SF_AES_EN_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes::SF_AES_EN_R\">SF_AES_EN_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes::SF_AES_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes/struct.SF_AES_EN_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes::SF_AES_EN_W\">SF_AES_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes::SF_AES_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes/struct.SF_AES_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes::SF_AES_SPEC\">SF_AES_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes::SF_AES_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ahb2sif_status/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf_ahb2sif_status::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ahb2sif_status::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ahb2sif_status/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf_ahb2sif_status::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ahb2sif_status::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ahb2sif_status/struct.SF_AHB2SIF_STATUS_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_ahb2sif_status::SF_AHB2SIF_STATUS_R\">SF_AHB2SIF_STATUS_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ahb2sif_status::SF_AHB2SIF_STATUS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ahb2sif_status/struct.SF_AHB2SIF_STATUS_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_ahb2sif_status::SF_AHB2SIF_STATUS_W\">SF_AHB2SIF_STATUS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ahb2sif_status::SF_AHB2SIF_STATUS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ahb2sif_status/struct.SF_AHB2SIF_STATUS_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf_ahb2sif_status::SF_AHB2SIF_STATUS_SPEC\">SF_AHB2SIF_STATUS_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ahb2sif_status::SF_AHB2SIF_STATUS_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_io_dly_0/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_io_dly_0::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_io_dly_0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_io_dly_0/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_io_dly_0::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_io_dly_0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_io_dly_0/struct.SF_DQS_DO_DLY_SEL_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_io_dly_0::SF_DQS_DO_DLY_SEL_R\">SF_DQS_DO_DLY_SEL_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_io_dly_0::SF_DQS_DO_DLY_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_io_dly_0/struct.SF_DQS_DO_DLY_SEL_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_io_dly_0::SF_DQS_DO_DLY_SEL_W\">SF_DQS_DO_DLY_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_io_dly_0::SF_DQS_DO_DLY_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_io_dly_0/struct.SF_DQS_DI_DLY_SEL_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_io_dly_0::SF_DQS_DI_DLY_SEL_R\">SF_DQS_DI_DLY_SEL_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_io_dly_0::SF_DQS_DI_DLY_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_io_dly_0/struct.SF_DQS_DI_DLY_SEL_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_io_dly_0::SF_DQS_DI_DLY_SEL_W\">SF_DQS_DI_DLY_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_io_dly_0::SF_DQS_DI_DLY_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_io_dly_0/struct.SF_DQS_OE_DLY_SEL_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_io_dly_0::SF_DQS_OE_DLY_SEL_R\">SF_DQS_OE_DLY_SEL_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_io_dly_0::SF_DQS_OE_DLY_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_io_dly_0/struct.SF_DQS_OE_DLY_SEL_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_io_dly_0::SF_DQS_OE_DLY_SEL_W\">SF_DQS_OE_DLY_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_io_dly_0::SF_DQS_OE_DLY_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_io_dly_0/struct.SF_CLK_OUT_DLY_SEL_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_io_dly_0::SF_CLK_OUT_DLY_SEL_R\">SF_CLK_OUT_DLY_SEL_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_io_dly_0::SF_CLK_OUT_DLY_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_io_dly_0/struct.SF_CLK_OUT_DLY_SEL_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_io_dly_0::SF_CLK_OUT_DLY_SEL_W\">SF_CLK_OUT_DLY_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_io_dly_0::SF_CLK_OUT_DLY_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_io_dly_0/struct.SF_CS_DLY_SEL_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_io_dly_0::SF_CS_DLY_SEL_R\">SF_CS_DLY_SEL_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_io_dly_0::SF_CS_DLY_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_io_dly_0/struct.SF_CS_DLY_SEL_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_io_dly_0::SF_CS_DLY_SEL_W\">SF_CS_DLY_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_io_dly_0::SF_CS_DLY_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_io_dly_0/struct.SF_IF_IO_DLY_0_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_io_dly_0::SF_IF_IO_DLY_0_SPEC\">SF_IF_IO_DLY_0_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_io_dly_0::SF_IF_IO_DLY_0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_io_dly_1/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_io_dly_1::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_io_dly_1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_io_dly_1/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_io_dly_1::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_io_dly_1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_io_dly_1/struct.SF_IO_0_DO_DLY_SEL_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_io_dly_1::SF_IO_0_DO_DLY_SEL_R\">SF_IO_0_DO_DLY_SEL_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_io_dly_1::SF_IO_0_DO_DLY_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_io_dly_1/struct.SF_IO_0_DO_DLY_SEL_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_io_dly_1::SF_IO_0_DO_DLY_SEL_W\">SF_IO_0_DO_DLY_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_io_dly_1::SF_IO_0_DO_DLY_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_io_dly_1/struct.SF_IO_0_DI_DLY_SEL_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_io_dly_1::SF_IO_0_DI_DLY_SEL_R\">SF_IO_0_DI_DLY_SEL_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_io_dly_1::SF_IO_0_DI_DLY_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_io_dly_1/struct.SF_IO_0_DI_DLY_SEL_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_io_dly_1::SF_IO_0_DI_DLY_SEL_W\">SF_IO_0_DI_DLY_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_io_dly_1::SF_IO_0_DI_DLY_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_io_dly_1/struct.SF_IO_0_OE_DLY_SEL_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_io_dly_1::SF_IO_0_OE_DLY_SEL_R\">SF_IO_0_OE_DLY_SEL_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_io_dly_1::SF_IO_0_OE_DLY_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_io_dly_1/struct.SF_IO_0_OE_DLY_SEL_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_io_dly_1::SF_IO_0_OE_DLY_SEL_W\">SF_IO_0_OE_DLY_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_io_dly_1::SF_IO_0_OE_DLY_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_io_dly_1/struct.SF_IF_IO_DLY_1_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_io_dly_1::SF_IF_IO_DLY_1_SPEC\">SF_IF_IO_DLY_1_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_io_dly_1::SF_IF_IO_DLY_1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_io_dly_2/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_io_dly_2::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_io_dly_2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_io_dly_2/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_io_dly_2::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_io_dly_2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_io_dly_2/struct.SF_IO_1_DO_DLY_SEL_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_io_dly_2::SF_IO_1_DO_DLY_SEL_R\">SF_IO_1_DO_DLY_SEL_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_io_dly_2::SF_IO_1_DO_DLY_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_io_dly_2/struct.SF_IO_1_DO_DLY_SEL_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_io_dly_2::SF_IO_1_DO_DLY_SEL_W\">SF_IO_1_DO_DLY_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_io_dly_2::SF_IO_1_DO_DLY_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_io_dly_2/struct.SF_IO_1_DI_DLY_SEL_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_io_dly_2::SF_IO_1_DI_DLY_SEL_R\">SF_IO_1_DI_DLY_SEL_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_io_dly_2::SF_IO_1_DI_DLY_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_io_dly_2/struct.SF_IO_1_DI_DLY_SEL_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_io_dly_2::SF_IO_1_DI_DLY_SEL_W\">SF_IO_1_DI_DLY_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_io_dly_2::SF_IO_1_DI_DLY_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_io_dly_2/struct.SF_IO_1_OE_DLY_SEL_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_io_dly_2::SF_IO_1_OE_DLY_SEL_R\">SF_IO_1_OE_DLY_SEL_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_io_dly_2::SF_IO_1_OE_DLY_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_io_dly_2/struct.SF_IO_1_OE_DLY_SEL_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_io_dly_2::SF_IO_1_OE_DLY_SEL_W\">SF_IO_1_OE_DLY_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_io_dly_2::SF_IO_1_OE_DLY_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_io_dly_2/struct.SF_IF_IO_DLY_2_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_io_dly_2::SF_IF_IO_DLY_2_SPEC\">SF_IF_IO_DLY_2_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_io_dly_2::SF_IF_IO_DLY_2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_io_dly_3/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_io_dly_3::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_io_dly_3::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_io_dly_3/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_io_dly_3::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_io_dly_3::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_io_dly_3/struct.SF_IO_2_DO_DLY_SEL_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_io_dly_3::SF_IO_2_DO_DLY_SEL_R\">SF_IO_2_DO_DLY_SEL_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_io_dly_3::SF_IO_2_DO_DLY_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_io_dly_3/struct.SF_IO_2_DO_DLY_SEL_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_io_dly_3::SF_IO_2_DO_DLY_SEL_W\">SF_IO_2_DO_DLY_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_io_dly_3::SF_IO_2_DO_DLY_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_io_dly_3/struct.SF_IO_2_DI_DLY_SEL_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_io_dly_3::SF_IO_2_DI_DLY_SEL_R\">SF_IO_2_DI_DLY_SEL_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_io_dly_3::SF_IO_2_DI_DLY_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_io_dly_3/struct.SF_IO_2_DI_DLY_SEL_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_io_dly_3::SF_IO_2_DI_DLY_SEL_W\">SF_IO_2_DI_DLY_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_io_dly_3::SF_IO_2_DI_DLY_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_io_dly_3/struct.SF_IO_2_OE_DLY_SEL_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_io_dly_3::SF_IO_2_OE_DLY_SEL_R\">SF_IO_2_OE_DLY_SEL_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_io_dly_3::SF_IO_2_OE_DLY_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_io_dly_3/struct.SF_IO_2_OE_DLY_SEL_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_io_dly_3::SF_IO_2_OE_DLY_SEL_W\">SF_IO_2_OE_DLY_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_io_dly_3::SF_IO_2_OE_DLY_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_io_dly_3/struct.SF_IF_IO_DLY_3_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_io_dly_3::SF_IF_IO_DLY_3_SPEC\">SF_IF_IO_DLY_3_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_io_dly_3::SF_IF_IO_DLY_3_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_io_dly_4/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_io_dly_4::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_io_dly_4::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_io_dly_4/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_io_dly_4::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_io_dly_4::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_io_dly_4/struct.SF_IO_3_DO_DLY_SEL_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_io_dly_4::SF_IO_3_DO_DLY_SEL_R\">SF_IO_3_DO_DLY_SEL_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_io_dly_4::SF_IO_3_DO_DLY_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_io_dly_4/struct.SF_IO_3_DO_DLY_SEL_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_io_dly_4::SF_IO_3_DO_DLY_SEL_W\">SF_IO_3_DO_DLY_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_io_dly_4::SF_IO_3_DO_DLY_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_io_dly_4/struct.SF_IO_3_DI_DLY_SEL_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_io_dly_4::SF_IO_3_DI_DLY_SEL_R\">SF_IO_3_DI_DLY_SEL_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_io_dly_4::SF_IO_3_DI_DLY_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_io_dly_4/struct.SF_IO_3_DI_DLY_SEL_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_io_dly_4::SF_IO_3_DI_DLY_SEL_W\">SF_IO_3_DI_DLY_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_io_dly_4::SF_IO_3_DI_DLY_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_io_dly_4/struct.SF_IO_3_OE_DLY_SEL_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_io_dly_4::SF_IO_3_OE_DLY_SEL_R\">SF_IO_3_OE_DLY_SEL_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_io_dly_4::SF_IO_3_OE_DLY_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_io_dly_4/struct.SF_IO_3_OE_DLY_SEL_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_io_dly_4::SF_IO_3_OE_DLY_SEL_W\">SF_IO_3_OE_DLY_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_io_dly_4::SF_IO_3_OE_DLY_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_io_dly_4/struct.SF_IF_IO_DLY_4_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_io_dly_4::SF_IF_IO_DLY_4_SPEC\">SF_IF_IO_DLY_4_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_io_dly_4::SF_IF_IO_DLY_4_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_reserved/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf_reserved::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_reserved::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_reserved/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf_reserved::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_reserved::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_reserved/struct.SF_RESERVED_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_reserved::SF_RESERVED_R\">SF_RESERVED_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_reserved::SF_RESERVED_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_reserved/struct.SF_RESERVED_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_reserved::SF_RESERVED_W\">SF_RESERVED_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_reserved::SF_RESERVED_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_reserved/struct.SF_RESERVED_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf_reserved::SF_RESERVED_SPEC\">SF_RESERVED_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_reserved::SF_RESERVED_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf2_if_io_dly_0/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf2_if_io_dly_0::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf2_if_io_dly_0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf2_if_io_dly_0/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf2_if_io_dly_0::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf2_if_io_dly_0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf2_if_io_dly_0/struct.SF2_DQS_DO_DLY_SEL_R.html\" title=\"struct bl602_pac::sf_ctrl::sf2_if_io_dly_0::SF2_DQS_DO_DLY_SEL_R\">SF2_DQS_DO_DLY_SEL_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf2_if_io_dly_0::SF2_DQS_DO_DLY_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf2_if_io_dly_0/struct.SF2_DQS_DO_DLY_SEL_W.html\" title=\"struct bl602_pac::sf_ctrl::sf2_if_io_dly_0::SF2_DQS_DO_DLY_SEL_W\">SF2_DQS_DO_DLY_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf2_if_io_dly_0::SF2_DQS_DO_DLY_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf2_if_io_dly_0/struct.SF2_DQS_DI_DLY_SEL_R.html\" title=\"struct bl602_pac::sf_ctrl::sf2_if_io_dly_0::SF2_DQS_DI_DLY_SEL_R\">SF2_DQS_DI_DLY_SEL_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf2_if_io_dly_0::SF2_DQS_DI_DLY_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf2_if_io_dly_0/struct.SF2_DQS_DI_DLY_SEL_W.html\" title=\"struct bl602_pac::sf_ctrl::sf2_if_io_dly_0::SF2_DQS_DI_DLY_SEL_W\">SF2_DQS_DI_DLY_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf2_if_io_dly_0::SF2_DQS_DI_DLY_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf2_if_io_dly_0/struct.SF2_DQS_OE_DLY_SEL_R.html\" title=\"struct bl602_pac::sf_ctrl::sf2_if_io_dly_0::SF2_DQS_OE_DLY_SEL_R\">SF2_DQS_OE_DLY_SEL_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf2_if_io_dly_0::SF2_DQS_OE_DLY_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf2_if_io_dly_0/struct.SF2_DQS_OE_DLY_SEL_W.html\" title=\"struct bl602_pac::sf_ctrl::sf2_if_io_dly_0::SF2_DQS_OE_DLY_SEL_W\">SF2_DQS_OE_DLY_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf2_if_io_dly_0::SF2_DQS_OE_DLY_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf2_if_io_dly_0/struct.SF2_CLK_OUT_DLY_SEL_R.html\" title=\"struct bl602_pac::sf_ctrl::sf2_if_io_dly_0::SF2_CLK_OUT_DLY_SEL_R\">SF2_CLK_OUT_DLY_SEL_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf2_if_io_dly_0::SF2_CLK_OUT_DLY_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf2_if_io_dly_0/struct.SF2_CLK_OUT_DLY_SEL_W.html\" title=\"struct bl602_pac::sf_ctrl::sf2_if_io_dly_0::SF2_CLK_OUT_DLY_SEL_W\">SF2_CLK_OUT_DLY_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf2_if_io_dly_0::SF2_CLK_OUT_DLY_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf2_if_io_dly_0/struct.SF2_CS_DLY_SEL_R.html\" title=\"struct bl602_pac::sf_ctrl::sf2_if_io_dly_0::SF2_CS_DLY_SEL_R\">SF2_CS_DLY_SEL_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf2_if_io_dly_0::SF2_CS_DLY_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf2_if_io_dly_0/struct.SF2_CS_DLY_SEL_W.html\" title=\"struct bl602_pac::sf_ctrl::sf2_if_io_dly_0::SF2_CS_DLY_SEL_W\">SF2_CS_DLY_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf2_if_io_dly_0::SF2_CS_DLY_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf2_if_io_dly_0/struct.SF2_IF_IO_DLY_0_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf2_if_io_dly_0::SF2_IF_IO_DLY_0_SPEC\">SF2_IF_IO_DLY_0_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf2_if_io_dly_0::SF2_IF_IO_DLY_0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf2_if_io_dly_1/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf2_if_io_dly_1::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf2_if_io_dly_1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf2_if_io_dly_1/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf2_if_io_dly_1::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf2_if_io_dly_1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf2_if_io_dly_1/struct.SF2_IO_0_DO_DLY_SEL_R.html\" title=\"struct bl602_pac::sf_ctrl::sf2_if_io_dly_1::SF2_IO_0_DO_DLY_SEL_R\">SF2_IO_0_DO_DLY_SEL_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf2_if_io_dly_1::SF2_IO_0_DO_DLY_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf2_if_io_dly_1/struct.SF2_IO_0_DO_DLY_SEL_W.html\" title=\"struct bl602_pac::sf_ctrl::sf2_if_io_dly_1::SF2_IO_0_DO_DLY_SEL_W\">SF2_IO_0_DO_DLY_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf2_if_io_dly_1::SF2_IO_0_DO_DLY_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf2_if_io_dly_1/struct.SF2_IO_0_DI_DLY_SEL_R.html\" title=\"struct bl602_pac::sf_ctrl::sf2_if_io_dly_1::SF2_IO_0_DI_DLY_SEL_R\">SF2_IO_0_DI_DLY_SEL_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf2_if_io_dly_1::SF2_IO_0_DI_DLY_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf2_if_io_dly_1/struct.SF2_IO_0_DI_DLY_SEL_W.html\" title=\"struct bl602_pac::sf_ctrl::sf2_if_io_dly_1::SF2_IO_0_DI_DLY_SEL_W\">SF2_IO_0_DI_DLY_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf2_if_io_dly_1::SF2_IO_0_DI_DLY_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf2_if_io_dly_1/struct.SF2_IO_0_OE_DLY_SEL_R.html\" title=\"struct bl602_pac::sf_ctrl::sf2_if_io_dly_1::SF2_IO_0_OE_DLY_SEL_R\">SF2_IO_0_OE_DLY_SEL_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf2_if_io_dly_1::SF2_IO_0_OE_DLY_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf2_if_io_dly_1/struct.SF2_IO_0_OE_DLY_SEL_W.html\" title=\"struct bl602_pac::sf_ctrl::sf2_if_io_dly_1::SF2_IO_0_OE_DLY_SEL_W\">SF2_IO_0_OE_DLY_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf2_if_io_dly_1::SF2_IO_0_OE_DLY_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf2_if_io_dly_1/struct.SF2_IF_IO_DLY_1_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf2_if_io_dly_1::SF2_IF_IO_DLY_1_SPEC\">SF2_IF_IO_DLY_1_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf2_if_io_dly_1::SF2_IF_IO_DLY_1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf2_if_io_dly_2/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf2_if_io_dly_2::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf2_if_io_dly_2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf2_if_io_dly_2/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf2_if_io_dly_2::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf2_if_io_dly_2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf2_if_io_dly_2/struct.SF2_IO_1_DO_DLY_SEL_R.html\" title=\"struct bl602_pac::sf_ctrl::sf2_if_io_dly_2::SF2_IO_1_DO_DLY_SEL_R\">SF2_IO_1_DO_DLY_SEL_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf2_if_io_dly_2::SF2_IO_1_DO_DLY_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf2_if_io_dly_2/struct.SF2_IO_1_DO_DLY_SEL_W.html\" title=\"struct bl602_pac::sf_ctrl::sf2_if_io_dly_2::SF2_IO_1_DO_DLY_SEL_W\">SF2_IO_1_DO_DLY_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf2_if_io_dly_2::SF2_IO_1_DO_DLY_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf2_if_io_dly_2/struct.SF2_IO_1_DI_DLY_SEL_R.html\" title=\"struct bl602_pac::sf_ctrl::sf2_if_io_dly_2::SF2_IO_1_DI_DLY_SEL_R\">SF2_IO_1_DI_DLY_SEL_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf2_if_io_dly_2::SF2_IO_1_DI_DLY_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf2_if_io_dly_2/struct.SF2_IO_1_DI_DLY_SEL_W.html\" title=\"struct bl602_pac::sf_ctrl::sf2_if_io_dly_2::SF2_IO_1_DI_DLY_SEL_W\">SF2_IO_1_DI_DLY_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf2_if_io_dly_2::SF2_IO_1_DI_DLY_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf2_if_io_dly_2/struct.SF2_IO_1_OE_DLY_SEL_R.html\" title=\"struct bl602_pac::sf_ctrl::sf2_if_io_dly_2::SF2_IO_1_OE_DLY_SEL_R\">SF2_IO_1_OE_DLY_SEL_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf2_if_io_dly_2::SF2_IO_1_OE_DLY_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf2_if_io_dly_2/struct.SF2_IO_1_OE_DLY_SEL_W.html\" title=\"struct bl602_pac::sf_ctrl::sf2_if_io_dly_2::SF2_IO_1_OE_DLY_SEL_W\">SF2_IO_1_OE_DLY_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf2_if_io_dly_2::SF2_IO_1_OE_DLY_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf2_if_io_dly_2/struct.SF2_IF_IO_DLY_2_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf2_if_io_dly_2::SF2_IF_IO_DLY_2_SPEC\">SF2_IF_IO_DLY_2_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf2_if_io_dly_2::SF2_IF_IO_DLY_2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf2_if_io_dly_3/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf2_if_io_dly_3::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf2_if_io_dly_3::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf2_if_io_dly_3/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf2_if_io_dly_3::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf2_if_io_dly_3::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf2_if_io_dly_3/struct.SF2_IO_2_DO_DLY_SEL_R.html\" title=\"struct bl602_pac::sf_ctrl::sf2_if_io_dly_3::SF2_IO_2_DO_DLY_SEL_R\">SF2_IO_2_DO_DLY_SEL_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf2_if_io_dly_3::SF2_IO_2_DO_DLY_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf2_if_io_dly_3/struct.SF2_IO_2_DO_DLY_SEL_W.html\" title=\"struct bl602_pac::sf_ctrl::sf2_if_io_dly_3::SF2_IO_2_DO_DLY_SEL_W\">SF2_IO_2_DO_DLY_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf2_if_io_dly_3::SF2_IO_2_DO_DLY_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf2_if_io_dly_3/struct.SF2_IO_2_DI_DLY_SEL_R.html\" title=\"struct bl602_pac::sf_ctrl::sf2_if_io_dly_3::SF2_IO_2_DI_DLY_SEL_R\">SF2_IO_2_DI_DLY_SEL_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf2_if_io_dly_3::SF2_IO_2_DI_DLY_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf2_if_io_dly_3/struct.SF2_IO_2_DI_DLY_SEL_W.html\" title=\"struct bl602_pac::sf_ctrl::sf2_if_io_dly_3::SF2_IO_2_DI_DLY_SEL_W\">SF2_IO_2_DI_DLY_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf2_if_io_dly_3::SF2_IO_2_DI_DLY_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf2_if_io_dly_3/struct.SF2_IO_2_OE_DLY_SEL_R.html\" title=\"struct bl602_pac::sf_ctrl::sf2_if_io_dly_3::SF2_IO_2_OE_DLY_SEL_R\">SF2_IO_2_OE_DLY_SEL_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf2_if_io_dly_3::SF2_IO_2_OE_DLY_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf2_if_io_dly_3/struct.SF2_IO_2_OE_DLY_SEL_W.html\" title=\"struct bl602_pac::sf_ctrl::sf2_if_io_dly_3::SF2_IO_2_OE_DLY_SEL_W\">SF2_IO_2_OE_DLY_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf2_if_io_dly_3::SF2_IO_2_OE_DLY_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf2_if_io_dly_3/struct.SF2_IF_IO_DLY_3_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf2_if_io_dly_3::SF2_IF_IO_DLY_3_SPEC\">SF2_IF_IO_DLY_3_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf2_if_io_dly_3::SF2_IF_IO_DLY_3_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf2_if_io_dly_4/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf2_if_io_dly_4::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf2_if_io_dly_4::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf2_if_io_dly_4/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf2_if_io_dly_4::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf2_if_io_dly_4::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf2_if_io_dly_4/struct.SF2_IO_3_DO_DLY_SEL_R.html\" title=\"struct bl602_pac::sf_ctrl::sf2_if_io_dly_4::SF2_IO_3_DO_DLY_SEL_R\">SF2_IO_3_DO_DLY_SEL_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf2_if_io_dly_4::SF2_IO_3_DO_DLY_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf2_if_io_dly_4/struct.SF2_IO_3_DO_DLY_SEL_W.html\" title=\"struct bl602_pac::sf_ctrl::sf2_if_io_dly_4::SF2_IO_3_DO_DLY_SEL_W\">SF2_IO_3_DO_DLY_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf2_if_io_dly_4::SF2_IO_3_DO_DLY_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf2_if_io_dly_4/struct.SF2_IO_3_DI_DLY_SEL_R.html\" title=\"struct bl602_pac::sf_ctrl::sf2_if_io_dly_4::SF2_IO_3_DI_DLY_SEL_R\">SF2_IO_3_DI_DLY_SEL_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf2_if_io_dly_4::SF2_IO_3_DI_DLY_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf2_if_io_dly_4/struct.SF2_IO_3_DI_DLY_SEL_W.html\" title=\"struct bl602_pac::sf_ctrl::sf2_if_io_dly_4::SF2_IO_3_DI_DLY_SEL_W\">SF2_IO_3_DI_DLY_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf2_if_io_dly_4::SF2_IO_3_DI_DLY_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf2_if_io_dly_4/struct.SF2_IO_3_OE_DLY_SEL_R.html\" title=\"struct bl602_pac::sf_ctrl::sf2_if_io_dly_4::SF2_IO_3_OE_DLY_SEL_R\">SF2_IO_3_OE_DLY_SEL_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf2_if_io_dly_4::SF2_IO_3_OE_DLY_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf2_if_io_dly_4/struct.SF2_IO_3_OE_DLY_SEL_W.html\" title=\"struct bl602_pac::sf_ctrl::sf2_if_io_dly_4::SF2_IO_3_OE_DLY_SEL_W\">SF2_IO_3_OE_DLY_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf2_if_io_dly_4::SF2_IO_3_OE_DLY_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf2_if_io_dly_4/struct.SF2_IF_IO_DLY_4_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf2_if_io_dly_4::SF2_IF_IO_DLY_4_SPEC\">SF2_IF_IO_DLY_4_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf2_if_io_dly_4::SF2_IF_IO_DLY_4_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf3_if_io_dly_0/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf3_if_io_dly_0::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf3_if_io_dly_0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf3_if_io_dly_0/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf3_if_io_dly_0::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf3_if_io_dly_0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf3_if_io_dly_0/struct.SF3_DQS_DO_DLY_SEL_R.html\" title=\"struct bl602_pac::sf_ctrl::sf3_if_io_dly_0::SF3_DQS_DO_DLY_SEL_R\">SF3_DQS_DO_DLY_SEL_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf3_if_io_dly_0::SF3_DQS_DO_DLY_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf3_if_io_dly_0/struct.SF3_DQS_DO_DLY_SEL_W.html\" title=\"struct bl602_pac::sf_ctrl::sf3_if_io_dly_0::SF3_DQS_DO_DLY_SEL_W\">SF3_DQS_DO_DLY_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf3_if_io_dly_0::SF3_DQS_DO_DLY_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf3_if_io_dly_0/struct.SF3_DQS_DI_DLY_SEL_R.html\" title=\"struct bl602_pac::sf_ctrl::sf3_if_io_dly_0::SF3_DQS_DI_DLY_SEL_R\">SF3_DQS_DI_DLY_SEL_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf3_if_io_dly_0::SF3_DQS_DI_DLY_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf3_if_io_dly_0/struct.SF3_DQS_DI_DLY_SEL_W.html\" title=\"struct bl602_pac::sf_ctrl::sf3_if_io_dly_0::SF3_DQS_DI_DLY_SEL_W\">SF3_DQS_DI_DLY_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf3_if_io_dly_0::SF3_DQS_DI_DLY_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf3_if_io_dly_0/struct.SF3_DQS_OE_DLY_SEL_R.html\" title=\"struct bl602_pac::sf_ctrl::sf3_if_io_dly_0::SF3_DQS_OE_DLY_SEL_R\">SF3_DQS_OE_DLY_SEL_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf3_if_io_dly_0::SF3_DQS_OE_DLY_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf3_if_io_dly_0/struct.SF3_DQS_OE_DLY_SEL_W.html\" title=\"struct bl602_pac::sf_ctrl::sf3_if_io_dly_0::SF3_DQS_OE_DLY_SEL_W\">SF3_DQS_OE_DLY_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf3_if_io_dly_0::SF3_DQS_OE_DLY_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf3_if_io_dly_0/struct.SF3_CLK_OUT_DLY_SEL_R.html\" title=\"struct bl602_pac::sf_ctrl::sf3_if_io_dly_0::SF3_CLK_OUT_DLY_SEL_R\">SF3_CLK_OUT_DLY_SEL_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf3_if_io_dly_0::SF3_CLK_OUT_DLY_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf3_if_io_dly_0/struct.SF3_CLK_OUT_DLY_SEL_W.html\" title=\"struct bl602_pac::sf_ctrl::sf3_if_io_dly_0::SF3_CLK_OUT_DLY_SEL_W\">SF3_CLK_OUT_DLY_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf3_if_io_dly_0::SF3_CLK_OUT_DLY_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf3_if_io_dly_0/struct.SF3_CS_DLY_SEL_R.html\" title=\"struct bl602_pac::sf_ctrl::sf3_if_io_dly_0::SF3_CS_DLY_SEL_R\">SF3_CS_DLY_SEL_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf3_if_io_dly_0::SF3_CS_DLY_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf3_if_io_dly_0/struct.SF3_CS_DLY_SEL_W.html\" title=\"struct bl602_pac::sf_ctrl::sf3_if_io_dly_0::SF3_CS_DLY_SEL_W\">SF3_CS_DLY_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf3_if_io_dly_0::SF3_CS_DLY_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf3_if_io_dly_0/struct.SF3_IF_IO_DLY_0_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf3_if_io_dly_0::SF3_IF_IO_DLY_0_SPEC\">SF3_IF_IO_DLY_0_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf3_if_io_dly_0::SF3_IF_IO_DLY_0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf3_if_io_dly_1/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf3_if_io_dly_1::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf3_if_io_dly_1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf3_if_io_dly_1/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf3_if_io_dly_1::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf3_if_io_dly_1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf3_if_io_dly_1/struct.SF3_IO_0_DO_DLY_SEL_R.html\" title=\"struct bl602_pac::sf_ctrl::sf3_if_io_dly_1::SF3_IO_0_DO_DLY_SEL_R\">SF3_IO_0_DO_DLY_SEL_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf3_if_io_dly_1::SF3_IO_0_DO_DLY_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf3_if_io_dly_1/struct.SF3_IO_0_DO_DLY_SEL_W.html\" title=\"struct bl602_pac::sf_ctrl::sf3_if_io_dly_1::SF3_IO_0_DO_DLY_SEL_W\">SF3_IO_0_DO_DLY_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf3_if_io_dly_1::SF3_IO_0_DO_DLY_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf3_if_io_dly_1/struct.SF3_IO_0_DI_DLY_SEL_R.html\" title=\"struct bl602_pac::sf_ctrl::sf3_if_io_dly_1::SF3_IO_0_DI_DLY_SEL_R\">SF3_IO_0_DI_DLY_SEL_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf3_if_io_dly_1::SF3_IO_0_DI_DLY_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf3_if_io_dly_1/struct.SF3_IO_0_DI_DLY_SEL_W.html\" title=\"struct bl602_pac::sf_ctrl::sf3_if_io_dly_1::SF3_IO_0_DI_DLY_SEL_W\">SF3_IO_0_DI_DLY_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf3_if_io_dly_1::SF3_IO_0_DI_DLY_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf3_if_io_dly_1/struct.SF3_IO_0_OE_DLY_SEL_R.html\" title=\"struct bl602_pac::sf_ctrl::sf3_if_io_dly_1::SF3_IO_0_OE_DLY_SEL_R\">SF3_IO_0_OE_DLY_SEL_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf3_if_io_dly_1::SF3_IO_0_OE_DLY_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf3_if_io_dly_1/struct.SF3_IO_0_OE_DLY_SEL_W.html\" title=\"struct bl602_pac::sf_ctrl::sf3_if_io_dly_1::SF3_IO_0_OE_DLY_SEL_W\">SF3_IO_0_OE_DLY_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf3_if_io_dly_1::SF3_IO_0_OE_DLY_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf3_if_io_dly_1/struct.SF3_IF_IO_DLY_1_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf3_if_io_dly_1::SF3_IF_IO_DLY_1_SPEC\">SF3_IF_IO_DLY_1_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf3_if_io_dly_1::SF3_IF_IO_DLY_1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf3_if_io_dly_2/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf3_if_io_dly_2::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf3_if_io_dly_2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf3_if_io_dly_2/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf3_if_io_dly_2::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf3_if_io_dly_2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf3_if_io_dly_2/struct.SF3_IO_1_DO_DLY_SEL_R.html\" title=\"struct bl602_pac::sf_ctrl::sf3_if_io_dly_2::SF3_IO_1_DO_DLY_SEL_R\">SF3_IO_1_DO_DLY_SEL_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf3_if_io_dly_2::SF3_IO_1_DO_DLY_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf3_if_io_dly_2/struct.SF3_IO_1_DO_DLY_SEL_W.html\" title=\"struct bl602_pac::sf_ctrl::sf3_if_io_dly_2::SF3_IO_1_DO_DLY_SEL_W\">SF3_IO_1_DO_DLY_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf3_if_io_dly_2::SF3_IO_1_DO_DLY_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf3_if_io_dly_2/struct.SF3_IO_1_DI_DLY_SEL_R.html\" title=\"struct bl602_pac::sf_ctrl::sf3_if_io_dly_2::SF3_IO_1_DI_DLY_SEL_R\">SF3_IO_1_DI_DLY_SEL_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf3_if_io_dly_2::SF3_IO_1_DI_DLY_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf3_if_io_dly_2/struct.SF3_IO_1_DI_DLY_SEL_W.html\" title=\"struct bl602_pac::sf_ctrl::sf3_if_io_dly_2::SF3_IO_1_DI_DLY_SEL_W\">SF3_IO_1_DI_DLY_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf3_if_io_dly_2::SF3_IO_1_DI_DLY_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf3_if_io_dly_2/struct.SF3_IO_1_OE_DLY_SEL_R.html\" title=\"struct bl602_pac::sf_ctrl::sf3_if_io_dly_2::SF3_IO_1_OE_DLY_SEL_R\">SF3_IO_1_OE_DLY_SEL_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf3_if_io_dly_2::SF3_IO_1_OE_DLY_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf3_if_io_dly_2/struct.SF3_IO_1_OE_DLY_SEL_W.html\" title=\"struct bl602_pac::sf_ctrl::sf3_if_io_dly_2::SF3_IO_1_OE_DLY_SEL_W\">SF3_IO_1_OE_DLY_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf3_if_io_dly_2::SF3_IO_1_OE_DLY_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf3_if_io_dly_2/struct.SF3_IF_IO_DLY_2_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf3_if_io_dly_2::SF3_IF_IO_DLY_2_SPEC\">SF3_IF_IO_DLY_2_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf3_if_io_dly_2::SF3_IF_IO_DLY_2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf3_if_io_dly_3/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf3_if_io_dly_3::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf3_if_io_dly_3::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf3_if_io_dly_3/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf3_if_io_dly_3::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf3_if_io_dly_3::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf3_if_io_dly_3/struct.SF3_IO_2_DO_DLY_SEL_R.html\" title=\"struct bl602_pac::sf_ctrl::sf3_if_io_dly_3::SF3_IO_2_DO_DLY_SEL_R\">SF3_IO_2_DO_DLY_SEL_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf3_if_io_dly_3::SF3_IO_2_DO_DLY_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf3_if_io_dly_3/struct.SF3_IO_2_DO_DLY_SEL_W.html\" title=\"struct bl602_pac::sf_ctrl::sf3_if_io_dly_3::SF3_IO_2_DO_DLY_SEL_W\">SF3_IO_2_DO_DLY_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf3_if_io_dly_3::SF3_IO_2_DO_DLY_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf3_if_io_dly_3/struct.SF3_IO_2_DI_DLY_SEL_R.html\" title=\"struct bl602_pac::sf_ctrl::sf3_if_io_dly_3::SF3_IO_2_DI_DLY_SEL_R\">SF3_IO_2_DI_DLY_SEL_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf3_if_io_dly_3::SF3_IO_2_DI_DLY_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf3_if_io_dly_3/struct.SF3_IO_2_DI_DLY_SEL_W.html\" title=\"struct bl602_pac::sf_ctrl::sf3_if_io_dly_3::SF3_IO_2_DI_DLY_SEL_W\">SF3_IO_2_DI_DLY_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf3_if_io_dly_3::SF3_IO_2_DI_DLY_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf3_if_io_dly_3/struct.SF3_IO_2_OE_DLY_SEL_R.html\" title=\"struct bl602_pac::sf_ctrl::sf3_if_io_dly_3::SF3_IO_2_OE_DLY_SEL_R\">SF3_IO_2_OE_DLY_SEL_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf3_if_io_dly_3::SF3_IO_2_OE_DLY_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf3_if_io_dly_3/struct.SF3_IO_2_OE_DLY_SEL_W.html\" title=\"struct bl602_pac::sf_ctrl::sf3_if_io_dly_3::SF3_IO_2_OE_DLY_SEL_W\">SF3_IO_2_OE_DLY_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf3_if_io_dly_3::SF3_IO_2_OE_DLY_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf3_if_io_dly_3/struct.SF3_IF_IO_DLY_3_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf3_if_io_dly_3::SF3_IF_IO_DLY_3_SPEC\">SF3_IF_IO_DLY_3_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf3_if_io_dly_3::SF3_IF_IO_DLY_3_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf3_if_io_dly_4/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf3_if_io_dly_4::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf3_if_io_dly_4::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf3_if_io_dly_4/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf3_if_io_dly_4::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf3_if_io_dly_4::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf3_if_io_dly_4/struct.SF3_IO_3_DO_DLY_SEL_R.html\" title=\"struct bl602_pac::sf_ctrl::sf3_if_io_dly_4::SF3_IO_3_DO_DLY_SEL_R\">SF3_IO_3_DO_DLY_SEL_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf3_if_io_dly_4::SF3_IO_3_DO_DLY_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf3_if_io_dly_4/struct.SF3_IO_3_DO_DLY_SEL_W.html\" title=\"struct bl602_pac::sf_ctrl::sf3_if_io_dly_4::SF3_IO_3_DO_DLY_SEL_W\">SF3_IO_3_DO_DLY_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf3_if_io_dly_4::SF3_IO_3_DO_DLY_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf3_if_io_dly_4/struct.SF3_IO_3_DI_DLY_SEL_R.html\" title=\"struct bl602_pac::sf_ctrl::sf3_if_io_dly_4::SF3_IO_3_DI_DLY_SEL_R\">SF3_IO_3_DI_DLY_SEL_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf3_if_io_dly_4::SF3_IO_3_DI_DLY_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf3_if_io_dly_4/struct.SF3_IO_3_DI_DLY_SEL_W.html\" title=\"struct bl602_pac::sf_ctrl::sf3_if_io_dly_4::SF3_IO_3_DI_DLY_SEL_W\">SF3_IO_3_DI_DLY_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf3_if_io_dly_4::SF3_IO_3_DI_DLY_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf3_if_io_dly_4/struct.SF3_IO_3_OE_DLY_SEL_R.html\" title=\"struct bl602_pac::sf_ctrl::sf3_if_io_dly_4::SF3_IO_3_OE_DLY_SEL_R\">SF3_IO_3_OE_DLY_SEL_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf3_if_io_dly_4::SF3_IO_3_OE_DLY_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf3_if_io_dly_4/struct.SF3_IO_3_OE_DLY_SEL_W.html\" title=\"struct bl602_pac::sf_ctrl::sf3_if_io_dly_4::SF3_IO_3_OE_DLY_SEL_W\">SF3_IO_3_OE_DLY_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf3_if_io_dly_4::SF3_IO_3_OE_DLY_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf3_if_io_dly_4/struct.SF3_IF_IO_DLY_4_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf3_if_io_dly_4::SF3_IF_IO_DLY_4_SPEC\">SF3_IF_IO_DLY_4_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf3_if_io_dly_4::SF3_IF_IO_DLY_4_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_2/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_2::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_2/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_2::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_2/struct.SF_IF_DQS_EN_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_2::SF_IF_DQS_EN_R\">SF_IF_DQS_EN_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_2::SF_IF_DQS_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_2/struct.SF_IF_DQS_EN_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_2::SF_IF_DQS_EN_W\">SF_IF_DQS_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_2::SF_IF_DQS_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_2/struct.SF_IF_DTR_EN_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_2::SF_IF_DTR_EN_R\">SF_IF_DTR_EN_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_2::SF_IF_DTR_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_2/struct.SF_IF_DTR_EN_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_2::SF_IF_DTR_EN_W\">SF_IF_DTR_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_2::SF_IF_DTR_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_2/struct.SF_IF_PAD_SEL_LOCK_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_2::SF_IF_PAD_SEL_LOCK_R\">SF_IF_PAD_SEL_LOCK_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_2::SF_IF_PAD_SEL_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_2/struct.SF_IF_PAD_SEL_LOCK_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_2::SF_IF_PAD_SEL_LOCK_W\">SF_IF_PAD_SEL_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_2::SF_IF_PAD_SEL_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_2/struct.SF_IF_PAD_SEL_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_2::SF_IF_PAD_SEL_R\">SF_IF_PAD_SEL_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_2::SF_IF_PAD_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_2/struct.SF_IF_PAD_SEL_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_2::SF_IF_PAD_SEL_W\">SF_IF_PAD_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_2::SF_IF_PAD_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_2/struct.SF_CTRL_2_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_2::SF_CTRL_2_SPEC\">SF_CTRL_2_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_2::SF_CTRL_2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_3/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_3::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_3::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_3/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_3::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_3::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_3/struct.SF_IF_1_ACK_LAT_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_3::SF_IF_1_ACK_LAT_R\">SF_IF_1_ACK_LAT_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_3::SF_IF_1_ACK_LAT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_3/struct.SF_IF_1_ACK_LAT_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_3::SF_IF_1_ACK_LAT_W\">SF_IF_1_ACK_LAT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_3::SF_IF_1_ACK_LAT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_3/struct.SF_CMDS_WRAP_MODE_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_3::SF_CMDS_WRAP_MODE_R\">SF_CMDS_WRAP_MODE_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_3::SF_CMDS_WRAP_MODE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_3/struct.SF_CMDS_WRAP_MODE_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_3::SF_CMDS_WRAP_MODE_W\">SF_CMDS_WRAP_MODE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_3::SF_CMDS_WRAP_MODE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_3/struct.SF_CMDS_WRAP_Q_INI_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_3::SF_CMDS_WRAP_Q_INI_R\">SF_CMDS_WRAP_Q_INI_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_3::SF_CMDS_WRAP_Q_INI_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_3/struct.SF_CMDS_WRAP_Q_INI_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_3::SF_CMDS_WRAP_Q_INI_W\">SF_CMDS_WRAP_Q_INI_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_3::SF_CMDS_WRAP_Q_INI_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_3/struct.SF_CMDS_BT_EN_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_3::SF_CMDS_BT_EN_R\">SF_CMDS_BT_EN_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_3::SF_CMDS_BT_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_3/struct.SF_CMDS_BT_EN_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_3::SF_CMDS_BT_EN_W\">SF_CMDS_BT_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_3::SF_CMDS_BT_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_3/struct.SF_CMDS_BT_DLY_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_3::SF_CMDS_BT_DLY_R\">SF_CMDS_BT_DLY_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_3::SF_CMDS_BT_DLY_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_3/struct.SF_CMDS_BT_DLY_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_3::SF_CMDS_BT_DLY_W\">SF_CMDS_BT_DLY_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_3::SF_CMDS_BT_DLY_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_3/struct.SF_CMDS_EN_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_3::SF_CMDS_EN_R\">SF_CMDS_EN_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_3::SF_CMDS_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_3/struct.SF_CMDS_EN_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_3::SF_CMDS_EN_W\">SF_CMDS_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_3::SF_CMDS_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_3/struct.SF_CMDS_WRAP_LEN_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_3::SF_CMDS_WRAP_LEN_R\">SF_CMDS_WRAP_LEN_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_3::SF_CMDS_WRAP_LEN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_3/struct.SF_CMDS_WRAP_LEN_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_3::SF_CMDS_WRAP_LEN_W\">SF_CMDS_WRAP_LEN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_3::SF_CMDS_WRAP_LEN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_3/struct.SF_CTRL_3_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_3::SF_CTRL_3_SPEC\">SF_CTRL_3_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_3::SF_CTRL_3_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_3/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_3::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_3::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_3/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_3::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_3::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_3/struct.SF_IF_2_QPI_MODE_EN_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_3::SF_IF_2_QPI_MODE_EN_R\">SF_IF_2_QPI_MODE_EN_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_3::SF_IF_2_QPI_MODE_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_3/struct.SF_IF_2_QPI_MODE_EN_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_3::SF_IF_2_QPI_MODE_EN_W\">SF_IF_2_QPI_MODE_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_3::SF_IF_2_QPI_MODE_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_3/struct.SF_IF_2_SPI_MODE_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_3::SF_IF_2_SPI_MODE_R\">SF_IF_2_SPI_MODE_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_3::SF_IF_2_SPI_MODE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_3/struct.SF_IF_2_SPI_MODE_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_3::SF_IF_2_SPI_MODE_W\">SF_IF_2_SPI_MODE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_3::SF_IF_2_SPI_MODE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_3/struct.SF_IF_2_CMD_EN_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_3::SF_IF_2_CMD_EN_R\">SF_IF_2_CMD_EN_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_3::SF_IF_2_CMD_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_3/struct.SF_IF_2_CMD_EN_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_3::SF_IF_2_CMD_EN_W\">SF_IF_2_CMD_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_3::SF_IF_2_CMD_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_3/struct.SF_IF_2_ADR_EN_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_3::SF_IF_2_ADR_EN_R\">SF_IF_2_ADR_EN_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_3::SF_IF_2_ADR_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_3/struct.SF_IF_2_ADR_EN_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_3::SF_IF_2_ADR_EN_W\">SF_IF_2_ADR_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_3::SF_IF_2_ADR_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_3/struct.SF_IF_2_DMY_EN_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_3::SF_IF_2_DMY_EN_R\">SF_IF_2_DMY_EN_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_3::SF_IF_2_DMY_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_3/struct.SF_IF_2_DMY_EN_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_3::SF_IF_2_DMY_EN_W\">SF_IF_2_DMY_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_3::SF_IF_2_DMY_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_3/struct.SF_IF_2_DAT_EN_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_3::SF_IF_2_DAT_EN_R\">SF_IF_2_DAT_EN_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_3::SF_IF_2_DAT_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_3/struct.SF_IF_2_DAT_EN_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_3::SF_IF_2_DAT_EN_W\">SF_IF_2_DAT_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_3::SF_IF_2_DAT_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_3/struct.SF_IF_2_DAT_RW_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_3::SF_IF_2_DAT_RW_R\">SF_IF_2_DAT_RW_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_3::SF_IF_2_DAT_RW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_3/struct.SF_IF_2_DAT_RW_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_3::SF_IF_2_DAT_RW_W\">SF_IF_2_DAT_RW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_3::SF_IF_2_DAT_RW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_3/struct.SF_IF_2_CMD_BYTE_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_3::SF_IF_2_CMD_BYTE_R\">SF_IF_2_CMD_BYTE_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_3::SF_IF_2_CMD_BYTE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_3/struct.SF_IF_2_CMD_BYTE_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_3::SF_IF_2_CMD_BYTE_W\">SF_IF_2_CMD_BYTE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_3::SF_IF_2_CMD_BYTE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_3/struct.SF_IF_2_ADR_BYTE_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_3::SF_IF_2_ADR_BYTE_R\">SF_IF_2_ADR_BYTE_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_3::SF_IF_2_ADR_BYTE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_3/struct.SF_IF_2_ADR_BYTE_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_3::SF_IF_2_ADR_BYTE_W\">SF_IF_2_ADR_BYTE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_3::SF_IF_2_ADR_BYTE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_3/struct.SF_IF_2_DMY_BYTE_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_3::SF_IF_2_DMY_BYTE_R\">SF_IF_2_DMY_BYTE_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_3::SF_IF_2_DMY_BYTE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_3/struct.SF_IF_2_DMY_BYTE_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_3::SF_IF_2_DMY_BYTE_W\">SF_IF_2_DMY_BYTE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_3::SF_IF_2_DMY_BYTE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_3/struct.SF_IF_IAHB_3_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_3::SF_IF_IAHB_3_SPEC\">SF_IF_IAHB_3_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_3::SF_IF_IAHB_3_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_4/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_4::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_4::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_4/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_4::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_4::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_4/struct.SF_IF_2_CMD_BUF_0_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_4::SF_IF_2_CMD_BUF_0_R\">SF_IF_2_CMD_BUF_0_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_4::SF_IF_2_CMD_BUF_0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_4/struct.SF_IF_2_CMD_BUF_0_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_4::SF_IF_2_CMD_BUF_0_W\">SF_IF_2_CMD_BUF_0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_4::SF_IF_2_CMD_BUF_0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_4/struct.SF_IF_IAHB_4_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_4::SF_IF_IAHB_4_SPEC\">SF_IF_IAHB_4_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_4::SF_IF_IAHB_4_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_5/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_5::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_5::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_5/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_5::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_5::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_5/struct.SF_IF_2_CMD_BUF_1_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_5::SF_IF_2_CMD_BUF_1_R\">SF_IF_2_CMD_BUF_1_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_5::SF_IF_2_CMD_BUF_1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_5/struct.SF_IF_2_CMD_BUF_1_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_5::SF_IF_2_CMD_BUF_1_W\">SF_IF_2_CMD_BUF_1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_5::SF_IF_2_CMD_BUF_1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_5/struct.SF_IF_IAHB_5_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_5::SF_IF_IAHB_5_SPEC\">SF_IF_IAHB_5_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_5::SF_IF_IAHB_5_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_6/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_6::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_6::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_6/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_6::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_6::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_6/struct.SF_IF_3_QPI_MODE_EN_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_6::SF_IF_3_QPI_MODE_EN_R\">SF_IF_3_QPI_MODE_EN_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_6::SF_IF_3_QPI_MODE_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_6/struct.SF_IF_3_QPI_MODE_EN_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_6::SF_IF_3_QPI_MODE_EN_W\">SF_IF_3_QPI_MODE_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_6::SF_IF_3_QPI_MODE_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_6/struct.SF_IF_3_SPI_MODE_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_6::SF_IF_3_SPI_MODE_R\">SF_IF_3_SPI_MODE_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_6::SF_IF_3_SPI_MODE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_6/struct.SF_IF_3_SPI_MODE_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_6::SF_IF_3_SPI_MODE_W\">SF_IF_3_SPI_MODE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_6::SF_IF_3_SPI_MODE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_6/struct.SF_IF_3_CMD_BYTE_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_6::SF_IF_3_CMD_BYTE_R\">SF_IF_3_CMD_BYTE_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_6::SF_IF_3_CMD_BYTE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_6/struct.SF_IF_3_CMD_BYTE_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_6::SF_IF_3_CMD_BYTE_W\">SF_IF_3_CMD_BYTE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_6::SF_IF_3_CMD_BYTE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_6/struct.SF_IF_IAHB_6_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_6::SF_IF_IAHB_6_SPEC\">SF_IF_IAHB_6_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_6::SF_IF_IAHB_6_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_7/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_7::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_7::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_7/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_7::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_7::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_7/struct.SF_IF_3_CMD_BUF_0_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_7::SF_IF_3_CMD_BUF_0_R\">SF_IF_3_CMD_BUF_0_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_7::SF_IF_3_CMD_BUF_0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_7/struct.SF_IF_3_CMD_BUF_0_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_7::SF_IF_3_CMD_BUF_0_W\">SF_IF_3_CMD_BUF_0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_7::SF_IF_3_CMD_BUF_0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_if_iahb_7/struct.SF_IF_IAHB_7_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf_if_iahb_7::SF_IF_IAHB_7_SPEC\">SF_IF_IAHB_7_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_if_iahb_7::SF_IF_IAHB_7_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_prot_en_rd/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_prot_en_rd::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_prot_en_rd::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_prot_en_rd/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_prot_en_rd::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_prot_en_rd::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_prot_en_rd/struct.SF_DBG_DIS_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_prot_en_rd::SF_DBG_DIS_R\">SF_DBG_DIS_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_prot_en_rd::SF_DBG_DIS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_prot_en_rd/struct.SF_DBG_DIS_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_prot_en_rd::SF_DBG_DIS_W\">SF_DBG_DIS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_prot_en_rd::SF_DBG_DIS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_prot_en_rd/struct.SF_IF_0_TRIG_WR_LOCK_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_prot_en_rd::SF_IF_0_TRIG_WR_LOCK_R\">SF_IF_0_TRIG_WR_LOCK_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_prot_en_rd::SF_IF_0_TRIG_WR_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_prot_en_rd/struct.SF_IF_0_TRIG_WR_LOCK_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_prot_en_rd::SF_IF_0_TRIG_WR_LOCK_W\">SF_IF_0_TRIG_WR_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_prot_en_rd::SF_IF_0_TRIG_WR_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_prot_en_rd/struct.SF_CTRL_ID1_EN_RD_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_prot_en_rd::SF_CTRL_ID1_EN_RD_R\">SF_CTRL_ID1_EN_RD_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_prot_en_rd::SF_CTRL_ID1_EN_RD_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_prot_en_rd/struct.SF_CTRL_ID1_EN_RD_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_prot_en_rd::SF_CTRL_ID1_EN_RD_W\">SF_CTRL_ID1_EN_RD_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_prot_en_rd::SF_CTRL_ID1_EN_RD_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_prot_en_rd/struct.SF_CTRL_ID0_EN_RD_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_prot_en_rd::SF_CTRL_ID0_EN_RD_R\">SF_CTRL_ID0_EN_RD_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_prot_en_rd::SF_CTRL_ID0_EN_RD_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_prot_en_rd/struct.SF_CTRL_ID0_EN_RD_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_prot_en_rd::SF_CTRL_ID0_EN_RD_W\">SF_CTRL_ID0_EN_RD_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_prot_en_rd::SF_CTRL_ID0_EN_RD_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_prot_en_rd/struct.SF_CTRL_PROT_EN_RD_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_prot_en_rd::SF_CTRL_PROT_EN_RD_R\">SF_CTRL_PROT_EN_RD_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_prot_en_rd::SF_CTRL_PROT_EN_RD_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_prot_en_rd/struct.SF_CTRL_PROT_EN_RD_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_prot_en_rd::SF_CTRL_PROT_EN_RD_W\">SF_CTRL_PROT_EN_RD_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_prot_en_rd::SF_CTRL_PROT_EN_RD_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_prot_en_rd/struct.SF_CTRL_PROT_EN_RD_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_prot_en_rd::SF_CTRL_PROT_EN_RD_SPEC\">SF_CTRL_PROT_EN_RD_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_prot_en_rd::SF_CTRL_PROT_EN_RD_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_prot_en/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_prot_en::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_prot_en::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_prot_en/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_prot_en::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_prot_en::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_prot_en/struct.SF_CTRL_ID1_EN_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_prot_en::SF_CTRL_ID1_EN_R\">SF_CTRL_ID1_EN_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_prot_en::SF_CTRL_ID1_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_prot_en/struct.SF_CTRL_ID1_EN_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_prot_en::SF_CTRL_ID1_EN_W\">SF_CTRL_ID1_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_prot_en::SF_CTRL_ID1_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_prot_en/struct.SF_CTRL_ID0_EN_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_prot_en::SF_CTRL_ID0_EN_R\">SF_CTRL_ID0_EN_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_prot_en::SF_CTRL_ID0_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_prot_en/struct.SF_CTRL_ID0_EN_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_prot_en::SF_CTRL_ID0_EN_W\">SF_CTRL_ID0_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_prot_en::SF_CTRL_ID0_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_prot_en/struct.SF_CTRL_PROT_EN_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_prot_en::SF_CTRL_PROT_EN_R\">SF_CTRL_PROT_EN_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_prot_en::SF_CTRL_PROT_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_prot_en/struct.SF_CTRL_PROT_EN_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_prot_en::SF_CTRL_PROT_EN_W\">SF_CTRL_PROT_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_prot_en::SF_CTRL_PROT_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_ctrl_prot_en/struct.SF_CTRL_PROT_EN_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf_ctrl_prot_en::SF_CTRL_PROT_EN_SPEC\">SF_CTRL_PROT_EN_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_ctrl_prot_en::SF_CTRL_PROT_EN_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r0_0/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r0_0::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r0_0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r0_0/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r0_0::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r0_0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r0_0/struct.SF_AES_KEY_R0_0_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r0_0::SF_AES_KEY_R0_0_R\">SF_AES_KEY_R0_0_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r0_0::SF_AES_KEY_R0_0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r0_0/struct.SF_AES_KEY_R0_0_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r0_0::SF_AES_KEY_R0_0_W\">SF_AES_KEY_R0_0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r0_0::SF_AES_KEY_R0_0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r0_0/struct.SF_AES_KEY_R0_0_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r0_0::SF_AES_KEY_R0_0_SPEC\">SF_AES_KEY_R0_0_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r0_0::SF_AES_KEY_R0_0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r0_1/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r0_1::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r0_1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r0_1/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r0_1::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r0_1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r0_1/struct.SF_AES_KEY_R0_1_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r0_1::SF_AES_KEY_R0_1_R\">SF_AES_KEY_R0_1_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r0_1::SF_AES_KEY_R0_1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r0_1/struct.SF_AES_KEY_R0_1_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r0_1::SF_AES_KEY_R0_1_W\">SF_AES_KEY_R0_1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r0_1::SF_AES_KEY_R0_1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r0_1/struct.SF_AES_KEY_R0_1_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r0_1::SF_AES_KEY_R0_1_SPEC\">SF_AES_KEY_R0_1_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r0_1::SF_AES_KEY_R0_1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r0_2/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r0_2::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r0_2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r0_2/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r0_2::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r0_2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r0_2/struct.SF_AES_KEY_R0_2_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r0_2::SF_AES_KEY_R0_2_R\">SF_AES_KEY_R0_2_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r0_2::SF_AES_KEY_R0_2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r0_2/struct.SF_AES_KEY_R0_2_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r0_2::SF_AES_KEY_R0_2_W\">SF_AES_KEY_R0_2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r0_2::SF_AES_KEY_R0_2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r0_2/struct.SF_AES_KEY_R0_2_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r0_2::SF_AES_KEY_R0_2_SPEC\">SF_AES_KEY_R0_2_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r0_2::SF_AES_KEY_R0_2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r0_3/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r0_3::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r0_3::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r0_3/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r0_3::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r0_3::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r0_3/struct.SF_AES_KEY_R0_3_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r0_3::SF_AES_KEY_R0_3_R\">SF_AES_KEY_R0_3_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r0_3::SF_AES_KEY_R0_3_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r0_3/struct.SF_AES_KEY_R0_3_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r0_3::SF_AES_KEY_R0_3_W\">SF_AES_KEY_R0_3_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r0_3::SF_AES_KEY_R0_3_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r0_3/struct.SF_AES_KEY_R0_3_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r0_3::SF_AES_KEY_R0_3_SPEC\">SF_AES_KEY_R0_3_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r0_3::SF_AES_KEY_R0_3_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r0_4/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r0_4::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r0_4::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r0_4/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r0_4::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r0_4::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r0_4/struct.SF_AES_KEY_R0_4_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r0_4::SF_AES_KEY_R0_4_R\">SF_AES_KEY_R0_4_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r0_4::SF_AES_KEY_R0_4_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r0_4/struct.SF_AES_KEY_R0_4_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r0_4::SF_AES_KEY_R0_4_W\">SF_AES_KEY_R0_4_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r0_4::SF_AES_KEY_R0_4_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r0_4/struct.SF_AES_KEY_R0_4_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r0_4::SF_AES_KEY_R0_4_SPEC\">SF_AES_KEY_R0_4_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r0_4::SF_AES_KEY_R0_4_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r0_5/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r0_5::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r0_5::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r0_5/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r0_5::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r0_5::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r0_5/struct.SF_AES_KEY_R0_5_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r0_5::SF_AES_KEY_R0_5_R\">SF_AES_KEY_R0_5_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r0_5::SF_AES_KEY_R0_5_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r0_5/struct.SF_AES_KEY_R0_5_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r0_5::SF_AES_KEY_R0_5_W\">SF_AES_KEY_R0_5_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r0_5::SF_AES_KEY_R0_5_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r0_5/struct.SF_AES_KEY_R0_5_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r0_5::SF_AES_KEY_R0_5_SPEC\">SF_AES_KEY_R0_5_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r0_5::SF_AES_KEY_R0_5_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r0_6/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r0_6::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r0_6::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r0_6/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r0_6::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r0_6::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r0_6/struct.SF_AES_KEY_R0_6_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r0_6::SF_AES_KEY_R0_6_R\">SF_AES_KEY_R0_6_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r0_6::SF_AES_KEY_R0_6_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r0_6/struct.SF_AES_KEY_R0_6_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r0_6::SF_AES_KEY_R0_6_W\">SF_AES_KEY_R0_6_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r0_6::SF_AES_KEY_R0_6_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r0_6/struct.SF_AES_KEY_R0_6_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r0_6::SF_AES_KEY_R0_6_SPEC\">SF_AES_KEY_R0_6_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r0_6::SF_AES_KEY_R0_6_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r0_7/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r0_7::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r0_7::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r0_7/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r0_7::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r0_7::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r0_7/struct.SF_AES_KEY_R0_7_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r0_7::SF_AES_KEY_R0_7_R\">SF_AES_KEY_R0_7_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r0_7::SF_AES_KEY_R0_7_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r0_7/struct.SF_AES_KEY_R0_7_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r0_7::SF_AES_KEY_R0_7_W\">SF_AES_KEY_R0_7_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r0_7::SF_AES_KEY_R0_7_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r0_7/struct.SF_AES_KEY_R0_7_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r0_7::SF_AES_KEY_R0_7_SPEC\">SF_AES_KEY_R0_7_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r0_7::SF_AES_KEY_R0_7_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_iv_r0_w0/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_iv_r0_w0::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_iv_r0_w0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_iv_r0_w0/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_iv_r0_w0::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_iv_r0_w0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_iv_r0_w0/struct.SF_AES_IV_R0_W0_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_iv_r0_w0::SF_AES_IV_R0_W0_R\">SF_AES_IV_R0_W0_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_iv_r0_w0::SF_AES_IV_R0_W0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_iv_r0_w0/struct.SF_AES_IV_R0_W0_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_iv_r0_w0::SF_AES_IV_R0_W0_W\">SF_AES_IV_R0_W0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_iv_r0_w0::SF_AES_IV_R0_W0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_iv_r0_w0/struct.SF_AES_IV_R0_W0_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_iv_r0_w0::SF_AES_IV_R0_W0_SPEC\">SF_AES_IV_R0_W0_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_iv_r0_w0::SF_AES_IV_R0_W0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_iv_r0_w1/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_iv_r0_w1::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_iv_r0_w1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_iv_r0_w1/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_iv_r0_w1::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_iv_r0_w1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_iv_r0_w1/struct.SF_AES_IV_R0_W1_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_iv_r0_w1::SF_AES_IV_R0_W1_R\">SF_AES_IV_R0_W1_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_iv_r0_w1::SF_AES_IV_R0_W1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_iv_r0_w1/struct.SF_AES_IV_R0_W1_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_iv_r0_w1::SF_AES_IV_R0_W1_W\">SF_AES_IV_R0_W1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_iv_r0_w1::SF_AES_IV_R0_W1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_iv_r0_w1/struct.SF_AES_IV_R0_W1_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_iv_r0_w1::SF_AES_IV_R0_W1_SPEC\">SF_AES_IV_R0_W1_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_iv_r0_w1::SF_AES_IV_R0_W1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_iv_r0_w2/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_iv_r0_w2::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_iv_r0_w2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_iv_r0_w2/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_iv_r0_w2::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_iv_r0_w2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_iv_r0_w2/struct.SF_AES_IV_R0_W2_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_iv_r0_w2::SF_AES_IV_R0_W2_R\">SF_AES_IV_R0_W2_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_iv_r0_w2::SF_AES_IV_R0_W2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_iv_r0_w2/struct.SF_AES_IV_R0_W2_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_iv_r0_w2::SF_AES_IV_R0_W2_W\">SF_AES_IV_R0_W2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_iv_r0_w2::SF_AES_IV_R0_W2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_iv_r0_w2/struct.SF_AES_IV_R0_W2_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_iv_r0_w2::SF_AES_IV_R0_W2_SPEC\">SF_AES_IV_R0_W2_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_iv_r0_w2::SF_AES_IV_R0_W2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_iv_r0_w3/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_iv_r0_w3::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_iv_r0_w3::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_iv_r0_w3/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_iv_r0_w3::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_iv_r0_w3::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_iv_r0_w3/struct.SF_AES_IV_R0_W3_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_iv_r0_w3::SF_AES_IV_R0_W3_R\">SF_AES_IV_R0_W3_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_iv_r0_w3::SF_AES_IV_R0_W3_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_iv_r0_w3/struct.SF_AES_IV_R0_W3_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_iv_r0_w3::SF_AES_IV_R0_W3_W\">SF_AES_IV_R0_W3_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_iv_r0_w3::SF_AES_IV_R0_W3_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_iv_r0_w3/struct.SF_AES_IV_R0_W3_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_iv_r0_w3::SF_AES_IV_R0_W3_SPEC\">SF_AES_IV_R0_W3_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_iv_r0_w3::SF_AES_IV_R0_W3_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_cfg_r0/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_cfg_r0::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_cfg_r0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_cfg_r0/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_cfg_r0::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_cfg_r0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_cfg_r0/struct.SF_AES_REGION_R0_LOCK_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_cfg_r0::SF_AES_REGION_R0_LOCK_R\">SF_AES_REGION_R0_LOCK_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_cfg_r0::SF_AES_REGION_R0_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_cfg_r0/struct.SF_AES_REGION_R0_LOCK_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_cfg_r0::SF_AES_REGION_R0_LOCK_W\">SF_AES_REGION_R0_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_cfg_r0::SF_AES_REGION_R0_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_cfg_r0/struct.SF_AES_REGION_R0_EN_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_cfg_r0::SF_AES_REGION_R0_EN_R\">SF_AES_REGION_R0_EN_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_cfg_r0::SF_AES_REGION_R0_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_cfg_r0/struct.SF_AES_REGION_R0_EN_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_cfg_r0::SF_AES_REGION_R0_EN_W\">SF_AES_REGION_R0_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_cfg_r0::SF_AES_REGION_R0_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_cfg_r0/struct.SF_AES_REGION_R0_HW_KEY_EN_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_cfg_r0::SF_AES_REGION_R0_HW_KEY_EN_R\">SF_AES_REGION_R0_HW_KEY_EN_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_cfg_r0::SF_AES_REGION_R0_HW_KEY_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_cfg_r0/struct.SF_AES_REGION_R0_HW_KEY_EN_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_cfg_r0::SF_AES_REGION_R0_HW_KEY_EN_W\">SF_AES_REGION_R0_HW_KEY_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_cfg_r0::SF_AES_REGION_R0_HW_KEY_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_cfg_r0/struct.SF_AES_REGION_R0_START_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_cfg_r0::SF_AES_REGION_R0_START_R\">SF_AES_REGION_R0_START_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_cfg_r0::SF_AES_REGION_R0_START_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_cfg_r0/struct.SF_AES_REGION_R0_START_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_cfg_r0::SF_AES_REGION_R0_START_W\">SF_AES_REGION_R0_START_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_cfg_r0::SF_AES_REGION_R0_START_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_cfg_r0/struct.SF_AES_REGION_R0_END_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_cfg_r0::SF_AES_REGION_R0_END_R\">SF_AES_REGION_R0_END_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_cfg_r0::SF_AES_REGION_R0_END_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_cfg_r0/struct.SF_AES_REGION_R0_END_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_cfg_r0::SF_AES_REGION_R0_END_W\">SF_AES_REGION_R0_END_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_cfg_r0::SF_AES_REGION_R0_END_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_cfg_r0/struct.SF_AES_CFG_R0_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_cfg_r0::SF_AES_CFG_R0_SPEC\">SF_AES_CFG_R0_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_cfg_r0::SF_AES_CFG_R0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r1_0/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r1_0::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r1_0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r1_0/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r1_0::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r1_0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r1_0/struct.SF_AES_KEY_R1_0_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r1_0::SF_AES_KEY_R1_0_R\">SF_AES_KEY_R1_0_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r1_0::SF_AES_KEY_R1_0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r1_0/struct.SF_AES_KEY_R1_0_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r1_0::SF_AES_KEY_R1_0_W\">SF_AES_KEY_R1_0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r1_0::SF_AES_KEY_R1_0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r1_0/struct.SF_AES_KEY_R1_0_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r1_0::SF_AES_KEY_R1_0_SPEC\">SF_AES_KEY_R1_0_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r1_0::SF_AES_KEY_R1_0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r1_1/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r1_1::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r1_1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r1_1/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r1_1::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r1_1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r1_1/struct.SF_AES_KEY_R1_1_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r1_1::SF_AES_KEY_R1_1_R\">SF_AES_KEY_R1_1_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r1_1::SF_AES_KEY_R1_1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r1_1/struct.SF_AES_KEY_R1_1_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r1_1::SF_AES_KEY_R1_1_W\">SF_AES_KEY_R1_1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r1_1::SF_AES_KEY_R1_1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r1_1/struct.SF_AES_KEY_R1_1_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r1_1::SF_AES_KEY_R1_1_SPEC\">SF_AES_KEY_R1_1_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r1_1::SF_AES_KEY_R1_1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r1_2/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r1_2::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r1_2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r1_2/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r1_2::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r1_2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r1_2/struct.SF_AES_KEY_R1_2_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r1_2::SF_AES_KEY_R1_2_R\">SF_AES_KEY_R1_2_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r1_2::SF_AES_KEY_R1_2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r1_2/struct.SF_AES_KEY_R1_2_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r1_2::SF_AES_KEY_R1_2_W\">SF_AES_KEY_R1_2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r1_2::SF_AES_KEY_R1_2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r1_2/struct.SF_AES_KEY_R1_2_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r1_2::SF_AES_KEY_R1_2_SPEC\">SF_AES_KEY_R1_2_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r1_2::SF_AES_KEY_R1_2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r1_3/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r1_3::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r1_3::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r1_3/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r1_3::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r1_3::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r1_3/struct.SF_AES_KEY_R1_3_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r1_3::SF_AES_KEY_R1_3_R\">SF_AES_KEY_R1_3_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r1_3::SF_AES_KEY_R1_3_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r1_3/struct.SF_AES_KEY_R1_3_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r1_3::SF_AES_KEY_R1_3_W\">SF_AES_KEY_R1_3_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r1_3::SF_AES_KEY_R1_3_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r1_3/struct.SF_AES_KEY_R1_3_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r1_3::SF_AES_KEY_R1_3_SPEC\">SF_AES_KEY_R1_3_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r1_3::SF_AES_KEY_R1_3_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r1_4/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r1_4::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r1_4::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r1_4/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r1_4::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r1_4::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r1_4/struct.SF_AES_KEY_R1_4_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r1_4::SF_AES_KEY_R1_4_R\">SF_AES_KEY_R1_4_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r1_4::SF_AES_KEY_R1_4_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r1_4/struct.SF_AES_KEY_R1_4_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r1_4::SF_AES_KEY_R1_4_W\">SF_AES_KEY_R1_4_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r1_4::SF_AES_KEY_R1_4_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r1_4/struct.SF_AES_KEY_R1_4_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r1_4::SF_AES_KEY_R1_4_SPEC\">SF_AES_KEY_R1_4_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r1_4::SF_AES_KEY_R1_4_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r1_5/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r1_5::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r1_5::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r1_5/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r1_5::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r1_5::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r1_5/struct.SF_AES_KEY_R1_5_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r1_5::SF_AES_KEY_R1_5_R\">SF_AES_KEY_R1_5_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r1_5::SF_AES_KEY_R1_5_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r1_5/struct.SF_AES_KEY_R1_5_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r1_5::SF_AES_KEY_R1_5_W\">SF_AES_KEY_R1_5_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r1_5::SF_AES_KEY_R1_5_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r1_5/struct.SF_AES_KEY_R1_5_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r1_5::SF_AES_KEY_R1_5_SPEC\">SF_AES_KEY_R1_5_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r1_5::SF_AES_KEY_R1_5_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r1_6/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r1_6::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r1_6::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r1_6/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r1_6::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r1_6::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r1_6/struct.SF_AES_KEY_R1_6_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r1_6::SF_AES_KEY_R1_6_R\">SF_AES_KEY_R1_6_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r1_6::SF_AES_KEY_R1_6_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r1_6/struct.SF_AES_KEY_R1_6_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r1_6::SF_AES_KEY_R1_6_W\">SF_AES_KEY_R1_6_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r1_6::SF_AES_KEY_R1_6_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r1_6/struct.SF_AES_KEY_R1_6_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r1_6::SF_AES_KEY_R1_6_SPEC\">SF_AES_KEY_R1_6_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r1_6::SF_AES_KEY_R1_6_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r1_7/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r1_7::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r1_7::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r1_7/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r1_7::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r1_7::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r1_7/struct.SF_AES_KEY_R1_7_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r1_7::SF_AES_KEY_R1_7_R\">SF_AES_KEY_R1_7_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r1_7::SF_AES_KEY_R1_7_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r1_7/struct.SF_AES_KEY_R1_7_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r1_7::SF_AES_KEY_R1_7_W\">SF_AES_KEY_R1_7_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r1_7::SF_AES_KEY_R1_7_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r1_7/struct.SF_AES_KEY_R1_7_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r1_7::SF_AES_KEY_R1_7_SPEC\">SF_AES_KEY_R1_7_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r1_7::SF_AES_KEY_R1_7_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_iv_r1_w0/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_iv_r1_w0::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_iv_r1_w0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_iv_r1_w0/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_iv_r1_w0::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_iv_r1_w0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_iv_r1_w0/struct.SF_AES_IV_R1_W0_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_iv_r1_w0::SF_AES_IV_R1_W0_R\">SF_AES_IV_R1_W0_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_iv_r1_w0::SF_AES_IV_R1_W0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_iv_r1_w0/struct.SF_AES_IV_R1_W0_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_iv_r1_w0::SF_AES_IV_R1_W0_W\">SF_AES_IV_R1_W0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_iv_r1_w0::SF_AES_IV_R1_W0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_iv_r1_w0/struct.SF_AES_IV_R1_W0_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_iv_r1_w0::SF_AES_IV_R1_W0_SPEC\">SF_AES_IV_R1_W0_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_iv_r1_w0::SF_AES_IV_R1_W0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_iv_r1_w1/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_iv_r1_w1::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_iv_r1_w1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_iv_r1_w1/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_iv_r1_w1::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_iv_r1_w1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_iv_r1_w1/struct.SF_AES_IV_R1_W1_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_iv_r1_w1::SF_AES_IV_R1_W1_R\">SF_AES_IV_R1_W1_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_iv_r1_w1::SF_AES_IV_R1_W1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_iv_r1_w1/struct.SF_AES_IV_R1_W1_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_iv_r1_w1::SF_AES_IV_R1_W1_W\">SF_AES_IV_R1_W1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_iv_r1_w1::SF_AES_IV_R1_W1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_iv_r1_w1/struct.SF_AES_IV_R1_W1_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_iv_r1_w1::SF_AES_IV_R1_W1_SPEC\">SF_AES_IV_R1_W1_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_iv_r1_w1::SF_AES_IV_R1_W1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_iv_r1_w2/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_iv_r1_w2::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_iv_r1_w2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_iv_r1_w2/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_iv_r1_w2::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_iv_r1_w2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_iv_r1_w2/struct.SF_AES_IV_R1_W2_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_iv_r1_w2::SF_AES_IV_R1_W2_R\">SF_AES_IV_R1_W2_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_iv_r1_w2::SF_AES_IV_R1_W2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_iv_r1_w2/struct.SF_AES_IV_R1_W2_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_iv_r1_w2::SF_AES_IV_R1_W2_W\">SF_AES_IV_R1_W2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_iv_r1_w2::SF_AES_IV_R1_W2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_iv_r1_w2/struct.SF_AES_IV_R1_W2_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_iv_r1_w2::SF_AES_IV_R1_W2_SPEC\">SF_AES_IV_R1_W2_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_iv_r1_w2::SF_AES_IV_R1_W2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_iv_r1_w3/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_iv_r1_w3::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_iv_r1_w3::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_iv_r1_w3/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_iv_r1_w3::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_iv_r1_w3::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_iv_r1_w3/struct.SF_AES_IV_R1_W3_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_iv_r1_w3::SF_AES_IV_R1_W3_R\">SF_AES_IV_R1_W3_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_iv_r1_w3::SF_AES_IV_R1_W3_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_iv_r1_w3/struct.SF_AES_IV_R1_W3_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_iv_r1_w3::SF_AES_IV_R1_W3_W\">SF_AES_IV_R1_W3_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_iv_r1_w3::SF_AES_IV_R1_W3_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_iv_r1_w3/struct.SF_AES_IV_R1_W3_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_iv_r1_w3::SF_AES_IV_R1_W3_SPEC\">SF_AES_IV_R1_W3_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_iv_r1_w3::SF_AES_IV_R1_W3_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_r1/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_r1::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_r1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_r1/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_r1::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_r1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_r1/struct.SF_AES_R1_LOCK_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_r1::SF_AES_R1_LOCK_R\">SF_AES_R1_LOCK_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_r1::SF_AES_R1_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_r1/struct.SF_AES_R1_LOCK_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_r1::SF_AES_R1_LOCK_W\">SF_AES_R1_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_r1::SF_AES_R1_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_r1/struct.SF_AES_R1_EN_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_r1::SF_AES_R1_EN_R\">SF_AES_R1_EN_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_r1::SF_AES_R1_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_r1/struct.SF_AES_R1_EN_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_r1::SF_AES_R1_EN_W\">SF_AES_R1_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_r1::SF_AES_R1_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_r1/struct.SF_AES_R1_HW_KEY_EN_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_r1::SF_AES_R1_HW_KEY_EN_R\">SF_AES_R1_HW_KEY_EN_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_r1::SF_AES_R1_HW_KEY_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_r1/struct.SF_AES_R1_HW_KEY_EN_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_r1::SF_AES_R1_HW_KEY_EN_W\">SF_AES_R1_HW_KEY_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_r1::SF_AES_R1_HW_KEY_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_r1/struct.SF_AES_R1_START_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_r1::SF_AES_R1_START_R\">SF_AES_R1_START_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_r1::SF_AES_R1_START_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_r1/struct.SF_AES_R1_START_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_r1::SF_AES_R1_START_W\">SF_AES_R1_START_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_r1::SF_AES_R1_START_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_r1/struct.SF_AES_R1_END_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_r1::SF_AES_R1_END_R\">SF_AES_R1_END_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_r1::SF_AES_R1_END_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_r1/struct.SF_AES_R1_END_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_r1::SF_AES_R1_END_W\">SF_AES_R1_END_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_r1::SF_AES_R1_END_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_r1/struct.SF_AES_R1_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_r1::SF_AES_R1_SPEC\">SF_AES_R1_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_r1::SF_AES_R1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r2_0/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r2_0::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r2_0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r2_0/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r2_0::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r2_0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r2_0/struct.SF_AES_KEY_R2_0_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r2_0::SF_AES_KEY_R2_0_R\">SF_AES_KEY_R2_0_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r2_0::SF_AES_KEY_R2_0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r2_0/struct.SF_AES_KEY_R2_0_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r2_0::SF_AES_KEY_R2_0_W\">SF_AES_KEY_R2_0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r2_0::SF_AES_KEY_R2_0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r2_0/struct.SF_AES_KEY_R2_0_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r2_0::SF_AES_KEY_R2_0_SPEC\">SF_AES_KEY_R2_0_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r2_0::SF_AES_KEY_R2_0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r2_1/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r2_1::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r2_1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r2_1/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r2_1::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r2_1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r2_1/struct.SF_AES_KEY_R2_1_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r2_1::SF_AES_KEY_R2_1_R\">SF_AES_KEY_R2_1_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r2_1::SF_AES_KEY_R2_1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r2_1/struct.SF_AES_KEY_R2_1_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r2_1::SF_AES_KEY_R2_1_W\">SF_AES_KEY_R2_1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r2_1::SF_AES_KEY_R2_1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r2_1/struct.SF_AES_KEY_R2_1_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r2_1::SF_AES_KEY_R2_1_SPEC\">SF_AES_KEY_R2_1_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r2_1::SF_AES_KEY_R2_1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r2_2/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r2_2::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r2_2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r2_2/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r2_2::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r2_2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r2_2/struct.SF_AES_KEY_R2_2_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r2_2::SF_AES_KEY_R2_2_R\">SF_AES_KEY_R2_2_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r2_2::SF_AES_KEY_R2_2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r2_2/struct.SF_AES_KEY_R2_2_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r2_2::SF_AES_KEY_R2_2_W\">SF_AES_KEY_R2_2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r2_2::SF_AES_KEY_R2_2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r2_2/struct.SF_AES_KEY_R2_2_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r2_2::SF_AES_KEY_R2_2_SPEC\">SF_AES_KEY_R2_2_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r2_2::SF_AES_KEY_R2_2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r2_3/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r2_3::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r2_3::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r2_3/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r2_3::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r2_3::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r2_3/struct.SF_AES_KEY_R2_3_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r2_3::SF_AES_KEY_R2_3_R\">SF_AES_KEY_R2_3_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r2_3::SF_AES_KEY_R2_3_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r2_3/struct.SF_AES_KEY_R2_3_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r2_3::SF_AES_KEY_R2_3_W\">SF_AES_KEY_R2_3_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r2_3::SF_AES_KEY_R2_3_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r2_3/struct.SF_AES_KEY_R2_3_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r2_3::SF_AES_KEY_R2_3_SPEC\">SF_AES_KEY_R2_3_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r2_3::SF_AES_KEY_R2_3_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r2_4/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r2_4::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r2_4::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r2_4/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r2_4::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r2_4::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r2_4/struct.SF_AES_KEY_R2_4_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r2_4::SF_AES_KEY_R2_4_R\">SF_AES_KEY_R2_4_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r2_4::SF_AES_KEY_R2_4_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r2_4/struct.SF_AES_KEY_R2_4_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r2_4::SF_AES_KEY_R2_4_W\">SF_AES_KEY_R2_4_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r2_4::SF_AES_KEY_R2_4_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r2_4/struct.SF_AES_KEY_R2_4_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r2_4::SF_AES_KEY_R2_4_SPEC\">SF_AES_KEY_R2_4_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r2_4::SF_AES_KEY_R2_4_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r2_5/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r2_5::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r2_5::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r2_5/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r2_5::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r2_5::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r2_5/struct.SF_AES_KEY_R2_5_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r2_5::SF_AES_KEY_R2_5_R\">SF_AES_KEY_R2_5_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r2_5::SF_AES_KEY_R2_5_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r2_5/struct.SF_AES_KEY_R2_5_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r2_5::SF_AES_KEY_R2_5_W\">SF_AES_KEY_R2_5_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r2_5::SF_AES_KEY_R2_5_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r2_5/struct.SF_AES_KEY_R2_5_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r2_5::SF_AES_KEY_R2_5_SPEC\">SF_AES_KEY_R2_5_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r2_5::SF_AES_KEY_R2_5_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r2_6/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r2_6::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r2_6::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r2_6/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r2_6::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r2_6::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r2_6/struct.SF_AES_KEY_R2_6_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r2_6::SF_AES_KEY_R2_6_R\">SF_AES_KEY_R2_6_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r2_6::SF_AES_KEY_R2_6_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r2_6/struct.SF_AES_KEY_R2_6_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r2_6::SF_AES_KEY_R2_6_W\">SF_AES_KEY_R2_6_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r2_6::SF_AES_KEY_R2_6_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r2_6/struct.SF_AES_KEY_R2_6_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r2_6::SF_AES_KEY_R2_6_SPEC\">SF_AES_KEY_R2_6_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r2_6::SF_AES_KEY_R2_6_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r2_7/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r2_7::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r2_7::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r2_7/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r2_7::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r2_7::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r2_7/struct.SF_AES_KEY_R2_7_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r2_7::SF_AES_KEY_R2_7_R\">SF_AES_KEY_R2_7_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r2_7::SF_AES_KEY_R2_7_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r2_7/struct.SF_AES_KEY_R2_7_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r2_7::SF_AES_KEY_R2_7_W\">SF_AES_KEY_R2_7_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r2_7::SF_AES_KEY_R2_7_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_key_r2_7/struct.SF_AES_KEY_R2_7_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_key_r2_7::SF_AES_KEY_R2_7_SPEC\">SF_AES_KEY_R2_7_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_key_r2_7::SF_AES_KEY_R2_7_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_iv_r2_w0/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_iv_r2_w0::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_iv_r2_w0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_iv_r2_w0/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_iv_r2_w0::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_iv_r2_w0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_iv_r2_w0/struct.SF_AES_IV_R2_W0_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_iv_r2_w0::SF_AES_IV_R2_W0_R\">SF_AES_IV_R2_W0_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_iv_r2_w0::SF_AES_IV_R2_W0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_iv_r2_w0/struct.SF_AES_IV_R2_W0_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_iv_r2_w0::SF_AES_IV_R2_W0_W\">SF_AES_IV_R2_W0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_iv_r2_w0::SF_AES_IV_R2_W0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_iv_r2_w0/struct.SF_AES_IV_R2_W0_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_iv_r2_w0::SF_AES_IV_R2_W0_SPEC\">SF_AES_IV_R2_W0_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_iv_r2_w0::SF_AES_IV_R2_W0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_iv_r2_w1/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_iv_r2_w1::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_iv_r2_w1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_iv_r2_w1/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_iv_r2_w1::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_iv_r2_w1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_iv_r2_w1/struct.SF_AES_IV_R2_W1_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_iv_r2_w1::SF_AES_IV_R2_W1_R\">SF_AES_IV_R2_W1_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_iv_r2_w1::SF_AES_IV_R2_W1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_iv_r2_w1/struct.SF_AES_IV_R2_W1_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_iv_r2_w1::SF_AES_IV_R2_W1_W\">SF_AES_IV_R2_W1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_iv_r2_w1::SF_AES_IV_R2_W1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_iv_r2_w1/struct.SF_AES_IV_R2_W1_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_iv_r2_w1::SF_AES_IV_R2_W1_SPEC\">SF_AES_IV_R2_W1_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_iv_r2_w1::SF_AES_IV_R2_W1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_iv_r2_w2/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_iv_r2_w2::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_iv_r2_w2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_iv_r2_w2/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_iv_r2_w2::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_iv_r2_w2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_iv_r2_w2/struct.SF_AES_IV_R2_W2_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_iv_r2_w2::SF_AES_IV_R2_W2_R\">SF_AES_IV_R2_W2_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_iv_r2_w2::SF_AES_IV_R2_W2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_iv_r2_w2/struct.SF_AES_IV_R2_W2_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_iv_r2_w2::SF_AES_IV_R2_W2_W\">SF_AES_IV_R2_W2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_iv_r2_w2::SF_AES_IV_R2_W2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_iv_r2_w2/struct.SF_AES_IV_R2_W2_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_iv_r2_w2::SF_AES_IV_R2_W2_SPEC\">SF_AES_IV_R2_W2_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_iv_r2_w2::SF_AES_IV_R2_W2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_iv_r2_w3/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_iv_r2_w3::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_iv_r2_w3::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_iv_r2_w3/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_iv_r2_w3::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_iv_r2_w3::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_iv_r2_w3/struct.SF_AES_IV_R2_W3_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_iv_r2_w3::SF_AES_IV_R2_W3_R\">SF_AES_IV_R2_W3_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_iv_r2_w3::SF_AES_IV_R2_W3_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_iv_r2_w3/struct.SF_AES_IV_R2_W3_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_iv_r2_w3::SF_AES_IV_R2_W3_W\">SF_AES_IV_R2_W3_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_iv_r2_w3::SF_AES_IV_R2_W3_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_iv_r2_w3/struct.SF_AES_IV_R2_W3_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_iv_r2_w3::SF_AES_IV_R2_W3_SPEC\">SF_AES_IV_R2_W3_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_iv_r2_w3::SF_AES_IV_R2_W3_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_r2/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_r2::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_r2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_r2/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_r2::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_r2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_r2/struct.SF_AES_R2_LOCK_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_r2::SF_AES_R2_LOCK_R\">SF_AES_R2_LOCK_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_r2::SF_AES_R2_LOCK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_r2/struct.SF_AES_R2_LOCK_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_r2::SF_AES_R2_LOCK_W\">SF_AES_R2_LOCK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_r2::SF_AES_R2_LOCK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_r2/struct.SF_AES_R2_EN_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_r2::SF_AES_R2_EN_R\">SF_AES_R2_EN_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_r2::SF_AES_R2_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_r2/struct.SF_AES_R2_EN_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_r2::SF_AES_R2_EN_W\">SF_AES_R2_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_r2::SF_AES_R2_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_r2/struct.SF_AES_R2_HW_KEY_EN_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_r2::SF_AES_R2_HW_KEY_EN_R\">SF_AES_R2_HW_KEY_EN_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_r2::SF_AES_R2_HW_KEY_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_r2/struct.SF_AES_R2_HW_KEY_EN_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_r2::SF_AES_R2_HW_KEY_EN_W\">SF_AES_R2_HW_KEY_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_r2::SF_AES_R2_HW_KEY_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_r2/struct.SF_AES_R2_START_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_r2::SF_AES_R2_START_R\">SF_AES_R2_START_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_r2::SF_AES_R2_START_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_r2/struct.SF_AES_R2_START_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_r2::SF_AES_R2_START_W\">SF_AES_R2_START_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_r2::SF_AES_R2_START_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_r2/struct.SF_AES_R2_END_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_r2::SF_AES_R2_END_R\">SF_AES_R2_END_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_r2::SF_AES_R2_END_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_r2/struct.SF_AES_R2_END_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_r2::SF_AES_R2_END_W\">SF_AES_R2_END_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_r2::SF_AES_R2_END_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_aes_r2/struct.SF_AES_R2_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf_aes_r2::SF_AES_R2_SPEC\">SF_AES_R2_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_aes_r2::SF_AES_R2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_id0_offset/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf_id0_offset::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_id0_offset::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_id0_offset/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf_id0_offset::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_id0_offset::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_id0_offset/struct.SF_ID0_OFFSET_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_id0_offset::SF_ID0_OFFSET_R\">SF_ID0_OFFSET_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_id0_offset::SF_ID0_OFFSET_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_id0_offset/struct.SF_ID0_OFFSET_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_id0_offset::SF_ID0_OFFSET_W\">SF_ID0_OFFSET_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_id0_offset::SF_ID0_OFFSET_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_id0_offset/struct.SF_ID0_OFFSET_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf_id0_offset::SF_ID0_OFFSET_SPEC\">SF_ID0_OFFSET_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_id0_offset::SF_ID0_OFFSET_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_id1_offset/struct.R.html\" title=\"struct bl602_pac::sf_ctrl::sf_id1_offset::R\">R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_id1_offset::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_id1_offset/struct.W.html\" title=\"struct bl602_pac::sf_ctrl::sf_id1_offset::W\">W</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_id1_offset::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_id1_offset/struct.SF_ID1_OFFSET_R.html\" title=\"struct bl602_pac::sf_ctrl::sf_id1_offset::SF_ID1_OFFSET_R\">SF_ID1_OFFSET_R</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_id1_offset::SF_ID1_OFFSET_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_id1_offset/struct.SF_ID1_OFFSET_W.html\" title=\"struct bl602_pac::sf_ctrl::sf_id1_offset::SF_ID1_OFFSET_W\">SF_ID1_OFFSET_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_id1_offset::SF_ID1_OFFSET_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/sf_ctrl/sf_id1_offset/struct.SF_ID1_OFFSET_SPEC.html\" title=\"struct bl602_pac::sf_ctrl::sf_id1_offset::SF_ID1_OFFSET_SPEC\">SF_ID1_OFFSET_SPEC</a>","synthetic":true,"types":["bl602_pac::sf_ctrl::sf_id1_offset::SF_ID1_OFFSET_SPEC"]},{"text":"impl !Freeze for <a class=\"struct\" href=\"bl602_pac/dma/struct.RegisterBlock.html\" title=\"struct bl602_pac::dma::RegisterBlock\">RegisterBlock</a>","synthetic":true,"types":["bl602_pac::dma::RegisterBlock"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_int_status/struct.R.html\" title=\"struct bl602_pac::dma::dma_int_status::R\">R</a>","synthetic":true,"types":["bl602_pac::dma::dma_int_status::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_int_status/struct.W.html\" title=\"struct bl602_pac::dma::dma_int_status::W\">W</a>","synthetic":true,"types":["bl602_pac::dma::dma_int_status::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_int_status/struct.INTSTATUS_R.html\" title=\"struct bl602_pac::dma::dma_int_status::INTSTATUS_R\">INTSTATUS_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_int_status::INTSTATUS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_int_status/struct.INTSTATUS_W.html\" title=\"struct bl602_pac::dma::dma_int_status::INTSTATUS_W\">INTSTATUS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_int_status::INTSTATUS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_int_status/struct.DMA_INTSTATUS_SPEC.html\" title=\"struct bl602_pac::dma::dma_int_status::DMA_INTSTATUS_SPEC\">DMA_INTSTATUS_SPEC</a>","synthetic":true,"types":["bl602_pac::dma::dma_int_status::DMA_INTSTATUS_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_int_tcstatus/struct.R.html\" title=\"struct bl602_pac::dma::dma_int_tcstatus::R\">R</a>","synthetic":true,"types":["bl602_pac::dma::dma_int_tcstatus::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_int_tcstatus/struct.W.html\" title=\"struct bl602_pac::dma::dma_int_tcstatus::W\">W</a>","synthetic":true,"types":["bl602_pac::dma::dma_int_tcstatus::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_int_tcstatus/struct.INTTCSTATUS_R.html\" title=\"struct bl602_pac::dma::dma_int_tcstatus::INTTCSTATUS_R\">INTTCSTATUS_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_int_tcstatus::INTTCSTATUS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_int_tcstatus/struct.INTTCSTATUS_W.html\" title=\"struct bl602_pac::dma::dma_int_tcstatus::INTTCSTATUS_W\">INTTCSTATUS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_int_tcstatus::INTTCSTATUS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_int_tcstatus/struct.DMA_INTTCSTATUS_SPEC.html\" title=\"struct bl602_pac::dma::dma_int_tcstatus::DMA_INTTCSTATUS_SPEC\">DMA_INTTCSTATUS_SPEC</a>","synthetic":true,"types":["bl602_pac::dma::dma_int_tcstatus::DMA_INTTCSTATUS_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_int_tcclear/struct.R.html\" title=\"struct bl602_pac::dma::dma_int_tcclear::R\">R</a>","synthetic":true,"types":["bl602_pac::dma::dma_int_tcclear::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_int_tcclear/struct.W.html\" title=\"struct bl602_pac::dma::dma_int_tcclear::W\">W</a>","synthetic":true,"types":["bl602_pac::dma::dma_int_tcclear::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_int_tcclear/struct.INTTCCLEAR_R.html\" title=\"struct bl602_pac::dma::dma_int_tcclear::INTTCCLEAR_R\">INTTCCLEAR_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_int_tcclear::INTTCCLEAR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_int_tcclear/struct.INTTCCLEAR_W.html\" title=\"struct bl602_pac::dma::dma_int_tcclear::INTTCCLEAR_W\">INTTCCLEAR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_int_tcclear::INTTCCLEAR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_int_tcclear/struct.DMA_INTTCCLEAR_SPEC.html\" title=\"struct bl602_pac::dma::dma_int_tcclear::DMA_INTTCCLEAR_SPEC\">DMA_INTTCCLEAR_SPEC</a>","synthetic":true,"types":["bl602_pac::dma::dma_int_tcclear::DMA_INTTCCLEAR_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_int_error_status/struct.R.html\" title=\"struct bl602_pac::dma::dma_int_error_status::R\">R</a>","synthetic":true,"types":["bl602_pac::dma::dma_int_error_status::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_int_error_status/struct.W.html\" title=\"struct bl602_pac::dma::dma_int_error_status::W\">W</a>","synthetic":true,"types":["bl602_pac::dma::dma_int_error_status::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_int_error_status/struct.INTERRORSTATUS_R.html\" title=\"struct bl602_pac::dma::dma_int_error_status::INTERRORSTATUS_R\">INTERRORSTATUS_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_int_error_status::INTERRORSTATUS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_int_error_status/struct.INTERRORSTATUS_W.html\" title=\"struct bl602_pac::dma::dma_int_error_status::INTERRORSTATUS_W\">INTERRORSTATUS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_int_error_status::INTERRORSTATUS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_int_error_status/struct.DMA_INTERRORSTATUS_SPEC.html\" title=\"struct bl602_pac::dma::dma_int_error_status::DMA_INTERRORSTATUS_SPEC\">DMA_INTERRORSTATUS_SPEC</a>","synthetic":true,"types":["bl602_pac::dma::dma_int_error_status::DMA_INTERRORSTATUS_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_int_err_clr/struct.R.html\" title=\"struct bl602_pac::dma::dma_int_err_clr::R\">R</a>","synthetic":true,"types":["bl602_pac::dma::dma_int_err_clr::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_int_err_clr/struct.W.html\" title=\"struct bl602_pac::dma::dma_int_err_clr::W\">W</a>","synthetic":true,"types":["bl602_pac::dma::dma_int_err_clr::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_int_err_clr/struct.INTERRCLR_R.html\" title=\"struct bl602_pac::dma::dma_int_err_clr::INTERRCLR_R\">INTERRCLR_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_int_err_clr::INTERRCLR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_int_err_clr/struct.INTERRCLR_W.html\" title=\"struct bl602_pac::dma::dma_int_err_clr::INTERRCLR_W\">INTERRCLR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_int_err_clr::INTERRCLR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_int_err_clr/struct.DMA_INTERRCLR_SPEC.html\" title=\"struct bl602_pac::dma::dma_int_err_clr::DMA_INTERRCLR_SPEC\">DMA_INTERRCLR_SPEC</a>","synthetic":true,"types":["bl602_pac::dma::dma_int_err_clr::DMA_INTERRCLR_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_raw_int_tcstatus/struct.R.html\" title=\"struct bl602_pac::dma::dma_raw_int_tcstatus::R\">R</a>","synthetic":true,"types":["bl602_pac::dma::dma_raw_int_tcstatus::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_raw_int_tcstatus/struct.W.html\" title=\"struct bl602_pac::dma::dma_raw_int_tcstatus::W\">W</a>","synthetic":true,"types":["bl602_pac::dma::dma_raw_int_tcstatus::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_raw_int_tcstatus/struct.RAWINTTCSTATUS_R.html\" title=\"struct bl602_pac::dma::dma_raw_int_tcstatus::RAWINTTCSTATUS_R\">RAWINTTCSTATUS_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_raw_int_tcstatus::RAWINTTCSTATUS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_raw_int_tcstatus/struct.RAWINTTCSTATUS_W.html\" title=\"struct bl602_pac::dma::dma_raw_int_tcstatus::RAWINTTCSTATUS_W\">RAWINTTCSTATUS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_raw_int_tcstatus::RAWINTTCSTATUS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_raw_int_tcstatus/struct.DMA_RAWINTTCSTATUS_SPEC.html\" title=\"struct bl602_pac::dma::dma_raw_int_tcstatus::DMA_RAWINTTCSTATUS_SPEC\">DMA_RAWINTTCSTATUS_SPEC</a>","synthetic":true,"types":["bl602_pac::dma::dma_raw_int_tcstatus::DMA_RAWINTTCSTATUS_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_raw_int_error_status/struct.R.html\" title=\"struct bl602_pac::dma::dma_raw_int_error_status::R\">R</a>","synthetic":true,"types":["bl602_pac::dma::dma_raw_int_error_status::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_raw_int_error_status/struct.W.html\" title=\"struct bl602_pac::dma::dma_raw_int_error_status::W\">W</a>","synthetic":true,"types":["bl602_pac::dma::dma_raw_int_error_status::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_raw_int_error_status/struct.RAWINTERRORSTATUS_R.html\" title=\"struct bl602_pac::dma::dma_raw_int_error_status::RAWINTERRORSTATUS_R\">RAWINTERRORSTATUS_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_raw_int_error_status::RAWINTERRORSTATUS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_raw_int_error_status/struct.RAWINTERRORSTATUS_W.html\" title=\"struct bl602_pac::dma::dma_raw_int_error_status::RAWINTERRORSTATUS_W\">RAWINTERRORSTATUS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_raw_int_error_status::RAWINTERRORSTATUS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_raw_int_error_status/struct.DMA_RAWINTERRORSTATUS_SPEC.html\" title=\"struct bl602_pac::dma::dma_raw_int_error_status::DMA_RAWINTERRORSTATUS_SPEC\">DMA_RAWINTERRORSTATUS_SPEC</a>","synthetic":true,"types":["bl602_pac::dma::dma_raw_int_error_status::DMA_RAWINTERRORSTATUS_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_enbld_chns/struct.R.html\" title=\"struct bl602_pac::dma::dma_enbld_chns::R\">R</a>","synthetic":true,"types":["bl602_pac::dma::dma_enbld_chns::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_enbld_chns/struct.W.html\" title=\"struct bl602_pac::dma::dma_enbld_chns::W\">W</a>","synthetic":true,"types":["bl602_pac::dma::dma_enbld_chns::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_enbld_chns/struct.ENABLEDCHANNELS_R.html\" title=\"struct bl602_pac::dma::dma_enbld_chns::ENABLEDCHANNELS_R\">ENABLEDCHANNELS_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_enbld_chns::ENABLEDCHANNELS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_enbld_chns/struct.ENABLEDCHANNELS_W.html\" title=\"struct bl602_pac::dma::dma_enbld_chns::ENABLEDCHANNELS_W\">ENABLEDCHANNELS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_enbld_chns::ENABLEDCHANNELS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_enbld_chns/struct.DMA_ENBLDCHNS_SPEC.html\" title=\"struct bl602_pac::dma::dma_enbld_chns::DMA_ENBLDCHNS_SPEC\">DMA_ENBLDCHNS_SPEC</a>","synthetic":true,"types":["bl602_pac::dma::dma_enbld_chns::DMA_ENBLDCHNS_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_soft_breq/struct.R.html\" title=\"struct bl602_pac::dma::dma_soft_breq::R\">R</a>","synthetic":true,"types":["bl602_pac::dma::dma_soft_breq::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_soft_breq/struct.W.html\" title=\"struct bl602_pac::dma::dma_soft_breq::W\">W</a>","synthetic":true,"types":["bl602_pac::dma::dma_soft_breq::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_soft_breq/struct.SOFTBREQ_R.html\" title=\"struct bl602_pac::dma::dma_soft_breq::SOFTBREQ_R\">SOFTBREQ_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_soft_breq::SOFTBREQ_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_soft_breq/struct.SOFTBREQ_W.html\" title=\"struct bl602_pac::dma::dma_soft_breq::SOFTBREQ_W\">SOFTBREQ_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_soft_breq::SOFTBREQ_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_soft_breq/struct.DMA_SOFTBREQ_SPEC.html\" title=\"struct bl602_pac::dma::dma_soft_breq::DMA_SOFTBREQ_SPEC\">DMA_SOFTBREQ_SPEC</a>","synthetic":true,"types":["bl602_pac::dma::dma_soft_breq::DMA_SOFTBREQ_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_soft_sreq/struct.R.html\" title=\"struct bl602_pac::dma::dma_soft_sreq::R\">R</a>","synthetic":true,"types":["bl602_pac::dma::dma_soft_sreq::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_soft_sreq/struct.W.html\" title=\"struct bl602_pac::dma::dma_soft_sreq::W\">W</a>","synthetic":true,"types":["bl602_pac::dma::dma_soft_sreq::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_soft_sreq/struct.SOFTSREQ_R.html\" title=\"struct bl602_pac::dma::dma_soft_sreq::SOFTSREQ_R\">SOFTSREQ_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_soft_sreq::SOFTSREQ_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_soft_sreq/struct.SOFTSREQ_W.html\" title=\"struct bl602_pac::dma::dma_soft_sreq::SOFTSREQ_W\">SOFTSREQ_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_soft_sreq::SOFTSREQ_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_soft_sreq/struct.DMA_SOFTSREQ_SPEC.html\" title=\"struct bl602_pac::dma::dma_soft_sreq::DMA_SOFTSREQ_SPEC\">DMA_SOFTSREQ_SPEC</a>","synthetic":true,"types":["bl602_pac::dma::dma_soft_sreq::DMA_SOFTSREQ_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_soft_lbreq/struct.R.html\" title=\"struct bl602_pac::dma::dma_soft_lbreq::R\">R</a>","synthetic":true,"types":["bl602_pac::dma::dma_soft_lbreq::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_soft_lbreq/struct.W.html\" title=\"struct bl602_pac::dma::dma_soft_lbreq::W\">W</a>","synthetic":true,"types":["bl602_pac::dma::dma_soft_lbreq::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_soft_lbreq/struct.SOFTLBREQ_R.html\" title=\"struct bl602_pac::dma::dma_soft_lbreq::SOFTLBREQ_R\">SOFTLBREQ_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_soft_lbreq::SOFTLBREQ_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_soft_lbreq/struct.SOFTLBREQ_W.html\" title=\"struct bl602_pac::dma::dma_soft_lbreq::SOFTLBREQ_W\">SOFTLBREQ_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_soft_lbreq::SOFTLBREQ_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_soft_lbreq/struct.DMA_SOFTLBREQ_SPEC.html\" title=\"struct bl602_pac::dma::dma_soft_lbreq::DMA_SOFTLBREQ_SPEC\">DMA_SOFTLBREQ_SPEC</a>","synthetic":true,"types":["bl602_pac::dma::dma_soft_lbreq::DMA_SOFTLBREQ_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_soft_lsreq/struct.R.html\" title=\"struct bl602_pac::dma::dma_soft_lsreq::R\">R</a>","synthetic":true,"types":["bl602_pac::dma::dma_soft_lsreq::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_soft_lsreq/struct.W.html\" title=\"struct bl602_pac::dma::dma_soft_lsreq::W\">W</a>","synthetic":true,"types":["bl602_pac::dma::dma_soft_lsreq::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_soft_lsreq/struct.SOFTLSREQ_R.html\" title=\"struct bl602_pac::dma::dma_soft_lsreq::SOFTLSREQ_R\">SOFTLSREQ_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_soft_lsreq::SOFTLSREQ_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_soft_lsreq/struct.SOFTLSREQ_W.html\" title=\"struct bl602_pac::dma::dma_soft_lsreq::SOFTLSREQ_W\">SOFTLSREQ_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_soft_lsreq::SOFTLSREQ_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_soft_lsreq/struct.DMA_SOFTLSREQ_SPEC.html\" title=\"struct bl602_pac::dma::dma_soft_lsreq::DMA_SOFTLSREQ_SPEC\">DMA_SOFTLSREQ_SPEC</a>","synthetic":true,"types":["bl602_pac::dma::dma_soft_lsreq::DMA_SOFTLSREQ_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_top_config/struct.R.html\" title=\"struct bl602_pac::dma::dma_top_config::R\">R</a>","synthetic":true,"types":["bl602_pac::dma::dma_top_config::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_top_config/struct.W.html\" title=\"struct bl602_pac::dma::dma_top_config::W\">W</a>","synthetic":true,"types":["bl602_pac::dma::dma_top_config::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_top_config/struct.M_R.html\" title=\"struct bl602_pac::dma::dma_top_config::M_R\">M_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_top_config::M_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_top_config/struct.M_W.html\" title=\"struct bl602_pac::dma::dma_top_config::M_W\">M_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_top_config::M_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_top_config/struct.E_R.html\" title=\"struct bl602_pac::dma::dma_top_config::E_R\">E_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_top_config::E_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_top_config/struct.E_W.html\" title=\"struct bl602_pac::dma::dma_top_config::E_W\">E_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_top_config::E_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_top_config/struct.DMA_TOP_CONFIG_SPEC.html\" title=\"struct bl602_pac::dma::dma_top_config::DMA_TOP_CONFIG_SPEC\">DMA_TOP_CONFIG_SPEC</a>","synthetic":true,"types":["bl602_pac::dma::dma_top_config::DMA_TOP_CONFIG_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_sync/struct.R.html\" title=\"struct bl602_pac::dma::dma_sync::R\">R</a>","synthetic":true,"types":["bl602_pac::dma::dma_sync::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_sync/struct.W.html\" title=\"struct bl602_pac::dma::dma_sync::W\">W</a>","synthetic":true,"types":["bl602_pac::dma::dma_sync::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_sync/struct.DMA_SYNC_R.html\" title=\"struct bl602_pac::dma::dma_sync::DMA_SYNC_R\">DMA_SYNC_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_sync::DMA_SYNC_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_sync/struct.DMA_SYNC_W.html\" title=\"struct bl602_pac::dma::dma_sync::DMA_SYNC_W\">DMA_SYNC_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_sync::DMA_SYNC_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_sync/struct.DMA_SYNC_SPEC.html\" title=\"struct bl602_pac::dma::dma_sync::DMA_SYNC_SPEC\">DMA_SYNC_SPEC</a>","synthetic":true,"types":["bl602_pac::dma::dma_sync::DMA_SYNC_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c0src_addr/struct.R.html\" title=\"struct bl602_pac::dma::dma_c0src_addr::R\">R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c0src_addr::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c0src_addr/struct.W.html\" title=\"struct bl602_pac::dma::dma_c0src_addr::W\">W</a>","synthetic":true,"types":["bl602_pac::dma::dma_c0src_addr::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c0src_addr/struct.SRCADDR_R.html\" title=\"struct bl602_pac::dma::dma_c0src_addr::SRCADDR_R\">SRCADDR_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c0src_addr::SRCADDR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c0src_addr/struct.SRCADDR_W.html\" title=\"struct bl602_pac::dma::dma_c0src_addr::SRCADDR_W\">SRCADDR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c0src_addr::SRCADDR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c0src_addr/struct.DMA_C0SRCADDR_SPEC.html\" title=\"struct bl602_pac::dma::dma_c0src_addr::DMA_C0SRCADDR_SPEC\">DMA_C0SRCADDR_SPEC</a>","synthetic":true,"types":["bl602_pac::dma::dma_c0src_addr::DMA_C0SRCADDR_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c0dst_addr/struct.R.html\" title=\"struct bl602_pac::dma::dma_c0dst_addr::R\">R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c0dst_addr::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c0dst_addr/struct.W.html\" title=\"struct bl602_pac::dma::dma_c0dst_addr::W\">W</a>","synthetic":true,"types":["bl602_pac::dma::dma_c0dst_addr::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c0dst_addr/struct.DSTADDR_R.html\" title=\"struct bl602_pac::dma::dma_c0dst_addr::DSTADDR_R\">DSTADDR_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c0dst_addr::DSTADDR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c0dst_addr/struct.DSTADDR_W.html\" title=\"struct bl602_pac::dma::dma_c0dst_addr::DSTADDR_W\">DSTADDR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c0dst_addr::DSTADDR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c0dst_addr/struct.DMA_C0DSTADDR_SPEC.html\" title=\"struct bl602_pac::dma::dma_c0dst_addr::DMA_C0DSTADDR_SPEC\">DMA_C0DSTADDR_SPEC</a>","synthetic":true,"types":["bl602_pac::dma::dma_c0dst_addr::DMA_C0DSTADDR_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c0lli/struct.R.html\" title=\"struct bl602_pac::dma::dma_c0lli::R\">R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c0lli::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c0lli/struct.W.html\" title=\"struct bl602_pac::dma::dma_c0lli::W\">W</a>","synthetic":true,"types":["bl602_pac::dma::dma_c0lli::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c0lli/struct.LLI_R.html\" title=\"struct bl602_pac::dma::dma_c0lli::LLI_R\">LLI_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c0lli::LLI_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c0lli/struct.LLI_W.html\" title=\"struct bl602_pac::dma::dma_c0lli::LLI_W\">LLI_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c0lli::LLI_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c0lli/struct.DMA_C0LLI_SPEC.html\" title=\"struct bl602_pac::dma::dma_c0lli::DMA_C0LLI_SPEC\">DMA_C0LLI_SPEC</a>","synthetic":true,"types":["bl602_pac::dma::dma_c0lli::DMA_C0LLI_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c0control/struct.R.html\" title=\"struct bl602_pac::dma::dma_c0control::R\">R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c0control::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c0control/struct.W.html\" title=\"struct bl602_pac::dma::dma_c0control::W\">W</a>","synthetic":true,"types":["bl602_pac::dma::dma_c0control::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c0control/struct.I_R.html\" title=\"struct bl602_pac::dma::dma_c0control::I_R\">I_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c0control::I_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c0control/struct.I_W.html\" title=\"struct bl602_pac::dma::dma_c0control::I_W\">I_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c0control::I_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c0control/struct.PROT_R.html\" title=\"struct bl602_pac::dma::dma_c0control::PROT_R\">PROT_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c0control::PROT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c0control/struct.PROT_W.html\" title=\"struct bl602_pac::dma::dma_c0control::PROT_W\">PROT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c0control::PROT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c0control/struct.DI_R.html\" title=\"struct bl602_pac::dma::dma_c0control::DI_R\">DI_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c0control::DI_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c0control/struct.DI_W.html\" title=\"struct bl602_pac::dma::dma_c0control::DI_W\">DI_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c0control::DI_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c0control/struct.SI_R.html\" title=\"struct bl602_pac::dma::dma_c0control::SI_R\">SI_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c0control::SI_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c0control/struct.SI_W.html\" title=\"struct bl602_pac::dma::dma_c0control::SI_W\">SI_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c0control::SI_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c0control/struct.SLARGERD_R.html\" title=\"struct bl602_pac::dma::dma_c0control::SLARGERD_R\">SLARGERD_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c0control::SLARGERD_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c0control/struct.SLARGERD_W.html\" title=\"struct bl602_pac::dma::dma_c0control::SLARGERD_W\">SLARGERD_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c0control::SLARGERD_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c0control/struct.DWIDTH_R.html\" title=\"struct bl602_pac::dma::dma_c0control::DWIDTH_R\">DWIDTH_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c0control::DWIDTH_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c0control/struct.DWIDTH_W.html\" title=\"struct bl602_pac::dma::dma_c0control::DWIDTH_W\">DWIDTH_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c0control::DWIDTH_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c0control/struct.SWIDTH_R.html\" title=\"struct bl602_pac::dma::dma_c0control::SWIDTH_R\">SWIDTH_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c0control::SWIDTH_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c0control/struct.SWIDTH_W.html\" title=\"struct bl602_pac::dma::dma_c0control::SWIDTH_W\">SWIDTH_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c0control::SWIDTH_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c0control/struct.DBSIZE_R.html\" title=\"struct bl602_pac::dma::dma_c0control::DBSIZE_R\">DBSIZE_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c0control::DBSIZE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c0control/struct.DBSIZE_W.html\" title=\"struct bl602_pac::dma::dma_c0control::DBSIZE_W\">DBSIZE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c0control::DBSIZE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c0control/struct.SBSIZE_R.html\" title=\"struct bl602_pac::dma::dma_c0control::SBSIZE_R\">SBSIZE_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c0control::SBSIZE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c0control/struct.SBSIZE_W.html\" title=\"struct bl602_pac::dma::dma_c0control::SBSIZE_W\">SBSIZE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c0control::SBSIZE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c0control/struct.TRANSFERSIZE_R.html\" title=\"struct bl602_pac::dma::dma_c0control::TRANSFERSIZE_R\">TRANSFERSIZE_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c0control::TRANSFERSIZE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c0control/struct.TRANSFERSIZE_W.html\" title=\"struct bl602_pac::dma::dma_c0control::TRANSFERSIZE_W\">TRANSFERSIZE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c0control::TRANSFERSIZE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c0control/struct.DMA_C0CONTROL_SPEC.html\" title=\"struct bl602_pac::dma::dma_c0control::DMA_C0CONTROL_SPEC\">DMA_C0CONTROL_SPEC</a>","synthetic":true,"types":["bl602_pac::dma::dma_c0control::DMA_C0CONTROL_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c0config/struct.R.html\" title=\"struct bl602_pac::dma::dma_c0config::R\">R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c0config::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c0config/struct.W.html\" title=\"struct bl602_pac::dma::dma_c0config::W\">W</a>","synthetic":true,"types":["bl602_pac::dma::dma_c0config::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c0config/struct.LLICOUNTER_R.html\" title=\"struct bl602_pac::dma::dma_c0config::LLICOUNTER_R\">LLICOUNTER_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c0config::LLICOUNTER_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c0config/struct.LLICOUNTER_W.html\" title=\"struct bl602_pac::dma::dma_c0config::LLICOUNTER_W\">LLICOUNTER_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c0config::LLICOUNTER_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c0config/struct.H_R.html\" title=\"struct bl602_pac::dma::dma_c0config::H_R\">H_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c0config::H_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c0config/struct.H_W.html\" title=\"struct bl602_pac::dma::dma_c0config::H_W\">H_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c0config::H_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c0config/struct.A_R.html\" title=\"struct bl602_pac::dma::dma_c0config::A_R\">A_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c0config::A_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c0config/struct.A_W.html\" title=\"struct bl602_pac::dma::dma_c0config::A_W\">A_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c0config::A_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c0config/struct.L_R.html\" title=\"struct bl602_pac::dma::dma_c0config::L_R\">L_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c0config::L_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c0config/struct.L_W.html\" title=\"struct bl602_pac::dma::dma_c0config::L_W\">L_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c0config::L_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c0config/struct.ITC_R.html\" title=\"struct bl602_pac::dma::dma_c0config::ITC_R\">ITC_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c0config::ITC_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c0config/struct.ITC_W.html\" title=\"struct bl602_pac::dma::dma_c0config::ITC_W\">ITC_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c0config::ITC_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c0config/struct.IE_R.html\" title=\"struct bl602_pac::dma::dma_c0config::IE_R\">IE_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c0config::IE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c0config/struct.IE_W.html\" title=\"struct bl602_pac::dma::dma_c0config::IE_W\">IE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c0config::IE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c0config/struct.FLOWCNTRL_R.html\" title=\"struct bl602_pac::dma::dma_c0config::FLOWCNTRL_R\">FLOWCNTRL_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c0config::FLOWCNTRL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c0config/struct.FLOWCNTRL_W.html\" title=\"struct bl602_pac::dma::dma_c0config::FLOWCNTRL_W\">FLOWCNTRL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c0config::FLOWCNTRL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c0config/struct.DSTPERIPHERAL_R.html\" title=\"struct bl602_pac::dma::dma_c0config::DSTPERIPHERAL_R\">DSTPERIPHERAL_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c0config::DSTPERIPHERAL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c0config/struct.DSTPERIPHERAL_W.html\" title=\"struct bl602_pac::dma::dma_c0config::DSTPERIPHERAL_W\">DSTPERIPHERAL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c0config::DSTPERIPHERAL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c0config/struct.SRCPERIPHERAL_R.html\" title=\"struct bl602_pac::dma::dma_c0config::SRCPERIPHERAL_R\">SRCPERIPHERAL_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c0config::SRCPERIPHERAL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c0config/struct.SRCPERIPHERAL_W.html\" title=\"struct bl602_pac::dma::dma_c0config::SRCPERIPHERAL_W\">SRCPERIPHERAL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c0config::SRCPERIPHERAL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c0config/struct.E_R.html\" title=\"struct bl602_pac::dma::dma_c0config::E_R\">E_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c0config::E_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c0config/struct.E_W.html\" title=\"struct bl602_pac::dma::dma_c0config::E_W\">E_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c0config::E_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c0config/struct.DMA_C0CONFIG_SPEC.html\" title=\"struct bl602_pac::dma::dma_c0config::DMA_C0CONFIG_SPEC\">DMA_C0CONFIG_SPEC</a>","synthetic":true,"types":["bl602_pac::dma::dma_c0config::DMA_C0CONFIG_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c1src_addr/struct.R.html\" title=\"struct bl602_pac::dma::dma_c1src_addr::R\">R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c1src_addr::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c1src_addr/struct.W.html\" title=\"struct bl602_pac::dma::dma_c1src_addr::W\">W</a>","synthetic":true,"types":["bl602_pac::dma::dma_c1src_addr::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c1src_addr/struct.SRCADDR_R.html\" title=\"struct bl602_pac::dma::dma_c1src_addr::SRCADDR_R\">SRCADDR_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c1src_addr::SRCADDR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c1src_addr/struct.SRCADDR_W.html\" title=\"struct bl602_pac::dma::dma_c1src_addr::SRCADDR_W\">SRCADDR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c1src_addr::SRCADDR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c1src_addr/struct.DMA_C1SRCADDR_SPEC.html\" title=\"struct bl602_pac::dma::dma_c1src_addr::DMA_C1SRCADDR_SPEC\">DMA_C1SRCADDR_SPEC</a>","synthetic":true,"types":["bl602_pac::dma::dma_c1src_addr::DMA_C1SRCADDR_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c1dst_addr/struct.R.html\" title=\"struct bl602_pac::dma::dma_c1dst_addr::R\">R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c1dst_addr::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c1dst_addr/struct.W.html\" title=\"struct bl602_pac::dma::dma_c1dst_addr::W\">W</a>","synthetic":true,"types":["bl602_pac::dma::dma_c1dst_addr::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c1dst_addr/struct.DSTADDR_R.html\" title=\"struct bl602_pac::dma::dma_c1dst_addr::DSTADDR_R\">DSTADDR_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c1dst_addr::DSTADDR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c1dst_addr/struct.DSTADDR_W.html\" title=\"struct bl602_pac::dma::dma_c1dst_addr::DSTADDR_W\">DSTADDR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c1dst_addr::DSTADDR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c1dst_addr/struct.DMA_C1DSTADDR_SPEC.html\" title=\"struct bl602_pac::dma::dma_c1dst_addr::DMA_C1DSTADDR_SPEC\">DMA_C1DSTADDR_SPEC</a>","synthetic":true,"types":["bl602_pac::dma::dma_c1dst_addr::DMA_C1DSTADDR_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c1lli/struct.R.html\" title=\"struct bl602_pac::dma::dma_c1lli::R\">R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c1lli::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c1lli/struct.W.html\" title=\"struct bl602_pac::dma::dma_c1lli::W\">W</a>","synthetic":true,"types":["bl602_pac::dma::dma_c1lli::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c1lli/struct.LLI_R.html\" title=\"struct bl602_pac::dma::dma_c1lli::LLI_R\">LLI_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c1lli::LLI_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c1lli/struct.LLI_W.html\" title=\"struct bl602_pac::dma::dma_c1lli::LLI_W\">LLI_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c1lli::LLI_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c1lli/struct.DMA_C1LLI_SPEC.html\" title=\"struct bl602_pac::dma::dma_c1lli::DMA_C1LLI_SPEC\">DMA_C1LLI_SPEC</a>","synthetic":true,"types":["bl602_pac::dma::dma_c1lli::DMA_C1LLI_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c1control/struct.R.html\" title=\"struct bl602_pac::dma::dma_c1control::R\">R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c1control::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c1control/struct.W.html\" title=\"struct bl602_pac::dma::dma_c1control::W\">W</a>","synthetic":true,"types":["bl602_pac::dma::dma_c1control::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c1control/struct.I_R.html\" title=\"struct bl602_pac::dma::dma_c1control::I_R\">I_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c1control::I_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c1control/struct.I_W.html\" title=\"struct bl602_pac::dma::dma_c1control::I_W\">I_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c1control::I_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c1control/struct.PROT_R.html\" title=\"struct bl602_pac::dma::dma_c1control::PROT_R\">PROT_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c1control::PROT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c1control/struct.PROT_W.html\" title=\"struct bl602_pac::dma::dma_c1control::PROT_W\">PROT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c1control::PROT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c1control/struct.DI_R.html\" title=\"struct bl602_pac::dma::dma_c1control::DI_R\">DI_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c1control::DI_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c1control/struct.DI_W.html\" title=\"struct bl602_pac::dma::dma_c1control::DI_W\">DI_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c1control::DI_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c1control/struct.SI_R.html\" title=\"struct bl602_pac::dma::dma_c1control::SI_R\">SI_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c1control::SI_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c1control/struct.SI_W.html\" title=\"struct bl602_pac::dma::dma_c1control::SI_W\">SI_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c1control::SI_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c1control/struct.DWIDTH_R.html\" title=\"struct bl602_pac::dma::dma_c1control::DWIDTH_R\">DWIDTH_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c1control::DWIDTH_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c1control/struct.DWIDTH_W.html\" title=\"struct bl602_pac::dma::dma_c1control::DWIDTH_W\">DWIDTH_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c1control::DWIDTH_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c1control/struct.SWIDTH_R.html\" title=\"struct bl602_pac::dma::dma_c1control::SWIDTH_R\">SWIDTH_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c1control::SWIDTH_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c1control/struct.SWIDTH_W.html\" title=\"struct bl602_pac::dma::dma_c1control::SWIDTH_W\">SWIDTH_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c1control::SWIDTH_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c1control/struct.DBSIZE_R.html\" title=\"struct bl602_pac::dma::dma_c1control::DBSIZE_R\">DBSIZE_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c1control::DBSIZE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c1control/struct.DBSIZE_W.html\" title=\"struct bl602_pac::dma::dma_c1control::DBSIZE_W\">DBSIZE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c1control::DBSIZE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c1control/struct.SBSIZE_R.html\" title=\"struct bl602_pac::dma::dma_c1control::SBSIZE_R\">SBSIZE_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c1control::SBSIZE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c1control/struct.SBSIZE_W.html\" title=\"struct bl602_pac::dma::dma_c1control::SBSIZE_W\">SBSIZE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c1control::SBSIZE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c1control/struct.TRANSFERSIZE_R.html\" title=\"struct bl602_pac::dma::dma_c1control::TRANSFERSIZE_R\">TRANSFERSIZE_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c1control::TRANSFERSIZE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c1control/struct.TRANSFERSIZE_W.html\" title=\"struct bl602_pac::dma::dma_c1control::TRANSFERSIZE_W\">TRANSFERSIZE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c1control::TRANSFERSIZE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c1control/struct.DMA_C1CONTROL_SPEC.html\" title=\"struct bl602_pac::dma::dma_c1control::DMA_C1CONTROL_SPEC\">DMA_C1CONTROL_SPEC</a>","synthetic":true,"types":["bl602_pac::dma::dma_c1control::DMA_C1CONTROL_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c1config/struct.R.html\" title=\"struct bl602_pac::dma::dma_c1config::R\">R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c1config::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c1config/struct.W.html\" title=\"struct bl602_pac::dma::dma_c1config::W\">W</a>","synthetic":true,"types":["bl602_pac::dma::dma_c1config::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c1config/struct.H_R.html\" title=\"struct bl602_pac::dma::dma_c1config::H_R\">H_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c1config::H_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c1config/struct.H_W.html\" title=\"struct bl602_pac::dma::dma_c1config::H_W\">H_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c1config::H_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c1config/struct.A_R.html\" title=\"struct bl602_pac::dma::dma_c1config::A_R\">A_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c1config::A_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c1config/struct.A_W.html\" title=\"struct bl602_pac::dma::dma_c1config::A_W\">A_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c1config::A_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c1config/struct.L_R.html\" title=\"struct bl602_pac::dma::dma_c1config::L_R\">L_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c1config::L_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c1config/struct.L_W.html\" title=\"struct bl602_pac::dma::dma_c1config::L_W\">L_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c1config::L_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c1config/struct.ITC_R.html\" title=\"struct bl602_pac::dma::dma_c1config::ITC_R\">ITC_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c1config::ITC_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c1config/struct.ITC_W.html\" title=\"struct bl602_pac::dma::dma_c1config::ITC_W\">ITC_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c1config::ITC_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c1config/struct.IE_R.html\" title=\"struct bl602_pac::dma::dma_c1config::IE_R\">IE_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c1config::IE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c1config/struct.IE_W.html\" title=\"struct bl602_pac::dma::dma_c1config::IE_W\">IE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c1config::IE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c1config/struct.FLOWCNTRL_R.html\" title=\"struct bl602_pac::dma::dma_c1config::FLOWCNTRL_R\">FLOWCNTRL_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c1config::FLOWCNTRL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c1config/struct.FLOWCNTRL_W.html\" title=\"struct bl602_pac::dma::dma_c1config::FLOWCNTRL_W\">FLOWCNTRL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c1config::FLOWCNTRL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c1config/struct.DSTPERIPHERAL_R.html\" title=\"struct bl602_pac::dma::dma_c1config::DSTPERIPHERAL_R\">DSTPERIPHERAL_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c1config::DSTPERIPHERAL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c1config/struct.DSTPERIPHERAL_W.html\" title=\"struct bl602_pac::dma::dma_c1config::DSTPERIPHERAL_W\">DSTPERIPHERAL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c1config::DSTPERIPHERAL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c1config/struct.SRCPERIPHERAL_R.html\" title=\"struct bl602_pac::dma::dma_c1config::SRCPERIPHERAL_R\">SRCPERIPHERAL_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c1config::SRCPERIPHERAL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c1config/struct.SRCPERIPHERAL_W.html\" title=\"struct bl602_pac::dma::dma_c1config::SRCPERIPHERAL_W\">SRCPERIPHERAL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c1config::SRCPERIPHERAL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c1config/struct.E_R.html\" title=\"struct bl602_pac::dma::dma_c1config::E_R\">E_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c1config::E_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c1config/struct.E_W.html\" title=\"struct bl602_pac::dma::dma_c1config::E_W\">E_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c1config::E_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c1config/struct.DMA_C1CONFIG_SPEC.html\" title=\"struct bl602_pac::dma::dma_c1config::DMA_C1CONFIG_SPEC\">DMA_C1CONFIG_SPEC</a>","synthetic":true,"types":["bl602_pac::dma::dma_c1config::DMA_C1CONFIG_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c2src_addr/struct.R.html\" title=\"struct bl602_pac::dma::dma_c2src_addr::R\">R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c2src_addr::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c2src_addr/struct.W.html\" title=\"struct bl602_pac::dma::dma_c2src_addr::W\">W</a>","synthetic":true,"types":["bl602_pac::dma::dma_c2src_addr::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c2src_addr/struct.SRCADDR_R.html\" title=\"struct bl602_pac::dma::dma_c2src_addr::SRCADDR_R\">SRCADDR_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c2src_addr::SRCADDR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c2src_addr/struct.SRCADDR_W.html\" title=\"struct bl602_pac::dma::dma_c2src_addr::SRCADDR_W\">SRCADDR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c2src_addr::SRCADDR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c2src_addr/struct.DMA_C2SRCADDR_SPEC.html\" title=\"struct bl602_pac::dma::dma_c2src_addr::DMA_C2SRCADDR_SPEC\">DMA_C2SRCADDR_SPEC</a>","synthetic":true,"types":["bl602_pac::dma::dma_c2src_addr::DMA_C2SRCADDR_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c2dst_addr/struct.R.html\" title=\"struct bl602_pac::dma::dma_c2dst_addr::R\">R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c2dst_addr::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c2dst_addr/struct.W.html\" title=\"struct bl602_pac::dma::dma_c2dst_addr::W\">W</a>","synthetic":true,"types":["bl602_pac::dma::dma_c2dst_addr::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c2dst_addr/struct.DSTADDR_R.html\" title=\"struct bl602_pac::dma::dma_c2dst_addr::DSTADDR_R\">DSTADDR_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c2dst_addr::DSTADDR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c2dst_addr/struct.DSTADDR_W.html\" title=\"struct bl602_pac::dma::dma_c2dst_addr::DSTADDR_W\">DSTADDR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c2dst_addr::DSTADDR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c2dst_addr/struct.DMA_C2DSTADDR_SPEC.html\" title=\"struct bl602_pac::dma::dma_c2dst_addr::DMA_C2DSTADDR_SPEC\">DMA_C2DSTADDR_SPEC</a>","synthetic":true,"types":["bl602_pac::dma::dma_c2dst_addr::DMA_C2DSTADDR_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c2lli/struct.R.html\" title=\"struct bl602_pac::dma::dma_c2lli::R\">R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c2lli::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c2lli/struct.W.html\" title=\"struct bl602_pac::dma::dma_c2lli::W\">W</a>","synthetic":true,"types":["bl602_pac::dma::dma_c2lli::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c2lli/struct.LLI_R.html\" title=\"struct bl602_pac::dma::dma_c2lli::LLI_R\">LLI_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c2lli::LLI_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c2lli/struct.LLI_W.html\" title=\"struct bl602_pac::dma::dma_c2lli::LLI_W\">LLI_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c2lli::LLI_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c2lli/struct.DMA_C2LLI_SPEC.html\" title=\"struct bl602_pac::dma::dma_c2lli::DMA_C2LLI_SPEC\">DMA_C2LLI_SPEC</a>","synthetic":true,"types":["bl602_pac::dma::dma_c2lli::DMA_C2LLI_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c2control/struct.R.html\" title=\"struct bl602_pac::dma::dma_c2control::R\">R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c2control::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c2control/struct.W.html\" title=\"struct bl602_pac::dma::dma_c2control::W\">W</a>","synthetic":true,"types":["bl602_pac::dma::dma_c2control::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c2control/struct.I_R.html\" title=\"struct bl602_pac::dma::dma_c2control::I_R\">I_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c2control::I_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c2control/struct.I_W.html\" title=\"struct bl602_pac::dma::dma_c2control::I_W\">I_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c2control::I_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c2control/struct.PROT_R.html\" title=\"struct bl602_pac::dma::dma_c2control::PROT_R\">PROT_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c2control::PROT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c2control/struct.PROT_W.html\" title=\"struct bl602_pac::dma::dma_c2control::PROT_W\">PROT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c2control::PROT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c2control/struct.DI_R.html\" title=\"struct bl602_pac::dma::dma_c2control::DI_R\">DI_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c2control::DI_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c2control/struct.DI_W.html\" title=\"struct bl602_pac::dma::dma_c2control::DI_W\">DI_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c2control::DI_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c2control/struct.SI_R.html\" title=\"struct bl602_pac::dma::dma_c2control::SI_R\">SI_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c2control::SI_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c2control/struct.SI_W.html\" title=\"struct bl602_pac::dma::dma_c2control::SI_W\">SI_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c2control::SI_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c2control/struct.DWIDTH_R.html\" title=\"struct bl602_pac::dma::dma_c2control::DWIDTH_R\">DWIDTH_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c2control::DWIDTH_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c2control/struct.DWIDTH_W.html\" title=\"struct bl602_pac::dma::dma_c2control::DWIDTH_W\">DWIDTH_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c2control::DWIDTH_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c2control/struct.SWIDTH_R.html\" title=\"struct bl602_pac::dma::dma_c2control::SWIDTH_R\">SWIDTH_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c2control::SWIDTH_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c2control/struct.SWIDTH_W.html\" title=\"struct bl602_pac::dma::dma_c2control::SWIDTH_W\">SWIDTH_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c2control::SWIDTH_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c2control/struct.DBSIZE_R.html\" title=\"struct bl602_pac::dma::dma_c2control::DBSIZE_R\">DBSIZE_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c2control::DBSIZE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c2control/struct.DBSIZE_W.html\" title=\"struct bl602_pac::dma::dma_c2control::DBSIZE_W\">DBSIZE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c2control::DBSIZE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c2control/struct.SBSIZE_R.html\" title=\"struct bl602_pac::dma::dma_c2control::SBSIZE_R\">SBSIZE_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c2control::SBSIZE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c2control/struct.SBSIZE_W.html\" title=\"struct bl602_pac::dma::dma_c2control::SBSIZE_W\">SBSIZE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c2control::SBSIZE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c2control/struct.TRANSFERSIZE_R.html\" title=\"struct bl602_pac::dma::dma_c2control::TRANSFERSIZE_R\">TRANSFERSIZE_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c2control::TRANSFERSIZE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c2control/struct.TRANSFERSIZE_W.html\" title=\"struct bl602_pac::dma::dma_c2control::TRANSFERSIZE_W\">TRANSFERSIZE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c2control::TRANSFERSIZE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c2control/struct.DMA_C2CONTROL_SPEC.html\" title=\"struct bl602_pac::dma::dma_c2control::DMA_C2CONTROL_SPEC\">DMA_C2CONTROL_SPEC</a>","synthetic":true,"types":["bl602_pac::dma::dma_c2control::DMA_C2CONTROL_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c2config/struct.R.html\" title=\"struct bl602_pac::dma::dma_c2config::R\">R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c2config::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c2config/struct.W.html\" title=\"struct bl602_pac::dma::dma_c2config::W\">W</a>","synthetic":true,"types":["bl602_pac::dma::dma_c2config::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c2config/struct.H_R.html\" title=\"struct bl602_pac::dma::dma_c2config::H_R\">H_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c2config::H_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c2config/struct.H_W.html\" title=\"struct bl602_pac::dma::dma_c2config::H_W\">H_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c2config::H_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c2config/struct.A_R.html\" title=\"struct bl602_pac::dma::dma_c2config::A_R\">A_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c2config::A_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c2config/struct.A_W.html\" title=\"struct bl602_pac::dma::dma_c2config::A_W\">A_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c2config::A_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c2config/struct.L_R.html\" title=\"struct bl602_pac::dma::dma_c2config::L_R\">L_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c2config::L_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c2config/struct.L_W.html\" title=\"struct bl602_pac::dma::dma_c2config::L_W\">L_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c2config::L_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c2config/struct.ITC_R.html\" title=\"struct bl602_pac::dma::dma_c2config::ITC_R\">ITC_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c2config::ITC_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c2config/struct.ITC_W.html\" title=\"struct bl602_pac::dma::dma_c2config::ITC_W\">ITC_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c2config::ITC_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c2config/struct.IE_R.html\" title=\"struct bl602_pac::dma::dma_c2config::IE_R\">IE_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c2config::IE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c2config/struct.IE_W.html\" title=\"struct bl602_pac::dma::dma_c2config::IE_W\">IE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c2config::IE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c2config/struct.FLOWCNTRL_R.html\" title=\"struct bl602_pac::dma::dma_c2config::FLOWCNTRL_R\">FLOWCNTRL_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c2config::FLOWCNTRL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c2config/struct.FLOWCNTRL_W.html\" title=\"struct bl602_pac::dma::dma_c2config::FLOWCNTRL_W\">FLOWCNTRL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c2config::FLOWCNTRL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c2config/struct.DSTPERIPHERAL_R.html\" title=\"struct bl602_pac::dma::dma_c2config::DSTPERIPHERAL_R\">DSTPERIPHERAL_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c2config::DSTPERIPHERAL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c2config/struct.DSTPERIPHERAL_W.html\" title=\"struct bl602_pac::dma::dma_c2config::DSTPERIPHERAL_W\">DSTPERIPHERAL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c2config::DSTPERIPHERAL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c2config/struct.SRCPERIPHERAL_R.html\" title=\"struct bl602_pac::dma::dma_c2config::SRCPERIPHERAL_R\">SRCPERIPHERAL_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c2config::SRCPERIPHERAL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c2config/struct.SRCPERIPHERAL_W.html\" title=\"struct bl602_pac::dma::dma_c2config::SRCPERIPHERAL_W\">SRCPERIPHERAL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c2config::SRCPERIPHERAL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c2config/struct.E_R.html\" title=\"struct bl602_pac::dma::dma_c2config::E_R\">E_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c2config::E_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c2config/struct.E_W.html\" title=\"struct bl602_pac::dma::dma_c2config::E_W\">E_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c2config::E_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c2config/struct.DMA_C2CONFIG_SPEC.html\" title=\"struct bl602_pac::dma::dma_c2config::DMA_C2CONFIG_SPEC\">DMA_C2CONFIG_SPEC</a>","synthetic":true,"types":["bl602_pac::dma::dma_c2config::DMA_C2CONFIG_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c3src_addr/struct.R.html\" title=\"struct bl602_pac::dma::dma_c3src_addr::R\">R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c3src_addr::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c3src_addr/struct.W.html\" title=\"struct bl602_pac::dma::dma_c3src_addr::W\">W</a>","synthetic":true,"types":["bl602_pac::dma::dma_c3src_addr::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c3src_addr/struct.SRCADDR_R.html\" title=\"struct bl602_pac::dma::dma_c3src_addr::SRCADDR_R\">SRCADDR_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c3src_addr::SRCADDR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c3src_addr/struct.SRCADDR_W.html\" title=\"struct bl602_pac::dma::dma_c3src_addr::SRCADDR_W\">SRCADDR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c3src_addr::SRCADDR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c3src_addr/struct.DMA_C3SRCADDR_SPEC.html\" title=\"struct bl602_pac::dma::dma_c3src_addr::DMA_C3SRCADDR_SPEC\">DMA_C3SRCADDR_SPEC</a>","synthetic":true,"types":["bl602_pac::dma::dma_c3src_addr::DMA_C3SRCADDR_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c3dst_addr/struct.R.html\" title=\"struct bl602_pac::dma::dma_c3dst_addr::R\">R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c3dst_addr::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c3dst_addr/struct.W.html\" title=\"struct bl602_pac::dma::dma_c3dst_addr::W\">W</a>","synthetic":true,"types":["bl602_pac::dma::dma_c3dst_addr::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c3dst_addr/struct.DSTADDR_R.html\" title=\"struct bl602_pac::dma::dma_c3dst_addr::DSTADDR_R\">DSTADDR_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c3dst_addr::DSTADDR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c3dst_addr/struct.DSTADDR_W.html\" title=\"struct bl602_pac::dma::dma_c3dst_addr::DSTADDR_W\">DSTADDR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c3dst_addr::DSTADDR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c3dst_addr/struct.DMA_C3DSTADDR_SPEC.html\" title=\"struct bl602_pac::dma::dma_c3dst_addr::DMA_C3DSTADDR_SPEC\">DMA_C3DSTADDR_SPEC</a>","synthetic":true,"types":["bl602_pac::dma::dma_c3dst_addr::DMA_C3DSTADDR_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c3lli/struct.R.html\" title=\"struct bl602_pac::dma::dma_c3lli::R\">R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c3lli::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c3lli/struct.W.html\" title=\"struct bl602_pac::dma::dma_c3lli::W\">W</a>","synthetic":true,"types":["bl602_pac::dma::dma_c3lli::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c3lli/struct.LLI_R.html\" title=\"struct bl602_pac::dma::dma_c3lli::LLI_R\">LLI_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c3lli::LLI_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c3lli/struct.LLI_W.html\" title=\"struct bl602_pac::dma::dma_c3lli::LLI_W\">LLI_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c3lli::LLI_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c3lli/struct.DMA_C3LLI_SPEC.html\" title=\"struct bl602_pac::dma::dma_c3lli::DMA_C3LLI_SPEC\">DMA_C3LLI_SPEC</a>","synthetic":true,"types":["bl602_pac::dma::dma_c3lli::DMA_C3LLI_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c3control/struct.R.html\" title=\"struct bl602_pac::dma::dma_c3control::R\">R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c3control::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c3control/struct.W.html\" title=\"struct bl602_pac::dma::dma_c3control::W\">W</a>","synthetic":true,"types":["bl602_pac::dma::dma_c3control::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c3control/struct.I_R.html\" title=\"struct bl602_pac::dma::dma_c3control::I_R\">I_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c3control::I_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c3control/struct.I_W.html\" title=\"struct bl602_pac::dma::dma_c3control::I_W\">I_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c3control::I_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c3control/struct.PROT_R.html\" title=\"struct bl602_pac::dma::dma_c3control::PROT_R\">PROT_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c3control::PROT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c3control/struct.PROT_W.html\" title=\"struct bl602_pac::dma::dma_c3control::PROT_W\">PROT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c3control::PROT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c3control/struct.DI_R.html\" title=\"struct bl602_pac::dma::dma_c3control::DI_R\">DI_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c3control::DI_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c3control/struct.DI_W.html\" title=\"struct bl602_pac::dma::dma_c3control::DI_W\">DI_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c3control::DI_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c3control/struct.SI_R.html\" title=\"struct bl602_pac::dma::dma_c3control::SI_R\">SI_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c3control::SI_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c3control/struct.SI_W.html\" title=\"struct bl602_pac::dma::dma_c3control::SI_W\">SI_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c3control::SI_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c3control/struct.DWIDTH_R.html\" title=\"struct bl602_pac::dma::dma_c3control::DWIDTH_R\">DWIDTH_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c3control::DWIDTH_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c3control/struct.DWIDTH_W.html\" title=\"struct bl602_pac::dma::dma_c3control::DWIDTH_W\">DWIDTH_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c3control::DWIDTH_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c3control/struct.SWIDTH_R.html\" title=\"struct bl602_pac::dma::dma_c3control::SWIDTH_R\">SWIDTH_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c3control::SWIDTH_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c3control/struct.SWIDTH_W.html\" title=\"struct bl602_pac::dma::dma_c3control::SWIDTH_W\">SWIDTH_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c3control::SWIDTH_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c3control/struct.DBSIZE_R.html\" title=\"struct bl602_pac::dma::dma_c3control::DBSIZE_R\">DBSIZE_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c3control::DBSIZE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c3control/struct.DBSIZE_W.html\" title=\"struct bl602_pac::dma::dma_c3control::DBSIZE_W\">DBSIZE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c3control::DBSIZE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c3control/struct.SBSIZE_R.html\" title=\"struct bl602_pac::dma::dma_c3control::SBSIZE_R\">SBSIZE_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c3control::SBSIZE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c3control/struct.SBSIZE_W.html\" title=\"struct bl602_pac::dma::dma_c3control::SBSIZE_W\">SBSIZE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c3control::SBSIZE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c3control/struct.TRANSFERSIZE_R.html\" title=\"struct bl602_pac::dma::dma_c3control::TRANSFERSIZE_R\">TRANSFERSIZE_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c3control::TRANSFERSIZE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c3control/struct.TRANSFERSIZE_W.html\" title=\"struct bl602_pac::dma::dma_c3control::TRANSFERSIZE_W\">TRANSFERSIZE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c3control::TRANSFERSIZE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c3control/struct.DMA_C3CONTROL_SPEC.html\" title=\"struct bl602_pac::dma::dma_c3control::DMA_C3CONTROL_SPEC\">DMA_C3CONTROL_SPEC</a>","synthetic":true,"types":["bl602_pac::dma::dma_c3control::DMA_C3CONTROL_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c3config/struct.R.html\" title=\"struct bl602_pac::dma::dma_c3config::R\">R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c3config::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c3config/struct.W.html\" title=\"struct bl602_pac::dma::dma_c3config::W\">W</a>","synthetic":true,"types":["bl602_pac::dma::dma_c3config::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c3config/struct.H_R.html\" title=\"struct bl602_pac::dma::dma_c3config::H_R\">H_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c3config::H_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c3config/struct.H_W.html\" title=\"struct bl602_pac::dma::dma_c3config::H_W\">H_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c3config::H_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c3config/struct.A_R.html\" title=\"struct bl602_pac::dma::dma_c3config::A_R\">A_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c3config::A_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c3config/struct.A_W.html\" title=\"struct bl602_pac::dma::dma_c3config::A_W\">A_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c3config::A_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c3config/struct.L_R.html\" title=\"struct bl602_pac::dma::dma_c3config::L_R\">L_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c3config::L_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c3config/struct.L_W.html\" title=\"struct bl602_pac::dma::dma_c3config::L_W\">L_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c3config::L_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c3config/struct.ITC_R.html\" title=\"struct bl602_pac::dma::dma_c3config::ITC_R\">ITC_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c3config::ITC_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c3config/struct.ITC_W.html\" title=\"struct bl602_pac::dma::dma_c3config::ITC_W\">ITC_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c3config::ITC_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c3config/struct.IE_R.html\" title=\"struct bl602_pac::dma::dma_c3config::IE_R\">IE_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c3config::IE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c3config/struct.IE_W.html\" title=\"struct bl602_pac::dma::dma_c3config::IE_W\">IE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c3config::IE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c3config/struct.FLOWCNTRL_R.html\" title=\"struct bl602_pac::dma::dma_c3config::FLOWCNTRL_R\">FLOWCNTRL_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c3config::FLOWCNTRL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c3config/struct.FLOWCNTRL_W.html\" title=\"struct bl602_pac::dma::dma_c3config::FLOWCNTRL_W\">FLOWCNTRL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c3config::FLOWCNTRL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c3config/struct.DSTPERIPHERAL_R.html\" title=\"struct bl602_pac::dma::dma_c3config::DSTPERIPHERAL_R\">DSTPERIPHERAL_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c3config::DSTPERIPHERAL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c3config/struct.DSTPERIPHERAL_W.html\" title=\"struct bl602_pac::dma::dma_c3config::DSTPERIPHERAL_W\">DSTPERIPHERAL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c3config::DSTPERIPHERAL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c3config/struct.SRCPERIPHERAL_R.html\" title=\"struct bl602_pac::dma::dma_c3config::SRCPERIPHERAL_R\">SRCPERIPHERAL_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c3config::SRCPERIPHERAL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c3config/struct.SRCPERIPHERAL_W.html\" title=\"struct bl602_pac::dma::dma_c3config::SRCPERIPHERAL_W\">SRCPERIPHERAL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c3config::SRCPERIPHERAL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c3config/struct.E_R.html\" title=\"struct bl602_pac::dma::dma_c3config::E_R\">E_R</a>","synthetic":true,"types":["bl602_pac::dma::dma_c3config::E_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c3config/struct.E_W.html\" title=\"struct bl602_pac::dma::dma_c3config::E_W\">E_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::dma::dma_c3config::E_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/dma/dma_c3config/struct.DMA_C3CONFIG_SPEC.html\" title=\"struct bl602_pac::dma::dma_c3config::DMA_C3CONFIG_SPEC\">DMA_C3CONFIG_SPEC</a>","synthetic":true,"types":["bl602_pac::dma::dma_c3config::DMA_C3CONFIG_SPEC"]},{"text":"impl !Freeze for <a class=\"struct\" href=\"bl602_pac/pds/struct.RegisterBlock.html\" title=\"struct bl602_pac::pds::RegisterBlock\">RegisterBlock</a>","synthetic":true,"types":["bl602_pac::pds::RegisterBlock"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl/struct.R.html\" title=\"struct bl602_pac::pds::pds_ctl::R\">R</a>","synthetic":true,"types":["bl602_pac::pds::pds_ctl::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl/struct.W.html\" title=\"struct bl602_pac::pds::pds_ctl::W\">W</a>","synthetic":true,"types":["bl602_pac::pds::pds_ctl::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl/struct.CR_PDS_CTRL_PLL_R.html\" title=\"struct bl602_pac::pds::pds_ctl::CR_PDS_CTRL_PLL_R\">CR_PDS_CTRL_PLL_R</a>","synthetic":true,"types":["bl602_pac::pds::pds_ctl::CR_PDS_CTRL_PLL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl/struct.CR_PDS_CTRL_PLL_W.html\" title=\"struct bl602_pac::pds::pds_ctl::CR_PDS_CTRL_PLL_W\">CR_PDS_CTRL_PLL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pds_ctl::CR_PDS_CTRL_PLL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl/struct.CR_PDS_CTRL_RF_R.html\" title=\"struct bl602_pac::pds::pds_ctl::CR_PDS_CTRL_RF_R\">CR_PDS_CTRL_RF_R</a>","synthetic":true,"types":["bl602_pac::pds::pds_ctl::CR_PDS_CTRL_RF_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl/struct.CR_PDS_CTRL_RF_W.html\" title=\"struct bl602_pac::pds::pds_ctl::CR_PDS_CTRL_RF_W\">CR_PDS_CTRL_RF_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pds_ctl::CR_PDS_CTRL_RF_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl/struct.CR_PDS_LDO_VOL_R.html\" title=\"struct bl602_pac::pds::pds_ctl::CR_PDS_LDO_VOL_R\">CR_PDS_LDO_VOL_R</a>","synthetic":true,"types":["bl602_pac::pds::pds_ctl::CR_PDS_LDO_VOL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl/struct.CR_PDS_LDO_VOL_W.html\" title=\"struct bl602_pac::pds::pds_ctl::CR_PDS_LDO_VOL_W\">CR_PDS_LDO_VOL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pds_ctl::CR_PDS_LDO_VOL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl/struct.CR_PDS_PD_LDO11_R.html\" title=\"struct bl602_pac::pds::pds_ctl::CR_PDS_PD_LDO11_R\">CR_PDS_PD_LDO11_R</a>","synthetic":true,"types":["bl602_pac::pds::pds_ctl::CR_PDS_PD_LDO11_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl/struct.CR_PDS_PD_LDO11_W.html\" title=\"struct bl602_pac::pds::pds_ctl::CR_PDS_PD_LDO11_W\">CR_PDS_PD_LDO11_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pds_ctl::CR_PDS_PD_LDO11_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl/struct.CR_NP_WFI_MASK_R.html\" title=\"struct bl602_pac::pds::pds_ctl::CR_NP_WFI_MASK_R\">CR_NP_WFI_MASK_R</a>","synthetic":true,"types":["bl602_pac::pds::pds_ctl::CR_NP_WFI_MASK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl/struct.CR_NP_WFI_MASK_W.html\" title=\"struct bl602_pac::pds::pds_ctl::CR_NP_WFI_MASK_W\">CR_NP_WFI_MASK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pds_ctl::CR_NP_WFI_MASK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl/struct.CR_PDS_LDO_VSEL_EN_R.html\" title=\"struct bl602_pac::pds::pds_ctl::CR_PDS_LDO_VSEL_EN_R\">CR_PDS_LDO_VSEL_EN_R</a>","synthetic":true,"types":["bl602_pac::pds::pds_ctl::CR_PDS_LDO_VSEL_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl/struct.CR_PDS_LDO_VSEL_EN_W.html\" title=\"struct bl602_pac::pds::pds_ctl::CR_PDS_LDO_VSEL_EN_W\">CR_PDS_LDO_VSEL_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pds_ctl::CR_PDS_LDO_VSEL_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl/struct.CR_PDS_RC32M_OFF_DIS_R.html\" title=\"struct bl602_pac::pds::pds_ctl::CR_PDS_RC32M_OFF_DIS_R\">CR_PDS_RC32M_OFF_DIS_R</a>","synthetic":true,"types":["bl602_pac::pds::pds_ctl::CR_PDS_RC32M_OFF_DIS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl/struct.CR_PDS_RC32M_OFF_DIS_W.html\" title=\"struct bl602_pac::pds::pds_ctl::CR_PDS_RC32M_OFF_DIS_W\">CR_PDS_RC32M_OFF_DIS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pds_ctl::CR_PDS_RC32M_OFF_DIS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl/struct.CR_PDS_RST_SOC_EN_R.html\" title=\"struct bl602_pac::pds::pds_ctl::CR_PDS_RST_SOC_EN_R\">CR_PDS_RST_SOC_EN_R</a>","synthetic":true,"types":["bl602_pac::pds::pds_ctl::CR_PDS_RST_SOC_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl/struct.CR_PDS_RST_SOC_EN_W.html\" title=\"struct bl602_pac::pds::pds_ctl::CR_PDS_RST_SOC_EN_W\">CR_PDS_RST_SOC_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pds_ctl::CR_PDS_RST_SOC_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl/struct.CR_PDS_SOC_ENB_FORCE_ON_R.html\" title=\"struct bl602_pac::pds::pds_ctl::CR_PDS_SOC_ENB_FORCE_ON_R\">CR_PDS_SOC_ENB_FORCE_ON_R</a>","synthetic":true,"types":["bl602_pac::pds::pds_ctl::CR_PDS_SOC_ENB_FORCE_ON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl/struct.CR_PDS_SOC_ENB_FORCE_ON_W.html\" title=\"struct bl602_pac::pds::pds_ctl::CR_PDS_SOC_ENB_FORCE_ON_W\">CR_PDS_SOC_ENB_FORCE_ON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pds_ctl::CR_PDS_SOC_ENB_FORCE_ON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl/struct.CR_PDS_PD_XTAL_R.html\" title=\"struct bl602_pac::pds::pds_ctl::CR_PDS_PD_XTAL_R\">CR_PDS_PD_XTAL_R</a>","synthetic":true,"types":["bl602_pac::pds::pds_ctl::CR_PDS_PD_XTAL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl/struct.CR_PDS_PD_XTAL_W.html\" title=\"struct bl602_pac::pds::pds_ctl::CR_PDS_PD_XTAL_W\">CR_PDS_PD_XTAL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pds_ctl::CR_PDS_PD_XTAL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl/struct.CR_PDS_PWR_OFF_R.html\" title=\"struct bl602_pac::pds::pds_ctl::CR_PDS_PWR_OFF_R\">CR_PDS_PWR_OFF_R</a>","synthetic":true,"types":["bl602_pac::pds::pds_ctl::CR_PDS_PWR_OFF_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl/struct.CR_PDS_PWR_OFF_W.html\" title=\"struct bl602_pac::pds::pds_ctl::CR_PDS_PWR_OFF_W\">CR_PDS_PWR_OFF_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pds_ctl::CR_PDS_PWR_OFF_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl/struct.CR_PDS_WAIT_XTAL_RDY_R.html\" title=\"struct bl602_pac::pds::pds_ctl::CR_PDS_WAIT_XTAL_RDY_R\">CR_PDS_WAIT_XTAL_RDY_R</a>","synthetic":true,"types":["bl602_pac::pds::pds_ctl::CR_PDS_WAIT_XTAL_RDY_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl/struct.CR_PDS_WAIT_XTAL_RDY_W.html\" title=\"struct bl602_pac::pds::pds_ctl::CR_PDS_WAIT_XTAL_RDY_W\">CR_PDS_WAIT_XTAL_RDY_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pds_ctl::CR_PDS_WAIT_XTAL_RDY_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl/struct.CR_PDS_ISO_EN_R.html\" title=\"struct bl602_pac::pds::pds_ctl::CR_PDS_ISO_EN_R\">CR_PDS_ISO_EN_R</a>","synthetic":true,"types":["bl602_pac::pds::pds_ctl::CR_PDS_ISO_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl/struct.CR_PDS_ISO_EN_W.html\" title=\"struct bl602_pac::pds::pds_ctl::CR_PDS_ISO_EN_W\">CR_PDS_ISO_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pds_ctl::CR_PDS_ISO_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl/struct.CR_PDS_MEM_STBY_R.html\" title=\"struct bl602_pac::pds::pds_ctl::CR_PDS_MEM_STBY_R\">CR_PDS_MEM_STBY_R</a>","synthetic":true,"types":["bl602_pac::pds::pds_ctl::CR_PDS_MEM_STBY_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl/struct.CR_PDS_MEM_STBY_W.html\" title=\"struct bl602_pac::pds::pds_ctl::CR_PDS_MEM_STBY_W\">CR_PDS_MEM_STBY_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pds_ctl::CR_PDS_MEM_STBY_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl/struct.CR_PDS_GATE_CLK_R.html\" title=\"struct bl602_pac::pds::pds_ctl::CR_PDS_GATE_CLK_R\">CR_PDS_GATE_CLK_R</a>","synthetic":true,"types":["bl602_pac::pds::pds_ctl::CR_PDS_GATE_CLK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl/struct.CR_PDS_GATE_CLK_W.html\" title=\"struct bl602_pac::pds::pds_ctl::CR_PDS_GATE_CLK_W\">CR_PDS_GATE_CLK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pds_ctl::CR_PDS_GATE_CLK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl/struct.CR_PDS_PD_BG_SYS_R.html\" title=\"struct bl602_pac::pds::pds_ctl::CR_PDS_PD_BG_SYS_R\">CR_PDS_PD_BG_SYS_R</a>","synthetic":true,"types":["bl602_pac::pds::pds_ctl::CR_PDS_PD_BG_SYS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl/struct.CR_PDS_PD_BG_SYS_W.html\" title=\"struct bl602_pac::pds::pds_ctl::CR_PDS_PD_BG_SYS_W\">CR_PDS_PD_BG_SYS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pds_ctl::CR_PDS_PD_BG_SYS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl/struct.CR_PDS_PD_DCDC18_R.html\" title=\"struct bl602_pac::pds::pds_ctl::CR_PDS_PD_DCDC18_R\">CR_PDS_PD_DCDC18_R</a>","synthetic":true,"types":["bl602_pac::pds::pds_ctl::CR_PDS_PD_DCDC18_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl/struct.CR_PDS_PD_DCDC18_W.html\" title=\"struct bl602_pac::pds::pds_ctl::CR_PDS_PD_DCDC18_W\">CR_PDS_PD_DCDC18_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pds_ctl::CR_PDS_PD_DCDC18_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl/struct.CR_WIFI_PDS_SAVE_STATE_R.html\" title=\"struct bl602_pac::pds::pds_ctl::CR_WIFI_PDS_SAVE_STATE_R\">CR_WIFI_PDS_SAVE_STATE_R</a>","synthetic":true,"types":["bl602_pac::pds::pds_ctl::CR_WIFI_PDS_SAVE_STATE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl/struct.CR_WIFI_PDS_SAVE_STATE_W.html\" title=\"struct bl602_pac::pds::pds_ctl::CR_WIFI_PDS_SAVE_STATE_W\">CR_WIFI_PDS_SAVE_STATE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pds_ctl::CR_WIFI_PDS_SAVE_STATE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl/struct.CR_XTAL_FORCE_OFF_R.html\" title=\"struct bl602_pac::pds::pds_ctl::CR_XTAL_FORCE_OFF_R\">CR_XTAL_FORCE_OFF_R</a>","synthetic":true,"types":["bl602_pac::pds::pds_ctl::CR_XTAL_FORCE_OFF_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl/struct.CR_XTAL_FORCE_OFF_W.html\" title=\"struct bl602_pac::pds::pds_ctl::CR_XTAL_FORCE_OFF_W\">CR_XTAL_FORCE_OFF_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pds_ctl::CR_XTAL_FORCE_OFF_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl/struct.CR_SLEEP_FOREVER_R.html\" title=\"struct bl602_pac::pds::pds_ctl::CR_SLEEP_FOREVER_R\">CR_SLEEP_FOREVER_R</a>","synthetic":true,"types":["bl602_pac::pds::pds_ctl::CR_SLEEP_FOREVER_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl/struct.CR_SLEEP_FOREVER_W.html\" title=\"struct bl602_pac::pds::pds_ctl::CR_SLEEP_FOREVER_W\">CR_SLEEP_FOREVER_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pds_ctl::CR_SLEEP_FOREVER_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl/struct.PDS_START_PS_R.html\" title=\"struct bl602_pac::pds::pds_ctl::PDS_START_PS_R\">PDS_START_PS_R</a>","synthetic":true,"types":["bl602_pac::pds::pds_ctl::PDS_START_PS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl/struct.PDS_START_PS_W.html\" title=\"struct bl602_pac::pds::pds_ctl::PDS_START_PS_W\">PDS_START_PS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pds_ctl::PDS_START_PS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl/struct.PDS_CTL_SPEC.html\" title=\"struct bl602_pac::pds::pds_ctl::PDS_CTL_SPEC\">PDS_CTL_SPEC</a>","synthetic":true,"types":["bl602_pac::pds::pds_ctl::PDS_CTL_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_time1/struct.R.html\" title=\"struct bl602_pac::pds::pds_time1::R\">R</a>","synthetic":true,"types":["bl602_pac::pds::pds_time1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_time1/struct.W.html\" title=\"struct bl602_pac::pds::pds_time1::W\">W</a>","synthetic":true,"types":["bl602_pac::pds::pds_time1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_time1/struct.CR_SLEEP_DURATION_R.html\" title=\"struct bl602_pac::pds::pds_time1::CR_SLEEP_DURATION_R\">CR_SLEEP_DURATION_R</a>","synthetic":true,"types":["bl602_pac::pds::pds_time1::CR_SLEEP_DURATION_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_time1/struct.CR_SLEEP_DURATION_W.html\" title=\"struct bl602_pac::pds::pds_time1::CR_SLEEP_DURATION_W\">CR_SLEEP_DURATION_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pds_time1::CR_SLEEP_DURATION_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_time1/struct.PDS_TIME1_SPEC.html\" title=\"struct bl602_pac::pds::pds_time1::PDS_TIME1_SPEC\">PDS_TIME1_SPEC</a>","synthetic":true,"types":["bl602_pac::pds::pds_time1::PDS_TIME1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_int/struct.R.html\" title=\"struct bl602_pac::pds::pds_int::R\">R</a>","synthetic":true,"types":["bl602_pac::pds::pds_int::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_int/struct.W.html\" title=\"struct bl602_pac::pds::pds_int::W\">W</a>","synthetic":true,"types":["bl602_pac::pds::pds_int::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_int/struct.CR_PDS_INT_CLR_R.html\" title=\"struct bl602_pac::pds::pds_int::CR_PDS_INT_CLR_R\">CR_PDS_INT_CLR_R</a>","synthetic":true,"types":["bl602_pac::pds::pds_int::CR_PDS_INT_CLR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_int/struct.CR_PDS_INT_CLR_W.html\" title=\"struct bl602_pac::pds::pds_int::CR_PDS_INT_CLR_W\">CR_PDS_INT_CLR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pds_int::CR_PDS_INT_CLR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_int/struct.CR_PDS_PLL_DONE_INT_MASK_R.html\" title=\"struct bl602_pac::pds::pds_int::CR_PDS_PLL_DONE_INT_MASK_R\">CR_PDS_PLL_DONE_INT_MASK_R</a>","synthetic":true,"types":["bl602_pac::pds::pds_int::CR_PDS_PLL_DONE_INT_MASK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_int/struct.CR_PDS_PLL_DONE_INT_MASK_W.html\" title=\"struct bl602_pac::pds::pds_int::CR_PDS_PLL_DONE_INT_MASK_W\">CR_PDS_PLL_DONE_INT_MASK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pds_int::CR_PDS_PLL_DONE_INT_MASK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_int/struct.CR_PDS_RF_DONE_INT_MASK_R.html\" title=\"struct bl602_pac::pds::pds_int::CR_PDS_RF_DONE_INT_MASK_R\">CR_PDS_RF_DONE_INT_MASK_R</a>","synthetic":true,"types":["bl602_pac::pds::pds_int::CR_PDS_RF_DONE_INT_MASK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_int/struct.CR_PDS_RF_DONE_INT_MASK_W.html\" title=\"struct bl602_pac::pds::pds_int::CR_PDS_RF_DONE_INT_MASK_W\">CR_PDS_RF_DONE_INT_MASK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pds_int::CR_PDS_RF_DONE_INT_MASK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_int/struct.CR_PDS_IRQ_IN_DIS_R.html\" title=\"struct bl602_pac::pds::pds_int::CR_PDS_IRQ_IN_DIS_R\">CR_PDS_IRQ_IN_DIS_R</a>","synthetic":true,"types":["bl602_pac::pds::pds_int::CR_PDS_IRQ_IN_DIS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_int/struct.CR_PDS_IRQ_IN_DIS_W.html\" title=\"struct bl602_pac::pds::pds_int::CR_PDS_IRQ_IN_DIS_W\">CR_PDS_IRQ_IN_DIS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pds_int::CR_PDS_IRQ_IN_DIS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_int/struct.CR_PDS_WAKE_INT_MASK_R.html\" title=\"struct bl602_pac::pds::pds_int::CR_PDS_WAKE_INT_MASK_R\">CR_PDS_WAKE_INT_MASK_R</a>","synthetic":true,"types":["bl602_pac::pds::pds_int::CR_PDS_WAKE_INT_MASK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_int/struct.CR_PDS_WAKE_INT_MASK_W.html\" title=\"struct bl602_pac::pds::pds_int::CR_PDS_WAKE_INT_MASK_W\">CR_PDS_WAKE_INT_MASK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pds_int::CR_PDS_WAKE_INT_MASK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_int/struct.RO_PDS_PLL_DONE_INT_R.html\" title=\"struct bl602_pac::pds::pds_int::RO_PDS_PLL_DONE_INT_R\">RO_PDS_PLL_DONE_INT_R</a>","synthetic":true,"types":["bl602_pac::pds::pds_int::RO_PDS_PLL_DONE_INT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_int/struct.RO_PDS_PLL_DONE_INT_W.html\" title=\"struct bl602_pac::pds::pds_int::RO_PDS_PLL_DONE_INT_W\">RO_PDS_PLL_DONE_INT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pds_int::RO_PDS_PLL_DONE_INT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_int/struct.RO_PDS_RF_DONE_INT_R.html\" title=\"struct bl602_pac::pds::pds_int::RO_PDS_RF_DONE_INT_R\">RO_PDS_RF_DONE_INT_R</a>","synthetic":true,"types":["bl602_pac::pds::pds_int::RO_PDS_RF_DONE_INT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_int/struct.RO_PDS_RF_DONE_INT_W.html\" title=\"struct bl602_pac::pds::pds_int::RO_PDS_RF_DONE_INT_W\">RO_PDS_RF_DONE_INT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pds_int::RO_PDS_RF_DONE_INT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_int/struct.RO_PDS_IRQ_IN_R.html\" title=\"struct bl602_pac::pds::pds_int::RO_PDS_IRQ_IN_R\">RO_PDS_IRQ_IN_R</a>","synthetic":true,"types":["bl602_pac::pds::pds_int::RO_PDS_IRQ_IN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_int/struct.RO_PDS_IRQ_IN_W.html\" title=\"struct bl602_pac::pds::pds_int::RO_PDS_IRQ_IN_W\">RO_PDS_IRQ_IN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pds_int::RO_PDS_IRQ_IN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_int/struct.RO_PDS_WAKE_INT_R.html\" title=\"struct bl602_pac::pds::pds_int::RO_PDS_WAKE_INT_R\">RO_PDS_WAKE_INT_R</a>","synthetic":true,"types":["bl602_pac::pds::pds_int::RO_PDS_WAKE_INT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_int/struct.RO_PDS_WAKE_INT_W.html\" title=\"struct bl602_pac::pds::pds_int::RO_PDS_WAKE_INT_W\">RO_PDS_WAKE_INT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pds_int::RO_PDS_WAKE_INT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_int/struct.PDS_INT_SPEC.html\" title=\"struct bl602_pac::pds::pds_int::PDS_INT_SPEC\">PDS_INT_SPEC</a>","synthetic":true,"types":["bl602_pac::pds::pds_int::PDS_INT_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl2/struct.R.html\" title=\"struct bl602_pac::pds::pds_ctl2::R\">R</a>","synthetic":true,"types":["bl602_pac::pds::pds_ctl2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl2/struct.W.html\" title=\"struct bl602_pac::pds::pds_ctl2::W\">W</a>","synthetic":true,"types":["bl602_pac::pds::pds_ctl2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl2/struct.CR_PDS_FORCE_WB_GATE_CLK_R.html\" title=\"struct bl602_pac::pds::pds_ctl2::CR_PDS_FORCE_WB_GATE_CLK_R\">CR_PDS_FORCE_WB_GATE_CLK_R</a>","synthetic":true,"types":["bl602_pac::pds::pds_ctl2::CR_PDS_FORCE_WB_GATE_CLK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl2/struct.CR_PDS_FORCE_WB_GATE_CLK_W.html\" title=\"struct bl602_pac::pds::pds_ctl2::CR_PDS_FORCE_WB_GATE_CLK_W\">CR_PDS_FORCE_WB_GATE_CLK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pds_ctl2::CR_PDS_FORCE_WB_GATE_CLK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl2/struct.CR_PDS_FORCE_NP_GATE_CLK_R.html\" title=\"struct bl602_pac::pds::pds_ctl2::CR_PDS_FORCE_NP_GATE_CLK_R\">CR_PDS_FORCE_NP_GATE_CLK_R</a>","synthetic":true,"types":["bl602_pac::pds::pds_ctl2::CR_PDS_FORCE_NP_GATE_CLK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl2/struct.CR_PDS_FORCE_NP_GATE_CLK_W.html\" title=\"struct bl602_pac::pds::pds_ctl2::CR_PDS_FORCE_NP_GATE_CLK_W\">CR_PDS_FORCE_NP_GATE_CLK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pds_ctl2::CR_PDS_FORCE_NP_GATE_CLK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl2/struct.CR_PDS_FORCE_WB_MEM_STBY_R.html\" title=\"struct bl602_pac::pds::pds_ctl2::CR_PDS_FORCE_WB_MEM_STBY_R\">CR_PDS_FORCE_WB_MEM_STBY_R</a>","synthetic":true,"types":["bl602_pac::pds::pds_ctl2::CR_PDS_FORCE_WB_MEM_STBY_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl2/struct.CR_PDS_FORCE_WB_MEM_STBY_W.html\" title=\"struct bl602_pac::pds::pds_ctl2::CR_PDS_FORCE_WB_MEM_STBY_W\">CR_PDS_FORCE_WB_MEM_STBY_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pds_ctl2::CR_PDS_FORCE_WB_MEM_STBY_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl2/struct.CR_PDS_FORCE_NP_MEM_STBY_R.html\" title=\"struct bl602_pac::pds::pds_ctl2::CR_PDS_FORCE_NP_MEM_STBY_R\">CR_PDS_FORCE_NP_MEM_STBY_R</a>","synthetic":true,"types":["bl602_pac::pds::pds_ctl2::CR_PDS_FORCE_NP_MEM_STBY_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl2/struct.CR_PDS_FORCE_NP_MEM_STBY_W.html\" title=\"struct bl602_pac::pds::pds_ctl2::CR_PDS_FORCE_NP_MEM_STBY_W\">CR_PDS_FORCE_NP_MEM_STBY_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pds_ctl2::CR_PDS_FORCE_NP_MEM_STBY_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl2/struct.CR_PDS_FORCE_WB_PDS_RST_R.html\" title=\"struct bl602_pac::pds::pds_ctl2::CR_PDS_FORCE_WB_PDS_RST_R\">CR_PDS_FORCE_WB_PDS_RST_R</a>","synthetic":true,"types":["bl602_pac::pds::pds_ctl2::CR_PDS_FORCE_WB_PDS_RST_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl2/struct.CR_PDS_FORCE_WB_PDS_RST_W.html\" title=\"struct bl602_pac::pds::pds_ctl2::CR_PDS_FORCE_WB_PDS_RST_W\">CR_PDS_FORCE_WB_PDS_RST_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pds_ctl2::CR_PDS_FORCE_WB_PDS_RST_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl2/struct.CR_PDS_FORCE_NP_PDS_RST_R.html\" title=\"struct bl602_pac::pds::pds_ctl2::CR_PDS_FORCE_NP_PDS_RST_R\">CR_PDS_FORCE_NP_PDS_RST_R</a>","synthetic":true,"types":["bl602_pac::pds::pds_ctl2::CR_PDS_FORCE_NP_PDS_RST_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl2/struct.CR_PDS_FORCE_NP_PDS_RST_W.html\" title=\"struct bl602_pac::pds::pds_ctl2::CR_PDS_FORCE_NP_PDS_RST_W\">CR_PDS_FORCE_NP_PDS_RST_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pds_ctl2::CR_PDS_FORCE_NP_PDS_RST_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl2/struct.CR_PDS_FORCE_WB_ISO_EN_R.html\" title=\"struct bl602_pac::pds::pds_ctl2::CR_PDS_FORCE_WB_ISO_EN_R\">CR_PDS_FORCE_WB_ISO_EN_R</a>","synthetic":true,"types":["bl602_pac::pds::pds_ctl2::CR_PDS_FORCE_WB_ISO_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl2/struct.CR_PDS_FORCE_WB_ISO_EN_W.html\" title=\"struct bl602_pac::pds::pds_ctl2::CR_PDS_FORCE_WB_ISO_EN_W\">CR_PDS_FORCE_WB_ISO_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pds_ctl2::CR_PDS_FORCE_WB_ISO_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl2/struct.CR_PDS_FORCE_NP_ISO_EN_R.html\" title=\"struct bl602_pac::pds::pds_ctl2::CR_PDS_FORCE_NP_ISO_EN_R\">CR_PDS_FORCE_NP_ISO_EN_R</a>","synthetic":true,"types":["bl602_pac::pds::pds_ctl2::CR_PDS_FORCE_NP_ISO_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl2/struct.CR_PDS_FORCE_NP_ISO_EN_W.html\" title=\"struct bl602_pac::pds::pds_ctl2::CR_PDS_FORCE_NP_ISO_EN_W\">CR_PDS_FORCE_NP_ISO_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pds_ctl2::CR_PDS_FORCE_NP_ISO_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl2/struct.CR_PDS_FORCE_WB_PWR_OFF_R.html\" title=\"struct bl602_pac::pds::pds_ctl2::CR_PDS_FORCE_WB_PWR_OFF_R\">CR_PDS_FORCE_WB_PWR_OFF_R</a>","synthetic":true,"types":["bl602_pac::pds::pds_ctl2::CR_PDS_FORCE_WB_PWR_OFF_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl2/struct.CR_PDS_FORCE_WB_PWR_OFF_W.html\" title=\"struct bl602_pac::pds::pds_ctl2::CR_PDS_FORCE_WB_PWR_OFF_W\">CR_PDS_FORCE_WB_PWR_OFF_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pds_ctl2::CR_PDS_FORCE_WB_PWR_OFF_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl2/struct.CR_PDS_FORCE_NP_PWR_OFF_R.html\" title=\"struct bl602_pac::pds::pds_ctl2::CR_PDS_FORCE_NP_PWR_OFF_R\">CR_PDS_FORCE_NP_PWR_OFF_R</a>","synthetic":true,"types":["bl602_pac::pds::pds_ctl2::CR_PDS_FORCE_NP_PWR_OFF_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl2/struct.CR_PDS_FORCE_NP_PWR_OFF_W.html\" title=\"struct bl602_pac::pds::pds_ctl2::CR_PDS_FORCE_NP_PWR_OFF_W\">CR_PDS_FORCE_NP_PWR_OFF_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pds_ctl2::CR_PDS_FORCE_NP_PWR_OFF_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl2/struct.PDS_CTL2_SPEC.html\" title=\"struct bl602_pac::pds::pds_ctl2::PDS_CTL2_SPEC\">PDS_CTL2_SPEC</a>","synthetic":true,"types":["bl602_pac::pds::pds_ctl2::PDS_CTL2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl3/struct.R.html\" title=\"struct bl602_pac::pds::pds_ctl3::R\">R</a>","synthetic":true,"types":["bl602_pac::pds::pds_ctl3::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl3/struct.W.html\" title=\"struct bl602_pac::pds::pds_ctl3::W\">W</a>","synthetic":true,"types":["bl602_pac::pds::pds_ctl3::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl3/struct.CR_PDS_MISC_ISO_EN_R.html\" title=\"struct bl602_pac::pds::pds_ctl3::CR_PDS_MISC_ISO_EN_R\">CR_PDS_MISC_ISO_EN_R</a>","synthetic":true,"types":["bl602_pac::pds::pds_ctl3::CR_PDS_MISC_ISO_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl3/struct.CR_PDS_MISC_ISO_EN_W.html\" title=\"struct bl602_pac::pds::pds_ctl3::CR_PDS_MISC_ISO_EN_W\">CR_PDS_MISC_ISO_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pds_ctl3::CR_PDS_MISC_ISO_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl3/struct.CR_PDS_WB_ISO_EN_R.html\" title=\"struct bl602_pac::pds::pds_ctl3::CR_PDS_WB_ISO_EN_R\">CR_PDS_WB_ISO_EN_R</a>","synthetic":true,"types":["bl602_pac::pds::pds_ctl3::CR_PDS_WB_ISO_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl3/struct.CR_PDS_WB_ISO_EN_W.html\" title=\"struct bl602_pac::pds::pds_ctl3::CR_PDS_WB_ISO_EN_W\">CR_PDS_WB_ISO_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pds_ctl3::CR_PDS_WB_ISO_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl3/struct.CR_PDS_NP_ISO_EN_R.html\" title=\"struct bl602_pac::pds::pds_ctl3::CR_PDS_NP_ISO_EN_R\">CR_PDS_NP_ISO_EN_R</a>","synthetic":true,"types":["bl602_pac::pds::pds_ctl3::CR_PDS_NP_ISO_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl3/struct.CR_PDS_NP_ISO_EN_W.html\" title=\"struct bl602_pac::pds::pds_ctl3::CR_PDS_NP_ISO_EN_W\">CR_PDS_NP_ISO_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pds_ctl3::CR_PDS_NP_ISO_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl3/struct.CR_PDS_FORCE_MISC_GATE_CLK_R.html\" title=\"struct bl602_pac::pds::pds_ctl3::CR_PDS_FORCE_MISC_GATE_CLK_R\">CR_PDS_FORCE_MISC_GATE_CLK_R</a>","synthetic":true,"types":["bl602_pac::pds::pds_ctl3::CR_PDS_FORCE_MISC_GATE_CLK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl3/struct.CR_PDS_FORCE_MISC_GATE_CLK_W.html\" title=\"struct bl602_pac::pds::pds_ctl3::CR_PDS_FORCE_MISC_GATE_CLK_W\">CR_PDS_FORCE_MISC_GATE_CLK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pds_ctl3::CR_PDS_FORCE_MISC_GATE_CLK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl3/struct.CR_PDS_FORCE_MISC_MEM_STBY_R.html\" title=\"struct bl602_pac::pds::pds_ctl3::CR_PDS_FORCE_MISC_MEM_STBY_R\">CR_PDS_FORCE_MISC_MEM_STBY_R</a>","synthetic":true,"types":["bl602_pac::pds::pds_ctl3::CR_PDS_FORCE_MISC_MEM_STBY_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl3/struct.CR_PDS_FORCE_MISC_MEM_STBY_W.html\" title=\"struct bl602_pac::pds::pds_ctl3::CR_PDS_FORCE_MISC_MEM_STBY_W\">CR_PDS_FORCE_MISC_MEM_STBY_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pds_ctl3::CR_PDS_FORCE_MISC_MEM_STBY_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl3/struct.CR_PDS_FORCE_MISC_PDS_RST_R.html\" title=\"struct bl602_pac::pds::pds_ctl3::CR_PDS_FORCE_MISC_PDS_RST_R\">CR_PDS_FORCE_MISC_PDS_RST_R</a>","synthetic":true,"types":["bl602_pac::pds::pds_ctl3::CR_PDS_FORCE_MISC_PDS_RST_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl3/struct.CR_PDS_FORCE_MISC_PDS_RST_W.html\" title=\"struct bl602_pac::pds::pds_ctl3::CR_PDS_FORCE_MISC_PDS_RST_W\">CR_PDS_FORCE_MISC_PDS_RST_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pds_ctl3::CR_PDS_FORCE_MISC_PDS_RST_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl3/struct.CR_PDS_FORCE_MISC_ISO_EN_R.html\" title=\"struct bl602_pac::pds::pds_ctl3::CR_PDS_FORCE_MISC_ISO_EN_R\">CR_PDS_FORCE_MISC_ISO_EN_R</a>","synthetic":true,"types":["bl602_pac::pds::pds_ctl3::CR_PDS_FORCE_MISC_ISO_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl3/struct.CR_PDS_FORCE_MISC_ISO_EN_W.html\" title=\"struct bl602_pac::pds::pds_ctl3::CR_PDS_FORCE_MISC_ISO_EN_W\">CR_PDS_FORCE_MISC_ISO_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pds_ctl3::CR_PDS_FORCE_MISC_ISO_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl3/struct.CR_PDS_FORCE_MISC_PWR_OFF_R.html\" title=\"struct bl602_pac::pds::pds_ctl3::CR_PDS_FORCE_MISC_PWR_OFF_R\">CR_PDS_FORCE_MISC_PWR_OFF_R</a>","synthetic":true,"types":["bl602_pac::pds::pds_ctl3::CR_PDS_FORCE_MISC_PWR_OFF_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl3/struct.CR_PDS_FORCE_MISC_PWR_OFF_W.html\" title=\"struct bl602_pac::pds::pds_ctl3::CR_PDS_FORCE_MISC_PWR_OFF_W\">CR_PDS_FORCE_MISC_PWR_OFF_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pds_ctl3::CR_PDS_FORCE_MISC_PWR_OFF_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl3/struct.PDS_CTL3_SPEC.html\" title=\"struct bl602_pac::pds::pds_ctl3::PDS_CTL3_SPEC\">PDS_CTL3_SPEC</a>","synthetic":true,"types":["bl602_pac::pds::pds_ctl3::PDS_CTL3_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl4/struct.R.html\" title=\"struct bl602_pac::pds::pds_ctl4::R\">R</a>","synthetic":true,"types":["bl602_pac::pds::pds_ctl4::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl4/struct.W.html\" title=\"struct bl602_pac::pds::pds_ctl4::W\">W</a>","synthetic":true,"types":["bl602_pac::pds::pds_ctl4::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl4/struct.CR_PDS_MISC_GATE_CLK_R.html\" title=\"struct bl602_pac::pds::pds_ctl4::CR_PDS_MISC_GATE_CLK_R\">CR_PDS_MISC_GATE_CLK_R</a>","synthetic":true,"types":["bl602_pac::pds::pds_ctl4::CR_PDS_MISC_GATE_CLK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl4/struct.CR_PDS_MISC_GATE_CLK_W.html\" title=\"struct bl602_pac::pds::pds_ctl4::CR_PDS_MISC_GATE_CLK_W\">CR_PDS_MISC_GATE_CLK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pds_ctl4::CR_PDS_MISC_GATE_CLK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl4/struct.CR_PDS_MISC_MEM_STBY_R.html\" title=\"struct bl602_pac::pds::pds_ctl4::CR_PDS_MISC_MEM_STBY_R\">CR_PDS_MISC_MEM_STBY_R</a>","synthetic":true,"types":["bl602_pac::pds::pds_ctl4::CR_PDS_MISC_MEM_STBY_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl4/struct.CR_PDS_MISC_MEM_STBY_W.html\" title=\"struct bl602_pac::pds::pds_ctl4::CR_PDS_MISC_MEM_STBY_W\">CR_PDS_MISC_MEM_STBY_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pds_ctl4::CR_PDS_MISC_MEM_STBY_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl4/struct.CR_PDS_MISC_RESET_R.html\" title=\"struct bl602_pac::pds::pds_ctl4::CR_PDS_MISC_RESET_R\">CR_PDS_MISC_RESET_R</a>","synthetic":true,"types":["bl602_pac::pds::pds_ctl4::CR_PDS_MISC_RESET_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl4/struct.CR_PDS_MISC_RESET_W.html\" title=\"struct bl602_pac::pds::pds_ctl4::CR_PDS_MISC_RESET_W\">CR_PDS_MISC_RESET_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pds_ctl4::CR_PDS_MISC_RESET_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl4/struct.CR_PDS_MISC_PWR_OFF_R.html\" title=\"struct bl602_pac::pds::pds_ctl4::CR_PDS_MISC_PWR_OFF_R\">CR_PDS_MISC_PWR_OFF_R</a>","synthetic":true,"types":["bl602_pac::pds::pds_ctl4::CR_PDS_MISC_PWR_OFF_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl4/struct.CR_PDS_MISC_PWR_OFF_W.html\" title=\"struct bl602_pac::pds::pds_ctl4::CR_PDS_MISC_PWR_OFF_W\">CR_PDS_MISC_PWR_OFF_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pds_ctl4::CR_PDS_MISC_PWR_OFF_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl4/struct.CR_PDS_WB_GATE_CLK_R.html\" title=\"struct bl602_pac::pds::pds_ctl4::CR_PDS_WB_GATE_CLK_R\">CR_PDS_WB_GATE_CLK_R</a>","synthetic":true,"types":["bl602_pac::pds::pds_ctl4::CR_PDS_WB_GATE_CLK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl4/struct.CR_PDS_WB_GATE_CLK_W.html\" title=\"struct bl602_pac::pds::pds_ctl4::CR_PDS_WB_GATE_CLK_W\">CR_PDS_WB_GATE_CLK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pds_ctl4::CR_PDS_WB_GATE_CLK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl4/struct.CR_PDS_WB_MEM_STBY_R.html\" title=\"struct bl602_pac::pds::pds_ctl4::CR_PDS_WB_MEM_STBY_R\">CR_PDS_WB_MEM_STBY_R</a>","synthetic":true,"types":["bl602_pac::pds::pds_ctl4::CR_PDS_WB_MEM_STBY_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl4/struct.CR_PDS_WB_MEM_STBY_W.html\" title=\"struct bl602_pac::pds::pds_ctl4::CR_PDS_WB_MEM_STBY_W\">CR_PDS_WB_MEM_STBY_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pds_ctl4::CR_PDS_WB_MEM_STBY_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl4/struct.CR_PDS_WB_RESET_R.html\" title=\"struct bl602_pac::pds::pds_ctl4::CR_PDS_WB_RESET_R\">CR_PDS_WB_RESET_R</a>","synthetic":true,"types":["bl602_pac::pds::pds_ctl4::CR_PDS_WB_RESET_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl4/struct.CR_PDS_WB_RESET_W.html\" title=\"struct bl602_pac::pds::pds_ctl4::CR_PDS_WB_RESET_W\">CR_PDS_WB_RESET_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pds_ctl4::CR_PDS_WB_RESET_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl4/struct.CR_PDS_WB_PWR_OFF_R.html\" title=\"struct bl602_pac::pds::pds_ctl4::CR_PDS_WB_PWR_OFF_R\">CR_PDS_WB_PWR_OFF_R</a>","synthetic":true,"types":["bl602_pac::pds::pds_ctl4::CR_PDS_WB_PWR_OFF_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl4/struct.CR_PDS_WB_PWR_OFF_W.html\" title=\"struct bl602_pac::pds::pds_ctl4::CR_PDS_WB_PWR_OFF_W\">CR_PDS_WB_PWR_OFF_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pds_ctl4::CR_PDS_WB_PWR_OFF_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl4/struct.CR_PDS_NP_GATE_CLK_R.html\" title=\"struct bl602_pac::pds::pds_ctl4::CR_PDS_NP_GATE_CLK_R\">CR_PDS_NP_GATE_CLK_R</a>","synthetic":true,"types":["bl602_pac::pds::pds_ctl4::CR_PDS_NP_GATE_CLK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl4/struct.CR_PDS_NP_GATE_CLK_W.html\" title=\"struct bl602_pac::pds::pds_ctl4::CR_PDS_NP_GATE_CLK_W\">CR_PDS_NP_GATE_CLK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pds_ctl4::CR_PDS_NP_GATE_CLK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl4/struct.CR_PDS_NP_MEM_STBY_R.html\" title=\"struct bl602_pac::pds::pds_ctl4::CR_PDS_NP_MEM_STBY_R\">CR_PDS_NP_MEM_STBY_R</a>","synthetic":true,"types":["bl602_pac::pds::pds_ctl4::CR_PDS_NP_MEM_STBY_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl4/struct.CR_PDS_NP_MEM_STBY_W.html\" title=\"struct bl602_pac::pds::pds_ctl4::CR_PDS_NP_MEM_STBY_W\">CR_PDS_NP_MEM_STBY_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pds_ctl4::CR_PDS_NP_MEM_STBY_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl4/struct.CR_PDS_NP_RESET_R.html\" title=\"struct bl602_pac::pds::pds_ctl4::CR_PDS_NP_RESET_R\">CR_PDS_NP_RESET_R</a>","synthetic":true,"types":["bl602_pac::pds::pds_ctl4::CR_PDS_NP_RESET_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl4/struct.CR_PDS_NP_RESET_W.html\" title=\"struct bl602_pac::pds::pds_ctl4::CR_PDS_NP_RESET_W\">CR_PDS_NP_RESET_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pds_ctl4::CR_PDS_NP_RESET_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl4/struct.CR_PDS_NP_PWR_OFF_R.html\" title=\"struct bl602_pac::pds::pds_ctl4::CR_PDS_NP_PWR_OFF_R\">CR_PDS_NP_PWR_OFF_R</a>","synthetic":true,"types":["bl602_pac::pds::pds_ctl4::CR_PDS_NP_PWR_OFF_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl4/struct.CR_PDS_NP_PWR_OFF_W.html\" title=\"struct bl602_pac::pds::pds_ctl4::CR_PDS_NP_PWR_OFF_W\">CR_PDS_NP_PWR_OFF_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pds_ctl4::CR_PDS_NP_PWR_OFF_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ctl4/struct.PDS_CTL4_SPEC.html\" title=\"struct bl602_pac::pds::pds_ctl4::PDS_CTL4_SPEC\">PDS_CTL4_SPEC</a>","synthetic":true,"types":["bl602_pac::pds::pds_ctl4::PDS_CTL4_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_stat/struct.R.html\" title=\"struct bl602_pac::pds::pds_stat::R\">R</a>","synthetic":true,"types":["bl602_pac::pds::pds_stat::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_stat/struct.W.html\" title=\"struct bl602_pac::pds::pds_stat::W\">W</a>","synthetic":true,"types":["bl602_pac::pds::pds_stat::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_stat/struct.RO_PDS_PLL_STATE_R.html\" title=\"struct bl602_pac::pds::pds_stat::RO_PDS_PLL_STATE_R\">RO_PDS_PLL_STATE_R</a>","synthetic":true,"types":["bl602_pac::pds::pds_stat::RO_PDS_PLL_STATE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_stat/struct.RO_PDS_PLL_STATE_W.html\" title=\"struct bl602_pac::pds::pds_stat::RO_PDS_PLL_STATE_W\">RO_PDS_PLL_STATE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pds_stat::RO_PDS_PLL_STATE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_stat/struct.RO_PDS_RF_STATE_R.html\" title=\"struct bl602_pac::pds::pds_stat::RO_PDS_RF_STATE_R\">RO_PDS_RF_STATE_R</a>","synthetic":true,"types":["bl602_pac::pds::pds_stat::RO_PDS_RF_STATE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_stat/struct.RO_PDS_RF_STATE_W.html\" title=\"struct bl602_pac::pds::pds_stat::RO_PDS_RF_STATE_W\">RO_PDS_RF_STATE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pds_stat::RO_PDS_RF_STATE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_stat/struct.RO_PDS_STATE_R.html\" title=\"struct bl602_pac::pds::pds_stat::RO_PDS_STATE_R\">RO_PDS_STATE_R</a>","synthetic":true,"types":["bl602_pac::pds::pds_stat::RO_PDS_STATE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_stat/struct.RO_PDS_STATE_W.html\" title=\"struct bl602_pac::pds::pds_stat::RO_PDS_STATE_W\">RO_PDS_STATE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pds_stat::RO_PDS_STATE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_stat/struct.PDS_STAT_SPEC.html\" title=\"struct bl602_pac::pds::pds_stat::PDS_STAT_SPEC\">PDS_STAT_SPEC</a>","synthetic":true,"types":["bl602_pac::pds::pds_stat::PDS_STAT_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ram1/struct.R.html\" title=\"struct bl602_pac::pds::pds_ram1::R\">R</a>","synthetic":true,"types":["bl602_pac::pds::pds_ram1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ram1/struct.W.html\" title=\"struct bl602_pac::pds::pds_ram1::W\">W</a>","synthetic":true,"types":["bl602_pac::pds::pds_ram1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ram1/struct.CR_NP_SRAM_PWR_R.html\" title=\"struct bl602_pac::pds::pds_ram1::CR_NP_SRAM_PWR_R\">CR_NP_SRAM_PWR_R</a>","synthetic":true,"types":["bl602_pac::pds::pds_ram1::CR_NP_SRAM_PWR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ram1/struct.CR_NP_SRAM_PWR_W.html\" title=\"struct bl602_pac::pds::pds_ram1::CR_NP_SRAM_PWR_W\">CR_NP_SRAM_PWR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pds_ram1::CR_NP_SRAM_PWR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pds_ram1/struct.PDS_RAM1_SPEC.html\" title=\"struct bl602_pac::pds::pds_ram1::PDS_RAM1_SPEC\">PDS_RAM1_SPEC</a>","synthetic":true,"types":["bl602_pac::pds::pds_ram1::PDS_RAM1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/rc32m_ctrl0/struct.R.html\" title=\"struct bl602_pac::pds::rc32m_ctrl0::R\">R</a>","synthetic":true,"types":["bl602_pac::pds::rc32m_ctrl0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/rc32m_ctrl0/struct.W.html\" title=\"struct bl602_pac::pds::rc32m_ctrl0::W\">W</a>","synthetic":true,"types":["bl602_pac::pds::rc32m_ctrl0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/rc32m_ctrl0/struct.RC32M_CODE_FR_EXT_R.html\" title=\"struct bl602_pac::pds::rc32m_ctrl0::RC32M_CODE_FR_EXT_R\">RC32M_CODE_FR_EXT_R</a>","synthetic":true,"types":["bl602_pac::pds::rc32m_ctrl0::RC32M_CODE_FR_EXT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/rc32m_ctrl0/struct.RC32M_CODE_FR_EXT_W.html\" title=\"struct bl602_pac::pds::rc32m_ctrl0::RC32M_CODE_FR_EXT_W\">RC32M_CODE_FR_EXT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::rc32m_ctrl0::RC32M_CODE_FR_EXT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/rc32m_ctrl0/struct.RC32M_PD_R.html\" title=\"struct bl602_pac::pds::rc32m_ctrl0::RC32M_PD_R\">RC32M_PD_R</a>","synthetic":true,"types":["bl602_pac::pds::rc32m_ctrl0::RC32M_PD_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/rc32m_ctrl0/struct.RC32M_PD_W.html\" title=\"struct bl602_pac::pds::rc32m_ctrl0::RC32M_PD_W\">RC32M_PD_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::rc32m_ctrl0::RC32M_PD_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/rc32m_ctrl0/struct.RC32M_CAL_EN_R.html\" title=\"struct bl602_pac::pds::rc32m_ctrl0::RC32M_CAL_EN_R\">RC32M_CAL_EN_R</a>","synthetic":true,"types":["bl602_pac::pds::rc32m_ctrl0::RC32M_CAL_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/rc32m_ctrl0/struct.RC32M_CAL_EN_W.html\" title=\"struct bl602_pac::pds::rc32m_ctrl0::RC32M_CAL_EN_W\">RC32M_CAL_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::rc32m_ctrl0::RC32M_CAL_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/rc32m_ctrl0/struct.RC32M_EXT_CODE_EN_R.html\" title=\"struct bl602_pac::pds::rc32m_ctrl0::RC32M_EXT_CODE_EN_R\">RC32M_EXT_CODE_EN_R</a>","synthetic":true,"types":["bl602_pac::pds::rc32m_ctrl0::RC32M_EXT_CODE_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/rc32m_ctrl0/struct.RC32M_EXT_CODE_EN_W.html\" title=\"struct bl602_pac::pds::rc32m_ctrl0::RC32M_EXT_CODE_EN_W\">RC32M_EXT_CODE_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::rc32m_ctrl0::RC32M_EXT_CODE_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/rc32m_ctrl0/struct.RC32M_REFCLK_HALF_R.html\" title=\"struct bl602_pac::pds::rc32m_ctrl0::RC32M_REFCLK_HALF_R\">RC32M_REFCLK_HALF_R</a>","synthetic":true,"types":["bl602_pac::pds::rc32m_ctrl0::RC32M_REFCLK_HALF_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/rc32m_ctrl0/struct.RC32M_REFCLK_HALF_W.html\" title=\"struct bl602_pac::pds::rc32m_ctrl0::RC32M_REFCLK_HALF_W\">RC32M_REFCLK_HALF_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::rc32m_ctrl0::RC32M_REFCLK_HALF_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/rc32m_ctrl0/struct.RC32M_ALLOW_CAL_R.html\" title=\"struct bl602_pac::pds::rc32m_ctrl0::RC32M_ALLOW_CAL_R\">RC32M_ALLOW_CAL_R</a>","synthetic":true,"types":["bl602_pac::pds::rc32m_ctrl0::RC32M_ALLOW_CAL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/rc32m_ctrl0/struct.RC32M_ALLOW_CAL_W.html\" title=\"struct bl602_pac::pds::rc32m_ctrl0::RC32M_ALLOW_CAL_W\">RC32M_ALLOW_CAL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::rc32m_ctrl0::RC32M_ALLOW_CAL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/rc32m_ctrl0/struct.RC32M_DIG_CODE_FR_CAL_R.html\" title=\"struct bl602_pac::pds::rc32m_ctrl0::RC32M_DIG_CODE_FR_CAL_R\">RC32M_DIG_CODE_FR_CAL_R</a>","synthetic":true,"types":["bl602_pac::pds::rc32m_ctrl0::RC32M_DIG_CODE_FR_CAL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/rc32m_ctrl0/struct.RC32M_DIG_CODE_FR_CAL_W.html\" title=\"struct bl602_pac::pds::rc32m_ctrl0::RC32M_DIG_CODE_FR_CAL_W\">RC32M_DIG_CODE_FR_CAL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::rc32m_ctrl0::RC32M_DIG_CODE_FR_CAL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/rc32m_ctrl0/struct.RC32M_CAL_PRECHARGE_R.html\" title=\"struct bl602_pac::pds::rc32m_ctrl0::RC32M_CAL_PRECHARGE_R\">RC32M_CAL_PRECHARGE_R</a>","synthetic":true,"types":["bl602_pac::pds::rc32m_ctrl0::RC32M_CAL_PRECHARGE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/rc32m_ctrl0/struct.RC32M_CAL_PRECHARGE_W.html\" title=\"struct bl602_pac::pds::rc32m_ctrl0::RC32M_CAL_PRECHARGE_W\">RC32M_CAL_PRECHARGE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::rc32m_ctrl0::RC32M_CAL_PRECHARGE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/rc32m_ctrl0/struct.RC32M_CAL_DIV_R.html\" title=\"struct bl602_pac::pds::rc32m_ctrl0::RC32M_CAL_DIV_R\">RC32M_CAL_DIV_R</a>","synthetic":true,"types":["bl602_pac::pds::rc32m_ctrl0::RC32M_CAL_DIV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/rc32m_ctrl0/struct.RC32M_CAL_DIV_W.html\" title=\"struct bl602_pac::pds::rc32m_ctrl0::RC32M_CAL_DIV_W\">RC32M_CAL_DIV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::rc32m_ctrl0::RC32M_CAL_DIV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/rc32m_ctrl0/struct.RC32M_CAL_INPROGRESS_R.html\" title=\"struct bl602_pac::pds::rc32m_ctrl0::RC32M_CAL_INPROGRESS_R\">RC32M_CAL_INPROGRESS_R</a>","synthetic":true,"types":["bl602_pac::pds::rc32m_ctrl0::RC32M_CAL_INPROGRESS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/rc32m_ctrl0/struct.RC32M_CAL_INPROGRESS_W.html\" title=\"struct bl602_pac::pds::rc32m_ctrl0::RC32M_CAL_INPROGRESS_W\">RC32M_CAL_INPROGRESS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::rc32m_ctrl0::RC32M_CAL_INPROGRESS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/rc32m_ctrl0/struct.RC32M_RDY_R.html\" title=\"struct bl602_pac::pds::rc32m_ctrl0::RC32M_RDY_R\">RC32M_RDY_R</a>","synthetic":true,"types":["bl602_pac::pds::rc32m_ctrl0::RC32M_RDY_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/rc32m_ctrl0/struct.RC32M_RDY_W.html\" title=\"struct bl602_pac::pds::rc32m_ctrl0::RC32M_RDY_W\">RC32M_RDY_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::rc32m_ctrl0::RC32M_RDY_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/rc32m_ctrl0/struct.RC32M_CAL_DONE_R.html\" title=\"struct bl602_pac::pds::rc32m_ctrl0::RC32M_CAL_DONE_R\">RC32M_CAL_DONE_R</a>","synthetic":true,"types":["bl602_pac::pds::rc32m_ctrl0::RC32M_CAL_DONE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/rc32m_ctrl0/struct.RC32M_CAL_DONE_W.html\" title=\"struct bl602_pac::pds::rc32m_ctrl0::RC32M_CAL_DONE_W\">RC32M_CAL_DONE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::rc32m_ctrl0::RC32M_CAL_DONE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/rc32m_ctrl0/struct.RC32M_CTRL0_SPEC.html\" title=\"struct bl602_pac::pds::rc32m_ctrl0::RC32M_CTRL0_SPEC\">RC32M_CTRL0_SPEC</a>","synthetic":true,"types":["bl602_pac::pds::rc32m_ctrl0::RC32M_CTRL0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/rc32m_ctrl1/struct.R.html\" title=\"struct bl602_pac::pds::rc32m_ctrl1::R\">R</a>","synthetic":true,"types":["bl602_pac::pds::rc32m_ctrl1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/rc32m_ctrl1/struct.W.html\" title=\"struct bl602_pac::pds::rc32m_ctrl1::W\">W</a>","synthetic":true,"types":["bl602_pac::pds::rc32m_ctrl1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/rc32m_ctrl1/struct.RC32M_RESERVED_R.html\" title=\"struct bl602_pac::pds::rc32m_ctrl1::RC32M_RESERVED_R\">RC32M_RESERVED_R</a>","synthetic":true,"types":["bl602_pac::pds::rc32m_ctrl1::RC32M_RESERVED_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/rc32m_ctrl1/struct.RC32M_RESERVED_W.html\" title=\"struct bl602_pac::pds::rc32m_ctrl1::RC32M_RESERVED_W\">RC32M_RESERVED_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::rc32m_ctrl1::RC32M_RESERVED_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/rc32m_ctrl1/struct.RC32M_CLK_FORCE_ON_R.html\" title=\"struct bl602_pac::pds::rc32m_ctrl1::RC32M_CLK_FORCE_ON_R\">RC32M_CLK_FORCE_ON_R</a>","synthetic":true,"types":["bl602_pac::pds::rc32m_ctrl1::RC32M_CLK_FORCE_ON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/rc32m_ctrl1/struct.RC32M_CLK_FORCE_ON_W.html\" title=\"struct bl602_pac::pds::rc32m_ctrl1::RC32M_CLK_FORCE_ON_W\">RC32M_CLK_FORCE_ON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::rc32m_ctrl1::RC32M_CLK_FORCE_ON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/rc32m_ctrl1/struct.RC32M_CLK_INV_R.html\" title=\"struct bl602_pac::pds::rc32m_ctrl1::RC32M_CLK_INV_R\">RC32M_CLK_INV_R</a>","synthetic":true,"types":["bl602_pac::pds::rc32m_ctrl1::RC32M_CLK_INV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/rc32m_ctrl1/struct.RC32M_CLK_INV_W.html\" title=\"struct bl602_pac::pds::rc32m_ctrl1::RC32M_CLK_INV_W\">RC32M_CLK_INV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::rc32m_ctrl1::RC32M_CLK_INV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/rc32m_ctrl1/struct.RC32M_CLK_SOFT_RST_R.html\" title=\"struct bl602_pac::pds::rc32m_ctrl1::RC32M_CLK_SOFT_RST_R\">RC32M_CLK_SOFT_RST_R</a>","synthetic":true,"types":["bl602_pac::pds::rc32m_ctrl1::RC32M_CLK_SOFT_RST_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/rc32m_ctrl1/struct.RC32M_CLK_SOFT_RST_W.html\" title=\"struct bl602_pac::pds::rc32m_ctrl1::RC32M_CLK_SOFT_RST_W\">RC32M_CLK_SOFT_RST_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::rc32m_ctrl1::RC32M_CLK_SOFT_RST_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/rc32m_ctrl1/struct.RC32M_SOFT_RST_R.html\" title=\"struct bl602_pac::pds::rc32m_ctrl1::RC32M_SOFT_RST_R\">RC32M_SOFT_RST_R</a>","synthetic":true,"types":["bl602_pac::pds::rc32m_ctrl1::RC32M_SOFT_RST_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/rc32m_ctrl1/struct.RC32M_SOFT_RST_W.html\" title=\"struct bl602_pac::pds::rc32m_ctrl1::RC32M_SOFT_RST_W\">RC32M_SOFT_RST_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::rc32m_ctrl1::RC32M_SOFT_RST_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/rc32m_ctrl1/struct.RC32M_TEST_EN_R.html\" title=\"struct bl602_pac::pds::rc32m_ctrl1::RC32M_TEST_EN_R\">RC32M_TEST_EN_R</a>","synthetic":true,"types":["bl602_pac::pds::rc32m_ctrl1::RC32M_TEST_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/rc32m_ctrl1/struct.RC32M_TEST_EN_W.html\" title=\"struct bl602_pac::pds::rc32m_ctrl1::RC32M_TEST_EN_W\">RC32M_TEST_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::rc32m_ctrl1::RC32M_TEST_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/rc32m_ctrl1/struct.RC32M_CTRL1_SPEC.html\" title=\"struct bl602_pac::pds::rc32m_ctrl1::RC32M_CTRL1_SPEC\">RC32M_CTRL1_SPEC</a>","synthetic":true,"types":["bl602_pac::pds::rc32m_ctrl1::RC32M_CTRL1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pu_rst_clkpll/struct.R.html\" title=\"struct bl602_pac::pds::pu_rst_clkpll::R\">R</a>","synthetic":true,"types":["bl602_pac::pds::pu_rst_clkpll::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pu_rst_clkpll/struct.W.html\" title=\"struct bl602_pac::pds::pu_rst_clkpll::W\">W</a>","synthetic":true,"types":["bl602_pac::pds::pu_rst_clkpll::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pu_rst_clkpll/struct.PU_CLKPLL_R.html\" title=\"struct bl602_pac::pds::pu_rst_clkpll::PU_CLKPLL_R\">PU_CLKPLL_R</a>","synthetic":true,"types":["bl602_pac::pds::pu_rst_clkpll::PU_CLKPLL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pu_rst_clkpll/struct.PU_CLKPLL_W.html\" title=\"struct bl602_pac::pds::pu_rst_clkpll::PU_CLKPLL_W\">PU_CLKPLL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pu_rst_clkpll::PU_CLKPLL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pu_rst_clkpll/struct.PU_CLKPLL_SFREG_R.html\" title=\"struct bl602_pac::pds::pu_rst_clkpll::PU_CLKPLL_SFREG_R\">PU_CLKPLL_SFREG_R</a>","synthetic":true,"types":["bl602_pac::pds::pu_rst_clkpll::PU_CLKPLL_SFREG_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pu_rst_clkpll/struct.PU_CLKPLL_SFREG_W.html\" title=\"struct bl602_pac::pds::pu_rst_clkpll::PU_CLKPLL_SFREG_W\">PU_CLKPLL_SFREG_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pu_rst_clkpll::PU_CLKPLL_SFREG_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pu_rst_clkpll/struct.CLKPLL_PU_CP_R.html\" title=\"struct bl602_pac::pds::pu_rst_clkpll::CLKPLL_PU_CP_R\">CLKPLL_PU_CP_R</a>","synthetic":true,"types":["bl602_pac::pds::pu_rst_clkpll::CLKPLL_PU_CP_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pu_rst_clkpll/struct.CLKPLL_PU_CP_W.html\" title=\"struct bl602_pac::pds::pu_rst_clkpll::CLKPLL_PU_CP_W\">CLKPLL_PU_CP_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pu_rst_clkpll::CLKPLL_PU_CP_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pu_rst_clkpll/struct.CLKPLL_PU_PFD_R.html\" title=\"struct bl602_pac::pds::pu_rst_clkpll::CLKPLL_PU_PFD_R\">CLKPLL_PU_PFD_R</a>","synthetic":true,"types":["bl602_pac::pds::pu_rst_clkpll::CLKPLL_PU_PFD_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pu_rst_clkpll/struct.CLKPLL_PU_PFD_W.html\" title=\"struct bl602_pac::pds::pu_rst_clkpll::CLKPLL_PU_PFD_W\">CLKPLL_PU_PFD_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pu_rst_clkpll::CLKPLL_PU_PFD_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pu_rst_clkpll/struct.CLKPLL_PU_CLAMP_OP_R.html\" title=\"struct bl602_pac::pds::pu_rst_clkpll::CLKPLL_PU_CLAMP_OP_R\">CLKPLL_PU_CLAMP_OP_R</a>","synthetic":true,"types":["bl602_pac::pds::pu_rst_clkpll::CLKPLL_PU_CLAMP_OP_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pu_rst_clkpll/struct.CLKPLL_PU_CLAMP_OP_W.html\" title=\"struct bl602_pac::pds::pu_rst_clkpll::CLKPLL_PU_CLAMP_OP_W\">CLKPLL_PU_CLAMP_OP_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pu_rst_clkpll::CLKPLL_PU_CLAMP_OP_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pu_rst_clkpll/struct.CLKPLL_PU_FBDV_R.html\" title=\"struct bl602_pac::pds::pu_rst_clkpll::CLKPLL_PU_FBDV_R\">CLKPLL_PU_FBDV_R</a>","synthetic":true,"types":["bl602_pac::pds::pu_rst_clkpll::CLKPLL_PU_FBDV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pu_rst_clkpll/struct.CLKPLL_PU_FBDV_W.html\" title=\"struct bl602_pac::pds::pu_rst_clkpll::CLKPLL_PU_FBDV_W\">CLKPLL_PU_FBDV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pu_rst_clkpll::CLKPLL_PU_FBDV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pu_rst_clkpll/struct.CLKPLL_PU_POSTDIV_R.html\" title=\"struct bl602_pac::pds::pu_rst_clkpll::CLKPLL_PU_POSTDIV_R\">CLKPLL_PU_POSTDIV_R</a>","synthetic":true,"types":["bl602_pac::pds::pu_rst_clkpll::CLKPLL_PU_POSTDIV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pu_rst_clkpll/struct.CLKPLL_PU_POSTDIV_W.html\" title=\"struct bl602_pac::pds::pu_rst_clkpll::CLKPLL_PU_POSTDIV_W\">CLKPLL_PU_POSTDIV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pu_rst_clkpll::CLKPLL_PU_POSTDIV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pu_rst_clkpll/struct.CLKPLL_RESET_REFDIV_R.html\" title=\"struct bl602_pac::pds::pu_rst_clkpll::CLKPLL_RESET_REFDIV_R\">CLKPLL_RESET_REFDIV_R</a>","synthetic":true,"types":["bl602_pac::pds::pu_rst_clkpll::CLKPLL_RESET_REFDIV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pu_rst_clkpll/struct.CLKPLL_RESET_REFDIV_W.html\" title=\"struct bl602_pac::pds::pu_rst_clkpll::CLKPLL_RESET_REFDIV_W\">CLKPLL_RESET_REFDIV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pu_rst_clkpll::CLKPLL_RESET_REFDIV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pu_rst_clkpll/struct.CLKPLL_RESET_FBDV_R.html\" title=\"struct bl602_pac::pds::pu_rst_clkpll::CLKPLL_RESET_FBDV_R\">CLKPLL_RESET_FBDV_R</a>","synthetic":true,"types":["bl602_pac::pds::pu_rst_clkpll::CLKPLL_RESET_FBDV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pu_rst_clkpll/struct.CLKPLL_RESET_FBDV_W.html\" title=\"struct bl602_pac::pds::pu_rst_clkpll::CLKPLL_RESET_FBDV_W\">CLKPLL_RESET_FBDV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pu_rst_clkpll::CLKPLL_RESET_FBDV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pu_rst_clkpll/struct.CLKPLL_RESET_POSTDIV_R.html\" title=\"struct bl602_pac::pds::pu_rst_clkpll::CLKPLL_RESET_POSTDIV_R\">CLKPLL_RESET_POSTDIV_R</a>","synthetic":true,"types":["bl602_pac::pds::pu_rst_clkpll::CLKPLL_RESET_POSTDIV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pu_rst_clkpll/struct.CLKPLL_RESET_POSTDIV_W.html\" title=\"struct bl602_pac::pds::pu_rst_clkpll::CLKPLL_RESET_POSTDIV_W\">CLKPLL_RESET_POSTDIV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pu_rst_clkpll::CLKPLL_RESET_POSTDIV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pu_rst_clkpll/struct.CLKPLL_SDM_RESET_R.html\" title=\"struct bl602_pac::pds::pu_rst_clkpll::CLKPLL_SDM_RESET_R\">CLKPLL_SDM_RESET_R</a>","synthetic":true,"types":["bl602_pac::pds::pu_rst_clkpll::CLKPLL_SDM_RESET_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pu_rst_clkpll/struct.CLKPLL_SDM_RESET_W.html\" title=\"struct bl602_pac::pds::pu_rst_clkpll::CLKPLL_SDM_RESET_W\">CLKPLL_SDM_RESET_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::pu_rst_clkpll::CLKPLL_SDM_RESET_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/pu_rst_clkpll/struct.PU_RST_CLKPLL_SPEC.html\" title=\"struct bl602_pac::pds::pu_rst_clkpll::PU_RST_CLKPLL_SPEC\">PU_RST_CLKPLL_SPEC</a>","synthetic":true,"types":["bl602_pac::pds::pu_rst_clkpll::PU_RST_CLKPLL_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_top_ctrl/struct.R.html\" title=\"struct bl602_pac::pds::clkpll_top_ctrl::R\">R</a>","synthetic":true,"types":["bl602_pac::pds::clkpll_top_ctrl::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_top_ctrl/struct.W.html\" title=\"struct bl602_pac::pds::clkpll_top_ctrl::W\">W</a>","synthetic":true,"types":["bl602_pac::pds::clkpll_top_ctrl::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_top_ctrl/struct.CLKPLL_VG13_SEL_R.html\" title=\"struct bl602_pac::pds::clkpll_top_ctrl::CLKPLL_VG13_SEL_R\">CLKPLL_VG13_SEL_R</a>","synthetic":true,"types":["bl602_pac::pds::clkpll_top_ctrl::CLKPLL_VG13_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_top_ctrl/struct.CLKPLL_VG13_SEL_W.html\" title=\"struct bl602_pac::pds::clkpll_top_ctrl::CLKPLL_VG13_SEL_W\">CLKPLL_VG13_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::clkpll_top_ctrl::CLKPLL_VG13_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_top_ctrl/struct.CLKPLL_VG11_SEL_R.html\" title=\"struct bl602_pac::pds::clkpll_top_ctrl::CLKPLL_VG11_SEL_R\">CLKPLL_VG11_SEL_R</a>","synthetic":true,"types":["bl602_pac::pds::clkpll_top_ctrl::CLKPLL_VG11_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_top_ctrl/struct.CLKPLL_VG11_SEL_W.html\" title=\"struct bl602_pac::pds::clkpll_top_ctrl::CLKPLL_VG11_SEL_W\">CLKPLL_VG11_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::clkpll_top_ctrl::CLKPLL_VG11_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_top_ctrl/struct.CLKPLL_REFCLK_SEL_R.html\" title=\"struct bl602_pac::pds::clkpll_top_ctrl::CLKPLL_REFCLK_SEL_R\">CLKPLL_REFCLK_SEL_R</a>","synthetic":true,"types":["bl602_pac::pds::clkpll_top_ctrl::CLKPLL_REFCLK_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_top_ctrl/struct.CLKPLL_REFCLK_SEL_W.html\" title=\"struct bl602_pac::pds::clkpll_top_ctrl::CLKPLL_REFCLK_SEL_W\">CLKPLL_REFCLK_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::clkpll_top_ctrl::CLKPLL_REFCLK_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_top_ctrl/struct.CLKPLL_XTAL_RC32M_SEL_R.html\" title=\"struct bl602_pac::pds::clkpll_top_ctrl::CLKPLL_XTAL_RC32M_SEL_R\">CLKPLL_XTAL_RC32M_SEL_R</a>","synthetic":true,"types":["bl602_pac::pds::clkpll_top_ctrl::CLKPLL_XTAL_RC32M_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_top_ctrl/struct.CLKPLL_XTAL_RC32M_SEL_W.html\" title=\"struct bl602_pac::pds::clkpll_top_ctrl::CLKPLL_XTAL_RC32M_SEL_W\">CLKPLL_XTAL_RC32M_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::clkpll_top_ctrl::CLKPLL_XTAL_RC32M_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_top_ctrl/struct.CLKPLL_REFDIV_RATIO_R.html\" title=\"struct bl602_pac::pds::clkpll_top_ctrl::CLKPLL_REFDIV_RATIO_R\">CLKPLL_REFDIV_RATIO_R</a>","synthetic":true,"types":["bl602_pac::pds::clkpll_top_ctrl::CLKPLL_REFDIV_RATIO_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_top_ctrl/struct.CLKPLL_REFDIV_RATIO_W.html\" title=\"struct bl602_pac::pds::clkpll_top_ctrl::CLKPLL_REFDIV_RATIO_W\">CLKPLL_REFDIV_RATIO_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::clkpll_top_ctrl::CLKPLL_REFDIV_RATIO_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_top_ctrl/struct.CLKPLL_POSTDIV_R.html\" title=\"struct bl602_pac::pds::clkpll_top_ctrl::CLKPLL_POSTDIV_R\">CLKPLL_POSTDIV_R</a>","synthetic":true,"types":["bl602_pac::pds::clkpll_top_ctrl::CLKPLL_POSTDIV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_top_ctrl/struct.CLKPLL_POSTDIV_W.html\" title=\"struct bl602_pac::pds::clkpll_top_ctrl::CLKPLL_POSTDIV_W\">CLKPLL_POSTDIV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::clkpll_top_ctrl::CLKPLL_POSTDIV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_top_ctrl/struct.CLKPLL_TOP_CTRL_SPEC.html\" title=\"struct bl602_pac::pds::clkpll_top_ctrl::CLKPLL_TOP_CTRL_SPEC\">CLKPLL_TOP_CTRL_SPEC</a>","synthetic":true,"types":["bl602_pac::pds::clkpll_top_ctrl::CLKPLL_TOP_CTRL_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_cp/struct.R.html\" title=\"struct bl602_pac::pds::clkpll_cp::R\">R</a>","synthetic":true,"types":["bl602_pac::pds::clkpll_cp::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_cp/struct.W.html\" title=\"struct bl602_pac::pds::clkpll_cp::W\">W</a>","synthetic":true,"types":["bl602_pac::pds::clkpll_cp::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_cp/struct.CLKPLL_CP_OPAMP_EN_R.html\" title=\"struct bl602_pac::pds::clkpll_cp::CLKPLL_CP_OPAMP_EN_R\">CLKPLL_CP_OPAMP_EN_R</a>","synthetic":true,"types":["bl602_pac::pds::clkpll_cp::CLKPLL_CP_OPAMP_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_cp/struct.CLKPLL_CP_OPAMP_EN_W.html\" title=\"struct bl602_pac::pds::clkpll_cp::CLKPLL_CP_OPAMP_EN_W\">CLKPLL_CP_OPAMP_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::clkpll_cp::CLKPLL_CP_OPAMP_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_cp/struct.CLKPLL_CP_STARTUP_EN_R.html\" title=\"struct bl602_pac::pds::clkpll_cp::CLKPLL_CP_STARTUP_EN_R\">CLKPLL_CP_STARTUP_EN_R</a>","synthetic":true,"types":["bl602_pac::pds::clkpll_cp::CLKPLL_CP_STARTUP_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_cp/struct.CLKPLL_CP_STARTUP_EN_W.html\" title=\"struct bl602_pac::pds::clkpll_cp::CLKPLL_CP_STARTUP_EN_W\">CLKPLL_CP_STARTUP_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::clkpll_cp::CLKPLL_CP_STARTUP_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_cp/struct.CLKPLL_INT_FRAC_SW_R.html\" title=\"struct bl602_pac::pds::clkpll_cp::CLKPLL_INT_FRAC_SW_R\">CLKPLL_INT_FRAC_SW_R</a>","synthetic":true,"types":["bl602_pac::pds::clkpll_cp::CLKPLL_INT_FRAC_SW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_cp/struct.CLKPLL_INT_FRAC_SW_W.html\" title=\"struct bl602_pac::pds::clkpll_cp::CLKPLL_INT_FRAC_SW_W\">CLKPLL_INT_FRAC_SW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::clkpll_cp::CLKPLL_INT_FRAC_SW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_cp/struct.CLKPLL_ICP_1U_R.html\" title=\"struct bl602_pac::pds::clkpll_cp::CLKPLL_ICP_1U_R\">CLKPLL_ICP_1U_R</a>","synthetic":true,"types":["bl602_pac::pds::clkpll_cp::CLKPLL_ICP_1U_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_cp/struct.CLKPLL_ICP_1U_W.html\" title=\"struct bl602_pac::pds::clkpll_cp::CLKPLL_ICP_1U_W\">CLKPLL_ICP_1U_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::clkpll_cp::CLKPLL_ICP_1U_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_cp/struct.CLKPLL_ICP_5U_R.html\" title=\"struct bl602_pac::pds::clkpll_cp::CLKPLL_ICP_5U_R\">CLKPLL_ICP_5U_R</a>","synthetic":true,"types":["bl602_pac::pds::clkpll_cp::CLKPLL_ICP_5U_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_cp/struct.CLKPLL_ICP_5U_W.html\" title=\"struct bl602_pac::pds::clkpll_cp::CLKPLL_ICP_5U_W\">CLKPLL_ICP_5U_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::clkpll_cp::CLKPLL_ICP_5U_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_cp/struct.CLKPLL_SEL_CP_BIAS_R.html\" title=\"struct bl602_pac::pds::clkpll_cp::CLKPLL_SEL_CP_BIAS_R\">CLKPLL_SEL_CP_BIAS_R</a>","synthetic":true,"types":["bl602_pac::pds::clkpll_cp::CLKPLL_SEL_CP_BIAS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_cp/struct.CLKPLL_SEL_CP_BIAS_W.html\" title=\"struct bl602_pac::pds::clkpll_cp::CLKPLL_SEL_CP_BIAS_W\">CLKPLL_SEL_CP_BIAS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::clkpll_cp::CLKPLL_SEL_CP_BIAS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_cp/struct.CLKPLL_CP_SPEC.html\" title=\"struct bl602_pac::pds::clkpll_cp::CLKPLL_CP_SPEC\">CLKPLL_CP_SPEC</a>","synthetic":true,"types":["bl602_pac::pds::clkpll_cp::CLKPLL_CP_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_rz/struct.R.html\" title=\"struct bl602_pac::pds::clkpll_rz::R\">R</a>","synthetic":true,"types":["bl602_pac::pds::clkpll_rz::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_rz/struct.W.html\" title=\"struct bl602_pac::pds::clkpll_rz::W\">W</a>","synthetic":true,"types":["bl602_pac::pds::clkpll_rz::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_rz/struct.CLKPLL_RZ_R.html\" title=\"struct bl602_pac::pds::clkpll_rz::CLKPLL_RZ_R\">CLKPLL_RZ_R</a>","synthetic":true,"types":["bl602_pac::pds::clkpll_rz::CLKPLL_RZ_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_rz/struct.CLKPLL_RZ_W.html\" title=\"struct bl602_pac::pds::clkpll_rz::CLKPLL_RZ_W\">CLKPLL_RZ_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::clkpll_rz::CLKPLL_RZ_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_rz/struct.CLKPLL_CZ_R.html\" title=\"struct bl602_pac::pds::clkpll_rz::CLKPLL_CZ_R\">CLKPLL_CZ_R</a>","synthetic":true,"types":["bl602_pac::pds::clkpll_rz::CLKPLL_CZ_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_rz/struct.CLKPLL_CZ_W.html\" title=\"struct bl602_pac::pds::clkpll_rz::CLKPLL_CZ_W\">CLKPLL_CZ_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::clkpll_rz::CLKPLL_CZ_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_rz/struct.CLKPLL_C3_R.html\" title=\"struct bl602_pac::pds::clkpll_rz::CLKPLL_C3_R\">CLKPLL_C3_R</a>","synthetic":true,"types":["bl602_pac::pds::clkpll_rz::CLKPLL_C3_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_rz/struct.CLKPLL_C3_W.html\" title=\"struct bl602_pac::pds::clkpll_rz::CLKPLL_C3_W\">CLKPLL_C3_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::clkpll_rz::CLKPLL_C3_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_rz/struct.CLKPLL_R4_SHORT_R.html\" title=\"struct bl602_pac::pds::clkpll_rz::CLKPLL_R4_SHORT_R\">CLKPLL_R4_SHORT_R</a>","synthetic":true,"types":["bl602_pac::pds::clkpll_rz::CLKPLL_R4_SHORT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_rz/struct.CLKPLL_R4_SHORT_W.html\" title=\"struct bl602_pac::pds::clkpll_rz::CLKPLL_R4_SHORT_W\">CLKPLL_R4_SHORT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::clkpll_rz::CLKPLL_R4_SHORT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_rz/struct.CLKPLL_R4_R.html\" title=\"struct bl602_pac::pds::clkpll_rz::CLKPLL_R4_R\">CLKPLL_R4_R</a>","synthetic":true,"types":["bl602_pac::pds::clkpll_rz::CLKPLL_R4_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_rz/struct.CLKPLL_R4_W.html\" title=\"struct bl602_pac::pds::clkpll_rz::CLKPLL_R4_W\">CLKPLL_R4_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::clkpll_rz::CLKPLL_R4_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_rz/struct.CLKPLL_C4_EN_R.html\" title=\"struct bl602_pac::pds::clkpll_rz::CLKPLL_C4_EN_R\">CLKPLL_C4_EN_R</a>","synthetic":true,"types":["bl602_pac::pds::clkpll_rz::CLKPLL_C4_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_rz/struct.CLKPLL_C4_EN_W.html\" title=\"struct bl602_pac::pds::clkpll_rz::CLKPLL_C4_EN_W\">CLKPLL_C4_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::clkpll_rz::CLKPLL_C4_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_rz/struct.CLKPLL_RZ_SPEC.html\" title=\"struct bl602_pac::pds::clkpll_rz::CLKPLL_RZ_SPEC\">CLKPLL_RZ_SPEC</a>","synthetic":true,"types":["bl602_pac::pds::clkpll_rz::CLKPLL_RZ_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_fbdv/struct.R.html\" title=\"struct bl602_pac::pds::clkpll_fbdv::R\">R</a>","synthetic":true,"types":["bl602_pac::pds::clkpll_fbdv::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_fbdv/struct.W.html\" title=\"struct bl602_pac::pds::clkpll_fbdv::W\">W</a>","synthetic":true,"types":["bl602_pac::pds::clkpll_fbdv::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_fbdv/struct.CLKPLL_SEL_FB_CLK_R.html\" title=\"struct bl602_pac::pds::clkpll_fbdv::CLKPLL_SEL_FB_CLK_R\">CLKPLL_SEL_FB_CLK_R</a>","synthetic":true,"types":["bl602_pac::pds::clkpll_fbdv::CLKPLL_SEL_FB_CLK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_fbdv/struct.CLKPLL_SEL_FB_CLK_W.html\" title=\"struct bl602_pac::pds::clkpll_fbdv::CLKPLL_SEL_FB_CLK_W\">CLKPLL_SEL_FB_CLK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::clkpll_fbdv::CLKPLL_SEL_FB_CLK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_fbdv/struct.CLKPLL_SEL_SAMPLE_CLK_R.html\" title=\"struct bl602_pac::pds::clkpll_fbdv::CLKPLL_SEL_SAMPLE_CLK_R\">CLKPLL_SEL_SAMPLE_CLK_R</a>","synthetic":true,"types":["bl602_pac::pds::clkpll_fbdv::CLKPLL_SEL_SAMPLE_CLK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_fbdv/struct.CLKPLL_SEL_SAMPLE_CLK_W.html\" title=\"struct bl602_pac::pds::clkpll_fbdv::CLKPLL_SEL_SAMPLE_CLK_W\">CLKPLL_SEL_SAMPLE_CLK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::clkpll_fbdv::CLKPLL_SEL_SAMPLE_CLK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_fbdv/struct.CLKPLL_FBDV_SPEC.html\" title=\"struct bl602_pac::pds::clkpll_fbdv::CLKPLL_FBDV_SPEC\">CLKPLL_FBDV_SPEC</a>","synthetic":true,"types":["bl602_pac::pds::clkpll_fbdv::CLKPLL_FBDV_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_vco/struct.R.html\" title=\"struct bl602_pac::pds::clkpll_vco::R\">R</a>","synthetic":true,"types":["bl602_pac::pds::clkpll_vco::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_vco/struct.W.html\" title=\"struct bl602_pac::pds::clkpll_vco::W\">W</a>","synthetic":true,"types":["bl602_pac::pds::clkpll_vco::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_vco/struct.CLKPLL_SHRTR_R.html\" title=\"struct bl602_pac::pds::clkpll_vco::CLKPLL_SHRTR_R\">CLKPLL_SHRTR_R</a>","synthetic":true,"types":["bl602_pac::pds::clkpll_vco::CLKPLL_SHRTR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_vco/struct.CLKPLL_SHRTR_W.html\" title=\"struct bl602_pac::pds::clkpll_vco::CLKPLL_SHRTR_W\">CLKPLL_SHRTR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::clkpll_vco::CLKPLL_SHRTR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_vco/struct.CLKPLL_VCO_SPEED_R.html\" title=\"struct bl602_pac::pds::clkpll_vco::CLKPLL_VCO_SPEED_R\">CLKPLL_VCO_SPEED_R</a>","synthetic":true,"types":["bl602_pac::pds::clkpll_vco::CLKPLL_VCO_SPEED_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_vco/struct.CLKPLL_VCO_SPEED_W.html\" title=\"struct bl602_pac::pds::clkpll_vco::CLKPLL_VCO_SPEED_W\">CLKPLL_VCO_SPEED_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::clkpll_vco::CLKPLL_VCO_SPEED_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_vco/struct.CLKPLL_VCO_SPEC.html\" title=\"struct bl602_pac::pds::clkpll_vco::CLKPLL_VCO_SPEC\">CLKPLL_VCO_SPEC</a>","synthetic":true,"types":["bl602_pac::pds::clkpll_vco::CLKPLL_VCO_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_sdm/struct.R.html\" title=\"struct bl602_pac::pds::clkpll_sdm::R\">R</a>","synthetic":true,"types":["bl602_pac::pds::clkpll_sdm::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_sdm/struct.W.html\" title=\"struct bl602_pac::pds::clkpll_sdm::W\">W</a>","synthetic":true,"types":["bl602_pac::pds::clkpll_sdm::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_sdm/struct.CLKPLL_SDM_BYPASS_R.html\" title=\"struct bl602_pac::pds::clkpll_sdm::CLKPLL_SDM_BYPASS_R\">CLKPLL_SDM_BYPASS_R</a>","synthetic":true,"types":["bl602_pac::pds::clkpll_sdm::CLKPLL_SDM_BYPASS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_sdm/struct.CLKPLL_SDM_BYPASS_W.html\" title=\"struct bl602_pac::pds::clkpll_sdm::CLKPLL_SDM_BYPASS_W\">CLKPLL_SDM_BYPASS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::clkpll_sdm::CLKPLL_SDM_BYPASS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_sdm/struct.CLKPLL_SDM_FLAG_R.html\" title=\"struct bl602_pac::pds::clkpll_sdm::CLKPLL_SDM_FLAG_R\">CLKPLL_SDM_FLAG_R</a>","synthetic":true,"types":["bl602_pac::pds::clkpll_sdm::CLKPLL_SDM_FLAG_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_sdm/struct.CLKPLL_SDM_FLAG_W.html\" title=\"struct bl602_pac::pds::clkpll_sdm::CLKPLL_SDM_FLAG_W\">CLKPLL_SDM_FLAG_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::clkpll_sdm::CLKPLL_SDM_FLAG_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_sdm/struct.CLKPLL_DITHER_SEL_R.html\" title=\"struct bl602_pac::pds::clkpll_sdm::CLKPLL_DITHER_SEL_R\">CLKPLL_DITHER_SEL_R</a>","synthetic":true,"types":["bl602_pac::pds::clkpll_sdm::CLKPLL_DITHER_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_sdm/struct.CLKPLL_DITHER_SEL_W.html\" title=\"struct bl602_pac::pds::clkpll_sdm::CLKPLL_DITHER_SEL_W\">CLKPLL_DITHER_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::clkpll_sdm::CLKPLL_DITHER_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_sdm/struct.CLKPLL_SDMIN_R.html\" title=\"struct bl602_pac::pds::clkpll_sdm::CLKPLL_SDMIN_R\">CLKPLL_SDMIN_R</a>","synthetic":true,"types":["bl602_pac::pds::clkpll_sdm::CLKPLL_SDMIN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_sdm/struct.CLKPLL_SDMIN_W.html\" title=\"struct bl602_pac::pds::clkpll_sdm::CLKPLL_SDMIN_W\">CLKPLL_SDMIN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::clkpll_sdm::CLKPLL_SDMIN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_sdm/struct.CLKPLL_SDM_SPEC.html\" title=\"struct bl602_pac::pds::clkpll_sdm::CLKPLL_SDM_SPEC\">CLKPLL_SDM_SPEC</a>","synthetic":true,"types":["bl602_pac::pds::clkpll_sdm::CLKPLL_SDM_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_output_en/struct.R.html\" title=\"struct bl602_pac::pds::clkpll_output_en::R\">R</a>","synthetic":true,"types":["bl602_pac::pds::clkpll_output_en::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_output_en/struct.W.html\" title=\"struct bl602_pac::pds::clkpll_output_en::W\">W</a>","synthetic":true,"types":["bl602_pac::pds::clkpll_output_en::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_output_en/struct.CLKPLL_EN_DIV2_480M_R.html\" title=\"struct bl602_pac::pds::clkpll_output_en::CLKPLL_EN_DIV2_480M_R\">CLKPLL_EN_DIV2_480M_R</a>","synthetic":true,"types":["bl602_pac::pds::clkpll_output_en::CLKPLL_EN_DIV2_480M_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_output_en/struct.CLKPLL_EN_DIV2_480M_W.html\" title=\"struct bl602_pac::pds::clkpll_output_en::CLKPLL_EN_DIV2_480M_W\">CLKPLL_EN_DIV2_480M_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::clkpll_output_en::CLKPLL_EN_DIV2_480M_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_output_en/struct.CLKPLL_EN_32M_R.html\" title=\"struct bl602_pac::pds::clkpll_output_en::CLKPLL_EN_32M_R\">CLKPLL_EN_32M_R</a>","synthetic":true,"types":["bl602_pac::pds::clkpll_output_en::CLKPLL_EN_32M_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_output_en/struct.CLKPLL_EN_32M_W.html\" title=\"struct bl602_pac::pds::clkpll_output_en::CLKPLL_EN_32M_W\">CLKPLL_EN_32M_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::clkpll_output_en::CLKPLL_EN_32M_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_output_en/struct.CLKPLL_EN_48M_R.html\" title=\"struct bl602_pac::pds::clkpll_output_en::CLKPLL_EN_48M_R\">CLKPLL_EN_48M_R</a>","synthetic":true,"types":["bl602_pac::pds::clkpll_output_en::CLKPLL_EN_48M_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_output_en/struct.CLKPLL_EN_48M_W.html\" title=\"struct bl602_pac::pds::clkpll_output_en::CLKPLL_EN_48M_W\">CLKPLL_EN_48M_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::clkpll_output_en::CLKPLL_EN_48M_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_output_en/struct.CLKPLL_EN_80M_R.html\" title=\"struct bl602_pac::pds::clkpll_output_en::CLKPLL_EN_80M_R\">CLKPLL_EN_80M_R</a>","synthetic":true,"types":["bl602_pac::pds::clkpll_output_en::CLKPLL_EN_80M_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_output_en/struct.CLKPLL_EN_80M_W.html\" title=\"struct bl602_pac::pds::clkpll_output_en::CLKPLL_EN_80M_W\">CLKPLL_EN_80M_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::clkpll_output_en::CLKPLL_EN_80M_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_output_en/struct.CLKPLL_EN_96M_R.html\" title=\"struct bl602_pac::pds::clkpll_output_en::CLKPLL_EN_96M_R\">CLKPLL_EN_96M_R</a>","synthetic":true,"types":["bl602_pac::pds::clkpll_output_en::CLKPLL_EN_96M_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_output_en/struct.CLKPLL_EN_96M_W.html\" title=\"struct bl602_pac::pds::clkpll_output_en::CLKPLL_EN_96M_W\">CLKPLL_EN_96M_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::clkpll_output_en::CLKPLL_EN_96M_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_output_en/struct.CLKPLL_EN_120M_R.html\" title=\"struct bl602_pac::pds::clkpll_output_en::CLKPLL_EN_120M_R\">CLKPLL_EN_120M_R</a>","synthetic":true,"types":["bl602_pac::pds::clkpll_output_en::CLKPLL_EN_120M_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_output_en/struct.CLKPLL_EN_120M_W.html\" title=\"struct bl602_pac::pds::clkpll_output_en::CLKPLL_EN_120M_W\">CLKPLL_EN_120M_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::clkpll_output_en::CLKPLL_EN_120M_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_output_en/struct.CLKPLL_EN_160M_R.html\" title=\"struct bl602_pac::pds::clkpll_output_en::CLKPLL_EN_160M_R\">CLKPLL_EN_160M_R</a>","synthetic":true,"types":["bl602_pac::pds::clkpll_output_en::CLKPLL_EN_160M_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_output_en/struct.CLKPLL_EN_160M_W.html\" title=\"struct bl602_pac::pds::clkpll_output_en::CLKPLL_EN_160M_W\">CLKPLL_EN_160M_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::clkpll_output_en::CLKPLL_EN_160M_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_output_en/struct.CLKPLL_EN_192M_R.html\" title=\"struct bl602_pac::pds::clkpll_output_en::CLKPLL_EN_192M_R\">CLKPLL_EN_192M_R</a>","synthetic":true,"types":["bl602_pac::pds::clkpll_output_en::CLKPLL_EN_192M_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_output_en/struct.CLKPLL_EN_192M_W.html\" title=\"struct bl602_pac::pds::clkpll_output_en::CLKPLL_EN_192M_W\">CLKPLL_EN_192M_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::clkpll_output_en::CLKPLL_EN_192M_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_output_en/struct.CLKPLL_EN_240M_R.html\" title=\"struct bl602_pac::pds::clkpll_output_en::CLKPLL_EN_240M_R\">CLKPLL_EN_240M_R</a>","synthetic":true,"types":["bl602_pac::pds::clkpll_output_en::CLKPLL_EN_240M_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_output_en/struct.CLKPLL_EN_240M_W.html\" title=\"struct bl602_pac::pds::clkpll_output_en::CLKPLL_EN_240M_W\">CLKPLL_EN_240M_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::clkpll_output_en::CLKPLL_EN_240M_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_output_en/struct.CLKPLL_EN_480M_R.html\" title=\"struct bl602_pac::pds::clkpll_output_en::CLKPLL_EN_480M_R\">CLKPLL_EN_480M_R</a>","synthetic":true,"types":["bl602_pac::pds::clkpll_output_en::CLKPLL_EN_480M_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_output_en/struct.CLKPLL_EN_480M_W.html\" title=\"struct bl602_pac::pds::clkpll_output_en::CLKPLL_EN_480M_W\">CLKPLL_EN_480M_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::pds::clkpll_output_en::CLKPLL_EN_480M_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/pds/clkpll_output_en/struct.CLKPLL_OUTPUT_EN_SPEC.html\" title=\"struct bl602_pac::pds::clkpll_output_en::CLKPLL_OUTPUT_EN_SPEC\">CLKPLL_OUTPUT_EN_SPEC</a>","synthetic":true,"types":["bl602_pac::pds::clkpll_output_en::CLKPLL_OUTPUT_EN_SPEC"]},{"text":"impl !Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/struct.RegisterBlock.html\" title=\"struct bl602_pac::hbn::RegisterBlock\">RegisterBlock</a>","synthetic":true,"types":["bl602_pac::hbn::RegisterBlock"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_ctl/struct.R.html\" title=\"struct bl602_pac::hbn::hbn_ctl::R\">R</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_ctl::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_ctl/struct.W.html\" title=\"struct bl602_pac::hbn::hbn_ctl::W\">W</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_ctl::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_ctl/struct.HBN_STATE_R.html\" title=\"struct bl602_pac::hbn::hbn_ctl::HBN_STATE_R\">HBN_STATE_R</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_ctl::HBN_STATE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_ctl/struct.HBN_STATE_W.html\" title=\"struct bl602_pac::hbn::hbn_ctl::HBN_STATE_W\">HBN_STATE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::hbn_ctl::HBN_STATE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_ctl/struct.SRAM_SLP_R.html\" title=\"struct bl602_pac::hbn::hbn_ctl::SRAM_SLP_R\">SRAM_SLP_R</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_ctl::SRAM_SLP_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_ctl/struct.SRAM_SLP_W.html\" title=\"struct bl602_pac::hbn::hbn_ctl::SRAM_SLP_W\">SRAM_SLP_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::hbn_ctl::SRAM_SLP_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_ctl/struct.SRAM_SLP_OPTION_R.html\" title=\"struct bl602_pac::hbn::hbn_ctl::SRAM_SLP_OPTION_R\">SRAM_SLP_OPTION_R</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_ctl::SRAM_SLP_OPTION_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_ctl/struct.SRAM_SLP_OPTION_W.html\" title=\"struct bl602_pac::hbn::hbn_ctl::SRAM_SLP_OPTION_W\">SRAM_SLP_OPTION_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::hbn_ctl::SRAM_SLP_OPTION_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_ctl/struct.PWR_ON_OPTION_R.html\" title=\"struct bl602_pac::hbn::hbn_ctl::PWR_ON_OPTION_R\">PWR_ON_OPTION_R</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_ctl::PWR_ON_OPTION_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_ctl/struct.PWR_ON_OPTION_W.html\" title=\"struct bl602_pac::hbn::hbn_ctl::PWR_ON_OPTION_W\">PWR_ON_OPTION_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::hbn_ctl::PWR_ON_OPTION_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_ctl/struct.RTC_DLY_OPTION_R.html\" title=\"struct bl602_pac::hbn::hbn_ctl::RTC_DLY_OPTION_R\">RTC_DLY_OPTION_R</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_ctl::RTC_DLY_OPTION_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_ctl/struct.RTC_DLY_OPTION_W.html\" title=\"struct bl602_pac::hbn::hbn_ctl::RTC_DLY_OPTION_W\">RTC_DLY_OPTION_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::hbn_ctl::RTC_DLY_OPTION_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_ctl/struct.PU_DCDC18_AON_R.html\" title=\"struct bl602_pac::hbn::hbn_ctl::PU_DCDC18_AON_R\">PU_DCDC18_AON_R</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_ctl::PU_DCDC18_AON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_ctl/struct.PU_DCDC18_AON_W.html\" title=\"struct bl602_pac::hbn::hbn_ctl::PU_DCDC18_AON_W\">PU_DCDC18_AON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::hbn_ctl::PU_DCDC18_AON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_ctl/struct.HBN_LDO11_AON_VOUT_SEL_R.html\" title=\"struct bl602_pac::hbn::hbn_ctl::HBN_LDO11_AON_VOUT_SEL_R\">HBN_LDO11_AON_VOUT_SEL_R</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_ctl::HBN_LDO11_AON_VOUT_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_ctl/struct.HBN_LDO11_AON_VOUT_SEL_W.html\" title=\"struct bl602_pac::hbn::hbn_ctl::HBN_LDO11_AON_VOUT_SEL_W\">HBN_LDO11_AON_VOUT_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::hbn_ctl::HBN_LDO11_AON_VOUT_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_ctl/struct.HBN_LDO11_RT_VOUT_SEL_R.html\" title=\"struct bl602_pac::hbn::hbn_ctl::HBN_LDO11_RT_VOUT_SEL_R\">HBN_LDO11_RT_VOUT_SEL_R</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_ctl::HBN_LDO11_RT_VOUT_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_ctl/struct.HBN_LDO11_RT_VOUT_SEL_W.html\" title=\"struct bl602_pac::hbn::hbn_ctl::HBN_LDO11_RT_VOUT_SEL_W\">HBN_LDO11_RT_VOUT_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::hbn_ctl::HBN_LDO11_RT_VOUT_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_ctl/struct.HBN_DIS_PWR_OFF_LDO11_RT_R.html\" title=\"struct bl602_pac::hbn::hbn_ctl::HBN_DIS_PWR_OFF_LDO11_RT_R\">HBN_DIS_PWR_OFF_LDO11_RT_R</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_ctl::HBN_DIS_PWR_OFF_LDO11_RT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_ctl/struct.HBN_DIS_PWR_OFF_LDO11_RT_W.html\" title=\"struct bl602_pac::hbn::hbn_ctl::HBN_DIS_PWR_OFF_LDO11_RT_W\">HBN_DIS_PWR_OFF_LDO11_RT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::hbn_ctl::HBN_DIS_PWR_OFF_LDO11_RT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_ctl/struct.HBN_DIS_PWR_OFF_LDO11_R.html\" title=\"struct bl602_pac::hbn::hbn_ctl::HBN_DIS_PWR_OFF_LDO11_R\">HBN_DIS_PWR_OFF_LDO11_R</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_ctl::HBN_DIS_PWR_OFF_LDO11_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_ctl/struct.HBN_DIS_PWR_OFF_LDO11_W.html\" title=\"struct bl602_pac::hbn::hbn_ctl::HBN_DIS_PWR_OFF_LDO11_W\">HBN_DIS_PWR_OFF_LDO11_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::hbn_ctl::HBN_DIS_PWR_OFF_LDO11_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_ctl/struct.SW_RST_R.html\" title=\"struct bl602_pac::hbn::hbn_ctl::SW_RST_R\">SW_RST_R</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_ctl::SW_RST_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_ctl/struct.SW_RST_W.html\" title=\"struct bl602_pac::hbn::hbn_ctl::SW_RST_W\">SW_RST_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::hbn_ctl::SW_RST_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_ctl/struct.PWRDN_HBN_RTC_R.html\" title=\"struct bl602_pac::hbn::hbn_ctl::PWRDN_HBN_RTC_R\">PWRDN_HBN_RTC_R</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_ctl::PWRDN_HBN_RTC_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_ctl/struct.PWRDN_HBN_RTC_W.html\" title=\"struct bl602_pac::hbn::hbn_ctl::PWRDN_HBN_RTC_W\">PWRDN_HBN_RTC_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::hbn_ctl::PWRDN_HBN_RTC_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_ctl/struct.PWRDN_HBN_CORE_R.html\" title=\"struct bl602_pac::hbn::hbn_ctl::PWRDN_HBN_CORE_R\">PWRDN_HBN_CORE_R</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_ctl::PWRDN_HBN_CORE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_ctl/struct.PWRDN_HBN_CORE_W.html\" title=\"struct bl602_pac::hbn::hbn_ctl::PWRDN_HBN_CORE_W\">PWRDN_HBN_CORE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::hbn_ctl::PWRDN_HBN_CORE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_ctl/struct.TRAP_MODE_R.html\" title=\"struct bl602_pac::hbn::hbn_ctl::TRAP_MODE_R\">TRAP_MODE_R</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_ctl::TRAP_MODE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_ctl/struct.TRAP_MODE_W.html\" title=\"struct bl602_pac::hbn::hbn_ctl::TRAP_MODE_W\">TRAP_MODE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::hbn_ctl::TRAP_MODE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_ctl/struct.HBN_MODE_R.html\" title=\"struct bl602_pac::hbn::hbn_ctl::HBN_MODE_R\">HBN_MODE_R</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_ctl::HBN_MODE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_ctl/struct.HBN_MODE_W.html\" title=\"struct bl602_pac::hbn::hbn_ctl::HBN_MODE_W\">HBN_MODE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::hbn_ctl::HBN_MODE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_ctl/struct.RTC_CTL_R.html\" title=\"struct bl602_pac::hbn::hbn_ctl::RTC_CTL_R\">RTC_CTL_R</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_ctl::RTC_CTL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_ctl/struct.RTC_CTL_W.html\" title=\"struct bl602_pac::hbn::hbn_ctl::RTC_CTL_W\">RTC_CTL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::hbn_ctl::RTC_CTL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_ctl/struct.HBN_CTL_SPEC.html\" title=\"struct bl602_pac::hbn::hbn_ctl::HBN_CTL_SPEC\">HBN_CTL_SPEC</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_ctl::HBN_CTL_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_time_l/struct.R.html\" title=\"struct bl602_pac::hbn::hbn_time_l::R\">R</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_time_l::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_time_l/struct.W.html\" title=\"struct bl602_pac::hbn::hbn_time_l::W\">W</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_time_l::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_time_l/struct.HBN_TIME_L_R.html\" title=\"struct bl602_pac::hbn::hbn_time_l::HBN_TIME_L_R\">HBN_TIME_L_R</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_time_l::HBN_TIME_L_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_time_l/struct.HBN_TIME_L_W.html\" title=\"struct bl602_pac::hbn::hbn_time_l::HBN_TIME_L_W\">HBN_TIME_L_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::hbn_time_l::HBN_TIME_L_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_time_l/struct.HBN_TIME_L_SPEC.html\" title=\"struct bl602_pac::hbn::hbn_time_l::HBN_TIME_L_SPEC\">HBN_TIME_L_SPEC</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_time_l::HBN_TIME_L_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_time_h/struct.R.html\" title=\"struct bl602_pac::hbn::hbn_time_h::R\">R</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_time_h::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_time_h/struct.W.html\" title=\"struct bl602_pac::hbn::hbn_time_h::W\">W</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_time_h::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_time_h/struct.HBN_TIME_H_R.html\" title=\"struct bl602_pac::hbn::hbn_time_h::HBN_TIME_H_R\">HBN_TIME_H_R</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_time_h::HBN_TIME_H_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_time_h/struct.HBN_TIME_H_W.html\" title=\"struct bl602_pac::hbn::hbn_time_h::HBN_TIME_H_W\">HBN_TIME_H_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::hbn_time_h::HBN_TIME_H_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_time_h/struct.HBN_TIME_H_SPEC.html\" title=\"struct bl602_pac::hbn::hbn_time_h::HBN_TIME_H_SPEC\">HBN_TIME_H_SPEC</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_time_h::HBN_TIME_H_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/rtc_time_l/struct.R.html\" title=\"struct bl602_pac::hbn::rtc_time_l::R\">R</a>","synthetic":true,"types":["bl602_pac::hbn::rtc_time_l::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/rtc_time_l/struct.W.html\" title=\"struct bl602_pac::hbn::rtc_time_l::W\">W</a>","synthetic":true,"types":["bl602_pac::hbn::rtc_time_l::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/rtc_time_l/struct.RTC_TIME_LATCH_L_R.html\" title=\"struct bl602_pac::hbn::rtc_time_l::RTC_TIME_LATCH_L_R\">RTC_TIME_LATCH_L_R</a>","synthetic":true,"types":["bl602_pac::hbn::rtc_time_l::RTC_TIME_LATCH_L_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/rtc_time_l/struct.RTC_TIME_LATCH_L_W.html\" title=\"struct bl602_pac::hbn::rtc_time_l::RTC_TIME_LATCH_L_W\">RTC_TIME_LATCH_L_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::rtc_time_l::RTC_TIME_LATCH_L_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/rtc_time_l/struct.RTC_TIME_L_SPEC.html\" title=\"struct bl602_pac::hbn::rtc_time_l::RTC_TIME_L_SPEC\">RTC_TIME_L_SPEC</a>","synthetic":true,"types":["bl602_pac::hbn::rtc_time_l::RTC_TIME_L_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/rtc_time_h/struct.R.html\" title=\"struct bl602_pac::hbn::rtc_time_h::R\">R</a>","synthetic":true,"types":["bl602_pac::hbn::rtc_time_h::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/rtc_time_h/struct.W.html\" title=\"struct bl602_pac::hbn::rtc_time_h::W\">W</a>","synthetic":true,"types":["bl602_pac::hbn::rtc_time_h::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/rtc_time_h/struct.RTC_TIME_LATCH_R.html\" title=\"struct bl602_pac::hbn::rtc_time_h::RTC_TIME_LATCH_R\">RTC_TIME_LATCH_R</a>","synthetic":true,"types":["bl602_pac::hbn::rtc_time_h::RTC_TIME_LATCH_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/rtc_time_h/struct.RTC_TIME_LATCH_W.html\" title=\"struct bl602_pac::hbn::rtc_time_h::RTC_TIME_LATCH_W\">RTC_TIME_LATCH_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::rtc_time_h::RTC_TIME_LATCH_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/rtc_time_h/struct.RTC_TIME_LATCH_H_R.html\" title=\"struct bl602_pac::hbn::rtc_time_h::RTC_TIME_LATCH_H_R\">RTC_TIME_LATCH_H_R</a>","synthetic":true,"types":["bl602_pac::hbn::rtc_time_h::RTC_TIME_LATCH_H_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/rtc_time_h/struct.RTC_TIME_LATCH_H_W.html\" title=\"struct bl602_pac::hbn::rtc_time_h::RTC_TIME_LATCH_H_W\">RTC_TIME_LATCH_H_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::rtc_time_h::RTC_TIME_LATCH_H_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/rtc_time_h/struct.RTC_TIME_H_SPEC.html\" title=\"struct bl602_pac::hbn::rtc_time_h::RTC_TIME_H_SPEC\">RTC_TIME_H_SPEC</a>","synthetic":true,"types":["bl602_pac::hbn::rtc_time_h::RTC_TIME_H_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_irq_mode/struct.R.html\" title=\"struct bl602_pac::hbn::hbn_irq_mode::R\">R</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_irq_mode::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_irq_mode/struct.W.html\" title=\"struct bl602_pac::hbn::hbn_irq_mode::W\">W</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_irq_mode::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_irq_mode/struct.PIN_WAKEUP_EN_R.html\" title=\"struct bl602_pac::hbn::hbn_irq_mode::PIN_WAKEUP_EN_R\">PIN_WAKEUP_EN_R</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_irq_mode::PIN_WAKEUP_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_irq_mode/struct.PIN_WAKEUP_EN_W.html\" title=\"struct bl602_pac::hbn::hbn_irq_mode::PIN_WAKEUP_EN_W\">PIN_WAKEUP_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::hbn_irq_mode::PIN_WAKEUP_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_irq_mode/struct.PIN_WAKEUP_SEL_R.html\" title=\"struct bl602_pac::hbn::hbn_irq_mode::PIN_WAKEUP_SEL_R\">PIN_WAKEUP_SEL_R</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_irq_mode::PIN_WAKEUP_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_irq_mode/struct.PIN_WAKEUP_SEL_W.html\" title=\"struct bl602_pac::hbn::hbn_irq_mode::PIN_WAKEUP_SEL_W\">PIN_WAKEUP_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::hbn_irq_mode::PIN_WAKEUP_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_irq_mode/struct.IRQ_ACOMP1_EN_R.html\" title=\"struct bl602_pac::hbn::hbn_irq_mode::IRQ_ACOMP1_EN_R\">IRQ_ACOMP1_EN_R</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_irq_mode::IRQ_ACOMP1_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_irq_mode/struct.IRQ_ACOMP1_EN_W.html\" title=\"struct bl602_pac::hbn::hbn_irq_mode::IRQ_ACOMP1_EN_W\">IRQ_ACOMP1_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::hbn_irq_mode::IRQ_ACOMP1_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_irq_mode/struct.IRQ_ACOMP0_EN_R.html\" title=\"struct bl602_pac::hbn::hbn_irq_mode::IRQ_ACOMP0_EN_R\">IRQ_ACOMP0_EN_R</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_irq_mode::IRQ_ACOMP0_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_irq_mode/struct.IRQ_ACOMP0_EN_W.html\" title=\"struct bl602_pac::hbn::hbn_irq_mode::IRQ_ACOMP0_EN_W\">IRQ_ACOMP0_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::hbn_irq_mode::IRQ_ACOMP0_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_irq_mode/struct.IRQ_BOR_EN_R.html\" title=\"struct bl602_pac::hbn::hbn_irq_mode::IRQ_BOR_EN_R\">IRQ_BOR_EN_R</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_irq_mode::IRQ_BOR_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_irq_mode/struct.IRQ_BOR_EN_W.html\" title=\"struct bl602_pac::hbn::hbn_irq_mode::IRQ_BOR_EN_W\">IRQ_BOR_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::hbn_irq_mode::IRQ_BOR_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_irq_mode/struct.REG_EN_HW_PU_PD_R.html\" title=\"struct bl602_pac::hbn::hbn_irq_mode::REG_EN_HW_PU_PD_R\">REG_EN_HW_PU_PD_R</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_irq_mode::REG_EN_HW_PU_PD_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_irq_mode/struct.REG_EN_HW_PU_PD_W.html\" title=\"struct bl602_pac::hbn::hbn_irq_mode::REG_EN_HW_PU_PD_W\">REG_EN_HW_PU_PD_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::hbn_irq_mode::REG_EN_HW_PU_PD_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_irq_mode/struct.REG_AON_PAD_IE_SMT_R.html\" title=\"struct bl602_pac::hbn::hbn_irq_mode::REG_AON_PAD_IE_SMT_R\">REG_AON_PAD_IE_SMT_R</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_irq_mode::REG_AON_PAD_IE_SMT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_irq_mode/struct.REG_AON_PAD_IE_SMT_W.html\" title=\"struct bl602_pac::hbn::hbn_irq_mode::REG_AON_PAD_IE_SMT_W\">REG_AON_PAD_IE_SMT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::hbn_irq_mode::REG_AON_PAD_IE_SMT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_irq_mode/struct.HBN_PIN_WAKEUP_MASK_R.html\" title=\"struct bl602_pac::hbn::hbn_irq_mode::HBN_PIN_WAKEUP_MASK_R\">HBN_PIN_WAKEUP_MASK_R</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_irq_mode::HBN_PIN_WAKEUP_MASK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_irq_mode/struct.HBN_PIN_WAKEUP_MASK_W.html\" title=\"struct bl602_pac::hbn::hbn_irq_mode::HBN_PIN_WAKEUP_MASK_W\">HBN_PIN_WAKEUP_MASK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::hbn_irq_mode::HBN_PIN_WAKEUP_MASK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_irq_mode/struct.HBN_PIN_WAKEUP_MODE_R.html\" title=\"struct bl602_pac::hbn::hbn_irq_mode::HBN_PIN_WAKEUP_MODE_R\">HBN_PIN_WAKEUP_MODE_R</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_irq_mode::HBN_PIN_WAKEUP_MODE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_irq_mode/struct.HBN_PIN_WAKEUP_MODE_W.html\" title=\"struct bl602_pac::hbn::hbn_irq_mode::HBN_PIN_WAKEUP_MODE_W\">HBN_PIN_WAKEUP_MODE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::hbn_irq_mode::HBN_PIN_WAKEUP_MODE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_irq_mode/struct.HBN_IRQ_MODE_SPEC.html\" title=\"struct bl602_pac::hbn::hbn_irq_mode::HBN_IRQ_MODE_SPEC\">HBN_IRQ_MODE_SPEC</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_irq_mode::HBN_IRQ_MODE_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_irq_stat/struct.R.html\" title=\"struct bl602_pac::hbn::hbn_irq_stat::R\">R</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_irq_stat::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_irq_stat/struct.W.html\" title=\"struct bl602_pac::hbn::hbn_irq_stat::W\">W</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_irq_stat::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_irq_stat/struct.IRQ_STAT_R.html\" title=\"struct bl602_pac::hbn::hbn_irq_stat::IRQ_STAT_R\">IRQ_STAT_R</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_irq_stat::IRQ_STAT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_irq_stat/struct.IRQ_STAT_W.html\" title=\"struct bl602_pac::hbn::hbn_irq_stat::IRQ_STAT_W\">IRQ_STAT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::hbn_irq_stat::IRQ_STAT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_irq_stat/struct.HBN_IRQ_STAT_SPEC.html\" title=\"struct bl602_pac::hbn::hbn_irq_stat::HBN_IRQ_STAT_SPEC\">HBN_IRQ_STAT_SPEC</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_irq_stat::HBN_IRQ_STAT_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_irq_clr/struct.R.html\" title=\"struct bl602_pac::hbn::hbn_irq_clr::R\">R</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_irq_clr::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_irq_clr/struct.W.html\" title=\"struct bl602_pac::hbn::hbn_irq_clr::W\">W</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_irq_clr::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_irq_clr/struct.IRQ_CLR_R.html\" title=\"struct bl602_pac::hbn::hbn_irq_clr::IRQ_CLR_R\">IRQ_CLR_R</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_irq_clr::IRQ_CLR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_irq_clr/struct.IRQ_CLR_W.html\" title=\"struct bl602_pac::hbn::hbn_irq_clr::IRQ_CLR_W\">IRQ_CLR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::hbn_irq_clr::IRQ_CLR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_irq_clr/struct.HBN_IRQ_CLR_SPEC.html\" title=\"struct bl602_pac::hbn::hbn_irq_clr::HBN_IRQ_CLR_SPEC\">HBN_IRQ_CLR_SPEC</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_irq_clr::HBN_IRQ_CLR_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_pir_cfg/struct.R.html\" title=\"struct bl602_pac::hbn::hbn_pir_cfg::R\">R</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_pir_cfg::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_pir_cfg/struct.W.html\" title=\"struct bl602_pac::hbn::hbn_pir_cfg::W\">W</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_pir_cfg::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_pir_cfg/struct.GPADC_NOSYNC_R.html\" title=\"struct bl602_pac::hbn::hbn_pir_cfg::GPADC_NOSYNC_R\">GPADC_NOSYNC_R</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_pir_cfg::GPADC_NOSYNC_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_pir_cfg/struct.GPADC_NOSYNC_W.html\" title=\"struct bl602_pac::hbn::hbn_pir_cfg::GPADC_NOSYNC_W\">GPADC_NOSYNC_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::hbn_pir_cfg::GPADC_NOSYNC_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_pir_cfg/struct.GPADC_CGEN_R.html\" title=\"struct bl602_pac::hbn::hbn_pir_cfg::GPADC_CGEN_R\">GPADC_CGEN_R</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_pir_cfg::GPADC_CGEN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_pir_cfg/struct.GPADC_CGEN_W.html\" title=\"struct bl602_pac::hbn::hbn_pir_cfg::GPADC_CGEN_W\">GPADC_CGEN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::hbn_pir_cfg::GPADC_CGEN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_pir_cfg/struct.PIR_EN_R.html\" title=\"struct bl602_pac::hbn::hbn_pir_cfg::PIR_EN_R\">PIR_EN_R</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_pir_cfg::PIR_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_pir_cfg/struct.PIR_EN_W.html\" title=\"struct bl602_pac::hbn::hbn_pir_cfg::PIR_EN_W\">PIR_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::hbn_pir_cfg::PIR_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_pir_cfg/struct.PIR_DIS_R.html\" title=\"struct bl602_pac::hbn::hbn_pir_cfg::PIR_DIS_R\">PIR_DIS_R</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_pir_cfg::PIR_DIS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_pir_cfg/struct.PIR_DIS_W.html\" title=\"struct bl602_pac::hbn::hbn_pir_cfg::PIR_DIS_W\">PIR_DIS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::hbn_pir_cfg::PIR_DIS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_pir_cfg/struct.PIR_LPF_SEL_R.html\" title=\"struct bl602_pac::hbn::hbn_pir_cfg::PIR_LPF_SEL_R\">PIR_LPF_SEL_R</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_pir_cfg::PIR_LPF_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_pir_cfg/struct.PIR_LPF_SEL_W.html\" title=\"struct bl602_pac::hbn::hbn_pir_cfg::PIR_LPF_SEL_W\">PIR_LPF_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::hbn_pir_cfg::PIR_LPF_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_pir_cfg/struct.PIR_HPF_SEL_R.html\" title=\"struct bl602_pac::hbn::hbn_pir_cfg::PIR_HPF_SEL_R\">PIR_HPF_SEL_R</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_pir_cfg::PIR_HPF_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_pir_cfg/struct.PIR_HPF_SEL_W.html\" title=\"struct bl602_pac::hbn::hbn_pir_cfg::PIR_HPF_SEL_W\">PIR_HPF_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::hbn_pir_cfg::PIR_HPF_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_pir_cfg/struct.HBN_PIR_CFG_SPEC.html\" title=\"struct bl602_pac::hbn::hbn_pir_cfg::HBN_PIR_CFG_SPEC\">HBN_PIR_CFG_SPEC</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_pir_cfg::HBN_PIR_CFG_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_pir_vth/struct.R.html\" title=\"struct bl602_pac::hbn::hbn_pir_vth::R\">R</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_pir_vth::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_pir_vth/struct.W.html\" title=\"struct bl602_pac::hbn::hbn_pir_vth::W\">W</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_pir_vth::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_pir_vth/struct.PIR_VTH_R.html\" title=\"struct bl602_pac::hbn::hbn_pir_vth::PIR_VTH_R\">PIR_VTH_R</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_pir_vth::PIR_VTH_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_pir_vth/struct.PIR_VTH_W.html\" title=\"struct bl602_pac::hbn::hbn_pir_vth::PIR_VTH_W\">PIR_VTH_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::hbn_pir_vth::PIR_VTH_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_pir_vth/struct.HBN_PIR_VTH_SPEC.html\" title=\"struct bl602_pac::hbn::hbn_pir_vth::HBN_PIR_VTH_SPEC\">HBN_PIR_VTH_SPEC</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_pir_vth::HBN_PIR_VTH_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_pir_interval/struct.R.html\" title=\"struct bl602_pac::hbn::hbn_pir_interval::R\">R</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_pir_interval::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_pir_interval/struct.W.html\" title=\"struct bl602_pac::hbn::hbn_pir_interval::W\">W</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_pir_interval::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_pir_interval/struct.PIR_INTERVAL_R.html\" title=\"struct bl602_pac::hbn::hbn_pir_interval::PIR_INTERVAL_R\">PIR_INTERVAL_R</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_pir_interval::PIR_INTERVAL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_pir_interval/struct.PIR_INTERVAL_W.html\" title=\"struct bl602_pac::hbn::hbn_pir_interval::PIR_INTERVAL_W\">PIR_INTERVAL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::hbn_pir_interval::PIR_INTERVAL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_pir_interval/struct.HBN_PIR_INTERVAL_SPEC.html\" title=\"struct bl602_pac::hbn::hbn_pir_interval::HBN_PIR_INTERVAL_SPEC\">HBN_PIR_INTERVAL_SPEC</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_pir_interval::HBN_PIR_INTERVAL_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_bor_cfg/struct.R.html\" title=\"struct bl602_pac::hbn::hbn_bor_cfg::R\">R</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_bor_cfg::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_bor_cfg/struct.W.html\" title=\"struct bl602_pac::hbn::hbn_bor_cfg::W\">W</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_bor_cfg::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_bor_cfg/struct.R_BOR_OUT_R.html\" title=\"struct bl602_pac::hbn::hbn_bor_cfg::R_BOR_OUT_R\">R_BOR_OUT_R</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_bor_cfg::R_BOR_OUT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_bor_cfg/struct.R_BOR_OUT_W.html\" title=\"struct bl602_pac::hbn::hbn_bor_cfg::R_BOR_OUT_W\">R_BOR_OUT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::hbn_bor_cfg::R_BOR_OUT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_bor_cfg/struct.PU_BOR_R.html\" title=\"struct bl602_pac::hbn::hbn_bor_cfg::PU_BOR_R\">PU_BOR_R</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_bor_cfg::PU_BOR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_bor_cfg/struct.PU_BOR_W.html\" title=\"struct bl602_pac::hbn::hbn_bor_cfg::PU_BOR_W\">PU_BOR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::hbn_bor_cfg::PU_BOR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_bor_cfg/struct.BOR_VTH_R.html\" title=\"struct bl602_pac::hbn::hbn_bor_cfg::BOR_VTH_R\">BOR_VTH_R</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_bor_cfg::BOR_VTH_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_bor_cfg/struct.BOR_VTH_W.html\" title=\"struct bl602_pac::hbn::hbn_bor_cfg::BOR_VTH_W\">BOR_VTH_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::hbn_bor_cfg::BOR_VTH_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_bor_cfg/struct.BOR_SEL_R.html\" title=\"struct bl602_pac::hbn::hbn_bor_cfg::BOR_SEL_R\">BOR_SEL_R</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_bor_cfg::BOR_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_bor_cfg/struct.BOR_SEL_W.html\" title=\"struct bl602_pac::hbn::hbn_bor_cfg::BOR_SEL_W\">BOR_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::hbn_bor_cfg::BOR_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_bor_cfg/struct.HBN_BOR_CFG_SPEC.html\" title=\"struct bl602_pac::hbn::hbn_bor_cfg::HBN_BOR_CFG_SPEC\">HBN_BOR_CFG_SPEC</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_bor_cfg::HBN_BOR_CFG_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_glb/struct.R.html\" title=\"struct bl602_pac::hbn::hbn_glb::R\">R</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_glb::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_glb/struct.W.html\" title=\"struct bl602_pac::hbn::hbn_glb::W\">W</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_glb::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_glb/struct.SW_LDO11_AON_VOUT_SEL_R.html\" title=\"struct bl602_pac::hbn::hbn_glb::SW_LDO11_AON_VOUT_SEL_R\">SW_LDO11_AON_VOUT_SEL_R</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_glb::SW_LDO11_AON_VOUT_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_glb/struct.SW_LDO11_AON_VOUT_SEL_W.html\" title=\"struct bl602_pac::hbn::hbn_glb::SW_LDO11_AON_VOUT_SEL_W\">SW_LDO11_AON_VOUT_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::hbn_glb::SW_LDO11_AON_VOUT_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_glb/struct.SW_LDO11_RT_VOUT_SEL_R.html\" title=\"struct bl602_pac::hbn::hbn_glb::SW_LDO11_RT_VOUT_SEL_R\">SW_LDO11_RT_VOUT_SEL_R</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_glb::SW_LDO11_RT_VOUT_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_glb/struct.SW_LDO11_RT_VOUT_SEL_W.html\" title=\"struct bl602_pac::hbn::hbn_glb::SW_LDO11_RT_VOUT_SEL_W\">SW_LDO11_RT_VOUT_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::hbn_glb::SW_LDO11_RT_VOUT_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_glb/struct.SW_LDO11SOC_VOUT_SEL_AON_R.html\" title=\"struct bl602_pac::hbn::hbn_glb::SW_LDO11SOC_VOUT_SEL_AON_R\">SW_LDO11SOC_VOUT_SEL_AON_R</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_glb::SW_LDO11SOC_VOUT_SEL_AON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_glb/struct.SW_LDO11SOC_VOUT_SEL_AON_W.html\" title=\"struct bl602_pac::hbn::hbn_glb::SW_LDO11SOC_VOUT_SEL_AON_W\">SW_LDO11SOC_VOUT_SEL_AON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::hbn_glb::SW_LDO11SOC_VOUT_SEL_AON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_glb/struct.HBN_PU_RC32K_R.html\" title=\"struct bl602_pac::hbn::hbn_glb::HBN_PU_RC32K_R\">HBN_PU_RC32K_R</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_glb::HBN_PU_RC32K_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_glb/struct.HBN_PU_RC32K_W.html\" title=\"struct bl602_pac::hbn::hbn_glb::HBN_PU_RC32K_W\">HBN_PU_RC32K_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::hbn_glb::HBN_PU_RC32K_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_glb/struct.HBN_F32K_SEL_R.html\" title=\"struct bl602_pac::hbn::hbn_glb::HBN_F32K_SEL_R\">HBN_F32K_SEL_R</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_glb::HBN_F32K_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_glb/struct.HBN_F32K_SEL_W.html\" title=\"struct bl602_pac::hbn::hbn_glb::HBN_F32K_SEL_W\">HBN_F32K_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::hbn_glb::HBN_F32K_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_glb/struct.HBN_UART_CLK_SEL_R.html\" title=\"struct bl602_pac::hbn::hbn_glb::HBN_UART_CLK_SEL_R\">HBN_UART_CLK_SEL_R</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_glb::HBN_UART_CLK_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_glb/struct.HBN_UART_CLK_SEL_W.html\" title=\"struct bl602_pac::hbn::hbn_glb::HBN_UART_CLK_SEL_W\">HBN_UART_CLK_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::hbn_glb::HBN_UART_CLK_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_glb/struct.HBN_ROOT_CLK_SEL_R.html\" title=\"struct bl602_pac::hbn::hbn_glb::HBN_ROOT_CLK_SEL_R\">HBN_ROOT_CLK_SEL_R</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_glb::HBN_ROOT_CLK_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_glb/struct.HBN_ROOT_CLK_SEL_W.html\" title=\"struct bl602_pac::hbn::hbn_glb::HBN_ROOT_CLK_SEL_W\">HBN_ROOT_CLK_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::hbn_glb::HBN_ROOT_CLK_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_glb/struct.HBN_GLB_SPEC.html\" title=\"struct bl602_pac::hbn::hbn_glb::HBN_GLB_SPEC\">HBN_GLB_SPEC</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_glb::HBN_GLB_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_sram/struct.R.html\" title=\"struct bl602_pac::hbn::hbn_sram::R\">R</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_sram::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_sram/struct.W.html\" title=\"struct bl602_pac::hbn::hbn_sram::W\">W</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_sram::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_sram/struct.RETRAM_SLP_R.html\" title=\"struct bl602_pac::hbn::hbn_sram::RETRAM_SLP_R\">RETRAM_SLP_R</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_sram::RETRAM_SLP_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_sram/struct.RETRAM_SLP_W.html\" title=\"struct bl602_pac::hbn::hbn_sram::RETRAM_SLP_W\">RETRAM_SLP_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::hbn_sram::RETRAM_SLP_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_sram/struct.RETRAM_RET_R.html\" title=\"struct bl602_pac::hbn::hbn_sram::RETRAM_RET_R\">RETRAM_RET_R</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_sram::RETRAM_RET_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_sram/struct.RETRAM_RET_W.html\" title=\"struct bl602_pac::hbn::hbn_sram::RETRAM_RET_W\">RETRAM_RET_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::hbn_sram::RETRAM_RET_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_sram/struct.HBN_SRAM_SPEC.html\" title=\"struct bl602_pac::hbn::hbn_sram::HBN_SRAM_SPEC\">HBN_SRAM_SPEC</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_sram::HBN_SRAM_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_rsv0/struct.R.html\" title=\"struct bl602_pac::hbn::hbn_rsv0::R\">R</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_rsv0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_rsv0/struct.W.html\" title=\"struct bl602_pac::hbn::hbn_rsv0::W\">W</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_rsv0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_rsv0/struct.HBN_RSV0_R.html\" title=\"struct bl602_pac::hbn::hbn_rsv0::HBN_RSV0_R\">HBN_RSV0_R</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_rsv0::HBN_RSV0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_rsv0/struct.HBN_RSV0_W.html\" title=\"struct bl602_pac::hbn::hbn_rsv0::HBN_RSV0_W\">HBN_RSV0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::hbn_rsv0::HBN_RSV0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_rsv0/struct.HBN_RSV0_SPEC.html\" title=\"struct bl602_pac::hbn::hbn_rsv0::HBN_RSV0_SPEC\">HBN_RSV0_SPEC</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_rsv0::HBN_RSV0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_rsv1/struct.R.html\" title=\"struct bl602_pac::hbn::hbn_rsv1::R\">R</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_rsv1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_rsv1/struct.W.html\" title=\"struct bl602_pac::hbn::hbn_rsv1::W\">W</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_rsv1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_rsv1/struct.HBN_RSV1_R.html\" title=\"struct bl602_pac::hbn::hbn_rsv1::HBN_RSV1_R\">HBN_RSV1_R</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_rsv1::HBN_RSV1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_rsv1/struct.HBN_RSV1_W.html\" title=\"struct bl602_pac::hbn::hbn_rsv1::HBN_RSV1_W\">HBN_RSV1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::hbn_rsv1::HBN_RSV1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_rsv1/struct.HBN_RSV1_SPEC.html\" title=\"struct bl602_pac::hbn::hbn_rsv1::HBN_RSV1_SPEC\">HBN_RSV1_SPEC</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_rsv1::HBN_RSV1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_rsv2/struct.R.html\" title=\"struct bl602_pac::hbn::hbn_rsv2::R\">R</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_rsv2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_rsv2/struct.W.html\" title=\"struct bl602_pac::hbn::hbn_rsv2::W\">W</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_rsv2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_rsv2/struct.HBN_RSV2_R.html\" title=\"struct bl602_pac::hbn::hbn_rsv2::HBN_RSV2_R\">HBN_RSV2_R</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_rsv2::HBN_RSV2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_rsv2/struct.HBN_RSV2_W.html\" title=\"struct bl602_pac::hbn::hbn_rsv2::HBN_RSV2_W\">HBN_RSV2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::hbn_rsv2::HBN_RSV2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_rsv2/struct.HBN_RSV2_SPEC.html\" title=\"struct bl602_pac::hbn::hbn_rsv2::HBN_RSV2_SPEC\">HBN_RSV2_SPEC</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_rsv2::HBN_RSV2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_rsv3/struct.R.html\" title=\"struct bl602_pac::hbn::hbn_rsv3::R\">R</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_rsv3::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_rsv3/struct.W.html\" title=\"struct bl602_pac::hbn::hbn_rsv3::W\">W</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_rsv3::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_rsv3/struct.HBN_RSV3_R.html\" title=\"struct bl602_pac::hbn::hbn_rsv3::HBN_RSV3_R\">HBN_RSV3_R</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_rsv3::HBN_RSV3_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_rsv3/struct.HBN_RSV3_W.html\" title=\"struct bl602_pac::hbn::hbn_rsv3::HBN_RSV3_W\">HBN_RSV3_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::hbn_rsv3::HBN_RSV3_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/hbn_rsv3/struct.HBN_RSV3_SPEC.html\" title=\"struct bl602_pac::hbn::hbn_rsv3::HBN_RSV3_SPEC\">HBN_RSV3_SPEC</a>","synthetic":true,"types":["bl602_pac::hbn::hbn_rsv3::HBN_RSV3_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/rc32k_ctrl0/struct.R.html\" title=\"struct bl602_pac::hbn::rc32k_ctrl0::R\">R</a>","synthetic":true,"types":["bl602_pac::hbn::rc32k_ctrl0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/rc32k_ctrl0/struct.W.html\" title=\"struct bl602_pac::hbn::rc32k_ctrl0::W\">W</a>","synthetic":true,"types":["bl602_pac::hbn::rc32k_ctrl0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/rc32k_ctrl0/struct.RC32K_CODE_FR_EXT_R.html\" title=\"struct bl602_pac::hbn::rc32k_ctrl0::RC32K_CODE_FR_EXT_R\">RC32K_CODE_FR_EXT_R</a>","synthetic":true,"types":["bl602_pac::hbn::rc32k_ctrl0::RC32K_CODE_FR_EXT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/rc32k_ctrl0/struct.RC32K_CODE_FR_EXT_W.html\" title=\"struct bl602_pac::hbn::rc32k_ctrl0::RC32K_CODE_FR_EXT_W\">RC32K_CODE_FR_EXT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::rc32k_ctrl0::RC32K_CODE_FR_EXT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/rc32k_ctrl0/struct.RC32K_CAL_EN_R.html\" title=\"struct bl602_pac::hbn::rc32k_ctrl0::RC32K_CAL_EN_R\">RC32K_CAL_EN_R</a>","synthetic":true,"types":["bl602_pac::hbn::rc32k_ctrl0::RC32K_CAL_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/rc32k_ctrl0/struct.RC32K_CAL_EN_W.html\" title=\"struct bl602_pac::hbn::rc32k_ctrl0::RC32K_CAL_EN_W\">RC32K_CAL_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::rc32k_ctrl0::RC32K_CAL_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/rc32k_ctrl0/struct.RC32K_EXT_CODE_EN_R.html\" title=\"struct bl602_pac::hbn::rc32k_ctrl0::RC32K_EXT_CODE_EN_R\">RC32K_EXT_CODE_EN_R</a>","synthetic":true,"types":["bl602_pac::hbn::rc32k_ctrl0::RC32K_EXT_CODE_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/rc32k_ctrl0/struct.RC32K_EXT_CODE_EN_W.html\" title=\"struct bl602_pac::hbn::rc32k_ctrl0::RC32K_EXT_CODE_EN_W\">RC32K_EXT_CODE_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::rc32k_ctrl0::RC32K_EXT_CODE_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/rc32k_ctrl0/struct.RC32K_ALLOW_CAL_R.html\" title=\"struct bl602_pac::hbn::rc32k_ctrl0::RC32K_ALLOW_CAL_R\">RC32K_ALLOW_CAL_R</a>","synthetic":true,"types":["bl602_pac::hbn::rc32k_ctrl0::RC32K_ALLOW_CAL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/rc32k_ctrl0/struct.RC32K_ALLOW_CAL_W.html\" title=\"struct bl602_pac::hbn::rc32k_ctrl0::RC32K_ALLOW_CAL_W\">RC32K_ALLOW_CAL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::rc32k_ctrl0::RC32K_ALLOW_CAL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/rc32k_ctrl0/struct.RC32K_VREF_DLY_R.html\" title=\"struct bl602_pac::hbn::rc32k_ctrl0::RC32K_VREF_DLY_R\">RC32K_VREF_DLY_R</a>","synthetic":true,"types":["bl602_pac::hbn::rc32k_ctrl0::RC32K_VREF_DLY_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/rc32k_ctrl0/struct.RC32K_VREF_DLY_W.html\" title=\"struct bl602_pac::hbn::rc32k_ctrl0::RC32K_VREF_DLY_W\">RC32K_VREF_DLY_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::rc32k_ctrl0::RC32K_VREF_DLY_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/rc32k_ctrl0/struct.RC32K_DIG_CODE_FR_CAL_R.html\" title=\"struct bl602_pac::hbn::rc32k_ctrl0::RC32K_DIG_CODE_FR_CAL_R\">RC32K_DIG_CODE_FR_CAL_R</a>","synthetic":true,"types":["bl602_pac::hbn::rc32k_ctrl0::RC32K_DIG_CODE_FR_CAL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/rc32k_ctrl0/struct.RC32K_DIG_CODE_FR_CAL_W.html\" title=\"struct bl602_pac::hbn::rc32k_ctrl0::RC32K_DIG_CODE_FR_CAL_W\">RC32K_DIG_CODE_FR_CAL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::rc32k_ctrl0::RC32K_DIG_CODE_FR_CAL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/rc32k_ctrl0/struct.RC32K_CAL_PRECHARGE_R.html\" title=\"struct bl602_pac::hbn::rc32k_ctrl0::RC32K_CAL_PRECHARGE_R\">RC32K_CAL_PRECHARGE_R</a>","synthetic":true,"types":["bl602_pac::hbn::rc32k_ctrl0::RC32K_CAL_PRECHARGE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/rc32k_ctrl0/struct.RC32K_CAL_PRECHARGE_W.html\" title=\"struct bl602_pac::hbn::rc32k_ctrl0::RC32K_CAL_PRECHARGE_W\">RC32K_CAL_PRECHARGE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::rc32k_ctrl0::RC32K_CAL_PRECHARGE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/rc32k_ctrl0/struct.RC32K_CAL_DIV_R.html\" title=\"struct bl602_pac::hbn::rc32k_ctrl0::RC32K_CAL_DIV_R\">RC32K_CAL_DIV_R</a>","synthetic":true,"types":["bl602_pac::hbn::rc32k_ctrl0::RC32K_CAL_DIV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/rc32k_ctrl0/struct.RC32K_CAL_DIV_W.html\" title=\"struct bl602_pac::hbn::rc32k_ctrl0::RC32K_CAL_DIV_W\">RC32K_CAL_DIV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::rc32k_ctrl0::RC32K_CAL_DIV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/rc32k_ctrl0/struct.RC32K_CAL_INPROGRESS_R.html\" title=\"struct bl602_pac::hbn::rc32k_ctrl0::RC32K_CAL_INPROGRESS_R\">RC32K_CAL_INPROGRESS_R</a>","synthetic":true,"types":["bl602_pac::hbn::rc32k_ctrl0::RC32K_CAL_INPROGRESS_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/rc32k_ctrl0/struct.RC32K_CAL_INPROGRESS_W.html\" title=\"struct bl602_pac::hbn::rc32k_ctrl0::RC32K_CAL_INPROGRESS_W\">RC32K_CAL_INPROGRESS_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::rc32k_ctrl0::RC32K_CAL_INPROGRESS_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/rc32k_ctrl0/struct.RC32K_RDY_R.html\" title=\"struct bl602_pac::hbn::rc32k_ctrl0::RC32K_RDY_R\">RC32K_RDY_R</a>","synthetic":true,"types":["bl602_pac::hbn::rc32k_ctrl0::RC32K_RDY_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/rc32k_ctrl0/struct.RC32K_RDY_W.html\" title=\"struct bl602_pac::hbn::rc32k_ctrl0::RC32K_RDY_W\">RC32K_RDY_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::rc32k_ctrl0::RC32K_RDY_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/rc32k_ctrl0/struct.RC32K_CAL_DONE_R.html\" title=\"struct bl602_pac::hbn::rc32k_ctrl0::RC32K_CAL_DONE_R\">RC32K_CAL_DONE_R</a>","synthetic":true,"types":["bl602_pac::hbn::rc32k_ctrl0::RC32K_CAL_DONE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/rc32k_ctrl0/struct.RC32K_CAL_DONE_W.html\" title=\"struct bl602_pac::hbn::rc32k_ctrl0::RC32K_CAL_DONE_W\">RC32K_CAL_DONE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::rc32k_ctrl0::RC32K_CAL_DONE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/rc32k_ctrl0/struct.RC32K_CTRL0_SPEC.html\" title=\"struct bl602_pac::hbn::rc32k_ctrl0::RC32K_CTRL0_SPEC\">RC32K_CTRL0_SPEC</a>","synthetic":true,"types":["bl602_pac::hbn::rc32k_ctrl0::RC32K_CTRL0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/xtal32k/struct.R.html\" title=\"struct bl602_pac::hbn::xtal32k::R\">R</a>","synthetic":true,"types":["bl602_pac::hbn::xtal32k::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/xtal32k/struct.W.html\" title=\"struct bl602_pac::hbn::xtal32k::W\">W</a>","synthetic":true,"types":["bl602_pac::hbn::xtal32k::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/xtal32k/struct.PU_XTAL32K_R.html\" title=\"struct bl602_pac::hbn::xtal32k::PU_XTAL32K_R\">PU_XTAL32K_R</a>","synthetic":true,"types":["bl602_pac::hbn::xtal32k::PU_XTAL32K_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/xtal32k/struct.PU_XTAL32K_W.html\" title=\"struct bl602_pac::hbn::xtal32k::PU_XTAL32K_W\">PU_XTAL32K_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::xtal32k::PU_XTAL32K_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/xtal32k/struct.PU_XTAL32K_BUF_R.html\" title=\"struct bl602_pac::hbn::xtal32k::PU_XTAL32K_BUF_R\">PU_XTAL32K_BUF_R</a>","synthetic":true,"types":["bl602_pac::hbn::xtal32k::PU_XTAL32K_BUF_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/xtal32k/struct.PU_XTAL32K_BUF_W.html\" title=\"struct bl602_pac::hbn::xtal32k::PU_XTAL32K_BUF_W\">PU_XTAL32K_BUF_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::xtal32k::PU_XTAL32K_BUF_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/xtal32k/struct.XTAL32K_AC_CAP_SHORT_R.html\" title=\"struct bl602_pac::hbn::xtal32k::XTAL32K_AC_CAP_SHORT_R\">XTAL32K_AC_CAP_SHORT_R</a>","synthetic":true,"types":["bl602_pac::hbn::xtal32k::XTAL32K_AC_CAP_SHORT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/xtal32k/struct.XTAL32K_AC_CAP_SHORT_W.html\" title=\"struct bl602_pac::hbn::xtal32k::XTAL32K_AC_CAP_SHORT_W\">XTAL32K_AC_CAP_SHORT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::xtal32k::XTAL32K_AC_CAP_SHORT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/xtal32k/struct.XTAL32K_CAPBANK_R.html\" title=\"struct bl602_pac::hbn::xtal32k::XTAL32K_CAPBANK_R\">XTAL32K_CAPBANK_R</a>","synthetic":true,"types":["bl602_pac::hbn::xtal32k::XTAL32K_CAPBANK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/xtal32k/struct.XTAL32K_CAPBANK_W.html\" title=\"struct bl602_pac::hbn::xtal32k::XTAL32K_CAPBANK_W\">XTAL32K_CAPBANK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::xtal32k::XTAL32K_CAPBANK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/xtal32k/struct.XTAL32K_INV_STRE_R.html\" title=\"struct bl602_pac::hbn::xtal32k::XTAL32K_INV_STRE_R\">XTAL32K_INV_STRE_R</a>","synthetic":true,"types":["bl602_pac::hbn::xtal32k::XTAL32K_INV_STRE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/xtal32k/struct.XTAL32K_INV_STRE_W.html\" title=\"struct bl602_pac::hbn::xtal32k::XTAL32K_INV_STRE_W\">XTAL32K_INV_STRE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::xtal32k::XTAL32K_INV_STRE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/xtal32k/struct.XTAL32K_OTF_SHORT_R.html\" title=\"struct bl602_pac::hbn::xtal32k::XTAL32K_OTF_SHORT_R\">XTAL32K_OTF_SHORT_R</a>","synthetic":true,"types":["bl602_pac::hbn::xtal32k::XTAL32K_OTF_SHORT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/xtal32k/struct.XTAL32K_OTF_SHORT_W.html\" title=\"struct bl602_pac::hbn::xtal32k::XTAL32K_OTF_SHORT_W\">XTAL32K_OTF_SHORT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::xtal32k::XTAL32K_OTF_SHORT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/xtal32k/struct.XTAL32K_OUTBUF_STRE_R.html\" title=\"struct bl602_pac::hbn::xtal32k::XTAL32K_OUTBUF_STRE_R\">XTAL32K_OUTBUF_STRE_R</a>","synthetic":true,"types":["bl602_pac::hbn::xtal32k::XTAL32K_OUTBUF_STRE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/xtal32k/struct.XTAL32K_OUTBUF_STRE_W.html\" title=\"struct bl602_pac::hbn::xtal32k::XTAL32K_OUTBUF_STRE_W\">XTAL32K_OUTBUF_STRE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::xtal32k::XTAL32K_OUTBUF_STRE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/xtal32k/struct.XTAL32K_REG_R.html\" title=\"struct bl602_pac::hbn::xtal32k::XTAL32K_REG_R\">XTAL32K_REG_R</a>","synthetic":true,"types":["bl602_pac::hbn::xtal32k::XTAL32K_REG_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/xtal32k/struct.XTAL32K_REG_W.html\" title=\"struct bl602_pac::hbn::xtal32k::XTAL32K_REG_W\">XTAL32K_REG_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::xtal32k::XTAL32K_REG_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/xtal32k/struct.XTAL32K_AMP_CTRL_R.html\" title=\"struct bl602_pac::hbn::xtal32k::XTAL32K_AMP_CTRL_R\">XTAL32K_AMP_CTRL_R</a>","synthetic":true,"types":["bl602_pac::hbn::xtal32k::XTAL32K_AMP_CTRL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/xtal32k/struct.XTAL32K_AMP_CTRL_W.html\" title=\"struct bl602_pac::hbn::xtal32k::XTAL32K_AMP_CTRL_W\">XTAL32K_AMP_CTRL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::xtal32k::XTAL32K_AMP_CTRL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/xtal32k/struct.XTAL32K_EXT_SEL_R.html\" title=\"struct bl602_pac::hbn::xtal32k::XTAL32K_EXT_SEL_R\">XTAL32K_EXT_SEL_R</a>","synthetic":true,"types":["bl602_pac::hbn::xtal32k::XTAL32K_EXT_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/xtal32k/struct.XTAL32K_EXT_SEL_W.html\" title=\"struct bl602_pac::hbn::xtal32k::XTAL32K_EXT_SEL_W\">XTAL32K_EXT_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::hbn::xtal32k::XTAL32K_EXT_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/hbn/xtal32k/struct.XTAL32K_SPEC.html\" title=\"struct bl602_pac::hbn::xtal32k::XTAL32K_SPEC\">XTAL32K_SPEC</a>","synthetic":true,"types":["bl602_pac::hbn::xtal32k::XTAL32K_SPEC"]},{"text":"impl !Freeze for <a class=\"struct\" href=\"bl602_pac/aon/struct.RegisterBlock.html\" title=\"struct bl602_pac::aon::RegisterBlock\">RegisterBlock</a>","synthetic":true,"types":["bl602_pac::aon::RegisterBlock"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/aon/struct.R.html\" title=\"struct bl602_pac::aon::aon::R\">R</a>","synthetic":true,"types":["bl602_pac::aon::aon::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/aon/struct.W.html\" title=\"struct bl602_pac::aon::aon::W\">W</a>","synthetic":true,"types":["bl602_pac::aon::aon::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/aon/struct.SW_PU_LDO11_RT_R.html\" title=\"struct bl602_pac::aon::aon::SW_PU_LDO11_RT_R\">SW_PU_LDO11_RT_R</a>","synthetic":true,"types":["bl602_pac::aon::aon::SW_PU_LDO11_RT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/aon/struct.SW_PU_LDO11_RT_W.html\" title=\"struct bl602_pac::aon::aon::SW_PU_LDO11_RT_W\">SW_PU_LDO11_RT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::aon::SW_PU_LDO11_RT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/aon/struct.LDO11_RT_PULLDOWN_SEL_R.html\" title=\"struct bl602_pac::aon::aon::LDO11_RT_PULLDOWN_SEL_R\">LDO11_RT_PULLDOWN_SEL_R</a>","synthetic":true,"types":["bl602_pac::aon::aon::LDO11_RT_PULLDOWN_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/aon/struct.LDO11_RT_PULLDOWN_SEL_W.html\" title=\"struct bl602_pac::aon::aon::LDO11_RT_PULLDOWN_SEL_W\">LDO11_RT_PULLDOWN_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::aon::LDO11_RT_PULLDOWN_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/aon/struct.LDO11_RT_PULLDOWN_R.html\" title=\"struct bl602_pac::aon::aon::LDO11_RT_PULLDOWN_R\">LDO11_RT_PULLDOWN_R</a>","synthetic":true,"types":["bl602_pac::aon::aon::LDO11_RT_PULLDOWN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/aon/struct.LDO11_RT_PULLDOWN_W.html\" title=\"struct bl602_pac::aon::aon::LDO11_RT_PULLDOWN_W\">LDO11_RT_PULLDOWN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::aon::LDO11_RT_PULLDOWN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/aon/struct.PU_AON_DC_TBUF_R.html\" title=\"struct bl602_pac::aon::aon::PU_AON_DC_TBUF_R\">PU_AON_DC_TBUF_R</a>","synthetic":true,"types":["bl602_pac::aon::aon::PU_AON_DC_TBUF_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/aon/struct.PU_AON_DC_TBUF_W.html\" title=\"struct bl602_pac::aon::aon::PU_AON_DC_TBUF_W\">PU_AON_DC_TBUF_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::aon::PU_AON_DC_TBUF_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/aon/struct.AON_RESV_R.html\" title=\"struct bl602_pac::aon::aon::AON_RESV_R\">AON_RESV_R</a>","synthetic":true,"types":["bl602_pac::aon::aon::AON_RESV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/aon/struct.AON_RESV_W.html\" title=\"struct bl602_pac::aon::aon::AON_RESV_W\">AON_RESV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::aon::AON_RESV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/aon/struct.AON_SPEC.html\" title=\"struct bl602_pac::aon::aon::AON_SPEC\">AON_SPEC</a>","synthetic":true,"types":["bl602_pac::aon::aon::AON_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/aon_common/struct.R.html\" title=\"struct bl602_pac::aon::aon_common::R\">R</a>","synthetic":true,"types":["bl602_pac::aon::aon_common::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/aon_common/struct.W.html\" title=\"struct bl602_pac::aon::aon_common::W\">W</a>","synthetic":true,"types":["bl602_pac::aon::aon_common::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/aon_common/struct.TEN_CIP_MISC_AON_R.html\" title=\"struct bl602_pac::aon::aon_common::TEN_CIP_MISC_AON_R\">TEN_CIP_MISC_AON_R</a>","synthetic":true,"types":["bl602_pac::aon::aon_common::TEN_CIP_MISC_AON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/aon_common/struct.TEN_CIP_MISC_AON_W.html\" title=\"struct bl602_pac::aon::aon_common::TEN_CIP_MISC_AON_W\">TEN_CIP_MISC_AON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::aon_common::TEN_CIP_MISC_AON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/aon_common/struct.TEN_MBG_AON_R.html\" title=\"struct bl602_pac::aon::aon_common::TEN_MBG_AON_R\">TEN_MBG_AON_R</a>","synthetic":true,"types":["bl602_pac::aon::aon_common::TEN_MBG_AON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/aon_common/struct.TEN_MBG_AON_W.html\" title=\"struct bl602_pac::aon::aon_common::TEN_MBG_AON_W\">TEN_MBG_AON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::aon_common::TEN_MBG_AON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/aon_common/struct.DTEN_XTAL_AON_R.html\" title=\"struct bl602_pac::aon::aon_common::DTEN_XTAL_AON_R\">DTEN_XTAL_AON_R</a>","synthetic":true,"types":["bl602_pac::aon::aon_common::DTEN_XTAL_AON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/aon_common/struct.DTEN_XTAL_AON_W.html\" title=\"struct bl602_pac::aon::aon_common::DTEN_XTAL_AON_W\">DTEN_XTAL_AON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::aon_common::DTEN_XTAL_AON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/aon_common/struct.TEN_XTAL_AON_R.html\" title=\"struct bl602_pac::aon::aon_common::TEN_XTAL_AON_R\">TEN_XTAL_AON_R</a>","synthetic":true,"types":["bl602_pac::aon::aon_common::TEN_XTAL_AON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/aon_common/struct.TEN_XTAL_AON_W.html\" title=\"struct bl602_pac::aon::aon_common::TEN_XTAL_AON_W\">TEN_XTAL_AON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::aon_common::TEN_XTAL_AON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/aon_common/struct.TEN_LDO15RF_AON_R.html\" title=\"struct bl602_pac::aon::aon_common::TEN_LDO15RF_AON_R\">TEN_LDO15RF_AON_R</a>","synthetic":true,"types":["bl602_pac::aon::aon_common::TEN_LDO15RF_AON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/aon_common/struct.TEN_LDO15RF_AON_W.html\" title=\"struct bl602_pac::aon::aon_common::TEN_LDO15RF_AON_W\">TEN_LDO15RF_AON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::aon_common::TEN_LDO15RF_AON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/aon_common/struct.TEN_BG_SYS_AON_R.html\" title=\"struct bl602_pac::aon::aon_common::TEN_BG_SYS_AON_R\">TEN_BG_SYS_AON_R</a>","synthetic":true,"types":["bl602_pac::aon::aon_common::TEN_BG_SYS_AON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/aon_common/struct.TEN_BG_SYS_AON_W.html\" title=\"struct bl602_pac::aon::aon_common::TEN_BG_SYS_AON_W\">TEN_BG_SYS_AON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::aon_common::TEN_BG_SYS_AON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/aon_common/struct.TEN_DCDC18_1_AON_R.html\" title=\"struct bl602_pac::aon::aon_common::TEN_DCDC18_1_AON_R\">TEN_DCDC18_1_AON_R</a>","synthetic":true,"types":["bl602_pac::aon::aon_common::TEN_DCDC18_1_AON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/aon_common/struct.TEN_DCDC18_1_AON_W.html\" title=\"struct bl602_pac::aon::aon_common::TEN_DCDC18_1_AON_W\">TEN_DCDC18_1_AON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::aon_common::TEN_DCDC18_1_AON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/aon_common/struct.TEN_DCDC18_0_AON_R.html\" title=\"struct bl602_pac::aon::aon_common::TEN_DCDC18_0_AON_R\">TEN_DCDC18_0_AON_R</a>","synthetic":true,"types":["bl602_pac::aon::aon_common::TEN_DCDC18_0_AON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/aon_common/struct.TEN_DCDC18_0_AON_W.html\" title=\"struct bl602_pac::aon::aon_common::TEN_DCDC18_0_AON_W\">TEN_DCDC18_0_AON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::aon_common::TEN_DCDC18_0_AON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/aon_common/struct.TEN_LDO11SOC_AON_R.html\" title=\"struct bl602_pac::aon::aon_common::TEN_LDO11SOC_AON_R\">TEN_LDO11SOC_AON_R</a>","synthetic":true,"types":["bl602_pac::aon::aon_common::TEN_LDO11SOC_AON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/aon_common/struct.TEN_LDO11SOC_AON_W.html\" title=\"struct bl602_pac::aon::aon_common::TEN_LDO11SOC_AON_W\">TEN_LDO11SOC_AON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::aon_common::TEN_LDO11SOC_AON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/aon_common/struct.TEN_VDDCORE_AON_R.html\" title=\"struct bl602_pac::aon::aon_common::TEN_VDDCORE_AON_R\">TEN_VDDCORE_AON_R</a>","synthetic":true,"types":["bl602_pac::aon::aon_common::TEN_VDDCORE_AON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/aon_common/struct.TEN_VDDCORE_AON_W.html\" title=\"struct bl602_pac::aon::aon_common::TEN_VDDCORE_AON_W\">TEN_VDDCORE_AON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::aon_common::TEN_VDDCORE_AON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/aon_common/struct.TEN_XTAL32K_R.html\" title=\"struct bl602_pac::aon::aon_common::TEN_XTAL32K_R\">TEN_XTAL32K_R</a>","synthetic":true,"types":["bl602_pac::aon::aon_common::TEN_XTAL32K_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/aon_common/struct.TEN_XTAL32K_W.html\" title=\"struct bl602_pac::aon::aon_common::TEN_XTAL32K_W\">TEN_XTAL32K_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::aon_common::TEN_XTAL32K_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/aon_common/struct.DTEN_XTAL32K_R.html\" title=\"struct bl602_pac::aon::aon_common::DTEN_XTAL32K_R\">DTEN_XTAL32K_R</a>","synthetic":true,"types":["bl602_pac::aon::aon_common::DTEN_XTAL32K_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/aon_common/struct.DTEN_XTAL32K_W.html\" title=\"struct bl602_pac::aon::aon_common::DTEN_XTAL32K_W\">DTEN_XTAL32K_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::aon_common::DTEN_XTAL32K_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/aon_common/struct.TEN_AON_R.html\" title=\"struct bl602_pac::aon::aon_common::TEN_AON_R\">TEN_AON_R</a>","synthetic":true,"types":["bl602_pac::aon::aon_common::TEN_AON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/aon_common/struct.TEN_AON_W.html\" title=\"struct bl602_pac::aon::aon_common::TEN_AON_W\">TEN_AON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::aon_common::TEN_AON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/aon_common/struct.TMUX_AON_R.html\" title=\"struct bl602_pac::aon::aon_common::TMUX_AON_R\">TMUX_AON_R</a>","synthetic":true,"types":["bl602_pac::aon::aon_common::TMUX_AON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/aon_common/struct.TMUX_AON_W.html\" title=\"struct bl602_pac::aon::aon_common::TMUX_AON_W\">TMUX_AON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::aon_common::TMUX_AON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/aon_common/struct.AON_COMMON_SPEC.html\" title=\"struct bl602_pac::aon::aon_common::AON_COMMON_SPEC\">AON_COMMON_SPEC</a>","synthetic":true,"types":["bl602_pac::aon::aon_common::AON_COMMON_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/aon_misc/struct.R.html\" title=\"struct bl602_pac::aon::aon_misc::R\">R</a>","synthetic":true,"types":["bl602_pac::aon::aon_misc::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/aon_misc/struct.W.html\" title=\"struct bl602_pac::aon::aon_misc::W\">W</a>","synthetic":true,"types":["bl602_pac::aon::aon_misc::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/aon_misc/struct.SW_WB_EN_AON_R.html\" title=\"struct bl602_pac::aon::aon_misc::SW_WB_EN_AON_R\">SW_WB_EN_AON_R</a>","synthetic":true,"types":["bl602_pac::aon::aon_misc::SW_WB_EN_AON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/aon_misc/struct.SW_WB_EN_AON_W.html\" title=\"struct bl602_pac::aon::aon_misc::SW_WB_EN_AON_W\">SW_WB_EN_AON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::aon_misc::SW_WB_EN_AON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/aon_misc/struct.SW_SOC_EN_AON_R.html\" title=\"struct bl602_pac::aon::aon_misc::SW_SOC_EN_AON_R\">SW_SOC_EN_AON_R</a>","synthetic":true,"types":["bl602_pac::aon::aon_misc::SW_SOC_EN_AON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/aon_misc/struct.SW_SOC_EN_AON_W.html\" title=\"struct bl602_pac::aon::aon_misc::SW_SOC_EN_AON_W\">SW_SOC_EN_AON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::aon_misc::SW_SOC_EN_AON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/aon_misc/struct.AON_MISC_SPEC.html\" title=\"struct bl602_pac::aon::aon_misc::AON_MISC_SPEC\">AON_MISC_SPEC</a>","synthetic":true,"types":["bl602_pac::aon::aon_misc::AON_MISC_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/bg_sys_top/struct.R.html\" title=\"struct bl602_pac::aon::bg_sys_top::R\">R</a>","synthetic":true,"types":["bl602_pac::aon::bg_sys_top::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/bg_sys_top/struct.W.html\" title=\"struct bl602_pac::aon::bg_sys_top::W\">W</a>","synthetic":true,"types":["bl602_pac::aon::bg_sys_top::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/bg_sys_top/struct.BG_SYS_START_CTRL_AON_R.html\" title=\"struct bl602_pac::aon::bg_sys_top::BG_SYS_START_CTRL_AON_R\">BG_SYS_START_CTRL_AON_R</a>","synthetic":true,"types":["bl602_pac::aon::bg_sys_top::BG_SYS_START_CTRL_AON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/bg_sys_top/struct.BG_SYS_START_CTRL_AON_W.html\" title=\"struct bl602_pac::aon::bg_sys_top::BG_SYS_START_CTRL_AON_W\">BG_SYS_START_CTRL_AON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::bg_sys_top::BG_SYS_START_CTRL_AON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/bg_sys_top/struct.PU_BG_SYS_AON_R.html\" title=\"struct bl602_pac::aon::bg_sys_top::PU_BG_SYS_AON_R\">PU_BG_SYS_AON_R</a>","synthetic":true,"types":["bl602_pac::aon::bg_sys_top::PU_BG_SYS_AON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/bg_sys_top/struct.PU_BG_SYS_AON_W.html\" title=\"struct bl602_pac::aon::bg_sys_top::PU_BG_SYS_AON_W\">PU_BG_SYS_AON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::bg_sys_top::PU_BG_SYS_AON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/bg_sys_top/struct.PMIP_RESV_R.html\" title=\"struct bl602_pac::aon::bg_sys_top::PMIP_RESV_R\">PMIP_RESV_R</a>","synthetic":true,"types":["bl602_pac::aon::bg_sys_top::PMIP_RESV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/bg_sys_top/struct.PMIP_RESV_W.html\" title=\"struct bl602_pac::aon::bg_sys_top::PMIP_RESV_W\">PMIP_RESV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::bg_sys_top::PMIP_RESV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/bg_sys_top/struct.BG_SYS_TOP_SPEC.html\" title=\"struct bl602_pac::aon::bg_sys_top::BG_SYS_TOP_SPEC\">BG_SYS_TOP_SPEC</a>","synthetic":true,"types":["bl602_pac::aon::bg_sys_top::BG_SYS_TOP_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/dcdc18_top_0/struct.R.html\" title=\"struct bl602_pac::aon::dcdc18_top_0::R\">R</a>","synthetic":true,"types":["bl602_pac::aon::dcdc18_top_0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/dcdc18_top_0/struct.W.html\" title=\"struct bl602_pac::aon::dcdc18_top_0::W\">W</a>","synthetic":true,"types":["bl602_pac::aon::dcdc18_top_0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/dcdc18_top_0/struct.DCDC18_RDY_AON_R.html\" title=\"struct bl602_pac::aon::dcdc18_top_0::DCDC18_RDY_AON_R\">DCDC18_RDY_AON_R</a>","synthetic":true,"types":["bl602_pac::aon::dcdc18_top_0::DCDC18_RDY_AON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/dcdc18_top_0/struct.DCDC18_RDY_AON_W.html\" title=\"struct bl602_pac::aon::dcdc18_top_0::DCDC18_RDY_AON_W\">DCDC18_RDY_AON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::dcdc18_top_0::DCDC18_RDY_AON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/dcdc18_top_0/struct.DCDC18_SSTART_TIME_AON_R.html\" title=\"struct bl602_pac::aon::dcdc18_top_0::DCDC18_SSTART_TIME_AON_R\">DCDC18_SSTART_TIME_AON_R</a>","synthetic":true,"types":["bl602_pac::aon::dcdc18_top_0::DCDC18_SSTART_TIME_AON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/dcdc18_top_0/struct.DCDC18_SSTART_TIME_AON_W.html\" title=\"struct bl602_pac::aon::dcdc18_top_0::DCDC18_SSTART_TIME_AON_W\">DCDC18_SSTART_TIME_AON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::dcdc18_top_0::DCDC18_SSTART_TIME_AON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/dcdc18_top_0/struct.DCDC18_OSC_INHIBIT_T2_AON_R.html\" title=\"struct bl602_pac::aon::dcdc18_top_0::DCDC18_OSC_INHIBIT_T2_AON_R\">DCDC18_OSC_INHIBIT_T2_AON_R</a>","synthetic":true,"types":["bl602_pac::aon::dcdc18_top_0::DCDC18_OSC_INHIBIT_T2_AON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/dcdc18_top_0/struct.DCDC18_OSC_INHIBIT_T2_AON_W.html\" title=\"struct bl602_pac::aon::dcdc18_top_0::DCDC18_OSC_INHIBIT_T2_AON_W\">DCDC18_OSC_INHIBIT_T2_AON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::dcdc18_top_0::DCDC18_OSC_INHIBIT_T2_AON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/dcdc18_top_0/struct.DCDC18_SLOW_OSC_AON_R.html\" title=\"struct bl602_pac::aon::dcdc18_top_0::DCDC18_SLOW_OSC_AON_R\">DCDC18_SLOW_OSC_AON_R</a>","synthetic":true,"types":["bl602_pac::aon::dcdc18_top_0::DCDC18_SLOW_OSC_AON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/dcdc18_top_0/struct.DCDC18_SLOW_OSC_AON_W.html\" title=\"struct bl602_pac::aon::dcdc18_top_0::DCDC18_SLOW_OSC_AON_W\">DCDC18_SLOW_OSC_AON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::dcdc18_top_0::DCDC18_SLOW_OSC_AON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/dcdc18_top_0/struct.DCDC18_STOP_OSC_AON_R.html\" title=\"struct bl602_pac::aon::dcdc18_top_0::DCDC18_STOP_OSC_AON_R\">DCDC18_STOP_OSC_AON_R</a>","synthetic":true,"types":["bl602_pac::aon::dcdc18_top_0::DCDC18_STOP_OSC_AON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/dcdc18_top_0/struct.DCDC18_STOP_OSC_AON_W.html\" title=\"struct bl602_pac::aon::dcdc18_top_0::DCDC18_STOP_OSC_AON_W\">DCDC18_STOP_OSC_AON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::dcdc18_top_0::DCDC18_STOP_OSC_AON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/dcdc18_top_0/struct.DCDC18_SLOPE_CURR_SEL_AON_R.html\" title=\"struct bl602_pac::aon::dcdc18_top_0::DCDC18_SLOPE_CURR_SEL_AON_R\">DCDC18_SLOPE_CURR_SEL_AON_R</a>","synthetic":true,"types":["bl602_pac::aon::dcdc18_top_0::DCDC18_SLOPE_CURR_SEL_AON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/dcdc18_top_0/struct.DCDC18_SLOPE_CURR_SEL_AON_W.html\" title=\"struct bl602_pac::aon::dcdc18_top_0::DCDC18_SLOPE_CURR_SEL_AON_W\">DCDC18_SLOPE_CURR_SEL_AON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::dcdc18_top_0::DCDC18_SLOPE_CURR_SEL_AON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/dcdc18_top_0/struct.DCDC18_OSC_FREQ_TRIM_AON_R.html\" title=\"struct bl602_pac::aon::dcdc18_top_0::DCDC18_OSC_FREQ_TRIM_AON_R\">DCDC18_OSC_FREQ_TRIM_AON_R</a>","synthetic":true,"types":["bl602_pac::aon::dcdc18_top_0::DCDC18_OSC_FREQ_TRIM_AON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/dcdc18_top_0/struct.DCDC18_OSC_FREQ_TRIM_AON_W.html\" title=\"struct bl602_pac::aon::dcdc18_top_0::DCDC18_OSC_FREQ_TRIM_AON_W\">DCDC18_OSC_FREQ_TRIM_AON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::dcdc18_top_0::DCDC18_OSC_FREQ_TRIM_AON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/dcdc18_top_0/struct.DCDC18_OSC_2M_MODE_AON_R.html\" title=\"struct bl602_pac::aon::dcdc18_top_0::DCDC18_OSC_2M_MODE_AON_R\">DCDC18_OSC_2M_MODE_AON_R</a>","synthetic":true,"types":["bl602_pac::aon::dcdc18_top_0::DCDC18_OSC_2M_MODE_AON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/dcdc18_top_0/struct.DCDC18_OSC_2M_MODE_AON_W.html\" title=\"struct bl602_pac::aon::dcdc18_top_0::DCDC18_OSC_2M_MODE_AON_W\">DCDC18_OSC_2M_MODE_AON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::dcdc18_top_0::DCDC18_OSC_2M_MODE_AON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/dcdc18_top_0/struct.DCDC18_VPFM_AON_R.html\" title=\"struct bl602_pac::aon::dcdc18_top_0::DCDC18_VPFM_AON_R\">DCDC18_VPFM_AON_R</a>","synthetic":true,"types":["bl602_pac::aon::dcdc18_top_0::DCDC18_VPFM_AON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/dcdc18_top_0/struct.DCDC18_VPFM_AON_W.html\" title=\"struct bl602_pac::aon::dcdc18_top_0::DCDC18_VPFM_AON_W\">DCDC18_VPFM_AON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::dcdc18_top_0::DCDC18_VPFM_AON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/dcdc18_top_0/struct.DCDC18_VOUT_SEL_AON_R.html\" title=\"struct bl602_pac::aon::dcdc18_top_0::DCDC18_VOUT_SEL_AON_R\">DCDC18_VOUT_SEL_AON_R</a>","synthetic":true,"types":["bl602_pac::aon::dcdc18_top_0::DCDC18_VOUT_SEL_AON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/dcdc18_top_0/struct.DCDC18_VOUT_SEL_AON_W.html\" title=\"struct bl602_pac::aon::dcdc18_top_0::DCDC18_VOUT_SEL_AON_W\">DCDC18_VOUT_SEL_AON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::dcdc18_top_0::DCDC18_VOUT_SEL_AON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/dcdc18_top_0/struct.DCDC18_TOP_0_SPEC.html\" title=\"struct bl602_pac::aon::dcdc18_top_0::DCDC18_TOP_0_SPEC\">DCDC18_TOP_0_SPEC</a>","synthetic":true,"types":["bl602_pac::aon::dcdc18_top_0::DCDC18_TOP_0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/dcdc18_top_1/struct.R.html\" title=\"struct bl602_pac::aon::dcdc18_top_1::R\">R</a>","synthetic":true,"types":["bl602_pac::aon::dcdc18_top_1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/dcdc18_top_1/struct.W.html\" title=\"struct bl602_pac::aon::dcdc18_top_1::W\">W</a>","synthetic":true,"types":["bl602_pac::aon::dcdc18_top_1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/dcdc18_top_1/struct.DCDC18_PULLDOWN_AON_R.html\" title=\"struct bl602_pac::aon::dcdc18_top_1::DCDC18_PULLDOWN_AON_R\">DCDC18_PULLDOWN_AON_R</a>","synthetic":true,"types":["bl602_pac::aon::dcdc18_top_1::DCDC18_PULLDOWN_AON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/dcdc18_top_1/struct.DCDC18_PULLDOWN_AON_W.html\" title=\"struct bl602_pac::aon::dcdc18_top_1::DCDC18_PULLDOWN_AON_W\">DCDC18_PULLDOWN_AON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::dcdc18_top_1::DCDC18_PULLDOWN_AON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/dcdc18_top_1/struct.DCDC18_EN_ANTIRING_AON_R.html\" title=\"struct bl602_pac::aon::dcdc18_top_1::DCDC18_EN_ANTIRING_AON_R\">DCDC18_EN_ANTIRING_AON_R</a>","synthetic":true,"types":["bl602_pac::aon::dcdc18_top_1::DCDC18_EN_ANTIRING_AON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/dcdc18_top_1/struct.DCDC18_EN_ANTIRING_AON_W.html\" title=\"struct bl602_pac::aon::dcdc18_top_1::DCDC18_EN_ANTIRING_AON_W\">DCDC18_EN_ANTIRING_AON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::dcdc18_top_1::DCDC18_EN_ANTIRING_AON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/dcdc18_top_1/struct.DCDC18_CFB_SEL_AON_R.html\" title=\"struct bl602_pac::aon::dcdc18_top_1::DCDC18_CFB_SEL_AON_R\">DCDC18_CFB_SEL_AON_R</a>","synthetic":true,"types":["bl602_pac::aon::dcdc18_top_1::DCDC18_CFB_SEL_AON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/dcdc18_top_1/struct.DCDC18_CFB_SEL_AON_W.html\" title=\"struct bl602_pac::aon::dcdc18_top_1::DCDC18_CFB_SEL_AON_W\">DCDC18_CFB_SEL_AON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::dcdc18_top_1::DCDC18_CFB_SEL_AON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/dcdc18_top_1/struct.DCDC18_CHF_SEL_AON_R.html\" title=\"struct bl602_pac::aon::dcdc18_top_1::DCDC18_CHF_SEL_AON_R\">DCDC18_CHF_SEL_AON_R</a>","synthetic":true,"types":["bl602_pac::aon::dcdc18_top_1::DCDC18_CHF_SEL_AON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/dcdc18_top_1/struct.DCDC18_CHF_SEL_AON_W.html\" title=\"struct bl602_pac::aon::dcdc18_top_1::DCDC18_CHF_SEL_AON_W\">DCDC18_CHF_SEL_AON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::dcdc18_top_1::DCDC18_CHF_SEL_AON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/dcdc18_top_1/struct.DCDC18_RC_SEL_AON_R.html\" title=\"struct bl602_pac::aon::dcdc18_top_1::DCDC18_RC_SEL_AON_R\">DCDC18_RC_SEL_AON_R</a>","synthetic":true,"types":["bl602_pac::aon::dcdc18_top_1::DCDC18_RC_SEL_AON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/dcdc18_top_1/struct.DCDC18_RC_SEL_AON_W.html\" title=\"struct bl602_pac::aon::dcdc18_top_1::DCDC18_RC_SEL_AON_W\">DCDC18_RC_SEL_AON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::dcdc18_top_1::DCDC18_RC_SEL_AON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/dcdc18_top_1/struct.DCDC18_NONOVERLAP_TD_AON_R.html\" title=\"struct bl602_pac::aon::dcdc18_top_1::DCDC18_NONOVERLAP_TD_AON_R\">DCDC18_NONOVERLAP_TD_AON_R</a>","synthetic":true,"types":["bl602_pac::aon::dcdc18_top_1::DCDC18_NONOVERLAP_TD_AON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/dcdc18_top_1/struct.DCDC18_NONOVERLAP_TD_AON_W.html\" title=\"struct bl602_pac::aon::dcdc18_top_1::DCDC18_NONOVERLAP_TD_AON_W\">DCDC18_NONOVERLAP_TD_AON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::dcdc18_top_1::DCDC18_NONOVERLAP_TD_AON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/dcdc18_top_1/struct.DCDC18_ZVS_TD_OPT_AON_R.html\" title=\"struct bl602_pac::aon::dcdc18_top_1::DCDC18_ZVS_TD_OPT_AON_R\">DCDC18_ZVS_TD_OPT_AON_R</a>","synthetic":true,"types":["bl602_pac::aon::dcdc18_top_1::DCDC18_ZVS_TD_OPT_AON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/dcdc18_top_1/struct.DCDC18_ZVS_TD_OPT_AON_W.html\" title=\"struct bl602_pac::aon::dcdc18_top_1::DCDC18_ZVS_TD_OPT_AON_W\">DCDC18_ZVS_TD_OPT_AON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::dcdc18_top_1::DCDC18_ZVS_TD_OPT_AON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/dcdc18_top_1/struct.DCDC18_CS_DELAY_AON_R.html\" title=\"struct bl602_pac::aon::dcdc18_top_1::DCDC18_CS_DELAY_AON_R\">DCDC18_CS_DELAY_AON_R</a>","synthetic":true,"types":["bl602_pac::aon::dcdc18_top_1::DCDC18_CS_DELAY_AON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/dcdc18_top_1/struct.DCDC18_CS_DELAY_AON_W.html\" title=\"struct bl602_pac::aon::dcdc18_top_1::DCDC18_CS_DELAY_AON_W\">DCDC18_CS_DELAY_AON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::dcdc18_top_1::DCDC18_CS_DELAY_AON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/dcdc18_top_1/struct.DCDC18_FORCE_CS_ZVS_AON_R.html\" title=\"struct bl602_pac::aon::dcdc18_top_1::DCDC18_FORCE_CS_ZVS_AON_R\">DCDC18_FORCE_CS_ZVS_AON_R</a>","synthetic":true,"types":["bl602_pac::aon::dcdc18_top_1::DCDC18_FORCE_CS_ZVS_AON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/dcdc18_top_1/struct.DCDC18_FORCE_CS_ZVS_AON_W.html\" title=\"struct bl602_pac::aon::dcdc18_top_1::DCDC18_FORCE_CS_ZVS_AON_W\">DCDC18_FORCE_CS_ZVS_AON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::dcdc18_top_1::DCDC18_FORCE_CS_ZVS_AON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/dcdc18_top_1/struct.DCDC18_TOP_1_SPEC.html\" title=\"struct bl602_pac::aon::dcdc18_top_1::DCDC18_TOP_1_SPEC\">DCDC18_TOP_1_SPEC</a>","synthetic":true,"types":["bl602_pac::aon::dcdc18_top_1::DCDC18_TOP_1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/ldo11soc_and_dctest/struct.R.html\" title=\"struct bl602_pac::aon::ldo11soc_and_dctest::R\">R</a>","synthetic":true,"types":["bl602_pac::aon::ldo11soc_and_dctest::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/ldo11soc_and_dctest/struct.W.html\" title=\"struct bl602_pac::aon::ldo11soc_and_dctest::W\">W</a>","synthetic":true,"types":["bl602_pac::aon::ldo11soc_and_dctest::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/ldo11soc_and_dctest/struct.PMIP_DC_TP_OUT_EN_AON_R.html\" title=\"struct bl602_pac::aon::ldo11soc_and_dctest::PMIP_DC_TP_OUT_EN_AON_R\">PMIP_DC_TP_OUT_EN_AON_R</a>","synthetic":true,"types":["bl602_pac::aon::ldo11soc_and_dctest::PMIP_DC_TP_OUT_EN_AON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/ldo11soc_and_dctest/struct.PMIP_DC_TP_OUT_EN_AON_W.html\" title=\"struct bl602_pac::aon::ldo11soc_and_dctest::PMIP_DC_TP_OUT_EN_AON_W\">PMIP_DC_TP_OUT_EN_AON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::ldo11soc_and_dctest::PMIP_DC_TP_OUT_EN_AON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/ldo11soc_and_dctest/struct.PU_VDDCORE_MISC_AON_R.html\" title=\"struct bl602_pac::aon::ldo11soc_and_dctest::PU_VDDCORE_MISC_AON_R\">PU_VDDCORE_MISC_AON_R</a>","synthetic":true,"types":["bl602_pac::aon::ldo11soc_and_dctest::PU_VDDCORE_MISC_AON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/ldo11soc_and_dctest/struct.PU_VDDCORE_MISC_AON_W.html\" title=\"struct bl602_pac::aon::ldo11soc_and_dctest::PU_VDDCORE_MISC_AON_W\">PU_VDDCORE_MISC_AON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::ldo11soc_and_dctest::PU_VDDCORE_MISC_AON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/ldo11soc_and_dctest/struct.LDO11SOC_POWER_GOOD_AON_R.html\" title=\"struct bl602_pac::aon::ldo11soc_and_dctest::LDO11SOC_POWER_GOOD_AON_R\">LDO11SOC_POWER_GOOD_AON_R</a>","synthetic":true,"types":["bl602_pac::aon::ldo11soc_and_dctest::LDO11SOC_POWER_GOOD_AON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/ldo11soc_and_dctest/struct.LDO11SOC_POWER_GOOD_AON_W.html\" title=\"struct bl602_pac::aon::ldo11soc_and_dctest::LDO11SOC_POWER_GOOD_AON_W\">LDO11SOC_POWER_GOOD_AON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::ldo11soc_and_dctest::LDO11SOC_POWER_GOOD_AON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/ldo11soc_and_dctest/struct.LDO11SOC_RDY_AON_R.html\" title=\"struct bl602_pac::aon::ldo11soc_and_dctest::LDO11SOC_RDY_AON_R\">LDO11SOC_RDY_AON_R</a>","synthetic":true,"types":["bl602_pac::aon::ldo11soc_and_dctest::LDO11SOC_RDY_AON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/ldo11soc_and_dctest/struct.LDO11SOC_RDY_AON_W.html\" title=\"struct bl602_pac::aon::ldo11soc_and_dctest::LDO11SOC_RDY_AON_W\">LDO11SOC_RDY_AON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::ldo11soc_and_dctest::LDO11SOC_RDY_AON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/ldo11soc_and_dctest/struct.LDO11SOC_CC_AON_R.html\" title=\"struct bl602_pac::aon::ldo11soc_and_dctest::LDO11SOC_CC_AON_R\">LDO11SOC_CC_AON_R</a>","synthetic":true,"types":["bl602_pac::aon::ldo11soc_and_dctest::LDO11SOC_CC_AON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/ldo11soc_and_dctest/struct.LDO11SOC_CC_AON_W.html\" title=\"struct bl602_pac::aon::ldo11soc_and_dctest::LDO11SOC_CC_AON_W\">LDO11SOC_CC_AON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::ldo11soc_and_dctest::LDO11SOC_CC_AON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/ldo11soc_and_dctest/struct.LDO11SOC_VTH_SEL_AON_R.html\" title=\"struct bl602_pac::aon::ldo11soc_and_dctest::LDO11SOC_VTH_SEL_AON_R\">LDO11SOC_VTH_SEL_AON_R</a>","synthetic":true,"types":["bl602_pac::aon::ldo11soc_and_dctest::LDO11SOC_VTH_SEL_AON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/ldo11soc_and_dctest/struct.LDO11SOC_VTH_SEL_AON_W.html\" title=\"struct bl602_pac::aon::ldo11soc_and_dctest::LDO11SOC_VTH_SEL_AON_W\">LDO11SOC_VTH_SEL_AON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::ldo11soc_and_dctest::LDO11SOC_VTH_SEL_AON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/ldo11soc_and_dctest/struct.LDO11SOC_PULLDOWN_SEL_AON_R.html\" title=\"struct bl602_pac::aon::ldo11soc_and_dctest::LDO11SOC_PULLDOWN_SEL_AON_R\">LDO11SOC_PULLDOWN_SEL_AON_R</a>","synthetic":true,"types":["bl602_pac::aon::ldo11soc_and_dctest::LDO11SOC_PULLDOWN_SEL_AON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/ldo11soc_and_dctest/struct.LDO11SOC_PULLDOWN_SEL_AON_W.html\" title=\"struct bl602_pac::aon::ldo11soc_and_dctest::LDO11SOC_PULLDOWN_SEL_AON_W\">LDO11SOC_PULLDOWN_SEL_AON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::ldo11soc_and_dctest::LDO11SOC_PULLDOWN_SEL_AON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/ldo11soc_and_dctest/struct.LDO11SOC_PULLDOWN_AON_R.html\" title=\"struct bl602_pac::aon::ldo11soc_and_dctest::LDO11SOC_PULLDOWN_AON_R\">LDO11SOC_PULLDOWN_AON_R</a>","synthetic":true,"types":["bl602_pac::aon::ldo11soc_and_dctest::LDO11SOC_PULLDOWN_AON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/ldo11soc_and_dctest/struct.LDO11SOC_PULLDOWN_AON_W.html\" title=\"struct bl602_pac::aon::ldo11soc_and_dctest::LDO11SOC_PULLDOWN_AON_W\">LDO11SOC_PULLDOWN_AON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::ldo11soc_and_dctest::LDO11SOC_PULLDOWN_AON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/ldo11soc_and_dctest/struct.LDO11SOC_SSTART_DELAY_AON_R.html\" title=\"struct bl602_pac::aon::ldo11soc_and_dctest::LDO11SOC_SSTART_DELAY_AON_R\">LDO11SOC_SSTART_DELAY_AON_R</a>","synthetic":true,"types":["bl602_pac::aon::ldo11soc_and_dctest::LDO11SOC_SSTART_DELAY_AON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/ldo11soc_and_dctest/struct.LDO11SOC_SSTART_DELAY_AON_W.html\" title=\"struct bl602_pac::aon::ldo11soc_and_dctest::LDO11SOC_SSTART_DELAY_AON_W\">LDO11SOC_SSTART_DELAY_AON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::ldo11soc_and_dctest::LDO11SOC_SSTART_DELAY_AON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/ldo11soc_and_dctest/struct.LDO11SOC_SSTART_SEL_AON_R.html\" title=\"struct bl602_pac::aon::ldo11soc_and_dctest::LDO11SOC_SSTART_SEL_AON_R\">LDO11SOC_SSTART_SEL_AON_R</a>","synthetic":true,"types":["bl602_pac::aon::ldo11soc_and_dctest::LDO11SOC_SSTART_SEL_AON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/ldo11soc_and_dctest/struct.LDO11SOC_SSTART_SEL_AON_W.html\" title=\"struct bl602_pac::aon::ldo11soc_and_dctest::LDO11SOC_SSTART_SEL_AON_W\">LDO11SOC_SSTART_SEL_AON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::ldo11soc_and_dctest::LDO11SOC_SSTART_SEL_AON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/ldo11soc_and_dctest/struct.PU_LDO11SOC_AON_R.html\" title=\"struct bl602_pac::aon::ldo11soc_and_dctest::PU_LDO11SOC_AON_R\">PU_LDO11SOC_AON_R</a>","synthetic":true,"types":["bl602_pac::aon::ldo11soc_and_dctest::PU_LDO11SOC_AON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/ldo11soc_and_dctest/struct.PU_LDO11SOC_AON_W.html\" title=\"struct bl602_pac::aon::ldo11soc_and_dctest::PU_LDO11SOC_AON_W\">PU_LDO11SOC_AON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::ldo11soc_and_dctest::PU_LDO11SOC_AON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/ldo11soc_and_dctest/struct.LDO11SOC_AND_DCTEST_SPEC.html\" title=\"struct bl602_pac::aon::ldo11soc_and_dctest::LDO11SOC_AND_DCTEST_SPEC\">LDO11SOC_AND_DCTEST_SPEC</a>","synthetic":true,"types":["bl602_pac::aon::ldo11soc_and_dctest::LDO11SOC_AND_DCTEST_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/psw_irrcv/struct.R.html\" title=\"struct bl602_pac::aon::psw_irrcv::R\">R</a>","synthetic":true,"types":["bl602_pac::aon::psw_irrcv::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/psw_irrcv/struct.W.html\" title=\"struct bl602_pac::aon::psw_irrcv::W\">W</a>","synthetic":true,"types":["bl602_pac::aon::psw_irrcv::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/psw_irrcv/struct.PU_IR_PSW_AON_R.html\" title=\"struct bl602_pac::aon::psw_irrcv::PU_IR_PSW_AON_R\">PU_IR_PSW_AON_R</a>","synthetic":true,"types":["bl602_pac::aon::psw_irrcv::PU_IR_PSW_AON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/psw_irrcv/struct.PU_IR_PSW_AON_W.html\" title=\"struct bl602_pac::aon::psw_irrcv::PU_IR_PSW_AON_W\">PU_IR_PSW_AON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::psw_irrcv::PU_IR_PSW_AON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/psw_irrcv/struct.PSW_IRRCV_SPEC.html\" title=\"struct bl602_pac::aon::psw_irrcv::PSW_IRRCV_SPEC\">PSW_IRRCV_SPEC</a>","synthetic":true,"types":["bl602_pac::aon::psw_irrcv::PSW_IRRCV_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/rf_top_aon/struct.R.html\" title=\"struct bl602_pac::aon::rf_top_aon::R\">R</a>","synthetic":true,"types":["bl602_pac::aon::rf_top_aon::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/rf_top_aon/struct.W.html\" title=\"struct bl602_pac::aon::rf_top_aon::W\">W</a>","synthetic":true,"types":["bl602_pac::aon::rf_top_aon::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/rf_top_aon/struct.LDO15RF_BYPASS_AON_R.html\" title=\"struct bl602_pac::aon::rf_top_aon::LDO15RF_BYPASS_AON_R\">LDO15RF_BYPASS_AON_R</a>","synthetic":true,"types":["bl602_pac::aon::rf_top_aon::LDO15RF_BYPASS_AON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/rf_top_aon/struct.LDO15RF_BYPASS_AON_W.html\" title=\"struct bl602_pac::aon::rf_top_aon::LDO15RF_BYPASS_AON_W\">LDO15RF_BYPASS_AON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::rf_top_aon::LDO15RF_BYPASS_AON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/rf_top_aon/struct.LDO15RF_CC_AON_R.html\" title=\"struct bl602_pac::aon::rf_top_aon::LDO15RF_CC_AON_R\">LDO15RF_CC_AON_R</a>","synthetic":true,"types":["bl602_pac::aon::rf_top_aon::LDO15RF_CC_AON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/rf_top_aon/struct.LDO15RF_CC_AON_W.html\" title=\"struct bl602_pac::aon::rf_top_aon::LDO15RF_CC_AON_W\">LDO15RF_CC_AON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::rf_top_aon::LDO15RF_CC_AON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/rf_top_aon/struct.LDO15RF_VOUT_SEL_AON_R.html\" title=\"struct bl602_pac::aon::rf_top_aon::LDO15RF_VOUT_SEL_AON_R\">LDO15RF_VOUT_SEL_AON_R</a>","synthetic":true,"types":["bl602_pac::aon::rf_top_aon::LDO15RF_VOUT_SEL_AON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/rf_top_aon/struct.LDO15RF_VOUT_SEL_AON_W.html\" title=\"struct bl602_pac::aon::rf_top_aon::LDO15RF_VOUT_SEL_AON_W\">LDO15RF_VOUT_SEL_AON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::rf_top_aon::LDO15RF_VOUT_SEL_AON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/rf_top_aon/struct.LDO15RF_PULLDOWN_SEL_AON_R.html\" title=\"struct bl602_pac::aon::rf_top_aon::LDO15RF_PULLDOWN_SEL_AON_R\">LDO15RF_PULLDOWN_SEL_AON_R</a>","synthetic":true,"types":["bl602_pac::aon::rf_top_aon::LDO15RF_PULLDOWN_SEL_AON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/rf_top_aon/struct.LDO15RF_PULLDOWN_SEL_AON_W.html\" title=\"struct bl602_pac::aon::rf_top_aon::LDO15RF_PULLDOWN_SEL_AON_W\">LDO15RF_PULLDOWN_SEL_AON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::rf_top_aon::LDO15RF_PULLDOWN_SEL_AON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/rf_top_aon/struct.LDO15RF_PULLDOWN_AON_R.html\" title=\"struct bl602_pac::aon::rf_top_aon::LDO15RF_PULLDOWN_AON_R\">LDO15RF_PULLDOWN_AON_R</a>","synthetic":true,"types":["bl602_pac::aon::rf_top_aon::LDO15RF_PULLDOWN_AON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/rf_top_aon/struct.LDO15RF_PULLDOWN_AON_W.html\" title=\"struct bl602_pac::aon::rf_top_aon::LDO15RF_PULLDOWN_AON_W\">LDO15RF_PULLDOWN_AON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::rf_top_aon::LDO15RF_PULLDOWN_AON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/rf_top_aon/struct.LDO15RF_SSTART_DELAY_AON_R.html\" title=\"struct bl602_pac::aon::rf_top_aon::LDO15RF_SSTART_DELAY_AON_R\">LDO15RF_SSTART_DELAY_AON_R</a>","synthetic":true,"types":["bl602_pac::aon::rf_top_aon::LDO15RF_SSTART_DELAY_AON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/rf_top_aon/struct.LDO15RF_SSTART_DELAY_AON_W.html\" title=\"struct bl602_pac::aon::rf_top_aon::LDO15RF_SSTART_DELAY_AON_W\">LDO15RF_SSTART_DELAY_AON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::rf_top_aon::LDO15RF_SSTART_DELAY_AON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/rf_top_aon/struct.LDO15RF_SSTART_SEL_AON_R.html\" title=\"struct bl602_pac::aon::rf_top_aon::LDO15RF_SSTART_SEL_AON_R\">LDO15RF_SSTART_SEL_AON_R</a>","synthetic":true,"types":["bl602_pac::aon::rf_top_aon::LDO15RF_SSTART_SEL_AON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/rf_top_aon/struct.LDO15RF_SSTART_SEL_AON_W.html\" title=\"struct bl602_pac::aon::rf_top_aon::LDO15RF_SSTART_SEL_AON_W\">LDO15RF_SSTART_SEL_AON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::rf_top_aon::LDO15RF_SSTART_SEL_AON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/rf_top_aon/struct.PU_XTAL_AON_R.html\" title=\"struct bl602_pac::aon::rf_top_aon::PU_XTAL_AON_R\">PU_XTAL_AON_R</a>","synthetic":true,"types":["bl602_pac::aon::rf_top_aon::PU_XTAL_AON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/rf_top_aon/struct.PU_XTAL_AON_W.html\" title=\"struct bl602_pac::aon::rf_top_aon::PU_XTAL_AON_W\">PU_XTAL_AON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::rf_top_aon::PU_XTAL_AON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/rf_top_aon/struct.PU_XTAL_BUF_AON_R.html\" title=\"struct bl602_pac::aon::rf_top_aon::PU_XTAL_BUF_AON_R\">PU_XTAL_BUF_AON_R</a>","synthetic":true,"types":["bl602_pac::aon::rf_top_aon::PU_XTAL_BUF_AON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/rf_top_aon/struct.PU_XTAL_BUF_AON_W.html\" title=\"struct bl602_pac::aon::rf_top_aon::PU_XTAL_BUF_AON_W\">PU_XTAL_BUF_AON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::rf_top_aon::PU_XTAL_BUF_AON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/rf_top_aon/struct.PU_SFREG_AON_R.html\" title=\"struct bl602_pac::aon::rf_top_aon::PU_SFREG_AON_R\">PU_SFREG_AON_R</a>","synthetic":true,"types":["bl602_pac::aon::rf_top_aon::PU_SFREG_AON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/rf_top_aon/struct.PU_SFREG_AON_W.html\" title=\"struct bl602_pac::aon::rf_top_aon::PU_SFREG_AON_W\">PU_SFREG_AON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::rf_top_aon::PU_SFREG_AON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/rf_top_aon/struct.PU_LDO15RF_AON_R.html\" title=\"struct bl602_pac::aon::rf_top_aon::PU_LDO15RF_AON_R\">PU_LDO15RF_AON_R</a>","synthetic":true,"types":["bl602_pac::aon::rf_top_aon::PU_LDO15RF_AON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/rf_top_aon/struct.PU_LDO15RF_AON_W.html\" title=\"struct bl602_pac::aon::rf_top_aon::PU_LDO15RF_AON_W\">PU_LDO15RF_AON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::rf_top_aon::PU_LDO15RF_AON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/rf_top_aon/struct.PU_MBG_AON_R.html\" title=\"struct bl602_pac::aon::rf_top_aon::PU_MBG_AON_R\">PU_MBG_AON_R</a>","synthetic":true,"types":["bl602_pac::aon::rf_top_aon::PU_MBG_AON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/rf_top_aon/struct.PU_MBG_AON_W.html\" title=\"struct bl602_pac::aon::rf_top_aon::PU_MBG_AON_W\">PU_MBG_AON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::rf_top_aon::PU_MBG_AON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/rf_top_aon/struct.RF_TOP_AON_SPEC.html\" title=\"struct bl602_pac::aon::rf_top_aon::RF_TOP_AON_SPEC\">RF_TOP_AON_SPEC</a>","synthetic":true,"types":["bl602_pac::aon::rf_top_aon::RF_TOP_AON_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/xtal_cfg/struct.R.html\" title=\"struct bl602_pac::aon::xtal_cfg::R\">R</a>","synthetic":true,"types":["bl602_pac::aon::xtal_cfg::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/xtal_cfg/struct.W.html\" title=\"struct bl602_pac::aon::xtal_cfg::W\">W</a>","synthetic":true,"types":["bl602_pac::aon::xtal_cfg::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/xtal_cfg/struct.XTAL_RDY_SEL_AON_R.html\" title=\"struct bl602_pac::aon::xtal_cfg::XTAL_RDY_SEL_AON_R\">XTAL_RDY_SEL_AON_R</a>","synthetic":true,"types":["bl602_pac::aon::xtal_cfg::XTAL_RDY_SEL_AON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/xtal_cfg/struct.XTAL_RDY_SEL_AON_W.html\" title=\"struct bl602_pac::aon::xtal_cfg::XTAL_RDY_SEL_AON_W\">XTAL_RDY_SEL_AON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::xtal_cfg::XTAL_RDY_SEL_AON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/xtal_cfg/struct.XTAL_GM_BOOST_AON_R.html\" title=\"struct bl602_pac::aon::xtal_cfg::XTAL_GM_BOOST_AON_R\">XTAL_GM_BOOST_AON_R</a>","synthetic":true,"types":["bl602_pac::aon::xtal_cfg::XTAL_GM_BOOST_AON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/xtal_cfg/struct.XTAL_GM_BOOST_AON_W.html\" title=\"struct bl602_pac::aon::xtal_cfg::XTAL_GM_BOOST_AON_W\">XTAL_GM_BOOST_AON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::xtal_cfg::XTAL_GM_BOOST_AON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/xtal_cfg/struct.XTAL_CAPCODE_IN_AON_R.html\" title=\"struct bl602_pac::aon::xtal_cfg::XTAL_CAPCODE_IN_AON_R\">XTAL_CAPCODE_IN_AON_R</a>","synthetic":true,"types":["bl602_pac::aon::xtal_cfg::XTAL_CAPCODE_IN_AON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/xtal_cfg/struct.XTAL_CAPCODE_IN_AON_W.html\" title=\"struct bl602_pac::aon::xtal_cfg::XTAL_CAPCODE_IN_AON_W\">XTAL_CAPCODE_IN_AON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::xtal_cfg::XTAL_CAPCODE_IN_AON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/xtal_cfg/struct.XTAL_CAPCODE_OUT_AON_R.html\" title=\"struct bl602_pac::aon::xtal_cfg::XTAL_CAPCODE_OUT_AON_R\">XTAL_CAPCODE_OUT_AON_R</a>","synthetic":true,"types":["bl602_pac::aon::xtal_cfg::XTAL_CAPCODE_OUT_AON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/xtal_cfg/struct.XTAL_CAPCODE_OUT_AON_W.html\" title=\"struct bl602_pac::aon::xtal_cfg::XTAL_CAPCODE_OUT_AON_W\">XTAL_CAPCODE_OUT_AON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::xtal_cfg::XTAL_CAPCODE_OUT_AON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/xtal_cfg/struct.XTAL_AMP_CTRL_AON_R.html\" title=\"struct bl602_pac::aon::xtal_cfg::XTAL_AMP_CTRL_AON_R\">XTAL_AMP_CTRL_AON_R</a>","synthetic":true,"types":["bl602_pac::aon::xtal_cfg::XTAL_AMP_CTRL_AON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/xtal_cfg/struct.XTAL_AMP_CTRL_AON_W.html\" title=\"struct bl602_pac::aon::xtal_cfg::XTAL_AMP_CTRL_AON_W\">XTAL_AMP_CTRL_AON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::xtal_cfg::XTAL_AMP_CTRL_AON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/xtal_cfg/struct.XTAL_SLEEP_AON_R.html\" title=\"struct bl602_pac::aon::xtal_cfg::XTAL_SLEEP_AON_R\">XTAL_SLEEP_AON_R</a>","synthetic":true,"types":["bl602_pac::aon::xtal_cfg::XTAL_SLEEP_AON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/xtal_cfg/struct.XTAL_SLEEP_AON_W.html\" title=\"struct bl602_pac::aon::xtal_cfg::XTAL_SLEEP_AON_W\">XTAL_SLEEP_AON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::xtal_cfg::XTAL_SLEEP_AON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/xtal_cfg/struct.XTAL_FAST_STARTUP_AON_R.html\" title=\"struct bl602_pac::aon::xtal_cfg::XTAL_FAST_STARTUP_AON_R\">XTAL_FAST_STARTUP_AON_R</a>","synthetic":true,"types":["bl602_pac::aon::xtal_cfg::XTAL_FAST_STARTUP_AON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/xtal_cfg/struct.XTAL_FAST_STARTUP_AON_W.html\" title=\"struct bl602_pac::aon::xtal_cfg::XTAL_FAST_STARTUP_AON_W\">XTAL_FAST_STARTUP_AON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::xtal_cfg::XTAL_FAST_STARTUP_AON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/xtal_cfg/struct.XTAL_BUF_HP_AON_R.html\" title=\"struct bl602_pac::aon::xtal_cfg::XTAL_BUF_HP_AON_R\">XTAL_BUF_HP_AON_R</a>","synthetic":true,"types":["bl602_pac::aon::xtal_cfg::XTAL_BUF_HP_AON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/xtal_cfg/struct.XTAL_BUF_HP_AON_W.html\" title=\"struct bl602_pac::aon::xtal_cfg::XTAL_BUF_HP_AON_W\">XTAL_BUF_HP_AON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::xtal_cfg::XTAL_BUF_HP_AON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/xtal_cfg/struct.XTAL_BUF_EN_AON_R.html\" title=\"struct bl602_pac::aon::xtal_cfg::XTAL_BUF_EN_AON_R\">XTAL_BUF_EN_AON_R</a>","synthetic":true,"types":["bl602_pac::aon::xtal_cfg::XTAL_BUF_EN_AON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/xtal_cfg/struct.XTAL_BUF_EN_AON_W.html\" title=\"struct bl602_pac::aon::xtal_cfg::XTAL_BUF_EN_AON_W\">XTAL_BUF_EN_AON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::xtal_cfg::XTAL_BUF_EN_AON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/xtal_cfg/struct.XTAL_EXT_SEL_AON_R.html\" title=\"struct bl602_pac::aon::xtal_cfg::XTAL_EXT_SEL_AON_R\">XTAL_EXT_SEL_AON_R</a>","synthetic":true,"types":["bl602_pac::aon::xtal_cfg::XTAL_EXT_SEL_AON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/xtal_cfg/struct.XTAL_EXT_SEL_AON_W.html\" title=\"struct bl602_pac::aon::xtal_cfg::XTAL_EXT_SEL_AON_W\">XTAL_EXT_SEL_AON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::xtal_cfg::XTAL_EXT_SEL_AON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/xtal_cfg/struct.XTAL_CAPCODE_EXTRA_AON_R.html\" title=\"struct bl602_pac::aon::xtal_cfg::XTAL_CAPCODE_EXTRA_AON_R\">XTAL_CAPCODE_EXTRA_AON_R</a>","synthetic":true,"types":["bl602_pac::aon::xtal_cfg::XTAL_CAPCODE_EXTRA_AON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/xtal_cfg/struct.XTAL_CAPCODE_EXTRA_AON_W.html\" title=\"struct bl602_pac::aon::xtal_cfg::XTAL_CAPCODE_EXTRA_AON_W\">XTAL_CAPCODE_EXTRA_AON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::xtal_cfg::XTAL_CAPCODE_EXTRA_AON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/xtal_cfg/struct.XTAL_BK_AON_R.html\" title=\"struct bl602_pac::aon::xtal_cfg::XTAL_BK_AON_R\">XTAL_BK_AON_R</a>","synthetic":true,"types":["bl602_pac::aon::xtal_cfg::XTAL_BK_AON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/xtal_cfg/struct.XTAL_BK_AON_W.html\" title=\"struct bl602_pac::aon::xtal_cfg::XTAL_BK_AON_W\">XTAL_BK_AON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::xtal_cfg::XTAL_BK_AON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/xtal_cfg/struct.XTAL_CFG_SPEC.html\" title=\"struct bl602_pac::aon::xtal_cfg::XTAL_CFG_SPEC\">XTAL_CFG_SPEC</a>","synthetic":true,"types":["bl602_pac::aon::xtal_cfg::XTAL_CFG_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/tsen/struct.R.html\" title=\"struct bl602_pac::aon::tsen::R\">R</a>","synthetic":true,"types":["bl602_pac::aon::tsen::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/tsen/struct.W.html\" title=\"struct bl602_pac::aon::tsen::W\">W</a>","synthetic":true,"types":["bl602_pac::aon::tsen::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/tsen/struct.XTAL_RDY_INT_SEL_AON_R.html\" title=\"struct bl602_pac::aon::tsen::XTAL_RDY_INT_SEL_AON_R\">XTAL_RDY_INT_SEL_AON_R</a>","synthetic":true,"types":["bl602_pac::aon::tsen::XTAL_RDY_INT_SEL_AON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/tsen/struct.XTAL_RDY_INT_SEL_AON_W.html\" title=\"struct bl602_pac::aon::tsen::XTAL_RDY_INT_SEL_AON_W\">XTAL_RDY_INT_SEL_AON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::tsen::XTAL_RDY_INT_SEL_AON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/tsen/struct.XTAL_INN_CFG_EN_AON_R.html\" title=\"struct bl602_pac::aon::tsen::XTAL_INN_CFG_EN_AON_R\">XTAL_INN_CFG_EN_AON_R</a>","synthetic":true,"types":["bl602_pac::aon::tsen::XTAL_INN_CFG_EN_AON_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/tsen/struct.XTAL_INN_CFG_EN_AON_W.html\" title=\"struct bl602_pac::aon::tsen::XTAL_INN_CFG_EN_AON_W\">XTAL_INN_CFG_EN_AON_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::tsen::XTAL_INN_CFG_EN_AON_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/tsen/struct.XTAL_RDY_R.html\" title=\"struct bl602_pac::aon::tsen::XTAL_RDY_R\">XTAL_RDY_R</a>","synthetic":true,"types":["bl602_pac::aon::tsen::XTAL_RDY_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/tsen/struct.XTAL_RDY_W.html\" title=\"struct bl602_pac::aon::tsen::XTAL_RDY_W\">XTAL_RDY_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::tsen::XTAL_RDY_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/tsen/struct.TSEN_REFCODE_RFCAL_R.html\" title=\"struct bl602_pac::aon::tsen::TSEN_REFCODE_RFCAL_R\">TSEN_REFCODE_RFCAL_R</a>","synthetic":true,"types":["bl602_pac::aon::tsen::TSEN_REFCODE_RFCAL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/tsen/struct.TSEN_REFCODE_RFCAL_W.html\" title=\"struct bl602_pac::aon::tsen::TSEN_REFCODE_RFCAL_W\">TSEN_REFCODE_RFCAL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::tsen::TSEN_REFCODE_RFCAL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/tsen/struct.TSEN_REFCODE_CORNER_R.html\" title=\"struct bl602_pac::aon::tsen::TSEN_REFCODE_CORNER_R\">TSEN_REFCODE_CORNER_R</a>","synthetic":true,"types":["bl602_pac::aon::tsen::TSEN_REFCODE_CORNER_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/tsen/struct.TSEN_REFCODE_CORNER_W.html\" title=\"struct bl602_pac::aon::tsen::TSEN_REFCODE_CORNER_W\">TSEN_REFCODE_CORNER_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::tsen::TSEN_REFCODE_CORNER_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/tsen/struct.TSEN_SPEC.html\" title=\"struct bl602_pac::aon::tsen::TSEN_SPEC\">TSEN_SPEC</a>","synthetic":true,"types":["bl602_pac::aon::tsen::TSEN_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/acomp0_ctrl/struct.R.html\" title=\"struct bl602_pac::aon::acomp0_ctrl::R\">R</a>","synthetic":true,"types":["bl602_pac::aon::acomp0_ctrl::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/acomp0_ctrl/struct.W.html\" title=\"struct bl602_pac::aon::acomp0_ctrl::W\">W</a>","synthetic":true,"types":["bl602_pac::aon::acomp0_ctrl::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/acomp0_ctrl/struct.ACOMP0_MUXEN_R.html\" title=\"struct bl602_pac::aon::acomp0_ctrl::ACOMP0_MUXEN_R\">ACOMP0_MUXEN_R</a>","synthetic":true,"types":["bl602_pac::aon::acomp0_ctrl::ACOMP0_MUXEN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/acomp0_ctrl/struct.ACOMP0_MUXEN_W.html\" title=\"struct bl602_pac::aon::acomp0_ctrl::ACOMP0_MUXEN_W\">ACOMP0_MUXEN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::acomp0_ctrl::ACOMP0_MUXEN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/acomp0_ctrl/struct.ACOMP0_POS_SEL_R.html\" title=\"struct bl602_pac::aon::acomp0_ctrl::ACOMP0_POS_SEL_R\">ACOMP0_POS_SEL_R</a>","synthetic":true,"types":["bl602_pac::aon::acomp0_ctrl::ACOMP0_POS_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/acomp0_ctrl/struct.ACOMP0_POS_SEL_W.html\" title=\"struct bl602_pac::aon::acomp0_ctrl::ACOMP0_POS_SEL_W\">ACOMP0_POS_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::acomp0_ctrl::ACOMP0_POS_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/acomp0_ctrl/struct.ACOMP0_NEG_SEL_R.html\" title=\"struct bl602_pac::aon::acomp0_ctrl::ACOMP0_NEG_SEL_R\">ACOMP0_NEG_SEL_R</a>","synthetic":true,"types":["bl602_pac::aon::acomp0_ctrl::ACOMP0_NEG_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/acomp0_ctrl/struct.ACOMP0_NEG_SEL_W.html\" title=\"struct bl602_pac::aon::acomp0_ctrl::ACOMP0_NEG_SEL_W\">ACOMP0_NEG_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::acomp0_ctrl::ACOMP0_NEG_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/acomp0_ctrl/struct.ACOMP0_LEVEL_SEL_R.html\" title=\"struct bl602_pac::aon::acomp0_ctrl::ACOMP0_LEVEL_SEL_R\">ACOMP0_LEVEL_SEL_R</a>","synthetic":true,"types":["bl602_pac::aon::acomp0_ctrl::ACOMP0_LEVEL_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/acomp0_ctrl/struct.ACOMP0_LEVEL_SEL_W.html\" title=\"struct bl602_pac::aon::acomp0_ctrl::ACOMP0_LEVEL_SEL_W\">ACOMP0_LEVEL_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::acomp0_ctrl::ACOMP0_LEVEL_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/acomp0_ctrl/struct.ACOMP0_BIAS_PROG_R.html\" title=\"struct bl602_pac::aon::acomp0_ctrl::ACOMP0_BIAS_PROG_R\">ACOMP0_BIAS_PROG_R</a>","synthetic":true,"types":["bl602_pac::aon::acomp0_ctrl::ACOMP0_BIAS_PROG_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/acomp0_ctrl/struct.ACOMP0_BIAS_PROG_W.html\" title=\"struct bl602_pac::aon::acomp0_ctrl::ACOMP0_BIAS_PROG_W\">ACOMP0_BIAS_PROG_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::acomp0_ctrl::ACOMP0_BIAS_PROG_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/acomp0_ctrl/struct.ACOMP0_HYST_SELP_R.html\" title=\"struct bl602_pac::aon::acomp0_ctrl::ACOMP0_HYST_SELP_R\">ACOMP0_HYST_SELP_R</a>","synthetic":true,"types":["bl602_pac::aon::acomp0_ctrl::ACOMP0_HYST_SELP_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/acomp0_ctrl/struct.ACOMP0_HYST_SELP_W.html\" title=\"struct bl602_pac::aon::acomp0_ctrl::ACOMP0_HYST_SELP_W\">ACOMP0_HYST_SELP_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::acomp0_ctrl::ACOMP0_HYST_SELP_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/acomp0_ctrl/struct.ACOMP0_HYST_SELN_R.html\" title=\"struct bl602_pac::aon::acomp0_ctrl::ACOMP0_HYST_SELN_R\">ACOMP0_HYST_SELN_R</a>","synthetic":true,"types":["bl602_pac::aon::acomp0_ctrl::ACOMP0_HYST_SELN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/acomp0_ctrl/struct.ACOMP0_HYST_SELN_W.html\" title=\"struct bl602_pac::aon::acomp0_ctrl::ACOMP0_HYST_SELN_W\">ACOMP0_HYST_SELN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::acomp0_ctrl::ACOMP0_HYST_SELN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/acomp0_ctrl/struct.ACOMP0_EN_R.html\" title=\"struct bl602_pac::aon::acomp0_ctrl::ACOMP0_EN_R\">ACOMP0_EN_R</a>","synthetic":true,"types":["bl602_pac::aon::acomp0_ctrl::ACOMP0_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/acomp0_ctrl/struct.ACOMP0_EN_W.html\" title=\"struct bl602_pac::aon::acomp0_ctrl::ACOMP0_EN_W\">ACOMP0_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::acomp0_ctrl::ACOMP0_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/acomp0_ctrl/struct.ACOMP0_CTRL_SPEC.html\" title=\"struct bl602_pac::aon::acomp0_ctrl::ACOMP0_CTRL_SPEC\">ACOMP0_CTRL_SPEC</a>","synthetic":true,"types":["bl602_pac::aon::acomp0_ctrl::ACOMP0_CTRL_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/acomp1_ctrl/struct.R.html\" title=\"struct bl602_pac::aon::acomp1_ctrl::R\">R</a>","synthetic":true,"types":["bl602_pac::aon::acomp1_ctrl::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/acomp1_ctrl/struct.W.html\" title=\"struct bl602_pac::aon::acomp1_ctrl::W\">W</a>","synthetic":true,"types":["bl602_pac::aon::acomp1_ctrl::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/acomp1_ctrl/struct.ACOMP1_MUXEN_R.html\" title=\"struct bl602_pac::aon::acomp1_ctrl::ACOMP1_MUXEN_R\">ACOMP1_MUXEN_R</a>","synthetic":true,"types":["bl602_pac::aon::acomp1_ctrl::ACOMP1_MUXEN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/acomp1_ctrl/struct.ACOMP1_MUXEN_W.html\" title=\"struct bl602_pac::aon::acomp1_ctrl::ACOMP1_MUXEN_W\">ACOMP1_MUXEN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::acomp1_ctrl::ACOMP1_MUXEN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/acomp1_ctrl/struct.ACOMP1_POS_SEL_R.html\" title=\"struct bl602_pac::aon::acomp1_ctrl::ACOMP1_POS_SEL_R\">ACOMP1_POS_SEL_R</a>","synthetic":true,"types":["bl602_pac::aon::acomp1_ctrl::ACOMP1_POS_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/acomp1_ctrl/struct.ACOMP1_POS_SEL_W.html\" title=\"struct bl602_pac::aon::acomp1_ctrl::ACOMP1_POS_SEL_W\">ACOMP1_POS_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::acomp1_ctrl::ACOMP1_POS_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/acomp1_ctrl/struct.ACOMP1_NEG_SEL_R.html\" title=\"struct bl602_pac::aon::acomp1_ctrl::ACOMP1_NEG_SEL_R\">ACOMP1_NEG_SEL_R</a>","synthetic":true,"types":["bl602_pac::aon::acomp1_ctrl::ACOMP1_NEG_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/acomp1_ctrl/struct.ACOMP1_NEG_SEL_W.html\" title=\"struct bl602_pac::aon::acomp1_ctrl::ACOMP1_NEG_SEL_W\">ACOMP1_NEG_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::acomp1_ctrl::ACOMP1_NEG_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/acomp1_ctrl/struct.ACOMP1_LEVEL_SEL_R.html\" title=\"struct bl602_pac::aon::acomp1_ctrl::ACOMP1_LEVEL_SEL_R\">ACOMP1_LEVEL_SEL_R</a>","synthetic":true,"types":["bl602_pac::aon::acomp1_ctrl::ACOMP1_LEVEL_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/acomp1_ctrl/struct.ACOMP1_LEVEL_SEL_W.html\" title=\"struct bl602_pac::aon::acomp1_ctrl::ACOMP1_LEVEL_SEL_W\">ACOMP1_LEVEL_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::acomp1_ctrl::ACOMP1_LEVEL_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/acomp1_ctrl/struct.ACOMP1_BIAS_PROG_R.html\" title=\"struct bl602_pac::aon::acomp1_ctrl::ACOMP1_BIAS_PROG_R\">ACOMP1_BIAS_PROG_R</a>","synthetic":true,"types":["bl602_pac::aon::acomp1_ctrl::ACOMP1_BIAS_PROG_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/acomp1_ctrl/struct.ACOMP1_BIAS_PROG_W.html\" title=\"struct bl602_pac::aon::acomp1_ctrl::ACOMP1_BIAS_PROG_W\">ACOMP1_BIAS_PROG_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::acomp1_ctrl::ACOMP1_BIAS_PROG_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/acomp1_ctrl/struct.ACOMP1_HYST_SELP_R.html\" title=\"struct bl602_pac::aon::acomp1_ctrl::ACOMP1_HYST_SELP_R\">ACOMP1_HYST_SELP_R</a>","synthetic":true,"types":["bl602_pac::aon::acomp1_ctrl::ACOMP1_HYST_SELP_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/acomp1_ctrl/struct.ACOMP1_HYST_SELP_W.html\" title=\"struct bl602_pac::aon::acomp1_ctrl::ACOMP1_HYST_SELP_W\">ACOMP1_HYST_SELP_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::acomp1_ctrl::ACOMP1_HYST_SELP_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/acomp1_ctrl/struct.ACOMP1_HYST_SELN_R.html\" title=\"struct bl602_pac::aon::acomp1_ctrl::ACOMP1_HYST_SELN_R\">ACOMP1_HYST_SELN_R</a>","synthetic":true,"types":["bl602_pac::aon::acomp1_ctrl::ACOMP1_HYST_SELN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/acomp1_ctrl/struct.ACOMP1_HYST_SELN_W.html\" title=\"struct bl602_pac::aon::acomp1_ctrl::ACOMP1_HYST_SELN_W\">ACOMP1_HYST_SELN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::acomp1_ctrl::ACOMP1_HYST_SELN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/acomp1_ctrl/struct.ACOMP1_EN_R.html\" title=\"struct bl602_pac::aon::acomp1_ctrl::ACOMP1_EN_R\">ACOMP1_EN_R</a>","synthetic":true,"types":["bl602_pac::aon::acomp1_ctrl::ACOMP1_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/acomp1_ctrl/struct.ACOMP1_EN_W.html\" title=\"struct bl602_pac::aon::acomp1_ctrl::ACOMP1_EN_W\">ACOMP1_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::acomp1_ctrl::ACOMP1_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/acomp1_ctrl/struct.ACOMP1_CTRL_SPEC.html\" title=\"struct bl602_pac::aon::acomp1_ctrl::ACOMP1_CTRL_SPEC\">ACOMP1_CTRL_SPEC</a>","synthetic":true,"types":["bl602_pac::aon::acomp1_ctrl::ACOMP1_CTRL_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/acomp_ctrl/struct.R.html\" title=\"struct bl602_pac::aon::acomp_ctrl::R\">R</a>","synthetic":true,"types":["bl602_pac::aon::acomp_ctrl::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/acomp_ctrl/struct.W.html\" title=\"struct bl602_pac::aon::acomp_ctrl::W\">W</a>","synthetic":true,"types":["bl602_pac::aon::acomp_ctrl::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/acomp_ctrl/struct.ACOMP_RESERVED_R.html\" title=\"struct bl602_pac::aon::acomp_ctrl::ACOMP_RESERVED_R\">ACOMP_RESERVED_R</a>","synthetic":true,"types":["bl602_pac::aon::acomp_ctrl::ACOMP_RESERVED_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/acomp_ctrl/struct.ACOMP_RESERVED_W.html\" title=\"struct bl602_pac::aon::acomp_ctrl::ACOMP_RESERVED_W\">ACOMP_RESERVED_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::acomp_ctrl::ACOMP_RESERVED_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/acomp_ctrl/struct.ACOMP0_OUT_RAW_R.html\" title=\"struct bl602_pac::aon::acomp_ctrl::ACOMP0_OUT_RAW_R\">ACOMP0_OUT_RAW_R</a>","synthetic":true,"types":["bl602_pac::aon::acomp_ctrl::ACOMP0_OUT_RAW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/acomp_ctrl/struct.ACOMP0_OUT_RAW_W.html\" title=\"struct bl602_pac::aon::acomp_ctrl::ACOMP0_OUT_RAW_W\">ACOMP0_OUT_RAW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::acomp_ctrl::ACOMP0_OUT_RAW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/acomp_ctrl/struct.ACOMP1_OUT_RAW_R.html\" title=\"struct bl602_pac::aon::acomp_ctrl::ACOMP1_OUT_RAW_R\">ACOMP1_OUT_RAW_R</a>","synthetic":true,"types":["bl602_pac::aon::acomp_ctrl::ACOMP1_OUT_RAW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/acomp_ctrl/struct.ACOMP1_OUT_RAW_W.html\" title=\"struct bl602_pac::aon::acomp_ctrl::ACOMP1_OUT_RAW_W\">ACOMP1_OUT_RAW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::acomp_ctrl::ACOMP1_OUT_RAW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/acomp_ctrl/struct.ACOMP0_TEST_SEL_R.html\" title=\"struct bl602_pac::aon::acomp_ctrl::ACOMP0_TEST_SEL_R\">ACOMP0_TEST_SEL_R</a>","synthetic":true,"types":["bl602_pac::aon::acomp_ctrl::ACOMP0_TEST_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/acomp_ctrl/struct.ACOMP0_TEST_SEL_W.html\" title=\"struct bl602_pac::aon::acomp_ctrl::ACOMP0_TEST_SEL_W\">ACOMP0_TEST_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::acomp_ctrl::ACOMP0_TEST_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/acomp_ctrl/struct.ACOMP1_TEST_SEL_R.html\" title=\"struct bl602_pac::aon::acomp_ctrl::ACOMP1_TEST_SEL_R\">ACOMP1_TEST_SEL_R</a>","synthetic":true,"types":["bl602_pac::aon::acomp_ctrl::ACOMP1_TEST_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/acomp_ctrl/struct.ACOMP1_TEST_SEL_W.html\" title=\"struct bl602_pac::aon::acomp_ctrl::ACOMP1_TEST_SEL_W\">ACOMP1_TEST_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::acomp_ctrl::ACOMP1_TEST_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/acomp_ctrl/struct.ACOMP0_TEST_EN_R.html\" title=\"struct bl602_pac::aon::acomp_ctrl::ACOMP0_TEST_EN_R\">ACOMP0_TEST_EN_R</a>","synthetic":true,"types":["bl602_pac::aon::acomp_ctrl::ACOMP0_TEST_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/acomp_ctrl/struct.ACOMP0_TEST_EN_W.html\" title=\"struct bl602_pac::aon::acomp_ctrl::ACOMP0_TEST_EN_W\">ACOMP0_TEST_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::acomp_ctrl::ACOMP0_TEST_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/acomp_ctrl/struct.ACOMP1_TEST_EN_R.html\" title=\"struct bl602_pac::aon::acomp_ctrl::ACOMP1_TEST_EN_R\">ACOMP1_TEST_EN_R</a>","synthetic":true,"types":["bl602_pac::aon::acomp_ctrl::ACOMP1_TEST_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/acomp_ctrl/struct.ACOMP1_TEST_EN_W.html\" title=\"struct bl602_pac::aon::acomp_ctrl::ACOMP1_TEST_EN_W\">ACOMP1_TEST_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::acomp_ctrl::ACOMP1_TEST_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/acomp_ctrl/struct.ACOMP0_RSTN_ANA_R.html\" title=\"struct bl602_pac::aon::acomp_ctrl::ACOMP0_RSTN_ANA_R\">ACOMP0_RSTN_ANA_R</a>","synthetic":true,"types":["bl602_pac::aon::acomp_ctrl::ACOMP0_RSTN_ANA_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/acomp_ctrl/struct.ACOMP0_RSTN_ANA_W.html\" title=\"struct bl602_pac::aon::acomp_ctrl::ACOMP0_RSTN_ANA_W\">ACOMP0_RSTN_ANA_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::acomp_ctrl::ACOMP0_RSTN_ANA_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/acomp_ctrl/struct.ACOMP1_RSTN_ANA_R.html\" title=\"struct bl602_pac::aon::acomp_ctrl::ACOMP1_RSTN_ANA_R\">ACOMP1_RSTN_ANA_R</a>","synthetic":true,"types":["bl602_pac::aon::acomp_ctrl::ACOMP1_RSTN_ANA_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/acomp_ctrl/struct.ACOMP1_RSTN_ANA_W.html\" title=\"struct bl602_pac::aon::acomp_ctrl::ACOMP1_RSTN_ANA_W\">ACOMP1_RSTN_ANA_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::acomp_ctrl::ACOMP1_RSTN_ANA_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/acomp_ctrl/struct.ACOMP_CTRL_SPEC.html\" title=\"struct bl602_pac::aon::acomp_ctrl::ACOMP_CTRL_SPEC\">ACOMP_CTRL_SPEC</a>","synthetic":true,"types":["bl602_pac::aon::acomp_ctrl::ACOMP_CTRL_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_cmd/struct.R.html\" title=\"struct bl602_pac::aon::gpadc_reg_cmd::R\">R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_cmd::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_cmd/struct.W.html\" title=\"struct bl602_pac::aon::gpadc_reg_cmd::W\">W</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_cmd::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_cmd/struct.GPADC_SEN_TEST_EN_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_cmd::GPADC_SEN_TEST_EN_R\">GPADC_SEN_TEST_EN_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_cmd::GPADC_SEN_TEST_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_cmd/struct.GPADC_SEN_TEST_EN_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_cmd::GPADC_SEN_TEST_EN_W\">GPADC_SEN_TEST_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_cmd::GPADC_SEN_TEST_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_cmd/struct.GPADC_SEN_SEL_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_cmd::GPADC_SEN_SEL_R\">GPADC_SEN_SEL_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_cmd::GPADC_SEN_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_cmd/struct.GPADC_SEN_SEL_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_cmd::GPADC_SEN_SEL_W\">GPADC_SEN_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_cmd::GPADC_SEN_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_cmd/struct.GPADC_CHIP_SEN_PU_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_cmd::GPADC_CHIP_SEN_PU_R\">GPADC_CHIP_SEN_PU_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_cmd::GPADC_CHIP_SEN_PU_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_cmd/struct.GPADC_CHIP_SEN_PU_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_cmd::GPADC_CHIP_SEN_PU_W\">GPADC_CHIP_SEN_PU_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_cmd::GPADC_CHIP_SEN_PU_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_cmd/struct.GPADC_MICBOOST_32DB_EN_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_cmd::GPADC_MICBOOST_32DB_EN_R\">GPADC_MICBOOST_32DB_EN_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_cmd::GPADC_MICBOOST_32DB_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_cmd/struct.GPADC_MICBOOST_32DB_EN_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_cmd::GPADC_MICBOOST_32DB_EN_W\">GPADC_MICBOOST_32DB_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_cmd::GPADC_MICBOOST_32DB_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_cmd/struct.GPADC_MIC_PGA2_GAIN_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_cmd::GPADC_MIC_PGA2_GAIN_R\">GPADC_MIC_PGA2_GAIN_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_cmd::GPADC_MIC_PGA2_GAIN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_cmd/struct.GPADC_MIC_PGA2_GAIN_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_cmd::GPADC_MIC_PGA2_GAIN_W\">GPADC_MIC_PGA2_GAIN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_cmd::GPADC_MIC_PGA2_GAIN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_cmd/struct.GPADC_MIC1_DIFF_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_cmd::GPADC_MIC1_DIFF_R\">GPADC_MIC1_DIFF_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_cmd::GPADC_MIC1_DIFF_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_cmd/struct.GPADC_MIC1_DIFF_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_cmd::GPADC_MIC1_DIFF_W\">GPADC_MIC1_DIFF_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_cmd::GPADC_MIC1_DIFF_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_cmd/struct.GPADC_MIC2_DIFF_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_cmd::GPADC_MIC2_DIFF_R\">GPADC_MIC2_DIFF_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_cmd::GPADC_MIC2_DIFF_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_cmd/struct.GPADC_MIC2_DIFF_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_cmd::GPADC_MIC2_DIFF_W\">GPADC_MIC2_DIFF_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_cmd::GPADC_MIC2_DIFF_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_cmd/struct.GPADC_DWA_EN_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_cmd::GPADC_DWA_EN_R\">GPADC_DWA_EN_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_cmd::GPADC_DWA_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_cmd/struct.GPADC_DWA_EN_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_cmd::GPADC_DWA_EN_W\">GPADC_DWA_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_cmd::GPADC_DWA_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_cmd/struct.GPADC_BYP_MICBOOST_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_cmd::GPADC_BYP_MICBOOST_R\">GPADC_BYP_MICBOOST_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_cmd::GPADC_BYP_MICBOOST_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_cmd/struct.GPADC_BYP_MICBOOST_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_cmd::GPADC_BYP_MICBOOST_W\">GPADC_BYP_MICBOOST_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_cmd::GPADC_BYP_MICBOOST_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_cmd/struct.GPADC_MICPGA_EN_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_cmd::GPADC_MICPGA_EN_R\">GPADC_MICPGA_EN_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_cmd::GPADC_MICPGA_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_cmd/struct.GPADC_MICPGA_EN_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_cmd::GPADC_MICPGA_EN_W\">GPADC_MICPGA_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_cmd::GPADC_MICPGA_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_cmd/struct.GPADC_MICBIAS_EN_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_cmd::GPADC_MICBIAS_EN_R\">GPADC_MICBIAS_EN_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_cmd::GPADC_MICBIAS_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_cmd/struct.GPADC_MICBIAS_EN_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_cmd::GPADC_MICBIAS_EN_W\">GPADC_MICBIAS_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_cmd::GPADC_MICBIAS_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_cmd/struct.GPADC_NEG_GND_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_cmd::GPADC_NEG_GND_R\">GPADC_NEG_GND_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_cmd::GPADC_NEG_GND_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_cmd/struct.GPADC_NEG_GND_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_cmd::GPADC_NEG_GND_W\">GPADC_NEG_GND_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_cmd::GPADC_NEG_GND_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_cmd/struct.GPADC_POS_SEL_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_cmd::GPADC_POS_SEL_R\">GPADC_POS_SEL_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_cmd::GPADC_POS_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_cmd/struct.GPADC_POS_SEL_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_cmd::GPADC_POS_SEL_W\">GPADC_POS_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_cmd::GPADC_POS_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_cmd/struct.GPADC_NEG_SEL_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_cmd::GPADC_NEG_SEL_R\">GPADC_NEG_SEL_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_cmd::GPADC_NEG_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_cmd/struct.GPADC_NEG_SEL_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_cmd::GPADC_NEG_SEL_W\">GPADC_NEG_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_cmd::GPADC_NEG_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_cmd/struct.GPADC_SOFT_RST_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_cmd::GPADC_SOFT_RST_R\">GPADC_SOFT_RST_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_cmd::GPADC_SOFT_RST_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_cmd/struct.GPADC_SOFT_RST_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_cmd::GPADC_SOFT_RST_W\">GPADC_SOFT_RST_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_cmd::GPADC_SOFT_RST_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_cmd/struct.GPADC_CONV_START_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_cmd::GPADC_CONV_START_R\">GPADC_CONV_START_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_cmd::GPADC_CONV_START_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_cmd/struct.GPADC_CONV_START_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_cmd::GPADC_CONV_START_W\">GPADC_CONV_START_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_cmd::GPADC_CONV_START_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_cmd/struct.GPADC_GLOBAL_EN_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_cmd::GPADC_GLOBAL_EN_R\">GPADC_GLOBAL_EN_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_cmd::GPADC_GLOBAL_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_cmd/struct.GPADC_GLOBAL_EN_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_cmd::GPADC_GLOBAL_EN_W\">GPADC_GLOBAL_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_cmd::GPADC_GLOBAL_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_cmd/struct.GPADC_REG_CMD_SPEC.html\" title=\"struct bl602_pac::aon::gpadc_reg_cmd::GPADC_REG_CMD_SPEC\">GPADC_REG_CMD_SPEC</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_cmd::GPADC_REG_CMD_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_config1/struct.R.html\" title=\"struct bl602_pac::aon::gpadc_reg_config1::R\">R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_config1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_config1/struct.W.html\" title=\"struct bl602_pac::aon::gpadc_reg_config1::W\">W</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_config1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_config1/struct.GPADC_V18_SEL_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_config1::GPADC_V18_SEL_R\">GPADC_V18_SEL_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_config1::GPADC_V18_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_config1/struct.GPADC_V18_SEL_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_config1::GPADC_V18_SEL_W\">GPADC_V18_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_config1::GPADC_V18_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_config1/struct.GPADC_V11_SEL_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_config1::GPADC_V11_SEL_R\">GPADC_V11_SEL_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_config1::GPADC_V11_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_config1/struct.GPADC_V11_SEL_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_config1::GPADC_V11_SEL_W\">GPADC_V11_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_config1::GPADC_V11_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_config1/struct.GPADC_DITHER_EN_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_config1::GPADC_DITHER_EN_R\">GPADC_DITHER_EN_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_config1::GPADC_DITHER_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_config1/struct.GPADC_DITHER_EN_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_config1::GPADC_DITHER_EN_W\">GPADC_DITHER_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_config1::GPADC_DITHER_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_config1/struct.GPADC_SCAN_EN_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_config1::GPADC_SCAN_EN_R\">GPADC_SCAN_EN_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_config1::GPADC_SCAN_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_config1/struct.GPADC_SCAN_EN_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_config1::GPADC_SCAN_EN_W\">GPADC_SCAN_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_config1::GPADC_SCAN_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_config1/struct.GPADC_SCAN_LENGTH_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_config1::GPADC_SCAN_LENGTH_R\">GPADC_SCAN_LENGTH_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_config1::GPADC_SCAN_LENGTH_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_config1/struct.GPADC_SCAN_LENGTH_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_config1::GPADC_SCAN_LENGTH_W\">GPADC_SCAN_LENGTH_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_config1::GPADC_SCAN_LENGTH_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_config1/struct.GPADC_CLK_DIV_RATIO_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_config1::GPADC_CLK_DIV_RATIO_R\">GPADC_CLK_DIV_RATIO_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_config1::GPADC_CLK_DIV_RATIO_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_config1/struct.GPADC_CLK_DIV_RATIO_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_config1::GPADC_CLK_DIV_RATIO_W\">GPADC_CLK_DIV_RATIO_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_config1::GPADC_CLK_DIV_RATIO_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_config1/struct.GPADC_CLK_ANA_INV_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_config1::GPADC_CLK_ANA_INV_R\">GPADC_CLK_ANA_INV_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_config1::GPADC_CLK_ANA_INV_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_config1/struct.GPADC_CLK_ANA_INV_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_config1::GPADC_CLK_ANA_INV_W\">GPADC_CLK_ANA_INV_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_config1::GPADC_CLK_ANA_INV_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_config1/struct.GPADC_RES_SEL_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_config1::GPADC_RES_SEL_R\">GPADC_RES_SEL_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_config1::GPADC_RES_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_config1/struct.GPADC_RES_SEL_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_config1::GPADC_RES_SEL_W\">GPADC_RES_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_config1::GPADC_RES_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_config1/struct.GPADC_CONT_CONV_EN_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_config1::GPADC_CONT_CONV_EN_R\">GPADC_CONT_CONV_EN_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_config1::GPADC_CONT_CONV_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_config1/struct.GPADC_CONT_CONV_EN_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_config1::GPADC_CONT_CONV_EN_W\">GPADC_CONT_CONV_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_config1::GPADC_CONT_CONV_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_config1/struct.GPADC_CAL_OS_EN_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_config1::GPADC_CAL_OS_EN_R\">GPADC_CAL_OS_EN_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_config1::GPADC_CAL_OS_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_config1/struct.GPADC_CAL_OS_EN_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_config1::GPADC_CAL_OS_EN_W\">GPADC_CAL_OS_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_config1::GPADC_CAL_OS_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_config1/struct.GPADC_REG_CONFIG1_SPEC.html\" title=\"struct bl602_pac::aon::gpadc_reg_config1::GPADC_REG_CONFIG1_SPEC\">GPADC_REG_CONFIG1_SPEC</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_config1::GPADC_REG_CONFIG1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_config2/struct.R.html\" title=\"struct bl602_pac::aon::gpadc_reg_config2::R\">R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_config2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_config2/struct.W.html\" title=\"struct bl602_pac::aon::gpadc_reg_config2::W\">W</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_config2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_config2/struct.GPADC_TSVBE_LOW_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_config2::GPADC_TSVBE_LOW_R\">GPADC_TSVBE_LOW_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_config2::GPADC_TSVBE_LOW_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_config2/struct.GPADC_TSVBE_LOW_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_config2::GPADC_TSVBE_LOW_W\">GPADC_TSVBE_LOW_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_config2::GPADC_TSVBE_LOW_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_config2/struct.GPADC_DLY_SEL_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_config2::GPADC_DLY_SEL_R\">GPADC_DLY_SEL_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_config2::GPADC_DLY_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_config2/struct.GPADC_DLY_SEL_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_config2::GPADC_DLY_SEL_W\">GPADC_DLY_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_config2::GPADC_DLY_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_config2/struct.GPADC_PGA1_GAIN_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_config2::GPADC_PGA1_GAIN_R\">GPADC_PGA1_GAIN_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_config2::GPADC_PGA1_GAIN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_config2/struct.GPADC_PGA1_GAIN_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_config2::GPADC_PGA1_GAIN_W\">GPADC_PGA1_GAIN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_config2::GPADC_PGA1_GAIN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_config2/struct.GPADC_PGA2_GAIN_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_config2::GPADC_PGA2_GAIN_R\">GPADC_PGA2_GAIN_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_config2::GPADC_PGA2_GAIN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_config2/struct.GPADC_PGA2_GAIN_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_config2::GPADC_PGA2_GAIN_W\">GPADC_PGA2_GAIN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_config2::GPADC_PGA2_GAIN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_config2/struct.GPADC_TEST_SEL_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_config2::GPADC_TEST_SEL_R\">GPADC_TEST_SEL_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_config2::GPADC_TEST_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_config2/struct.GPADC_TEST_SEL_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_config2::GPADC_TEST_SEL_W\">GPADC_TEST_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_config2::GPADC_TEST_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_config2/struct.GPADC_TEST_EN_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_config2::GPADC_TEST_EN_R\">GPADC_TEST_EN_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_config2::GPADC_TEST_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_config2/struct.GPADC_TEST_EN_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_config2::GPADC_TEST_EN_W\">GPADC_TEST_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_config2::GPADC_TEST_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_config2/struct.GPADC_BIAS_SEL_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_config2::GPADC_BIAS_SEL_R\">GPADC_BIAS_SEL_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_config2::GPADC_BIAS_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_config2/struct.GPADC_BIAS_SEL_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_config2::GPADC_BIAS_SEL_W\">GPADC_BIAS_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_config2::GPADC_BIAS_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_config2/struct.GPADC_CHOP_MODE_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_config2::GPADC_CHOP_MODE_R\">GPADC_CHOP_MODE_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_config2::GPADC_CHOP_MODE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_config2/struct.GPADC_CHOP_MODE_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_config2::GPADC_CHOP_MODE_W\">GPADC_CHOP_MODE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_config2::GPADC_CHOP_MODE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_config2/struct.GPADC_PGA_VCMI_EN_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_config2::GPADC_PGA_VCMI_EN_R\">GPADC_PGA_VCMI_EN_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_config2::GPADC_PGA_VCMI_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_config2/struct.GPADC_PGA_VCMI_EN_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_config2::GPADC_PGA_VCMI_EN_W\">GPADC_PGA_VCMI_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_config2::GPADC_PGA_VCMI_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_config2/struct.GPADC_PGA_EN_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_config2::GPADC_PGA_EN_R\">GPADC_PGA_EN_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_config2::GPADC_PGA_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_config2/struct.GPADC_PGA_EN_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_config2::GPADC_PGA_EN_W\">GPADC_PGA_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_config2::GPADC_PGA_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_config2/struct.GPADC_PGA_OS_CAL_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_config2::GPADC_PGA_OS_CAL_R\">GPADC_PGA_OS_CAL_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_config2::GPADC_PGA_OS_CAL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_config2/struct.GPADC_PGA_OS_CAL_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_config2::GPADC_PGA_OS_CAL_W\">GPADC_PGA_OS_CAL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_config2::GPADC_PGA_OS_CAL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_config2/struct.GPADC_PGA_VCM_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_config2::GPADC_PGA_VCM_R\">GPADC_PGA_VCM_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_config2::GPADC_PGA_VCM_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_config2/struct.GPADC_PGA_VCM_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_config2::GPADC_PGA_VCM_W\">GPADC_PGA_VCM_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_config2::GPADC_PGA_VCM_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_config2/struct.GPADC_TS_EN_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_config2::GPADC_TS_EN_R\">GPADC_TS_EN_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_config2::GPADC_TS_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_config2/struct.GPADC_TS_EN_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_config2::GPADC_TS_EN_W\">GPADC_TS_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_config2::GPADC_TS_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_config2/struct.GPADC_TSEXT_SEL_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_config2::GPADC_TSEXT_SEL_R\">GPADC_TSEXT_SEL_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_config2::GPADC_TSEXT_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_config2/struct.GPADC_TSEXT_SEL_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_config2::GPADC_TSEXT_SEL_W\">GPADC_TSEXT_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_config2::GPADC_TSEXT_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_config2/struct.GPADC_VBAT_EN_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_config2::GPADC_VBAT_EN_R\">GPADC_VBAT_EN_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_config2::GPADC_VBAT_EN_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_config2/struct.GPADC_VBAT_EN_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_config2::GPADC_VBAT_EN_W\">GPADC_VBAT_EN_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_config2::GPADC_VBAT_EN_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_config2/struct.GPADC_VREF_SEL_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_config2::GPADC_VREF_SEL_R\">GPADC_VREF_SEL_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_config2::GPADC_VREF_SEL_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_config2/struct.GPADC_VREF_SEL_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_config2::GPADC_VREF_SEL_W\">GPADC_VREF_SEL_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_config2::GPADC_VREF_SEL_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_config2/struct.GPADC_DIFF_MODE_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_config2::GPADC_DIFF_MODE_R\">GPADC_DIFF_MODE_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_config2::GPADC_DIFF_MODE_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_config2/struct.GPADC_DIFF_MODE_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_config2::GPADC_DIFF_MODE_W\">GPADC_DIFF_MODE_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_config2::GPADC_DIFF_MODE_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_config2/struct.GPADC_REG_CONFIG2_SPEC.html\" title=\"struct bl602_pac::aon::gpadc_reg_config2::GPADC_REG_CONFIG2_SPEC\">GPADC_REG_CONFIG2_SPEC</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_config2::GPADC_REG_CONFIG2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_scn_pos1/struct.R.html\" title=\"struct bl602_pac::aon::gpadc_reg_scn_pos1::R\">R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_scn_pos1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_scn_pos1/struct.W.html\" title=\"struct bl602_pac::aon::gpadc_reg_scn_pos1::W\">W</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_scn_pos1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_scn_pos1/struct.GPADC_SCAN_POS_5_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_scn_pos1::GPADC_SCAN_POS_5_R\">GPADC_SCAN_POS_5_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_scn_pos1::GPADC_SCAN_POS_5_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_scn_pos1/struct.GPADC_SCAN_POS_5_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_scn_pos1::GPADC_SCAN_POS_5_W\">GPADC_SCAN_POS_5_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_scn_pos1::GPADC_SCAN_POS_5_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_scn_pos1/struct.GPADC_SCAN_POS_4_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_scn_pos1::GPADC_SCAN_POS_4_R\">GPADC_SCAN_POS_4_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_scn_pos1::GPADC_SCAN_POS_4_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_scn_pos1/struct.GPADC_SCAN_POS_4_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_scn_pos1::GPADC_SCAN_POS_4_W\">GPADC_SCAN_POS_4_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_scn_pos1::GPADC_SCAN_POS_4_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_scn_pos1/struct.GPADC_SCAN_POS_3_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_scn_pos1::GPADC_SCAN_POS_3_R\">GPADC_SCAN_POS_3_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_scn_pos1::GPADC_SCAN_POS_3_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_scn_pos1/struct.GPADC_SCAN_POS_3_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_scn_pos1::GPADC_SCAN_POS_3_W\">GPADC_SCAN_POS_3_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_scn_pos1::GPADC_SCAN_POS_3_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_scn_pos1/struct.GPADC_SCAN_POS_2_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_scn_pos1::GPADC_SCAN_POS_2_R\">GPADC_SCAN_POS_2_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_scn_pos1::GPADC_SCAN_POS_2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_scn_pos1/struct.GPADC_SCAN_POS_2_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_scn_pos1::GPADC_SCAN_POS_2_W\">GPADC_SCAN_POS_2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_scn_pos1::GPADC_SCAN_POS_2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_scn_pos1/struct.GPADC_SCAN_POS_1_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_scn_pos1::GPADC_SCAN_POS_1_R\">GPADC_SCAN_POS_1_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_scn_pos1::GPADC_SCAN_POS_1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_scn_pos1/struct.GPADC_SCAN_POS_1_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_scn_pos1::GPADC_SCAN_POS_1_W\">GPADC_SCAN_POS_1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_scn_pos1::GPADC_SCAN_POS_1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_scn_pos1/struct.GPADC_SCAN_POS_0_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_scn_pos1::GPADC_SCAN_POS_0_R\">GPADC_SCAN_POS_0_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_scn_pos1::GPADC_SCAN_POS_0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_scn_pos1/struct.GPADC_SCAN_POS_0_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_scn_pos1::GPADC_SCAN_POS_0_W\">GPADC_SCAN_POS_0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_scn_pos1::GPADC_SCAN_POS_0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_scn_pos1/struct.GPADC_REG_SCN_POS1_SPEC.html\" title=\"struct bl602_pac::aon::gpadc_reg_scn_pos1::GPADC_REG_SCN_POS1_SPEC\">GPADC_REG_SCN_POS1_SPEC</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_scn_pos1::GPADC_REG_SCN_POS1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_scn_pos2/struct.R.html\" title=\"struct bl602_pac::aon::gpadc_reg_scn_pos2::R\">R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_scn_pos2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_scn_pos2/struct.W.html\" title=\"struct bl602_pac::aon::gpadc_reg_scn_pos2::W\">W</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_scn_pos2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_scn_pos2/struct.GPADC_SCAN_POS_11_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_scn_pos2::GPADC_SCAN_POS_11_R\">GPADC_SCAN_POS_11_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_scn_pos2::GPADC_SCAN_POS_11_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_scn_pos2/struct.GPADC_SCAN_POS_11_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_scn_pos2::GPADC_SCAN_POS_11_W\">GPADC_SCAN_POS_11_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_scn_pos2::GPADC_SCAN_POS_11_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_scn_pos2/struct.GPADC_SCAN_POS_10_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_scn_pos2::GPADC_SCAN_POS_10_R\">GPADC_SCAN_POS_10_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_scn_pos2::GPADC_SCAN_POS_10_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_scn_pos2/struct.GPADC_SCAN_POS_10_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_scn_pos2::GPADC_SCAN_POS_10_W\">GPADC_SCAN_POS_10_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_scn_pos2::GPADC_SCAN_POS_10_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_scn_pos2/struct.GPADC_SCAN_POS_9_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_scn_pos2::GPADC_SCAN_POS_9_R\">GPADC_SCAN_POS_9_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_scn_pos2::GPADC_SCAN_POS_9_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_scn_pos2/struct.GPADC_SCAN_POS_9_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_scn_pos2::GPADC_SCAN_POS_9_W\">GPADC_SCAN_POS_9_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_scn_pos2::GPADC_SCAN_POS_9_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_scn_pos2/struct.GPADC_SCAN_POS_8_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_scn_pos2::GPADC_SCAN_POS_8_R\">GPADC_SCAN_POS_8_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_scn_pos2::GPADC_SCAN_POS_8_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_scn_pos2/struct.GPADC_SCAN_POS_8_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_scn_pos2::GPADC_SCAN_POS_8_W\">GPADC_SCAN_POS_8_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_scn_pos2::GPADC_SCAN_POS_8_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_scn_pos2/struct.GPADC_SCAN_POS_7_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_scn_pos2::GPADC_SCAN_POS_7_R\">GPADC_SCAN_POS_7_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_scn_pos2::GPADC_SCAN_POS_7_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_scn_pos2/struct.GPADC_SCAN_POS_7_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_scn_pos2::GPADC_SCAN_POS_7_W\">GPADC_SCAN_POS_7_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_scn_pos2::GPADC_SCAN_POS_7_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_scn_pos2/struct.GPADC_SCAN_POS_6_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_scn_pos2::GPADC_SCAN_POS_6_R\">GPADC_SCAN_POS_6_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_scn_pos2::GPADC_SCAN_POS_6_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_scn_pos2/struct.GPADC_SCAN_POS_6_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_scn_pos2::GPADC_SCAN_POS_6_W\">GPADC_SCAN_POS_6_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_scn_pos2::GPADC_SCAN_POS_6_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_scn_pos2/struct.GPADC_REG_SCN_POS2_SPEC.html\" title=\"struct bl602_pac::aon::gpadc_reg_scn_pos2::GPADC_REG_SCN_POS2_SPEC\">GPADC_REG_SCN_POS2_SPEC</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_scn_pos2::GPADC_REG_SCN_POS2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_scn_neg1/struct.R.html\" title=\"struct bl602_pac::aon::gpadc_reg_scn_neg1::R\">R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_scn_neg1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_scn_neg1/struct.W.html\" title=\"struct bl602_pac::aon::gpadc_reg_scn_neg1::W\">W</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_scn_neg1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_scn_neg1/struct.GPADC_SCAN_NEG_5_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_scn_neg1::GPADC_SCAN_NEG_5_R\">GPADC_SCAN_NEG_5_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_scn_neg1::GPADC_SCAN_NEG_5_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_scn_neg1/struct.GPADC_SCAN_NEG_5_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_scn_neg1::GPADC_SCAN_NEG_5_W\">GPADC_SCAN_NEG_5_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_scn_neg1::GPADC_SCAN_NEG_5_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_scn_neg1/struct.GPADC_SCAN_NEG_4_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_scn_neg1::GPADC_SCAN_NEG_4_R\">GPADC_SCAN_NEG_4_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_scn_neg1::GPADC_SCAN_NEG_4_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_scn_neg1/struct.GPADC_SCAN_NEG_4_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_scn_neg1::GPADC_SCAN_NEG_4_W\">GPADC_SCAN_NEG_4_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_scn_neg1::GPADC_SCAN_NEG_4_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_scn_neg1/struct.GPADC_SCAN_NEG_3_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_scn_neg1::GPADC_SCAN_NEG_3_R\">GPADC_SCAN_NEG_3_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_scn_neg1::GPADC_SCAN_NEG_3_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_scn_neg1/struct.GPADC_SCAN_NEG_3_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_scn_neg1::GPADC_SCAN_NEG_3_W\">GPADC_SCAN_NEG_3_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_scn_neg1::GPADC_SCAN_NEG_3_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_scn_neg1/struct.GPADC_SCAN_NEG_2_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_scn_neg1::GPADC_SCAN_NEG_2_R\">GPADC_SCAN_NEG_2_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_scn_neg1::GPADC_SCAN_NEG_2_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_scn_neg1/struct.GPADC_SCAN_NEG_2_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_scn_neg1::GPADC_SCAN_NEG_2_W\">GPADC_SCAN_NEG_2_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_scn_neg1::GPADC_SCAN_NEG_2_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_scn_neg1/struct.GPADC_SCAN_NEG_1_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_scn_neg1::GPADC_SCAN_NEG_1_R\">GPADC_SCAN_NEG_1_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_scn_neg1::GPADC_SCAN_NEG_1_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_scn_neg1/struct.GPADC_SCAN_NEG_1_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_scn_neg1::GPADC_SCAN_NEG_1_W\">GPADC_SCAN_NEG_1_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_scn_neg1::GPADC_SCAN_NEG_1_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_scn_neg1/struct.GPADC_SCAN_NEG_0_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_scn_neg1::GPADC_SCAN_NEG_0_R\">GPADC_SCAN_NEG_0_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_scn_neg1::GPADC_SCAN_NEG_0_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_scn_neg1/struct.GPADC_SCAN_NEG_0_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_scn_neg1::GPADC_SCAN_NEG_0_W\">GPADC_SCAN_NEG_0_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_scn_neg1::GPADC_SCAN_NEG_0_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_scn_neg1/struct.GPADC_REG_SCN_NEG1_SPEC.html\" title=\"struct bl602_pac::aon::gpadc_reg_scn_neg1::GPADC_REG_SCN_NEG1_SPEC\">GPADC_REG_SCN_NEG1_SPEC</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_scn_neg1::GPADC_REG_SCN_NEG1_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_scn_neg2/struct.R.html\" title=\"struct bl602_pac::aon::gpadc_reg_scn_neg2::R\">R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_scn_neg2::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_scn_neg2/struct.W.html\" title=\"struct bl602_pac::aon::gpadc_reg_scn_neg2::W\">W</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_scn_neg2::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_scn_neg2/struct.GPADC_SCAN_NEG_11_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_scn_neg2::GPADC_SCAN_NEG_11_R\">GPADC_SCAN_NEG_11_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_scn_neg2::GPADC_SCAN_NEG_11_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_scn_neg2/struct.GPADC_SCAN_NEG_11_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_scn_neg2::GPADC_SCAN_NEG_11_W\">GPADC_SCAN_NEG_11_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_scn_neg2::GPADC_SCAN_NEG_11_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_scn_neg2/struct.GPADC_SCAN_NEG_10_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_scn_neg2::GPADC_SCAN_NEG_10_R\">GPADC_SCAN_NEG_10_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_scn_neg2::GPADC_SCAN_NEG_10_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_scn_neg2/struct.GPADC_SCAN_NEG_10_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_scn_neg2::GPADC_SCAN_NEG_10_W\">GPADC_SCAN_NEG_10_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_scn_neg2::GPADC_SCAN_NEG_10_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_scn_neg2/struct.GPADC_SCAN_NEG_9_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_scn_neg2::GPADC_SCAN_NEG_9_R\">GPADC_SCAN_NEG_9_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_scn_neg2::GPADC_SCAN_NEG_9_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_scn_neg2/struct.GPADC_SCAN_NEG_9_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_scn_neg2::GPADC_SCAN_NEG_9_W\">GPADC_SCAN_NEG_9_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_scn_neg2::GPADC_SCAN_NEG_9_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_scn_neg2/struct.GPADC_SCAN_NEG_8_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_scn_neg2::GPADC_SCAN_NEG_8_R\">GPADC_SCAN_NEG_8_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_scn_neg2::GPADC_SCAN_NEG_8_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_scn_neg2/struct.GPADC_SCAN_NEG_8_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_scn_neg2::GPADC_SCAN_NEG_8_W\">GPADC_SCAN_NEG_8_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_scn_neg2::GPADC_SCAN_NEG_8_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_scn_neg2/struct.GPADC_SCAN_NEG_7_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_scn_neg2::GPADC_SCAN_NEG_7_R\">GPADC_SCAN_NEG_7_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_scn_neg2::GPADC_SCAN_NEG_7_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_scn_neg2/struct.GPADC_SCAN_NEG_7_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_scn_neg2::GPADC_SCAN_NEG_7_W\">GPADC_SCAN_NEG_7_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_scn_neg2::GPADC_SCAN_NEG_7_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_scn_neg2/struct.GPADC_SCAN_NEG_6_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_scn_neg2::GPADC_SCAN_NEG_6_R\">GPADC_SCAN_NEG_6_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_scn_neg2::GPADC_SCAN_NEG_6_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_scn_neg2/struct.GPADC_SCAN_NEG_6_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_scn_neg2::GPADC_SCAN_NEG_6_W\">GPADC_SCAN_NEG_6_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_scn_neg2::GPADC_SCAN_NEG_6_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_scn_neg2/struct.GPADC_REG_SCN_NEG2_SPEC.html\" title=\"struct bl602_pac::aon::gpadc_reg_scn_neg2::GPADC_REG_SCN_NEG2_SPEC\">GPADC_REG_SCN_NEG2_SPEC</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_scn_neg2::GPADC_REG_SCN_NEG2_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_status/struct.R.html\" title=\"struct bl602_pac::aon::gpadc_reg_status::R\">R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_status::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_status/struct.W.html\" title=\"struct bl602_pac::aon::gpadc_reg_status::W\">W</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_status::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_status/struct.GPADC_RESERVED_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_status::GPADC_RESERVED_R\">GPADC_RESERVED_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_status::GPADC_RESERVED_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_status/struct.GPADC_RESERVED_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_status::GPADC_RESERVED_W\">GPADC_RESERVED_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_status::GPADC_RESERVED_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_status/struct.GPADC_DATA_RDY_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_status::GPADC_DATA_RDY_R\">GPADC_DATA_RDY_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_status::GPADC_DATA_RDY_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_status/struct.GPADC_DATA_RDY_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_status::GPADC_DATA_RDY_W\">GPADC_DATA_RDY_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_status::GPADC_DATA_RDY_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_status/struct.GPADC_REG_STATUS_SPEC.html\" title=\"struct bl602_pac::aon::gpadc_reg_status::GPADC_REG_STATUS_SPEC\">GPADC_REG_STATUS_SPEC</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_status::GPADC_REG_STATUS_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_isr/struct.R.html\" title=\"struct bl602_pac::aon::gpadc_reg_isr::R\">R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_isr::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_isr/struct.W.html\" title=\"struct bl602_pac::aon::gpadc_reg_isr::W\">W</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_isr::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_isr/struct.GPADC_POS_SATUR_MASK_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_isr::GPADC_POS_SATUR_MASK_R\">GPADC_POS_SATUR_MASK_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_isr::GPADC_POS_SATUR_MASK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_isr/struct.GPADC_POS_SATUR_MASK_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_isr::GPADC_POS_SATUR_MASK_W\">GPADC_POS_SATUR_MASK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_isr::GPADC_POS_SATUR_MASK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_isr/struct.GPADC_NEG_SATUR_MASK_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_isr::GPADC_NEG_SATUR_MASK_R\">GPADC_NEG_SATUR_MASK_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_isr::GPADC_NEG_SATUR_MASK_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_isr/struct.GPADC_NEG_SATUR_MASK_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_isr::GPADC_NEG_SATUR_MASK_W\">GPADC_NEG_SATUR_MASK_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_isr::GPADC_NEG_SATUR_MASK_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_isr/struct.GPADC_POS_SATUR_CLR_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_isr::GPADC_POS_SATUR_CLR_R\">GPADC_POS_SATUR_CLR_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_isr::GPADC_POS_SATUR_CLR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_isr/struct.GPADC_POS_SATUR_CLR_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_isr::GPADC_POS_SATUR_CLR_W\">GPADC_POS_SATUR_CLR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_isr::GPADC_POS_SATUR_CLR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_isr/struct.GPADC_NEG_SATUR_CLR_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_isr::GPADC_NEG_SATUR_CLR_R\">GPADC_NEG_SATUR_CLR_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_isr::GPADC_NEG_SATUR_CLR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_isr/struct.GPADC_NEG_SATUR_CLR_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_isr::GPADC_NEG_SATUR_CLR_W\">GPADC_NEG_SATUR_CLR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_isr::GPADC_NEG_SATUR_CLR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_isr/struct.GPADC_POS_SATUR_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_isr::GPADC_POS_SATUR_R\">GPADC_POS_SATUR_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_isr::GPADC_POS_SATUR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_isr/struct.GPADC_POS_SATUR_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_isr::GPADC_POS_SATUR_W\">GPADC_POS_SATUR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_isr::GPADC_POS_SATUR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_isr/struct.GPADC_NEG_SATUR_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_isr::GPADC_NEG_SATUR_R\">GPADC_NEG_SATUR_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_isr::GPADC_NEG_SATUR_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_isr/struct.GPADC_NEG_SATUR_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_isr::GPADC_NEG_SATUR_W\">GPADC_NEG_SATUR_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_isr::GPADC_NEG_SATUR_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_isr/struct.GPADC_REG_ISR_SPEC.html\" title=\"struct bl602_pac::aon::gpadc_reg_isr::GPADC_REG_ISR_SPEC\">GPADC_REG_ISR_SPEC</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_isr::GPADC_REG_ISR_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_result/struct.R.html\" title=\"struct bl602_pac::aon::gpadc_reg_result::R\">R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_result::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_result/struct.W.html\" title=\"struct bl602_pac::aon::gpadc_reg_result::W\">W</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_result::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_result/struct.GPADC_DATA_OUT_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_result::GPADC_DATA_OUT_R\">GPADC_DATA_OUT_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_result::GPADC_DATA_OUT_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_result/struct.GPADC_DATA_OUT_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_result::GPADC_DATA_OUT_W\">GPADC_DATA_OUT_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_result::GPADC_DATA_OUT_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_result/struct.GPADC_REG_RESULT_SPEC.html\" title=\"struct bl602_pac::aon::gpadc_reg_result::GPADC_REG_RESULT_SPEC\">GPADC_REG_RESULT_SPEC</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_result::GPADC_REG_RESULT_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_raw_result/struct.R.html\" title=\"struct bl602_pac::aon::gpadc_reg_raw_result::R\">R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_raw_result::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_raw_result/struct.W.html\" title=\"struct bl602_pac::aon::gpadc_reg_raw_result::W\">W</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_raw_result::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_raw_result/struct.GPADC_RAW_DATA_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_raw_result::GPADC_RAW_DATA_R\">GPADC_RAW_DATA_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_raw_result::GPADC_RAW_DATA_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_raw_result/struct.GPADC_RAW_DATA_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_raw_result::GPADC_RAW_DATA_W\">GPADC_RAW_DATA_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_raw_result::GPADC_RAW_DATA_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_raw_result/struct.GPADC_REG_RAW_RESULT_SPEC.html\" title=\"struct bl602_pac::aon::gpadc_reg_raw_result::GPADC_REG_RAW_RESULT_SPEC\">GPADC_REG_RAW_RESULT_SPEC</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_raw_result::GPADC_REG_RAW_RESULT_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_define/struct.R.html\" title=\"struct bl602_pac::aon::gpadc_reg_define::R\">R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_define::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_define/struct.W.html\" title=\"struct bl602_pac::aon::gpadc_reg_define::W\">W</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_define::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_define/struct.GPADC_OS_CAL_DATA_R.html\" title=\"struct bl602_pac::aon::gpadc_reg_define::GPADC_OS_CAL_DATA_R\">GPADC_OS_CAL_DATA_R</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_define::GPADC_OS_CAL_DATA_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_define/struct.GPADC_OS_CAL_DATA_W.html\" title=\"struct bl602_pac::aon::gpadc_reg_define::GPADC_OS_CAL_DATA_W\">GPADC_OS_CAL_DATA_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_define::GPADC_OS_CAL_DATA_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/gpadc_reg_define/struct.GPADC_REG_DEFINE_SPEC.html\" title=\"struct bl602_pac::aon::gpadc_reg_define::GPADC_REG_DEFINE_SPEC\">GPADC_REG_DEFINE_SPEC</a>","synthetic":true,"types":["bl602_pac::aon::gpadc_reg_define::GPADC_REG_DEFINE_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/hbncore_resv0/struct.R.html\" title=\"struct bl602_pac::aon::hbncore_resv0::R\">R</a>","synthetic":true,"types":["bl602_pac::aon::hbncore_resv0::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/hbncore_resv0/struct.W.html\" title=\"struct bl602_pac::aon::hbncore_resv0::W\">W</a>","synthetic":true,"types":["bl602_pac::aon::hbncore_resv0::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/hbncore_resv0/struct.HBNCORE_RESV0_DATA_R.html\" title=\"struct bl602_pac::aon::hbncore_resv0::HBNCORE_RESV0_DATA_R\">HBNCORE_RESV0_DATA_R</a>","synthetic":true,"types":["bl602_pac::aon::hbncore_resv0::HBNCORE_RESV0_DATA_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/hbncore_resv0/struct.HBNCORE_RESV0_DATA_W.html\" title=\"struct bl602_pac::aon::hbncore_resv0::HBNCORE_RESV0_DATA_W\">HBNCORE_RESV0_DATA_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::hbncore_resv0::HBNCORE_RESV0_DATA_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/hbncore_resv0/struct.HBNCORE_RESV0_SPEC.html\" title=\"struct bl602_pac::aon::hbncore_resv0::HBNCORE_RESV0_SPEC\">HBNCORE_RESV0_SPEC</a>","synthetic":true,"types":["bl602_pac::aon::hbncore_resv0::HBNCORE_RESV0_SPEC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/hbncore_resv1/struct.R.html\" title=\"struct bl602_pac::aon::hbncore_resv1::R\">R</a>","synthetic":true,"types":["bl602_pac::aon::hbncore_resv1::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/hbncore_resv1/struct.W.html\" title=\"struct bl602_pac::aon::hbncore_resv1::W\">W</a>","synthetic":true,"types":["bl602_pac::aon::hbncore_resv1::W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/hbncore_resv1/struct.HBNCORE_RESV1_DATA_R.html\" title=\"struct bl602_pac::aon::hbncore_resv1::HBNCORE_RESV1_DATA_R\">HBNCORE_RESV1_DATA_R</a>","synthetic":true,"types":["bl602_pac::aon::hbncore_resv1::HBNCORE_RESV1_DATA_R"]},{"text":"impl&lt;'a&gt; Freeze for <a class=\"struct\" href=\"bl602_pac/aon/hbncore_resv1/struct.HBNCORE_RESV1_DATA_W.html\" title=\"struct bl602_pac::aon::hbncore_resv1::HBNCORE_RESV1_DATA_W\">HBNCORE_RESV1_DATA_W</a>&lt;'a&gt;","synthetic":true,"types":["bl602_pac::aon::hbncore_resv1::HBNCORE_RESV1_DATA_W"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bl602_pac/aon/hbncore_resv1/struct.HBNCORE_RESV1_SPEC.html\" title=\"struct bl602_pac::aon::hbncore_resv1::HBNCORE_RESV1_SPEC\">HBNCORE_RESV1_SPEC</a>","synthetic":true,"types":["bl602_pac::aon::hbncore_resv1::HBNCORE_RESV1_SPEC"]}];
implementors["embedded_hal"] = [{"text":"impl&lt;'a&gt; Freeze for <a class=\"enum\" href=\"embedded_hal/blocking/i2c/enum.Operation.html\" title=\"enum embedded_hal::blocking::i2c::Operation\">Operation</a>&lt;'a&gt;","synthetic":true,"types":["embedded_hal::blocking::i2c::Operation"]},{"text":"impl&lt;'a, W&gt; Freeze for <a class=\"enum\" href=\"embedded_hal/blocking/spi/enum.Operation.html\" title=\"enum embedded_hal::blocking::spi::Operation\">Operation</a>&lt;'a, W&gt;","synthetic":true,"types":["embedded_hal::blocking::spi::Operation"]},{"text":"impl Freeze for <a class=\"enum\" href=\"embedded_hal/digital/enum.PinState.html\" title=\"enum embedded_hal::digital::PinState\">PinState</a>","synthetic":true,"types":["embedded_hal::digital::PinState"]},{"text":"impl Freeze for <a class=\"enum\" href=\"embedded_hal/qei/enum.Direction.html\" title=\"enum embedded_hal::qei::Direction\">Direction</a>","synthetic":true,"types":["embedded_hal::qei::Direction"]},{"text":"impl Freeze for <a class=\"struct\" href=\"embedded_hal/spi/struct.Mode.html\" title=\"struct embedded_hal::spi::Mode\">Mode</a>","synthetic":true,"types":["embedded_hal::spi::Mode"]},{"text":"impl Freeze for <a class=\"enum\" href=\"embedded_hal/spi/enum.Polarity.html\" title=\"enum embedded_hal::spi::Polarity\">Polarity</a>","synthetic":true,"types":["embedded_hal::spi::Polarity"]},{"text":"impl Freeze for <a class=\"enum\" href=\"embedded_hal/spi/enum.Phase.html\" title=\"enum embedded_hal::spi::Phase\">Phase</a>","synthetic":true,"types":["embedded_hal::spi::Phase"]}];
implementors["embedded_time"] = [{"text":"impl&lt;Clock&gt; Freeze for <a class=\"struct\" href=\"embedded_time/struct.Instant.html\" title=\"struct embedded_time::Instant\">Instant</a>&lt;Clock&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;&lt;Clock as <a class=\"trait\" href=\"embedded_time/clock/trait.Clock.html\" title=\"trait embedded_time::clock::Clock\">Clock</a>&gt;::<a class=\"type\" href=\"embedded_time/clock/trait.Clock.html#associatedtype.T\" title=\"type embedded_time::clock::Clock::T\">T</a>: Freeze,&nbsp;</span>","synthetic":true,"types":["embedded_time::instant::Instant"]},{"text":"impl&lt;'a, Type, State, Clock, Dur&gt; Freeze for <a class=\"struct\" href=\"embedded_time/struct.Timer.html\" title=\"struct embedded_time::Timer\">Timer</a>&lt;'a, Type, State, Clock, Dur&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;Dur: Freeze,<br>&nbsp;&nbsp;&nbsp;&nbsp;&lt;Clock as <a class=\"trait\" href=\"embedded_time/clock/trait.Clock.html\" title=\"trait embedded_time::clock::Clock\">Clock</a>&gt;::<a class=\"type\" href=\"embedded_time/clock/trait.Clock.html#associatedtype.T\" title=\"type embedded_time::clock::Clock::T\">T</a>: Freeze,&nbsp;</span>","synthetic":true,"types":["embedded_time::timer::Timer"]},{"text":"impl Freeze for <a class=\"enum\" href=\"embedded_time/enum.TimeError.html\" title=\"enum embedded_time::TimeError\">TimeError</a>","synthetic":true,"types":["embedded_time::TimeError"]},{"text":"impl Freeze for <a class=\"enum\" href=\"embedded_time/enum.ConversionError.html\" title=\"enum embedded_time::ConversionError\">ConversionError</a>","synthetic":true,"types":["embedded_time::ConversionError"]},{"text":"impl Freeze for <a class=\"enum\" href=\"embedded_time/clock/enum.Error.html\" title=\"enum embedded_time::clock::Error\">Error</a>","synthetic":true,"types":["embedded_time::clock::Error"]},{"text":"impl&lt;T&gt; Freeze for <a class=\"struct\" href=\"embedded_time/duration/struct.Hours.html\" title=\"struct embedded_time::duration::Hours\">Hours</a>&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Freeze,&nbsp;</span>","synthetic":true,"types":["embedded_time::duration::units::Hours"]},{"text":"impl&lt;T&gt; Freeze for <a class=\"struct\" href=\"embedded_time/duration/struct.Minutes.html\" title=\"struct embedded_time::duration::Minutes\">Minutes</a>&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Freeze,&nbsp;</span>","synthetic":true,"types":["embedded_time::duration::units::Minutes"]},{"text":"impl&lt;T&gt; Freeze for <a class=\"struct\" href=\"embedded_time/duration/struct.Seconds.html\" title=\"struct embedded_time::duration::Seconds\">Seconds</a>&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Freeze,&nbsp;</span>","synthetic":true,"types":["embedded_time::duration::units::Seconds"]},{"text":"impl&lt;T&gt; Freeze for <a class=\"struct\" href=\"embedded_time/duration/struct.Milliseconds.html\" title=\"struct embedded_time::duration::Milliseconds\">Milliseconds</a>&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Freeze,&nbsp;</span>","synthetic":true,"types":["embedded_time::duration::units::Milliseconds"]},{"text":"impl&lt;T&gt; Freeze for <a class=\"struct\" href=\"embedded_time/duration/struct.Microseconds.html\" title=\"struct embedded_time::duration::Microseconds\">Microseconds</a>&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Freeze,&nbsp;</span>","synthetic":true,"types":["embedded_time::duration::units::Microseconds"]},{"text":"impl&lt;T&gt; Freeze for <a class=\"struct\" href=\"embedded_time/duration/struct.Nanoseconds.html\" title=\"struct embedded_time::duration::Nanoseconds\">Nanoseconds</a>&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Freeze,&nbsp;</span>","synthetic":true,"types":["embedded_time::duration::units::Nanoseconds"]},{"text":"impl&lt;T&gt; Freeze for <a class=\"struct\" href=\"embedded_time/duration/struct.Generic.html\" title=\"struct embedded_time::duration::Generic\">Generic</a>&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Freeze,&nbsp;</span>","synthetic":true,"types":["embedded_time::duration::Generic"]},{"text":"impl Freeze for <a class=\"struct\" href=\"embedded_time/fraction/struct.Fraction.html\" title=\"struct embedded_time::fraction::Fraction\">Fraction</a>","synthetic":true,"types":["embedded_time::fraction::Fraction"]},{"text":"impl&lt;T&gt; Freeze for <a class=\"struct\" href=\"embedded_time/rate/struct.Mebihertz.html\" title=\"struct embedded_time::rate::Mebihertz\">Mebihertz</a>&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Freeze,&nbsp;</span>","synthetic":true,"types":["embedded_time::rate::units::Mebihertz"]},{"text":"impl&lt;T&gt; Freeze for <a class=\"struct\" href=\"embedded_time/rate/struct.Megahertz.html\" title=\"struct embedded_time::rate::Megahertz\">Megahertz</a>&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Freeze,&nbsp;</span>","synthetic":true,"types":["embedded_time::rate::units::Megahertz"]},{"text":"impl&lt;T&gt; Freeze for <a class=\"struct\" href=\"embedded_time/rate/struct.Kibihertz.html\" title=\"struct embedded_time::rate::Kibihertz\">Kibihertz</a>&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Freeze,&nbsp;</span>","synthetic":true,"types":["embedded_time::rate::units::Kibihertz"]},{"text":"impl&lt;T&gt; Freeze for <a class=\"struct\" href=\"embedded_time/rate/struct.Kilohertz.html\" title=\"struct embedded_time::rate::Kilohertz\">Kilohertz</a>&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Freeze,&nbsp;</span>","synthetic":true,"types":["embedded_time::rate::units::Kilohertz"]},{"text":"impl&lt;T&gt; Freeze for <a class=\"struct\" href=\"embedded_time/rate/struct.Hertz.html\" title=\"struct embedded_time::rate::Hertz\">Hertz</a>&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Freeze,&nbsp;</span>","synthetic":true,"types":["embedded_time::rate::units::Hertz"]},{"text":"impl&lt;T&gt; Freeze for <a class=\"struct\" href=\"embedded_time/rate/struct.MebibytesPerSecond.html\" title=\"struct embedded_time::rate::MebibytesPerSecond\">MebibytesPerSecond</a>&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Freeze,&nbsp;</span>","synthetic":true,"types":["embedded_time::rate::units::MebibytesPerSecond"]},{"text":"impl&lt;T&gt; Freeze for <a class=\"struct\" href=\"embedded_time/rate/struct.MegabytesPerSecond.html\" title=\"struct embedded_time::rate::MegabytesPerSecond\">MegabytesPerSecond</a>&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Freeze,&nbsp;</span>","synthetic":true,"types":["embedded_time::rate::units::MegabytesPerSecond"]},{"text":"impl&lt;T&gt; Freeze for <a class=\"struct\" href=\"embedded_time/rate/struct.KibibytesPerSecond.html\" title=\"struct embedded_time::rate::KibibytesPerSecond\">KibibytesPerSecond</a>&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Freeze,&nbsp;</span>","synthetic":true,"types":["embedded_time::rate::units::KibibytesPerSecond"]},{"text":"impl&lt;T&gt; Freeze for <a class=\"struct\" href=\"embedded_time/rate/struct.KilobytesPerSecond.html\" title=\"struct embedded_time::rate::KilobytesPerSecond\">KilobytesPerSecond</a>&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Freeze,&nbsp;</span>","synthetic":true,"types":["embedded_time::rate::units::KilobytesPerSecond"]},{"text":"impl&lt;T&gt; Freeze for <a class=\"struct\" href=\"embedded_time/rate/struct.BytesPerSecond.html\" title=\"struct embedded_time::rate::BytesPerSecond\">BytesPerSecond</a>&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Freeze,&nbsp;</span>","synthetic":true,"types":["embedded_time::rate::units::BytesPerSecond"]},{"text":"impl&lt;T&gt; Freeze for <a class=\"struct\" href=\"embedded_time/rate/struct.MebibitsPerSecond.html\" title=\"struct embedded_time::rate::MebibitsPerSecond\">MebibitsPerSecond</a>&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Freeze,&nbsp;</span>","synthetic":true,"types":["embedded_time::rate::units::MebibitsPerSecond"]},{"text":"impl&lt;T&gt; Freeze for <a class=\"struct\" href=\"embedded_time/rate/struct.MegabitsPerSecond.html\" title=\"struct embedded_time::rate::MegabitsPerSecond\">MegabitsPerSecond</a>&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Freeze,&nbsp;</span>","synthetic":true,"types":["embedded_time::rate::units::MegabitsPerSecond"]},{"text":"impl&lt;T&gt; Freeze for <a class=\"struct\" href=\"embedded_time/rate/struct.KibibitsPerSecond.html\" title=\"struct embedded_time::rate::KibibitsPerSecond\">KibibitsPerSecond</a>&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Freeze,&nbsp;</span>","synthetic":true,"types":["embedded_time::rate::units::KibibitsPerSecond"]},{"text":"impl&lt;T&gt; Freeze for <a class=\"struct\" href=\"embedded_time/rate/struct.KilobitsPerSecond.html\" title=\"struct embedded_time::rate::KilobitsPerSecond\">KilobitsPerSecond</a>&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Freeze,&nbsp;</span>","synthetic":true,"types":["embedded_time::rate::units::KilobitsPerSecond"]},{"text":"impl&lt;T&gt; Freeze for <a class=\"struct\" href=\"embedded_time/rate/struct.BitsPerSecond.html\" title=\"struct embedded_time::rate::BitsPerSecond\">BitsPerSecond</a>&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Freeze,&nbsp;</span>","synthetic":true,"types":["embedded_time::rate::units::BitsPerSecond"]},{"text":"impl&lt;T&gt; Freeze for <a class=\"struct\" href=\"embedded_time/rate/struct.Mebibaud.html\" title=\"struct embedded_time::rate::Mebibaud\">Mebibaud</a>&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Freeze,&nbsp;</span>","synthetic":true,"types":["embedded_time::rate::units::Mebibaud"]},{"text":"impl&lt;T&gt; Freeze for <a class=\"struct\" href=\"embedded_time/rate/struct.Megabaud.html\" title=\"struct embedded_time::rate::Megabaud\">Megabaud</a>&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Freeze,&nbsp;</span>","synthetic":true,"types":["embedded_time::rate::units::Megabaud"]},{"text":"impl&lt;T&gt; Freeze for <a class=\"struct\" href=\"embedded_time/rate/struct.Kibibaud.html\" title=\"struct embedded_time::rate::Kibibaud\">Kibibaud</a>&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Freeze,&nbsp;</span>","synthetic":true,"types":["embedded_time::rate::units::Kibibaud"]},{"text":"impl&lt;T&gt; Freeze for <a class=\"struct\" href=\"embedded_time/rate/struct.Kilobaud.html\" title=\"struct embedded_time::rate::Kilobaud\">Kilobaud</a>&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Freeze,&nbsp;</span>","synthetic":true,"types":["embedded_time::rate::units::Kilobaud"]},{"text":"impl&lt;T&gt; Freeze for <a class=\"struct\" href=\"embedded_time/rate/struct.Baud.html\" title=\"struct embedded_time::rate::Baud\">Baud</a>&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Freeze,&nbsp;</span>","synthetic":true,"types":["embedded_time::rate::units::Baud"]},{"text":"impl&lt;T&gt; Freeze for <a class=\"struct\" href=\"embedded_time/rate/struct.Generic.html\" title=\"struct embedded_time::rate::Generic\">Generic</a>&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Freeze,&nbsp;</span>","synthetic":true,"types":["embedded_time::rate::Generic"]}];
implementors["nb"] = [{"text":"impl&lt;E&gt; Freeze for <a class=\"enum\" href=\"nb/enum.Error.html\" title=\"enum nb::Error\">Error</a>&lt;E&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;E: Freeze,&nbsp;</span>","synthetic":true,"types":["nb::Error"]}];
implementors["num_complex"] = [{"text":"impl&lt;T&gt; Freeze for <a class=\"struct\" href=\"num_complex/struct.Complex.html\" title=\"struct num_complex::Complex\">Complex</a>&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Freeze,&nbsp;</span>","synthetic":true,"types":["num_complex::Complex"]},{"text":"impl&lt;E&gt; Freeze for <a class=\"struct\" href=\"num_complex/struct.ParseComplexError.html\" title=\"struct num_complex::ParseComplexError\">ParseComplexError</a>&lt;E&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;E: Freeze,&nbsp;</span>","synthetic":true,"types":["num_complex::ParseComplexError"]}];
implementors["num_integer"] = [{"text":"impl&lt;A&gt; Freeze for <a class=\"struct\" href=\"num_integer/struct.ExtendedGcd.html\" title=\"struct num_integer::ExtendedGcd\">ExtendedGcd</a>&lt;A&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;A: Freeze,&nbsp;</span>","synthetic":true,"types":["num_integer::ExtendedGcd"]},{"text":"impl&lt;T&gt; Freeze for <a class=\"struct\" href=\"num_integer/struct.IterBinomial.html\" title=\"struct num_integer::IterBinomial\">IterBinomial</a>&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Freeze,&nbsp;</span>","synthetic":true,"types":["num_integer::IterBinomial"]}];
implementors["num_iter"] = [{"text":"impl&lt;A&gt; Freeze for <a class=\"struct\" href=\"num_iter/struct.Range.html\" title=\"struct num_iter::Range\">Range</a>&lt;A&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;A: Freeze,&nbsp;</span>","synthetic":true,"types":["num_iter::Range"]},{"text":"impl&lt;A&gt; Freeze for <a class=\"struct\" href=\"num_iter/struct.RangeInclusive.html\" title=\"struct num_iter::RangeInclusive\">RangeInclusive</a>&lt;A&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;A: Freeze,&nbsp;</span>","synthetic":true,"types":["num_iter::RangeInclusive"]},{"text":"impl&lt;A&gt; Freeze for <a class=\"struct\" href=\"num_iter/struct.RangeStep.html\" title=\"struct num_iter::RangeStep\">RangeStep</a>&lt;A&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;A: Freeze,&nbsp;</span>","synthetic":true,"types":["num_iter::RangeStep"]},{"text":"impl&lt;A&gt; Freeze for <a class=\"struct\" href=\"num_iter/struct.RangeStepInclusive.html\" title=\"struct num_iter::RangeStepInclusive\">RangeStepInclusive</a>&lt;A&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;A: Freeze,&nbsp;</span>","synthetic":true,"types":["num_iter::RangeStepInclusive"]},{"text":"impl&lt;A&gt; Freeze for <a class=\"struct\" href=\"num_iter/struct.RangeFrom.html\" title=\"struct num_iter::RangeFrom\">RangeFrom</a>&lt;A&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;A: Freeze,&nbsp;</span>","synthetic":true,"types":["num_iter::RangeFrom"]},{"text":"impl&lt;A&gt; Freeze for <a class=\"struct\" href=\"num_iter/struct.RangeStepFrom.html\" title=\"struct num_iter::RangeStepFrom\">RangeStepFrom</a>&lt;A&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;A: Freeze,&nbsp;</span>","synthetic":true,"types":["num_iter::RangeStepFrom"]}];
implementors["num_rational"] = [{"text":"impl&lt;T&gt; Freeze for <a class=\"struct\" href=\"num_rational/struct.Ratio.html\" title=\"struct num_rational::Ratio\">Ratio</a>&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Freeze,&nbsp;</span>","synthetic":true,"types":["num_rational::Ratio"]},{"text":"impl Freeze for <a class=\"struct\" href=\"num_rational/struct.ParseRatioError.html\" title=\"struct num_rational::ParseRatioError\">ParseRatioError</a>","synthetic":true,"types":["num_rational::ParseRatioError"]}];
implementors["num_traits"] = [{"text":"impl Freeze for <a class=\"struct\" href=\"num_traits/struct.ParseFloatError.html\" title=\"struct num_traits::ParseFloatError\">ParseFloatError</a>","synthetic":true,"types":["num_traits::ParseFloatError"]},{"text":"impl Freeze for <a class=\"enum\" href=\"num_traits/enum.FloatErrorKind.html\" title=\"enum num_traits::FloatErrorKind\">FloatErrorKind</a>","synthetic":true,"types":["num_traits::FloatErrorKind"]}];
implementors["riscv"] = [{"text":"impl Freeze for <a class=\"struct\" href=\"riscv/register/uie/struct.Uie.html\" title=\"struct riscv::register::uie::Uie\">Uie</a>","synthetic":true,"types":["riscv::register::uie::Uie"]},{"text":"impl Freeze for <a class=\"struct\" href=\"riscv/register/ustatus/struct.Ustatus.html\" title=\"struct riscv::register::ustatus::Ustatus\">Ustatus</a>","synthetic":true,"types":["riscv::register::ustatus::Ustatus"]},{"text":"impl Freeze for <a class=\"struct\" href=\"riscv/register/utvec/struct.Utvec.html\" title=\"struct riscv::register::utvec::Utvec\">Utvec</a>","synthetic":true,"types":["riscv::register::utvec::Utvec"]},{"text":"impl Freeze for <a class=\"struct\" href=\"riscv/register/ucause/struct.Ucause.html\" title=\"struct riscv::register::ucause::Ucause\">Ucause</a>","synthetic":true,"types":["riscv::register::ucause::Ucause"]},{"text":"impl Freeze for <a class=\"struct\" href=\"riscv/register/uip/struct.Uip.html\" title=\"struct riscv::register::uip::Uip\">Uip</a>","synthetic":true,"types":["riscv::register::uip::Uip"]},{"text":"impl Freeze for <a class=\"struct\" href=\"riscv/register/fcsr/struct.FCSR.html\" title=\"struct riscv::register::fcsr::FCSR\">FCSR</a>","synthetic":true,"types":["riscv::register::fcsr::FCSR"]},{"text":"impl Freeze for <a class=\"struct\" href=\"riscv/register/fcsr/struct.Flags.html\" title=\"struct riscv::register::fcsr::Flags\">Flags</a>","synthetic":true,"types":["riscv::register::fcsr::Flags"]},{"text":"impl Freeze for <a class=\"enum\" href=\"riscv/register/fcsr/enum.Flag.html\" title=\"enum riscv::register::fcsr::Flag\">Flag</a>","synthetic":true,"types":["riscv::register::fcsr::Flag"]},{"text":"impl Freeze for <a class=\"enum\" href=\"riscv/register/fcsr/enum.RoundingMode.html\" title=\"enum riscv::register::fcsr::RoundingMode\">RoundingMode</a>","synthetic":true,"types":["riscv::register::fcsr::RoundingMode"]},{"text":"impl Freeze for <a class=\"struct\" href=\"riscv/register/sie/struct.Sie.html\" title=\"struct riscv::register::sie::Sie\">Sie</a>","synthetic":true,"types":["riscv::register::sie::Sie"]},{"text":"impl Freeze for <a class=\"struct\" href=\"riscv/register/sstatus/struct.Sstatus.html\" title=\"struct riscv::register::sstatus::Sstatus\">Sstatus</a>","synthetic":true,"types":["riscv::register::sstatus::Sstatus"]},{"text":"impl Freeze for <a class=\"enum\" href=\"riscv/register/sstatus/enum.SPP.html\" title=\"enum riscv::register::sstatus::SPP\">SPP</a>","synthetic":true,"types":["riscv::register::sstatus::SPP"]},{"text":"impl Freeze for <a class=\"struct\" href=\"riscv/register/stvec/struct.Stvec.html\" title=\"struct riscv::register::stvec::Stvec\">Stvec</a>","synthetic":true,"types":["riscv::register::stvec::Stvec"]},{"text":"impl Freeze for <a class=\"struct\" href=\"riscv/register/scause/struct.Scause.html\" title=\"struct riscv::register::scause::Scause\">Scause</a>","synthetic":true,"types":["riscv::register::scause::Scause"]},{"text":"impl Freeze for <a class=\"enum\" href=\"riscv/register/scause/enum.Trap.html\" title=\"enum riscv::register::scause::Trap\">Trap</a>","synthetic":true,"types":["riscv::register::scause::Trap"]},{"text":"impl Freeze for <a class=\"enum\" href=\"riscv/register/scause/enum.Interrupt.html\" title=\"enum riscv::register::scause::Interrupt\">Interrupt</a>","synthetic":true,"types":["riscv::register::scause::Interrupt"]},{"text":"impl Freeze for <a class=\"enum\" href=\"riscv/register/scause/enum.Exception.html\" title=\"enum riscv::register::scause::Exception\">Exception</a>","synthetic":true,"types":["riscv::register::scause::Exception"]},{"text":"impl Freeze for <a class=\"struct\" href=\"riscv/register/sip/struct.Sip.html\" title=\"struct riscv::register::sip::Sip\">Sip</a>","synthetic":true,"types":["riscv::register::sip::Sip"]},{"text":"impl Freeze for <a class=\"struct\" href=\"riscv/register/satp/struct.Satp.html\" title=\"struct riscv::register::satp::Satp\">Satp</a>","synthetic":true,"types":["riscv::register::satp::Satp"]},{"text":"impl Freeze for <a class=\"enum\" href=\"riscv/register/satp/enum.Mode.html\" title=\"enum riscv::register::satp::Mode\">Mode</a>","synthetic":true,"types":["riscv::register::satp::Mode"]},{"text":"impl Freeze for <a class=\"struct\" href=\"riscv/register/marchid/struct.Marchid.html\" title=\"struct riscv::register::marchid::Marchid\">Marchid</a>","synthetic":true,"types":["riscv::register::marchid::Marchid"]},{"text":"impl Freeze for <a class=\"struct\" href=\"riscv/register/mimpid/struct.Mimpid.html\" title=\"struct riscv::register::mimpid::Mimpid\">Mimpid</a>","synthetic":true,"types":["riscv::register::mimpid::Mimpid"]},{"text":"impl Freeze for <a class=\"struct\" href=\"riscv/register/mvendorid/struct.Mvendorid.html\" title=\"struct riscv::register::mvendorid::Mvendorid\">Mvendorid</a>","synthetic":true,"types":["riscv::register::mvendorid::Mvendorid"]},{"text":"impl Freeze for <a class=\"struct\" href=\"riscv/register/misa/struct.Misa.html\" title=\"struct riscv::register::misa::Misa\">Misa</a>","synthetic":true,"types":["riscv::register::misa::Misa"]},{"text":"impl Freeze for <a class=\"enum\" href=\"riscv/register/misa/enum.MXL.html\" title=\"enum riscv::register::misa::MXL\">MXL</a>","synthetic":true,"types":["riscv::register::misa::MXL"]},{"text":"impl Freeze for <a class=\"struct\" href=\"riscv/register/mstatus/struct.Mstatus.html\" title=\"struct riscv::register::mstatus::Mstatus\">Mstatus</a>","synthetic":true,"types":["riscv::register::mstatus::Mstatus"]},{"text":"impl Freeze for <a class=\"enum\" href=\"riscv/register/mstatus/enum.XS.html\" title=\"enum riscv::register::mstatus::XS\">XS</a>","synthetic":true,"types":["riscv::register::mstatus::XS"]},{"text":"impl Freeze for <a class=\"enum\" href=\"riscv/register/mstatus/enum.FS.html\" title=\"enum riscv::register::mstatus::FS\">FS</a>","synthetic":true,"types":["riscv::register::mstatus::FS"]},{"text":"impl Freeze for <a class=\"enum\" href=\"riscv/register/mstatus/enum.MPP.html\" title=\"enum riscv::register::mstatus::MPP\">MPP</a>","synthetic":true,"types":["riscv::register::mstatus::MPP"]},{"text":"impl Freeze for <a class=\"enum\" href=\"riscv/register/mstatus/enum.SPP.html\" title=\"enum riscv::register::mstatus::SPP\">SPP</a>","synthetic":true,"types":["riscv::register::mstatus::SPP"]},{"text":"impl Freeze for <a class=\"struct\" href=\"riscv/register/mideleg/struct.Mideleg.html\" title=\"struct riscv::register::mideleg::Mideleg\">Mideleg</a>","synthetic":true,"types":["riscv::register::mideleg::Mideleg"]},{"text":"impl Freeze for <a class=\"struct\" href=\"riscv/register/mie/struct.Mie.html\" title=\"struct riscv::register::mie::Mie\">Mie</a>","synthetic":true,"types":["riscv::register::mie::Mie"]},{"text":"impl Freeze for <a class=\"struct\" href=\"riscv/register/mtvec/struct.Mtvec.html\" title=\"struct riscv::register::mtvec::Mtvec\">Mtvec</a>","synthetic":true,"types":["riscv::register::mtvec::Mtvec"]},{"text":"impl Freeze for <a class=\"enum\" href=\"riscv/register/mtvec/enum.TrapMode.html\" title=\"enum riscv::register::mtvec::TrapMode\">TrapMode</a>","synthetic":true,"types":["riscv::register::mtvec::TrapMode"]},{"text":"impl Freeze for <a class=\"struct\" href=\"riscv/register/mcause/struct.Mcause.html\" title=\"struct riscv::register::mcause::Mcause\">Mcause</a>","synthetic":true,"types":["riscv::register::mcause::Mcause"]},{"text":"impl Freeze for <a class=\"enum\" href=\"riscv/register/mcause/enum.Trap.html\" title=\"enum riscv::register::mcause::Trap\">Trap</a>","synthetic":true,"types":["riscv::register::mcause::Trap"]},{"text":"impl Freeze for <a class=\"enum\" href=\"riscv/register/mcause/enum.Interrupt.html\" title=\"enum riscv::register::mcause::Interrupt\">Interrupt</a>","synthetic":true,"types":["riscv::register::mcause::Interrupt"]},{"text":"impl Freeze for <a class=\"enum\" href=\"riscv/register/mcause/enum.Exception.html\" title=\"enum riscv::register::mcause::Exception\">Exception</a>","synthetic":true,"types":["riscv::register::mcause::Exception"]},{"text":"impl Freeze for <a class=\"struct\" href=\"riscv/register/mip/struct.Mip.html\" title=\"struct riscv::register::mip::Mip\">Mip</a>","synthetic":true,"types":["riscv::register::mip::Mip"]}];
implementors["riscv_rt"] = [{"text":"impl Freeze for <a class=\"struct\" href=\"riscv_rt/struct.TrapFrame.html\" title=\"struct riscv_rt::TrapFrame\">TrapFrame</a>","synthetic":true,"types":["riscv_rt::TrapFrame"]}];
implementors["vcell"] = [{"text":"impl&lt;T&gt; !Freeze for <a class=\"struct\" href=\"vcell/struct.VolatileCell.html\" title=\"struct vcell::VolatileCell\">VolatileCell</a>&lt;T&gt;","synthetic":true,"types":["vcell::VolatileCell"]}];
if (window.register_implementors) {window.register_implementors(implementors);} else {window.pending_implementors = implementors;}})()