<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab3.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="DFF.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="DFF.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="DFF.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="DFF.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DFF.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="DFF.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="DFF.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="DFF.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="DFF_ENABLE.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="DFF_ENABLE.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="DFF_ENABLE.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="DFF_ENABLE.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DFF_ENABLE.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="DFF_ENABLE.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="DFF_ENABLE.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="DFF_ENABLE.xst"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DFF_ENABLE_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="DFF_MASTER_SLAVE_V2.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="DFF_MASTER_SLAVE_V2.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="DFF_MASTER_SLAVE_V2.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="DFF_MASTER_SLAVE_V2.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DFF_MASTER_SLAVE_V2.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="DFF_MASTER_SLAVE_V2.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="DFF_MASTER_SLAVE_V2.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="DFF_MASTER_SLAVE_V2.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DFF_MASTER_SLAVE_V2_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DFF_MASTER_SLAVE_V2_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="DFF_MASTER_SLAVE_V2_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DFF_MASTER_SLAVE_V2_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DFF_MASTER_SLAVE_V2_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="DFF_SYNC_SET_ASYNC_RESET.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="DFF_SYNC_SET_ASYNC_RESET.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="DFF_SYNC_SET_ASYNC_RESET.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="DFF_SYNC_SET_ASYNC_RESET.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DFF_SYNC_SET_ASYNC_RESET.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="DFF_SYNC_SET_ASYNC_RESET.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="DFF_SYNC_SET_ASYNC_RESET.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="DFF_SYNC_SET_ASYNC_RESET.xst"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DFF_SYNC_SET_ASYNC_RESET_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DFF_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DFF_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="DLATCH_ASYNC_RESET.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="DLATCH_ASYNC_RESET.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="DLATCH_ASYNC_RESET.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="DLATCH_ASYNC_RESET.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="DLATCH_ASYNC_RESET.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="DLATCH_ASYNC_RESET.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="DLATCH_ASYNC_RESET.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="DLATCH_ASYNC_RESET.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="DLATCH_ASYNC_RESET.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="DLATCH_ASYNC_RESET.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DLATCH_ASYNC_RESET.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="DLATCH_ASYNC_RESET.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="DLATCH_ASYNC_RESET.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="DLATCH_ASYNC_RESET.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="DLATCH_ASYNC_RESET.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="DLATCH_ASYNC_RESET.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="DLATCH_ASYNC_RESET.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="DLATCH_ASYNC_RESET.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="DLATCH_ASYNC_RESET.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="DLATCH_ASYNC_RESET_V2.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="DLATCH_ASYNC_RESET_V2.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="DLATCH_ASYNC_RESET_V2.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="DLATCH_ASYNC_RESET_V2.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DLATCH_ASYNC_RESET_V2.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="DLATCH_ASYNC_RESET_V2.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="DLATCH_ASYNC_RESET_V2.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="DLATCH_ASYNC_RESET_V2.xst"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DLATCH_ASYNC_RESET_V2_xst.xrpt"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="DLATCH_ASYNC_RESET_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DLATCH_ASYNC_RESET_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="DLATCH_ASYNC_RESET_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="DLATCH_ASYNC_RESET_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="DLATCH_ASYNC_RESET_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="DLATCH_ASYNC_RESET_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DLATCH_ASYNC_RESET_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DLATCH_ASYNC_RESET_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="DLATCH_ASYNC_RESET_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="DLATCH_ASYNC_RESET_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DLATCH_ASYNC_RESET_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DLATCH_ASYNC_RESET_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="DLATCH_ASYNC_RESET_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="DLATCH_ASYNC_RESET_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DLATCH_ASYNC_RESET_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="D_LATCH_ASYNC_SET.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="D_LATCH_ASYNC_SET.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="D_LATCH_ASYNC_SET.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="D_LATCH_ASYNC_SET.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="D_LATCH_ASYNC_SET.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="D_LATCH_ASYNC_SET.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="D_LATCH_ASYNC_SET.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="D_LATCH_ASYNC_SET.xst"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="D_LATCH_ASYNC_SET_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="D_LATCH_BHVR_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="D_LATCH_BHVR_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="D_LATCH_ENABLE_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="D_LATCH_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="RSFF.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="RSFF.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="RSFF.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="RSFF.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="RSFF.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="RSFF.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="RSFF.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="RSFF.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="RSFF.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="RSFF.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RSFF.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="RSFF.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="RSFF.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="RSFF.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="RSFF.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="RSFF.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="RSFF.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="RSFF.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="RSFF.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="RSFF_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="RSFF_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="RSFF_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="RSFF_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="RSFF_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="RSFF_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="RSFF_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="RSFF_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="RSFF_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="RSFF_par.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="RSFF_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="RSFF_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="RSFF_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_bistable_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_d_latch_enable_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_dff_master_slave_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_dlatch_async_reset_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_dlatch_async_reset_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_dlatch_async_reset_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_dlatch_async_reset_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_rs_latch_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_tff_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_tff_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ts_d_latch_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ts_d_latch_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ts_d_latch_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1637324579" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1637324579">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1637356251" xil_pn:in_ck="4596321408188887027" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1637356251">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Bistable.vhd"/>
      <outfile xil_pn:name="DFF.vhd"/>
      <outfile xil_pn:name="DFF_ENABLE.vhd"/>
      <outfile xil_pn:name="DFF_MASTER_SLAVE.vhd"/>
      <outfile xil_pn:name="DFF_MASTER_SLAVE_V2.vhd"/>
      <outfile xil_pn:name="DFF_SYNC_SET_ASYNC_RESET.vhd"/>
      <outfile xil_pn:name="DLATCHASYNCRESET.vhd"/>
      <outfile xil_pn:name="DLATCH_ASYNC_RESET_V3.vhd"/>
      <outfile xil_pn:name="D_LATCH.vhd"/>
      <outfile xil_pn:name="D_LATCH_ASYNC_SET.vhd"/>
      <outfile xil_pn:name="D_LATCH_BHVR.vhd"/>
      <outfile xil_pn:name="D_LATCH_ENABLE.vhd"/>
      <outfile xil_pn:name="D_LATCH_ENABLE_BHVR.vhd"/>
      <outfile xil_pn:name="JKFF.vhd"/>
      <outfile xil_pn:name="MY_AND.vhd"/>
      <outfile xil_pn:name="MY_NOR.vhd"/>
      <outfile xil_pn:name="MY_NOT.vhd"/>
      <outfile xil_pn:name="RSFF.vhd"/>
      <outfile xil_pn:name="RS_LATCH.vhd"/>
      <outfile xil_pn:name="RS_LATCH_BHVR.vhd"/>
      <outfile xil_pn:name="tb_bistable.vhd"/>
      <outfile xil_pn:name="tb_d_latch_enable.vhd"/>
      <outfile xil_pn:name="tb_dff_master_slave.vhd"/>
      <outfile xil_pn:name="tb_dlatch_async_reset.vhd"/>
      <outfile xil_pn:name="tb_rs_latch.vhd"/>
      <outfile xil_pn:name="tb_tff.vhd"/>
      <outfile xil_pn:name="ts_d_latch.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1637355905" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-6406687472899773143" xil_pn:start_ts="1637355905">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1637355905" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-8211433517087482155" xil_pn:start_ts="1637355905">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1637333625" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-8154092643793915445" xil_pn:start_ts="1637333625">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1637355905" xil_pn:in_ck="-5876014452920515463" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1637355905">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="Bistable.vhd"/>
      <outfile xil_pn:name="DFF.vhd"/>
      <outfile xil_pn:name="DFF_ENABLE.vhd"/>
      <outfile xil_pn:name="DFF_MASTER_SLAVE.vhd"/>
      <outfile xil_pn:name="DFF_MASTER_SLAVE_V2.vhd"/>
      <outfile xil_pn:name="DFF_SYNC_SET_ASYNC_RESET.vhd"/>
      <outfile xil_pn:name="DLATCHASYNCRESET.vhd"/>
      <outfile xil_pn:name="DLATCH_ASYNC_RESET_V3.vhd"/>
      <outfile xil_pn:name="D_LATCH.vhd"/>
      <outfile xil_pn:name="D_LATCH_ASYNC_SET.vhd"/>
      <outfile xil_pn:name="D_LATCH_BHVR.vhd"/>
      <outfile xil_pn:name="D_LATCH_ENABLE.vhd"/>
      <outfile xil_pn:name="D_LATCH_ENABLE_BHVR.vhd"/>
      <outfile xil_pn:name="JKFF.vhd"/>
      <outfile xil_pn:name="MY_AND.vhd"/>
      <outfile xil_pn:name="MY_NOR.vhd"/>
      <outfile xil_pn:name="MY_NOT.vhd"/>
      <outfile xil_pn:name="RSFF.vhd"/>
      <outfile xil_pn:name="RS_LATCH.vhd"/>
      <outfile xil_pn:name="RS_LATCH_BHVR.vhd"/>
      <outfile xil_pn:name="tb_bistable.vhd"/>
      <outfile xil_pn:name="tb_d_latch_enable.vhd"/>
      <outfile xil_pn:name="tb_dlatch_async_reset.vhd"/>
      <outfile xil_pn:name="tb_rs_latch.vhd"/>
      <outfile xil_pn:name="tb_tff.vhd"/>
      <outfile xil_pn:name="ts_d_latch.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1637355908" xil_pn:in_ck="-5876014452920515463" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="2837290724753766924" xil_pn:start_ts="1637355905">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DFF_MASTER_SLAVE_V2_beh.prj"/>
      <outfile xil_pn:name="DFF_MASTER_SLAVE_V2_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1637355908" xil_pn:in_ck="999322412976198320" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="4062203645715542575" xil_pn:start_ts="1637355908">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DFF_MASTER_SLAVE_V2_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1637324615" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1637324615">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1637355931" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-9205642653863399595" xil_pn:start_ts="1637355931">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1637355931" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1267098389645365014" xil_pn:start_ts="1637355931">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1637355931" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1637355931">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1637355931" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-6406687472899773143" xil_pn:start_ts="1637355931">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1637355931" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="5702940744460053484" xil_pn:start_ts="1637355931">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1637355931" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="2826239669494013728" xil_pn:start_ts="1637355931">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1637355957" xil_pn:in_ck="-5876014452920515463" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-3726052136085741728" xil_pn:start_ts="1637355931">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="DFF_MASTER_SLAVE_V2.lso"/>
      <outfile xil_pn:name="DFF_MASTER_SLAVE_V2.ngc"/>
      <outfile xil_pn:name="DFF_MASTER_SLAVE_V2.ngr"/>
      <outfile xil_pn:name="DFF_MASTER_SLAVE_V2.prj"/>
      <outfile xil_pn:name="DFF_MASTER_SLAVE_V2.stx"/>
      <outfile xil_pn:name="DFF_MASTER_SLAVE_V2.syr"/>
      <outfile xil_pn:name="DFF_MASTER_SLAVE_V2.xst"/>
      <outfile xil_pn:name="DFF_MASTER_SLAVE_V2_beh.prj"/>
      <outfile xil_pn:name="DFF_MASTER_SLAVE_V2_stx_beh.prj"/>
      <outfile xil_pn:name="DFF_MASTER_SLAVE_V2_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1637352420" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-4998974425925450391" xil_pn:start_ts="1637352419">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
  </transforms>

</generated_project>
