// Seed: 4182625836
module module_0 (
    input supply0 id_0,
    input supply0 id_1
);
  logic id_3 = id_0;
  wire id_4, id_5;
  wire id_6;
  assign id_4 = id_0;
  parameter id_7 = 1;
endmodule
module module_1 (
    input wand id_0,
    input uwire id_1,
    output supply0 id_2,
    output supply0 id_3,
    output supply0 id_4,
    input supply1 id_5,
    output supply0 id_6,
    output tri0 id_7,
    output tri id_8,
    output tri id_9
);
  generate
    assign id_2 = -1;
  endgenerate
  or primCall (id_6, id_0, id_1, id_5);
  module_0 modCall_1 (
      id_1,
      id_0
  );
  assign modCall_1.id_1 = 0;
endmodule
