vendor_name = ModelSim
source_file = 1, C:/Users/chris/Dropbox/School/CME433/Labs/Lab4/single_cache/single_cache/cache.v
source_file = 1, C:/Users/chris/Dropbox/School/CME433/Labs/Lab4/single_cache/single_cache/computational_test_Lab34.hex
source_file = 1, C:/Users/chris/Dropbox/School/CME433/Labs/Lab4/single_cache/single_cache/microprocessor.v
source_file = 1, C:/Users/chris/Dropbox/School/CME433/Labs/Lab4/single_cache/single_cache/computational_unit.v
source_file = 1, C:/Users/chris/Dropbox/School/CME433/Labs/Lab4/single_cache/single_cache/data_memory.v
source_file = 1, C:/Users/chris/Dropbox/School/CME433/Labs/Lab4/single_cache/single_cache/instruction_decoder.v
source_file = 1, C:/Users/chris/Dropbox/School/CME433/Labs/Lab4/single_cache/single_cache/program_memory.v
source_file = 1, C:/Users/chris/Dropbox/School/CME433/Labs/Lab4/single_cache/single_cache/program_sequencer.v
source_file = 1, C:/Users/chris/Dropbox/School/CME433/Labs/Lab4/single_cache/single_cache/ram.qip
source_file = 1, C:/Users/chris/Dropbox/School/CME433/Labs/Lab4/single_cache/single_cache/ram.v
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/chris/Dropbox/School/CME433/Labs/Lab4/single_cache/single_cache/db/altsyncram_o8q1.tdf
source_file = 1, C:/Users/chris/Dropbox/School/CME433/Labs/Lab4/single_cache/single_cache/db/altsyncram_93g1.tdf
source_file = 1, C:/Users/chris/Dropbox/School/CME433/Labs/Lab4/single_cache/single_cache/db/altsyncram_inb1.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, C:/Users/chris/Dropbox/School/CME433/Labs/Lab4/single_cache/single_cache/db/mult_j8t.tdf
design_name = microprocessor
instance = comp, \o_reg[0]~output , o_reg[0]~output, microprocessor, 1
instance = comp, \o_reg[1]~output , o_reg[1]~output, microprocessor, 1
instance = comp, \o_reg[2]~output , o_reg[2]~output, microprocessor, 1
instance = comp, \o_reg[3]~output , o_reg[3]~output, microprocessor, 1
instance = comp, \zero_flag~output , zero_flag~output, microprocessor, 1
instance = comp, \pm_data[0]~output , pm_data[0]~output, microprocessor, 1
instance = comp, \pm_data[1]~output , pm_data[1]~output, microprocessor, 1
instance = comp, \pm_data[2]~output , pm_data[2]~output, microprocessor, 1
instance = comp, \pm_data[3]~output , pm_data[3]~output, microprocessor, 1
instance = comp, \pm_data[4]~output , pm_data[4]~output, microprocessor, 1
instance = comp, \pm_data[5]~output , pm_data[5]~output, microprocessor, 1
instance = comp, \pm_data[6]~output , pm_data[6]~output, microprocessor, 1
instance = comp, \pm_data[7]~output , pm_data[7]~output, microprocessor, 1
instance = comp, \reg_enables[0]~output , reg_enables[0]~output, microprocessor, 1
instance = comp, \reg_enables[1]~output , reg_enables[1]~output, microprocessor, 1
instance = comp, \reg_enables[2]~output , reg_enables[2]~output, microprocessor, 1
instance = comp, \reg_enables[3]~output , reg_enables[3]~output, microprocessor, 1
instance = comp, \reg_enables[4]~output , reg_enables[4]~output, microprocessor, 1
instance = comp, \reg_enables[5]~output , reg_enables[5]~output, microprocessor, 1
instance = comp, \reg_enables[6]~output , reg_enables[6]~output, microprocessor, 1
instance = comp, \reg_enables[7]~output , reg_enables[7]~output, microprocessor, 1
instance = comp, \reg_enables[8]~output , reg_enables[8]~output, microprocessor, 1
instance = comp, \from_CU[0]~output , from_CU[0]~output, microprocessor, 1
instance = comp, \from_CU[1]~output , from_CU[1]~output, microprocessor, 1
instance = comp, \from_CU[2]~output , from_CU[2]~output, microprocessor, 1
instance = comp, \from_CU[3]~output , from_CU[3]~output, microprocessor, 1
instance = comp, \from_CU[4]~output , from_CU[4]~output, microprocessor, 1
instance = comp, \from_CU[5]~output , from_CU[5]~output, microprocessor, 1
instance = comp, \from_CU[6]~output , from_CU[6]~output, microprocessor, 1
instance = comp, \from_CU[7]~output , from_CU[7]~output, microprocessor, 1
instance = comp, \x0[0]~output , x0[0]~output, microprocessor, 1
instance = comp, \x0[1]~output , x0[1]~output, microprocessor, 1
instance = comp, \x0[2]~output , x0[2]~output, microprocessor, 1
instance = comp, \x0[3]~output , x0[3]~output, microprocessor, 1
instance = comp, \x1[0]~output , x1[0]~output, microprocessor, 1
instance = comp, \x1[1]~output , x1[1]~output, microprocessor, 1
instance = comp, \x1[2]~output , x1[2]~output, microprocessor, 1
instance = comp, \x1[3]~output , x1[3]~output, microprocessor, 1
instance = comp, \y0[0]~output , y0[0]~output, microprocessor, 1
instance = comp, \y0[1]~output , y0[1]~output, microprocessor, 1
instance = comp, \y0[2]~output , y0[2]~output, microprocessor, 1
instance = comp, \y0[3]~output , y0[3]~output, microprocessor, 1
instance = comp, \y1[0]~output , y1[0]~output, microprocessor, 1
instance = comp, \y1[1]~output , y1[1]~output, microprocessor, 1
instance = comp, \y1[2]~output , y1[2]~output, microprocessor, 1
instance = comp, \y1[3]~output , y1[3]~output, microprocessor, 1
instance = comp, \m[0]~output , m[0]~output, microprocessor, 1
instance = comp, \m[1]~output , m[1]~output, microprocessor, 1
instance = comp, \m[2]~output , m[2]~output, microprocessor, 1
instance = comp, \m[3]~output , m[3]~output, microprocessor, 1
instance = comp, \r[0]~output , r[0]~output, microprocessor, 1
instance = comp, \r[1]~output , r[1]~output, microprocessor, 1
instance = comp, \r[2]~output , r[2]~output, microprocessor, 1
instance = comp, \r[3]~output , r[3]~output, microprocessor, 1
instance = comp, \i[0]~output , i[0]~output, microprocessor, 1
instance = comp, \i[1]~output , i[1]~output, microprocessor, 1
instance = comp, \i[2]~output , i[2]~output, microprocessor, 1
instance = comp, \i[3]~output , i[3]~output, microprocessor, 1
instance = comp, \ir[0]~output , ir[0]~output, microprocessor, 1
instance = comp, \ir[1]~output , ir[1]~output, microprocessor, 1
instance = comp, \ir[2]~output , ir[2]~output, microprocessor, 1
instance = comp, \ir[3]~output , ir[3]~output, microprocessor, 1
instance = comp, \ir[4]~output , ir[4]~output, microprocessor, 1
instance = comp, \ir[5]~output , ir[5]~output, microprocessor, 1
instance = comp, \ir[6]~output , ir[6]~output, microprocessor, 1
instance = comp, \ir[7]~output , ir[7]~output, microprocessor, 1
instance = comp, \from_ID[0]~output , from_ID[0]~output, microprocessor, 1
instance = comp, \from_ID[1]~output , from_ID[1]~output, microprocessor, 1
instance = comp, \from_ID[2]~output , from_ID[2]~output, microprocessor, 1
instance = comp, \from_ID[3]~output , from_ID[3]~output, microprocessor, 1
instance = comp, \from_ID[4]~output , from_ID[4]~output, microprocessor, 1
instance = comp, \from_ID[5]~output , from_ID[5]~output, microprocessor, 1
instance = comp, \from_ID[6]~output , from_ID[6]~output, microprocessor, 1
instance = comp, \from_ID[7]~output , from_ID[7]~output, microprocessor, 1
instance = comp, \NOPC8~output , NOPC8~output, microprocessor, 1
instance = comp, \NOPCF~output , NOPCF~output, microprocessor, 1
instance = comp, \NOPD8~output , NOPD8~output, microprocessor, 1
instance = comp, \NOPDF~output , NOPDF~output, microprocessor, 1
instance = comp, \pc[0]~output , pc[0]~output, microprocessor, 1
instance = comp, \pc[1]~output , pc[1]~output, microprocessor, 1
instance = comp, \pc[2]~output , pc[2]~output, microprocessor, 1
instance = comp, \pc[3]~output , pc[3]~output, microprocessor, 1
instance = comp, \pc[4]~output , pc[4]~output, microprocessor, 1
instance = comp, \pc[5]~output , pc[5]~output, microprocessor, 1
instance = comp, \pc[6]~output , pc[6]~output, microprocessor, 1
instance = comp, \pc[7]~output , pc[7]~output, microprocessor, 1
instance = comp, \from_PS[0]~output , from_PS[0]~output, microprocessor, 1
instance = comp, \from_PS[1]~output , from_PS[1]~output, microprocessor, 1
instance = comp, \from_PS[2]~output , from_PS[2]~output, microprocessor, 1
instance = comp, \from_PS[3]~output , from_PS[3]~output, microprocessor, 1
instance = comp, \from_PS[4]~output , from_PS[4]~output, microprocessor, 1
instance = comp, \from_PS[5]~output , from_PS[5]~output, microprocessor, 1
instance = comp, \from_PS[6]~output , from_PS[6]~output, microprocessor, 1
instance = comp, \from_PS[7]~output , from_PS[7]~output, microprocessor, 1
instance = comp, \rom_address[0]~output , rom_address[0]~output, microprocessor, 1
instance = comp, \rom_address[1]~output , rom_address[1]~output, microprocessor, 1
instance = comp, \rom_address[2]~output , rom_address[2]~output, microprocessor, 1
instance = comp, \rom_address[3]~output , rom_address[3]~output, microprocessor, 1
instance = comp, \rom_address[4]~output , rom_address[4]~output, microprocessor, 1
instance = comp, \rom_address[5]~output , rom_address[5]~output, microprocessor, 1
instance = comp, \rom_address[6]~output , rom_address[6]~output, microprocessor, 1
instance = comp, \rom_address[7]~output , rom_address[7]~output, microprocessor, 1
instance = comp, \wroffset[0]~output , wroffset[0]~output, microprocessor, 1
instance = comp, \wroffset[1]~output , wroffset[1]~output, microprocessor, 1
instance = comp, \wroffset[2]~output , wroffset[2]~output, microprocessor, 1
instance = comp, \wroffset[3]~output , wroffset[3]~output, microprocessor, 1
instance = comp, \wroffset[4]~output , wroffset[4]~output, microprocessor, 1
instance = comp, \rdoffset[0]~output , rdoffset[0]~output, microprocessor, 1
instance = comp, \rdoffset[1]~output , rdoffset[1]~output, microprocessor, 1
instance = comp, \rdoffset[2]~output , rdoffset[2]~output, microprocessor, 1
instance = comp, \rdoffset[3]~output , rdoffset[3]~output, microprocessor, 1
instance = comp, \rdoffset[4]~output , rdoffset[4]~output, microprocessor, 1
instance = comp, \wren~output , wren~output, microprocessor, 1
instance = comp, \cache_out[0]~output , cache_out[0]~output, microprocessor, 1
instance = comp, \cache_out[1]~output , cache_out[1]~output, microprocessor, 1
instance = comp, \cache_out[2]~output , cache_out[2]~output, microprocessor, 1
instance = comp, \cache_out[3]~output , cache_out[3]~output, microprocessor, 1
instance = comp, \cache_out[4]~output , cache_out[4]~output, microprocessor, 1
instance = comp, \cache_out[5]~output , cache_out[5]~output, microprocessor, 1
instance = comp, \cache_out[6]~output , cache_out[6]~output, microprocessor, 1
instance = comp, \cache_out[7]~output , cache_out[7]~output, microprocessor, 1
instance = comp, \show_hold_on~output , show_hold_on~output, microprocessor, 1
instance = comp, \show_start_hold~output , show_start_hold~output, microprocessor, 1
instance = comp, \show_end_hold~output , show_end_hold~output, microprocessor, 1
instance = comp, \show_hold~output , show_hold~output, microprocessor, 1
instance = comp, \show_hold_count[0]~output , show_hold_count[0]~output, microprocessor, 1
instance = comp, \show_hold_count[1]~output , show_hold_count[1]~output, microprocessor, 1
instance = comp, \show_hold_count[2]~output , show_hold_count[2]~output, microprocessor, 1
instance = comp, \show_hold_count[3]~output , show_hold_count[3]~output, microprocessor, 1
instance = comp, \show_hold_count[4]~output , show_hold_count[4]~output, microprocessor, 1
instance = comp, \show_sync_reset_1~output , show_sync_reset_1~output, microprocessor, 1
instance = comp, \show_reset_1shot~output , show_reset_1shot~output, microprocessor, 1
instance = comp, \clk~input , clk~input, microprocessor, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, microprocessor, 1
instance = comp, \i_pins[0]~input , i_pins[0]~input, microprocessor, 1
instance = comp, \prog_sequencer|hold , prog_sequencer|hold, microprocessor, 1
instance = comp, \reset~input , reset~input, microprocessor, 1
instance = comp, \prog_sequencer|sync_reset_1 , prog_sequencer|sync_reset_1, microprocessor, 1
instance = comp, \prog_sequencer|always1~0 , prog_sequencer|always1~0, microprocessor, 1
instance = comp, \prog_sequencer|reset_1shot , prog_sequencer|reset_1shot, microprocessor, 1
instance = comp, \prog_sequencer|hold_count~0 , prog_sequencer|hold_count~0, microprocessor, 1
instance = comp, \prog_sequencer|hold_count[0]~1 , prog_sequencer|hold_count[0]~1, microprocessor, 1
instance = comp, \prog_sequencer|hold_count[0] , prog_sequencer|hold_count[0], microprocessor, 1
instance = comp, \prog_sequencer|hold_count~2 , prog_sequencer|hold_count~2, microprocessor, 1
instance = comp, \prog_sequencer|hold_count[1] , prog_sequencer|hold_count[1], microprocessor, 1
instance = comp, \prog_sequencer|hold_count~3 , prog_sequencer|hold_count~3, microprocessor, 1
instance = comp, \prog_sequencer|hold_count[2] , prog_sequencer|hold_count[2], microprocessor, 1
instance = comp, \prog_sequencer|Add0~1 , prog_sequencer|Add0~1, microprocessor, 1
instance = comp, \prog_sequencer|hold_count~4 , prog_sequencer|hold_count~4, microprocessor, 1
instance = comp, \prog_sequencer|hold_count[3] , prog_sequencer|hold_count[3], microprocessor, 1
instance = comp, \prog_sequencer|always6~0 , prog_sequencer|always6~0, microprocessor, 1
instance = comp, \prog_sequencer|hold_count~5 , prog_sequencer|hold_count~5, microprocessor, 1
instance = comp, \prog_sequencer|hold_count[4] , prog_sequencer|hold_count[4], microprocessor, 1
instance = comp, \prog_sequencer|always6~1 , prog_sequencer|always6~1, microprocessor, 1
instance = comp, \prog_sequencer|end_hold , prog_sequencer|end_hold, microprocessor, 1
instance = comp, \prog_sequencer|hold~clkctrl , prog_sequencer|hold~clkctrl, microprocessor, 1
instance = comp, \prog_sequencer|Add1~0 , prog_sequencer|Add1~0, microprocessor, 1
instance = comp, \prog_sequencer|Add1~19 , prog_sequencer|Add1~19, microprocessor, 1
instance = comp, \prog_sequencer|pm_addr[0] , prog_sequencer|pm_addr[0], microprocessor, 1
instance = comp, \prog_sequencer|cache_rdoffset[0] , prog_sequencer|cache_rdoffset[0], microprocessor, 1
instance = comp, \prog_sequencer|Add1~2 , prog_sequencer|Add1~2, microprocessor, 1
instance = comp, \prog_sequencer|Add1~20 , prog_sequencer|Add1~20, microprocessor, 1
instance = comp, \prog_sequencer|pm_addr[1] , prog_sequencer|pm_addr[1], microprocessor, 1
instance = comp, \prog_sequencer|cache_rdoffset[1] , prog_sequencer|cache_rdoffset[1], microprocessor, 1
instance = comp, \prog_sequencer|Add1~4 , prog_sequencer|Add1~4, microprocessor, 1
instance = comp, \prog_sequencer|Add1~21 , prog_sequencer|Add1~21, microprocessor, 1
instance = comp, \prog_sequencer|pm_addr[2] , prog_sequencer|pm_addr[2], microprocessor, 1
instance = comp, \prog_sequencer|cache_rdoffset[2] , prog_sequencer|cache_rdoffset[2], microprocessor, 1
instance = comp, \prog_sequencer|cache_wren~feeder , prog_sequencer|cache_wren~feeder, microprocessor, 1
instance = comp, \prog_sequencer|cache_wren , prog_sequencer|cache_wren, microprocessor, 1
instance = comp, \prog_sequencer|rom_address[0]~0 , prog_sequencer|rom_address[0]~0, microprocessor, 1
instance = comp, \prog_sequencer|rom_address[1]~1 , prog_sequencer|rom_address[1]~1, microprocessor, 1
instance = comp, \prog_sequencer|Add0~0 , prog_sequencer|Add0~0, microprocessor, 1
instance = comp, \prog_sequencer|rom_address[2]~2 , prog_sequencer|rom_address[2]~2, microprocessor, 1
instance = comp, \prog_sequencer|rom_address[3]~3 , prog_sequencer|rom_address[3]~3, microprocessor, 1
instance = comp, \prog_sequencer|rom_address[4]~4 , prog_sequencer|rom_address[4]~4, microprocessor, 1
instance = comp, \~GND , ~GND, microprocessor, 1
instance = comp, \prog_sequencer|cache_wroffset[1] , prog_sequencer|cache_wroffset[1], microprocessor, 1
instance = comp, \prog_sequencer|cache_wroffset[0] , prog_sequencer|cache_wroffset[0], microprocessor, 1
instance = comp, \prog_sequencer|cache_wroffset[2] , prog_sequencer|cache_wroffset[2], microprocessor, 1
instance = comp, \c|ShiftLeft0~22 , c|ShiftLeft0~22, microprocessor, 1
instance = comp, \prog_sequencer|cache_wroffset[3] , prog_sequencer|cache_wroffset[3], microprocessor, 1
instance = comp, \prog_sequencer|cache_wroffset[4] , prog_sequencer|cache_wroffset[4], microprocessor, 1
instance = comp, \c|ShiftLeft0~25 , c|ShiftLeft0~25, microprocessor, 1
instance = comp, \prog_sequencer|pc[5] , prog_sequencer|pc[5], microprocessor, 1
instance = comp, \prog_sequencer|Add1~8 , prog_sequencer|Add1~8, microprocessor, 1
instance = comp, \prog_sequencer|Add1~10 , prog_sequencer|Add1~10, microprocessor, 1
instance = comp, \prog_sequencer|Add1~13 , prog_sequencer|Add1~13, microprocessor, 1
instance = comp, \prog_sequencer|Add1~15 , prog_sequencer|Add1~15, microprocessor, 1
instance = comp, \prog_sequencer|pm_addr[6] , prog_sequencer|pm_addr[6], microprocessor, 1
instance = comp, \prog_sequencer|pc[6] , prog_sequencer|pc[6], microprocessor, 1
instance = comp, \prog_sequencer|rom_address[6]~7 , prog_sequencer|rom_address[6]~7, microprocessor, 1
instance = comp, \prog_sequencer|rom_address[6]~8 , prog_sequencer|rom_address[6]~8, microprocessor, 1
instance = comp, \prog_sequencer|rom_address[7]~9 , prog_sequencer|rom_address[7]~9, microprocessor, 1
instance = comp, \prog_sequencer|rom_address[7]~10 , prog_sequencer|rom_address[7]~10, microprocessor, 1
instance = comp, \prog_memory|altsyncram_component|auto_generated|ram_block1a0 , prog_memory|altsyncram_component|auto_generated|ram_block1a0, microprocessor, 1
instance = comp, \c|ShiftLeft0~8 , c|ShiftLeft0~8, microprocessor, 1
instance = comp, \c|ShiftLeft0~24 , c|ShiftLeft0~24, microprocessor, 1
instance = comp, \c|ShiftLeft0~23 , c|ShiftLeft0~23, microprocessor, 1
instance = comp, \c|ShiftLeft0~10 , c|ShiftLeft0~10, microprocessor, 1
instance = comp, \c|ShiftLeft0~26 , c|ShiftLeft0~26, microprocessor, 1
instance = comp, \c|r|altsyncram_component|auto_generated|ram_block1a152 , c|r|altsyncram_component|auto_generated|ram_block1a152, microprocessor, 1
instance = comp, \c|Mux6~7 , c|Mux6~7, microprocessor, 1
instance = comp, \c|Mux6~8 , c|Mux6~8, microprocessor, 1
instance = comp, \c|ShiftLeft0~16 , c|ShiftLeft0~16, microprocessor, 1
instance = comp, \c|ShiftLeft0~15 , c|ShiftLeft0~15, microprocessor, 1
instance = comp, \c|ShiftLeft0~14 , c|ShiftLeft0~14, microprocessor, 1
instance = comp, \c|ShiftLeft0~17 , c|ShiftLeft0~17, microprocessor, 1
instance = comp, \c|r|altsyncram_component|auto_generated|ram_block1a136 , c|r|altsyncram_component|auto_generated|ram_block1a136, microprocessor, 1
instance = comp, \c|Mux6~0 , c|Mux6~0, microprocessor, 1
instance = comp, \c|Mux6~1 , c|Mux6~1, microprocessor, 1
instance = comp, \c|ShiftLeft0~12 , c|ShiftLeft0~12, microprocessor, 1
instance = comp, \c|ShiftLeft0~9 , c|ShiftLeft0~9, microprocessor, 1
instance = comp, \c|ShiftLeft0~11 , c|ShiftLeft0~11, microprocessor, 1
instance = comp, \c|ShiftLeft0~13 , c|ShiftLeft0~13, microprocessor, 1
instance = comp, \c|r|altsyncram_component|auto_generated|ram_block1a144 , c|r|altsyncram_component|auto_generated|ram_block1a144, microprocessor, 1
instance = comp, \c|Mux6~2 , c|Mux6~2, microprocessor, 1
instance = comp, \c|Mux6~3 , c|Mux6~3, microprocessor, 1
instance = comp, \c|ShiftLeft0~20 , c|ShiftLeft0~20, microprocessor, 1
instance = comp, \c|ShiftLeft0~18 , c|ShiftLeft0~18, microprocessor, 1
instance = comp, \c|ShiftLeft0~19 , c|ShiftLeft0~19, microprocessor, 1
instance = comp, \c|ShiftLeft0~21 , c|ShiftLeft0~21, microprocessor, 1
instance = comp, \c|r|altsyncram_component|auto_generated|ram_block1a128 , c|r|altsyncram_component|auto_generated|ram_block1a128, microprocessor, 1
instance = comp, \c|Mux6~4 , c|Mux6~4, microprocessor, 1
instance = comp, \c|Mux6~5 , c|Mux6~5, microprocessor, 1
instance = comp, \c|Mux6~6 , c|Mux6~6, microprocessor, 1
instance = comp, \c|Mux6~9 , c|Mux6~9, microprocessor, 1
instance = comp, \c|ShiftLeft0~31 , c|ShiftLeft0~31, microprocessor, 1
instance = comp, \c|ShiftLeft0~34 , c|ShiftLeft0~34, microprocessor, 1
instance = comp, \c|ShiftLeft0~32 , c|ShiftLeft0~32, microprocessor, 1
instance = comp, \c|ShiftLeft0~33 , c|ShiftLeft0~33, microprocessor, 1
instance = comp, \c|ShiftLeft0~35 , c|ShiftLeft0~35, microprocessor, 1
instance = comp, \c|r|altsyncram_component|auto_generated|ram_block1a32 , c|r|altsyncram_component|auto_generated|ram_block1a32, microprocessor, 1
instance = comp, \c|Mux6~10 , c|Mux6~10, microprocessor, 1
instance = comp, \c|Mux6~11 , c|Mux6~11, microprocessor, 1
instance = comp, \c|ShiftLeft0~27 , c|ShiftLeft0~27, microprocessor, 1
instance = comp, \c|ShiftLeft0~41 , c|ShiftLeft0~41, microprocessor, 1
instance = comp, \c|ShiftLeft0~39 , c|ShiftLeft0~39, microprocessor, 1
instance = comp, \c|ShiftLeft0~40 , c|ShiftLeft0~40, microprocessor, 1
instance = comp, \c|ShiftLeft0~42 , c|ShiftLeft0~42, microprocessor, 1
instance = comp, \c|r|altsyncram_component|auto_generated|ram_block1a96 , c|r|altsyncram_component|auto_generated|ram_block1a96, microprocessor, 1
instance = comp, \c|Mux6~17 , c|Mux6~17, microprocessor, 1
instance = comp, \c|Mux6~18 , c|Mux6~18, microprocessor, 1
instance = comp, \c|ShiftLeft0~38 , c|ShiftLeft0~38, microprocessor, 1
instance = comp, \c|ShiftLeft0~37 , c|ShiftLeft0~37, microprocessor, 1
instance = comp, \c|ShiftLeft0~36 , c|ShiftLeft0~36, microprocessor, 1
instance = comp, \c|ShiftLeft0~44 , c|ShiftLeft0~44, microprocessor, 1
instance = comp, \c|r|altsyncram_component|auto_generated|ram_block1a0 , c|r|altsyncram_component|auto_generated|ram_block1a0, microprocessor, 1
instance = comp, \c|Mux6~14 , c|Mux6~14, microprocessor, 1
instance = comp, \c|Mux6~15 , c|Mux6~15, microprocessor, 1
instance = comp, \c|ShiftLeft0~30 , c|ShiftLeft0~30, microprocessor, 1
instance = comp, \c|ShiftLeft0~29 , c|ShiftLeft0~29, microprocessor, 1
instance = comp, \c|ShiftLeft0~28 , c|ShiftLeft0~28, microprocessor, 1
instance = comp, \c|ShiftLeft0~43 , c|ShiftLeft0~43, microprocessor, 1
instance = comp, \c|r|altsyncram_component|auto_generated|ram_block1a64 , c|r|altsyncram_component|auto_generated|ram_block1a64, microprocessor, 1
instance = comp, \c|Mux6~12 , c|Mux6~12, microprocessor, 1
instance = comp, \c|Mux6~13 , c|Mux6~13, microprocessor, 1
instance = comp, \c|Mux6~16 , c|Mux6~16, microprocessor, 1
instance = comp, \c|Mux6~19 , c|Mux6~19, microprocessor, 1
instance = comp, \inst_decoder|ir~6 , inst_decoder|ir~6, microprocessor, 1
instance = comp, \inst_decoder|ir[1] , inst_decoder|ir[1], microprocessor, 1
instance = comp, \prog_sequencer|Add1~12 , prog_sequencer|Add1~12, microprocessor, 1
instance = comp, \prog_sequencer|pm_addr[5] , prog_sequencer|pm_addr[5], microprocessor, 1
instance = comp, \prog_sequencer|rom_address[5]~5 , prog_sequencer|rom_address[5]~5, microprocessor, 1
instance = comp, \prog_sequencer|rom_address[5]~6 , prog_sequencer|rom_address[5]~6, microprocessor, 1
instance = comp, \c|Mux4~17 , c|Mux4~17, microprocessor, 1
instance = comp, \c|Mux4~18 , c|Mux4~18, microprocessor, 1
instance = comp, \c|Mux4~10 , c|Mux4~10, microprocessor, 1
instance = comp, \c|Mux4~11 , c|Mux4~11, microprocessor, 1
instance = comp, \c|Mux4~12 , c|Mux4~12, microprocessor, 1
instance = comp, \c|Mux4~13 , c|Mux4~13, microprocessor, 1
instance = comp, \c|Mux4~14 , c|Mux4~14, microprocessor, 1
instance = comp, \c|Mux4~15 , c|Mux4~15, microprocessor, 1
instance = comp, \c|Mux4~16 , c|Mux4~16, microprocessor, 1
instance = comp, \c|Mux4~19 , c|Mux4~19, microprocessor, 1
instance = comp, \c|Mux4~0 , c|Mux4~0, microprocessor, 1
instance = comp, \c|Mux4~1 , c|Mux4~1, microprocessor, 1
instance = comp, \c|Mux4~7 , c|Mux4~7, microprocessor, 1
instance = comp, \c|Mux4~8 , c|Mux4~8, microprocessor, 1
instance = comp, \c|Mux4~2 , c|Mux4~2, microprocessor, 1
instance = comp, \c|Mux4~3 , c|Mux4~3, microprocessor, 1
instance = comp, \c|Mux4~4 , c|Mux4~4, microprocessor, 1
instance = comp, \c|Mux4~5 , c|Mux4~5, microprocessor, 1
instance = comp, \c|Mux4~6 , c|Mux4~6, microprocessor, 1
instance = comp, \c|Mux4~9 , c|Mux4~9, microprocessor, 1
instance = comp, \inst_decoder|ir~1 , inst_decoder|ir~1, microprocessor, 1
instance = comp, \inst_decoder|ir[3] , inst_decoder|ir[3], microprocessor, 1
instance = comp, \prog_sequencer|Add1~16 , prog_sequencer|Add1~16, microprocessor, 1
instance = comp, \prog_sequencer|Add1~18 , prog_sequencer|Add1~18, microprocessor, 1
instance = comp, \prog_sequencer|pm_addr[7] , prog_sequencer|pm_addr[7], microprocessor, 1
instance = comp, \prog_sequencer|pc[7] , prog_sequencer|pc[7], microprocessor, 1
instance = comp, \prog_sequencer|start_hold~0 , prog_sequencer|start_hold~0, microprocessor, 1
instance = comp, \prog_sequencer|start_hold~1 , prog_sequencer|start_hold~1, microprocessor, 1
instance = comp, \prog_sequencer|start_hold , prog_sequencer|start_hold, microprocessor, 1
instance = comp, \prog_sequencer|hold_out~0 , prog_sequencer|hold_out~0, microprocessor, 1
instance = comp, \c|Mux2~10 , c|Mux2~10, microprocessor, 1
instance = comp, \c|Mux2~11 , c|Mux2~11, microprocessor, 1
instance = comp, \c|Mux2~17 , c|Mux2~17, microprocessor, 1
instance = comp, \c|Mux2~18 , c|Mux2~18, microprocessor, 1
instance = comp, \c|Mux2~14 , c|Mux2~14, microprocessor, 1
instance = comp, \c|Mux2~15 , c|Mux2~15, microprocessor, 1
instance = comp, \c|Mux2~12 , c|Mux2~12, microprocessor, 1
instance = comp, \c|Mux2~13 , c|Mux2~13, microprocessor, 1
instance = comp, \c|Mux2~16 , c|Mux2~16, microprocessor, 1
instance = comp, \c|Mux2~19 , c|Mux2~19, microprocessor, 1
instance = comp, \c|Mux2~0 , c|Mux2~0, microprocessor, 1
instance = comp, \c|Mux2~1 , c|Mux2~1, microprocessor, 1
instance = comp, \c|Mux2~7 , c|Mux2~7, microprocessor, 1
instance = comp, \c|Mux2~8 , c|Mux2~8, microprocessor, 1
instance = comp, \c|Mux2~2 , c|Mux2~2, microprocessor, 1
instance = comp, \c|Mux2~3 , c|Mux2~3, microprocessor, 1
instance = comp, \c|Mux2~4 , c|Mux2~4, microprocessor, 1
instance = comp, \c|Mux2~5 , c|Mux2~5, microprocessor, 1
instance = comp, \c|Mux2~6 , c|Mux2~6, microprocessor, 1
instance = comp, \c|Mux2~9 , c|Mux2~9, microprocessor, 1
instance = comp, \inst_decoder|ir~3 , inst_decoder|ir~3, microprocessor, 1
instance = comp, \inst_decoder|ir[5] , inst_decoder|ir[5], microprocessor, 1
instance = comp, \i_pins[2]~input , i_pins[2]~input, microprocessor, 1
instance = comp, \c|Mux7~17 , c|Mux7~17, microprocessor, 1
instance = comp, \c|Mux7~18 , c|Mux7~18, microprocessor, 1
instance = comp, \c|Mux7~10 , c|Mux7~10, microprocessor, 1
instance = comp, \c|Mux7~11 , c|Mux7~11, microprocessor, 1
instance = comp, \c|Mux7~12 , c|Mux7~12, microprocessor, 1
instance = comp, \c|Mux7~13 , c|Mux7~13, microprocessor, 1
instance = comp, \c|Mux7~14 , c|Mux7~14, microprocessor, 1
instance = comp, \c|Mux7~15 , c|Mux7~15, microprocessor, 1
instance = comp, \c|Mux7~16 , c|Mux7~16, microprocessor, 1
instance = comp, \c|Mux7~19 , c|Mux7~19, microprocessor, 1
instance = comp, \c|Mux7~7 , c|Mux7~7, microprocessor, 1
instance = comp, \c|Mux7~8 , c|Mux7~8, microprocessor, 1
instance = comp, \c|Mux7~0 , c|Mux7~0, microprocessor, 1
instance = comp, \c|Mux7~1 , c|Mux7~1, microprocessor, 1
instance = comp, \c|Mux7~4 , c|Mux7~4, microprocessor, 1
instance = comp, \c|Mux7~5 , c|Mux7~5, microprocessor, 1
instance = comp, \c|Mux7~2 , c|Mux7~2, microprocessor, 1
instance = comp, \c|Mux7~3 , c|Mux7~3, microprocessor, 1
instance = comp, \c|Mux7~6 , c|Mux7~6, microprocessor, 1
instance = comp, \c|Mux7~9 , c|Mux7~9, microprocessor, 1
instance = comp, \inst_decoder|ir~7 , inst_decoder|ir~7, microprocessor, 1
instance = comp, \inst_decoder|ir[0] , inst_decoder|ir[0], microprocessor, 1
instance = comp, \comp_unit|data_bus[0]~3 , comp_unit|data_bus[0]~3, microprocessor, 1
instance = comp, \c|Mux0~10 , c|Mux0~10, microprocessor, 1
instance = comp, \c|Mux0~11 , c|Mux0~11, microprocessor, 1
instance = comp, \c|Mux0~17 , c|Mux0~17, microprocessor, 1
instance = comp, \c|Mux0~18 , c|Mux0~18, microprocessor, 1
instance = comp, \c|Mux0~14 , c|Mux0~14, microprocessor, 1
instance = comp, \c|Mux0~15 , c|Mux0~15, microprocessor, 1
instance = comp, \c|Mux0~12 , c|Mux0~12, microprocessor, 1
instance = comp, \c|Mux0~13 , c|Mux0~13, microprocessor, 1
instance = comp, \c|Mux0~16 , c|Mux0~16, microprocessor, 1
instance = comp, \c|Mux0~19 , c|Mux0~19, microprocessor, 1
instance = comp, \c|Mux0~7 , c|Mux0~7, microprocessor, 1
instance = comp, \c|Mux0~8 , c|Mux0~8, microprocessor, 1
instance = comp, \c|Mux0~0 , c|Mux0~0, microprocessor, 1
instance = comp, \c|Mux0~1 , c|Mux0~1, microprocessor, 1
instance = comp, \c|Mux0~2 , c|Mux0~2, microprocessor, 1
instance = comp, \c|Mux0~3 , c|Mux0~3, microprocessor, 1
instance = comp, \c|Mux0~4 , c|Mux0~4, microprocessor, 1
instance = comp, \c|Mux0~5 , c|Mux0~5, microprocessor, 1
instance = comp, \c|Mux0~6 , c|Mux0~6, microprocessor, 1
instance = comp, \c|Mux0~9 , c|Mux0~9, microprocessor, 1
instance = comp, \inst_decoder|ir~0 , inst_decoder|ir~0, microprocessor, 1
instance = comp, \inst_decoder|ir[7] , inst_decoder|ir[7], microprocessor, 1
instance = comp, \c|Mux1~17 , c|Mux1~17, microprocessor, 1
instance = comp, \c|Mux1~18 , c|Mux1~18, microprocessor, 1
instance = comp, \c|Mux1~10 , c|Mux1~10, microprocessor, 1
instance = comp, \c|Mux1~11 , c|Mux1~11, microprocessor, 1
instance = comp, \c|Mux1~12 , c|Mux1~12, microprocessor, 1
instance = comp, \c|Mux1~13 , c|Mux1~13, microprocessor, 1
instance = comp, \c|Mux1~14 , c|Mux1~14, microprocessor, 1
instance = comp, \c|Mux1~15 , c|Mux1~15, microprocessor, 1
instance = comp, \c|Mux1~16 , c|Mux1~16, microprocessor, 1
instance = comp, \c|Mux1~19 , c|Mux1~19, microprocessor, 1
instance = comp, \c|Mux1~0 , c|Mux1~0, microprocessor, 1
instance = comp, \c|Mux1~1 , c|Mux1~1, microprocessor, 1
instance = comp, \c|Mux1~7 , c|Mux1~7, microprocessor, 1
instance = comp, \c|Mux1~8 , c|Mux1~8, microprocessor, 1
instance = comp, \c|Mux1~2 , c|Mux1~2, microprocessor, 1
instance = comp, \c|Mux1~3 , c|Mux1~3, microprocessor, 1
instance = comp, \c|Mux1~4 , c|Mux1~4, microprocessor, 1
instance = comp, \c|Mux1~5 , c|Mux1~5, microprocessor, 1
instance = comp, \c|Mux1~6 , c|Mux1~6, microprocessor, 1
instance = comp, \c|Mux1~9 , c|Mux1~9, microprocessor, 1
instance = comp, \inst_decoder|ir~2 , inst_decoder|ir~2, microprocessor, 1
instance = comp, \inst_decoder|ir[6] , inst_decoder|ir[6], microprocessor, 1
instance = comp, \c|Mux3~12 , c|Mux3~12, microprocessor, 1
instance = comp, \c|Mux3~13 , c|Mux3~13, microprocessor, 1
instance = comp, \c|Mux3~14 , c|Mux3~14, microprocessor, 1
instance = comp, \c|Mux3~15 , c|Mux3~15, microprocessor, 1
instance = comp, \c|Mux3~16 , c|Mux3~16, microprocessor, 1
instance = comp, \c|Mux3~17 , c|Mux3~17, microprocessor, 1
instance = comp, \c|Mux3~18 , c|Mux3~18, microprocessor, 1
instance = comp, \c|Mux3~10 , c|Mux3~10, microprocessor, 1
instance = comp, \c|Mux3~11 , c|Mux3~11, microprocessor, 1
instance = comp, \c|Mux3~19 , c|Mux3~19, microprocessor, 1
instance = comp, \c|Mux3~7 , c|Mux3~7, microprocessor, 1
instance = comp, \c|Mux3~8 , c|Mux3~8, microprocessor, 1
instance = comp, \c|Mux3~0 , c|Mux3~0, microprocessor, 1
instance = comp, \c|Mux3~1 , c|Mux3~1, microprocessor, 1
instance = comp, \c|Mux3~2 , c|Mux3~2, microprocessor, 1
instance = comp, \c|Mux3~3 , c|Mux3~3, microprocessor, 1
instance = comp, \c|Mux3~4 , c|Mux3~4, microprocessor, 1
instance = comp, \c|Mux3~5 , c|Mux3~5, microprocessor, 1
instance = comp, \c|Mux3~6 , c|Mux3~6, microprocessor, 1
instance = comp, \c|Mux3~9 , c|Mux3~9, microprocessor, 1
instance = comp, \inst_decoder|ir~4 , inst_decoder|ir~4, microprocessor, 1
instance = comp, \inst_decoder|ir[4] , inst_decoder|ir[4], microprocessor, 1
instance = comp, \inst_decoder|reg_en[1]~2 , inst_decoder|reg_en[1]~2, microprocessor, 1
instance = comp, \inst_decoder|reg_en[1]~3 , inst_decoder|reg_en[1]~3, microprocessor, 1
instance = comp, \comp_unit|x1[2] , comp_unit|x1[2], microprocessor, 1
instance = comp, \inst_decoder|reg_en[0]~0 , inst_decoder|reg_en[0]~0, microprocessor, 1
instance = comp, \inst_decoder|reg_en[0]~1 , inst_decoder|reg_en[0]~1, microprocessor, 1
instance = comp, \comp_unit|x0[2] , comp_unit|x0[2], microprocessor, 1
instance = comp, \comp_unit|data_bus[2]~22 , comp_unit|data_bus[2]~22, microprocessor, 1
instance = comp, \inst_decoder|reg_en[5]~9 , inst_decoder|reg_en[5]~9, microprocessor, 1
instance = comp, \inst_decoder|reg_en[5]~10 , inst_decoder|reg_en[5]~10, microprocessor, 1
instance = comp, \comp_unit|m[2] , comp_unit|m[2], microprocessor, 1
instance = comp, \comp_unit|x0[1] , comp_unit|x0[1], microprocessor, 1
instance = comp, \comp_unit|m[0] , comp_unit|m[0], microprocessor, 1
instance = comp, \comp_unit|i[0]~4 , comp_unit|i[0]~4, microprocessor, 1
instance = comp, \inst_decoder|Equal25~0 , inst_decoder|Equal25~0, microprocessor, 1
instance = comp, \inst_decoder|Equal19~0 , inst_decoder|Equal19~0, microprocessor, 1
instance = comp, \inst_decoder|reg_en[6]~11 , inst_decoder|reg_en[6]~11, microprocessor, 1
instance = comp, \inst_decoder|reg_en[6]~12 , inst_decoder|reg_en[6]~12, microprocessor, 1
instance = comp, \comp_unit|always6~0 , comp_unit|always6~0, microprocessor, 1
instance = comp, \comp_unit|always6~1 , comp_unit|always6~1, microprocessor, 1
instance = comp, \comp_unit|i[0] , comp_unit|i[0], microprocessor, 1
instance = comp, \comp_unit|i[1]~6 , comp_unit|i[1]~6, microprocessor, 1
instance = comp, \comp_unit|i[1] , comp_unit|i[1], microprocessor, 1
instance = comp, \inst_decoder|reg_en[2]~4 , inst_decoder|reg_en[2]~4, microprocessor, 1
instance = comp, \inst_decoder|reg_en[2]~5 , inst_decoder|reg_en[2]~5, microprocessor, 1
instance = comp, \comp_unit|y0[1] , comp_unit|y0[1], microprocessor, 1
instance = comp, \comp_unit|data_bus[1]~13 , comp_unit|data_bus[1]~13, microprocessor, 1
instance = comp, \inst_decoder|reg_en[3]~6 , inst_decoder|reg_en[3]~6, microprocessor, 1
instance = comp, \inst_decoder|reg_en[3]~7 , inst_decoder|reg_en[3]~7, microprocessor, 1
instance = comp, \comp_unit|y1[1] , comp_unit|y1[1], microprocessor, 1
instance = comp, \inst_decoder|reg_en[7]~13 , inst_decoder|reg_en[7]~13, microprocessor, 1
instance = comp, \inst_decoder|reg_en[7]~14 , inst_decoder|reg_en[7]~14, microprocessor, 1
instance = comp, \comp_unit|y1[3] , comp_unit|y1[3], microprocessor, 1
instance = comp, \comp_unit|y0[3] , comp_unit|y0[3], microprocessor, 1
instance = comp, \comp_unit|y[3]~1 , comp_unit|y[3]~1, microprocessor, 1
instance = comp, \comp_unit|x1[3] , comp_unit|x1[3], microprocessor, 1
instance = comp, \comp_unit|x0[3] , comp_unit|x0[3], microprocessor, 1
instance = comp, \comp_unit|x[3]~1 , comp_unit|x[3]~1, microprocessor, 1
instance = comp, \comp_unit|alu_out~22 , comp_unit|alu_out~22, microprocessor, 1
instance = comp, \comp_unit|x[2]~2 , comp_unit|x[2]~2, microprocessor, 1
instance = comp, \comp_unit|x1[1] , comp_unit|x1[1], microprocessor, 1
instance = comp, \comp_unit|x[1]~3 , comp_unit|x[1]~3, microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|le3a[5] , comp_unit|Mult0|auto_generated|le3a[5], microprocessor, 1
instance = comp, \comp_unit|y1[0] , comp_unit|y1[0], microprocessor, 1
instance = comp, \comp_unit|y0[0] , comp_unit|y0[0], microprocessor, 1
instance = comp, \comp_unit|y[0]~0 , comp_unit|y[0]~0, microprocessor, 1
instance = comp, \comp_unit|x1[0] , comp_unit|x1[0], microprocessor, 1
instance = comp, \comp_unit|x0[0] , comp_unit|x0[0], microprocessor, 1
instance = comp, \comp_unit|x[0]~0 , comp_unit|x[0]~0, microprocessor, 1
instance = comp, \comp_unit|Add2~0 , comp_unit|Add2~0, microprocessor, 1
instance = comp, \comp_unit|Add2~2 , comp_unit|Add2~2, microprocessor, 1
instance = comp, \comp_unit|Add2~4 , comp_unit|Add2~4, microprocessor, 1
instance = comp, \comp_unit|Add2~6 , comp_unit|Add2~6, microprocessor, 1
instance = comp, \comp_unit|alu_out[3]~16 , comp_unit|alu_out[3]~16, microprocessor, 1
instance = comp, \comp_unit|alu_out[3]~35 , comp_unit|alu_out[3]~35, microprocessor, 1
instance = comp, \comp_unit|alu_out[3]~36 , comp_unit|alu_out[3]~36, microprocessor, 1
instance = comp, \comp_unit|alu_out[3]~38 , comp_unit|alu_out[3]~38, microprocessor, 1
instance = comp, \comp_unit|Add3~0 , comp_unit|Add3~0, microprocessor, 1
instance = comp, \comp_unit|Add3~2 , comp_unit|Add3~2, microprocessor, 1
instance = comp, \comp_unit|Add3~4 , comp_unit|Add3~4, microprocessor, 1
instance = comp, \comp_unit|Add3~6 , comp_unit|Add3~6, microprocessor, 1
instance = comp, \comp_unit|alu_out[3]~19 , comp_unit|alu_out[3]~19, microprocessor, 1
instance = comp, \comp_unit|alu_out[3]~18 , comp_unit|alu_out[3]~18, microprocessor, 1
instance = comp, \comp_unit|alu_out[3]~20 , comp_unit|alu_out[3]~20, microprocessor, 1
instance = comp, \comp_unit|alu_out[3]~17 , comp_unit|alu_out[3]~17, microprocessor, 1
instance = comp, \comp_unit|alu_out[3]~21 , comp_unit|alu_out[3]~21, microprocessor, 1
instance = comp, \comp_unit|alu_out[3]~23 , comp_unit|alu_out[3]~23, microprocessor, 1
instance = comp, \comp_unit|alu_out[3]~34 , comp_unit|alu_out[3]~34, microprocessor, 1
instance = comp, \inst_decoder|reg_en[4]~8 , inst_decoder|reg_en[4]~8, microprocessor, 1
instance = comp, \comp_unit|always13~0 , comp_unit|always13~0, microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|le4a[5] , comp_unit|Mult0|auto_generated|le4a[5], microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|cs2a[1]~0 , comp_unit|Mult0|auto_generated|cs2a[1]~0, microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|le4a[1] , comp_unit|Mult0|auto_generated|le4a[1], microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|le3a[3] , comp_unit|Mult0|auto_generated|le3a[3], microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|le3a[2] , comp_unit|Mult0|auto_generated|le3a[2], microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|op_1~0 , comp_unit|Mult0|auto_generated|op_1~0, microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|op_1~2 , comp_unit|Mult0|auto_generated|op_1~2, microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|le4a[0] , comp_unit|Mult0|auto_generated|le4a[0], microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|le3a[1] , comp_unit|Mult0|auto_generated|le3a[1], microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|le3a[0] , comp_unit|Mult0|auto_generated|le3a[0], microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|op_3~0 , comp_unit|Mult0|auto_generated|op_3~0, microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|op_3~2 , comp_unit|Mult0|auto_generated|op_3~2, microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|op_3~4 , comp_unit|Mult0|auto_generated|op_3~4, microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|op_3~6 , comp_unit|Mult0|auto_generated|op_3~6, microprocessor, 1
instance = comp, \comp_unit|always11~0 , comp_unit|always11~0, microprocessor, 1
instance = comp, \comp_unit|always11~0clkctrl , comp_unit|always11~0clkctrl, microprocessor, 1
instance = comp, \comp_unit|alu_out_temp[3] , comp_unit|alu_out_temp[3], microprocessor, 1
instance = comp, \comp_unit|r[3]~3 , comp_unit|r[3]~3, microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|le5a[3] , comp_unit|Mult0|auto_generated|le5a[3], microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|le5a[2] , comp_unit|Mult0|auto_generated|le5a[2], microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|le4a[4] , comp_unit|Mult0|auto_generated|le4a[4], microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|le5a[1] , comp_unit|Mult0|auto_generated|le5a[1], microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|le4a[3] , comp_unit|Mult0|auto_generated|le4a[3], microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|le4a[2] , comp_unit|Mult0|auto_generated|le4a[2], microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|le3a[4] , comp_unit|Mult0|auto_generated|le3a[4], microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|op_1~4 , comp_unit|Mult0|auto_generated|op_1~4, microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|op_1~6 , comp_unit|Mult0|auto_generated|op_1~6, microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|op_1~8 , comp_unit|Mult0|auto_generated|op_1~8, microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|op_1~10 , comp_unit|Mult0|auto_generated|op_1~10, microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|le5a[0] , comp_unit|Mult0|auto_generated|le5a[0], microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|op_3~8 , comp_unit|Mult0|auto_generated|op_3~8, microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|op_3~10 , comp_unit|Mult0|auto_generated|op_3~10, microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|op_3~12 , comp_unit|Mult0|auto_generated|op_3~12, microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|op_3~14 , comp_unit|Mult0|auto_generated|op_3~14, microprocessor, 1
instance = comp, \comp_unit|alu_out_temp[7] , comp_unit|alu_out_temp[7], microprocessor, 1
instance = comp, \comp_unit|always13~1 , comp_unit|always13~1, microprocessor, 1
instance = comp, \comp_unit|r[3] , comp_unit|r[3], microprocessor, 1
instance = comp, \comp_unit|data_bus[0]~6 , comp_unit|data_bus[0]~6, microprocessor, 1
instance = comp, \comp_unit|data_bus[0]~8 , comp_unit|data_bus[0]~8, microprocessor, 1
instance = comp, \inst_decoder|Equal17~0 , inst_decoder|Equal17~0, microprocessor, 1
instance = comp, \comp_unit|data_bus[0]~9 , comp_unit|data_bus[0]~9, microprocessor, 1
instance = comp, \comp_unit|data_bus[0]~7 , comp_unit|data_bus[0]~7, microprocessor, 1
instance = comp, \comp_unit|data_bus[3]~31 , comp_unit|data_bus[3]~31, microprocessor, 1
instance = comp, \i_pins[3]~input , i_pins[3]~input, microprocessor, 1
instance = comp, \comp_unit|data_bus[3]~27 , comp_unit|data_bus[3]~27, microprocessor, 1
instance = comp, \data_mem|altsyncram_component|auto_generated|ram_block1a0 , data_mem|altsyncram_component|auto_generated|ram_block1a0, microprocessor, 1
instance = comp, \comp_unit|data_bus[3]~28 , comp_unit|data_bus[3]~28, microprocessor, 1
instance = comp, \comp_unit|data_bus[3]~29 , comp_unit|data_bus[3]~29, microprocessor, 1
instance = comp, \comp_unit|data_bus[3]~30 , comp_unit|data_bus[3]~30, microprocessor, 1
instance = comp, \comp_unit|data_bus[3]~32 , comp_unit|data_bus[3]~32, microprocessor, 1
instance = comp, \comp_unit|data_bus[3]~33 , comp_unit|data_bus[3]~33, microprocessor, 1
instance = comp, \comp_unit|m[3] , comp_unit|m[3], microprocessor, 1
instance = comp, \comp_unit|i[2]~8 , comp_unit|i[2]~8, microprocessor, 1
instance = comp, \comp_unit|i[3]~10 , comp_unit|i[3]~10, microprocessor, 1
instance = comp, \comp_unit|i[3] , comp_unit|i[3], microprocessor, 1
instance = comp, \comp_unit|data_bus[1]~14 , comp_unit|data_bus[1]~14, microprocessor, 1
instance = comp, \comp_unit|data_bus[1]~15 , comp_unit|data_bus[1]~15, microprocessor, 1
instance = comp, \comp_unit|data_bus[1]~16 , comp_unit|data_bus[1]~16, microprocessor, 1
instance = comp, \comp_unit|Add1~0 , comp_unit|Add1~0, microprocessor, 1
instance = comp, \comp_unit|alu_out[1]~29 , comp_unit|alu_out[1]~29, microprocessor, 1
instance = comp, \comp_unit|alu_out[1]~30 , comp_unit|alu_out[1]~30, microprocessor, 1
instance = comp, \comp_unit|alu_out[1]~31 , comp_unit|alu_out[1]~31, microprocessor, 1
instance = comp, \comp_unit|alu_out[1]~39 , comp_unit|alu_out[1]~39, microprocessor, 1
instance = comp, \comp_unit|alu_out[1]~40 , comp_unit|alu_out[1]~40, microprocessor, 1
instance = comp, \comp_unit|alu_out_temp[1] , comp_unit|alu_out_temp[1], microprocessor, 1
instance = comp, \comp_unit|r[1]~1 , comp_unit|r[1]~1, microprocessor, 1
instance = comp, \comp_unit|alu_out_temp[5] , comp_unit|alu_out_temp[5], microprocessor, 1
instance = comp, \comp_unit|r[1] , comp_unit|r[1], microprocessor, 1
instance = comp, \comp_unit|data_bus[1]~17 , comp_unit|data_bus[1]~17, microprocessor, 1
instance = comp, \i_pins[1]~input , i_pins[1]~input, microprocessor, 1
instance = comp, \comp_unit|data_bus[1]~18 , comp_unit|data_bus[1]~18, microprocessor, 1
instance = comp, \comp_unit|data_bus[1]~19 , comp_unit|data_bus[1]~19, microprocessor, 1
instance = comp, \comp_unit|m[1] , comp_unit|m[1], microprocessor, 1
instance = comp, \comp_unit|i[2] , comp_unit|i[2], microprocessor, 1
instance = comp, \comp_unit|y0[2] , comp_unit|y0[2], microprocessor, 1
instance = comp, \comp_unit|data_bus[2]~20 , comp_unit|data_bus[2]~20, microprocessor, 1
instance = comp, \comp_unit|data_bus[2]~21 , comp_unit|data_bus[2]~21, microprocessor, 1
instance = comp, \comp_unit|data_bus[2]~23 , comp_unit|data_bus[2]~23, microprocessor, 1
instance = comp, \comp_unit|alu_out[2]~33 , comp_unit|alu_out[2]~33, microprocessor, 1
instance = comp, \comp_unit|alu_out_temp[2] , comp_unit|alu_out_temp[2], microprocessor, 1
instance = comp, \comp_unit|r[2]~2 , comp_unit|r[2]~2, microprocessor, 1
instance = comp, \comp_unit|alu_out_temp[6] , comp_unit|alu_out_temp[6], microprocessor, 1
instance = comp, \comp_unit|r[2] , comp_unit|r[2], microprocessor, 1
instance = comp, \comp_unit|data_bus[2]~24 , comp_unit|data_bus[2]~24, microprocessor, 1
instance = comp, \comp_unit|data_bus[2]~25 , comp_unit|data_bus[2]~25, microprocessor, 1
instance = comp, \comp_unit|data_bus[2]~26 , comp_unit|data_bus[2]~26, microprocessor, 1
instance = comp, \comp_unit|y1[2] , comp_unit|y1[2], microprocessor, 1
instance = comp, \comp_unit|y[2]~2 , comp_unit|y[2]~2, microprocessor, 1
instance = comp, \comp_unit|alu_out[2]~24 , comp_unit|alu_out[2]~24, microprocessor, 1
instance = comp, \comp_unit|alu_out[2]~25 , comp_unit|alu_out[2]~25, microprocessor, 1
instance = comp, \comp_unit|alu_out[2]~26 , comp_unit|alu_out[2]~26, microprocessor, 1
instance = comp, \comp_unit|alu_out[2]~37 , comp_unit|alu_out[2]~37, microprocessor, 1
instance = comp, \comp_unit|alu_out[2]~27 , comp_unit|alu_out[2]~27, microprocessor, 1
instance = comp, \comp_unit|alu_out[2]~28 , comp_unit|alu_out[2]~28, microprocessor, 1
instance = comp, \comp_unit|alu_out~12 , comp_unit|alu_out~12, microprocessor, 1
instance = comp, \comp_unit|alu_out~13 , comp_unit|alu_out~13, microprocessor, 1
instance = comp, \comp_unit|alu_out~14 , comp_unit|alu_out~14, microprocessor, 1
instance = comp, \comp_unit|alu_out~10 , comp_unit|alu_out~10, microprocessor, 1
instance = comp, \comp_unit|alu_out~32 , comp_unit|alu_out~32, microprocessor, 1
instance = comp, \comp_unit|alu_out_temp[0] , comp_unit|alu_out_temp[0], microprocessor, 1
instance = comp, \comp_unit|r[0]~0 , comp_unit|r[0]~0, microprocessor, 1
instance = comp, \comp_unit|alu_out_temp[4] , comp_unit|alu_out_temp[4], microprocessor, 1
instance = comp, \comp_unit|r[0] , comp_unit|r[0], microprocessor, 1
instance = comp, \comp_unit|alu_out~11 , comp_unit|alu_out~11, microprocessor, 1
instance = comp, \comp_unit|alu_out~15 , comp_unit|alu_out~15, microprocessor, 1
instance = comp, \comp_unit|r_eq_0~0 , comp_unit|r_eq_0~0, microprocessor, 1
instance = comp, \comp_unit|r_eq_0~1 , comp_unit|r_eq_0~1, microprocessor, 1
instance = comp, \comp_unit|r_eq_0 , comp_unit|r_eq_0, microprocessor, 1
instance = comp, \inst_decoder|Equal9~0 , inst_decoder|Equal9~0, microprocessor, 1
instance = comp, \prog_sequencer|always8~0 , prog_sequencer|always8~0, microprocessor, 1
instance = comp, \prog_sequencer|Add1~6 , prog_sequencer|Add1~6, microprocessor, 1
instance = comp, \prog_sequencer|Add1~22 , prog_sequencer|Add1~22, microprocessor, 1
instance = comp, \prog_sequencer|pm_addr[3] , prog_sequencer|pm_addr[3], microprocessor, 1
instance = comp, \prog_sequencer|cache_rdoffset[3] , prog_sequencer|cache_rdoffset[3], microprocessor, 1
instance = comp, \prog_sequencer|Add1~23 , prog_sequencer|Add1~23, microprocessor, 1
instance = comp, \prog_sequencer|pm_addr[4] , prog_sequencer|pm_addr[4], microprocessor, 1
instance = comp, \prog_sequencer|cache_rdoffset[4] , prog_sequencer|cache_rdoffset[4], microprocessor, 1
instance = comp, \c|Mux5~10 , c|Mux5~10, microprocessor, 1
instance = comp, \c|Mux5~11 , c|Mux5~11, microprocessor, 1
instance = comp, \c|Mux5~17 , c|Mux5~17, microprocessor, 1
instance = comp, \c|Mux5~18 , c|Mux5~18, microprocessor, 1
instance = comp, \c|Mux5~12 , c|Mux5~12, microprocessor, 1
instance = comp, \c|Mux5~13 , c|Mux5~13, microprocessor, 1
instance = comp, \c|Mux5~14 , c|Mux5~14, microprocessor, 1
instance = comp, \c|Mux5~15 , c|Mux5~15, microprocessor, 1
instance = comp, \c|Mux5~16 , c|Mux5~16, microprocessor, 1
instance = comp, \c|Mux5~19 , c|Mux5~19, microprocessor, 1
instance = comp, \c|Mux5~7 , c|Mux5~7, microprocessor, 1
instance = comp, \c|Mux5~8 , c|Mux5~8, microprocessor, 1
instance = comp, \c|Mux5~0 , c|Mux5~0, microprocessor, 1
instance = comp, \c|Mux5~1 , c|Mux5~1, microprocessor, 1
instance = comp, \c|Mux5~2 , c|Mux5~2, microprocessor, 1
instance = comp, \c|Mux5~3 , c|Mux5~3, microprocessor, 1
instance = comp, \c|Mux5~4 , c|Mux5~4, microprocessor, 1
instance = comp, \c|Mux5~5 , c|Mux5~5, microprocessor, 1
instance = comp, \c|Mux5~6 , c|Mux5~6, microprocessor, 1
instance = comp, \c|Mux5~9 , c|Mux5~9, microprocessor, 1
instance = comp, \inst_decoder|ir~5 , inst_decoder|ir~5, microprocessor, 1
instance = comp, \inst_decoder|ir[2] , inst_decoder|ir[2], microprocessor, 1
instance = comp, \comp_unit|data_bus[0]~2 , comp_unit|data_bus[0]~2, microprocessor, 1
instance = comp, \comp_unit|data_bus[0]~4 , comp_unit|data_bus[0]~4, microprocessor, 1
instance = comp, \comp_unit|data_bus[0]~0 , comp_unit|data_bus[0]~0, microprocessor, 1
instance = comp, \comp_unit|data_bus[0]~1 , comp_unit|data_bus[0]~1, microprocessor, 1
instance = comp, \comp_unit|data_bus[0]~5 , comp_unit|data_bus[0]~5, microprocessor, 1
instance = comp, \comp_unit|data_bus[0]~10 , comp_unit|data_bus[0]~10, microprocessor, 1
instance = comp, \comp_unit|data_bus[0]~11 , comp_unit|data_bus[0]~11, microprocessor, 1
instance = comp, \comp_unit|data_bus[0]~12 , comp_unit|data_bus[0]~12, microprocessor, 1
instance = comp, \inst_decoder|reg_en[8]~15 , inst_decoder|reg_en[8]~15, microprocessor, 1
instance = comp, \inst_decoder|reg_en[8]~16 , inst_decoder|reg_en[8]~16, microprocessor, 1
instance = comp, \comp_unit|o_reg[0] , comp_unit|o_reg[0], microprocessor, 1
instance = comp, \comp_unit|o_reg[1]~feeder , comp_unit|o_reg[1]~feeder, microprocessor, 1
instance = comp, \comp_unit|o_reg[1] , comp_unit|o_reg[1], microprocessor, 1
instance = comp, \comp_unit|o_reg[2] , comp_unit|o_reg[2], microprocessor, 1
instance = comp, \comp_unit|o_reg[3] , comp_unit|o_reg[3], microprocessor, 1
instance = comp, \inst_decoder|Equal24~0 , inst_decoder|Equal24~0, microprocessor, 1
instance = comp, \inst_decoder|Equal24~1 , inst_decoder|Equal24~1, microprocessor, 1
instance = comp, \inst_decoder|Equal24~2 , inst_decoder|Equal24~2, microprocessor, 1
instance = comp, \inst_decoder|Equal25~1 , inst_decoder|Equal25~1, microprocessor, 1
instance = comp, \inst_decoder|Equal26~0 , inst_decoder|Equal26~0, microprocessor, 1
instance = comp, \inst_decoder|Equal27~0 , inst_decoder|Equal27~0, microprocessor, 1
instance = comp, \c|Mux7~20 , c|Mux7~20, microprocessor, 1
instance = comp, \c|Mux6~20 , c|Mux6~20, microprocessor, 1
instance = comp, \c|Mux5~20 , c|Mux5~20, microprocessor, 1
instance = comp, \c|Mux4~20 , c|Mux4~20, microprocessor, 1
instance = comp, \c|Mux3~20 , c|Mux3~20, microprocessor, 1
instance = comp, \c|Mux2~20 , c|Mux2~20, microprocessor, 1
instance = comp, \c|Mux1~20 , c|Mux1~20, microprocessor, 1
instance = comp, \c|Mux0~20 , c|Mux0~20, microprocessor, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
