$date
	Sun Oct 23 02:16:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#837485
b101 !
1"
#837486
b101 &
b101 %
1$
#837487
0"
#837490
b10000 &
b10000 %
#837494
b1000 &
b1000 %
#837498
b100 &
b100 %
#837502
b10 &
b10 %
#837506
b1 &
b1 %
1#
#837510
b0 &
0#
b0 %
0$
#1767306
b10010 &
b10010 %
1$
b10010 !
1"
#1767307
0"
#1767310
b1001 &
b1001 %
#1767314
b11100 &
b11100 %
#1767318
b1110 &
b1110 %
#1767322
b111 &
b111 %
#1767326
b10110 &
b10110 %
#1767330
b1011 &
b1011 %
#1767334
b100010 &
b100010 %
#1767338
b10001 &
b10001 %
#1767342
b110100 &
b110100 %
#1767346
b11010 &
b11010 %
#1767350
b1101 &
b1101 %
#1767354
b101000 &
b101000 %
#1767358
b10100 &
b10100 %
#1767362
b1010 &
b1010 %
#1767366
b101 &
b101 %
#1767370
b10000 &
b10000 %
#1767374
b1000 &
b1000 %
#1767378
b100 &
b100 %
#1767382
b10 &
b10 %
#1767386
b1 &
b1 %
1#
#1767390
b0 &
0#
b0 %
0$
#2816903
b1010 !
1"
#2816906
b1010 &
b1010 %
1$
#2816907
0"
#2816910
b101 &
b101 %
#2816914
b10000 &
b10000 %
#2816918
b1000 &
b1000 %
#2816922
b100 &
b100 %
#2816926
b10 &
b10 %
#2816930
b1 &
b1 %
1#
#2816934
b0 &
0#
b0 %
0$
#4500012
