Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/ecestudent/tools/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 6ec5e04e81ef47678858f43e7892fbc6 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SevenSegmentTest_behav xil_defaultlib.SevenSegmentTest xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SevenSegmentTruthTable
Compiling module xil_defaultlib.SevenSegmentTop
Compiling module xil_defaultlib.SevenSegmentTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot SevenSegmentTest_behav
