<profile>

<section name = "Vitis HLS Report for 'Loop_VITIS_LOOP_318_1_proc'" level="0">
<item name = "Date">Thu Dec  7 21:19:15 2023
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">Final_Optimization</item>
<item name = "Solution">solution1 (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.67 ns, 4.867 ns, 1.80 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">77, 77, 0.513 us, 0.513 us, 77, 77, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_318_1">5, 5, 3, 1, 1, 4, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 55, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 470, -</column>
<column name="Register">-, -, 175, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln318_fu_145_p2">+, 0, 0, 10, 3, 1</column>
<column name="num_chunks_1_fu_167_p2">+, 0, 0, 15, 8, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln318_fu_151_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="icmp_ln319_fu_162_p2">icmp, 0, 0, 13, 16, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">389, 74, 1, 74</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_phi_mux_i_phi_fu_109_p4">9, 2, 3, 6</column>
<column name="aximm1_blk_n_AR">9, 2, 1, 2</column>
<column name="aximm1_blk_n_R">9, 2, 1, 2</column>
<column name="i_reg_105">9, 2, 3, 6</column>
<column name="input_length_blk_n">9, 2, 1, 2</column>
<column name="num_chunks_fu_70">9, 2, 8, 16</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln318_reg_191">3, 0, 3, 0</column>
<column name="ap_CS_fsm">73, 0, 73, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="aximm1_addr_read_reg_200">16, 0, 16, 0</column>
<column name="aximm1_addr_reg_185">64, 0, 64, 0</column>
<column name="i_reg_105">3, 0, 3, 0</column>
<column name="i_reg_105_pp0_iter1_reg">3, 0, 3, 0</column>
<column name="icmp_ln318_reg_196">1, 0, 1, 0</column>
<column name="num_chunks_fu_70">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Loop_VITIS_LOOP_318_1_proc, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Loop_VITIS_LOOP_318_1_proc, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Loop_VITIS_LOOP_318_1_proc, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Loop_VITIS_LOOP_318_1_proc, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Loop_VITIS_LOOP_318_1_proc, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Loop_VITIS_LOOP_318_1_proc, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Loop_VITIS_LOOP_318_1_proc, return value</column>
<column name="ap_return">out, 8, ap_ctrl_hs, Loop_VITIS_LOOP_318_1_proc, return value</column>
<column name="input_length_temp_address0">out, 2, ap_memory, input_length_temp, array</column>
<column name="input_length_temp_ce0">out, 1, ap_memory, input_length_temp, array</column>
<column name="input_length_temp_we0">out, 1, ap_memory, input_length_temp, array</column>
<column name="input_length_temp_d0">out, 16, ap_memory, input_length_temp, array</column>
<column name="input_length_dout">in, 64, ap_fifo, input_length, pointer</column>
<column name="input_length_empty_n">in, 1, ap_fifo, input_length, pointer</column>
<column name="input_length_read">out, 1, ap_fifo, input_length, pointer</column>
<column name="m_axi_aximm1_AWVALID">out, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_AWREADY">in, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_AWADDR">out, 64, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_AWID">out, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_AWLEN">out, 32, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_AWSIZE">out, 3, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_AWBURST">out, 2, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_AWLOCK">out, 2, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_AWCACHE">out, 4, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_AWPROT">out, 3, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_AWQOS">out, 4, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_AWREGION">out, 4, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_AWUSER">out, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_WVALID">out, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_WREADY">in, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_WDATA">out, 16, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_WSTRB">out, 2, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_WLAST">out, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_WID">out, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_WUSER">out, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARVALID">out, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARREADY">in, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARADDR">out, 64, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARID">out, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARLEN">out, 32, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARSIZE">out, 3, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARBURST">out, 2, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARLOCK">out, 2, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARCACHE">out, 4, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARPROT">out, 3, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARQOS">out, 4, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARREGION">out, 4, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARUSER">out, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_RVALID">in, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_RREADY">out, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_RDATA">in, 16, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_RLAST">in, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_RID">in, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_RUSER">in, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_RRESP">in, 2, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_BVALID">in, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_BREADY">out, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_BRESP">in, 2, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_BID">in, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_BUSER">in, 1, m_axi, aximm1, pointer</column>
</table>
</item>
</section>
</profile>
