Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Dec  3 15:10:04 2019
| Host         : DESKTOP-58C4PGC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    61 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              45 |           18 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              42 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+---------------+---------------------------+------------------+----------------+
|        Clock Signal        | Enable Signal |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------------------+---------------+---------------------------+------------------+----------------+
|  encoder1/B_reg_i_2_n_0    |               | encoder1/B_reg_i_3_n_0    |                1 |              1 |
|  encoder2/B_reg_i_2__0_n_0 |               | encoder2/B_reg_i_3__0_n_0 |                1 |              1 |
|  encoder3/B_reg_i_2__1_n_0 |               | encoder3/B_reg_i_3__1_n_0 |                1 |              1 |
|  encoder1/C_reg_i_2_n_0    |               | encoder1/C_reg_i_3_n_0    |                1 |              2 |
|  encoder2/C_reg_i_2__0_n_0 |               | encoder2/C_reg_i_3__0_n_0 |                2 |              2 |
|  encoder3/C_reg_i_2__1_n_0 |               | encoder3/C_reg_i_3__1_n_0 |                1 |              2 |
|  encoder1/A_reg_i_2_n_0    |               | encoder1/A_reg_i_3_n_0    |                1 |              4 |
|  encoder2/A_reg_i_2__0_n_0 |               | encoder2/A_reg_i_3__0_n_0 |                1 |              4 |
|  encoder3/A_reg_i_2__1_n_0 |               | encoder3/A_reg_i_3__1_n_0 |                1 |              4 |
|  deb2/sglPulse             |               | deb1/sglPulse             |                4 |              8 |
|  clk_IBUF_BUFG             |               |                           |                3 |             12 |
|  clk_IBUF_BUFG             |               | mux/p_0_in                |                4 |             16 |
|  clk_IBUF_BUFG             | deb1/sel      | deb1/k0                   |                6 |             21 |
|  clk_IBUF_BUFG             | deb2/sel      | deb2/k0                   |                6 |             21 |
+----------------------------+---------------+---------------------------+------------------+----------------+


