Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date             : Sat Mar 31 16:25:19 2018
| Host             : linux running 64-bit Ubuntu 16.04.3 LTS
| Command          : report_power -file CPU10Bits_Pipelined_power_routed.rpt -pb CPU10Bits_Pipelined_power_summary_routed.pb -rpx CPU10Bits_Pipelined_power_routed.rpx
| Design           : CPU10Bits_Pipelined
| Device           : xc7k160tifbg484-2L
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Preliminary
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 8.183        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 8.063        |
| Device Static (W)        | 0.120        |
| Effective TJA (C/W)      | 2.5          |
| Max Ambient (C)          | 79.7         |
| Junction Temperature (C) | 45.3         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     1.860 |      741 |       --- |             --- |
|   LUT as Logic           |     1.619 |      255 |    101400 |            0.25 |
|   LUT as Distributed RAM |     0.171 |      160 |     35000 |            0.46 |
|   Register               |     0.037 |      152 |    202800 |            0.07 |
|   F7/F8 Muxes            |     0.024 |      124 |    101400 |            0.12 |
|   BUFG                   |     0.005 |        1 |        32 |            3.13 |
|   CARRY4                 |     0.004 |        2 |     25350 |           <0.01 |
|   Others                 |     0.000 |        9 |       --- |             --- |
| Signals                  |     2.796 |      452 |       --- |             --- |
| I/O                      |     3.407 |       14 |       285 |            4.91 |
| Static Power             |     0.120 |          |           |                 |
| Total                    |     8.183 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       0.950 |     4.963 |       4.909 |      0.054 |
| Vccaux    |       1.800 |     0.297 |       0.278 |      0.018 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     1.611 |       1.610 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       0.950 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.018 |       0.000 |      0.018 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | Medium     | Device models are not Production                       | Device models may change and in turn slightly affect accuracy                                                      |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.5                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------+-----------+
| Name                          | Power (W) |
+-------------------------------+-----------+
| CPU10Bits_Pipelined           |     8.063 |
|   ems0                        |     0.310 |
|     alu0                      |     0.019 |
|       cp0                     |     0.019 |
|     dm0                       |     0.290 |
|       memory_reg_0_255_0_0    |     0.013 |
|       memory_reg_0_255_1_1    |     0.011 |
|       memory_reg_0_255_2_2    |     0.006 |
|       memory_reg_0_255_3_3    |     0.005 |
|       memory_reg_0_255_4_4    |     0.005 |
|       memory_reg_0_255_5_5    |     0.003 |
|       memory_reg_0_255_6_6    |     0.003 |
|       memory_reg_0_255_7_7    |     0.004 |
|       memory_reg_0_255_8_8    |     0.003 |
|       memory_reg_0_255_9_9    |     0.005 |
|       memory_reg_256_511_0_0  |     0.013 |
|       memory_reg_256_511_1_1  |     0.011 |
|       memory_reg_256_511_2_2  |     0.005 |
|       memory_reg_256_511_3_3  |     0.005 |
|       memory_reg_256_511_4_4  |     0.005 |
|       memory_reg_256_511_5_5  |     0.003 |
|       memory_reg_256_511_6_6  |     0.003 |
|       memory_reg_256_511_7_7  |     0.004 |
|       memory_reg_256_511_8_8  |     0.003 |
|       memory_reg_256_511_9_9  |     0.005 |
|       memory_reg_512_767_0_0  |     0.013 |
|       memory_reg_512_767_1_1  |     0.012 |
|       memory_reg_512_767_2_2  |     0.005 |
|       memory_reg_512_767_3_3  |     0.005 |
|       memory_reg_512_767_4_4  |     0.004 |
|       memory_reg_512_767_5_5  |     0.003 |
|       memory_reg_512_767_6_6  |     0.003 |
|       memory_reg_512_767_7_7  |     0.004 |
|       memory_reg_512_767_8_8  |     0.003 |
|       memory_reg_512_767_9_9  |     0.005 |
|       memory_reg_768_1023_0_0 |     0.012 |
|       memory_reg_768_1023_1_1 |     0.012 |
|       memory_reg_768_1023_2_2 |     0.006 |
|       memory_reg_768_1023_3_3 |     0.005 |
|       memory_reg_768_1023_4_4 |     0.005 |
|       memory_reg_768_1023_5_5 |     0.004 |
|       memory_reg_768_1023_6_6 |     0.003 |
|       memory_reg_768_1023_7_7 |     0.003 |
|       memory_reg_768_1023_8_8 |     0.003 |
|       memory_reg_768_1023_9_9 |     0.005 |
|   fds0                        |     1.754 |
|     bc0                       |     0.007 |
|     fu0                       |     1.501 |
|       im0                     |     1.362 |
|       pc_reg                  |     0.139 |
|     rf0                       |     0.245 |
|       reg_a0                  |    <0.001 |
|       reg_ra                  |     0.101 |
|       reg_s0                  |     0.075 |
|       reg_sp                  |    <0.001 |
|       reg_t0                  |     0.047 |
|       reg_t1                  |     0.021 |
|       reg_v0                  |    <0.001 |
|   reg_pipe1                   |     2.301 |
|   reg_pipe2                   |     0.257 |
+-------------------------------+-----------+


