00000001 00000002
# data[(0, 0)] : input  # 0x0
# data[(1, 1)] : one-bit # 0x1

00000101 000000EE
# data[(7, 0)] : lut_value = 0xEE

F5000101 00000000
# data[(0, 0)] : init `bit2` reg with const `0`

FF000101 0A00E00E
# data[(5, 0)] : alu_op = lut ; 0xE
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_LUT=0xE
# data[(25, 24)]: bit0: REG_BYPASS=0x2
# data[(27, 26)]: bit1: REG_BYPASS=0x2
# data[(29, 28)]: bit2: REG_CONST= 0x0

00040101 00000005
# data[(3, 0)] : @ tile (1, 1) connect wire 5 (out_BUS1_S2_T0) to bit0

00050101 00000005
# data[(3, 0)] : @ tile (1, 1) connect wire 5 (out_BUS1_S1_T0) to bit1

00090101 0000080E
# data[(1, 0)] : @ tile (1, 1) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S0_T0
# data[(3, 2)] : @ tile (1, 1) connect wire 3 (pe_out_res_p) to out_BUS1_S0_T1
# data[(11, 10)] : @ tile (1, 1) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S1_T0
# data[(21, 20)] : @ tile (1, 1) connect wire 0 (in_BUS1_S0_T0) to out_BUS1_S2_T0

F0000102 00000000
# data[(15, 0)] : init `data0` reg with const `0`

FF000102 0208F008
# data[(5, 0)] : alu_op = mux
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_CONST= 0x0
# data[(19, 18)]: data1: REG_BYPASS=0x2
# data[(25, 24)]:  bit0: REG_BYPASS=0x2

00030102 00000005
# data[(3, 0)] : @ tile (1, 2) connect wire 5 (out_BUS16_S1_T0) to data1

00040102 00000001
# data[(3, 0)] : @ tile (1, 2) connect wire 1 (in_BUS1_S2_T1) to bit0

00080102 00003000
# data[(1, 0)] : @ tile (1, 2) connect wire 0 (in_BUS16_S1_T0) to out_BUS16_S0_T0
# data[(7, 6)] : @ tile (1, 2) connect wire 0 (in_BUS16_S1_T3) to out_BUS16_S0_T3
# data[(11, 10)] : @ tile (1, 2) connect wire 0 (in_BUS16_S0_T0) to out_BUS16_S1_T0
# data[(13, 12)] : @ tile (1, 2) connect wire 3 (pe_out_res) to out_BUS16_S1_T1

01080102 00000800
# data[(43, 43)] : @ tile (1, 2) latch output wire out_BUS16_S0_T3

00090102 00000001
# data[(1, 0)] : @ tile (1, 2) connect wire 1 (in_BUS1_S2_T0) to out_BUS1_S0_T0
# data[(21, 20)] : @ tile (1, 2) connect wire 0 (in_BUS1_S0_T0) to out_BUS1_S2_T0

00000103 00000055
# data[(7, 0)] : lut_value = 0x55

F4000103 00000000
# data[(0, 0)] : init `bit1` reg with const `0`

F5000103 00000000
# data[(0, 0)] : init `bit2` reg with const `0`

FF000103 0200E00E
# data[(5, 0)] : alu_op = lut ; 0xE
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_LUT=0xE
# data[(25, 24)]: bit0: REG_BYPASS=0x2
# data[(27, 26)]: bit1: REG_CONST= 0x0
# data[(29, 28)]: bit2: REG_CONST= 0x0

00040103 00000006
# data[(3, 0)] : @ tile (1, 3) connect wire 6 (out_BUS1_S2_T1) to bit0

00080103 00110001
# data[(1, 0)] : @ tile (1, 3) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S0_T0
# data[(17, 16)] : @ tile (1, 3) connect wire 1 (in_BUS16_S2_T3) to out_BUS16_S1_T3
# data[(21, 20)] : @ tile (1, 3) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S2_T0

00090103 00700001
# data[(1, 0)] : @ tile (1, 3) connect wire 1 (in_BUS1_S2_T0) to out_BUS1_S0_T0
# data[(21, 20)] : @ tile (1, 3) connect wire 3 (pe_out_res_p) to out_BUS1_S2_T0
# data[(23, 22)] : @ tile (1, 3) connect wire 1 (in_BUS1_S1_T1) to out_BUS1_S2_T1

00000104 00000001
# data[(2, 0)] : @ tile (1, 4) connect wire 1 (in_0_BUS1_S2_T0) to out_0_BUS1_S0_T0

00010104 00000001
# data[(1, 0)] : @ tile (1, 4) connect wire 1 (in_0_BUS16_S2_T0) to out_0_BUS16_S0_T0

FF000105 000AF000
# data[( 5,  0)]: alu_op = add
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

00020105 00000000
# data[(3, 0)] : @ tile (1, 5) connect wire 0 (in_BUS16_S2_T0) to data0

00030105 00000001
# data[(3, 0)] : @ tile (1, 5) connect wire 1 (in_BUS16_S1_T1) to data1

00080105 00000003
# data[(1, 0)] : @ tile (1, 5) connect wire 3 (pe_out_res) to out_BUS16_S0_T0

00090105 00000400
# data[(11, 10)] : @ tile (1, 5) connect wire 1 (in_BUS1_S2_T0) to out_BUS1_S1_T0

F0000106 00000002
# data[(15, 0)] : init `data0` reg with const `2`

FF000106 0008F005
# data[( 5,  0)]: alu_op = ule
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_CONST= 0x0
# data[(19, 18)]: data1: REG_BYPASS=0x2

00030106 00000003
# data[(3, 0)] : @ tile (1, 6) connect wire 3 (in_BUS16_S1_T3) to data1

00080106 00000001
# data[(1, 0)] : @ tile (1, 6) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S0_T0
# data[(15, 14)] : @ tile (1, 6) connect wire 0 (in_BUS16_S0_T2) to out_BUS16_S1_T2

00090106 00003000
# data[(3, 2)] : @ tile (1, 6) connect wire 0 (in_BUS1_S1_T1) to out_BUS1_S0_T1
# data[(13, 12)] : @ tile (1, 6) connect wire 3 (pe_out_res_p) to out_BUS1_S1_T1

FF000107 020AF008
# data[(5, 0)] : alu_op = mux
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2
# data[(25, 24)]:  bit0: REG_BYPASS=0x2

00020107 00000005
# data[(3, 0)] : @ tile (1, 7) connect wire 5 (out_BUS16_S2_T0) to data0

00030107 00000002
# data[(3, 0)] : @ tile (1, 7) connect wire 2 (in_BUS16_S1_T2) to data1

00040107 00000001
# data[(3, 0)] : @ tile (1, 7) connect wire 1 (in_BUS1_S2_T1) to bit0

00080107 03100001
# data[(1, 0)] : @ tile (1, 7) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S0_T0
# data[(21, 20)] : @ tile (1, 7) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S2_T0
# data[(25, 24)] : @ tile (1, 7) connect wire 3 (pe_out_res) to out_BUS16_S2_T2

00010108 00000001
# data[(1, 0)] : @ tile (1, 8) connect wire 1 (in_0_BUS16_S2_T0) to out_0_BUS16_S0_T0

F1000109 00000006
# data[(15, 0)] : init `data1` reg with const `6`

FF000109 0002F04F
# data[( 5,  0)]: alu_op = ashr
# data[( 6,  6)]: unsigned=0x1
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_CONST= 0x0

00020109 00000005
# data[(3, 0)] : @ tile (1, 9) connect wire 5 (out_BUS16_S2_T0) to data0

00080109 00100C01
# data[(1, 0)] : @ tile (1, 9) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S0_T0
# data[(11, 10)] : @ tile (1, 9) connect wire 3 (pe_out_res) to out_BUS16_S1_T0
# data[(21, 20)] : @ tile (1, 9) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S2_T0

FF00010A 000AF000
# data[( 5,  0)]: alu_op = add
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

0002010A 00000005
# data[(3, 0)] : @ tile (1, 10) connect wire 5 (out_BUS16_S2_T0) to data0

0003010A 00000001
# data[(3, 0)] : @ tile (1, 10) connect wire 1 (in_BUS16_S1_T1) to data1

0008010A 00000C01
# data[(1, 0)] : @ tile (1, 10) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S0_T0
# data[(11, 10)] : @ tile (1, 10) connect wire 3 (pe_out_res) to out_BUS16_S1_T0
# data[(21, 20)] : @ tile (1, 10) connect wire 0 (in_BUS16_S0_T0) to out_BUS16_S2_T0

FF00010B 000EF000
# data[( 5,  0)]: alu_op = add
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_DELAY= 0x3

0002010B 00000000
# data[(3, 0)] : @ tile (1, 11) connect wire 0 (in_BUS16_S2_T0) to data0

0003010B 00000006
# data[(3, 0)] : @ tile (1, 11) connect wire 6 (out_BUS16_S1_T1) to data1

0008010B 00000003
# data[(1, 0)] : @ tile (1, 11) connect wire 3 (pe_out_res) to out_BUS16_S0_T0
# data[(13, 12)] : @ tile (1, 11) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S1_T1
# data[(21, 20)] : @ tile (1, 11) connect wire 0 (in_BUS16_S0_T0) to out_BUS16_S2_T0

0001010C 00000001
# data[(1, 0)] : @ tile (1, 12) connect wire 1 (in_0_BUS16_S2_T0) to out_0_BUS16_S0_T0
# data[(21, 20)] : @ tile (1, 12) connect wire 0 (in_0_BUS16_S0_T0) to out_0_BUS16_S2_T0
# data[(23, 22)] : @ tile (1, 12) connect wire 0 (in_0_BUS16_S0_T1) to out_0_BUS16_S2_T1

FF00010D 000AF000
# data[( 5,  0)]: alu_op = add
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

0002010D 00000000
# data[(3, 0)] : @ tile (1, 13) connect wire 0 (in_BUS16_S2_T0) to data0

0003010D 00000001
# data[(3, 0)] : @ tile (1, 13) connect wire 1 (in_BUS16_S1_T1) to data1

0008010D 00700000
# data[(21, 20)] : @ tile (1, 13) connect wire 3 (pe_out_res) to out_BUS16_S2_T0
# data[(23, 22)] : @ tile (1, 13) connect wire 1 (in_BUS16_S1_T1) to out_BUS16_S2_T1

FF00010E 000AF044
# data[( 5,  0)]: alu_op = smax
# data[( 6,  6)]: unsigned=0x1
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

0002010E 00000007
# data[(3, 0)] : @ tile (1, 14) connect wire 7 (out_BUS16_S2_T2) to data0

0003010E 00000001
# data[(3, 0)] : @ tile (1, 14) connect wire 1 (in_BUS16_S1_T1) to data1

0008010E 0100000C
# data[(1, 0)] : @ tile (1, 14) connect wire 0 (in_BUS16_S1_T0) to out_BUS16_S0_T0
# data[(3, 2)] : @ tile (1, 14) connect wire 3 (pe_out_res) to out_BUS16_S0_T1
# data[(25, 24)] : @ tile (1, 14) connect wire 1 (in_BUS16_S1_T2) to out_BUS16_S2_T2

FF00010F 000AF044
# data[( 5,  0)]: alu_op = smax
# data[( 6,  6)]: unsigned=0x1
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

0002010F 00000001
# data[(3, 0)] : @ tile (1, 15) connect wire 1 (in_BUS16_S2_T1) to data0

0003010F 00000001
# data[(3, 0)] : @ tile (1, 15) connect wire 1 (in_BUS16_S1_T1) to data1

0008010F 00000C01
# data[(1, 0)] : @ tile (1, 15) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S0_T0
# data[(11, 10)] : @ tile (1, 15) connect wire 3 (pe_out_res) to out_BUS16_S1_T0

00010110 00000001
# data[(1, 0)] : @ tile (1, 16) connect wire 1 (in_0_BUS16_S2_T0) to out_0_BUS16_S0_T0

F1000201 00000001
# data[(15, 0)] : init `data1` reg with const `1`

FF000201 0002F000
# data[( 5,  0)]: alu_op = add
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_CONST= 0x0

00020201 00000008
# data[(3, 0)] : @ tile (2, 1) connect wire 8 (out_BUS16_S2_T3) to data0

00080201 04000030
# data[(5, 4)] : @ tile (2, 1) connect wire 3 (pe_out_res) to out_BUS16_S0_T2
# data[(27, 26)] : @ tile (2, 1) connect wire 1 (in_BUS16_S1_T3) to out_BUS16_S2_T3

FF000202 020AF008
# data[(5, 0)] : alu_op = mux
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2
# data[(25, 24)]:  bit0: REG_BYPASS=0x2

00020202 00000007
# data[(3, 0)] : @ tile (2, 2) connect wire 7 (out_BUS16_S2_T2) to data0

00030202 00000008
# data[(3, 0)] : @ tile (2, 2) connect wire 8 (out_BUS16_S1_T3) to data1

00040202 00000005
# data[(3, 0)] : @ tile (2, 2) connect wire 5 (out_BUS1_S2_T0) to bit0

00080202 41004008
# data[(3, 2)] : @ tile (2, 2) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S0_T1
# data[(15, 14)] : @ tile (2, 2) connect wire 1 (in_BUS16_S2_T2) to out_BUS16_S1_T2
# data[(17, 16)] : @ tile (2, 2) connect wire 0 (in_BUS16_S0_T3) to out_BUS16_S1_T3
# data[(25, 24)] : @ tile (2, 2) connect wire 1 (in_BUS16_S1_T2) to out_BUS16_S2_T2
# data[(31, 30)] : @ tile (2, 2) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

01080202 00000030
# data[(37, 36)] : @ tile (2, 2) connect wire 3 (pe_out_res) to out_BUS16_S3_T3

00090202 00100000
# data[(21, 20)] : @ tile (2, 2) connect wire 1 (in_BUS1_S1_T0) to out_BUS1_S2_T0

F0000203 0000003D
# data[(15, 0)] : init `data0` reg with const `61`

FF000203 0008F004
# data[( 5,  0)]: alu_op = uge
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_CONST= 0x0
# data[(19, 18)]: data1: REG_BYPASS=0x2

00030203 00000005
# data[(3, 0)] : @ tile (2, 3) connect wire 5 (out_BUS16_S1_T0) to data1

00080203 08021000
# data[(11, 10)] : @ tile (2, 3) connect wire 0 (in_BUS16_S0_T0) to out_BUS16_S1_T0
# data[(13, 12)] : @ tile (2, 3) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S1_T1
# data[(17, 16)] : @ tile (2, 3) connect wire 2 (in_BUS16_S3_T3) to out_BUS16_S1_T3
# data[(27, 26)] : @ tile (2, 3) connect wire 2 (in_BUS16_S3_T3) to out_BUS16_S2_T3
# data[(31, 30)] : @ tile (2, 3) connect wire 0 (in_BUS16_S0_T0) to out_BUS16_S3_T0

01090203 00000003
# data[(33, 32)] : @ tile (2, 3) connect wire 3 (pe_out_res_p) to out_BUS1_S3_T1

00010204 00000000
# data[(3, 2)] : @ tile (2, 4) connect wire 0 (in_0_BUS16_S1_T1) to out_0_BUS16_S0_T1
# data[(21, 20)] : @ tile (2, 4) connect wire 0 (in_0_BUS16_S0_T0) to out_0_BUS16_S2_T0

F1000205 00000001
# data[(15, 0)] : init `data1` reg with const `1`

FF000205 0002F000
# data[( 5,  0)]: alu_op = add
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_CONST= 0x0

00020205 00000007
# data[(3, 0)] : @ tile (2, 5) connect wire 7 (out_BUS16_S2_T2) to data0

00080205 00300000
# data[(21, 20)] : @ tile (2, 5) connect wire 3 (pe_out_res) to out_BUS16_S2_T0
# data[(25, 24)] : @ tile (2, 5) connect wire 0 (in_BUS16_S0_T2) to out_BUS16_S2_T2

01080205 00000002
# data[(33, 32)] : @ tile (2, 5) connect wire 2 (in_BUS16_S2_T1) to out_BUS16_S3_T1

00090205 00000800
# data[(11, 10)] : @ tile (2, 5) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S1_T0
# data[(13, 12)] : @ tile (2, 5) connect wire 0 (in_BUS1_S0_T1) to out_BUS1_S1_T1

F0000206 00000000
# data[(15, 0)] : init `data0` reg with const `0`

FF000206 0208F008
# data[(5, 0)] : alu_op = mux
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_CONST= 0x0
# data[(19, 18)]: data1: REG_BYPASS=0x2
# data[(25, 24)]:  bit0: REG_BYPASS=0x2

00030206 00000000
# data[(3, 0)] : @ tile (2, 6) connect wire 0 (in_BUS16_S1_T0) to data1

00040206 00000005
# data[(3, 0)] : @ tile (2, 6) connect wire 5 (out_BUS1_S2_T0) to bit0

00080206 01008003
# data[(1, 0)] : @ tile (2, 6) connect wire 3 (pe_out_res) to out_BUS16_S0_T0
# data[(7, 6)] : @ tile (2, 6) connect wire 0 (in_BUS16_S1_T3) to out_BUS16_S0_T3
# data[(15, 14)] : @ tile (2, 6) connect wire 2 (in_BUS16_S3_T2) to out_BUS16_S1_T2
# data[(25, 24)] : @ tile (2, 6) connect wire 1 (in_BUS16_S1_T2) to out_BUS16_S2_T2

01080206 00000010
# data[(37, 36)] : @ tile (2, 6) connect wire 1 (in_BUS16_S1_T3) to out_BUS16_S3_T3

00090206 00900000
# data[(13, 12)] : @ tile (2, 6) connect wire 0 (in_BUS1_S0_T1) to out_BUS1_S1_T1
# data[(21, 20)] : @ tile (2, 6) connect wire 1 (in_BUS1_S1_T0) to out_BUS1_S2_T0
# data[(23, 22)] : @ tile (2, 6) connect wire 2 (in_BUS1_S3_T1) to out_BUS1_S2_T1

01090206 00000001
# data[(33, 32)] : @ tile (2, 6) connect wire 1 (in_BUS1_S1_T1) to out_BUS1_S3_T1

F0000207 00000002
# data[(15, 0)] : init `data0` reg with const `2`

FF000207 0008F005
# data[( 5,  0)]: alu_op = ule
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_CONST= 0x0
# data[(19, 18)]: data1: REG_BYPASS=0x2

00030207 00000002
# data[(3, 0)] : @ tile (2, 7) connect wire 2 (in_BUS16_S1_T2) to data1

00080207 80000040
# data[(7, 6)] : @ tile (2, 7) connect wire 1 (in_BUS16_S2_T3) to out_BUS16_S0_T3
# data[(17, 16)] : @ tile (2, 7) connect wire 0 (in_BUS16_S0_T3) to out_BUS16_S1_T3
# data[(31, 30)] : @ tile (2, 7) connect wire 2 (in_BUS16_S2_T0) to out_BUS16_S3_T0

01080207 00000004
# data[(35, 34)] : @ tile (2, 7) connect wire 1 (in_BUS16_S1_T2) to out_BUS16_S3_T2

00090207 00C00000
# data[(23, 22)] : @ tile (2, 7) connect wire 3 (pe_out_res_p) to out_BUS1_S2_T1

00010208 00000040
# data[(3, 2)] : @ tile (2, 8) connect wire 0 (in_0_BUS16_S1_T1) to out_0_BUS16_S0_T1
# data[(7, 6)] : @ tile (2, 8) connect wire 1 (in_0_BUS16_S2_T3) to out_0_BUS16_S0_T3
# data[(27, 26)] : @ tile (2, 8) connect wire 0 (in_0_BUS16_S0_T3) to out_0_BUS16_S2_T3

FF000209 000AF00B
# data[( 5,  0)]: alu_op = mul
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

00020209 00000005
# data[(3, 0)] : @ tile (2, 9) connect wire 5 (out_BUS16_S2_T0) to data0

00030209 00000006
# data[(3, 0)] : @ tile (2, 9) connect wire 6 (out_BUS16_S1_T1) to data1

00080209 00201076
# data[(1, 0)] : @ tile (2, 9) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S0_T0
# data[(3, 2)] : @ tile (2, 9) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S0_T1
# data[(5, 4)] : @ tile (2, 9) connect wire 3 (pe_out_res) to out_BUS16_S0_T2
# data[(7, 6)] : @ tile (2, 9) connect wire 1 (in_BUS16_S2_T3) to out_BUS16_S0_T3
# data[(13, 12)] : @ tile (2, 9) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S1_T1
# data[(21, 20)] : @ tile (2, 9) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S2_T0
# data[(27, 26)] : @ tile (2, 9) connect wire 0 (in_BUS16_S0_T3) to out_BUS16_S2_T3
# data[(31, 30)] : @ tile (2, 9) connect wire 0 (in_BUS16_S0_T0) to out_BUS16_S3_T0

FF00020A 000AF000
# data[( 5,  0)]: alu_op = add
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

0002020A 00000000
# data[(3, 0)] : @ tile (2, 10) connect wire 0 (in_BUS16_S2_T0) to data0

0003020A 00000006
# data[(3, 0)] : @ tile (2, 10) connect wire 6 (out_BUS16_S1_T1) to data1

0008020A 00001853
# data[(1, 0)] : @ tile (2, 10) connect wire 3 (pe_out_res) to out_BUS16_S0_T0
# data[(5, 4)] : @ tile (2, 10) connect wire 1 (in_BUS16_S2_T2) to out_BUS16_S0_T2
# data[(7, 6)] : @ tile (2, 10) connect wire 1 (in_BUS16_S2_T3) to out_BUS16_S0_T3
# data[(11, 10)] : @ tile (2, 10) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S1_T0
# data[(13, 12)] : @ tile (2, 10) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S1_T1
# data[(21, 20)] : @ tile (2, 10) connect wire 0 (in_BUS16_S0_T0) to out_BUS16_S2_T0
# data[(27, 26)] : @ tile (2, 10) connect wire 0 (in_BUS16_S0_T3) to out_BUS16_S2_T3

0108020A 00000000
# data[(33, 32)] : @ tile (2, 10) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S3_T1

F300020B 00000001
# data[(15, 0)] : init `bit0` reg with const `1`

FF00020B 000AF008
# data[(5, 0)] : alu_op = mux
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2
# data[(25, 24)]:  bit0: REG_CONST= 0x0

0002020B 00000007
# data[(3, 0)] : @ tile (2, 11) connect wire 7 (out_BUS16_S2_T2) to data0

0003020B 00000008
# data[(3, 0)] : @ tile (2, 11) connect wire 8 (out_BUS16_S1_T3) to data1

0008020B 0D510011
# data[(1, 0)] : @ tile (2, 11) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S0_T0
# data[(5, 4)] : @ tile (2, 11) connect wire 1 (in_BUS16_S2_T2) to out_BUS16_S0_T2
# data[(17, 16)] : @ tile (2, 11) connect wire 1 (in_BUS16_S2_T3) to out_BUS16_S1_T3
# data[(21, 20)] : @ tile (2, 11) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S2_T0
# data[(23, 22)] : @ tile (2, 11) connect wire 1 (in_BUS16_S1_T1) to out_BUS16_S2_T1
# data[(25, 24)] : @ tile (2, 11) connect wire 1 (in_BUS16_S1_T2) to out_BUS16_S2_T2
# data[(27, 26)] : @ tile (2, 11) connect wire 3 (pe_out_res) to out_BUS16_S2_T3

0001020C 00000011
# data[(1, 0)] : @ tile (2, 12) connect wire 1 (in_0_BUS16_S2_T0) to out_0_BUS16_S0_T0
# data[(5, 4)] : @ tile (2, 12) connect wire 1 (in_0_BUS16_S2_T2) to out_0_BUS16_S0_T2

FF00020D 000EF000
# data[( 5,  0)]: alu_op = add
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_DELAY= 0x3

0002020D 00000005
# data[(3, 0)] : @ tile (2, 13) connect wire 5 (out_BUS16_S2_T0) to data0

0003020D 00000002
# data[(3, 0)] : @ tile (2, 13) connect wire 2 (in_BUS16_S1_T2) to data1

0008020D 00104403
# data[(1, 0)] : @ tile (2, 13) connect wire 3 (pe_out_res) to out_BUS16_S0_T0
# data[(5, 4)] : @ tile (2, 13) connect wire 0 (in_BUS16_S1_T2) to out_BUS16_S0_T2
# data[(11, 10)] : @ tile (2, 13) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S1_T0
# data[(15, 14)] : @ tile (2, 13) connect wire 1 (in_BUS16_S2_T2) to out_BUS16_S1_T2
# data[(21, 20)] : @ tile (2, 13) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S2_T0

0108020D 00000001
# data[(33, 32)] : @ tile (2, 13) connect wire 1 (in_BUS16_S1_T1) to out_BUS16_S3_T1

FF00020E 000AF000
# data[( 5,  0)]: alu_op = add
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

0002020E 00000000
# data[(3, 0)] : @ tile (2, 14) connect wire 0 (in_BUS16_S2_T0) to data0

0003020E 00000007
# data[(3, 0)] : @ tile (2, 14) connect wire 7 (out_BUS16_S1_T2) to data1

0008020E 40004C00
# data[(11, 10)] : @ tile (2, 14) connect wire 3 (pe_out_res) to out_BUS16_S1_T0
# data[(13, 12)] : @ tile (2, 14) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S1_T1
# data[(15, 14)] : @ tile (2, 14) connect wire 1 (in_BUS16_S2_T2) to out_BUS16_S1_T2
# data[(31, 30)] : @ tile (2, 14) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

0108020E 00000004
# data[(33, 32)] : @ tile (2, 14) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S3_T1
# data[(35, 34)] : @ tile (2, 14) connect wire 1 (in_BUS16_S1_T2) to out_BUS16_S3_T2

FF00020F 000EF044
# data[( 5,  0)]: alu_op = smax
# data[( 6,  6)]: unsigned=0x1
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_DELAY= 0x3

0002020F 00000005
# data[(3, 0)] : @ tile (2, 15) connect wire 5 (out_BUS16_S2_T0) to data0

0003020F 00000003
# data[(3, 0)] : @ tile (2, 15) connect wire 3 (in_BUS16_S1_T3) to data1

0008020F 00503800
# data[(11, 10)] : @ tile (2, 15) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S1_T0
# data[(13, 12)] : @ tile (2, 15) connect wire 3 (pe_out_res) to out_BUS16_S1_T1
# data[(21, 20)] : @ tile (2, 15) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S2_T0
# data[(23, 22)] : @ tile (2, 15) connect wire 1 (in_BUS16_S1_T1) to out_BUS16_S2_T1

0108020F 00080001
# data[(33, 32)] : @ tile (2, 15) connect wire 1 (in_BUS16_S1_T1) to out_BUS16_S3_T1
# data[(51, 51)] : @ tile (2, 15) latch output wire out_BUS16_S2_T1

00000301 00000088
# data[(7, 0)] : lut_value = 0x88

F5000301 00000000
# data[(0, 0)] : init `bit2` reg with const `0`

FF000301 0A00E00E
# data[(5, 0)] : alu_op = lut ; 0xE
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_LUT=0xE
# data[(25, 24)]: bit0: REG_BYPASS=0x2
# data[(27, 26)]: bit1: REG_BYPASS=0x2
# data[(29, 28)]: bit2: REG_CONST= 0x0

00040301 00000006
# data[(3, 0)] : @ tile (3, 1) connect wire 6 (out_BUS1_S2_T1) to bit0

00050301 00000000
# data[(3, 0)] : @ tile (3, 1) connect wire 0 (in_BUS1_S1_T0) to bit1

00080301 00000000
# data[(1, 0)] : @ tile (3, 1) connect wire 0 (in_BUS16_S1_T0) to out_BUS16_S0_T0
# data[(17, 16)] : @ tile (3, 1) connect wire 0 (in_BUS16_S0_T3) to out_BUS16_S1_T3

01080301 00000100
# data[(37, 36)] : @ tile (3, 1) connect wire 0 (in_BUS16_S0_T3) to out_BUS16_S3_T3
# data[(40, 40)] : @ tile (3, 1) latch output wire out_BUS16_S0_T0

00090301 0000000C
# data[(3, 2)] : @ tile (3, 1) connect wire 3 (pe_out_res_p) to out_BUS1_S0_T1
# data[(23, 22)] : @ tile (3, 1) connect wire 0 (in_BUS1_S0_T1) to out_BUS1_S2_T1

FF000302 000AF000
# data[( 5,  0)]: alu_op = add
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

00020302 00000005
# data[(3, 0)] : @ tile (3, 2) connect wire 5 (out_BUS16_S2_T0) to data0

00030302 00000001
# data[(3, 0)] : @ tile (3, 2) connect wire 1 (in_BUS16_S1_T1) to data1

00080302 C0008400
# data[(11, 10)] : @ tile (3, 2) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S1_T0
# data[(15, 14)] : @ tile (3, 2) connect wire 2 (in_BUS16_S3_T2) to out_BUS16_S1_T2
# data[(21, 20)] : @ tile (3, 2) connect wire 0 (in_BUS16_S0_T0) to out_BUS16_S2_T0
# data[(27, 26)] : @ tile (3, 2) connect wire 0 (in_BUS16_S0_T3) to out_BUS16_S2_T3
# data[(31, 30)] : @ tile (3, 2) connect wire 3 (pe_out_res) to out_BUS16_S3_T0

01080302 00000004
# data[(35, 34)] : @ tile (3, 2) connect wire 1 (in_BUS16_S1_T2) to out_BUS16_S3_T2

00090302 40000004
# data[(3, 2)] : @ tile (3, 2) connect wire 1 (in_BUS1_S2_T1) to out_BUS1_S0_T1
# data[(23, 22)] : @ tile (3, 2) connect wire 0 (in_BUS1_S0_T1) to out_BUS1_S2_T1
# data[(31, 30)] : @ tile (3, 2) connect wire 1 (in_BUS1_S1_T0) to out_BUS1_S3_T0

FF000303 020AF008
# data[(5, 0)] : alu_op = mux
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2
# data[(25, 24)]:  bit0: REG_BYPASS=0x2

00020303 00000006
# data[(3, 0)] : @ tile (3, 3) connect wire 6 (out_BUS16_S2_T1) to data0

00030303 00000002
# data[(3, 0)] : @ tile (3, 3) connect wire 2 (in_BUS16_S1_T2) to data1

00040303 00000005
# data[(3, 0)] : @ tile (3, 3) connect wire 5 (out_BUS1_S2_T0) to bit0

00080303 08800030
# data[(5, 4)] : @ tile (3, 3) connect wire 3 (pe_out_res) to out_BUS16_S0_T2
# data[(21, 20)] : @ tile (3, 3) connect wire 0 (in_BUS16_S0_T0) to out_BUS16_S2_T0
# data[(23, 22)] : @ tile (3, 3) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S2_T1
# data[(27, 26)] : @ tile (3, 3) connect wire 2 (in_BUS16_S3_T3) to out_BUS16_S2_T3

00090303 00000004
# data[(3, 2)] : @ tile (3, 3) connect wire 1 (in_BUS1_S2_T1) to out_BUS1_S0_T1
# data[(21, 20)] : @ tile (3, 3) connect wire 0 (in_BUS1_S0_T0) to out_BUS1_S2_T0
# data[(23, 22)] : @ tile (3, 3) connect wire 0 (in_BUS1_S0_T1) to out_BUS1_S2_T1

00000304 00040008
# data[(5, 3)] : @ tile (3, 4) connect wire 1 (in_0_BUS1_S2_T1) to out_0_BUS1_S0_T1
# data[(20, 18)] : @ tile (3, 4) connect wire 1 (in_0_BUS1_S2_T1) to out_0_BUS1_S1_T1
# data[(32, 30)] : @ tile (3, 4) connect wire 0 (in_0_BUS1_S0_T0) to out_0_BUS1_S2_T0

01000304 00000000
# data[(32, 30)] : @ tile (3, 4) connect wire 0 (in_0_BUS1_S0_T0) to out_0_BUS1_S2_T0
# data[(35, 33)] : @ tile (3, 4) connect wire 0 (in_0_BUS1_S0_T1) to out_0_BUS1_S2_T1

00010304 00004000
# data[(15, 14)] : @ tile (3, 4) connect wire 1 (in_0_BUS16_S2_T2) to out_0_BUS16_S1_T2
# data[(21, 20)] : @ tile (3, 4) connect wire 0 (in_0_BUS16_S0_T0) to out_0_BUS16_S2_T0

01010304 00000001
# data[(33, 32)] : @ tile (3, 4) connect wire 1 (in_0_BUS16_S1_T1) to out_0_BUS16_S3_T1

00000305 00000088
# data[(7, 0)] : lut_value = 0x88

F3000305 00000001
# data[(0, 0)] : init `bit0` reg with const `1`

F5000305 00000000
# data[(0, 0)] : init `bit2` reg with const `0`

FF000305 0800E00E
# data[(5, 0)] : alu_op = lut ; 0xE
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_LUT=0xE
# data[(25, 24)]: bit0: REG_CONST= 0x0
# data[(27, 26)]: bit1: REG_BYPASS=0x2
# data[(29, 28)]: bit2: REG_CONST= 0x0

00050305 00000006
# data[(3, 0)] : @ tile (3, 5) connect wire 6 (out_BUS1_S1_T1) to bit1

00080305 00000000
# data[(21, 20)] : @ tile (3, 5) connect wire 0 (in_BUS16_S0_T0) to out_BUS16_S2_T0

00090305 00C02806
# data[(1, 0)] : @ tile (3, 5) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S0_T0
# data[(3, 2)] : @ tile (3, 5) connect wire 1 (in_BUS1_S2_T1) to out_BUS1_S0_T1
# data[(11, 10)] : @ tile (3, 5) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S1_T0
# data[(13, 12)] : @ tile (3, 5) connect wire 2 (in_BUS1_S3_T1) to out_BUS1_S1_T1
# data[(21, 20)] : @ tile (3, 5) connect wire 0 (in_BUS1_S0_T0) to out_BUS1_S2_T0
# data[(23, 22)] : @ tile (3, 5) connect wire 3 (pe_out_res_p) to out_BUS1_S2_T1

00000306 000000EE
# data[(7, 0)] : lut_value = 0xEE

F5000306 00000000
# data[(0, 0)] : init `bit2` reg with const `0`

FF000306 0A00E00E
# data[(5, 0)] : alu_op = lut ; 0xE
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_LUT=0xE
# data[(25, 24)]: bit0: REG_BYPASS=0x2
# data[(27, 26)]: bit1: REG_BYPASS=0x2
# data[(29, 28)]: bit2: REG_CONST= 0x0

00040306 00000005
# data[(3, 0)] : @ tile (3, 6) connect wire 5 (out_BUS1_S2_T0) to bit0

00050306 00000005
# data[(3, 0)] : @ tile (3, 6) connect wire 5 (out_BUS1_S1_T0) to bit1

00080306 40008000
# data[(15, 14)] : @ tile (3, 6) connect wire 2 (in_BUS16_S3_T2) to out_BUS16_S1_T2
# data[(21, 20)] : @ tile (3, 6) connect wire 0 (in_BUS16_S0_T0) to out_BUS16_S2_T0
# data[(31, 30)] : @ tile (3, 6) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

01080306 00000014
# data[(35, 34)] : @ tile (3, 6) connect wire 1 (in_BUS16_S1_T2) to out_BUS16_S3_T2
# data[(37, 36)] : @ tile (3, 6) connect wire 1 (in_BUS16_S1_T3) to out_BUS16_S3_T3

00090306 C0002401
# data[(1, 0)] : @ tile (3, 6) connect wire 1 (in_BUS1_S2_T0) to out_BUS1_S0_T0
# data[(11, 10)] : @ tile (3, 6) connect wire 1 (in_BUS1_S2_T0) to out_BUS1_S1_T0
# data[(13, 12)] : @ tile (3, 6) connect wire 2 (in_BUS1_S3_T1) to out_BUS1_S1_T1
# data[(21, 20)] : @ tile (3, 6) connect wire 0 (in_BUS1_S0_T0) to out_BUS1_S2_T0
# data[(31, 30)] : @ tile (3, 6) connect wire 3 (pe_out_res_p) to out_BUS1_S3_T0

01090306 00000002
# data[(33, 32)] : @ tile (3, 6) connect wire 2 (in_BUS1_S2_T1) to out_BUS1_S3_T1

00000307 00000055
# data[(7, 0)] : lut_value = 0x55

F4000307 00000000
# data[(0, 0)] : init `bit1` reg with const `0`

F5000307 00000000
# data[(0, 0)] : init `bit2` reg with const `0`

FF000307 0200E00E
# data[(5, 0)] : alu_op = lut ; 0xE
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_LUT=0xE
# data[(25, 24)]: bit0: REG_BYPASS=0x2
# data[(27, 26)]: bit1: REG_CONST= 0x0
# data[(29, 28)]: bit2: REG_CONST= 0x0

00040307 00000006
# data[(3, 0)] : @ tile (3, 7) connect wire 6 (out_BUS1_S2_T1) to bit0

00080307 00120000
# data[(17, 16)] : @ tile (3, 7) connect wire 2 (in_BUS16_S3_T3) to out_BUS16_S1_T3
# data[(21, 20)] : @ tile (3, 7) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S2_T0

01080307 00000004
# data[(35, 34)] : @ tile (3, 7) connect wire 1 (in_BUS16_S1_T2) to out_BUS16_S3_T2

00090307 00700001
# data[(1, 0)] : @ tile (3, 7) connect wire 1 (in_BUS1_S2_T0) to out_BUS1_S0_T0
# data[(21, 20)] : @ tile (3, 7) connect wire 3 (pe_out_res_p) to out_BUS1_S2_T0
# data[(23, 22)] : @ tile (3, 7) connect wire 1 (in_BUS1_S1_T1) to out_BUS1_S2_T1

00000308 00008000
# data[(17, 15)] : @ tile (3, 8) connect wire 1 (in_0_BUS1_S2_T0) to out_0_BUS1_S1_T0

01010308 00000001
# data[(33, 32)] : @ tile (3, 8) connect wire 1 (in_0_BUS16_S1_T1) to out_0_BUS16_S3_T1

F0000309 00000000
# data[(15, 0)] : init `data0` reg with const `0`

FF000309 0208F008
# data[(5, 0)] : alu_op = mux
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_CONST= 0x0
# data[(19, 18)]: data1: REG_BYPASS=0x2
# data[(25, 24)]:  bit0: REG_BYPASS=0x2

00030309 00000005
# data[(3, 0)] : @ tile (3, 9) connect wire 5 (out_BUS16_S1_T0) to data1

00040309 00000005
# data[(3, 0)] : @ tile (3, 9) connect wire 5 (out_BUS1_S2_T0) to bit0

00080309 00003000
# data[(1, 0)] : @ tile (3, 9) connect wire 0 (in_BUS16_S1_T0) to out_BUS16_S0_T0
# data[(11, 10)] : @ tile (3, 9) connect wire 0 (in_BUS16_S0_T0) to out_BUS16_S1_T0
# data[(13, 12)] : @ tile (3, 9) connect wire 3 (pe_out_res) to out_BUS16_S1_T1

00090309 00100000
# data[(21, 20)] : @ tile (3, 9) connect wire 1 (in_BUS1_S1_T0) to out_BUS1_S2_T0

F100030A 00000001
# data[(15, 0)] : init `data1` reg with const `1`

FF00030A 0002F000
# data[( 5,  0)]: alu_op = add
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_CONST= 0x0

0002030A 00000008
# data[(3, 0)] : @ tile (3, 10) connect wire 8 (out_BUS16_S2_T3) to data0

0008030A 04300801
# data[(1, 0)] : @ tile (3, 10) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S0_T0
# data[(3, 2)] : @ tile (3, 10) connect wire 0 (in_BUS16_S1_T1) to out_BUS16_S0_T1
# data[(5, 4)] : @ tile (3, 10) connect wire 0 (in_BUS16_S1_T2) to out_BUS16_S0_T2
# data[(11, 10)] : @ tile (3, 10) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S1_T0
# data[(21, 20)] : @ tile (3, 10) connect wire 3 (pe_out_res) to out_BUS16_S2_T0
# data[(27, 26)] : @ tile (3, 10) connect wire 1 (in_BUS16_S1_T3) to out_BUS16_S2_T3

F100030B 00000007
# data[(15, 0)] : init `data1` reg with const `7`

FF00030B 0002F04F
# data[( 5,  0)]: alu_op = ashr
# data[( 6,  6)]: unsigned=0x1
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_CONST= 0x0

0002030B 00000001
# data[(3, 0)] : @ tile (3, 11) connect wire 1 (in_BUS16_S2_T1) to data0

0008030B 4000300D
# data[(1, 0)] : @ tile (3, 11) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S0_T0
# data[(3, 2)] : @ tile (3, 11) connect wire 3 (pe_out_res) to out_BUS16_S0_T1
# data[(13, 12)] : @ tile (3, 11) connect wire 3 (pe_out_res) to out_BUS16_S1_T1
# data[(31, 30)] : @ tile (3, 11) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

0108030B 0000000B
# data[(33, 32)] : @ tile (3, 11) connect wire 3 (pe_out_res) to out_BUS16_S3_T1
# data[(35, 34)] : @ tile (3, 11) connect wire 2 (in_BUS16_S2_T2) to out_BUS16_S3_T2

0000030C 40018000
# data[(17, 15)] : @ tile (3, 12) connect wire 3 (valid) to out_0_BUS1_S1_T0
# data[(32, 30)] : @ tile (3, 12) connect wire 1 (in_0_BUS1_S1_T0) to out_0_BUS1_S2_T0

0100030C 00000000
# data[(32, 30)] : @ tile (3, 12) connect wire 1 (in_0_BUS1_S1_T0) to out_0_BUS1_S2_T0

0001030C 00430005
# data[(1, 0)] : @ tile (3, 12) connect wire 1 (in_0_BUS16_S2_T0) to out_0_BUS16_S0_T0
# data[(3, 2)] : @ tile (3, 12) connect wire 1 (in_0_BUS16_S2_T1) to out_0_BUS16_S0_T1
# data[(17, 16)] : @ tile (3, 12) connect wire 3 (rdata) to out_0_BUS16_S1_T3
# data[(23, 22)] : @ tile (3, 12) connect wire 1 (in_0_BUS16_S1_T1) to out_0_BUS16_S2_T1

0002030C 000001E4
# data[(1, 0)] : mode = linebuffer
# data[(2, 2)] : tile_en = 1
# data[(15, 3)] : fifo_depth = 60
# data[(18, 16)] : almost_full_count = 0
# data[(19, 19)] : chain_enable = 0

0009030C 00000006
# data[(3, 0)] : @ tile (3, 12) connect wire 6 (out_0_BUS16_S2_T1) to wdata

000C030C 00000005
# data[(3, 0)] : @ tile (3, 12) connect wire 5 (out_0_BUS1_S2_T0) to wen

FF00030D 000AF00B
# data[( 5,  0)]: alu_op = mul
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

0002030D 00000005
# data[(3, 0)] : @ tile (3, 13) connect wire 5 (out_BUS16_S2_T0) to data0

0003030D 00000005
# data[(3, 0)] : @ tile (3, 13) connect wire 5 (out_BUS16_S1_T0) to data1

0008030D 8020B800
# data[(7, 6)] : @ tile (3, 13) connect wire 0 (in_BUS16_S1_T3) to out_BUS16_S0_T3
# data[(11, 10)] : @ tile (3, 13) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S1_T0
# data[(13, 12)] : @ tile (3, 13) connect wire 3 (pe_out_res) to out_BUS16_S1_T1
# data[(15, 14)] : @ tile (3, 13) connect wire 2 (in_BUS16_S3_T2) to out_BUS16_S1_T2
# data[(21, 20)] : @ tile (3, 13) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S2_T0
# data[(31, 30)] : @ tile (3, 13) connect wire 2 (in_BUS16_S2_T0) to out_BUS16_S3_T0

0108030D 01000006
# data[(33, 32)] : @ tile (3, 13) connect wire 2 (in_BUS16_S2_T1) to out_BUS16_S3_T1
# data[(35, 34)] : @ tile (3, 13) connect wire 1 (in_BUS16_S1_T2) to out_BUS16_S3_T2
# data[(56, 56)] : @ tile (3, 13) latch output wire out_BUS16_S3_T1

FF00030E 000EF044
# data[( 5,  0)]: alu_op = smax
# data[( 6,  6)]: unsigned=0x1
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_DELAY= 0x3

0002030E 00000007
# data[(3, 0)] : @ tile (3, 14) connect wire 7 (out_BUS16_S2_T2) to data0

0003030E 00000006
# data[(3, 0)] : @ tile (3, 14) connect wire 6 (out_BUS16_S1_T1) to data1

0008030E 40012800
# data[(7, 6)] : @ tile (3, 14) connect wire 0 (in_BUS16_S1_T3) to out_BUS16_S0_T3
# data[(11, 10)] : @ tile (3, 14) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S1_T0
# data[(13, 12)] : @ tile (3, 14) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S1_T1
# data[(17, 16)] : @ tile (3, 14) connect wire 1 (in_BUS16_S2_T3) to out_BUS16_S1_T3
# data[(25, 24)] : @ tile (3, 14) connect wire 0 (in_BUS16_S0_T2) to out_BUS16_S2_T2
# data[(31, 30)] : @ tile (3, 14) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

0108030E 0000000C
# data[(35, 34)] : @ tile (3, 14) connect wire 3 (pe_out_res) to out_BUS16_S3_T2

FF00030F 000AF044
# data[( 5,  0)]: alu_op = sge
# data[( 6,  6)]: unsigned=0x1
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

0002030F 00000005
# data[(3, 0)] : @ tile (3, 15) connect wire 5 (out_BUS16_S2_T0) to data0

0003030F 00000008
# data[(3, 0)] : @ tile (3, 15) connect wire 8 (out_BUS16_S1_T3) to data1

0008030F 41212000
# data[(13, 12)] : @ tile (3, 15) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S1_T1
# data[(17, 16)] : @ tile (3, 15) connect wire 1 (in_BUS16_S2_T3) to out_BUS16_S1_T3
# data[(21, 20)] : @ tile (3, 15) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S2_T0
# data[(25, 24)] : @ tile (3, 15) connect wire 1 (in_BUS16_S1_T2) to out_BUS16_S2_T2
# data[(31, 30)] : @ tile (3, 15) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

0108030F 00000021
# data[(33, 32)] : @ tile (3, 15) connect wire 1 (in_BUS16_S1_T1) to out_BUS16_S3_T1
# data[(37, 36)] : @ tile (3, 15) connect wire 2 (in_BUS16_S2_T3) to out_BUS16_S3_T3

0009030F 00000C00
# data[(11, 10)] : @ tile (3, 15) connect wire 3 (pe_out_res_p) to out_BUS1_S1_T0

F0000401 00000002
# data[(15, 0)] : init `data0` reg with const `2`

FF000401 0008F005
# data[( 5,  0)]: alu_op = ule
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_CONST= 0x0
# data[(19, 18)]: data1: REG_BYPASS=0x2

00030401 00000008
# data[(3, 0)] : @ tile (4, 1) connect wire 8 (out_BUS16_S1_T3) to data1

00080401 00020000
# data[(3, 2)] : @ tile (4, 1) connect wire 0 (in_BUS16_S1_T1) to out_BUS16_S0_T1
# data[(17, 16)] : @ tile (4, 1) connect wire 2 (in_BUS16_S3_T3) to out_BUS16_S1_T3
# data[(31, 30)] : @ tile (4, 1) connect wire 0 (in_BUS16_S0_T0) to out_BUS16_S3_T0

00090401 C0000000
# data[(31, 30)] : @ tile (4, 1) connect wire 3 (pe_out_res_p) to out_BUS1_S3_T0

F0000402 00000000
# data[(15, 0)] : init `data0` reg with const `0`

FF000402 0208F008
# data[(5, 0)] : alu_op = mux
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_CONST= 0x0
# data[(19, 18)]: data1: REG_BYPASS=0x2
# data[(25, 24)]:  bit0: REG_BYPASS=0x2

00030402 00000007
# data[(3, 0)] : @ tile (4, 2) connect wire 7 (out_BUS16_S1_T2) to data1

00040402 00000005
# data[(3, 0)] : @ tile (4, 2) connect wire 5 (out_BUS1_S2_T0) to bit0

00080402 00108804
# data[(3, 2)] : @ tile (4, 2) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S0_T1
# data[(11, 10)] : @ tile (4, 2) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S1_T0
# data[(15, 14)] : @ tile (4, 2) connect wire 2 (in_BUS16_S3_T2) to out_BUS16_S1_T2
# data[(21, 20)] : @ tile (4, 2) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S2_T0

01080402 0000000E
# data[(33, 32)] : @ tile (4, 2) connect wire 2 (in_BUS16_S2_T1) to out_BUS16_S3_T1
# data[(35, 34)] : @ tile (4, 2) connect wire 3 (pe_out_res) to out_BUS16_S3_T2

00090402 00100000
# data[(21, 20)] : @ tile (4, 2) connect wire 1 (in_BUS1_S1_T0) to out_BUS1_S2_T0
# data[(31, 30)] : @ tile (4, 2) connect wire 0 (in_BUS1_S0_T0) to out_BUS1_S3_T0

F0000403 00000002
# data[(15, 0)] : init `data0` reg with const `2`

FF000403 0008F005
# data[( 5,  0)]: alu_op = ule
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_CONST= 0x0
# data[(19, 18)]: data1: REG_BYPASS=0x2

00030403 00000007
# data[(3, 0)] : @ tile (4, 3) connect wire 7 (out_BUS16_S1_T2) to data1

00080403 00000004
# data[(3, 2)] : @ tile (4, 3) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S0_T1
# data[(15, 14)] : @ tile (4, 3) connect wire 0 (in_BUS16_S0_T2) to out_BUS16_S1_T2

01080403 00000000
# data[(35, 34)] : @ tile (4, 3) connect wire 0 (in_BUS16_S0_T2) to out_BUS16_S3_T2

00090403 00003000
# data[(13, 12)] : @ tile (4, 3) connect wire 3 (pe_out_res_p) to out_BUS1_S1_T1
# data[(21, 20)] : @ tile (4, 3) connect wire 0 (in_BUS1_S0_T0) to out_BUS1_S2_T0

00000404 00080010
# data[(5, 3)] : @ tile (4, 4) connect wire 2 (in_0_BUS1_S3_T1) to out_0_BUS1_S0_T1
# data[(20, 18)] : @ tile (4, 4) connect wire 2 (in_0_BUS1_S3_T1) to out_0_BUS1_S1_T1
# data[(32, 30)] : @ tile (4, 4) connect wire 0 (in_0_BUS1_S0_T0) to out_0_BUS1_S2_T0

01000404 00000000
# data[(32, 30)] : @ tile (4, 4) connect wire 0 (in_0_BUS1_S0_T0) to out_0_BUS1_S2_T0

00010404 01000024
# data[(3, 2)] : @ tile (4, 4) connect wire 1 (in_0_BUS16_S2_T1) to out_0_BUS16_S0_T1
# data[(5, 4)] : @ tile (4, 4) connect wire 2 (in_0_BUS16_S3_T2) to out_0_BUS16_S0_T2
# data[(25, 24)] : @ tile (4, 4) connect wire 1 (in_0_BUS16_S1_T2) to out_0_BUS16_S2_T2

01010404 00000001
# data[(33, 32)] : @ tile (4, 4) connect wire 1 (in_0_BUS16_S1_T1) to out_0_BUS16_S3_T1

00000405 00000088
# data[(7, 0)] : lut_value = 0x88

F5000405 00000000
# data[(0, 0)] : init `bit2` reg with const `0`

FF000405 0A00E00E
# data[(5, 0)] : alu_op = lut ; 0xE
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_LUT=0xE
# data[(25, 24)]: bit0: REG_BYPASS=0x2
# data[(27, 26)]: bit1: REG_BYPASS=0x2
# data[(29, 28)]: bit2: REG_CONST= 0x0

00040405 00000001
# data[(3, 0)] : @ tile (4, 5) connect wire 1 (in_BUS1_S2_T1) to bit0

00050405 00000006
# data[(3, 0)] : @ tile (4, 5) connect wire 6 (out_BUS1_S1_T1) to bit1

00080405 00004004
# data[(3, 2)] : @ tile (4, 5) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S0_T1
# data[(15, 14)] : @ tile (4, 5) connect wire 1 (in_BUS16_S2_T2) to out_BUS16_S1_T2

01080405 00008000
# data[(47, 47)] : @ tile (4, 5) latch output wire out_BUS16_S1_T2

00090405 0000C800
# data[(11, 10)] : @ tile (4, 5) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S1_T0
# data[(13, 12)] : @ tile (4, 5) connect wire 0 (in_BUS1_S0_T1) to out_BUS1_S1_T1
# data[(15, 14)] : @ tile (4, 5) connect wire 3 (pe_out_res_p) to out_BUS1_S1_T2
# data[(21, 20)] : @ tile (4, 5) connect wire 0 (in_BUS1_S0_T0) to out_BUS1_S2_T0

F1000406 00000001
# data[(15, 0)] : init `data1` reg with const `1`

FF000406 0002F000
# data[( 5,  0)]: alu_op = add
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_CONST= 0x0

00020406 00000008
# data[(3, 0)] : @ tile (4, 6) connect wire 8 (out_BUS16_S2_T3) to data0

00080406 40008304
# data[(3, 2)] : @ tile (4, 6) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S0_T1
# data[(9, 8)] : @ tile (4, 6) connect wire 3 (pe_out_res) to out_BUS16_S0_T4
# data[(15, 14)] : @ tile (4, 6) connect wire 2 (in_BUS16_S3_T2) to out_BUS16_S1_T2
# data[(27, 26)] : @ tile (4, 6) connect wire 0 (in_BUS16_S0_T3) to out_BUS16_S2_T3
# data[(31, 30)] : @ tile (4, 6) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

01080406 00008004
# data[(35, 34)] : @ tile (4, 6) connect wire 1 (in_BUS16_S1_T2) to out_BUS16_S3_T2
# data[(37, 36)] : @ tile (4, 6) connect wire 0 (in_BUS16_S0_T3) to out_BUS16_S3_T3
# data[(47, 47)] : @ tile (4, 6) latch output wire out_BUS16_S1_T2

00090406 00800000
# data[(3, 2)] : @ tile (4, 6) connect wire 0 (in_BUS1_S1_T1) to out_BUS1_S0_T1
# data[(21, 20)] : @ tile (4, 6) connect wire 0 (in_BUS1_S0_T0) to out_BUS1_S2_T0
# data[(23, 22)] : @ tile (4, 6) connect wire 2 (in_BUS1_S3_T1) to out_BUS1_S2_T1

FF000407 000EF000
# data[( 5,  0)]: alu_op = add
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_DELAY= 0x3

00020407 00000005
# data[(3, 0)] : @ tile (4, 7) connect wire 5 (out_BUS16_S2_T0) to data0

00030407 00000006
# data[(3, 0)] : @ tile (4, 7) connect wire 6 (out_BUS16_S1_T1) to data1

00080407 C8101100
# data[(9, 8)] : @ tile (4, 7) connect wire 1 (in_BUS16_S2_T4) to out_BUS16_S0_T4
# data[(13, 12)] : @ tile (4, 7) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S1_T1
# data[(21, 20)] : @ tile (4, 7) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S2_T0
# data[(27, 26)] : @ tile (4, 7) connect wire 2 (in_BUS16_S3_T3) to out_BUS16_S2_T3
# data[(31, 30)] : @ tile (4, 7) connect wire 3 (pe_out_res) to out_BUS16_S3_T0

01080407 00200004
# data[(35, 34)] : @ tile (4, 7) connect wire 1 (in_BUS16_S1_T2) to out_BUS16_S3_T2
# data[(53, 53)] : @ tile (4, 7) latch output wire out_BUS16_S2_T3

00090407 00000000
# data[(21, 20)] : @ tile (4, 7) connect wire 0 (in_BUS1_S0_T0) to out_BUS1_S2_T0

01090407 00000002
# data[(33, 32)] : @ tile (4, 7) connect wire 2 (in_BUS1_S2_T1) to out_BUS1_S3_T1

00000408 00000002
# data[(2, 0)] : @ tile (4, 8) connect wire 2 (in_0_BUS1_S3_T0) to out_0_BUS1_S0_T0
# data[(32, 30)] : @ tile (4, 8) connect wire 0 (in_0_BUS1_S0_T0) to out_0_BUS1_S2_T0

01000408 00000000
# data[(32, 30)] : @ tile (4, 8) connect wire 0 (in_0_BUS1_S0_T0) to out_0_BUS1_S2_T0

00010408 00000100
# data[(1, 0)] : @ tile (4, 8) connect wire 0 (in_0_BUS16_S1_T0) to out_0_BUS16_S0_T0
# data[(9, 8)] : @ tile (4, 8) connect wire 1 (in_0_BUS16_S2_T4) to out_0_BUS16_S0_T4

01010408 00000001
# data[(33, 32)] : @ tile (4, 8) connect wire 1 (in_0_BUS16_S1_T1) to out_0_BUS16_S3_T1

00000409 000000EE
# data[(7, 0)] : lut_value = 0xEE

F5000409 00000000
# data[(0, 0)] : init `bit2` reg with const `0`

FF000409 0A00E00E
# data[(5, 0)] : alu_op = lut ; 0xE
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_LUT=0xE
# data[(25, 24)]: bit0: REG_BYPASS=0x2
# data[(27, 26)]: bit1: REG_BYPASS=0x2
# data[(29, 28)]: bit2: REG_CONST= 0x0

00040409 00000005
# data[(3, 0)] : @ tile (4, 9) connect wire 5 (out_BUS1_S2_T0) to bit0

00050409 00000005
# data[(3, 0)] : @ tile (4, 9) connect wire 5 (out_BUS1_S1_T0) to bit1

00080409 40040809
# data[(1, 0)] : @ tile (4, 9) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S0_T0
# data[(3, 2)] : @ tile (4, 9) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S0_T1
# data[(7, 6)] : @ tile (4, 9) connect wire 0 (in_BUS16_S1_T3) to out_BUS16_S0_T3
# data[(11, 10)] : @ tile (4, 9) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S1_T0
# data[(19, 18)] : @ tile (4, 9) connect wire 1 (in_BUS16_S2_T4) to out_BUS16_S1_T4
# data[(31, 30)] : @ tile (4, 9) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

00090409 0010040D
# data[(1, 0)] : @ tile (4, 9) connect wire 1 (in_BUS1_S2_T0) to out_BUS1_S0_T0
# data[(3, 2)] : @ tile (4, 9) connect wire 3 (pe_out_res_p) to out_BUS1_S0_T1
# data[(11, 10)] : @ tile (4, 9) connect wire 1 (in_BUS1_S2_T0) to out_BUS1_S1_T0
# data[(21, 20)] : @ tile (4, 9) connect wire 1 (in_BUS1_S1_T0) to out_BUS1_S2_T0
# data[(31, 30)] : @ tile (4, 9) connect wire 0 (in_BUS1_S0_T0) to out_BUS1_S3_T0

F100040A 00000007
# data[(15, 0)] : init `data1` reg with const `7`

FF00040A 0002F04F
# data[( 5,  0)]: alu_op = ashr
# data[( 6,  6)]: unsigned=0x1
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_CONST= 0x0

0002040A 00000005
# data[(3, 0)] : @ tile (4, 10) connect wire 5 (out_BUS16_S2_T0) to data0

0008040A 0000D801
# data[(1, 0)] : @ tile (4, 10) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S0_T0
# data[(11, 10)] : @ tile (4, 10) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S1_T0
# data[(13, 12)] : @ tile (4, 10) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S1_T1
# data[(15, 14)] : @ tile (4, 10) connect wire 3 (pe_out_res) to out_BUS16_S1_T2
# data[(21, 20)] : @ tile (4, 10) connect wire 0 (in_BUS16_S0_T0) to out_BUS16_S2_T0

0108040A 00000025
# data[(33, 32)] : @ tile (4, 10) connect wire 1 (in_BUS16_S1_T1) to out_BUS16_S3_T1
# data[(35, 34)] : @ tile (4, 10) connect wire 1 (in_BUS16_S1_T2) to out_BUS16_S3_T2
# data[(37, 36)] : @ tile (4, 10) connect wire 2 (in_BUS16_S2_T3) to out_BUS16_S3_T3

0009040A 00001001
# data[(1, 0)] : @ tile (4, 10) connect wire 1 (in_BUS1_S2_T0) to out_BUS1_S0_T0
# data[(13, 12)] : @ tile (4, 10) connect wire 1 (in_BUS1_S2_T1) to out_BUS1_S1_T1
# data[(21, 20)] : @ tile (4, 10) connect wire 0 (in_BUS1_S0_T0) to out_BUS1_S2_T0

FF00040B 000AF00B
# data[( 5,  0)]: alu_op = mul
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

0002040B 00000000
# data[(3, 0)] : @ tile (4, 11) connect wire 0 (in_BUS16_S2_T0) to data0

0003040B 00000005
# data[(3, 0)] : @ tile (4, 11) connect wire 5 (out_BUS16_S1_T0) to data1

0008040B 40302400
# data[(11, 10)] : @ tile (4, 11) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S1_T0
# data[(13, 12)] : @ tile (4, 11) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S1_T1
# data[(21, 20)] : @ tile (4, 11) connect wire 3 (pe_out_res) to out_BUS16_S2_T0
# data[(31, 30)] : @ tile (4, 11) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

0009040B 00100001
# data[(1, 0)] : @ tile (4, 11) connect wire 1 (in_BUS1_S2_T0) to out_BUS1_S0_T0
# data[(21, 20)] : @ tile (4, 11) connect wire 1 (in_BUS1_S1_T0) to out_BUS1_S2_T0

0000040C 00010001
# data[(2, 0)] : @ tile (4, 12) connect wire 1 (in_0_BUS1_S2_T0) to out_0_BUS1_S0_T0
# data[(17, 15)] : @ tile (4, 12) connect wire 2 (in_0_BUS1_S3_T0) to out_0_BUS1_S1_T0

0100040C 00002000
# data[(47, 45)] : @ tile (4, 12) connect wire 1 (in_0_BUS1_S1_T0) to out_0_BUS1_S3_T0

0001040C 00020080
# data[(7, 6)] : @ tile (4, 12) connect wire 2 (in_0_BUS16_S3_T3) to out_0_BUS16_S0_T3
# data[(17, 16)] : @ tile (4, 12) connect wire 2 (in_0_BUS16_S3_T3) to out_0_BUS16_S1_T3

0101040C 00000000
# data[(33, 32)] : @ tile (4, 12) connect wire 0 (in_0_BUS16_S0_T1) to out_0_BUS16_S3_T1

0000040D 000000EE
# data[(7, 0)] : lut_value = 0xEE

F500040D 00000000
# data[(0, 0)] : init `bit2` reg with const `0`

FF00040D 0A00E00E
# data[(5, 0)] : alu_op = lut ; 0xE
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_LUT=0xE
# data[(25, 24)]: bit0: REG_BYPASS=0x2
# data[(27, 26)]: bit1: REG_BYPASS=0x2
# data[(29, 28)]: bit2: REG_CONST= 0x0

0004040D 00000005
# data[(3, 0)] : @ tile (4, 13) connect wire 5 (out_BUS1_S2_T0) to bit0

0005040D 00000005
# data[(3, 0)] : @ tile (4, 13) connect wire 5 (out_BUS1_S1_T0) to bit1

0008040D 00008008
# data[(3, 2)] : @ tile (4, 13) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S0_T1
# data[(15, 14)] : @ tile (4, 13) connect wire 2 (in_BUS16_S3_T2) to out_BUS16_S1_T2
# data[(23, 22)] : @ tile (4, 13) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S2_T1

0108040D 00000024
# data[(35, 34)] : @ tile (4, 13) connect wire 1 (in_BUS16_S1_T2) to out_BUS16_S3_T2
# data[(37, 36)] : @ tile (4, 13) connect wire 2 (in_BUS16_S2_T3) to out_BUS16_S3_T3

0009040D 00003400
# data[(11, 10)] : @ tile (4, 13) connect wire 1 (in_BUS1_S2_T0) to out_BUS1_S1_T0
# data[(13, 12)] : @ tile (4, 13) connect wire 3 (pe_out_res_p) to out_BUS1_S1_T1
# data[(21, 20)] : @ tile (4, 13) connect wire 0 (in_BUS1_S0_T0) to out_BUS1_S2_T0

F100040E 00000000
# data[(15, 0)] : init `data1` reg with const `0`

FF00040E 0202F008
# data[(5, 0)] : alu_op = mux
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_CONST= 0x0
# data[(25, 24)]:  bit0: REG_BYPASS=0x2

0002040E 00000008
# data[(3, 0)] : @ tile (4, 14) connect wire 8 (out_BUS16_S2_T3) to data0

0004040E 00000006
# data[(3, 0)] : @ tile (4, 14) connect wire 6 (out_BUS1_S2_T1) to bit0

0008040E C4401880
# data[(3, 2)] : @ tile (4, 14) connect wire 0 (in_BUS16_S1_T1) to out_BUS16_S0_T1
# data[(7, 6)] : @ tile (4, 14) connect wire 2 (in_BUS16_S3_T3) to out_BUS16_S0_T3
# data[(11, 10)] : @ tile (4, 14) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S1_T0
# data[(13, 12)] : @ tile (4, 14) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S1_T1
# data[(23, 22)] : @ tile (4, 14) connect wire 1 (in_BUS16_S1_T1) to out_BUS16_S2_T1
# data[(27, 26)] : @ tile (4, 14) connect wire 1 (in_BUS16_S1_T3) to out_BUS16_S2_T3
# data[(31, 30)] : @ tile (4, 14) connect wire 3 (pe_out_res) to out_BUS16_S3_T0

0108040E 00000010
# data[(37, 36)] : @ tile (4, 14) connect wire 1 (in_BUS16_S1_T3) to out_BUS16_S3_T3

0009040E 00100000
# data[(21, 20)] : @ tile (4, 14) connect wire 1 (in_BUS1_S1_T0) to out_BUS1_S2_T0
# data[(23, 22)] : @ tile (4, 14) connect wire 0 (in_BUS1_S0_T1) to out_BUS1_S2_T1

FF00040F 000AF044
# data[( 5,  0)]: alu_op = smax
# data[( 6,  6)]: unsigned=0x1
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

0002040F 00000006
# data[(3, 0)] : @ tile (4, 15) connect wire 6 (out_BUS16_S2_T1) to data0

0003040F 00000008
# data[(3, 0)] : @ tile (4, 15) connect wire 8 (out_BUS16_S1_T3) to data1

0008040F 40810000
# data[(17, 16)] : @ tile (4, 15) connect wire 1 (in_BUS16_S2_T3) to out_BUS16_S1_T3
# data[(23, 22)] : @ tile (4, 15) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S2_T1
# data[(31, 30)] : @ tile (4, 15) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

0108040F 0000000E
# data[(33, 32)] : @ tile (4, 15) connect wire 2 (in_BUS16_S2_T1) to out_BUS16_S3_T1
# data[(35, 34)] : @ tile (4, 15) connect wire 3 (pe_out_res) to out_BUS16_S3_T2

0009040F 00400800
# data[(11, 10)] : @ tile (4, 15) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S1_T0
# data[(23, 22)] : @ tile (4, 15) connect wire 1 (in_BUS1_S1_T1) to out_BUS1_S2_T1

F1000501 00000002
# data[(15, 0)] : init `data1` reg with const `2`

FF000501 0002F00B
# data[( 5,  0)]: alu_op = mul
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_CONST= 0x0

00020501 00000005
# data[(3, 0)] : @ tile (5, 1) connect wire 5 (out_BUS16_S2_T0) to data0

00080501 00000003
# data[(1, 0)] : @ tile (5, 1) connect wire 3 (pe_out_res) to out_BUS16_S0_T0
# data[(11, 10)] : @ tile (5, 1) connect wire 0 (in_BUS16_S0_T0) to out_BUS16_S1_T0
# data[(21, 20)] : @ tile (5, 1) connect wire 0 (in_BUS16_S0_T0) to out_BUS16_S2_T0

01080501 00000001
# data[(33, 32)] : @ tile (5, 1) connect wire 1 (in_BUS16_S1_T1) to out_BUS16_S3_T1

00090501 00000000
# data[(1, 0)] : @ tile (5, 1) connect wire 0 (in_BUS1_S1_T0) to out_BUS1_S0_T0

F1000502 000000FF
# data[(15, 0)] : init `data1` reg with const `255`

FF000502 0002F045
# data[( 5,  0)]: alu_op = sle
# data[( 6,  6)]: unsigned=0x1
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_CONST= 0x0

00020502 00000006
# data[(3, 0)] : @ tile (5, 2) connect wire 6 (out_BUS16_S2_T1) to data0

00080502 40600420
# data[(5, 4)] : @ tile (5, 2) connect wire 2 (in_BUS16_S3_T2) to out_BUS16_S0_T2
# data[(11, 10)] : @ tile (5, 2) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S1_T0
# data[(21, 20)] : @ tile (5, 2) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S2_T0
# data[(23, 22)] : @ tile (5, 2) connect wire 1 (in_BUS16_S1_T1) to out_BUS16_S2_T1
# data[(31, 30)] : @ tile (5, 2) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

00090502 80000C00
# data[(11, 10)] : @ tile (5, 2) connect wire 3 (pe_out_res_p) to out_BUS1_S1_T0
# data[(31, 30)] : @ tile (5, 2) connect wire 2 (in_BUS1_S2_T0) to out_BUS1_S3_T0

FF000503 000AF00B
# data[( 5,  0)]: alu_op = mul
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

00020503 00000005
# data[(3, 0)] : @ tile (5, 3) connect wire 5 (out_BUS16_S2_T0) to data0

00030503 00000002
# data[(3, 0)] : @ tile (5, 3) connect wire 2 (in_BUS16_S1_T2) to data1

00080503 0000400C
# data[(3, 2)] : @ tile (5, 3) connect wire 3 (pe_out_res) to out_BUS16_S0_T1
# data[(15, 14)] : @ tile (5, 3) connect wire 1 (in_BUS16_S2_T2) to out_BUS16_S1_T2
# data[(21, 20)] : @ tile (5, 3) connect wire 0 (in_BUS16_S0_T0) to out_BUS16_S2_T0

00090503 00000008
# data[(3, 2)] : @ tile (5, 3) connect wire 2 (in_BUS1_S3_T1) to out_BUS1_S0_T1

00000504 00080008
# data[(5, 3)] : @ tile (5, 4) connect wire 1 (in_0_BUS1_S2_T1) to out_0_BUS1_S0_T1
# data[(20, 18)] : @ tile (5, 4) connect wire 2 (in_0_BUS1_S3_T1) to out_0_BUS1_S1_T1

00010504 00000004
# data[(3, 2)] : @ tile (5, 4) connect wire 1 (in_0_BUS16_S2_T1) to out_0_BUS16_S0_T1
# data[(13, 12)] : @ tile (5, 4) connect wire 0 (in_0_BUS16_S0_T1) to out_0_BUS16_S1_T1
# data[(21, 20)] : @ tile (5, 4) connect wire 0 (in_0_BUS16_S0_T0) to out_0_BUS16_S2_T0

01010504 00000001
# data[(33, 32)] : @ tile (5, 4) connect wire 1 (in_0_BUS16_S1_T1) to out_0_BUS16_S3_T1
# data[(35, 34)] : @ tile (5, 4) connect wire 0 (in_0_BUS16_S0_T2) to out_0_BUS16_S3_T2

00000505 00000088
# data[(7, 0)] : lut_value = 0x88

F5000505 00000000
# data[(0, 0)] : init `bit2` reg with const `0`

FF000505 0A00E00E
# data[(5, 0)] : alu_op = lut ; 0xE
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_LUT=0xE
# data[(25, 24)]: bit0: REG_BYPASS=0x2
# data[(27, 26)]: bit1: REG_BYPASS=0x2
# data[(29, 28)]: bit2: REG_CONST= 0x0

00040505 00000007
# data[(3, 0)] : @ tile (5, 5) connect wire 7 (out_BUS1_S2_T2) to bit0

00050505 00000006
# data[(3, 0)] : @ tile (5, 5) connect wire 6 (out_BUS1_S1_T1) to bit1

00080505 02000024
# data[(3, 2)] : @ tile (5, 5) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S0_T1
# data[(5, 4)] : @ tile (5, 5) connect wire 2 (in_BUS16_S3_T2) to out_BUS16_S0_T2
# data[(21, 20)] : @ tile (5, 5) connect wire 0 (in_BUS16_S0_T0) to out_BUS16_S2_T0
# data[(23, 22)] : @ tile (5, 5) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S2_T1
# data[(25, 24)] : @ tile (5, 5) connect wire 2 (in_BUS16_S3_T2) to out_BUS16_S2_T2

00090505 02001803
# data[(1, 0)] : @ tile (5, 5) connect wire 3 (pe_out_res_p) to out_BUS1_S0_T0
# data[(11, 10)] : @ tile (5, 5) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S1_T0
# data[(13, 12)] : @ tile (5, 5) connect wire 1 (in_BUS1_S2_T1) to out_BUS1_S1_T1
# data[(25, 24)] : @ tile (5, 5) connect wire 2 (in_BUS1_S3_T2) to out_BUS1_S2_T2

F1000506 00000001
# data[(15, 0)] : init `data1` reg with const `1`

FF000506 0002F000
# data[( 5,  0)]: alu_op = add
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_CONST= 0x0

00020506 00000007
# data[(3, 0)] : @ tile (5, 6) connect wire 7 (out_BUS16_S2_T2) to data0

00080506 C2000C24
# data[(1, 0)] : @ tile (5, 6) connect wire 0 (in_BUS16_S1_T0) to out_BUS16_S0_T0
# data[(3, 2)] : @ tile (5, 6) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S0_T1
# data[(5, 4)] : @ tile (5, 6) connect wire 2 (in_BUS16_S3_T2) to out_BUS16_S0_T2
# data[(11, 10)] : @ tile (5, 6) connect wire 3 (pe_out_res) to out_BUS16_S1_T0
# data[(21, 20)] : @ tile (5, 6) connect wire 0 (in_BUS16_S0_T0) to out_BUS16_S2_T0
# data[(23, 22)] : @ tile (5, 6) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S2_T1
# data[(25, 24)] : @ tile (5, 6) connect wire 2 (in_BUS16_S3_T2) to out_BUS16_S2_T2
# data[(31, 30)] : @ tile (5, 6) connect wire 3 (pe_out_res) to out_BUS16_S3_T0

01080506 00000008
# data[(35, 34)] : @ tile (5, 6) connect wire 2 (in_BUS16_S2_T2) to out_BUS16_S3_T2

00090506 00000001
# data[(1, 0)] : @ tile (5, 6) connect wire 1 (in_BUS1_S2_T0) to out_BUS1_S0_T0

01090506 00000001
# data[(33, 32)] : @ tile (5, 6) connect wire 1 (in_BUS1_S1_T1) to out_BUS1_S3_T1

F1000507 0000FF01
# data[(15, 0)] : init `data1` reg with const `65281`

FF000507 0002F044
# data[( 5,  0)]: alu_op = smax
# data[( 6,  6)]: unsigned=0x1
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_CONST= 0x0

00020507 00000007
# data[(3, 0)] : @ tile (5, 7) connect wire 7 (out_BUS16_S2_T2) to data0

00080507 81300007
# data[(1, 0)] : @ tile (5, 7) connect wire 3 (pe_out_res) to out_BUS16_S0_T0
# data[(3, 2)] : @ tile (5, 7) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S0_T1
# data[(21, 20)] : @ tile (5, 7) connect wire 3 (pe_out_res) to out_BUS16_S2_T0
# data[(23, 22)] : @ tile (5, 7) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S2_T1
# data[(25, 24)] : @ tile (5, 7) connect wire 1 (in_BUS16_S1_T2) to out_BUS16_S2_T2
# data[(31, 30)] : @ tile (5, 7) connect wire 2 (in_BUS16_S2_T0) to out_BUS16_S3_T0

01080507 00000008
# data[(35, 34)] : @ tile (5, 7) connect wire 2 (in_BUS16_S2_T2) to out_BUS16_S3_T2

00090507 00000001
# data[(1, 0)] : @ tile (5, 7) connect wire 1 (in_BUS1_S2_T0) to out_BUS1_S0_T0

00000508 00000001
# data[(2, 0)] : @ tile (5, 8) connect wire 1 (in_0_BUS1_S2_T0) to out_0_BUS1_S0_T0

00010508 80000004
# data[(3, 2)] : @ tile (5, 8) connect wire 1 (in_0_BUS16_S2_T1) to out_0_BUS16_S0_T1
# data[(23, 22)] : @ tile (5, 8) connect wire 0 (in_0_BUS16_S0_T1) to out_0_BUS16_S2_T1
# data[(31, 30)] : @ tile (5, 8) connect wire 2 (in_0_BUS16_S2_T0) to out_0_BUS16_S3_T0

01010508 00000001
# data[(33, 32)] : @ tile (5, 8) connect wire 1 (in_0_BUS16_S1_T1) to out_0_BUS16_S3_T1

F0000509 0000003B
# data[(15, 0)] : init `data0` reg with const `59`

FF000509 0008F004
# data[( 5,  0)]: alu_op = uge
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_CONST= 0x0
# data[(19, 18)]: data1: REG_BYPASS=0x2

00030509 00000005
# data[(3, 0)] : @ tile (5, 9) connect wire 5 (out_BUS16_S1_T0) to data1

00080509 40000A04
# data[(3, 2)] : @ tile (5, 9) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S0_T1
# data[(9, 8)] : @ tile (5, 9) connect wire 2 (in_BUS16_S3_T4) to out_BUS16_S0_T4
# data[(11, 10)] : @ tile (5, 9) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S1_T0
# data[(23, 22)] : @ tile (5, 9) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S2_T1
# data[(31, 30)] : @ tile (5, 9) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

01080509 00000010
# data[(37, 36)] : @ tile (5, 9) connect wire 1 (in_BUS16_S1_T3) to out_BUS16_S3_T3

00090509 4000040D
# data[(1, 0)] : @ tile (5, 9) connect wire 1 (in_BUS1_S2_T0) to out_BUS1_S0_T0
# data[(3, 2)] : @ tile (5, 9) connect wire 3 (pe_out_res_p) to out_BUS1_S0_T1
# data[(11, 10)] : @ tile (5, 9) connect wire 1 (in_BUS1_S2_T0) to out_BUS1_S1_T0
# data[(31, 30)] : @ tile (5, 9) connect wire 1 (in_BUS1_S1_T0) to out_BUS1_S3_T0

F000050A 00000000
# data[(15, 0)] : init `data0` reg with const `0`

FF00050A 0208F008
# data[(5, 0)] : alu_op = mux
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_CONST= 0x0
# data[(19, 18)]: data1: REG_BYPASS=0x2
# data[(25, 24)]:  bit0: REG_BYPASS=0x2

0003050A 00000009
# data[(3, 0)] : @ tile (5, 10) connect wire 9 (out_BUS16_S1_T4) to data1

0004050A 00000006
# data[(3, 0)] : @ tile (5, 10) connect wire 6 (out_BUS1_S2_T1) to bit0

0008050A 0004A820
# data[(5, 4)] : @ tile (5, 10) connect wire 2 (in_BUS16_S3_T2) to out_BUS16_S0_T2
# data[(7, 6)] : @ tile (5, 10) connect wire 0 (in_BUS16_S1_T3) to out_BUS16_S0_T3
# data[(11, 10)] : @ tile (5, 10) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S1_T0
# data[(13, 12)] : @ tile (5, 10) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S1_T1
# data[(15, 14)] : @ tile (5, 10) connect wire 2 (in_BUS16_S3_T2) to out_BUS16_S1_T2
# data[(19, 18)] : @ tile (5, 10) connect wire 1 (in_BUS16_S2_T4) to out_BUS16_S1_T4
# data[(23, 22)] : @ tile (5, 10) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S2_T1

0108050A 0000000E
# data[(33, 32)] : @ tile (5, 10) connect wire 2 (in_BUS16_S2_T1) to out_BUS16_S3_T1
# data[(35, 34)] : @ tile (5, 10) connect wire 3 (pe_out_res) to out_BUS16_S3_T2

0009050A 00800005
# data[(1, 0)] : @ tile (5, 10) connect wire 1 (in_BUS1_S2_T0) to out_BUS1_S0_T0
# data[(3, 2)] : @ tile (5, 10) connect wire 1 (in_BUS1_S2_T1) to out_BUS1_S0_T1
# data[(23, 22)] : @ tile (5, 10) connect wire 2 (in_BUS1_S3_T1) to out_BUS1_S2_T1

FF00050B 000AF000
# data[( 5,  0)]: alu_op = add
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

0002050B 00000005
# data[(3, 0)] : @ tile (5, 11) connect wire 5 (out_BUS16_S2_T0) to data0

0003050B 00000007
# data[(3, 0)] : @ tile (5, 11) connect wire 7 (out_BUS16_S1_T2) to data1

0008050B C0814010
# data[(5, 4)] : @ tile (5, 11) connect wire 1 (in_BUS16_S2_T2) to out_BUS16_S0_T2
# data[(15, 14)] : @ tile (5, 11) connect wire 1 (in_BUS16_S2_T2) to out_BUS16_S1_T2
# data[(17, 16)] : @ tile (5, 11) connect wire 1 (in_BUS16_S2_T3) to out_BUS16_S1_T3
# data[(21, 20)] : @ tile (5, 11) connect wire 0 (in_BUS16_S0_T0) to out_BUS16_S2_T0
# data[(23, 22)] : @ tile (5, 11) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S2_T1
# data[(31, 30)] : @ tile (5, 11) connect wire 3 (pe_out_res) to out_BUS16_S3_T0

0108050B 00010000
# data[(48, 48)] : @ tile (5, 11) latch output wire out_BUS16_S1_T3

0009050B 00000005
# data[(1, 0)] : @ tile (5, 11) connect wire 1 (in_BUS1_S2_T0) to out_BUS1_S0_T0
# data[(3, 2)] : @ tile (5, 11) connect wire 1 (in_BUS1_S2_T1) to out_BUS1_S0_T1
# data[(31, 30)] : @ tile (5, 11) connect wire 0 (in_BUS1_S0_T0) to out_BUS1_S3_T0

0000050C 40010009
# data[(2, 0)] : @ tile (5, 12) connect wire 1 (in_0_BUS1_S2_T0) to out_0_BUS1_S0_T0
# data[(5, 3)] : @ tile (5, 12) connect wire 1 (in_0_BUS1_S2_T1) to out_0_BUS1_S0_T1
# data[(17, 15)] : @ tile (5, 12) connect wire 2 (in_0_BUS1_S3_T0) to out_0_BUS1_S1_T0
# data[(32, 30)] : @ tile (5, 12) connect wire 1 (in_0_BUS1_S1_T0) to out_0_BUS1_S2_T0

0100050C 00004000
# data[(32, 30)] : @ tile (5, 12) connect wire 1 (in_0_BUS1_S1_T0) to out_0_BUS1_S2_T0
# data[(47, 45)] : @ tile (5, 12) connect wire 2 (in_0_BUS1_S2_T0) to out_0_BUS1_S3_T0

0001050C 00020010
# data[(5, 4)] : @ tile (5, 12) connect wire 1 (in_0_BUS16_S2_T2) to out_0_BUS16_S0_T2
# data[(17, 16)] : @ tile (5, 12) connect wire 2 (in_0_BUS16_S3_T3) to out_0_BUS16_S1_T3
# data[(21, 20)] : @ tile (5, 12) connect wire 0 (in_0_BUS16_S0_T0) to out_0_BUS16_S2_T0

0000050D 00000088
# data[(7, 0)] : lut_value = 0x88

F500050D 00000000
# data[(0, 0)] : init `bit2` reg with const `0`

FF00050D 0A00E00E
# data[(5, 0)] : alu_op = lut ; 0xE
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_LUT=0xE
# data[(25, 24)]: bit0: REG_BYPASS=0x2
# data[(27, 26)]: bit1: REG_BYPASS=0x2
# data[(29, 28)]: bit2: REG_CONST= 0x0

0004050D 00000000
# data[(3, 0)] : @ tile (5, 13) connect wire 0 (in_BUS1_S2_T0) to bit0

0005050D 00000000
# data[(3, 0)] : @ tile (5, 13) connect wire 0 (in_BUS1_S1_T0) to bit1

0008050D 00000020
# data[(5, 4)] : @ tile (5, 13) connect wire 2 (in_BUS16_S3_T2) to out_BUS16_S0_T2
# data[(21, 20)] : @ tile (5, 13) connect wire 0 (in_BUS16_S0_T0) to out_BUS16_S2_T0

0108050D 02000008
# data[(35, 34)] : @ tile (5, 13) connect wire 2 (in_BUS16_S2_T2) to out_BUS16_S3_T2
# data[(57, 57)] : @ tile (5, 13) latch output wire out_BUS16_S3_T2

0009050D 00002807
# data[(1, 0)] : @ tile (5, 13) connect wire 3 (pe_out_res_p) to out_BUS1_S0_T0
# data[(3, 2)] : @ tile (5, 13) connect wire 1 (in_BUS1_S2_T1) to out_BUS1_S0_T1
# data[(11, 10)] : @ tile (5, 13) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S1_T0
# data[(13, 12)] : @ tile (5, 13) connect wire 2 (in_BUS1_S3_T1) to out_BUS1_S1_T1

F100050E 00000004
# data[(15, 0)] : init `data1` reg with const `4`

FF00050E 0002F04F
# data[( 5,  0)]: alu_op = ashr
# data[( 6,  6)]: unsigned=0x1
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_CONST= 0x0

0002050E 00000006
# data[(3, 0)] : @ tile (5, 14) connect wire 6 (out_BUS16_S2_T1) to data0

0008050E 00A04C00
# data[(11, 10)] : @ tile (5, 14) connect wire 3 (pe_out_res) to out_BUS16_S1_T0
# data[(15, 14)] : @ tile (5, 14) connect wire 1 (in_BUS16_S2_T2) to out_BUS16_S1_T2
# data[(21, 20)] : @ tile (5, 14) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S2_T0
# data[(23, 22)] : @ tile (5, 14) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S2_T1

0108050E 00000011
# data[(33, 32)] : @ tile (5, 14) connect wire 1 (in_BUS16_S1_T1) to out_BUS16_S3_T1
# data[(37, 36)] : @ tile (5, 14) connect wire 1 (in_BUS16_S1_T3) to out_BUS16_S3_T3

0009050E 40001400
# data[(11, 10)] : @ tile (5, 14) connect wire 1 (in_BUS1_S2_T0) to out_BUS1_S1_T0
# data[(13, 12)] : @ tile (5, 14) connect wire 1 (in_BUS1_S2_T1) to out_BUS1_S1_T1
# data[(31, 30)] : @ tile (5, 14) connect wire 1 (in_BUS1_S1_T0) to out_BUS1_S3_T0

0000050F 00000055
# data[(7, 0)] : lut_value = 0x55

F400050F 00000000
# data[(0, 0)] : init `bit1` reg with const `0`

F500050F 00000000
# data[(0, 0)] : init `bit2` reg with const `0`

FF00050F 0200E00E
# data[(5, 0)] : alu_op = lut ; 0xE
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_LUT=0xE
# data[(25, 24)]: bit0: REG_BYPASS=0x2
# data[(27, 26)]: bit1: REG_CONST= 0x0
# data[(29, 28)]: bit2: REG_CONST= 0x0

0004050F 00000005
# data[(3, 0)] : @ tile (5, 15) connect wire 5 (out_BUS1_S2_T0) to bit0

0008050F 40000000
# data[(31, 30)] : @ tile (5, 15) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

0009050F 00200000
# data[(21, 20)] : @ tile (5, 15) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S2_T0

0109050F 00000003
# data[(33, 32)] : @ tile (5, 15) connect wire 3 (pe_out_res_p) to out_BUS1_S3_T1

F1000601 00000006
# data[(15, 0)] : init `data1` reg with const `6`

FF000601 0002F04F
# data[( 5,  0)]: alu_op = ashr
# data[( 6,  6)]: unsigned=0x1
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_CONST= 0x0

00020601 00000005
# data[(3, 0)] : @ tile (6, 1) connect wire 5 (out_BUS16_S2_T0) to data0

00080601 0010080C
# data[(3, 2)] : @ tile (6, 1) connect wire 3 (pe_out_res) to out_BUS16_S0_T1
# data[(11, 10)] : @ tile (6, 1) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S1_T0
# data[(15, 14)] : @ tile (6, 1) connect wire 0 (in_BUS16_S0_T2) to out_BUS16_S1_T2
# data[(21, 20)] : @ tile (6, 1) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S2_T0

01080601 00008001
# data[(33, 32)] : @ tile (6, 1) connect wire 1 (in_BUS16_S1_T1) to out_BUS16_S3_T1
# data[(47, 47)] : @ tile (6, 1) latch output wire out_BUS16_S1_T2

00090601 40000000
# data[(31, 30)] : @ tile (6, 1) connect wire 1 (in_BUS1_S1_T0) to out_BUS1_S3_T0

F1000602 00000002
# data[(15, 0)] : init `data1` reg with const `2`

FF000602 0002F00B
# data[( 5,  0)]: alu_op = mul
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_CONST= 0x0

00020602 00000007
# data[(3, 0)] : @ tile (6, 2) connect wire 7 (out_BUS16_S2_T2) to data0

00080602 40000807
# data[(1, 0)] : @ tile (6, 2) connect wire 3 (pe_out_res) to out_BUS16_S0_T0
# data[(3, 2)] : @ tile (6, 2) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S0_T1
# data[(11, 10)] : @ tile (6, 2) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S1_T0
# data[(25, 24)] : @ tile (6, 2) connect wire 0 (in_BUS16_S0_T2) to out_BUS16_S2_T2
# data[(31, 30)] : @ tile (6, 2) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

01080602 00000001
# data[(33, 32)] : @ tile (6, 2) connect wire 1 (in_BUS16_S1_T1) to out_BUS16_S3_T1

00090602 00000002
# data[(1, 0)] : @ tile (6, 2) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S0_T0
# data[(11, 10)] : @ tile (6, 2) connect wire 0 (in_BUS1_S0_T0) to out_BUS1_S1_T0

F1000603 000000FF
# data[(15, 0)] : init `data1` reg with const `255`

FF000603 0202F008
# data[(5, 0)] : alu_op = mux
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_CONST= 0x0
# data[(25, 24)]:  bit0: REG_BYPASS=0x2

00020603 00000006
# data[(3, 0)] : @ tile (6, 3) connect wire 6 (out_BUS16_S2_T1) to data0

00040603 00000000
# data[(3, 0)] : @ tile (6, 3) connect wire 0 (in_BUS1_S2_T0) to bit0

00080603 00408035
# data[(1, 0)] : @ tile (6, 3) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S0_T0
# data[(3, 2)] : @ tile (6, 3) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S0_T1
# data[(5, 4)] : @ tile (6, 3) connect wire 3 (pe_out_res) to out_BUS16_S0_T2
# data[(15, 14)] : @ tile (6, 3) connect wire 2 (in_BUS16_S3_T2) to out_BUS16_S1_T2
# data[(23, 22)] : @ tile (6, 3) connect wire 1 (in_BUS16_S1_T1) to out_BUS16_S2_T1
# data[(25, 24)] : @ tile (6, 3) connect wire 0 (in_BUS16_S0_T2) to out_BUS16_S2_T2

01080603 00000004
# data[(35, 34)] : @ tile (6, 3) connect wire 1 (in_BUS16_S1_T2) to out_BUS16_S3_T2

00090603 00000000
# data[(21, 20)] : @ tile (6, 3) connect wire 0 (in_BUS1_S0_T0) to out_BUS1_S2_T0

00000604 00098000
# data[(17, 15)] : @ tile (6, 4) connect wire 3 (valid) to out_0_BUS1_S1_T0
# data[(20, 18)] : @ tile (6, 4) connect wire 2 (in_0_BUS1_S3_T1) to out_0_BUS1_S1_T1
# data[(32, 30)] : @ tile (6, 4) connect wire 0 (in_0_BUS1_S0_T0) to out_0_BUS1_S2_T0

01000604 00000004
# data[(32, 30)] : @ tile (6, 4) connect wire 0 (in_0_BUS1_S0_T0) to out_0_BUS1_S2_T0
# data[(35, 33)] : @ tile (6, 4) connect wire 2 (in_0_BUS1_S3_T1) to out_0_BUS1_S2_T1

00010604 01803414
# data[(3, 2)] : @ tile (6, 4) connect wire 1 (in_0_BUS16_S2_T1) to out_0_BUS16_S0_T1
# data[(5, 4)] : @ tile (6, 4) connect wire 1 (in_0_BUS16_S2_T2) to out_0_BUS16_S0_T2
# data[(11, 10)] : @ tile (6, 4) connect wire 1 (in_0_BUS16_S2_T0) to out_0_BUS16_S1_T0
# data[(13, 12)] : @ tile (6, 4) connect wire 3 (rdata) to out_0_BUS16_S1_T1
# data[(23, 22)] : @ tile (6, 4) connect wire 2 (in_0_BUS16_S3_T1) to out_0_BUS16_S2_T1
# data[(25, 24)] : @ tile (6, 4) connect wire 1 (in_0_BUS16_S1_T2) to out_0_BUS16_S2_T2

01010604 00000003
# data[(33, 32)] : @ tile (6, 4) connect wire 3 (rdata) to out_0_BUS16_S3_T1

00020604 000001F4
# data[(1, 0)] : mode = linebuffer
# data[(2, 2)] : tile_en = 1
# data[(15, 3)] : fifo_depth = 62
# data[(18, 16)] : almost_full_count = 0
# data[(19, 19)] : chain_enable = 0

00090604 00000006
# data[(3, 0)] : @ tile (6, 4) connect wire 6 (out_0_BUS16_S2_T1) to wdata

000C0604 00000006
# data[(3, 0)] : @ tile (6, 4) connect wire 6 (out_0_BUS1_S2_T1) to wen

00000605 000000EE
# data[(7, 0)] : lut_value = 0xEE

F5000605 00000000
# data[(0, 0)] : init `bit2` reg with const `0`

FF000605 0A00E00E
# data[(5, 0)] : alu_op = lut ; 0xE
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_LUT=0xE
# data[(25, 24)]: bit0: REG_BYPASS=0x2
# data[(27, 26)]: bit1: REG_BYPASS=0x2
# data[(29, 28)]: bit2: REG_CONST= 0x0

00040605 00000006
# data[(3, 0)] : @ tile (6, 5) connect wire 6 (out_BUS1_S2_T1) to bit0

00050605 00000005
# data[(3, 0)] : @ tile (6, 5) connect wire 5 (out_BUS1_S1_T0) to bit1

00080605 00000014
# data[(3, 2)] : @ tile (6, 5) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S0_T1
# data[(5, 4)] : @ tile (6, 5) connect wire 1 (in_BUS16_S2_T2) to out_BUS16_S0_T2

00090605 00600803
# data[(1, 0)] : @ tile (6, 5) connect wire 3 (pe_out_res_p) to out_BUS1_S0_T0
# data[(11, 10)] : @ tile (6, 5) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S1_T0
# data[(21, 20)] : @ tile (6, 5) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S2_T0
# data[(23, 22)] : @ tile (6, 5) connect wire 1 (in_BUS1_S1_T1) to out_BUS1_S2_T1

F0000606 0000003D
# data[(15, 0)] : init `data0` reg with const `61`

FF000606 0008F004
# data[( 5,  0)]: alu_op = uge
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_CONST= 0x0
# data[(19, 18)]: data1: REG_BYPASS=0x2

00030606 00000005
# data[(3, 0)] : @ tile (6, 6) connect wire 5 (out_BUS16_S1_T0) to data1

00080606 40000814
# data[(3, 2)] : @ tile (6, 6) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S0_T1
# data[(5, 4)] : @ tile (6, 6) connect wire 1 (in_BUS16_S2_T2) to out_BUS16_S0_T2
# data[(11, 10)] : @ tile (6, 6) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S1_T0
# data[(31, 30)] : @ tile (6, 6) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

00090606 00000400
# data[(11, 10)] : @ tile (6, 6) connect wire 1 (in_BUS1_S2_T0) to out_BUS1_S1_T0

01090606 00000003
# data[(33, 32)] : @ tile (6, 6) connect wire 3 (pe_out_res_p) to out_BUS1_S3_T1

FF000607 000AF00B
# data[( 5,  0)]: alu_op = mul
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

00020607 00000005
# data[(3, 0)] : @ tile (6, 7) connect wire 5 (out_BUS16_S2_T0) to data0

00030607 00000000
# data[(3, 0)] : @ tile (6, 7) connect wire 0 (in_BUS16_S1_T0) to data1

00080607 00100007
# data[(1, 0)] : @ tile (6, 7) connect wire 3 (pe_out_res) to out_BUS16_S0_T0
# data[(3, 2)] : @ tile (6, 7) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S0_T1
# data[(21, 20)] : @ tile (6, 7) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S2_T0

01080607 00000008
# data[(35, 34)] : @ tile (6, 7) connect wire 2 (in_BUS16_S2_T2) to out_BUS16_S3_T2

00010608 00000001
# data[(1, 0)] : @ tile (6, 8) connect wire 1 (in_0_BUS16_S2_T0) to out_0_BUS16_S0_T0
# data[(7, 6)] : @ tile (6, 8) connect wire 0 (in_0_BUS16_S1_T3) to out_0_BUS16_S0_T3

01010608 00000002
# data[(33, 32)] : @ tile (6, 8) connect wire 2 (in_0_BUS16_S2_T1) to out_0_BUS16_S3_T1

F0000609 0000003D
# data[(15, 0)] : init `data0` reg with const `61`

FF000609 0008F004
# data[( 5,  0)]: alu_op = uge
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_CONST= 0x0
# data[(19, 18)]: data1: REG_BYPASS=0x2

00030609 00000008
# data[(3, 0)] : @ tile (6, 9) connect wire 8 (out_BUS16_S1_T3) to data1

00080609 40010001
# data[(1, 0)] : @ tile (6, 9) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S0_T0
# data[(15, 14)] : @ tile (6, 9) connect wire 0 (in_BUS16_S0_T2) to out_BUS16_S1_T2
# data[(17, 16)] : @ tile (6, 9) connect wire 1 (in_BUS16_S2_T3) to out_BUS16_S1_T3
# data[(31, 30)] : @ tile (6, 9) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

01080609 00000000
# data[(37, 36)] : @ tile (6, 9) connect wire 0 (in_BUS16_S0_T3) to out_BUS16_S3_T3

00090609 40000C02
# data[(1, 0)] : @ tile (6, 9) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S0_T0
# data[(11, 10)] : @ tile (6, 9) connect wire 3 (pe_out_res_p) to out_BUS1_S1_T0
# data[(31, 30)] : @ tile (6, 9) connect wire 1 (in_BUS1_S1_T0) to out_BUS1_S3_T0

FF00060A 020AF008
# data[(5, 0)] : alu_op = mux
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2
# data[(25, 24)]:  bit0: REG_BYPASS=0x2

0002060A 00000006
# data[(3, 0)] : @ tile (6, 10) connect wire 6 (out_BUS16_S2_T1) to data0

0003060A 00000008
# data[(3, 0)] : @ tile (6, 10) connect wire 8 (out_BUS16_S1_T3) to data1

0004060A 00000000
# data[(3, 0)] : @ tile (6, 10) connect wire 0 (in_BUS1_S2_T0) to bit0

0008060A 00888801
# data[(1, 0)] : @ tile (6, 10) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S0_T0
# data[(11, 10)] : @ tile (6, 10) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S1_T0
# data[(15, 14)] : @ tile (6, 10) connect wire 2 (in_BUS16_S3_T2) to out_BUS16_S1_T2
# data[(17, 16)] : @ tile (6, 10) connect wire 0 (in_BUS16_S0_T3) to out_BUS16_S1_T3
# data[(19, 18)] : @ tile (6, 10) connect wire 2 (in_BUS16_S3_T4) to out_BUS16_S1_T4
# data[(23, 22)] : @ tile (6, 10) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S2_T1
# data[(25, 24)] : @ tile (6, 10) connect wire 0 (in_BUS16_S0_T2) to out_BUS16_S2_T2
# data[(27, 26)] : @ tile (6, 10) connect wire 0 (in_BUS16_S0_T3) to out_BUS16_S2_T3

0108060A 00000030
# data[(37, 36)] : @ tile (6, 10) connect wire 3 (pe_out_res) to out_BUS16_S3_T3

0009060A 00000000
# data[(3, 2)] : @ tile (6, 10) connect wire 0 (in_BUS1_S1_T1) to out_BUS1_S0_T1

FF00060B 020AF008
# data[(5, 0)] : alu_op = mux
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2
# data[(25, 24)]:  bit0: REG_BYPASS=0x2

0002060B 00000005
# data[(3, 0)] : @ tile (6, 11) connect wire 5 (out_BUS16_S2_T0) to data0

0003060B 00000002
# data[(3, 0)] : @ tile (6, 11) connect wire 2 (in_BUS16_S1_T2) to data1

0004060B 00000001
# data[(3, 0)] : @ tile (6, 11) connect wire 1 (in_BUS1_S2_T1) to bit0

0008060B 0B120001
# data[(1, 0)] : @ tile (6, 11) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S0_T0
# data[(17, 16)] : @ tile (6, 11) connect wire 2 (in_BUS16_S3_T3) to out_BUS16_S1_T3
# data[(21, 20)] : @ tile (6, 11) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S2_T0
# data[(25, 24)] : @ tile (6, 11) connect wire 3 (pe_out_res) to out_BUS16_S2_T2
# data[(27, 26)] : @ tile (6, 11) connect wire 2 (in_BUS16_S3_T3) to out_BUS16_S2_T3

0009060B 00000000
# data[(1, 0)] : @ tile (6, 11) connect wire 0 (in_BUS1_S1_T0) to out_BUS1_S0_T0

0000060C 80000001
# data[(2, 0)] : @ tile (6, 12) connect wire 1 (in_0_BUS1_S2_T0) to out_0_BUS1_S0_T0
# data[(17, 15)] : @ tile (6, 12) connect wire 0 (in_0_BUS1_S0_T0) to out_0_BUS1_S1_T0
# data[(32, 30)] : @ tile (6, 12) connect wire 2 (in_0_BUS1_S3_T0) to out_0_BUS1_S2_T0

0100060C 00002000
# data[(32, 30)] : @ tile (6, 12) connect wire 2 (in_0_BUS1_S3_T0) to out_0_BUS1_S2_T0
# data[(47, 45)] : @ tile (6, 12) connect wire 1 (in_0_BUS1_S1_T0) to out_0_BUS1_S3_T0

0001060C 0800008D
# data[(1, 0)] : @ tile (6, 12) connect wire 1 (in_0_BUS16_S2_T0) to out_0_BUS16_S0_T0
# data[(3, 2)] : @ tile (6, 12) connect wire 3 (rdata) to out_0_BUS16_S0_T1
# data[(7, 6)] : @ tile (6, 12) connect wire 2 (in_0_BUS16_S3_T3) to out_0_BUS16_S0_T3
# data[(27, 26)] : @ tile (6, 12) connect wire 2 (in_0_BUS16_S3_T3) to out_0_BUS16_S2_T3

0002060C 000001E4
# data[(1, 0)] : mode = linebuffer
# data[(2, 2)] : tile_en = 1
# data[(15, 3)] : fifo_depth = 60
# data[(18, 16)] : almost_full_count = 0
# data[(19, 19)] : chain_enable = 0

0009060C 00000008
# data[(3, 0)] : @ tile (6, 12) connect wire 8 (out_0_BUS16_S2_T3) to wdata

000C060C 00000005
# data[(3, 0)] : @ tile (6, 12) connect wire 5 (out_0_BUS1_S2_T0) to wen

0000060D 000000EE
# data[(7, 0)] : lut_value = 0xEE

F500060D 00000000
# data[(0, 0)] : init `bit2` reg with const `0`

FF00060D 0A00E00E
# data[(5, 0)] : alu_op = lut ; 0xE
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_LUT=0xE
# data[(25, 24)]: bit0: REG_BYPASS=0x2
# data[(27, 26)]: bit1: REG_BYPASS=0x2
# data[(29, 28)]: bit2: REG_CONST= 0x0

0004060D 00000006
# data[(3, 0)] : @ tile (6, 13) connect wire 6 (out_BUS1_S2_T1) to bit0

0005060D 00000005
# data[(3, 0)] : @ tile (6, 13) connect wire 5 (out_BUS1_S1_T0) to bit1

0008060D 00001045
# data[(1, 0)] : @ tile (6, 13) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S0_T0
# data[(3, 2)] : @ tile (6, 13) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S0_T1
# data[(7, 6)] : @ tile (6, 13) connect wire 1 (in_BUS16_S2_T3) to out_BUS16_S0_T3
# data[(13, 12)] : @ tile (6, 13) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S1_T1

0108060D 00004000
# data[(46, 46)] : @ tile (6, 13) latch output wire out_BUS16_S1_T1

0009060D 80702800
# data[(11, 10)] : @ tile (6, 13) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S1_T0
# data[(13, 12)] : @ tile (6, 13) connect wire 2 (in_BUS1_S3_T1) to out_BUS1_S1_T1
# data[(21, 20)] : @ tile (6, 13) connect wire 3 (pe_out_res_p) to out_BUS1_S2_T0
# data[(23, 22)] : @ tile (6, 13) connect wire 1 (in_BUS1_S1_T1) to out_BUS1_S2_T1
# data[(31, 30)] : @ tile (6, 13) connect wire 2 (in_BUS1_S2_T0) to out_BUS1_S3_T0

FF00060E 000AF001
# data[( 5,  0)]: alu_op = sub
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

0002060E 00000005
# data[(3, 0)] : @ tile (6, 14) connect wire 5 (out_BUS16_S2_T0) to data0

0003060E 00000005
# data[(3, 0)] : @ tile (6, 14) connect wire 5 (out_BUS16_S1_T0) to data1

0008060E 00001821
# data[(1, 0)] : @ tile (6, 14) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S0_T0
# data[(5, 4)] : @ tile (6, 14) connect wire 2 (in_BUS16_S3_T2) to out_BUS16_S0_T2
# data[(11, 10)] : @ tile (6, 14) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S1_T0
# data[(13, 12)] : @ tile (6, 14) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S1_T1
# data[(21, 20)] : @ tile (6, 14) connect wire 0 (in_BUS16_S0_T0) to out_BUS16_S2_T0

0108060E 04000023
# data[(33, 32)] : @ tile (6, 14) connect wire 3 (pe_out_res) to out_BUS16_S3_T1
# data[(37, 36)] : @ tile (6, 14) connect wire 2 (in_BUS16_S2_T3) to out_BUS16_S3_T3
# data[(58, 58)] : @ tile (6, 14) latch output wire out_BUS16_S3_T3

0009060E 40002800
# data[(11, 10)] : @ tile (6, 14) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S1_T0
# data[(13, 12)] : @ tile (6, 14) connect wire 2 (in_BUS1_S3_T1) to out_BUS1_S1_T1
# data[(31, 30)] : @ tile (6, 14) connect wire 1 (in_BUS1_S1_T0) to out_BUS1_S3_T0

FF00060F 000AF001
# data[( 5,  0)]: alu_op = sub
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

0002060F 00000002
# data[(3, 0)] : @ tile (6, 15) connect wire 2 (in_BUS16_S2_T2) to data0

0003060F 00000005
# data[(3, 0)] : @ tile (6, 15) connect wire 5 (out_BUS16_S1_T0) to data1

0008060F 40300400
# data[(11, 10)] : @ tile (6, 15) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S1_T0
# data[(21, 20)] : @ tile (6, 15) connect wire 3 (pe_out_res) to out_BUS16_S2_T0
# data[(31, 30)] : @ tile (6, 15) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

F1000701 00000007
# data[(15, 0)] : init `data1` reg with const `7`

FF000701 0002F04F
# data[( 5,  0)]: alu_op = ashr
# data[( 6,  6)]: unsigned=0x1
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_CONST= 0x0

00020701 00000005
# data[(3, 0)] : @ tile (7, 1) connect wire 5 (out_BUS16_S2_T0) to data0

00080701 0010082C
# data[(3, 2)] : @ tile (7, 1) connect wire 3 (pe_out_res) to out_BUS16_S0_T1
# data[(5, 4)] : @ tile (7, 1) connect wire 2 (in_BUS16_S3_T2) to out_BUS16_S0_T2
# data[(11, 10)] : @ tile (7, 1) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S1_T0
# data[(21, 20)] : @ tile (7, 1) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S2_T0
# data[(31, 30)] : @ tile (7, 1) connect wire 0 (in_BUS16_S0_T0) to out_BUS16_S3_T0

01080701 01000000
# data[(33, 32)] : @ tile (7, 1) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S3_T1
# data[(56, 56)] : @ tile (7, 1) latch output wire out_BUS16_S3_T1

00090701 40000000
# data[(31, 30)] : @ tile (7, 1) connect wire 1 (in_BUS1_S1_T0) to out_BUS1_S3_T0

FF000702 000AF000
# data[( 5,  0)]: alu_op = add
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

00020702 00000007
# data[(3, 0)] : @ tile (7, 2) connect wire 7 (out_BUS16_S2_T2) to data0

00030702 00000006
# data[(3, 0)] : @ tile (7, 2) connect wire 6 (out_BUS16_S1_T1) to data1

00080702 41301810
# data[(3, 2)] : @ tile (7, 2) connect wire 0 (in_BUS16_S1_T1) to out_BUS16_S0_T1
# data[(5, 4)] : @ tile (7, 2) connect wire 1 (in_BUS16_S2_T2) to out_BUS16_S0_T2
# data[(11, 10)] : @ tile (7, 2) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S1_T0
# data[(13, 12)] : @ tile (7, 2) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S1_T1
# data[(21, 20)] : @ tile (7, 2) connect wire 3 (pe_out_res) to out_BUS16_S2_T0
# data[(23, 22)] : @ tile (7, 2) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S2_T1
# data[(25, 24)] : @ tile (7, 2) connect wire 1 (in_BUS16_S1_T2) to out_BUS16_S2_T2
# data[(31, 30)] : @ tile (7, 2) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

01080702 00000001
# data[(33, 32)] : @ tile (7, 2) connect wire 1 (in_BUS16_S1_T1) to out_BUS16_S3_T1

00090702 00000800
# data[(11, 10)] : @ tile (7, 2) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S1_T0

F1000703 00000002
# data[(15, 0)] : init `data1` reg with const `2`

FF000703 0003F00B
# data[( 5,  0)]: alu_op = mul
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_DELAY= 0x3
# data[(19, 18)]: data1: REG_CONST= 0x0

00020703 00000002
# data[(3, 0)] : @ tile (7, 3) connect wire 2 (in_BUS16_S2_T2) to data0

00080703 0000C020
# data[(5, 4)] : @ tile (7, 3) connect wire 2 (in_BUS16_S3_T2) to out_BUS16_S0_T2
# data[(15, 14)] : @ tile (7, 3) connect wire 3 (pe_out_res) to out_BUS16_S1_T2
# data[(23, 22)] : @ tile (7, 3) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S2_T1

01080703 00000006
# data[(33, 32)] : @ tile (7, 3) connect wire 2 (in_BUS16_S2_T1) to out_BUS16_S3_T1
# data[(35, 34)] : @ tile (7, 3) connect wire 1 (in_BUS16_S1_T2) to out_BUS16_S3_T2

00000704 80080000
# data[(20, 18)] : @ tile (7, 4) connect wire 2 (in_0_BUS1_S3_T1) to out_0_BUS1_S1_T1
# data[(32, 30)] : @ tile (7, 4) connect wire 2 (in_0_BUS1_S3_T0) to out_0_BUS1_S2_T0

01000704 00000000
# data[(32, 30)] : @ tile (7, 4) connect wire 2 (in_0_BUS1_S3_T0) to out_0_BUS1_S2_T0

00010704 0080081C
# data[(3, 2)] : @ tile (7, 4) connect wire 3 (rdata) to out_0_BUS16_S0_T1
# data[(5, 4)] : @ tile (7, 4) connect wire 1 (in_0_BUS16_S2_T2) to out_0_BUS16_S0_T2
# data[(11, 10)] : @ tile (7, 4) connect wire 2 (in_0_BUS16_S3_T0) to out_0_BUS16_S1_T0
# data[(23, 22)] : @ tile (7, 4) connect wire 2 (in_0_BUS16_S3_T1) to out_0_BUS16_S2_T1

01010704 00000004
# data[(35, 34)] : @ tile (7, 4) connect wire 1 (in_0_BUS16_S1_T2) to out_0_BUS16_S3_T2

00020704 000001F4
# data[(1, 0)] : mode = linebuffer
# data[(2, 2)] : tile_en = 1
# data[(15, 3)] : fifo_depth = 62
# data[(18, 16)] : almost_full_count = 0
# data[(19, 19)] : chain_enable = 0

00090704 00000006
# data[(3, 0)] : @ tile (7, 4) connect wire 6 (out_0_BUS16_S2_T1) to wdata

000C0704 00000005
# data[(3, 0)] : @ tile (7, 4) connect wire 5 (out_0_BUS1_S2_T0) to wen

F0000705 0000003F
# data[(15, 0)] : init `data0` reg with const `63`

FF000705 0008F004
# data[( 5,  0)]: alu_op = uge
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_CONST= 0x0
# data[(19, 18)]: data1: REG_BYPASS=0x2

00030705 00000007
# data[(3, 0)] : @ tile (7, 5) connect wire 7 (out_BUS16_S1_T2) to data1

00080705 00005004
# data[(1, 0)] : @ tile (7, 5) connect wire 0 (in_BUS16_S1_T0) to out_BUS16_S0_T0
# data[(3, 2)] : @ tile (7, 5) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S0_T1
# data[(13, 12)] : @ tile (7, 5) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S1_T1
# data[(15, 14)] : @ tile (7, 5) connect wire 1 (in_BUS16_S2_T2) to out_BUS16_S1_T2

01080705 00004000
# data[(46, 46)] : @ tile (7, 5) latch output wire out_BUS16_S1_T1

00090705 00000C00
# data[(11, 10)] : @ tile (7, 5) connect wire 3 (pe_out_res_p) to out_BUS1_S1_T0

01090705 00000001
# data[(33, 32)] : @ tile (7, 5) connect wire 1 (in_BUS1_S1_T1) to out_BUS1_S3_T1

FF000706 000AF000
# data[( 5,  0)]: alu_op = add
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

00020706 00000000
# data[(3, 0)] : @ tile (7, 6) connect wire 0 (in_BUS16_S2_T0) to data0

00030706 00000006
# data[(3, 0)] : @ tile (7, 6) connect wire 6 (out_BUS16_S1_T1) to data1

00080706 C0001000
# data[(13, 12)] : @ tile (7, 6) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S1_T1
# data[(19, 18)] : @ tile (7, 6) connect wire 0 (in_BUS16_S0_T4) to out_BUS16_S1_T4
# data[(31, 30)] : @ tile (7, 6) connect wire 3 (pe_out_res) to out_BUS16_S3_T0

00090706 00000002
# data[(1, 0)] : @ tile (7, 6) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S0_T0

FF000707 020AF008
# data[(5, 0)] : alu_op = mux
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2
# data[(25, 24)]:  bit0: REG_BYPASS=0x2

00020707 00000006
# data[(3, 0)] : @ tile (7, 7) connect wire 6 (out_BUS16_S2_T1) to data0

00030707 00000004
# data[(3, 0)] : @ tile (7, 7) connect wire 4 (in_BUS16_S1_T4) to data1

00040707 00000006
# data[(3, 0)] : @ tile (7, 7) connect wire 6 (out_BUS1_S2_T1) to bit0

00080707 70400000
# data[(11, 10)] : @ tile (7, 7) connect wire 0 (in_BUS16_S0_T0) to out_BUS16_S1_T0
# data[(23, 22)] : @ tile (7, 7) connect wire 1 (in_BUS16_S1_T1) to out_BUS16_S2_T1
# data[(29, 28)] : @ tile (7, 7) connect wire 3 (pe_out_res) to out_BUS16_S2_T4
# data[(31, 30)] : @ tile (7, 7) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

00090707 00400001
# data[(1, 0)] : @ tile (7, 7) connect wire 1 (in_BUS1_S2_T0) to out_BUS1_S0_T0
# data[(3, 2)] : @ tile (7, 7) connect wire 0 (in_BUS1_S1_T1) to out_BUS1_S0_T1
# data[(23, 22)] : @ tile (7, 7) connect wire 1 (in_BUS1_S1_T1) to out_BUS1_S2_T1

00000708 00000009
# data[(2, 0)] : @ tile (7, 8) connect wire 1 (in_0_BUS1_S2_T0) to out_0_BUS1_S0_T0
# data[(5, 3)] : @ tile (7, 8) connect wire 1 (in_0_BUS1_S2_T1) to out_0_BUS1_S0_T1

00010708 00000000
# data[(21, 20)] : @ tile (7, 8) connect wire 0 (in_0_BUS16_S0_T0) to out_0_BUS16_S2_T0

01010708 00000010
# data[(37, 36)] : @ tile (7, 8) connect wire 1 (in_0_BUS16_S1_T3) to out_0_BUS16_S3_T3

F0000709 00000000
# data[(15, 0)] : init `data0` reg with const `0`

FF000709 0208F008
# data[(5, 0)] : alu_op = mux
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_CONST= 0x0
# data[(19, 18)]: data1: REG_BYPASS=0x2
# data[(25, 24)]:  bit0: REG_BYPASS=0x2

00030709 00000006
# data[(3, 0)] : @ tile (7, 9) connect wire 6 (out_BUS16_S1_T1) to data1

00040709 00000000
# data[(3, 0)] : @ tile (7, 9) connect wire 0 (in_BUS1_S2_T0) to bit0

00080709 40008003
# data[(1, 0)] : @ tile (7, 9) connect wire 3 (pe_out_res) to out_BUS16_S0_T0
# data[(13, 12)] : @ tile (7, 9) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S1_T1
# data[(15, 14)] : @ tile (7, 9) connect wire 2 (in_BUS16_S3_T2) to out_BUS16_S1_T2
# data[(21, 20)] : @ tile (7, 9) connect wire 0 (in_BUS16_S0_T0) to out_BUS16_S2_T0
# data[(31, 30)] : @ tile (7, 9) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

00090709 40000006
# data[(1, 0)] : @ tile (7, 9) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S0_T0
# data[(3, 2)] : @ tile (7, 9) connect wire 1 (in_BUS1_S2_T1) to out_BUS1_S0_T1
# data[(11, 10)] : @ tile (7, 9) connect wire 0 (in_BUS1_S0_T0) to out_BUS1_S1_T0
# data[(31, 30)] : @ tile (7, 9) connect wire 1 (in_BUS1_S1_T0) to out_BUS1_S3_T0

F000070A 0000003D
# data[(15, 0)] : init `data0` reg with const `61`

FF00070A 0008F004
# data[( 5,  0)]: alu_op = uge
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_CONST= 0x0
# data[(19, 18)]: data1: REG_BYPASS=0x2

0003070A 00000006
# data[(3, 0)] : @ tile (7, 10) connect wire 6 (out_BUS16_S1_T1) to data1

0008070A 00288001
# data[(1, 0)] : @ tile (7, 10) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S0_T0
# data[(13, 12)] : @ tile (7, 10) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S1_T1
# data[(15, 14)] : @ tile (7, 10) connect wire 2 (in_BUS16_S3_T2) to out_BUS16_S1_T2
# data[(19, 18)] : @ tile (7, 10) connect wire 2 (in_BUS16_S3_T4) to out_BUS16_S1_T4
# data[(21, 20)] : @ tile (7, 10) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S2_T0
# data[(23, 22)] : @ tile (7, 10) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S2_T1

0009070A 00300001
# data[(1, 0)] : @ tile (7, 10) connect wire 1 (in_BUS1_S2_T0) to out_BUS1_S0_T0
# data[(11, 10)] : @ tile (7, 10) connect wire 0 (in_BUS1_S0_T0) to out_BUS1_S1_T0
# data[(21, 20)] : @ tile (7, 10) connect wire 3 (pe_out_res_p) to out_BUS1_S2_T0

0109070A 00000002
# data[(33, 32)] : @ tile (7, 10) connect wire 2 (in_BUS1_S2_T1) to out_BUS1_S3_T1

F000070B 00000002
# data[(15, 0)] : init `data0` reg with const `2`

FF00070B 0008F005
# data[( 5,  0)]: alu_op = ule
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_CONST= 0x0
# data[(19, 18)]: data1: REG_BYPASS=0x2

0003070B 00000008
# data[(3, 0)] : @ tile (7, 11) connect wire 8 (out_BUS16_S1_T3) to data1

0008070B 40020001
# data[(1, 0)] : @ tile (7, 11) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S0_T0
# data[(17, 16)] : @ tile (7, 11) connect wire 2 (in_BUS16_S3_T3) to out_BUS16_S1_T3
# data[(23, 22)] : @ tile (7, 11) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S2_T1
# data[(31, 30)] : @ tile (7, 11) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

0108070B 00000004
# data[(35, 34)] : @ tile (7, 11) connect wire 1 (in_BUS16_S1_T2) to out_BUS16_S3_T2

0009070B C0000001
# data[(1, 0)] : @ tile (7, 11) connect wire 1 (in_BUS1_S2_T0) to out_BUS1_S0_T0
# data[(21, 20)] : @ tile (7, 11) connect wire 0 (in_BUS1_S0_T0) to out_BUS1_S2_T0
# data[(31, 30)] : @ tile (7, 11) connect wire 3 (pe_out_res_p) to out_BUS1_S3_T0

0000070C 80000001
# data[(2, 0)] : @ tile (7, 12) connect wire 1 (in_0_BUS1_S2_T0) to out_0_BUS1_S0_T0
# data[(32, 30)] : @ tile (7, 12) connect wire 2 (in_0_BUS1_S3_T0) to out_0_BUS1_S2_T0

0100070C 00000000
# data[(32, 30)] : @ tile (7, 12) connect wire 2 (in_0_BUS1_S3_T0) to out_0_BUS1_S2_T0
# data[(47, 45)] : @ tile (7, 12) connect wire 0 (in_0_BUS1_S0_T0) to out_0_BUS1_S3_T0

0001070C 00400001
# data[(1, 0)] : @ tile (7, 12) connect wire 1 (in_0_BUS16_S2_T0) to out_0_BUS16_S0_T0
# data[(23, 22)] : @ tile (7, 12) connect wire 1 (in_0_BUS16_S1_T1) to out_0_BUS16_S2_T1

FF00070D 000BF044
# data[( 5,  0)]: alu_op = smax
# data[( 6,  6)]: unsigned=0x1
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_DELAY= 0x3
# data[(19, 18)]: data1: REG_BYPASS=0x2

0002070D 00000006
# data[(3, 0)] : @ tile (7, 13) connect wire 6 (out_BUS16_S2_T1) to data0

0003070D 00000006
# data[(3, 0)] : @ tile (7, 13) connect wire 6 (out_BUS16_S1_T1) to data1

0008070D 00802403
# data[(1, 0)] : @ tile (7, 13) connect wire 3 (pe_out_res) to out_BUS16_S0_T0
# data[(11, 10)] : @ tile (7, 13) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S1_T0
# data[(13, 12)] : @ tile (7, 13) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S1_T1
# data[(23, 22)] : @ tile (7, 13) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S2_T1

0009070D 00102801
# data[(1, 0)] : @ tile (7, 13) connect wire 1 (in_BUS1_S2_T0) to out_BUS1_S0_T0
# data[(11, 10)] : @ tile (7, 13) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S1_T0
# data[(13, 12)] : @ tile (7, 13) connect wire 2 (in_BUS1_S3_T1) to out_BUS1_S1_T1
# data[(21, 20)] : @ tile (7, 13) connect wire 1 (in_BUS1_S1_T0) to out_BUS1_S2_T0

0109070D 00000001
# data[(33, 32)] : @ tile (7, 13) connect wire 1 (in_BUS1_S1_T1) to out_BUS1_S3_T1

0000070E 00000055
# data[(7, 0)] : lut_value = 0x55

F400070E 00000000
# data[(0, 0)] : init `bit1` reg with const `0`

F500070E 00000000
# data[(0, 0)] : init `bit2` reg with const `0`

FF00070E 0200E00E
# data[(5, 0)] : alu_op = lut ; 0xE
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_LUT=0xE
# data[(25, 24)]: bit0: REG_BYPASS=0x2
# data[(27, 26)]: bit1: REG_CONST= 0x0
# data[(29, 28)]: bit2: REG_CONST= 0x0

0004070E 00000000
# data[(3, 0)] : @ tile (7, 14) connect wire 0 (in_BUS1_S2_T0) to bit0

0008070E 00000009
# data[(1, 0)] : @ tile (7, 14) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S0_T0
# data[(3, 2)] : @ tile (7, 14) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S0_T1

0009070E C0002800
# data[(11, 10)] : @ tile (7, 14) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S1_T0
# data[(13, 12)] : @ tile (7, 14) connect wire 2 (in_BUS1_S3_T1) to out_BUS1_S1_T1
# data[(31, 30)] : @ tile (7, 14) connect wire 3 (pe_out_res_p) to out_BUS1_S3_T0

FF00070F 000AF044
# data[( 5,  0)]: alu_op = smax
# data[( 6,  6)]: unsigned=0x1
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

0002070F 00000000
# data[(3, 0)] : @ tile (7, 15) connect wire 0 (in_BUS16_S2_T0) to data0

0003070F 00000006
# data[(3, 0)] : @ tile (7, 15) connect wire 6 (out_BUS16_S1_T1) to data1

0008070F C0001000
# data[(13, 12)] : @ tile (7, 15) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S1_T1
# data[(31, 30)] : @ tile (7, 15) connect wire 3 (pe_out_res) to out_BUS16_S3_T0

00000801 00000055
# data[(7, 0)] : lut_value = 0x55

F4000801 00000000
# data[(0, 0)] : init `bit1` reg with const `0`

F5000801 00000000
# data[(0, 0)] : init `bit2` reg with const `0`

FF000801 0200E00E
# data[(5, 0)] : alu_op = lut ; 0xE
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_LUT=0xE
# data[(25, 24)]: bit0: REG_BYPASS=0x2
# data[(27, 26)]: bit1: REG_CONST= 0x0
# data[(29, 28)]: bit2: REG_CONST= 0x0

00040801 00000005
# data[(3, 0)] : @ tile (8, 1) connect wire 5 (out_BUS1_S2_T0) to bit0

00080801 40000002
# data[(1, 0)] : @ tile (8, 1) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S0_T0
# data[(31, 30)] : @ tile (8, 1) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

01080801 00000100
# data[(40, 40)] : @ tile (8, 1) latch output wire out_BUS16_S0_T0

00090801 40000C00
# data[(11, 10)] : @ tile (8, 1) connect wire 3 (pe_out_res_p) to out_BUS1_S1_T0
# data[(21, 20)] : @ tile (8, 1) connect wire 0 (in_BUS1_S0_T0) to out_BUS1_S2_T0
# data[(31, 30)] : @ tile (8, 1) connect wire 1 (in_BUS1_S1_T0) to out_BUS1_S3_T0

FF000802 000AF001
# data[( 5,  0)]: alu_op = sub
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

00020802 00000008
# data[(3, 0)] : @ tile (8, 2) connect wire 8 (out_BUS16_S2_T3) to data0

00030802 00000008
# data[(3, 0)] : @ tile (8, 2) connect wire 8 (out_BUS16_S1_T3) to data1

00080802 44002839
# data[(1, 0)] : @ tile (8, 2) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S0_T0
# data[(3, 2)] : @ tile (8, 2) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S0_T1
# data[(5, 4)] : @ tile (8, 2) connect wire 3 (pe_out_res) to out_BUS16_S0_T2
# data[(11, 10)] : @ tile (8, 2) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S1_T0
# data[(13, 12)] : @ tile (8, 2) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S1_T1
# data[(17, 16)] : @ tile (8, 2) connect wire 0 (in_BUS16_S0_T3) to out_BUS16_S1_T3
# data[(27, 26)] : @ tile (8, 2) connect wire 1 (in_BUS16_S1_T3) to out_BUS16_S2_T3
# data[(31, 30)] : @ tile (8, 2) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

01080802 00004005
# data[(33, 32)] : @ tile (8, 2) connect wire 1 (in_BUS16_S1_T1) to out_BUS16_S3_T1
# data[(35, 34)] : @ tile (8, 2) connect wire 1 (in_BUS16_S1_T2) to out_BUS16_S3_T2
# data[(46, 46)] : @ tile (8, 2) latch output wire out_BUS16_S1_T1

00090802 00000800
# data[(11, 10)] : @ tile (8, 2) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S1_T0
# data[(21, 20)] : @ tile (8, 2) connect wire 0 (in_BUS1_S0_T0) to out_BUS1_S2_T0

FF000803 000AF001
# data[( 5,  0)]: alu_op = sub
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

00020803 00000002
# data[(3, 0)] : @ tile (8, 3) connect wire 2 (in_BUS16_S2_T2) to data0

00030803 00000007
# data[(3, 0)] : @ tile (8, 3) connect wire 7 (out_BUS16_S1_T2) to data1

00080803 00009C01
# data[(1, 0)] : @ tile (8, 3) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S0_T0
# data[(11, 10)] : @ tile (8, 3) connect wire 3 (pe_out_res) to out_BUS16_S1_T0
# data[(13, 12)] : @ tile (8, 3) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S1_T1
# data[(15, 14)] : @ tile (8, 3) connect wire 2 (in_BUS16_S3_T2) to out_BUS16_S1_T2
# data[(27, 26)] : @ tile (8, 3) connect wire 0 (in_BUS16_S0_T3) to out_BUS16_S2_T3

01080803 00000004
# data[(35, 34)] : @ tile (8, 3) connect wire 1 (in_BUS16_S1_T2) to out_BUS16_S3_T2

00090803 00000000
# data[(21, 20)] : @ tile (8, 3) connect wire 0 (in_BUS1_S0_T0) to out_BUS1_S2_T0

00000804 00080000
# data[(20, 18)] : @ tile (8, 4) connect wire 2 (in_0_BUS1_S3_T1) to out_0_BUS1_S1_T1
# data[(32, 30)] : @ tile (8, 4) connect wire 0 (in_0_BUS1_S0_T0) to out_0_BUS1_S2_T0

01000804 00000000
# data[(32, 30)] : @ tile (8, 4) connect wire 0 (in_0_BUS1_S0_T0) to out_0_BUS1_S2_T0

00010804 00000402
# data[(1, 0)] : @ tile (8, 4) connect wire 2 (in_0_BUS16_S3_T0) to out_0_BUS16_S0_T0
# data[(11, 10)] : @ tile (8, 4) connect wire 1 (in_0_BUS16_S2_T0) to out_0_BUS16_S1_T0
# data[(27, 26)] : @ tile (8, 4) connect wire 0 (in_0_BUS16_S0_T3) to out_0_BUS16_S2_T3

01010804 00000004
# data[(35, 34)] : @ tile (8, 4) connect wire 1 (in_0_BUS16_S1_T2) to out_0_BUS16_S3_T2

FF000805 000AF000
# data[( 5,  0)]: alu_op = add
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

00020805 00000005
# data[(3, 0)] : @ tile (8, 5) connect wire 5 (out_BUS16_S2_T0) to data0

00030805 00000006
# data[(3, 0)] : @ tile (8, 5) connect wire 6 (out_BUS16_S1_T1) to data1

00080805 C4002408
# data[(3, 2)] : @ tile (8, 5) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S0_T1
# data[(11, 10)] : @ tile (8, 5) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S1_T0
# data[(13, 12)] : @ tile (8, 5) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S1_T1
# data[(21, 20)] : @ tile (8, 5) connect wire 0 (in_BUS16_S0_T0) to out_BUS16_S2_T0
# data[(27, 26)] : @ tile (8, 5) connect wire 1 (in_BUS16_S1_T3) to out_BUS16_S2_T3
# data[(31, 30)] : @ tile (8, 5) connect wire 3 (pe_out_res) to out_BUS16_S3_T0

00090805 00200000
# data[(21, 20)] : @ tile (8, 5) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S2_T0

01090805 00000001
# data[(33, 32)] : @ tile (8, 5) connect wire 1 (in_BUS1_S1_T1) to out_BUS1_S3_T1

F0000806 00000000
# data[(15, 0)] : init `data0` reg with const `0`

FF000806 000CF000
# data[( 5,  0)]: alu_op = add
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_CONST= 0x0
# data[(19, 18)]: data1: REG_DELAY= 0x3

00030806 00000006
# data[(3, 0)] : @ tile (8, 6) connect wire 6 (out_BUS16_S1_T1) to data1

00080806 00381000
# data[(13, 12)] : @ tile (8, 6) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S1_T1
# data[(19, 18)] : @ tile (8, 6) connect wire 2 (in_BUS16_S3_T4) to out_BUS16_S1_T4
# data[(21, 20)] : @ tile (8, 6) connect wire 3 (pe_out_res) to out_BUS16_S2_T0

F1000807 00000006
# data[(15, 0)] : init `data1` reg with const `6`

FF000807 0002F04F
# data[( 5,  0)]: alu_op = ashr
# data[( 6,  6)]: unsigned=0x1
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_CONST= 0x0

00020807 00000005
# data[(3, 0)] : @ tile (8, 7) connect wire 5 (out_BUS16_S2_T0) to data0

00080807 C0200000
# data[(21, 20)] : @ tile (8, 7) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S2_T0
# data[(31, 30)] : @ tile (8, 7) connect wire 3 (pe_out_res) to out_BUS16_S3_T0

01080807 00000041
# data[(33, 32)] : @ tile (8, 7) connect wire 1 (in_BUS16_S1_T1) to out_BUS16_S3_T1
# data[(39, 38)] : @ tile (8, 7) connect wire 1 (in_BUS16_S1_T4) to out_BUS16_S3_T4

01090807 00000001
# data[(33, 32)] : @ tile (8, 7) connect wire 1 (in_BUS1_S1_T1) to out_BUS1_S3_T1

00010808 00000000
# data[(15, 14)] : @ tile (8, 8) connect wire 0 (in_0_BUS16_S0_T2) to out_0_BUS16_S1_T2

01010808 00000010
# data[(37, 36)] : @ tile (8, 8) connect wire 1 (in_0_BUS16_S1_T3) to out_0_BUS16_S3_T3

F0000809 00000000
# data[(15, 0)] : init `data0` reg with const `0`

FF000809 0208F008
# data[(5, 0)] : alu_op = mux
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_CONST= 0x0
# data[(19, 18)]: data1: REG_BYPASS=0x2
# data[(25, 24)]:  bit0: REG_BYPASS=0x2

00030809 00000005
# data[(3, 0)] : @ tile (8, 9) connect wire 5 (out_BUS16_S1_T0) to data1

00040809 00000005
# data[(3, 0)] : @ tile (8, 9) connect wire 5 (out_BUS1_S2_T0) to bit0

00080809 40008003
# data[(1, 0)] : @ tile (8, 9) connect wire 3 (pe_out_res) to out_BUS16_S0_T0
# data[(11, 10)] : @ tile (8, 9) connect wire 0 (in_BUS16_S0_T0) to out_BUS16_S1_T0
# data[(15, 14)] : @ tile (8, 9) connect wire 2 (in_BUS16_S3_T2) to out_BUS16_S1_T2
# data[(25, 24)] : @ tile (8, 9) connect wire 0 (in_BUS16_S0_T2) to out_BUS16_S2_T2
# data[(31, 30)] : @ tile (8, 9) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

00090809 40000800
# data[(11, 10)] : @ tile (8, 9) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S1_T0
# data[(21, 20)] : @ tile (8, 9) connect wire 0 (in_BUS1_S0_T0) to out_BUS1_S2_T0
# data[(31, 30)] : @ tile (8, 9) connect wire 1 (in_BUS1_S1_T0) to out_BUS1_S3_T0

F000080A 0000003F
# data[(15, 0)] : init `data0` reg with const `63`

FF00080A 0008F004
# data[( 5,  0)]: alu_op = uge
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_CONST= 0x0
# data[(19, 18)]: data1: REG_BYPASS=0x2

0003080A 00000009
# data[(3, 0)] : @ tile (8, 10) connect wire 9 (out_BUS16_S1_T4) to data1

0008080A 02180001
# data[(1, 0)] : @ tile (8, 10) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S0_T0
# data[(19, 18)] : @ tile (8, 10) connect wire 2 (in_BUS16_S3_T4) to out_BUS16_S1_T4
# data[(21, 20)] : @ tile (8, 10) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S2_T0
# data[(25, 24)] : @ tile (8, 10) connect wire 2 (in_BUS16_S3_T2) to out_BUS16_S2_T2

0009080A 00203000
# data[(13, 12)] : @ tile (8, 10) connect wire 3 (pe_out_res_p) to out_BUS1_S1_T1
# data[(21, 20)] : @ tile (8, 10) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S2_T0

0000080B 00000055
# data[(7, 0)] : lut_value = 0x55

F400080B 00000000
# data[(0, 0)] : init `bit1` reg with const `0`

F500080B 00000000
# data[(0, 0)] : init `bit2` reg with const `0`

FF00080B 0200E00E
# data[(5, 0)] : alu_op = lut ; 0xE
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_LUT=0xE
# data[(25, 24)]: bit0: REG_BYPASS=0x2
# data[(27, 26)]: bit1: REG_CONST= 0x0
# data[(29, 28)]: bit2: REG_CONST= 0x0

0004080B 00000007
# data[(3, 0)] : @ tile (8, 11) connect wire 7 (out_BUS1_S2_T2) to bit0

0008080B 80000000
# data[(31, 30)] : @ tile (8, 11) connect wire 2 (in_BUS16_S2_T0) to out_BUS16_S3_T0

0108080B 00000004
# data[(35, 34)] : @ tile (8, 11) connect wire 1 (in_BUS16_S1_T2) to out_BUS16_S3_T2

0009080B 0000000C
# data[(3, 2)] : @ tile (8, 11) connect wire 3 (pe_out_res_p) to out_BUS1_S0_T1
# data[(11, 10)] : @ tile (8, 11) connect wire 0 (in_BUS1_S0_T0) to out_BUS1_S1_T0
# data[(25, 24)] : @ tile (8, 11) connect wire 0 (in_BUS1_S0_T2) to out_BUS1_S2_T2

0000080C 00040008
# data[(5, 3)] : @ tile (8, 12) connect wire 1 (in_0_BUS1_S2_T1) to out_0_BUS1_S0_T1
# data[(20, 18)] : @ tile (8, 12) connect wire 1 (in_0_BUS1_S2_T1) to out_0_BUS1_S1_T1
# data[(32, 30)] : @ tile (8, 12) connect wire 0 (in_0_BUS1_S0_T0) to out_0_BUS1_S2_T0

0100080C 00000000
# data[(32, 30)] : @ tile (8, 12) connect wire 0 (in_0_BUS1_S0_T0) to out_0_BUS1_S2_T0
# data[(38, 36)] : @ tile (8, 12) connect wire 0 (in_0_BUS1_S0_T2) to out_0_BUS1_S2_T2

0101080C 00000000
# data[(33, 32)] : @ tile (8, 12) connect wire 0 (in_0_BUS16_S0_T1) to out_0_BUS16_S3_T1

0000080D 000000EE
# data[(7, 0)] : lut_value = 0xEE

F500080D 00000000
# data[(0, 0)] : init `bit2` reg with const `0`

FF00080D 0A00E00E
# data[(5, 0)] : alu_op = lut ; 0xE
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_LUT=0xE
# data[(25, 24)]: bit0: REG_BYPASS=0x2
# data[(27, 26)]: bit1: REG_BYPASS=0x2
# data[(29, 28)]: bit2: REG_CONST= 0x0

0004080D 00000006
# data[(3, 0)] : @ tile (8, 13) connect wire 6 (out_BUS1_S2_T1) to bit0

0005080D 00000005
# data[(3, 0)] : @ tile (8, 13) connect wire 5 (out_BUS1_S1_T0) to bit1

0008080D 00400800
# data[(1, 0)] : @ tile (8, 13) connect wire 0 (in_BUS16_S1_T0) to out_BUS16_S0_T0
# data[(11, 10)] : @ tile (8, 13) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S1_T0
# data[(23, 22)] : @ tile (8, 13) connect wire 1 (in_BUS16_S1_T1) to out_BUS16_S2_T1

0009080D C0202800
# data[(11, 10)] : @ tile (8, 13) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S1_T0
# data[(13, 12)] : @ tile (8, 13) connect wire 2 (in_BUS1_S3_T1) to out_BUS1_S1_T1
# data[(21, 20)] : @ tile (8, 13) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S2_T0
# data[(23, 22)] : @ tile (8, 13) connect wire 0 (in_BUS1_S0_T1) to out_BUS1_S2_T1
# data[(25, 24)] : @ tile (8, 13) connect wire 0 (in_BUS1_S0_T2) to out_BUS1_S2_T2
# data[(31, 30)] : @ tile (8, 13) connect wire 3 (pe_out_res_p) to out_BUS1_S3_T0

0109080D 00000002
# data[(33, 32)] : @ tile (8, 13) connect wire 2 (in_BUS1_S2_T1) to out_BUS1_S3_T1

F000080E 0000003D
# data[(15, 0)] : init `data0` reg with const `61`

FF00080E 0008F004
# data[( 5,  0)]: alu_op = uge
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_CONST= 0x0
# data[(19, 18)]: data1: REG_BYPASS=0x2

0003080E 00000005
# data[(3, 0)] : @ tile (8, 14) connect wire 5 (out_BUS16_S1_T0) to data1

0008080E 00000400
# data[(11, 10)] : @ tile (8, 14) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S1_T0

0009080E 03000808
# data[(3, 2)] : @ tile (8, 14) connect wire 2 (in_BUS1_S3_T1) to out_BUS1_S0_T1
# data[(11, 10)] : @ tile (8, 14) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S1_T0
# data[(13, 12)] : @ tile (8, 14) connect wire 0 (in_BUS1_S0_T1) to out_BUS1_S1_T1
# data[(23, 22)] : @ tile (8, 14) connect wire 0 (in_BUS1_S0_T1) to out_BUS1_S2_T1
# data[(25, 24)] : @ tile (8, 14) connect wire 3 (pe_out_res_p) to out_BUS1_S2_T2

0000080F 00000055
# data[(7, 0)] : lut_value = 0x55

F400080F 00000000
# data[(0, 0)] : init `bit1` reg with const `0`

F500080F 00000000
# data[(0, 0)] : init `bit2` reg with const `0`

FF00080F 0200E00E
# data[(5, 0)] : alu_op = lut ; 0xE
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_LUT=0xE
# data[(25, 24)]: bit0: REG_BYPASS=0x2
# data[(27, 26)]: bit1: REG_CONST= 0x0
# data[(29, 28)]: bit2: REG_CONST= 0x0

0004080F 00000001
# data[(3, 0)] : @ tile (8, 15) connect wire 1 (in_BUS1_S2_T1) to bit0

0009080F 00C00000
# data[(23, 22)] : @ tile (8, 15) connect wire 3 (pe_out_res_p) to out_BUS1_S2_T1

00000901 000000EE
# data[(7, 0)] : lut_value = 0xEE

F5000901 00000000
# data[(0, 0)] : init `bit2` reg with const `0`

FF000901 0A00E00E
# data[(5, 0)] : alu_op = lut ; 0xE
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_LUT=0xE
# data[(25, 24)]: bit0: REG_BYPASS=0x2
# data[(27, 26)]: bit1: REG_BYPASS=0x2
# data[(29, 28)]: bit2: REG_CONST= 0x0

00040901 00000005
# data[(3, 0)] : @ tile (9, 1) connect wire 5 (out_BUS1_S2_T0) to bit0

00050901 00000005
# data[(3, 0)] : @ tile (9, 1) connect wire 5 (out_BUS1_S1_T0) to bit1

00080901 40000000
# data[(31, 30)] : @ tile (9, 1) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

00090901 C0200000
# data[(11, 10)] : @ tile (9, 1) connect wire 0 (in_BUS1_S0_T0) to out_BUS1_S1_T0
# data[(21, 20)] : @ tile (9, 1) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S2_T0
# data[(31, 30)] : @ tile (9, 1) connect wire 3 (pe_out_res_p) to out_BUS1_S3_T0

FF000902 000AF000
# data[( 5,  0)]: alu_op = add
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

00020902 00000006
# data[(3, 0)] : @ tile (9, 2) connect wire 6 (out_BUS16_S2_T1) to data0

00030902 00000006
# data[(3, 0)] : @ tile (9, 2) connect wire 6 (out_BUS16_S1_T1) to data1

00080902 40002808
# data[(3, 2)] : @ tile (9, 2) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S0_T1
# data[(7, 6)] : @ tile (9, 2) connect wire 0 (in_BUS16_S1_T3) to out_BUS16_S0_T3
# data[(11, 10)] : @ tile (9, 2) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S1_T0
# data[(13, 12)] : @ tile (9, 2) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S1_T1
# data[(23, 22)] : @ tile (9, 2) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S2_T1
# data[(31, 30)] : @ tile (9, 2) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

01080902 0000081D
# data[(33, 32)] : @ tile (9, 2) connect wire 1 (in_BUS16_S1_T1) to out_BUS16_S3_T1
# data[(35, 34)] : @ tile (9, 2) connect wire 3 (pe_out_res) to out_BUS16_S3_T2
# data[(37, 36)] : @ tile (9, 2) connect wire 1 (in_BUS16_S1_T3) to out_BUS16_S3_T3
# data[(43, 43)] : @ tile (9, 2) latch output wire out_BUS16_S0_T3

00090902 00200000
# data[(21, 20)] : @ tile (9, 2) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S2_T0

FF000903 000EF000
# data[( 5,  0)]: alu_op = add
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_DELAY= 0x3

00020903 00000005
# data[(3, 0)] : @ tile (9, 3) connect wire 5 (out_BUS16_S2_T0) to data0

00030903 00000006
# data[(3, 0)] : @ tile (9, 3) connect wire 6 (out_BUS16_S1_T1) to data1

00080903 00D0104A
# data[(1, 0)] : @ tile (9, 3) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S0_T0
# data[(3, 2)] : @ tile (9, 3) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S0_T1
# data[(7, 6)] : @ tile (9, 3) connect wire 1 (in_BUS16_S2_T3) to out_BUS16_S0_T3
# data[(13, 12)] : @ tile (9, 3) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S1_T1
# data[(21, 20)] : @ tile (9, 3) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S2_T0
# data[(23, 22)] : @ tile (9, 3) connect wire 3 (pe_out_res) to out_BUS16_S2_T1

01080903 00000004
# data[(35, 34)] : @ tile (9, 3) connect wire 1 (in_BUS16_S1_T2) to out_BUS16_S3_T2

00000904 00018010
# data[(5, 3)] : @ tile (9, 4) connect wire 2 (in_0_BUS1_S3_T1) to out_0_BUS1_S0_T1
# data[(17, 15)] : @ tile (9, 4) connect wire 3 (valid) to out_0_BUS1_S1_T0

01000904 00000004
# data[(35, 33)] : @ tile (9, 4) connect wire 2 (in_0_BUS1_S3_T1) to out_0_BUS1_S2_T1

00010904 00003841
# data[(1, 0)] : @ tile (9, 4) connect wire 1 (in_0_BUS16_S2_T0) to out_0_BUS16_S0_T0
# data[(7, 6)] : @ tile (9, 4) connect wire 1 (in_0_BUS16_S2_T3) to out_0_BUS16_S0_T3
# data[(11, 10)] : @ tile (9, 4) connect wire 2 (in_0_BUS16_S3_T0) to out_0_BUS16_S1_T0
# data[(13, 12)] : @ tile (9, 4) connect wire 3 (rdata) to out_0_BUS16_S1_T1

01010904 00000004
# data[(35, 34)] : @ tile (9, 4) connect wire 1 (in_0_BUS16_S1_T2) to out_0_BUS16_S3_T2

00020904 000001F4
# data[(1, 0)] : mode = linebuffer
# data[(2, 2)] : tile_en = 1
# data[(15, 3)] : fifo_depth = 62
# data[(18, 16)] : almost_full_count = 0
# data[(19, 19)] : chain_enable = 0

00090904 00000001
# data[(3, 0)] : @ tile (9, 4) connect wire 1 (in_0_BUS16_S2_T1) to wdata

000C0904 00000006
# data[(3, 0)] : @ tile (9, 4) connect wire 6 (out_0_BUS1_S2_T1) to wen

FF000905 000AF000
# data[( 5,  0)]: alu_op = add
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

00020905 00000000
# data[(3, 0)] : @ tile (9, 5) connect wire 0 (in_BUS16_S2_T0) to data0

00030905 00000005
# data[(3, 0)] : @ tile (9, 5) connect wire 5 (out_BUS16_S1_T0) to data1

00080905 00013840
# data[(7, 6)] : @ tile (9, 5) connect wire 1 (in_BUS16_S2_T3) to out_BUS16_S0_T3
# data[(11, 10)] : @ tile (9, 5) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S1_T0
# data[(13, 12)] : @ tile (9, 5) connect wire 3 (pe_out_res) to out_BUS16_S1_T1
# data[(17, 16)] : @ tile (9, 5) connect wire 1 (in_BUS16_S2_T3) to out_BUS16_S1_T3
# data[(19, 18)] : @ tile (9, 5) connect wire 0 (in_BUS16_S0_T4) to out_BUS16_S1_T4

01080905 00000010
# data[(37, 36)] : @ tile (9, 5) connect wire 1 (in_BUS16_S1_T3) to out_BUS16_S3_T3

00090905 00000004
# data[(3, 2)] : @ tile (9, 5) connect wire 1 (in_BUS1_S2_T1) to out_BUS1_S0_T1

01090905 00000000
# data[(33, 32)] : @ tile (9, 5) connect wire 0 (in_BUS1_S0_T1) to out_BUS1_S3_T1

F0000906 0000003B
# data[(15, 0)] : init `data0` reg with const `59`

FF000906 0008F004
# data[( 5,  0)]: alu_op = uge
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_CONST= 0x0
# data[(19, 18)]: data1: REG_BYPASS=0x2

00030906 00000000
# data[(3, 0)] : @ tile (9, 6) connect wire 0 (in_BUS16_S1_T0) to data1

00080906 20010000
# data[(17, 16)] : @ tile (9, 6) connect wire 1 (in_BUS16_S2_T3) to out_BUS16_S1_T3
# data[(29, 28)] : @ tile (9, 6) connect wire 2 (in_BUS16_S3_T4) to out_BUS16_S2_T4

00090906 00000007
# data[(1, 0)] : @ tile (9, 6) connect wire 3 (pe_out_res_p) to out_BUS1_S0_T0
# data[(3, 2)] : @ tile (9, 6) connect wire 1 (in_BUS1_S2_T1) to out_BUS1_S0_T1
# data[(23, 22)] : @ tile (9, 6) connect wire 0 (in_BUS1_S0_T1) to out_BUS1_S2_T1

00000907 00000088
# data[(7, 0)] : lut_value = 0x88

F5000907 00000000
# data[(0, 0)] : init `bit2` reg with const `0`

FF000907 0A00E00E
# data[(5, 0)] : alu_op = lut ; 0xE
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_LUT=0xE
# data[(25, 24)]: bit0: REG_BYPASS=0x2
# data[(27, 26)]: bit1: REG_BYPASS=0x2
# data[(29, 28)]: bit2: REG_CONST= 0x0

00040907 00000001
# data[(3, 0)] : @ tile (9, 7) connect wire 1 (in_BUS1_S2_T1) to bit0

00050907 00000000
# data[(3, 0)] : @ tile (9, 7) connect wire 0 (in_BUS1_S1_T0) to bit1

01080907 00000040
# data[(33, 32)] : @ tile (9, 7) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S3_T1
# data[(39, 38)] : @ tile (9, 7) connect wire 1 (in_BUS16_S1_T4) to out_BUS16_S3_T4

00090907 00000C05
# data[(1, 0)] : @ tile (9, 7) connect wire 1 (in_BUS1_S2_T0) to out_BUS1_S0_T0
# data[(3, 2)] : @ tile (9, 7) connect wire 1 (in_BUS1_S2_T1) to out_BUS1_S0_T1
# data[(11, 10)] : @ tile (9, 7) connect wire 3 (pe_out_res_p) to out_BUS1_S1_T0
# data[(23, 22)] : @ tile (9, 7) connect wire 0 (in_BUS1_S0_T1) to out_BUS1_S2_T1

01090907 00000002
# data[(33, 32)] : @ tile (9, 7) connect wire 2 (in_BUS1_S2_T1) to out_BUS1_S3_T1

00000908 00018009
# data[(2, 0)] : @ tile (9, 8) connect wire 1 (in_0_BUS1_S2_T0) to out_0_BUS1_S0_T0
# data[(5, 3)] : @ tile (9, 8) connect wire 1 (in_0_BUS1_S2_T1) to out_0_BUS1_S0_T1
# data[(17, 15)] : @ tile (9, 8) connect wire 3 (valid) to out_0_BUS1_S1_T0

01000908 00000000
# data[(35, 33)] : @ tile (9, 8) connect wire 0 (in_0_BUS1_S0_T1) to out_0_BUS1_S2_T1

00010908 0240C000
# data[(15, 14)] : @ tile (9, 8) connect wire 3 (rdata) to out_0_BUS16_S1_T2
# data[(23, 22)] : @ tile (9, 8) connect wire 1 (in_0_BUS16_S1_T1) to out_0_BUS16_S2_T1
# data[(25, 24)] : @ tile (9, 8) connect wire 2 (in_0_BUS16_S3_T2) to out_0_BUS16_S2_T2

01010908 00000010
# data[(37, 36)] : @ tile (9, 8) connect wire 1 (in_0_BUS16_S1_T3) to out_0_BUS16_S3_T3

00020908 000001F4
# data[(1, 0)] : mode = linebuffer
# data[(2, 2)] : tile_en = 1
# data[(15, 3)] : fifo_depth = 62
# data[(18, 16)] : almost_full_count = 0
# data[(19, 19)] : chain_enable = 0

00090908 00000007
# data[(3, 0)] : @ tile (9, 8) connect wire 7 (out_0_BUS16_S2_T2) to wdata

000C0908 00000001
# data[(3, 0)] : @ tile (9, 8) connect wire 1 (in_0_BUS1_S2_T1) to wen

00000909 00000055
# data[(7, 0)] : lut_value = 0x55

F4000909 00000000
# data[(0, 0)] : init `bit1` reg with const `0`

F5000909 00000000
# data[(0, 0)] : init `bit2` reg with const `0`

FF000909 0200E00E
# data[(5, 0)] : alu_op = lut ; 0xE
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_LUT=0xE
# data[(25, 24)]: bit0: REG_BYPASS=0x2
# data[(27, 26)]: bit1: REG_CONST= 0x0
# data[(29, 28)]: bit2: REG_CONST= 0x0

00040909 00000005
# data[(3, 0)] : @ tile (9, 9) connect wire 5 (out_BUS1_S2_T0) to bit0

00080909 40008000
# data[(15, 14)] : @ tile (9, 9) connect wire 2 (in_BUS16_S3_T2) to out_BUS16_S1_T2
# data[(31, 30)] : @ tile (9, 9) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

00090909 00E00404
# data[(3, 2)] : @ tile (9, 9) connect wire 1 (in_BUS1_S2_T1) to out_BUS1_S0_T1
# data[(11, 10)] : @ tile (9, 9) connect wire 1 (in_BUS1_S2_T0) to out_BUS1_S1_T0
# data[(21, 20)] : @ tile (9, 9) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S2_T0
# data[(23, 22)] : @ tile (9, 9) connect wire 3 (pe_out_res_p) to out_BUS1_S2_T1
# data[(31, 30)] : @ tile (9, 9) connect wire 0 (in_BUS1_S0_T0) to out_BUS1_S3_T0

0000090A 00000055
# data[(7, 0)] : lut_value = 0x55

F400090A 00000000
# data[(0, 0)] : init `bit1` reg with const `0`

F500090A 00000000
# data[(0, 0)] : init `bit2` reg with const `0`

FF00090A 0200E00E
# data[(5, 0)] : alu_op = lut ; 0xE
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_LUT=0xE
# data[(25, 24)]: bit0: REG_BYPASS=0x2
# data[(27, 26)]: bit1: REG_CONST= 0x0
# data[(29, 28)]: bit2: REG_CONST= 0x0

0004090A 00000006
# data[(3, 0)] : @ tile (9, 10) connect wire 6 (out_BUS1_S2_T1) to bit0

0008090A 00000000
# data[(31, 30)] : @ tile (9, 10) connect wire 0 (in_BUS16_S0_T0) to out_BUS16_S3_T0

0009090A 00B00004
# data[(3, 2)] : @ tile (9, 10) connect wire 1 (in_BUS1_S2_T1) to out_BUS1_S0_T1
# data[(21, 20)] : @ tile (9, 10) connect wire 3 (pe_out_res_p) to out_BUS1_S2_T0
# data[(23, 22)] : @ tile (9, 10) connect wire 2 (in_BUS1_S3_T1) to out_BUS1_S2_T1

F100090B 00000001
# data[(15, 0)] : init `data1` reg with const `1`

FF00090B 0002F000
# data[( 5,  0)]: alu_op = add
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_CONST= 0x0

0002090B 00000007
# data[(3, 0)] : @ tile (9, 11) connect wire 7 (out_BUS16_S2_T2) to data0

0008090B 01300003
# data[(1, 0)] : @ tile (9, 11) connect wire 3 (pe_out_res) to out_BUS16_S0_T0
# data[(15, 14)] : @ tile (9, 11) connect wire 0 (in_BUS16_S0_T2) to out_BUS16_S1_T2
# data[(21, 20)] : @ tile (9, 11) connect wire 3 (pe_out_res) to out_BUS16_S2_T0
# data[(25, 24)] : @ tile (9, 11) connect wire 1 (in_BUS16_S1_T2) to out_BUS16_S2_T2

0108090B 00008004
# data[(35, 34)] : @ tile (9, 11) connect wire 1 (in_BUS16_S1_T2) to out_BUS16_S3_T2
# data[(47, 47)] : @ tile (9, 11) latch output wire out_BUS16_S1_T2

0009090B 00001800
# data[(11, 10)] : @ tile (9, 11) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S1_T0
# data[(13, 12)] : @ tile (9, 11) connect wire 1 (in_BUS1_S2_T1) to out_BUS1_S1_T1

0000090C 00000010
# data[(5, 3)] : @ tile (9, 12) connect wire 2 (in_0_BUS1_S3_T1) to out_0_BUS1_S0_T1

0001090C 00000001
# data[(1, 0)] : @ tile (9, 12) connect wire 1 (in_0_BUS16_S2_T0) to out_0_BUS16_S0_T0
# data[(5, 4)] : @ tile (9, 12) connect wire 0 (in_0_BUS16_S1_T2) to out_0_BUS16_S0_T2
# data[(25, 24)] : @ tile (9, 12) connect wire 0 (in_0_BUS16_S0_T2) to out_0_BUS16_S2_T2

FF00090D 020AF008
# data[(5, 0)] : alu_op = mux
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2
# data[(25, 24)]:  bit0: REG_BYPASS=0x2

0002090D 00000005
# data[(3, 0)] : @ tile (9, 13) connect wire 5 (out_BUS16_S2_T0) to data0

0003090D 00000007
# data[(3, 0)] : @ tile (9, 13) connect wire 7 (out_BUS16_S1_T2) to data1

0004090D 00000001
# data[(3, 0)] : @ tile (9, 13) connect wire 1 (in_BUS1_S2_T1) to bit0

0008090D 83204010
# data[(1, 0)] : @ tile (9, 13) connect wire 0 (in_BUS16_S1_T0) to out_BUS16_S0_T0
# data[(5, 4)] : @ tile (9, 13) connect wire 1 (in_BUS16_S2_T2) to out_BUS16_S0_T2
# data[(15, 14)] : @ tile (9, 13) connect wire 1 (in_BUS16_S2_T2) to out_BUS16_S1_T2
# data[(21, 20)] : @ tile (9, 13) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S2_T0
# data[(25, 24)] : @ tile (9, 13) connect wire 3 (pe_out_res) to out_BUS16_S2_T2
# data[(31, 30)] : @ tile (9, 13) connect wire 2 (in_BUS16_S2_T0) to out_BUS16_S3_T0

0108090D 00000001
# data[(33, 32)] : @ tile (9, 13) connect wire 1 (in_BUS16_S1_T1) to out_BUS16_S3_T1

0009090D 00000008
# data[(3, 2)] : @ tile (9, 13) connect wire 2 (in_BUS1_S3_T1) to out_BUS1_S0_T1

FF00090E 020AF008
# data[(5, 0)] : alu_op = mux
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2
# data[(25, 24)]:  bit0: REG_BYPASS=0x2

0002090E 00000000
# data[(3, 0)] : @ tile (9, 14) connect wire 0 (in_BUS16_S2_T0) to data0

0003090E 00000001
# data[(3, 0)] : @ tile (9, 14) connect wire 1 (in_BUS16_S1_T1) to data1

0004090E 00000006
# data[(3, 0)] : @ tile (9, 14) connect wire 6 (out_BUS1_S2_T1) to bit0

0008090E 0000401C
# data[(3, 2)] : @ tile (9, 14) connect wire 3 (pe_out_res) to out_BUS16_S0_T1
# data[(5, 4)] : @ tile (9, 14) connect wire 1 (in_BUS16_S2_T2) to out_BUS16_S0_T2
# data[(15, 14)] : @ tile (9, 14) connect wire 1 (in_BUS16_S2_T2) to out_BUS16_S1_T2

0009090E 00801002
# data[(1, 0)] : @ tile (9, 14) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S0_T0
# data[(11, 10)] : @ tile (9, 14) connect wire 0 (in_BUS1_S0_T0) to out_BUS1_S1_T0
# data[(13, 12)] : @ tile (9, 14) connect wire 1 (in_BUS1_S2_T1) to out_BUS1_S1_T1
# data[(23, 22)] : @ tile (9, 14) connect wire 2 (in_BUS1_S3_T1) to out_BUS1_S2_T1

F000090F 00000002
# data[(15, 0)] : init `data0` reg with const `2`

FF00090F 0008F005
# data[( 5,  0)]: alu_op = ule
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_CONST= 0x0
# data[(19, 18)]: data1: REG_BYPASS=0x2

0003090F 00000007
# data[(3, 0)] : @ tile (9, 15) connect wire 7 (out_BUS16_S1_T2) to data1

0008090F 00005000
# data[(13, 12)] : @ tile (9, 15) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S1_T1
# data[(15, 14)] : @ tile (9, 15) connect wire 1 (in_BUS16_S2_T2) to out_BUS16_S1_T2

0009090F 00300400
# data[(11, 10)] : @ tile (9, 15) connect wire 1 (in_BUS1_S2_T0) to out_BUS1_S1_T0
# data[(21, 20)] : @ tile (9, 15) connect wire 3 (pe_out_res_p) to out_BUS1_S2_T0

F0000A01 00000002
# data[(15, 0)] : init `data0` reg with const `2`

FF000A01 0008F005
# data[( 5,  0)]: alu_op = ule
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_CONST= 0x0
# data[(19, 18)]: data1: REG_BYPASS=0x2

00030A01 00000003
# data[(3, 0)] : @ tile (10, 1) connect wire 3 (in_BUS16_S1_T3) to data1

00080A01 00000000
# data[(1, 0)] : @ tile (10, 1) connect wire 0 (in_BUS16_S1_T0) to out_BUS16_S0_T0
# data[(31, 30)] : @ tile (10, 1) connect wire 0 (in_BUS16_S0_T0) to out_BUS16_S3_T0

00090A01 00000C00
# data[(11, 10)] : @ tile (10, 1) connect wire 3 (pe_out_res_p) to out_BUS1_S1_T0

FF000A02 000AF00B
# data[( 5,  0)]: alu_op = mul
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

00020A02 00000007
# data[(3, 0)] : @ tile (10, 2) connect wire 7 (out_BUS16_S2_T2) to data0

00030A02 00000007
# data[(3, 0)] : @ tile (10, 2) connect wire 7 (out_BUS16_S1_T2) to data1

00080A02 40300801
# data[(1, 0)] : @ tile (10, 2) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S0_T0
# data[(11, 10)] : @ tile (10, 2) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S1_T0
# data[(15, 14)] : @ tile (10, 2) connect wire 0 (in_BUS16_S0_T2) to out_BUS16_S1_T2
# data[(21, 20)] : @ tile (10, 2) connect wire 3 (pe_out_res) to out_BUS16_S2_T0
# data[(25, 24)] : @ tile (10, 2) connect wire 0 (in_BUS16_S0_T2) to out_BUS16_S2_T2
# data[(31, 30)] : @ tile (10, 2) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

01080A02 00000011
# data[(33, 32)] : @ tile (10, 2) connect wire 1 (in_BUS16_S1_T1) to out_BUS16_S3_T1
# data[(37, 36)] : @ tile (10, 2) connect wire 1 (in_BUS16_S1_T3) to out_BUS16_S3_T3

FF000A03 000AF000
# data[( 5,  0)]: alu_op = add
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

00020A03 00000000
# data[(3, 0)] : @ tile (10, 3) connect wire 0 (in_BUS16_S2_T0) to data0

00030A03 00000006
# data[(3, 0)] : @ tile (10, 3) connect wire 6 (out_BUS16_S1_T1) to data1

00080A03 C1000000
# data[(13, 12)] : @ tile (10, 3) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S1_T1
# data[(25, 24)] : @ tile (10, 3) connect wire 1 (in_BUS16_S1_T2) to out_BUS16_S2_T2
# data[(31, 30)] : @ tile (10, 3) connect wire 3 (pe_out_res) to out_BUS16_S3_T0

01080A03 00000004
# data[(35, 34)] : @ tile (10, 3) connect wire 1 (in_BUS16_S1_T2) to out_BUS16_S3_T2

00000A04 00010000
# data[(17, 15)] : @ tile (10, 4) connect wire 2 (in_0_BUS1_S3_T0) to out_0_BUS1_S1_T0

00010A04 00800802
# data[(1, 0)] : @ tile (10, 4) connect wire 2 (in_0_BUS16_S3_T0) to out_0_BUS16_S0_T0
# data[(11, 10)] : @ tile (10, 4) connect wire 2 (in_0_BUS16_S3_T0) to out_0_BUS16_S1_T0
# data[(17, 16)] : @ tile (10, 4) connect wire 0 (in_0_BUS16_S0_T3) to out_0_BUS16_S1_T3
# data[(23, 22)] : @ tile (10, 4) connect wire 2 (in_0_BUS16_S3_T1) to out_0_BUS16_S2_T1

01010A04 00000004
# data[(35, 34)] : @ tile (10, 4) connect wire 1 (in_0_BUS16_S1_T2) to out_0_BUS16_S3_T2

FF000A05 000AF001
# data[( 5,  0)]: alu_op = sub
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

00020A05 00000000
# data[(3, 0)] : @ tile (10, 5) connect wire 0 (in_BUS16_S2_T0) to data0

00030A05 00000008
# data[(3, 0)] : @ tile (10, 5) connect wire 8 (out_BUS16_S1_T3) to data1

00080A05 08082003
# data[(1, 0)] : @ tile (10, 5) connect wire 3 (pe_out_res) to out_BUS16_S0_T0
# data[(13, 12)] : @ tile (10, 5) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S1_T1
# data[(17, 16)] : @ tile (10, 5) connect wire 0 (in_BUS16_S0_T3) to out_BUS16_S1_T3
# data[(19, 18)] : @ tile (10, 5) connect wire 2 (in_BUS16_S3_T4) to out_BUS16_S1_T4
# data[(27, 26)] : @ tile (10, 5) connect wire 2 (in_BUS16_S3_T3) to out_BUS16_S2_T3

01080A05 00020000
# data[(37, 36)] : @ tile (10, 5) connect wire 0 (in_BUS16_S0_T3) to out_BUS16_S3_T3
# data[(49, 49)] : @ tile (10, 5) latch output wire out_BUS16_S1_T4

F1000A06 00000001
# data[(15, 0)] : init `data1` reg with const `1`

FF000A06 0002F000
# data[( 5,  0)]: alu_op = add
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_CONST= 0x0

00020A06 00000006
# data[(3, 0)] : @ tile (10, 6) connect wire 6 (out_BUS16_S2_T1) to data0

00080A06 C4000C81
# data[(1, 0)] : @ tile (10, 6) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S0_T0
# data[(7, 6)] : @ tile (10, 6) connect wire 2 (in_BUS16_S3_T3) to out_BUS16_S0_T3
# data[(11, 10)] : @ tile (10, 6) connect wire 3 (pe_out_res) to out_BUS16_S1_T0
# data[(23, 22)] : @ tile (10, 6) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S2_T1
# data[(27, 26)] : @ tile (10, 6) connect wire 1 (in_BUS16_S1_T3) to out_BUS16_S2_T3
# data[(31, 30)] : @ tile (10, 6) connect wire 3 (pe_out_res) to out_BUS16_S3_T0

FF000A07 000AF000
# data[( 5,  0)]: alu_op = add
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

00020A07 00000005
# data[(3, 0)] : @ tile (10, 7) connect wire 5 (out_BUS16_S2_T0) to data0

00030A07 00000006
# data[(3, 0)] : @ tile (10, 7) connect wire 6 (out_BUS16_S1_T1) to data1

00080A07 00410403
# data[(1, 0)] : @ tile (10, 7) connect wire 3 (pe_out_res) to out_BUS16_S0_T0
# data[(11, 10)] : @ tile (10, 7) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S1_T0
# data[(13, 12)] : @ tile (10, 7) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S1_T1
# data[(17, 16)] : @ tile (10, 7) connect wire 1 (in_BUS16_S2_T3) to out_BUS16_S1_T3
# data[(21, 20)] : @ tile (10, 7) connect wire 0 (in_BUS16_S0_T0) to out_BUS16_S2_T0
# data[(23, 22)] : @ tile (10, 7) connect wire 1 (in_BUS16_S1_T1) to out_BUS16_S2_T1

01080A07 00010040
# data[(39, 38)] : @ tile (10, 7) connect wire 1 (in_BUS16_S1_T4) to out_BUS16_S3_T4
# data[(48, 48)] : @ tile (10, 7) latch output wire out_BUS16_S1_T3

00090A07 40000800
# data[(11, 10)] : @ tile (10, 7) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S1_T0
# data[(31, 30)] : @ tile (10, 7) connect wire 1 (in_BUS1_S1_T0) to out_BUS1_S3_T0

00000A08 80000000
# data[(32, 30)] : @ tile (10, 8) connect wire 2 (in_0_BUS1_S3_T0) to out_0_BUS1_S2_T0

01000A08 00000000
# data[(32, 30)] : @ tile (10, 8) connect wire 2 (in_0_BUS1_S3_T0) to out_0_BUS1_S2_T0

00010A08 02D0842C
# data[(3, 2)] : @ tile (10, 8) connect wire 3 (rdata) to out_0_BUS16_S0_T1
# data[(5, 4)] : @ tile (10, 8) connect wire 2 (in_0_BUS16_S3_T2) to out_0_BUS16_S0_T2
# data[(7, 6)] : @ tile (10, 8) connect wire 0 (in_0_BUS16_S1_T3) to out_0_BUS16_S0_T3
# data[(11, 10)] : @ tile (10, 8) connect wire 1 (in_0_BUS16_S2_T0) to out_0_BUS16_S1_T0
# data[(15, 14)] : @ tile (10, 8) connect wire 2 (in_0_BUS16_S3_T2) to out_0_BUS16_S1_T2
# data[(21, 20)] : @ tile (10, 8) connect wire 1 (in_0_BUS16_S1_T0) to out_0_BUS16_S2_T0
# data[(23, 22)] : @ tile (10, 8) connect wire 3 (rdata) to out_0_BUS16_S2_T1
# data[(25, 24)] : @ tile (10, 8) connect wire 2 (in_0_BUS16_S3_T2) to out_0_BUS16_S2_T2

01010A08 00000011
# data[(33, 32)] : @ tile (10, 8) connect wire 1 (in_0_BUS16_S1_T1) to out_0_BUS16_S3_T1
# data[(37, 36)] : @ tile (10, 8) connect wire 1 (in_0_BUS16_S1_T3) to out_0_BUS16_S3_T3

00020A08 000001F4
# data[(1, 0)] : mode = linebuffer
# data[(2, 2)] : tile_en = 1
# data[(15, 3)] : fifo_depth = 62
# data[(18, 16)] : almost_full_count = 0
# data[(19, 19)] : chain_enable = 0

00090A08 00000007
# data[(3, 0)] : @ tile (10, 8) connect wire 7 (out_0_BUS16_S2_T2) to wdata

000C0A08 00000005
# data[(3, 0)] : @ tile (10, 8) connect wire 5 (out_0_BUS1_S2_T0) to wen

FF000A09 000AF000
# data[( 5,  0)]: alu_op = add
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

00020A09 00000005
# data[(3, 0)] : @ tile (10, 9) connect wire 5 (out_BUS16_S2_T0) to data0

00030A09 00000007
# data[(3, 0)] : @ tile (10, 9) connect wire 7 (out_BUS16_S1_T2) to data1

00080A09 C0004064
# data[(3, 2)] : @ tile (10, 9) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S0_T1
# data[(5, 4)] : @ tile (10, 9) connect wire 2 (in_BUS16_S3_T2) to out_BUS16_S0_T2
# data[(7, 6)] : @ tile (10, 9) connect wire 1 (in_BUS16_S2_T3) to out_BUS16_S0_T3
# data[(15, 14)] : @ tile (10, 9) connect wire 1 (in_BUS16_S2_T2) to out_BUS16_S1_T2
# data[(21, 20)] : @ tile (10, 9) connect wire 0 (in_BUS16_S0_T0) to out_BUS16_S2_T0
# data[(31, 30)] : @ tile (10, 9) connect wire 3 (pe_out_res) to out_BUS16_S3_T0

01080A09 00000400
# data[(42, 42)] : @ tile (10, 9) latch output wire out_BUS16_S0_T2

00090A09 00000002
# data[(1, 0)] : @ tile (10, 9) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S0_T0

00000A0A 00000055
# data[(7, 0)] : lut_value = 0x55

F4000A0A 00000000
# data[(0, 0)] : init `bit1` reg with const `0`

F5000A0A 00000000
# data[(0, 0)] : init `bit2` reg with const `0`

FF000A0A 0200E00E
# data[(5, 0)] : alu_op = lut ; 0xE
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_LUT=0xE
# data[(25, 24)]: bit0: REG_BYPASS=0x2
# data[(27, 26)]: bit1: REG_CONST= 0x0
# data[(29, 28)]: bit2: REG_CONST= 0x0

00040A0A 00000000
# data[(3, 0)] : @ tile (10, 10) connect wire 0 (in_BUS1_S2_T0) to bit0

00080A0A 00105050
# data[(5, 4)] : @ tile (10, 10) connect wire 1 (in_BUS16_S2_T2) to out_BUS16_S0_T2
# data[(7, 6)] : @ tile (10, 10) connect wire 1 (in_BUS16_S2_T3) to out_BUS16_S0_T3
# data[(13, 12)] : @ tile (10, 10) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S1_T1
# data[(15, 14)] : @ tile (10, 10) connect wire 1 (in_BUS16_S2_T2) to out_BUS16_S1_T2
# data[(21, 20)] : @ tile (10, 10) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S2_T0

00090A0A 0000000C
# data[(3, 2)] : @ tile (10, 10) connect wire 3 (pe_out_res_p) to out_BUS1_S0_T1

00000A0B 00000088
# data[(7, 0)] : lut_value = 0x88

F5000A0B 00000000
# data[(0, 0)] : init `bit2` reg with const `0`

FF000A0B 0A00E00E
# data[(5, 0)] : alu_op = lut ; 0xE
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_LUT=0xE
# data[(25, 24)]: bit0: REG_BYPASS=0x2
# data[(27, 26)]: bit1: REG_BYPASS=0x2
# data[(29, 28)]: bit2: REG_CONST= 0x0

00040A0B 00000006
# data[(3, 0)] : @ tile (10, 11) connect wire 6 (out_BUS1_S2_T1) to bit0

00050A0B 00000000
# data[(3, 0)] : @ tile (10, 11) connect wire 0 (in_BUS1_S1_T0) to bit1

00080A0B 00000060
# data[(5, 4)] : @ tile (10, 11) connect wire 2 (in_BUS16_S3_T2) to out_BUS16_S0_T2
# data[(7, 6)] : @ tile (10, 11) connect wire 1 (in_BUS16_S2_T3) to out_BUS16_S0_T3

01080A0B 00000008
# data[(35, 34)] : @ tile (10, 11) connect wire 2 (in_BUS16_S2_T2) to out_BUS16_S3_T2

00090A0B 00801803
# data[(1, 0)] : @ tile (10, 11) connect wire 3 (pe_out_res_p) to out_BUS1_S0_T0
# data[(11, 10)] : @ tile (10, 11) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S1_T0
# data[(13, 12)] : @ tile (10, 11) connect wire 1 (in_BUS1_S2_T1) to out_BUS1_S1_T1
# data[(23, 22)] : @ tile (10, 11) connect wire 2 (in_BUS1_S3_T1) to out_BUS1_S2_T1

00000A0C 00008000
# data[(17, 15)] : @ tile (10, 12) connect wire 1 (in_0_BUS1_S2_T0) to out_0_BUS1_S1_T0

00010A0C 00000040
# data[(1, 0)] : @ tile (10, 12) connect wire 0 (in_0_BUS16_S1_T0) to out_0_BUS16_S0_T0
# data[(3, 2)] : @ tile (10, 12) connect wire 0 (in_0_BUS16_S1_T1) to out_0_BUS16_S0_T1
# data[(7, 6)] : @ tile (10, 12) connect wire 1 (in_0_BUS16_S2_T3) to out_0_BUS16_S0_T3

01010A0C 00000008
# data[(35, 34)] : @ tile (10, 12) connect wire 2 (in_0_BUS16_S2_T2) to out_0_BUS16_S3_T2

FF000A0D 000AF000
# data[( 5,  0)]: alu_op = add
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

00020A0D 00000005
# data[(3, 0)] : @ tile (10, 13) connect wire 5 (out_BUS16_S2_T0) to data0

00030A0D 00000006
# data[(3, 0)] : @ tile (10, 13) connect wire 6 (out_BUS16_S1_T1) to data1

00080A0D 80101C40
# data[(3, 2)] : @ tile (10, 13) connect wire 0 (in_BUS16_S1_T1) to out_BUS16_S0_T1
# data[(7, 6)] : @ tile (10, 13) connect wire 1 (in_BUS16_S2_T3) to out_BUS16_S0_T3
# data[(11, 10)] : @ tile (10, 13) connect wire 3 (pe_out_res) to out_BUS16_S1_T0
# data[(13, 12)] : @ tile (10, 13) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S1_T1
# data[(21, 20)] : @ tile (10, 13) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S2_T0
# data[(31, 30)] : @ tile (10, 13) connect wire 2 (in_BUS16_S2_T0) to out_BUS16_S3_T0

01080A0D 00000000
# data[(33, 32)] : @ tile (10, 13) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S3_T1

F0000A0E 00000000
# data[(15, 0)] : init `data0` reg with const `0`

FF000A0E 0208F008
# data[(5, 0)] : alu_op = mux
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_CONST= 0x0
# data[(19, 18)]: data1: REG_BYPASS=0x2
# data[(25, 24)]:  bit0: REG_BYPASS=0x2

00030A0E 00000008
# data[(3, 0)] : @ tile (10, 14) connect wire 8 (out_BUS16_S1_T3) to data1

00040A0E 00000006
# data[(3, 0)] : @ tile (10, 14) connect wire 6 (out_BUS1_S2_T1) to bit0

00080A0E 00418C00
# data[(11, 10)] : @ tile (10, 14) connect wire 3 (pe_out_res) to out_BUS16_S1_T0
# data[(15, 14)] : @ tile (10, 14) connect wire 2 (in_BUS16_S3_T2) to out_BUS16_S1_T2
# data[(17, 16)] : @ tile (10, 14) connect wire 1 (in_BUS16_S2_T3) to out_BUS16_S1_T3
# data[(23, 22)] : @ tile (10, 14) connect wire 1 (in_BUS16_S1_T1) to out_BUS16_S2_T1

01080A0E 00000002
# data[(33, 32)] : @ tile (10, 14) connect wire 2 (in_BUS16_S2_T1) to out_BUS16_S3_T1

00090A0E 00800800
# data[(11, 10)] : @ tile (10, 14) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S1_T0
# data[(23, 22)] : @ tile (10, 14) connect wire 2 (in_BUS1_S3_T1) to out_BUS1_S2_T1

00000A0F 00000088
# data[(7, 0)] : lut_value = 0x88

F5000A0F 00000000
# data[(0, 0)] : init `bit2` reg with const `0`

FF000A0F 0A00E00E
# data[(5, 0)] : alu_op = lut ; 0xE
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_LUT=0xE
# data[(25, 24)]: bit0: REG_BYPASS=0x2
# data[(27, 26)]: bit1: REG_BYPASS=0x2
# data[(29, 28)]: bit2: REG_CONST= 0x0

00040A0F 00000005
# data[(3, 0)] : @ tile (10, 15) connect wire 5 (out_BUS1_S2_T0) to bit0

00050A0F 00000000
# data[(3, 0)] : @ tile (10, 15) connect wire 0 (in_BUS1_S1_T0) to bit1

00080A0F 00002000
# data[(13, 12)] : @ tile (10, 15) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S1_T1

00090A0F 00200C00
# data[(11, 10)] : @ tile (10, 15) connect wire 3 (pe_out_res_p) to out_BUS1_S1_T0
# data[(21, 20)] : @ tile (10, 15) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S2_T0

FF000B01 000AF000
# data[( 5,  0)]: alu_op = add
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

00020B01 00000006
# data[(3, 0)] : @ tile (11, 1) connect wire 6 (out_BUS16_S2_T1) to data0

00030B01 00000001
# data[(3, 0)] : @ tile (11, 1) connect wire 1 (in_BUS16_S1_T1) to data1

00080B01 C0000000
# data[(23, 22)] : @ tile (11, 1) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S2_T1
# data[(31, 30)] : @ tile (11, 1) connect wire 3 (pe_out_res) to out_BUS16_S3_T0

01080B01 00000010
# data[(37, 36)] : @ tile (11, 1) connect wire 1 (in_BUS16_S1_T3) to out_BUS16_S3_T3

00090B01 00000002
# data[(1, 0)] : @ tile (11, 1) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S0_T0

00000B02 00000088
# data[(7, 0)] : lut_value = 0x88

F5000B02 00000000
# data[(0, 0)] : init `bit2` reg with const `0`

FF000B02 0A00E00E
# data[(5, 0)] : alu_op = lut ; 0xE
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_LUT=0xE
# data[(25, 24)]: bit0: REG_BYPASS=0x2
# data[(27, 26)]: bit1: REG_BYPASS=0x2
# data[(29, 28)]: bit2: REG_CONST= 0x0

00040B02 00000005
# data[(3, 0)] : @ tile (11, 2) connect wire 5 (out_BUS1_S2_T0) to bit0

00050B02 00000005
# data[(3, 0)] : @ tile (11, 2) connect wire 5 (out_BUS1_S1_T0) to bit1

00080B02 40000800
# data[(11, 10)] : @ tile (11, 2) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S1_T0
# data[(23, 22)] : @ tile (11, 2) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S2_T1
# data[(31, 30)] : @ tile (11, 2) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

01080B02 00000011
# data[(33, 32)] : @ tile (11, 2) connect wire 1 (in_BUS16_S1_T1) to out_BUS16_S3_T1
# data[(37, 36)] : @ tile (11, 2) connect wire 1 (in_BUS16_S1_T3) to out_BUS16_S3_T3

00090B02 00000400
# data[(1, 0)] : @ tile (11, 2) connect wire 0 (in_BUS1_S1_T0) to out_BUS1_S0_T0
# data[(11, 10)] : @ tile (11, 2) connect wire 1 (in_BUS1_S2_T0) to out_BUS1_S1_T0
# data[(21, 20)] : @ tile (11, 2) connect wire 0 (in_BUS1_S0_T0) to out_BUS1_S2_T0

F1000B03 000000FF
# data[(15, 0)] : init `data1` reg with const `255`

FF000B03 0002F045
# data[( 5,  0)]: alu_op = sle
# data[( 6,  6)]: unsigned=0x1
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_CONST= 0x0

00020B03 00000007
# data[(3, 0)] : @ tile (11, 3) connect wire 7 (out_BUS16_S2_T2) to data0

00080B03 01002000
# data[(5, 4)] : @ tile (11, 3) connect wire 0 (in_BUS16_S1_T2) to out_BUS16_S0_T2
# data[(13, 12)] : @ tile (11, 3) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S1_T1
# data[(23, 22)] : @ tile (11, 3) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S2_T1
# data[(25, 24)] : @ tile (11, 3) connect wire 1 (in_BUS16_S1_T2) to out_BUS16_S2_T2

01080B03 00000000
# data[(35, 34)] : @ tile (11, 3) connect wire 0 (in_BUS16_S0_T2) to out_BUS16_S3_T2

00090B03 0000000D
# data[(1, 0)] : @ tile (11, 3) connect wire 1 (in_BUS1_S2_T0) to out_BUS1_S0_T0
# data[(3, 2)] : @ tile (11, 3) connect wire 3 (pe_out_res_p) to out_BUS1_S0_T1
# data[(21, 20)] : @ tile (11, 3) connect wire 0 (in_BUS1_S0_T0) to out_BUS1_S2_T0

00000B04 000D0008
# data[(5, 3)] : @ tile (11, 4) connect wire 1 (in_0_BUS1_S2_T1) to out_0_BUS1_S0_T1
# data[(17, 15)] : @ tile (11, 4) connect wire 2 (in_0_BUS1_S3_T0) to out_0_BUS1_S1_T0
# data[(20, 18)] : @ tile (11, 4) connect wire 3 (valid) to out_0_BUS1_S1_T1
# data[(32, 30)] : @ tile (11, 4) connect wire 0 (in_0_BUS1_S0_T0) to out_0_BUS1_S2_T0

01000B04 00000000
# data[(32, 30)] : @ tile (11, 4) connect wire 0 (in_0_BUS1_S0_T0) to out_0_BUS1_S2_T0

00010B04 0012C810
# data[(5, 4)] : @ tile (11, 4) connect wire 1 (in_0_BUS16_S2_T2) to out_0_BUS16_S0_T2
# data[(11, 10)] : @ tile (11, 4) connect wire 2 (in_0_BUS16_S3_T0) to out_0_BUS16_S1_T0
# data[(15, 14)] : @ tile (11, 4) connect wire 3 (rdata) to out_0_BUS16_S1_T2
# data[(17, 16)] : @ tile (11, 4) connect wire 2 (in_0_BUS16_S3_T3) to out_0_BUS16_S1_T3
# data[(21, 20)] : @ tile (11, 4) connect wire 1 (in_0_BUS16_S1_T0) to out_0_BUS16_S2_T0
# data[(23, 22)] : @ tile (11, 4) connect wire 0 (in_0_BUS16_S0_T1) to out_0_BUS16_S2_T1
# data[(25, 24)] : @ tile (11, 4) connect wire 0 (in_0_BUS16_S0_T2) to out_0_BUS16_S2_T2

01010B04 0000000C
# data[(35, 34)] : @ tile (11, 4) connect wire 3 (rdata) to out_0_BUS16_S3_T2

00020B04 00000204
# data[(1, 0)] : mode = linebuffer
# data[(2, 2)] : tile_en = 1
# data[(15, 3)] : fifo_depth = 64
# data[(18, 16)] : almost_full_count = 0
# data[(19, 19)] : chain_enable = 0

00090B04 00000005
# data[(3, 0)] : @ tile (11, 4) connect wire 5 (out_0_BUS16_S2_T0) to wdata

000C0B04 00000000
# data[(3, 0)] : @ tile (11, 4) connect wire 0 (in_0_BUS1_S2_T0) to wen

F1000B05 00000001
# data[(15, 0)] : init `data1` reg with const `1`

FF000B05 0002F000
# data[( 5,  0)]: alu_op = add
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_CONST= 0x0

00020B05 00000009
# data[(3, 0)] : @ tile (11, 5) connect wire 9 (out_BUS16_S2_T4) to data0

00080B05 204822D0
# data[(5, 4)] : @ tile (11, 5) connect wire 1 (in_BUS16_S2_T2) to out_BUS16_S0_T2
# data[(7, 6)] : @ tile (11, 5) connect wire 3 (pe_out_res) to out_BUS16_S0_T3
# data[(9, 8)] : @ tile (11, 5) connect wire 2 (in_BUS16_S3_T4) to out_BUS16_S0_T4
# data[(13, 12)] : @ tile (11, 5) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S1_T1
# data[(19, 18)] : @ tile (11, 5) connect wire 2 (in_BUS16_S3_T4) to out_BUS16_S1_T4
# data[(23, 22)] : @ tile (11, 5) connect wire 1 (in_BUS16_S1_T1) to out_BUS16_S2_T1
# data[(25, 24)] : @ tile (11, 5) connect wire 0 (in_BUS16_S0_T2) to out_BUS16_S2_T2
# data[(29, 28)] : @ tile (11, 5) connect wire 2 (in_BUS16_S3_T4) to out_BUS16_S2_T4

00090B05 00000004
# data[(3, 2)] : @ tile (11, 5) connect wire 1 (in_BUS1_S2_T1) to out_BUS1_S0_T1
# data[(21, 20)] : @ tile (11, 5) connect wire 0 (in_BUS1_S0_T0) to out_BUS1_S2_T0

F1000B06 000000FF
# data[(15, 0)] : init `data1` reg with const `255`

FF000B06 0202F008
# data[(5, 0)] : alu_op = mux
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_CONST= 0x0
# data[(25, 24)]:  bit0: REG_BYPASS=0x2

00020B06 00000002
# data[(3, 0)] : @ tile (11, 6) connect wire 2 (in_BUS16_S2_T2) to data0

00040B06 00000001
# data[(3, 0)] : @ tile (11, 6) connect wire 1 (in_BUS1_S2_T1) to bit0

00080B06 0000014E
# data[(1, 0)] : @ tile (11, 6) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S0_T0
# data[(3, 2)] : @ tile (11, 6) connect wire 3 (pe_out_res) to out_BUS16_S0_T1
# data[(7, 6)] : @ tile (11, 6) connect wire 1 (in_BUS16_S2_T3) to out_BUS16_S0_T3
# data[(9, 8)] : @ tile (11, 6) connect wire 1 (in_BUS16_S2_T4) to out_BUS16_S0_T4
# data[(11, 10)] : @ tile (11, 6) connect wire 0 (in_BUS16_S0_T0) to out_BUS16_S1_T0
# data[(25, 24)] : @ tile (11, 6) connect wire 0 (in_BUS16_S0_T2) to out_BUS16_S2_T2

01080B06 00000000
# data[(37, 36)] : @ tile (11, 6) connect wire 0 (in_BUS16_S0_T3) to out_BUS16_S3_T3

00090B06 00000000
# data[(21, 20)] : @ tile (11, 6) connect wire 0 (in_BUS1_S0_T0) to out_BUS1_S2_T0

F0000B07 00000002
# data[(15, 0)] : init `data0` reg with const `2`

FF000B07 0008F005
# data[( 5,  0)]: alu_op = ule
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_CONST= 0x0
# data[(19, 18)]: data1: REG_BYPASS=0x2

00030B07 00000006
# data[(3, 0)] : @ tile (11, 7) connect wire 6 (out_BUS16_S1_T1) to data1

00080B07 08000845
# data[(1, 0)] : @ tile (11, 7) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S0_T0
# data[(3, 2)] : @ tile (11, 7) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S0_T1
# data[(7, 6)] : @ tile (11, 7) connect wire 1 (in_BUS16_S2_T3) to out_BUS16_S0_T3
# data[(11, 10)] : @ tile (11, 7) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S1_T0
# data[(13, 12)] : @ tile (11, 7) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S1_T1
# data[(17, 16)] : @ tile (11, 7) connect wire 0 (in_BUS16_S0_T3) to out_BUS16_S1_T3
# data[(21, 20)] : @ tile (11, 7) connect wire 0 (in_BUS16_S0_T0) to out_BUS16_S2_T0
# data[(25, 24)] : @ tile (11, 7) connect wire 0 (in_BUS16_S0_T2) to out_BUS16_S2_T2
# data[(27, 26)] : @ tile (11, 7) connect wire 2 (in_BUS16_S3_T3) to out_BUS16_S2_T3

01080B07 00000080
# data[(33, 32)] : @ tile (11, 7) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S3_T1
# data[(39, 38)] : @ tile (11, 7) connect wire 2 (in_BUS16_S2_T4) to out_BUS16_S3_T4

00090B07 40200003
# data[(1, 0)] : @ tile (11, 7) connect wire 3 (pe_out_res_p) to out_BUS1_S0_T0
# data[(21, 20)] : @ tile (11, 7) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S2_T0
# data[(31, 30)] : @ tile (11, 7) connect wire 1 (in_BUS1_S1_T0) to out_BUS1_S3_T0

00000B08 00000001
# data[(2, 0)] : @ tile (11, 8) connect wire 1 (in_0_BUS1_S2_T0) to out_0_BUS1_S0_T0

00010B08 40018845
# data[(1, 0)] : @ tile (11, 8) connect wire 1 (in_0_BUS16_S2_T0) to out_0_BUS16_S0_T0
# data[(3, 2)] : @ tile (11, 8) connect wire 1 (in_0_BUS16_S2_T1) to out_0_BUS16_S0_T1
# data[(7, 6)] : @ tile (11, 8) connect wire 1 (in_0_BUS16_S2_T3) to out_0_BUS16_S0_T3
# data[(11, 10)] : @ tile (11, 8) connect wire 2 (in_0_BUS16_S3_T0) to out_0_BUS16_S1_T0
# data[(15, 14)] : @ tile (11, 8) connect wire 2 (in_0_BUS16_S3_T2) to out_0_BUS16_S1_T2
# data[(17, 16)] : @ tile (11, 8) connect wire 1 (in_0_BUS16_S2_T3) to out_0_BUS16_S1_T3
# data[(21, 20)] : @ tile (11, 8) connect wire 0 (in_0_BUS16_S0_T0) to out_0_BUS16_S2_T0
# data[(23, 22)] : @ tile (11, 8) connect wire 0 (in_0_BUS16_S0_T1) to out_0_BUS16_S2_T1
# data[(25, 24)] : @ tile (11, 8) connect wire 0 (in_0_BUS16_S0_T2) to out_0_BUS16_S2_T2
# data[(27, 26)] : @ tile (11, 8) connect wire 0 (in_0_BUS16_S0_T3) to out_0_BUS16_S2_T3
# data[(31, 30)] : @ tile (11, 8) connect wire 1 (in_0_BUS16_S1_T0) to out_0_BUS16_S3_T0

01010B08 00000011
# data[(33, 32)] : @ tile (11, 8) connect wire 1 (in_0_BUS16_S1_T1) to out_0_BUS16_S3_T1
# data[(37, 36)] : @ tile (11, 8) connect wire 1 (in_0_BUS16_S1_T3) to out_0_BUS16_S3_T3

F1000B09 0000FF01
# data[(15, 0)] : init `data1` reg with const `65281`

FF000B09 0002F044
# data[( 5,  0)]: alu_op = smax
# data[( 6,  6)]: unsigned=0x1
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_CONST= 0x0

00020B09 00000001
# data[(3, 0)] : @ tile (11, 9) connect wire 1 (in_BUS16_S2_T1) to data0

00080B09 03000041
# data[(1, 0)] : @ tile (11, 9) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S0_T0
# data[(3, 2)] : @ tile (11, 9) connect wire 0 (in_BUS16_S1_T1) to out_BUS16_S0_T1
# data[(7, 6)] : @ tile (11, 9) connect wire 1 (in_BUS16_S2_T3) to out_BUS16_S0_T3
# data[(15, 14)] : @ tile (11, 9) connect wire 0 (in_BUS16_S0_T2) to out_BUS16_S1_T2
# data[(21, 20)] : @ tile (11, 9) connect wire 0 (in_BUS16_S0_T0) to out_BUS16_S2_T0
# data[(23, 22)] : @ tile (11, 9) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S2_T1
# data[(25, 24)] : @ tile (11, 9) connect wire 3 (pe_out_res) to out_BUS16_S2_T2
# data[(27, 26)] : @ tile (11, 9) connect wire 0 (in_BUS16_S0_T3) to out_BUS16_S2_T3

00090B09 00000001
# data[(1, 0)] : @ tile (11, 9) connect wire 1 (in_BUS1_S2_T0) to out_BUS1_S0_T0

F0000B0A 00000000
# data[(15, 0)] : init `data0` reg with const `0`

FF000B0A 0208F008
# data[(5, 0)] : alu_op = mux
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_CONST= 0x0
# data[(19, 18)]: data1: REG_BYPASS=0x2
# data[(25, 24)]:  bit0: REG_BYPASS=0x2

00030B0A 00000005
# data[(3, 0)] : @ tile (11, 10) connect wire 5 (out_BUS16_S1_T0) to data1

00040B0A 00000005
# data[(3, 0)] : @ tile (11, 10) connect wire 5 (out_BUS1_S2_T0) to bit0

00080B0A 42002447
# data[(1, 0)] : @ tile (11, 10) connect wire 3 (pe_out_res) to out_BUS16_S0_T0
# data[(3, 2)] : @ tile (11, 10) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S0_T1
# data[(7, 6)] : @ tile (11, 10) connect wire 1 (in_BUS16_S2_T3) to out_BUS16_S0_T3
# data[(11, 10)] : @ tile (11, 10) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S1_T0
# data[(13, 12)] : @ tile (11, 10) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S1_T1
# data[(21, 20)] : @ tile (11, 10) connect wire 0 (in_BUS16_S0_T0) to out_BUS16_S2_T0
# data[(23, 22)] : @ tile (11, 10) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S2_T1
# data[(25, 24)] : @ tile (11, 10) connect wire 2 (in_BUS16_S3_T2) to out_BUS16_S2_T2
# data[(27, 26)] : @ tile (11, 10) connect wire 0 (in_BUS16_S0_T3) to out_BUS16_S2_T3
# data[(31, 30)] : @ tile (11, 10) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

00090B0A 00000001
# data[(1, 0)] : @ tile (11, 10) connect wire 1 (in_BUS1_S2_T0) to out_BUS1_S0_T0
# data[(21, 20)] : @ tile (11, 10) connect wire 0 (in_BUS1_S0_T0) to out_BUS1_S2_T0

00000B0B 000000EE
# data[(7, 0)] : lut_value = 0xEE

F5000B0B 00000000
# data[(0, 0)] : init `bit2` reg with const `0`

FF000B0B 0A00E00E
# data[(5, 0)] : alu_op = lut ; 0xE
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_LUT=0xE
# data[(25, 24)]: bit0: REG_BYPASS=0x2
# data[(27, 26)]: bit1: REG_BYPASS=0x2
# data[(29, 28)]: bit2: REG_CONST= 0x0

00040B0B 00000006
# data[(3, 0)] : @ tile (11, 11) connect wire 6 (out_BUS1_S2_T1) to bit0

00050B0B 00000005
# data[(3, 0)] : @ tile (11, 11) connect wire 5 (out_BUS1_S1_T0) to bit1

00080B0B 00000045
# data[(1, 0)] : @ tile (11, 11) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S0_T0
# data[(3, 2)] : @ tile (11, 11) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S0_T1
# data[(7, 6)] : @ tile (11, 11) connect wire 1 (in_BUS16_S2_T3) to out_BUS16_S0_T3
# data[(21, 20)] : @ tile (11, 11) connect wire 0 (in_BUS16_S0_T0) to out_BUS16_S2_T0
# data[(23, 22)] : @ tile (11, 11) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S2_T1
# data[(27, 26)] : @ tile (11, 11) connect wire 0 (in_BUS16_S0_T3) to out_BUS16_S2_T3

00090B0B 40B00801
# data[(1, 0)] : @ tile (11, 11) connect wire 1 (in_BUS1_S2_T0) to out_BUS1_S0_T0
# data[(11, 10)] : @ tile (11, 11) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S1_T0
# data[(21, 20)] : @ tile (11, 11) connect wire 3 (pe_out_res_p) to out_BUS1_S2_T0
# data[(23, 22)] : @ tile (11, 11) connect wire 2 (in_BUS1_S3_T1) to out_BUS1_S2_T1
# data[(31, 30)] : @ tile (11, 11) connect wire 1 (in_BUS1_S1_T0) to out_BUS1_S3_T0

00000B0C 00010001
# data[(2, 0)] : @ tile (11, 12) connect wire 1 (in_0_BUS1_S2_T0) to out_0_BUS1_S0_T0
# data[(17, 15)] : @ tile (11, 12) connect wire 2 (in_0_BUS1_S3_T0) to out_0_BUS1_S1_T0

00010B0C 80001044
# data[(3, 2)] : @ tile (11, 12) connect wire 1 (in_0_BUS16_S2_T1) to out_0_BUS16_S0_T1
# data[(7, 6)] : @ tile (11, 12) connect wire 1 (in_0_BUS16_S2_T3) to out_0_BUS16_S0_T3
# data[(13, 12)] : @ tile (11, 12) connect wire 1 (in_0_BUS16_S2_T1) to out_0_BUS16_S1_T1
# data[(21, 20)] : @ tile (11, 12) connect wire 0 (in_0_BUS16_S0_T0) to out_0_BUS16_S2_T0
# data[(23, 22)] : @ tile (11, 12) connect wire 0 (in_0_BUS16_S0_T1) to out_0_BUS16_S2_T1
# data[(27, 26)] : @ tile (11, 12) connect wire 0 (in_0_BUS16_S0_T3) to out_0_BUS16_S2_T3
# data[(31, 30)] : @ tile (11, 12) connect wire 2 (in_0_BUS16_S2_T0) to out_0_BUS16_S3_T0

01010B0C 00000001
# data[(33, 32)] : @ tile (11, 12) connect wire 1 (in_0_BUS16_S1_T1) to out_0_BUS16_S3_T1

F0000B0D 00000000
# data[(15, 0)] : init `data0` reg with const `0`

FF000B0D 000CF000
# data[( 5,  0)]: alu_op = add
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_CONST= 0x0
# data[(19, 18)]: data1: REG_DELAY= 0x3

00030B0D 00000006
# data[(3, 0)] : @ tile (11, 13) connect wire 6 (out_BUS16_S1_T1) to data1

00080B0D 40601C40
# data[(7, 6)] : @ tile (11, 13) connect wire 1 (in_BUS16_S2_T3) to out_BUS16_S0_T3
# data[(11, 10)] : @ tile (11, 13) connect wire 3 (pe_out_res) to out_BUS16_S1_T0
# data[(13, 12)] : @ tile (11, 13) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S1_T1
# data[(21, 20)] : @ tile (11, 13) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S2_T0
# data[(23, 22)] : @ tile (11, 13) connect wire 1 (in_BUS16_S1_T1) to out_BUS16_S2_T1
# data[(27, 26)] : @ tile (11, 13) connect wire 0 (in_BUS16_S0_T3) to out_BUS16_S2_T3
# data[(31, 30)] : @ tile (11, 13) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

01080B0D 00000001
# data[(33, 32)] : @ tile (11, 13) connect wire 1 (in_BUS16_S1_T1) to out_BUS16_S3_T1

00090B0D 00000001
# data[(1, 0)] : @ tile (11, 13) connect wire 1 (in_BUS1_S2_T0) to out_BUS1_S0_T0

F0000B0E 0000003D
# data[(15, 0)] : init `data0` reg with const `61`

FF000B0E 0008F004
# data[( 5,  0)]: alu_op = uge
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_CONST= 0x0
# data[(19, 18)]: data1: REG_BYPASS=0x2

00030B0E 00000008
# data[(3, 0)] : @ tile (11, 14) connect wire 8 (out_BUS16_S1_T3) to data1

00080B0E 00018002
# data[(1, 0)] : @ tile (11, 14) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S0_T0
# data[(7, 6)] : @ tile (11, 14) connect wire 0 (in_BUS16_S1_T3) to out_BUS16_S0_T3
# data[(13, 12)] : @ tile (11, 14) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S1_T1
# data[(15, 14)] : @ tile (11, 14) connect wire 2 (in_BUS16_S3_T2) to out_BUS16_S1_T2
# data[(17, 16)] : @ tile (11, 14) connect wire 1 (in_BUS16_S2_T3) to out_BUS16_S1_T3
# data[(27, 26)] : @ tile (11, 14) connect wire 0 (in_BUS16_S0_T3) to out_BUS16_S2_T3

01080B0E 00000001
# data[(33, 32)] : @ tile (11, 14) connect wire 1 (in_BUS16_S1_T1) to out_BUS16_S3_T1

00090B0E 00003801
# data[(1, 0)] : @ tile (11, 14) connect wire 1 (in_BUS1_S2_T0) to out_BUS1_S0_T0
# data[(11, 10)] : @ tile (11, 14) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S1_T0
# data[(13, 12)] : @ tile (11, 14) connect wire 3 (pe_out_res_p) to out_BUS1_S1_T1

FF000B0F 020AF008
# data[(5, 0)] : alu_op = mux
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2
# data[(25, 24)]:  bit0: REG_BYPASS=0x2

00020B0F 00000000
# data[(3, 0)] : @ tile (11, 15) connect wire 0 (in_BUS16_S2_T0) to data0

00030B0F 00000008
# data[(3, 0)] : @ tile (11, 15) connect wire 8 (out_BUS16_S1_T3) to data1

00040B0F 00000006
# data[(3, 0)] : @ tile (11, 15) connect wire 6 (out_BUS1_S2_T1) to bit0

00080B0F 0C810000
# data[(17, 16)] : @ tile (11, 15) connect wire 1 (in_BUS16_S2_T3) to out_BUS16_S1_T3
# data[(23, 22)] : @ tile (11, 15) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S2_T1
# data[(27, 26)] : @ tile (11, 15) connect wire 3 (pe_out_res) to out_BUS16_S2_T3

00090B0F 80400800
# data[(11, 10)] : @ tile (11, 15) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S1_T0
# data[(23, 22)] : @ tile (11, 15) connect wire 1 (in_BUS1_S1_T1) to out_BUS1_S2_T1
# data[(31, 30)] : @ tile (11, 15) connect wire 2 (in_BUS1_S2_T0) to out_BUS1_S3_T0

F1000C01 00000001
# data[(15, 0)] : init `data1` reg with const `1`

FF000C01 0002F000
# data[( 5,  0)]: alu_op = add
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_CONST= 0x0

00020C01 00000008
# data[(3, 0)] : @ tile (12, 1) connect wire 8 (out_BUS16_S2_T3) to data0

00080C01 000000C0
# data[(7, 6)] : @ tile (12, 1) connect wire 3 (pe_out_res) to out_BUS16_S0_T3
# data[(27, 26)] : @ tile (12, 1) connect wire 0 (in_BUS16_S0_T3) to out_BUS16_S2_T3

01080C01 00000000
# data[(33, 32)] : @ tile (12, 1) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S3_T1
# data[(37, 36)] : @ tile (12, 1) connect wire 0 (in_BUS16_S0_T3) to out_BUS16_S3_T3

00090C01 00000000
# data[(1, 0)] : @ tile (12, 1) connect wire 0 (in_BUS1_S1_T0) to out_BUS1_S0_T0

FF000C02 000AF001
# data[( 5,  0)]: alu_op = sub
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

00020C02 00000005
# data[(3, 0)] : @ tile (12, 2) connect wire 5 (out_BUS16_S2_T0) to data0

00030C02 00000003
# data[(3, 0)] : @ tile (12, 2) connect wire 3 (in_BUS16_S1_T3) to data1

00080C02 40000870
# data[(1, 0)] : @ tile (12, 2) connect wire 0 (in_BUS16_S1_T0) to out_BUS16_S0_T0
# data[(5, 4)] : @ tile (12, 2) connect wire 3 (pe_out_res) to out_BUS16_S0_T2
# data[(7, 6)] : @ tile (12, 2) connect wire 1 (in_BUS16_S2_T3) to out_BUS16_S0_T3
# data[(11, 10)] : @ tile (12, 2) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S1_T0
# data[(13, 12)] : @ tile (12, 2) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S1_T1
# data[(21, 20)] : @ tile (12, 2) connect wire 0 (in_BUS16_S0_T0) to out_BUS16_S2_T0
# data[(23, 22)] : @ tile (12, 2) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S2_T1
# data[(27, 26)] : @ tile (12, 2) connect wire 0 (in_BUS16_S0_T3) to out_BUS16_S2_T3
# data[(31, 30)] : @ tile (12, 2) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

01080C02 00000011
# data[(33, 32)] : @ tile (12, 2) connect wire 1 (in_BUS16_S1_T1) to out_BUS16_S3_T1
# data[(37, 36)] : @ tile (12, 2) connect wire 1 (in_BUS16_S1_T3) to out_BUS16_S3_T3

00090C02 80000000
# data[(31, 30)] : @ tile (12, 2) connect wire 2 (in_BUS1_S2_T0) to out_BUS1_S3_T0

FF000C03 000AF000
# data[( 5,  0)]: alu_op = add
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

00020C03 00000007
# data[(3, 0)] : @ tile (12, 3) connect wire 7 (out_BUS16_S2_T2) to data0

00030C03 00000005
# data[(3, 0)] : @ tile (12, 3) connect wire 5 (out_BUS16_S1_T0) to data1

00080C03 00B00449
# data[(1, 0)] : @ tile (12, 3) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S0_T0
# data[(3, 2)] : @ tile (12, 3) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S0_T1
# data[(7, 6)] : @ tile (12, 3) connect wire 1 (in_BUS16_S2_T3) to out_BUS16_S0_T3
# data[(11, 10)] : @ tile (12, 3) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S1_T0
# data[(13, 12)] : @ tile (12, 3) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S1_T1
# data[(21, 20)] : @ tile (12, 3) connect wire 3 (pe_out_res) to out_BUS16_S2_T0
# data[(23, 22)] : @ tile (12, 3) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S2_T1
# data[(25, 24)] : @ tile (12, 3) connect wire 0 (in_BUS16_S0_T2) to out_BUS16_S2_T2
# data[(27, 26)] : @ tile (12, 3) connect wire 0 (in_BUS16_S0_T3) to out_BUS16_S2_T3

01080C03 00080008
# data[(35, 34)] : @ tile (12, 3) connect wire 2 (in_BUS16_S2_T2) to out_BUS16_S3_T2
# data[(51, 51)] : @ tile (12, 3) latch output wire out_BUS16_S2_T1

00000C04 80080000
# data[(20, 18)] : @ tile (12, 4) connect wire 2 (in_0_BUS1_S3_T1) to out_0_BUS1_S1_T1
# data[(32, 30)] : @ tile (12, 4) connect wire 2 (in_0_BUS1_S3_T0) to out_0_BUS1_S2_T0

01000C04 00000000
# data[(32, 30)] : @ tile (12, 4) connect wire 2 (in_0_BUS1_S3_T0) to out_0_BUS1_S2_T0

00010C04 8002884C
# data[(3, 2)] : @ tile (12, 4) connect wire 3 (rdata) to out_0_BUS16_S0_T1
# data[(7, 6)] : @ tile (12, 4) connect wire 1 (in_0_BUS16_S2_T3) to out_0_BUS16_S0_T3
# data[(11, 10)] : @ tile (12, 4) connect wire 2 (in_0_BUS16_S3_T0) to out_0_BUS16_S1_T0
# data[(15, 14)] : @ tile (12, 4) connect wire 2 (in_0_BUS16_S3_T2) to out_0_BUS16_S1_T2
# data[(17, 16)] : @ tile (12, 4) connect wire 2 (in_0_BUS16_S3_T3) to out_0_BUS16_S1_T3
# data[(23, 22)] : @ tile (12, 4) connect wire 0 (in_0_BUS16_S0_T1) to out_0_BUS16_S2_T1
# data[(25, 24)] : @ tile (12, 4) connect wire 0 (in_0_BUS16_S0_T2) to out_0_BUS16_S2_T2
# data[(27, 26)] : @ tile (12, 4) connect wire 0 (in_0_BUS16_S0_T3) to out_0_BUS16_S2_T3
# data[(31, 30)] : @ tile (12, 4) connect wire 2 (in_0_BUS16_S2_T0) to out_0_BUS16_S3_T0

00020C04 000001F4
# data[(1, 0)] : mode = linebuffer
# data[(2, 2)] : tile_en = 1
# data[(15, 3)] : fifo_depth = 62
# data[(18, 16)] : almost_full_count = 0
# data[(19, 19)] : chain_enable = 0

00090C04 00000001
# data[(3, 0)] : @ tile (12, 4) connect wire 1 (in_0_BUS16_S2_T1) to wdata

000C0C04 00000005
# data[(3, 0)] : @ tile (12, 4) connect wire 5 (out_0_BUS1_S2_T0) to wen

FF000C05 000EF000
# data[( 5,  0)]: alu_op = add
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_DELAY= 0x3

00020C05 00000005
# data[(3, 0)] : @ tile (12, 5) connect wire 5 (out_BUS16_S2_T0) to data0

00030C05 00000001
# data[(3, 0)] : @ tile (12, 5) connect wire 1 (in_BUS16_S1_T1) to data1

00080C05 00800244
# data[(3, 2)] : @ tile (12, 5) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S0_T1
# data[(7, 6)] : @ tile (12, 5) connect wire 1 (in_BUS16_S2_T3) to out_BUS16_S0_T3
# data[(9, 8)] : @ tile (12, 5) connect wire 2 (in_BUS16_S3_T4) to out_BUS16_S0_T4
# data[(17, 16)] : @ tile (12, 5) connect wire 0 (in_BUS16_S0_T3) to out_BUS16_S1_T3
# data[(21, 20)] : @ tile (12, 5) connect wire 0 (in_BUS16_S0_T0) to out_BUS16_S2_T0
# data[(23, 22)] : @ tile (12, 5) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S2_T1
# data[(25, 24)] : @ tile (12, 5) connect wire 0 (in_BUS16_S0_T2) to out_BUS16_S2_T2
# data[(27, 26)] : @ tile (12, 5) connect wire 0 (in_BUS16_S0_T3) to out_BUS16_S2_T3

01080C05 00000003
# data[(33, 32)] : @ tile (12, 5) connect wire 3 (pe_out_res) to out_BUS16_S3_T1

00000C06 000000EE
# data[(7, 0)] : lut_value = 0xEE

F5000C06 00000000
# data[(0, 0)] : init `bit2` reg with const `0`

FF000C06 0A00E00E
# data[(5, 0)] : alu_op = lut ; 0xE
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_LUT=0xE
# data[(25, 24)]: bit0: REG_BYPASS=0x2
# data[(27, 26)]: bit1: REG_BYPASS=0x2
# data[(29, 28)]: bit2: REG_CONST= 0x0

00040C06 00000006
# data[(3, 0)] : @ tile (12, 6) connect wire 6 (out_BUS1_S2_T1) to bit0

00050C06 00000005
# data[(3, 0)] : @ tile (12, 6) connect wire 5 (out_BUS1_S1_T0) to bit1

00080C06 00240044
# data[(3, 2)] : @ tile (12, 6) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S0_T1
# data[(7, 6)] : @ tile (12, 6) connect wire 1 (in_BUS16_S2_T3) to out_BUS16_S0_T3
# data[(19, 18)] : @ tile (12, 6) connect wire 1 (in_BUS16_S2_T4) to out_BUS16_S1_T4
# data[(21, 20)] : @ tile (12, 6) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S2_T0
# data[(25, 24)] : @ tile (12, 6) connect wire 0 (in_BUS16_S0_T2) to out_BUS16_S2_T2
# data[(27, 26)] : @ tile (12, 6) connect wire 0 (in_BUS16_S0_T3) to out_BUS16_S2_T3

01080C06 00200000
# data[(53, 53)] : @ tile (12, 6) latch output wire out_BUS16_S2_T3

00090C06 00000003
# data[(1, 0)] : @ tile (12, 6) connect wire 3 (pe_out_res_p) to out_BUS1_S0_T0
# data[(11, 10)] : @ tile (12, 6) connect wire 0 (in_BUS1_S0_T0) to out_BUS1_S1_T0
# data[(23, 22)] : @ tile (12, 6) connect wire 0 (in_BUS1_S0_T1) to out_BUS1_S2_T1

FF000C07 000AF001
# data[( 5,  0)]: alu_op = sub
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

00020C07 00000005
# data[(3, 0)] : @ tile (12, 7) connect wire 5 (out_BUS16_S2_T0) to data0

00030C07 00000001
# data[(3, 0)] : @ tile (12, 7) connect wire 1 (in_BUS16_S1_T1) to data1

00080C07 0B100844
# data[(3, 2)] : @ tile (12, 7) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S0_T1
# data[(7, 6)] : @ tile (12, 7) connect wire 1 (in_BUS16_S2_T3) to out_BUS16_S0_T3
# data[(11, 10)] : @ tile (12, 7) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S1_T0
# data[(21, 20)] : @ tile (12, 7) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S2_T0
# data[(25, 24)] : @ tile (12, 7) connect wire 3 (pe_out_res) to out_BUS16_S2_T2
# data[(27, 26)] : @ tile (12, 7) connect wire 2 (in_BUS16_S3_T3) to out_BUS16_S2_T3

00090C07 40000001
# data[(1, 0)] : @ tile (12, 7) connect wire 1 (in_BUS1_S2_T0) to out_BUS1_S0_T0
# data[(21, 20)] : @ tile (12, 7) connect wire 0 (in_BUS1_S0_T0) to out_BUS1_S2_T0
# data[(23, 22)] : @ tile (12, 7) connect wire 0 (in_BUS1_S0_T1) to out_BUS1_S2_T1
# data[(31, 30)] : @ tile (12, 7) connect wire 1 (in_BUS1_S1_T0) to out_BUS1_S3_T0

00000C08 00008000
# data[(17, 15)] : @ tile (12, 8) connect wire 1 (in_0_BUS1_S2_T0) to out_0_BUS1_S1_T0
# data[(32, 30)] : @ tile (12, 8) connect wire 0 (in_0_BUS1_S0_T0) to out_0_BUS1_S2_T0

01000C08 00000000
# data[(32, 30)] : @ tile (12, 8) connect wire 0 (in_0_BUS1_S0_T0) to out_0_BUS1_S2_T0
# data[(35, 33)] : @ tile (12, 8) connect wire 0 (in_0_BUS1_S0_T1) to out_0_BUS1_S2_T1

00010C08 00028006
# data[(1, 0)] : @ tile (12, 8) connect wire 2 (in_0_BUS16_S3_T0) to out_0_BUS16_S0_T0
# data[(3, 2)] : @ tile (12, 8) connect wire 1 (in_0_BUS16_S2_T1) to out_0_BUS16_S0_T1
# data[(7, 6)] : @ tile (12, 8) connect wire 0 (in_0_BUS16_S1_T3) to out_0_BUS16_S0_T3
# data[(15, 14)] : @ tile (12, 8) connect wire 2 (in_0_BUS16_S3_T2) to out_0_BUS16_S1_T2
# data[(17, 16)] : @ tile (12, 8) connect wire 2 (in_0_BUS16_S3_T3) to out_0_BUS16_S1_T3
# data[(31, 30)] : @ tile (12, 8) connect wire 0 (in_0_BUS16_S0_T0) to out_0_BUS16_S3_T0

01010C08 00000020
# data[(33, 32)] : @ tile (12, 8) connect wire 0 (in_0_BUS16_S0_T1) to out_0_BUS16_S3_T1
# data[(37, 36)] : @ tile (12, 8) connect wire 2 (in_0_BUS16_S2_T3) to out_0_BUS16_S3_T3

F0000C09 00000002
# data[(15, 0)] : init `data0` reg with const `2`

FF000C09 0008F005
# data[( 5,  0)]: alu_op = ule
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_CONST= 0x0
# data[(19, 18)]: data1: REG_BYPASS=0x2

00030C09 00000007
# data[(3, 0)] : @ tile (12, 9) connect wire 7 (out_BUS16_S1_T2) to data1

00080C09 00408045
# data[(1, 0)] : @ tile (12, 9) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S0_T0
# data[(3, 2)] : @ tile (12, 9) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S0_T1
# data[(7, 6)] : @ tile (12, 9) connect wire 1 (in_BUS16_S2_T3) to out_BUS16_S0_T3
# data[(15, 14)] : @ tile (12, 9) connect wire 2 (in_BUS16_S3_T2) to out_BUS16_S1_T2
# data[(21, 20)] : @ tile (12, 9) connect wire 0 (in_BUS16_S0_T0) to out_BUS16_S2_T0
# data[(23, 22)] : @ tile (12, 9) connect wire 1 (in_BUS16_S1_T1) to out_BUS16_S2_T1

01080C09 01000002
# data[(33, 32)] : @ tile (12, 9) connect wire 2 (in_BUS16_S2_T1) to out_BUS16_S3_T1
# data[(56, 56)] : @ tile (12, 9) latch output wire out_BUS16_S3_T1

00090C09 00000003
# data[(1, 0)] : @ tile (12, 9) connect wire 3 (pe_out_res_p) to out_BUS1_S0_T0
# data[(21, 20)] : @ tile (12, 9) connect wire 0 (in_BUS1_S0_T0) to out_BUS1_S2_T0
# data[(23, 22)] : @ tile (12, 9) connect wire 0 (in_BUS1_S0_T1) to out_BUS1_S2_T1

FF000C0A 000EF000
# data[( 5,  0)]: alu_op = add
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_DELAY= 0x3

00020C0A 00000000
# data[(3, 0)] : @ tile (12, 10) connect wire 0 (in_BUS16_S2_T0) to data0

00030C0A 00000002
# data[(3, 0)] : @ tile (12, 10) connect wire 2 (in_BUS16_S1_T2) to data1

00080C0A 40002C44
# data[(3, 2)] : @ tile (12, 10) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S0_T1
# data[(7, 6)] : @ tile (12, 10) connect wire 1 (in_BUS16_S2_T3) to out_BUS16_S0_T3
# data[(11, 10)] : @ tile (12, 10) connect wire 3 (pe_out_res) to out_BUS16_S1_T0
# data[(13, 12)] : @ tile (12, 10) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S1_T1
# data[(21, 20)] : @ tile (12, 10) connect wire 0 (in_BUS16_S0_T0) to out_BUS16_S2_T0
# data[(31, 30)] : @ tile (12, 10) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

00090C0A 00000001
# data[(1, 0)] : @ tile (12, 10) connect wire 1 (in_BUS1_S2_T0) to out_BUS1_S0_T0
# data[(21, 20)] : @ tile (12, 10) connect wire 0 (in_BUS1_S0_T0) to out_BUS1_S2_T0
# data[(23, 22)] : @ tile (12, 10) connect wire 0 (in_BUS1_S0_T1) to out_BUS1_S2_T1

F0000C0B 00000000
# data[(15, 0)] : init `data0` reg with const `0`

FF000C0B 000CF000
# data[( 5,  0)]: alu_op = add
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_CONST= 0x0
# data[(19, 18)]: data1: REG_DELAY= 0x3

00030C0B 00000006
# data[(3, 0)] : @ tile (12, 11) connect wire 6 (out_BUS16_S1_T1) to data1

00080C0B 00100C44
# data[(3, 2)] : @ tile (12, 11) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S0_T1
# data[(7, 6)] : @ tile (12, 11) connect wire 1 (in_BUS16_S2_T3) to out_BUS16_S0_T3
# data[(11, 10)] : @ tile (12, 11) connect wire 3 (pe_out_res) to out_BUS16_S1_T0
# data[(13, 12)] : @ tile (12, 11) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S1_T1
# data[(21, 20)] : @ tile (12, 11) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S2_T0

00090C0B 80200000
# data[(21, 20)] : @ tile (12, 11) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S2_T0
# data[(23, 22)] : @ tile (12, 11) connect wire 0 (in_BUS1_S0_T1) to out_BUS1_S2_T1
# data[(31, 30)] : @ tile (12, 11) connect wire 2 (in_BUS1_S2_T0) to out_BUS1_S3_T0

00000C0C 00010000
# data[(17, 15)] : @ tile (12, 12) connect wire 2 (in_0_BUS1_S3_T0) to out_0_BUS1_S1_T0

01000C0C 00000000
# data[(35, 33)] : @ tile (12, 12) connect wire 0 (in_0_BUS1_S0_T1) to out_0_BUS1_S2_T1

00010C0C 00000048
# data[(3, 2)] : @ tile (12, 12) connect wire 2 (in_0_BUS16_S3_T1) to out_0_BUS16_S0_T1
# data[(7, 6)] : @ tile (12, 12) connect wire 1 (in_0_BUS16_S2_T3) to out_0_BUS16_S0_T3
# data[(13, 12)] : @ tile (12, 12) connect wire 0 (in_0_BUS16_S0_T1) to out_0_BUS16_S1_T1
# data[(23, 22)] : @ tile (12, 12) connect wire 0 (in_0_BUS16_S0_T1) to out_0_BUS16_S2_T1

01010C0C 00000002
# data[(33, 32)] : @ tile (12, 12) connect wire 2 (in_0_BUS16_S2_T1) to out_0_BUS16_S3_T1

FF000C0D 000AF000
# data[( 5,  0)]: alu_op = add
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

00020C0D 00000005
# data[(3, 0)] : @ tile (12, 13) connect wire 5 (out_BUS16_S2_T0) to data0

00030C0D 00000006
# data[(3, 0)] : @ tile (12, 13) connect wire 6 (out_BUS16_S1_T1) to data1

00080C0D C0601040
# data[(7, 6)] : @ tile (12, 13) connect wire 1 (in_BUS16_S2_T3) to out_BUS16_S0_T3
# data[(13, 12)] : @ tile (12, 13) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S1_T1
# data[(21, 20)] : @ tile (12, 13) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S2_T0
# data[(23, 22)] : @ tile (12, 13) connect wire 1 (in_BUS16_S1_T1) to out_BUS16_S2_T1
# data[(31, 30)] : @ tile (12, 13) connect wire 3 (pe_out_res) to out_BUS16_S3_T0

01080C0D 00000000
# data[(33, 32)] : @ tile (12, 13) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S3_T1

00090C0D 00000000
# data[(11, 10)] : @ tile (12, 13) connect wire 0 (in_BUS1_S0_T0) to out_BUS1_S1_T0
# data[(23, 22)] : @ tile (12, 13) connect wire 0 (in_BUS1_S0_T1) to out_BUS1_S2_T1

F1000C0E 00000001
# data[(15, 0)] : init `data1` reg with const `1`

FF000C0E 0002F000
# data[( 5,  0)]: alu_op = add
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_CONST= 0x0

00020C0E 00000007
# data[(3, 0)] : @ tile (12, 14) connect wire 7 (out_BUS16_S2_T2) to data0

00080C0E 02800000
# data[(23, 22)] : @ tile (12, 14) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S2_T1
# data[(25, 24)] : @ tile (12, 14) connect wire 2 (in_BUS16_S3_T2) to out_BUS16_S2_T2

01080C0E 00080023
# data[(33, 32)] : @ tile (12, 14) connect wire 3 (pe_out_res) to out_BUS16_S3_T1
# data[(37, 36)] : @ tile (12, 14) connect wire 2 (in_BUS16_S2_T3) to out_BUS16_S3_T3
# data[(51, 51)] : @ tile (12, 14) latch output wire out_BUS16_S2_T1

00090C0E 00200008
# data[(3, 2)] : @ tile (12, 14) connect wire 2 (in_BUS1_S3_T1) to out_BUS1_S0_T1
# data[(21, 20)] : @ tile (12, 14) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S2_T0
# data[(23, 22)] : @ tile (12, 14) connect wire 0 (in_BUS1_S0_T1) to out_BUS1_S2_T1

00000C0F 00000055
# data[(7, 0)] : lut_value = 0x55

F4000C0F 00000000
# data[(0, 0)] : init `bit1` reg with const `0`

F5000C0F 00000000
# data[(0, 0)] : init `bit2` reg with const `0`

FF000C0F 0200E00E
# data[(5, 0)] : alu_op = lut ; 0xE
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_LUT=0xE
# data[(25, 24)]: bit0: REG_BYPASS=0x2
# data[(27, 26)]: bit1: REG_CONST= 0x0
# data[(29, 28)]: bit2: REG_CONST= 0x0

00040C0F 00000001
# data[(3, 0)] : @ tile (12, 15) connect wire 1 (in_BUS1_S2_T1) to bit0

00090C0F 00C00800
# data[(11, 10)] : @ tile (12, 15) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S1_T0
# data[(23, 22)] : @ tile (12, 15) connect wire 3 (pe_out_res_p) to out_BUS1_S2_T1

01090C0F 00000003
# data[(33, 32)] : @ tile (12, 15) connect wire 3 (pe_out_res_p) to out_BUS1_S3_T1

00000D01 0000003F
# data[(7, 0)] : lut_value = 0x3F

F3000D01 00000000
# data[(0, 0)] : init `bit0` reg with const `0`

F4000D01 00000000
# data[(0, 0)] : init `bit1` reg with const `0`

F5000D01 00000000
# data[(0, 0)] : init `bit2` reg with const `0`

FF000D01 0000E00E
# data[(5, 0)] : alu_op = lut ; 0xE
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_LUT=0xE
# data[(25, 24)]: bit0: REG_CONST= 0x0
# data[(27, 26)]: bit1: REG_CONST= 0x0
# data[(29, 28)]: bit2: REG_CONST= 0x0

00090D01 C0000000
# data[(31, 30)] : @ tile (13, 1) connect wire 3 (pe_out_res_p) to out_BUS1_S3_T0

FF000D02 000AF000
# data[( 5,  0)]: alu_op = add
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

00020D02 00000005
# data[(3, 0)] : @ tile (13, 2) connect wire 5 (out_BUS16_S2_T0) to data0

00030D02 00000000
# data[(3, 0)] : @ tile (13, 2) connect wire 0 (in_BUS16_S1_T0) to data1

00080D02 4000000A
# data[(1, 0)] : @ tile (13, 2) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S0_T0
# data[(3, 2)] : @ tile (13, 2) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S0_T1
# data[(21, 20)] : @ tile (13, 2) connect wire 0 (in_BUS16_S0_T0) to out_BUS16_S2_T0
# data[(31, 30)] : @ tile (13, 2) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

01080D02 00000003
# data[(33, 32)] : @ tile (13, 2) connect wire 3 (pe_out_res) to out_BUS16_S3_T1
# data[(37, 36)] : @ tile (13, 2) connect wire 0 (in_BUS16_S0_T3) to out_BUS16_S3_T3

FF000D03 000AF001
# data[( 5,  0)]: alu_op = sub
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

00020D03 00000006
# data[(3, 0)] : @ tile (13, 3) connect wire 6 (out_BUS16_S2_T1) to data0

00030D03 00000005
# data[(3, 0)] : @ tile (13, 3) connect wire 5 (out_BUS16_S1_T0) to data1

00080D03 00B00005
# data[(1, 0)] : @ tile (13, 3) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S0_T0
# data[(3, 2)] : @ tile (13, 3) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S0_T1
# data[(11, 10)] : @ tile (13, 3) connect wire 0 (in_BUS16_S0_T0) to out_BUS16_S1_T0
# data[(21, 20)] : @ tile (13, 3) connect wire 3 (pe_out_res) to out_BUS16_S2_T0
# data[(23, 22)] : @ tile (13, 3) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S2_T1
# data[(27, 26)] : @ tile (13, 3) connect wire 0 (in_BUS16_S0_T3) to out_BUS16_S2_T3

01000D04 00000004
# data[(35, 33)] : @ tile (13, 4) connect wire 2 (in_0_BUS1_S3_T1) to out_0_BUS1_S2_T1

00010D04 0E200085
# data[(1, 0)] : @ tile (13, 4) connect wire 1 (in_0_BUS16_S2_T0) to out_0_BUS16_S0_T0
# data[(3, 2)] : @ tile (13, 4) connect wire 1 (in_0_BUS16_S2_T1) to out_0_BUS16_S0_T1
# data[(7, 6)] : @ tile (13, 4) connect wire 2 (in_0_BUS16_S3_T3) to out_0_BUS16_S0_T3
# data[(21, 20)] : @ tile (13, 4) connect wire 2 (in_0_BUS16_S3_T0) to out_0_BUS16_S2_T0
# data[(25, 24)] : @ tile (13, 4) connect wire 2 (in_0_BUS16_S3_T2) to out_0_BUS16_S2_T2
# data[(27, 26)] : @ tile (13, 4) connect wire 3 (rdata) to out_0_BUS16_S2_T3

00020D04 00000204
# data[(1, 0)] : mode = linebuffer
# data[(2, 2)] : tile_en = 1
# data[(15, 3)] : fifo_depth = 64
# data[(18, 16)] : almost_full_count = 0
# data[(19, 19)] : chain_enable = 0

00090D04 00000007
# data[(3, 0)] : @ tile (13, 4) connect wire 7 (out_0_BUS16_S2_T2) to wdata

000C0D04 00000006
# data[(3, 0)] : @ tile (13, 4) connect wire 6 (out_0_BUS1_S2_T1) to wen

F1000D05 00000002
# data[(15, 0)] : init `data1` reg with const `2`

FF000D05 0002F00B
# data[( 5,  0)]: alu_op = mul
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_CONST= 0x0

00020D05 00000003
# data[(3, 0)] : @ tile (13, 5) connect wire 3 (in_BUS16_S2_T3) to data0

00080D05 0000008D
# data[(1, 0)] : @ tile (13, 5) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S0_T0
# data[(3, 2)] : @ tile (13, 5) connect wire 3 (pe_out_res) to out_BUS16_S0_T1
# data[(7, 6)] : @ tile (13, 5) connect wire 2 (in_BUS16_S3_T3) to out_BUS16_S0_T3

01080D05 00000002
# data[(33, 32)] : @ tile (13, 5) connect wire 2 (in_BUS16_S2_T1) to out_BUS16_S3_T1

F0000D06 00000002
# data[(15, 0)] : init `data0` reg with const `2`

FF000D06 0008F005
# data[( 5,  0)]: alu_op = ule
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_CONST= 0x0
# data[(19, 18)]: data1: REG_BYPASS=0x2

00030D06 00000009
# data[(3, 0)] : @ tile (13, 6) connect wire 9 (out_BUS16_S1_T4) to data1

00080D06 00080045
# data[(1, 0)] : @ tile (13, 6) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S0_T0
# data[(3, 2)] : @ tile (13, 6) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S0_T1
# data[(7, 6)] : @ tile (13, 6) connect wire 1 (in_BUS16_S2_T3) to out_BUS16_S0_T3
# data[(15, 14)] : @ tile (13, 6) connect wire 0 (in_BUS16_S0_T2) to out_BUS16_S1_T2
# data[(19, 18)] : @ tile (13, 6) connect wire 2 (in_BUS16_S3_T4) to out_BUS16_S1_T4

01080D06 00008000
# data[(47, 47)] : @ tile (13, 6) latch output wire out_BUS16_S1_T2

00090D06 00000003
# data[(1, 0)] : @ tile (13, 6) connect wire 3 (pe_out_res_p) to out_BUS1_S0_T0

FF000D07 000AF000
# data[( 5,  0)]: alu_op = add
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

00020D07 00000005
# data[(3, 0)] : @ tile (13, 7) connect wire 5 (out_BUS16_S2_T0) to data0

00030D07 00000005
# data[(3, 0)] : @ tile (13, 7) connect wire 5 (out_BUS16_S1_T0) to data1

00080D07 C0200440
# data[(7, 6)] : @ tile (13, 7) connect wire 1 (in_BUS16_S2_T3) to out_BUS16_S0_T3
# data[(11, 10)] : @ tile (13, 7) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S1_T0
# data[(21, 20)] : @ tile (13, 7) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S2_T0
# data[(25, 24)] : @ tile (13, 7) connect wire 0 (in_BUS16_S0_T2) to out_BUS16_S2_T2
# data[(31, 30)] : @ tile (13, 7) connect wire 3 (pe_out_res) to out_BUS16_S3_T0

01080D07 00000002
# data[(33, 32)] : @ tile (13, 7) connect wire 2 (in_BUS16_S2_T1) to out_BUS16_S3_T1

00090D07 80000000
# data[(31, 30)] : @ tile (13, 7) connect wire 2 (in_BUS1_S2_T0) to out_BUS1_S3_T0

00000D08 00000002
# data[(2, 0)] : @ tile (13, 8) connect wire 2 (in_0_BUS1_S3_T0) to out_0_BUS1_S0_T0

00010D08 02000080
# data[(7, 6)] : @ tile (13, 8) connect wire 2 (in_0_BUS16_S3_T3) to out_0_BUS16_S0_T3
# data[(25, 24)] : @ tile (13, 8) connect wire 2 (in_0_BUS16_S3_T2) to out_0_BUS16_S2_T2

01010D08 00000020
# data[(37, 36)] : @ tile (13, 8) connect wire 2 (in_0_BUS16_S2_T3) to out_0_BUS16_S3_T3

F0000D09 00000000
# data[(15, 0)] : init `data0` reg with const `0`

FF000D09 0208F008
# data[(5, 0)] : alu_op = mux
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_CONST= 0x0
# data[(19, 18)]: data1: REG_BYPASS=0x2
# data[(25, 24)]:  bit0: REG_BYPASS=0x2

00030D09 00000008
# data[(3, 0)] : @ tile (13, 9) connect wire 8 (out_BUS16_S1_T3) to data1

00040D09 00000000
# data[(3, 0)] : @ tile (13, 9) connect wire 0 (in_BUS1_S2_T0) to bit0

00080D09 00010000
# data[(5, 4)] : @ tile (13, 9) connect wire 0 (in_BUS16_S1_T2) to out_BUS16_S0_T2
# data[(17, 16)] : @ tile (13, 9) connect wire 1 (in_BUS16_S2_T3) to out_BUS16_S1_T3

01080D09 00000003
# data[(33, 32)] : @ tile (13, 9) connect wire 3 (pe_out_res) to out_BUS16_S3_T1

FF000D0A 000AF000
# data[( 5,  0)]: alu_op = add
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

00020D0A 00000005
# data[(3, 0)] : @ tile (13, 10) connect wire 5 (out_BUS16_S2_T0) to data0

00030D0A 00000007
# data[(3, 0)] : @ tile (13, 10) connect wire 7 (out_BUS16_S1_T2) to data1

00080D0A C0204008
# data[(3, 2)] : @ tile (13, 10) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S0_T1
# data[(15, 14)] : @ tile (13, 10) connect wire 1 (in_BUS16_S2_T2) to out_BUS16_S1_T2
# data[(21, 20)] : @ tile (13, 10) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S2_T0
# data[(31, 30)] : @ tile (13, 10) connect wire 3 (pe_out_res) to out_BUS16_S3_T0

01080D0A 00000008
# data[(35, 34)] : @ tile (13, 10) connect wire 2 (in_BUS16_S2_T2) to out_BUS16_S3_T2

FF000D0B 000AF000
# data[( 5,  0)]: alu_op = add
# data[( 6,  6)]: unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

00020D0B 00000005
# data[(3, 0)] : @ tile (13, 11) connect wire 5 (out_BUS16_S2_T0) to data0

00030D0B 00000006
# data[(3, 0)] : @ tile (13, 11) connect wire 6 (out_BUS16_S1_T1) to data1

00080D0B C0200004
# data[(3, 2)] : @ tile (13, 11) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S0_T1
# data[(13, 12)] : @ tile (13, 11) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S1_T1
# data[(21, 20)] : @ tile (13, 11) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S2_T0
# data[(31, 30)] : @ tile (13, 11) connect wire 3 (pe_out_res) to out_BUS16_S3_T0

00000D0C 00000002
# data[(2, 0)] : @ tile (13, 12) connect wire 2 (in_0_BUS1_S3_T0) to out_0_BUS1_S0_T0

00010D0C 00800004
# data[(3, 2)] : @ tile (13, 12) connect wire 1 (in_0_BUS16_S2_T1) to out_0_BUS16_S0_T1
# data[(23, 22)] : @ tile (13, 12) connect wire 2 (in_0_BUS16_S3_T1) to out_0_BUS16_S2_T1

00000D0D 00000088
# data[(7, 0)] : lut_value = 0x88

F5000D0D 00000000
# data[(0, 0)] : init `bit2` reg with const `0`

FF000D0D 0A00E00E
# data[(5, 0)] : alu_op = lut ; 0xE
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_LUT=0xE
# data[(25, 24)]: bit0: REG_BYPASS=0x2
# data[(27, 26)]: bit1: REG_BYPASS=0x2
# data[(29, 28)]: bit2: REG_CONST= 0x0

00040D0D 00000000
# data[(3, 0)] : @ tile (13, 13) connect wire 0 (in_BUS1_S2_T0) to bit0

00050D0D 00000005
# data[(3, 0)] : @ tile (13, 13) connect wire 5 (out_BUS1_S1_T0) to bit1

01080D0D 01000002
# data[(33, 32)] : @ tile (13, 13) connect wire 2 (in_BUS16_S2_T1) to out_BUS16_S3_T1
# data[(56, 56)] : @ tile (13, 13) latch output wire out_BUS16_S3_T1

00090D0D 00000800
# data[(11, 10)] : @ tile (13, 13) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S1_T0

00090D0F 00000800
# data[(11, 10)] : @ tile (13, 15) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S1_T0

00080E01 00000000
# data[(1, 0)] : @ tile (14, 1) connect wire 0 (in_BUS16_S1_T0) to out_BUS16_S0_T0

00080E02 80000000
# data[(31, 30)] : @ tile (14, 2) connect wire 2 (in_BUS16_S2_T0) to out_BUS16_S3_T0

00080E06 00000020
# data[(5, 4)] : @ tile (14, 6) connect wire 2 (in_BUS16_S3_T2) to out_BUS16_S0_T2

00080E07 00000010
# data[(5, 4)] : @ tile (14, 7) connect wire 1 (in_BUS16_S2_T2) to out_BUS16_S0_T2

00010E08 00000010
# data[(5, 4)] : @ tile (14, 8) connect wire 1 (in_0_BUS16_S2_T2) to out_0_BUS16_S0_T2

01080E09 00000008
# data[(35, 34)] : @ tile (14, 9) connect wire 2 (in_BUS16_S2_T2) to out_BUS16_S3_T2

00090E0F 00000800
# data[(11, 10)] : @ tile (14, 15) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S1_T0

00080F01 40000000
# data[(31, 30)] : @ tile (15, 1) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

00090F0F 00000800
# data[(11, 10)] : @ tile (15, 15) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S1_T0

00081001 80000000
# data[(31, 30)] : @ tile (16, 1) connect wire 2 (in_BUS16_S2_T0) to out_BUS16_S3_T0

0009100F 00000002
# data[(1, 0)] : @ tile (16, 15) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S0_T0

00001010 00008000
# data[(17, 15)] : @ tile (16, 16) connect wire 1 (in_0_BUS1_S2_T0) to out_0_BUS1_S1_T0

00001110 00000003
# data[(0, 0)] : output # 0x1
# data[(1, 1)] : one-bit # 0x1


# Configure side 0 (right side) io1bit tiles as 16bit output bus;
# assumes output is tile 36 (io16bit_0x24)

00000111 00000001
00000211 00000001
00000311 00000001
00000411 00000001
00000511 00000001
00000611 00000001
00000711 00000001
00000811 00000001
00000911 00000001
00000A11 00000001
00000B11 00000001
00000C11 00000001
00000D11 00000001
00000E11 00000001
00000F11 00000001
00001011 00000001

