Reading OpenROAD database at '/foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/29-openroad-repairdesignpostgpl/systolic_top_uart_4parallel_q8_24.odb'…
Reading library file at '/foss/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/usr/local/lib/python3.10/dist-packages/openlane/scripts/base.sdc'…
[WARNING STA-0366] port 'clk' not found.
[INFO] Using clock clk…
[INFO] Setting output delay to: 4
[INFO] Setting input delay to: 4
[WARNING STA-0366] port 'clk' not found.
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[WARNING STA-0419] transition time can not be specified for virtual clocks.
[INFO] Setting timing derate to: 5%
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL            1234.5 u
legalized HPWL           1248.9 u
delta HPWL                    1 %

[INFO DPL-0020] Mirrored 12 instances
[INFO DPL-0021] HPWL before            1248.9 u
[INFO DPL-0022] HPWL after             1234.5 u
[INFO DPL-0023] HPWL delta               -1.2 %
Setting global connections for newly added cells…
[INFO] Setting global connections...
Writing OpenROAD database to '/foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/30-openroad-detailedplacement/systolic_top_uart_4parallel_q8_24.odb'…
Writing netlist to '/foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/30-openroad-detailedplacement/systolic_top_uart_4parallel_q8_24.nl.v'…
Writing powered netlist to '/foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/30-openroad-detailedplacement/systolic_top_uart_4parallel_q8_24.pnl.v'…
Writing layout to '/foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/30-openroad-detailedplacement/systolic_top_uart_4parallel_q8_24.def'…
Writing timing constraints to '/foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/30-openroad-detailedplacement/systolic_top_uart_4parallel_q8_24.sdc'…
