;buildInfoPackage: chisel3, version: 3.4.3, scalaVersion: 2.12.12, sbtVersion: 1.3.10
circuit controler : 
  module controler : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip opcod : UInt<7>, flip instruction : UInt<32>, memwrite : UInt<1>, branch : UInt<1>, memread : UInt<1>, regwrite : UInt<1>, memtoreg : UInt<1>, aluop : UInt<3>, op_a : UInt<2>, op_b : UInt<1>, extend_sel : UInt<2>, next_pc : UInt<2>}
    
    io.memwrite <= UInt<1>("h00") @[controler.scala 23:20]
    io.branch <= UInt<1>("h00") @[controler.scala 24:18]
    io.memread <= UInt<1>("h00") @[controler.scala 25:20]
    io.regwrite <= UInt<1>("h00") @[controler.scala 26:20]
    io.memtoreg <= UInt<1>("h00") @[controler.scala 27:20]
    io.aluop <= UInt<1>("h00") @[controler.scala 28:17]
    io.op_a <= UInt<1>("h00") @[controler.scala 29:16]
    io.op_b <= UInt<1>("h00") @[controler.scala 30:16]
    io.extend_sel <= UInt<1>("h00") @[controler.scala 31:22]
    io.next_pc <= UInt<1>("h00") @[controler.scala 32:19]
    node Op_code = bits(io.instruction, 6, 0) @[controler.scala 33:37]
    node rs_1 = bits(io.instruction, 19, 15) @[controler.scala 34:34]
    node rs_2 = bits(io.instruction, 24, 20) @[controler.scala 35:34]
    node rd = bits(io.instruction, 11, 7) @[controler.scala 36:32]
    node configtype = bits(io.instruction, 31, 30) @[controler.scala 37:40]
    node _T = eq(UInt<7>("h057"), io.opcod) @[Conditional.scala 37:30]
    when _T : @[Conditional.scala 40:58]
      node _T_1 = eq(configtype, UInt<1>("h00")) @[controler.scala 41:30]
      node _T_2 = eq(configtype, UInt<1>("h01")) @[controler.scala 41:55]
      node _T_3 = or(_T_1, _T_2) @[controler.scala 41:41]
      when _T_3 : @[controler.scala 41:66]
        io.regwrite <= UInt<1>("h01") @[controler.scala 42:28]
        io.memread <= UInt<1>("h00") @[controler.scala 43:27]
        io.memtoreg <= UInt<1>("h00") @[controler.scala 44:28]
        io.aluop <= UInt<3>("h04") @[controler.scala 45:25]
        io.op_b <= UInt<1>("h01") @[controler.scala 46:24]
        io.memwrite <= UInt<1>("h00") @[controler.scala 47:28]
        io.branch <= UInt<1>("h00") @[controler.scala 48:26]
        io.op_a <= UInt<1>("h00") @[controler.scala 49:24]
        io.extend_sel <= UInt<1>("h00") @[controler.scala 50:30]
        io.next_pc <= UInt<1>("h00") @[controler.scala 51:27]
        skip @[controler.scala 41:66]
      else : @[controler.scala 54:45]
        node _T_4 = eq(configtype, UInt<2>("h02")) @[controler.scala 54:34]
        when _T_4 : @[controler.scala 54:45]
          io.regwrite <= UInt<1>("h01") @[controler.scala 55:28]
          io.memread <= UInt<1>("h01") @[controler.scala 56:27]
          io.memtoreg <= UInt<1>("h01") @[controler.scala 57:28]
          io.aluop <= UInt<3>("h04") @[controler.scala 58:25]
          io.op_b <= UInt<1>("h01") @[controler.scala 59:24]
          io.memwrite <= UInt<1>("h00") @[controler.scala 60:28]
          io.branch <= UInt<1>("h00") @[controler.scala 61:26]
          io.op_a <= UInt<1>("h00") @[controler.scala 62:24]
          io.extend_sel <= UInt<1>("h00") @[controler.scala 63:30]
          io.next_pc <= UInt<1>("h00") @[controler.scala 64:27]
          skip @[controler.scala 54:45]
        else : @[controler.scala 66:23]
          io.regwrite <= UInt<1>("h01") @[controler.scala 67:28]
          io.memwrite <= UInt<1>("h00") @[controler.scala 68:28]
          io.branch <= UInt<1>("h00") @[controler.scala 69:26]
          io.memread <= UInt<1>("h00") @[controler.scala 70:28]
          io.memtoreg <= UInt<1>("h00") @[controler.scala 71:28]
          io.aluop <= UInt<1>("h00") @[controler.scala 72:25]
          io.op_a <= UInt<1>("h00") @[controler.scala 73:24]
          io.op_b <= UInt<1>("h00") @[controler.scala 74:24]
          io.extend_sel <= UInt<1>("h00") @[controler.scala 75:30]
          io.next_pc <= UInt<1>("h00") @[controler.scala 76:27]
          skip @[controler.scala 66:23]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_5 = eq(UInt<5>("h013"), io.opcod) @[Conditional.scala 37:30]
      when _T_5 : @[Conditional.scala 39:67]
        io.regwrite <= UInt<1>("h01") @[controler.scala 80:20]
        io.aluop <= UInt<1>("h01") @[controler.scala 81:17]
        io.op_b <= UInt<1>("h01") @[controler.scala 82:16]
        io.memwrite <= UInt<1>("h00") @[controler.scala 83:20]
        io.branch <= UInt<1>("h00") @[controler.scala 84:18]
        io.memread <= UInt<1>("h00") @[controler.scala 85:20]
        io.memtoreg <= UInt<1>("h00") @[controler.scala 86:20]
        io.op_a <= UInt<1>("h00") @[controler.scala 87:16]
        io.extend_sel <= UInt<1>("h00") @[controler.scala 88:22]
        io.next_pc <= UInt<1>("h00") @[controler.scala 89:19]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_6 = eq(UInt<2>("h03"), io.opcod) @[Conditional.scala 37:30]
        when _T_6 : @[Conditional.scala 39:67]
          io.regwrite <= UInt<1>("h01") @[controler.scala 92:24]
          io.memread <= UInt<1>("h01") @[controler.scala 93:23]
          io.memtoreg <= UInt<1>("h01") @[controler.scala 94:24]
          io.aluop <= UInt<3>("h04") @[controler.scala 95:21]
          io.op_b <= UInt<1>("h01") @[controler.scala 96:20]
          io.memwrite <= UInt<1>("h00") @[controler.scala 97:24]
          io.branch <= UInt<1>("h00") @[controler.scala 98:22]
          io.op_a <= UInt<1>("h00") @[controler.scala 99:20]
          io.extend_sel <= UInt<1>("h00") @[controler.scala 100:26]
          io.next_pc <= UInt<1>("h00") @[controler.scala 101:23]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_7 = eq(UInt<7>("h06f"), io.opcod) @[Conditional.scala 37:30]
          when _T_7 : @[Conditional.scala 39:67]
            io.regwrite <= UInt<1>("h01") @[controler.scala 104:24]
            io.aluop <= UInt<2>("h03") @[controler.scala 105:21]
            io.op_a <= UInt<1>("h01") @[controler.scala 106:20]
            io.next_pc <= UInt<2>("h02") @[controler.scala 107:23]
            io.memwrite <= UInt<1>("h00") @[controler.scala 108:24]
            io.branch <= UInt<1>("h00") @[controler.scala 109:22]
            io.memread <= UInt<1>("h00") @[controler.scala 110:24]
            io.memtoreg <= UInt<1>("h00") @[controler.scala 111:24]
            io.op_b <= UInt<1>("h00") @[controler.scala 112:20]
            io.extend_sel <= UInt<1>("h00") @[controler.scala 113:26]
            skip @[Conditional.scala 39:67]
          else : @[Conditional.scala 39:67]
            node _T_8 = eq(UInt<7>("h067"), io.opcod) @[Conditional.scala 37:30]
            when _T_8 : @[Conditional.scala 39:67]
              io.regwrite <= UInt<1>("h01") @[controler.scala 117:24]
              io.aluop <= UInt<2>("h03") @[controler.scala 118:21]
              io.op_a <= UInt<1>("h01") @[controler.scala 119:20]
              io.op_b <= UInt<1>("h01") @[controler.scala 120:20]
              io.next_pc <= UInt<2>("h03") @[controler.scala 121:23]
              io.memwrite <= UInt<1>("h00") @[controler.scala 122:24]
              io.branch <= UInt<1>("h00") @[controler.scala 123:22]
              io.memread <= UInt<1>("h00") @[controler.scala 124:24]
              io.memtoreg <= UInt<1>("h00") @[controler.scala 125:24]
              io.extend_sel <= UInt<1>("h00") @[controler.scala 126:26]
              skip @[Conditional.scala 39:67]
            else : @[Conditional.scala 39:67]
              node _T_9 = eq(UInt<6>("h033"), io.opcod) @[Conditional.scala 37:30]
              when _T_9 : @[Conditional.scala 39:67]
                io.regwrite <= UInt<1>("h01") @[controler.scala 130:24]
                io.memwrite <= UInt<1>("h00") @[controler.scala 131:24]
                io.branch <= UInt<1>("h00") @[controler.scala 132:22]
                io.memread <= UInt<1>("h00") @[controler.scala 133:24]
                io.memtoreg <= UInt<1>("h00") @[controler.scala 134:24]
                io.aluop <= UInt<1>("h00") @[controler.scala 135:21]
                io.op_a <= UInt<1>("h00") @[controler.scala 136:20]
                io.op_b <= UInt<1>("h00") @[controler.scala 137:20]
                io.extend_sel <= UInt<1>("h00") @[controler.scala 138:26]
                io.next_pc <= UInt<1>("h00") @[controler.scala 139:23]
                skip @[Conditional.scala 39:67]
              else : @[Conditional.scala 39:67]
                node _T_10 = eq(UInt<6>("h023"), io.opcod) @[Conditional.scala 37:30]
                when _T_10 : @[Conditional.scala 39:67]
                  io.memwrite <= UInt<1>("h01") @[controler.scala 142:24]
                  io.regwrite <= UInt<1>("h01") @[controler.scala 143:24]
                  io.aluop <= UInt<3>("h05") @[controler.scala 144:21]
                  io.op_b <= UInt<1>("h01") @[controler.scala 145:20]
                  io.extend_sel <= UInt<1>("h01") @[controler.scala 146:26]
                  io.memwrite <= UInt<1>("h00") @[controler.scala 147:24]
                  io.branch <= UInt<1>("h00") @[controler.scala 148:22]
                  io.memread <= UInt<1>("h00") @[controler.scala 149:24]
                  io.memtoreg <= UInt<1>("h00") @[controler.scala 150:24]
                  io.op_a <= UInt<1>("h00") @[controler.scala 151:20]
                  io.next_pc <= UInt<1>("h00") @[controler.scala 152:23]
                  skip @[Conditional.scala 39:67]
                else : @[Conditional.scala 39:67]
                  node _T_11 = eq(UInt<7>("h063"), io.opcod) @[Conditional.scala 37:30]
                  when _T_11 : @[Conditional.scala 39:67]
                    io.branch <= UInt<1>("h01") @[controler.scala 156:22]
                    io.aluop <= UInt<2>("h02") @[controler.scala 157:21]
                    io.next_pc <= UInt<1>("h01") @[controler.scala 158:23]
                    io.memwrite <= UInt<1>("h00") @[controler.scala 159:24]
                    io.memread <= UInt<1>("h00") @[controler.scala 160:24]
                    io.regwrite <= UInt<1>("h00") @[controler.scala 161:24]
                    io.memtoreg <= UInt<1>("h00") @[controler.scala 162:24]
                    io.op_a <= UInt<1>("h00") @[controler.scala 163:20]
                    io.op_b <= UInt<1>("h00") @[controler.scala 164:20]
                    io.extend_sel <= UInt<1>("h00") @[controler.scala 165:26]
                    skip @[Conditional.scala 39:67]
                  else : @[Conditional.scala 39:67]
                    node _T_12 = eq(UInt<6>("h037"), io.opcod) @[Conditional.scala 37:30]
                    when _T_12 : @[Conditional.scala 39:67]
                      io.regwrite <= UInt<1>("h01") @[controler.scala 169:24]
                      io.aluop <= UInt<3>("h06") @[controler.scala 170:21]
                      io.op_a <= UInt<2>("h02") @[controler.scala 171:20]
                      io.op_b <= UInt<1>("h01") @[controler.scala 172:20]
                      io.next_pc <= UInt<1>("h00") @[controler.scala 173:23]
                      io.extend_sel <= UInt<2>("h02") @[controler.scala 174:26]
                      io.memwrite <= UInt<1>("h00") @[controler.scala 175:24]
                      io.branch <= UInt<1>("h00") @[controler.scala 176:22]
                      io.memread <= UInt<1>("h00") @[controler.scala 177:24]
                      io.memtoreg <= UInt<1>("h00") @[controler.scala 178:24]
                      skip @[Conditional.scala 39:67]
    
