dd	,	V_18
parent_name	,	V_33
of_clk_add_provider	,	F_14
CLKID_GFX2DAXI	,	V_32
berlin2_div_register	,	F_11
clk_num	,	V_39
clk_data	,	V_38
bg2q_pll_map	,	V_11
clk_put	,	F_8
MAX_CLKS	,	V_37
lock	,	V_28
REG_CLKENABLE	,	V_34
ARRAY_SIZE	,	F_10
clk	,	V_4
berlin2_gate_data	,	V_30
CPUPLL	,	V_15
SYSPLL	,	V_13
"%s: Unable to map cpupll base\n"	,	L_2
"%s: Unable to register leaf clock %d\n"	,	L_4
__clk_get_name	,	F_7
full_name	,	V_7
"twd"	,	L_3
"%s: Unable to map global base\n"	,	L_1
name	,	V_25
pr_err	,	F_3
CLKID_SYS	,	V_23
bg2q_gates	,	V_29
clks	,	V_22
iounmap	,	F_4
np	,	V_2
of_clk_get_by_name	,	F_5
REG_SYSPLLCTL0	,	V_12
flags	,	V_27
parent_ids	,	V_21
device_node	,	V_1
CLKID_TWD	,	V_36
clk_register_gate	,	F_12
bit_idx	,	V_35
cpupll_base	,	V_8
clk_register_fixed_factor	,	F_13
bg2q_divs	,	V_16
berlin2_div_data	,	V_17
map	,	V_24
gd	,	V_31
gbase	,	V_6
clk_names	,	V_9
berlin2q_clock_setup	,	F_1
berlin2_pll_register	,	F_9
k	,	V_19
n	,	V_5
num_parents	,	V_20
parent_names	,	V_3
REFCLK	,	V_10
__init	,	T_1
of_iomap	,	F_2
bg2q_fail	,	V_14
div_flags	,	V_26
of_clk_src_onecell_get	,	V_40
IS_ERR	,	F_6
