<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="D:/BUAA/PipelineCPU10/testbench_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="testbench" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="29" />
   <wave_markers>
      <marker time="8000000000" label="" />
   </wave_markers>
   <wvobject fp_name="/testbench/clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/reset" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/SrcAE" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">SrcAE[31:0]</obj_property>
      <obj_property name="ObjectShortName">SrcAE[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/SrcBE" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">SrcBE[31:0]</obj_property>
      <obj_property name="ObjectShortName">SrcBE[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/Result_W" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">Result_W[31:0]</obj_property>
      <obj_property name="ObjectShortName">Result_W[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/WD3_D" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">WD3_D[31:0]</obj_property>
      <obj_property name="ObjectShortName">WD3_D[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/RegWrite_W" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">RegWrite_W</obj_property>
      <obj_property name="ObjectShortName">RegWrite_W</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/ALUOut_E" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">ALUOut_E[31:0]</obj_property>
      <obj_property name="ObjectShortName">ALUOut_E[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/ALUOut_M" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">ALUOut_M[31:0]</obj_property>
      <obj_property name="ObjectShortName">ALUOut_M[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/ALUOut_W" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">ALUOut_W[31:0]</obj_property>
      <obj_property name="ObjectShortName">ALUOut_W[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/RD2_D_Forward" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">RD2_D_Forward[31:0]</obj_property>
      <obj_property name="ObjectShortName">RD2_D_Forward[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/RD2_E" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">RD2_E[31:0]</obj_property>
      <obj_property name="ObjectShortName">RD2_E[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/WriteData_E" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">WriteData_E[31:0]</obj_property>
      <obj_property name="ObjectShortName">WriteData_E[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/WriteData_M" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">WriteData_M[31:0]</obj_property>
      <obj_property name="ObjectShortName">WriteData_M[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/ForWard_RRWR" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ForWard_RRWR</obj_property>
      <obj_property name="ObjectShortName">ForWard_RRWR</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/MemWrite_M" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">MemWrite_M</obj_property>
      <obj_property name="ObjectShortName">MemWrite_M</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/instr_D[20]" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">[20]</obj_property>
      <obj_property name="ObjectShortName">instr_D[20]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/instr_D[19]" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">[19]</obj_property>
      <obj_property name="ObjectShortName">instr_D[19]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/instr_D[18]" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">[18]</obj_property>
      <obj_property name="ObjectShortName">instr_D[18]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/instr_D[17]" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">[17]</obj_property>
      <obj_property name="ObjectShortName">instr_D[17]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/instr_D[16]" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">[16]</obj_property>
      <obj_property name="ObjectShortName">instr_D[16]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/RS_E" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">RS_E[4:0]</obj_property>
      <obj_property name="ObjectShortName">RS_E[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/WriteReg_W" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">WriteReg_W[4:0]</obj_property>
      <obj_property name="ObjectShortName">WriteReg_W[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/instr_D[25]" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">[25]</obj_property>
      <obj_property name="ObjectShortName">instr_D[25]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/instr_D[24]" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">[24]</obj_property>
      <obj_property name="ObjectShortName">instr_D[24]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/instr_D[23]" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">[23]</obj_property>
      <obj_property name="ObjectShortName">instr_D[23]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/instr_D[22]" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">[22]</obj_property>
      <obj_property name="ObjectShortName">instr_D[22]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/instr_D[21]" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">[21]</obj_property>
      <obj_property name="ObjectShortName">instr_D[21]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/instr_D" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">instr_D[31:0]</obj_property>
      <obj_property name="ObjectShortName">instr_D[31:0]</obj_property>
   </wvobject>
</wave_config>
