

================================================================
== Vivado HLS Report for 'Context_layer'
================================================================
* Date:           Thu Aug 24 04:13:37 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.836 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    11750|    11750| 0.117 ms | 0.117 ms |  11750|  11750|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1            |      792|      792|        66|          -|          -|    12|    no    |
        | + Loop 1.1         |       64|       64|         1|          -|          -|    64|    no    |
        |- l_gemm_i4         |    10956|    10956|       913|          -|          -|    12|    no    |
        | + l_j_init2        |       64|       64|         1|          1|          1|    64|    yes   |
        | + l_S_k_0_k2_l_j6  |      778|      778|        12|          1|          1|   768|    yes   |
        | + l_j_back2        |       64|       64|         2|          1|          1|    64|    yes   |
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 12
  * Pipeline-2: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 3
  Pipeline-0 : II = 1, D = 1, States = { 5 }
  Pipeline-1 : II = 1, D = 12, States = { 7 8 9 10 11 12 13 14 15 16 17 18 }
  Pipeline-2 : II = 1, D = 2, States = { 20 21 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 3 2 
4 --> 5 
5 --> 6 5 
6 --> 7 
7 --> 19 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 7 
19 --> 20 
20 --> 22 21 
21 --> 20 
22 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 23 [1/1] (3.25ns)   --->   "%v64 = alloca [64 x float], align 16" [kernel.cpp:142]   --->   Operation 23 'alloca' 'v64' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 24 [1/1] (1.76ns)   --->   "br label %.loopexit" [kernel.cpp:136]   --->   Operation 24 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%v61_0 = phi i4 [ 0, %0 ], [ %v61, %.loopexit.loopexit ]"   --->   Operation 25 'phi' 'v61_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.30ns)   --->   "%icmp_ln136 = icmp eq i4 %v61_0, -4" [kernel.cpp:136]   --->   Operation 26 'icmp' 'icmp_ln136' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.73ns)   --->   "%v61 = add i4 %v61_0, 1" [kernel.cpp:136]   --->   Operation 28 'add' 'v61' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %icmp_ln136, label %.preheader2.preheader, label %.preheader3.preheader" [kernel.cpp:136]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_48 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %v61_0, i6 0)" [kernel.cpp:138]   --->   Operation 30 'bitconcatenate' 'tmp_48' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln137 = zext i10 %tmp_48 to i11" [kernel.cpp:137]   --->   Operation 31 'zext' 'zext_ln137' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.76ns)   --->   "br label %.preheader3" [kernel.cpp:137]   --->   Operation 32 'br' <Predicate = (!icmp_ln136)> <Delay = 1.76>
ST_2 : Operation 33 [1/1] (1.76ns)   --->   "br label %.preheader2" [kernel.cpp:141]   --->   Operation 33 'br' <Predicate = (icmp_ln136)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 4.98>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%v62_0 = phi i7 [ %v62, %1 ], [ 0, %.preheader3.preheader ]"   --->   Operation 34 'phi' 'v62_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.48ns)   --->   "%icmp_ln137 = icmp eq i7 %v62_0, -64" [kernel.cpp:137]   --->   Operation 35 'icmp' 'icmp_ln137' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%empty_391 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 36 'speclooptripcount' 'empty_391' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.87ns)   --->   "%v62 = add i7 %v62_0, 1" [kernel.cpp:137]   --->   Operation 37 'add' 'v62' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %icmp_ln137, label %.loopexit.loopexit, label %1" [kernel.cpp:137]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln138 = zext i7 %v62_0 to i11" [kernel.cpp:138]   --->   Operation 39 'zext' 'zext_ln138' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.73ns)   --->   "%add_ln138 = add i11 %zext_ln137, %zext_ln138" [kernel.cpp:138]   --->   Operation 40 'add' 'add_ln138' <Predicate = (!icmp_ln137)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln138_1 = zext i11 %add_ln138 to i64" [kernel.cpp:138]   --->   Operation 41 'zext' 'zext_ln138_1' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%v60_addr = getelementptr [768 x float]* %v60, i64 0, i64 %zext_ln138_1" [kernel.cpp:138]   --->   Operation 42 'getelementptr' 'v60_addr' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %v60_addr, align 4" [kernel.cpp:138]   --->   Operation 43 'store' <Predicate = (!icmp_ln137)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "br label %.preheader3" [kernel.cpp:137]   --->   Operation 44 'br' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 45 'br' <Predicate = (icmp_ln137)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.76>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%i4_0 = phi i4 [ %i4, %l_gemm_i4_end ], [ 0, %.preheader2.preheader ]"   --->   Operation 46 'phi' 'i4_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (1.30ns)   --->   "%icmp_ln141 = icmp eq i4 %i4_0, -4" [kernel.cpp:141]   --->   Operation 47 'icmp' 'icmp_ln141' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%empty_392 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 48 'speclooptripcount' 'empty_392' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.73ns)   --->   "%i4 = add i4 %i4_0, 1" [kernel.cpp:141]   --->   Operation 49 'add' 'i4' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %icmp_ln141, label %4, label %l_gemm_i4_begin" [kernel.cpp:141]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str17) nounwind" [kernel.cpp:141]   --->   Operation 51 'specloopname' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str17)" [kernel.cpp:141]   --->   Operation 52 'specregionbegin' 'tmp' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (1.76ns)   --->   "br label %2" [kernel.cpp:143]   --->   Operation 53 'br' <Predicate = (!icmp_ln141)> <Delay = 1.76>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:164]   --->   Operation 54 'ret' <Predicate = (icmp_ln141)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 3.25>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%j_init2_0 = phi i7 [ 0, %l_gemm_i4_begin ], [ %j_init2, %l_j_init2 ]"   --->   Operation 55 'phi' 'j_init2_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (1.48ns)   --->   "%icmp_ln143 = icmp eq i7 %j_init2_0, -64" [kernel.cpp:143]   --->   Operation 56 'icmp' 'icmp_ln143' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%empty_393 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 57 'speclooptripcount' 'empty_393' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (1.87ns)   --->   "%j_init2 = add i7 %j_init2_0, 1" [kernel.cpp:143]   --->   Operation 58 'add' 'j_init2' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %icmp_ln143, label %.preheader1.preheader, label %l_j_init2" [kernel.cpp:143]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str18) nounwind" [kernel.cpp:143]   --->   Operation 60 'specloopname' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str18)" [kernel.cpp:143]   --->   Operation 61 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [kernel.cpp:144]   --->   Operation 62 'specpipeline' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i7 %j_init2_0 to i64" [kernel.cpp:145]   --->   Operation 63 'zext' 'zext_ln145' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%v64_addr = getelementptr inbounds [64 x float]* %v64, i64 0, i64 %zext_ln145" [kernel.cpp:145]   --->   Operation 64 'getelementptr' 'v64_addr' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %v64_addr, align 4" [kernel.cpp:145]   --->   Operation 65 'store' <Predicate = (!icmp_ln143)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%empty_394 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str18, i32 %tmp_s)" [kernel.cpp:146]   --->   Operation 66 'specregionend' 'empty_394' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "br label %2" [kernel.cpp:143]   --->   Operation 67 'br' <Predicate = (!icmp_ln143)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 1.91>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_49 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %i4_0, i4 0)" [kernel.cpp:150]   --->   Operation 68 'bitconcatenate' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln150 = zext i8 %tmp_49 to i9" [kernel.cpp:150]   --->   Operation 69 'zext' 'zext_ln150' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_50 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %i4_0, i2 0)" [kernel.cpp:150]   --->   Operation 70 'bitconcatenate' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln150_1 = zext i6 %tmp_50 to i9" [kernel.cpp:150]   --->   Operation 71 'zext' 'zext_ln150_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (1.91ns)   --->   "%sub_ln150 = sub i9 %zext_ln150, %zext_ln150_1" [kernel.cpp:150]   --->   Operation 72 'sub' 'sub_ln150' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_51 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %i4_0, i6 0)" [kernel.cpp:161]   --->   Operation 73 'bitconcatenate' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln147 = zext i10 %tmp_51 to i11" [kernel.cpp:147]   --->   Operation 74 'zext' 'zext_ln147' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (1.76ns)   --->   "br label %3" [kernel.cpp:147]   --->   Operation 75 'br' <Predicate = true> <Delay = 1.76>

State 7 <SV = 5> <Delay = 7.83>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %.preheader1.preheader ], [ %add_ln147, %l_j6 ]" [kernel.cpp:147]   --->   Operation 76 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%k2_0 = phi i4 [ 0, %.preheader1.preheader ], [ %select_ln150_1, %l_j6 ]" [kernel.cpp:150]   --->   Operation 77 'phi' 'k2_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%j6_0 = phi i7 [ 0, %.preheader1.preheader ], [ %j6, %l_j6 ]"   --->   Operation 78 'phi' 'j6_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (1.77ns)   --->   "%icmp_ln147 = icmp eq i10 %indvar_flatten, -256" [kernel.cpp:147]   --->   Operation 79 'icmp' 'icmp_ln147' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (1.73ns)   --->   "%add_ln147 = add i10 %indvar_flatten, 1" [kernel.cpp:147]   --->   Operation 80 'add' 'add_ln147' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "br i1 %icmp_ln147, label %.preheader.preheader, label %l_j6" [kernel.cpp:147]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (1.73ns)   --->   "%k2 = add i4 %k2_0, 1" [kernel.cpp:147]   --->   Operation 82 'add' 'k2' <Predicate = (!icmp_ln147)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (1.48ns)   --->   "%icmp_ln148 = icmp eq i7 %j6_0, -64" [kernel.cpp:148]   --->   Operation 83 'icmp' 'icmp_ln148' <Predicate = (!icmp_ln147)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.99ns)   --->   "%select_ln150 = select i1 %icmp_ln148, i7 0, i7 %j6_0" [kernel.cpp:150]   --->   Operation 84 'select' 'select_ln150' <Predicate = (!icmp_ln147)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (1.02ns)   --->   "%select_ln150_1 = select i1 %icmp_ln148, i4 %k2, i4 %k2_0" [kernel.cpp:150]   --->   Operation 85 'select' 'select_ln150_1' <Predicate = (!icmp_ln147)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_31 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %select_ln150_1, i6 0)" [kernel.cpp:150]   --->   Operation 86 'bitconcatenate' 'tmp_31' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln150_2 = zext i10 %tmp_31 to i11" [kernel.cpp:150]   --->   Operation 87 'zext' 'zext_ln150_2' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln150_3 = zext i4 %select_ln150_1 to i9" [kernel.cpp:150]   --->   Operation 88 'zext' 'zext_ln150_3' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (1.82ns)   --->   "%add_ln150 = add i9 %sub_ln150, %zext_ln150_3" [kernel.cpp:150]   --->   Operation 89 'add' 'add_ln150' <Predicate = (!icmp_ln147)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln150 = sext i9 %add_ln150 to i64" [kernel.cpp:150]   --->   Operation 90 'sext' 'sext_ln150' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%v58_addr = getelementptr [144 x float]* %v58, i64 0, i64 %sext_ln150" [kernel.cpp:150]   --->   Operation 91 'getelementptr' 'v58_addr' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_7 : Operation 92 [2/2] (3.25ns)   --->   "%v58_load = load float* %v58_addr, align 4" [kernel.cpp:150]   --->   Operation 92 'load' 'v58_load' <Predicate = (!icmp_ln147)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln151 = zext i7 %select_ln150 to i64" [kernel.cpp:151]   --->   Operation 93 'zext' 'zext_ln151' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln151_1 = zext i7 %select_ln150 to i11" [kernel.cpp:151]   --->   Operation 94 'zext' 'zext_ln151_1' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (1.73ns)   --->   "%add_ln151 = add i11 %zext_ln150_2, %zext_ln151_1" [kernel.cpp:151]   --->   Operation 95 'add' 'add_ln151' <Predicate = (!icmp_ln147)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln151_2 = zext i11 %add_ln151 to i64" [kernel.cpp:151]   --->   Operation 96 'zext' 'zext_ln151_2' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%v59_addr = getelementptr [768 x float]* %v59, i64 0, i64 %zext_ln151_2" [kernel.cpp:151]   --->   Operation 97 'getelementptr' 'v59_addr' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_7 : Operation 98 [2/2] (3.25ns)   --->   "%v69 = load float* %v59_addr, align 4" [kernel.cpp:151]   --->   Operation 98 'load' 'v69' <Predicate = (!icmp_ln147)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%v64_addr_2 = getelementptr inbounds [64 x float]* %v64, i64 0, i64 %zext_ln151" [kernel.cpp:153]   --->   Operation 99 'getelementptr' 'v64_addr_2' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (1.87ns)   --->   "%j6 = add i7 %select_ln150, 1" [kernel.cpp:148]   --->   Operation 100 'add' 'j6' <Predicate = (!icmp_ln147)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 6> <Delay = 3.25>
ST_8 : Operation 101 [1/2] (3.25ns)   --->   "%v58_load = load float* %v58_addr, align 4" [kernel.cpp:150]   --->   Operation 101 'load' 'v58_load' <Predicate = (!icmp_ln147)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 102 [1/2] (3.25ns)   --->   "%v69 = load float* %v59_addr, align 4" [kernel.cpp:151]   --->   Operation 102 'load' 'v69' <Predicate = (!icmp_ln147)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 9 <SV = 7> <Delay = 5.70>
ST_9 : Operation 103 [4/4] (5.70ns)   --->   "%v70 = fmul float %v58_load, %v69" [kernel.cpp:152]   --->   Operation 103 'fmul' 'v70' <Predicate = (!icmp_ln147)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 8> <Delay = 5.70>
ST_10 : Operation 104 [3/4] (5.70ns)   --->   "%v70 = fmul float %v58_load, %v69" [kernel.cpp:152]   --->   Operation 104 'fmul' 'v70' <Predicate = (!icmp_ln147)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 9> <Delay = 5.70>
ST_11 : Operation 105 [2/4] (5.70ns)   --->   "%v70 = fmul float %v58_load, %v69" [kernel.cpp:152]   --->   Operation 105 'fmul' 'v70' <Predicate = (!icmp_ln147)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 106 [2/2] (3.25ns)   --->   "%v71 = load float* %v64_addr_2, align 4" [kernel.cpp:153]   --->   Operation 106 'load' 'v71' <Predicate = (!icmp_ln147)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 12 <SV = 10> <Delay = 5.70>
ST_12 : Operation 107 [1/4] (5.70ns)   --->   "%v70 = fmul float %v58_load, %v69" [kernel.cpp:152]   --->   Operation 107 'fmul' 'v70' <Predicate = (!icmp_ln147)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 108 [1/2] (3.25ns)   --->   "%v71 = load float* %v64_addr_2, align 4" [kernel.cpp:153]   --->   Operation 108 'load' 'v71' <Predicate = (!icmp_ln147)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 13 <SV = 11> <Delay = 7.25>
ST_13 : Operation 109 [5/5] (7.25ns)   --->   "%v72 = fadd float %v71, %v70" [kernel.cpp:154]   --->   Operation 109 'fadd' 'v72' <Predicate = (!icmp_ln147)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 12> <Delay = 7.25>
ST_14 : Operation 110 [4/5] (7.25ns)   --->   "%v72 = fadd float %v71, %v70" [kernel.cpp:154]   --->   Operation 110 'fadd' 'v72' <Predicate = (!icmp_ln147)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 13> <Delay = 7.25>
ST_15 : Operation 111 [3/5] (7.25ns)   --->   "%v72 = fadd float %v71, %v70" [kernel.cpp:154]   --->   Operation 111 'fadd' 'v72' <Predicate = (!icmp_ln147)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 14> <Delay = 7.25>
ST_16 : Operation 112 [2/5] (7.25ns)   --->   "%v72 = fadd float %v71, %v70" [kernel.cpp:154]   --->   Operation 112 'fadd' 'v72' <Predicate = (!icmp_ln147)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 15> <Delay = 7.25>
ST_17 : Operation 113 [1/5] (7.25ns)   --->   "%v72 = fadd float %v71, %v70" [kernel.cpp:154]   --->   Operation 113 'fadd' 'v72' <Predicate = (!icmp_ln147)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 16> <Delay = 3.25>
ST_18 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @l_S_k_0_k2_l_j6_str)"   --->   Operation 114 'specloopname' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_18 : Operation 115 [1/1] (0.00ns)   --->   "%empty_395 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 115 'speclooptripcount' 'empty_395' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_18 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str20) nounwind" [kernel.cpp:148]   --->   Operation 116 'specloopname' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_18 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str20)" [kernel.cpp:148]   --->   Operation 117 'specregionbegin' 'tmp_8' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_18 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [kernel.cpp:149]   --->   Operation 118 'specpipeline' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_18 : Operation 119 [1/1] (3.25ns)   --->   "store float %v72, float* %v64_addr_2, align 4" [kernel.cpp:155]   --->   Operation 119 'store' <Predicate = (!icmp_ln147)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 120 [1/1] (0.00ns)   --->   "%empty_396 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str20, i32 %tmp_8)" [kernel.cpp:156]   --->   Operation 120 'specregionend' 'empty_396' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_18 : Operation 121 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 121 'br' <Predicate = (!icmp_ln147)> <Delay = 0.00>

State 19 <SV = 6> <Delay = 1.76>
ST_19 : Operation 122 [1/1] (1.76ns)   --->   "br label %.preheader" [kernel.cpp:158]   --->   Operation 122 'br' <Predicate = true> <Delay = 1.76>

State 20 <SV = 7> <Delay = 3.25>
ST_20 : Operation 123 [1/1] (0.00ns)   --->   "%j_back2_0 = phi i7 [ %j_back2, %l_j_back2 ], [ 0, %.preheader.preheader ]"   --->   Operation 123 'phi' 'j_back2_0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 124 [1/1] (1.48ns)   --->   "%icmp_ln158 = icmp eq i7 %j_back2_0, -64" [kernel.cpp:158]   --->   Operation 124 'icmp' 'icmp_ln158' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 125 [1/1] (0.00ns)   --->   "%empty_397 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 125 'speclooptripcount' 'empty_397' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 126 [1/1] (1.87ns)   --->   "%j_back2 = add i7 %j_back2_0, 1" [kernel.cpp:158]   --->   Operation 126 'add' 'j_back2' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 127 [1/1] (0.00ns)   --->   "br i1 %icmp_ln158, label %l_gemm_i4_end, label %l_j_back2" [kernel.cpp:158]   --->   Operation 127 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln160 = zext i7 %j_back2_0 to i64" [kernel.cpp:160]   --->   Operation 128 'zext' 'zext_ln160' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_20 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln161 = zext i7 %j_back2_0 to i11" [kernel.cpp:161]   --->   Operation 129 'zext' 'zext_ln161' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_20 : Operation 130 [1/1] (1.73ns)   --->   "%add_ln161 = add i11 %zext_ln147, %zext_ln161" [kernel.cpp:161]   --->   Operation 130 'add' 'add_ln161' <Predicate = (!icmp_ln158)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 131 [1/1] (0.00ns)   --->   "%v64_addr_1 = getelementptr inbounds [64 x float]* %v64, i64 0, i64 %zext_ln160" [kernel.cpp:160]   --->   Operation 131 'getelementptr' 'v64_addr_1' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_20 : Operation 132 [2/2] (3.25ns)   --->   "%v74 = load float* %v64_addr_1, align 4" [kernel.cpp:160]   --->   Operation 132 'load' 'v74' <Predicate = (!icmp_ln158)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 21 <SV = 8> <Delay = 6.50>
ST_21 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str21) nounwind" [kernel.cpp:158]   --->   Operation 133 'specloopname' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_21 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str21)" [kernel.cpp:158]   --->   Operation 134 'specregionbegin' 'tmp_9' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_21 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [kernel.cpp:159]   --->   Operation 135 'specpipeline' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_21 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln161_1 = zext i11 %add_ln161 to i64" [kernel.cpp:161]   --->   Operation 136 'zext' 'zext_ln161_1' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_21 : Operation 137 [1/1] (0.00ns)   --->   "%v60_addr_1 = getelementptr [768 x float]* %v60, i64 0, i64 %zext_ln161_1" [kernel.cpp:161]   --->   Operation 137 'getelementptr' 'v60_addr_1' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_21 : Operation 138 [1/2] (3.25ns)   --->   "%v74 = load float* %v64_addr_1, align 4" [kernel.cpp:160]   --->   Operation 138 'load' 'v74' <Predicate = (!icmp_ln158)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 139 [1/1] (3.25ns)   --->   "store float %v74, float* %v60_addr_1, align 4" [kernel.cpp:161]   --->   Operation 139 'store' <Predicate = (!icmp_ln158)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 140 [1/1] (0.00ns)   --->   "%empty_398 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str21, i32 %tmp_9)" [kernel.cpp:162]   --->   Operation 140 'specregionend' 'empty_398' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_21 : Operation 141 [1/1] (0.00ns)   --->   "br label %.preheader" [kernel.cpp:158]   --->   Operation 141 'br' <Predicate = (!icmp_ln158)> <Delay = 0.00>

State 22 <SV = 8> <Delay = 0.00>
ST_22 : Operation 142 [1/1] (0.00ns)   --->   "%empty_399 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str17, i32 %tmp)" [kernel.cpp:163]   --->   Operation 142 'specregionend' 'empty_399' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 143 [1/1] (0.00ns)   --->   "br label %.preheader2" [kernel.cpp:141]   --->   Operation 143 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v58]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v59]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v60]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
v64                (alloca           ) [ 00111111111111111111111]
br_ln136           (br               ) [ 01110000000000000000000]
v61_0              (phi              ) [ 00100000000000000000000]
icmp_ln136         (icmp             ) [ 00110000000000000000000]
empty              (speclooptripcount) [ 00000000000000000000000]
v61                (add              ) [ 01110000000000000000000]
br_ln136           (br               ) [ 00000000000000000000000]
tmp_48             (bitconcatenate   ) [ 00000000000000000000000]
zext_ln137         (zext             ) [ 00010000000000000000000]
br_ln137           (br               ) [ 00110000000000000000000]
br_ln141           (br               ) [ 00111111111111111111111]
v62_0              (phi              ) [ 00010000000000000000000]
icmp_ln137         (icmp             ) [ 00110000000000000000000]
empty_391          (speclooptripcount) [ 00000000000000000000000]
v62                (add              ) [ 00110000000000000000000]
br_ln137           (br               ) [ 00000000000000000000000]
zext_ln138         (zext             ) [ 00000000000000000000000]
add_ln138          (add              ) [ 00000000000000000000000]
zext_ln138_1       (zext             ) [ 00000000000000000000000]
v60_addr           (getelementptr    ) [ 00000000000000000000000]
store_ln138        (store            ) [ 00000000000000000000000]
br_ln137           (br               ) [ 00110000000000000000000]
br_ln0             (br               ) [ 01110000000000000000000]
i4_0               (phi              ) [ 00001110000000000000000]
icmp_ln141         (icmp             ) [ 00001111111111111111111]
empty_392          (speclooptripcount) [ 00000000000000000000000]
i4                 (add              ) [ 00101111111111111111111]
br_ln141           (br               ) [ 00000000000000000000000]
specloopname_ln141 (specloopname     ) [ 00000000000000000000000]
tmp                (specregionbegin  ) [ 00000111111111111111111]
br_ln143           (br               ) [ 00001111111111111111111]
ret_ln164          (ret              ) [ 00000000000000000000000]
j_init2_0          (phi              ) [ 00000100000000000000000]
icmp_ln143         (icmp             ) [ 00001111111111111111111]
empty_393          (speclooptripcount) [ 00000000000000000000000]
j_init2            (add              ) [ 00001111111111111111111]
br_ln143           (br               ) [ 00000000000000000000000]
specloopname_ln143 (specloopname     ) [ 00000000000000000000000]
tmp_s              (specregionbegin  ) [ 00000000000000000000000]
specpipeline_ln144 (specpipeline     ) [ 00000000000000000000000]
zext_ln145         (zext             ) [ 00000000000000000000000]
v64_addr           (getelementptr    ) [ 00000000000000000000000]
store_ln145        (store            ) [ 00000000000000000000000]
empty_394          (specregionend    ) [ 00000000000000000000000]
br_ln143           (br               ) [ 00001111111111111111111]
tmp_49             (bitconcatenate   ) [ 00000000000000000000000]
zext_ln150         (zext             ) [ 00000000000000000000000]
tmp_50             (bitconcatenate   ) [ 00000000000000000000000]
zext_ln150_1       (zext             ) [ 00000000000000000000000]
sub_ln150          (sub              ) [ 00000001111111111110000]
tmp_51             (bitconcatenate   ) [ 00000000000000000000000]
zext_ln147         (zext             ) [ 00000001111111111111110]
br_ln147           (br               ) [ 00001111111111111111111]
indvar_flatten     (phi              ) [ 00000001000000000000000]
k2_0               (phi              ) [ 00000001000000000000000]
j6_0               (phi              ) [ 00000001000000000000000]
icmp_ln147         (icmp             ) [ 00001111111111111111111]
add_ln147          (add              ) [ 00001111111111111111111]
br_ln147           (br               ) [ 00000000000000000000000]
k2                 (add              ) [ 00000000000000000000000]
icmp_ln148         (icmp             ) [ 00000000000000000000000]
select_ln150       (select           ) [ 00000000000000000000000]
select_ln150_1     (select           ) [ 00001111111111111111111]
tmp_31             (bitconcatenate   ) [ 00000000000000000000000]
zext_ln150_2       (zext             ) [ 00000000000000000000000]
zext_ln150_3       (zext             ) [ 00000000000000000000000]
add_ln150          (add              ) [ 00000000000000000000000]
sext_ln150         (sext             ) [ 00000000000000000000000]
v58_addr           (getelementptr    ) [ 00000001100000000000000]
zext_ln151         (zext             ) [ 00000000000000000000000]
zext_ln151_1       (zext             ) [ 00000000000000000000000]
add_ln151          (add              ) [ 00000000000000000000000]
zext_ln151_2       (zext             ) [ 00000000000000000000000]
v59_addr           (getelementptr    ) [ 00000001100000000000000]
v64_addr_2         (getelementptr    ) [ 00000001111111111110000]
j6                 (add              ) [ 00001111111111111111111]
v58_load           (load             ) [ 00000001011110000000000]
v69                (load             ) [ 00000001011110000000000]
v70                (fmul             ) [ 00000001000001111100000]
v71                (load             ) [ 00000001000001111100000]
v72                (fadd             ) [ 00000001000000000010000]
specloopname_ln0   (specloopname     ) [ 00000000000000000000000]
empty_395          (speclooptripcount) [ 00000000000000000000000]
specloopname_ln148 (specloopname     ) [ 00000000000000000000000]
tmp_8              (specregionbegin  ) [ 00000000000000000000000]
specpipeline_ln149 (specpipeline     ) [ 00000000000000000000000]
store_ln155        (store            ) [ 00000000000000000000000]
empty_396          (specregionend    ) [ 00000000000000000000000]
br_ln0             (br               ) [ 00001111111111111111111]
br_ln158           (br               ) [ 00001111111111111111111]
j_back2_0          (phi              ) [ 00000000000000000000100]
icmp_ln158         (icmp             ) [ 00001111111111111111111]
empty_397          (speclooptripcount) [ 00000000000000000000000]
j_back2            (add              ) [ 00001111111111111111111]
br_ln158           (br               ) [ 00000000000000000000000]
zext_ln160         (zext             ) [ 00000000000000000000000]
zext_ln161         (zext             ) [ 00000000000000000000000]
add_ln161          (add              ) [ 00000000000000000000110]
v64_addr_1         (getelementptr    ) [ 00000000000000000000110]
specloopname_ln158 (specloopname     ) [ 00000000000000000000000]
tmp_9              (specregionbegin  ) [ 00000000000000000000000]
specpipeline_ln159 (specpipeline     ) [ 00000000000000000000000]
zext_ln161_1       (zext             ) [ 00000000000000000000000]
v60_addr_1         (getelementptr    ) [ 00000000000000000000000]
v74                (load             ) [ 00000000000000000000000]
store_ln161        (store            ) [ 00000000000000000000000]
empty_398          (specregionend    ) [ 00000000000000000000000]
br_ln158           (br               ) [ 00001111111111111111111]
empty_399          (specregionend    ) [ 00000000000000000000000]
br_ln141           (br               ) [ 00101111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v58">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v58"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v59">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v59"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v60">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v60"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_S_k_0_k2_l_j6_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="v64_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v64/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="v60_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="11" slack="0"/>
<pin id="80" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v60_addr/3 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="10" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="0"/>
<pin id="86" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln138/3 store_ln161/21 "/>
</bind>
</comp>

<comp id="90" class="1004" name="v64_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="7" slack="0"/>
<pin id="94" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v64_addr/5 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="6" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="0" index="2" bw="0" slack="0"/>
<pin id="135" dir="0" index="4" bw="6" slack="1"/>
<pin id="136" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="137" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="32" slack="1"/>
<pin id="138" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln145/5 v71/11 store_ln155/18 v74/20 "/>
</bind>
</comp>

<comp id="103" class="1004" name="v58_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="9" slack="0"/>
<pin id="107" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v58_addr/7 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v58_load/7 "/>
</bind>
</comp>

<comp id="116" class="1004" name="v59_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="11" slack="0"/>
<pin id="120" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v59_addr/7 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="10" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v69/7 "/>
</bind>
</comp>

<comp id="129" class="1004" name="v64_addr_2_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="7" slack="0"/>
<pin id="133" dir="1" index="3" bw="6" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v64_addr_2/7 "/>
</bind>
</comp>

<comp id="139" class="1004" name="v64_addr_1_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="7" slack="0"/>
<pin id="143" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v64_addr_1/20 "/>
</bind>
</comp>

<comp id="146" class="1004" name="v60_addr_1_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="11" slack="0"/>
<pin id="150" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v60_addr_1/21 "/>
</bind>
</comp>

<comp id="155" class="1005" name="v61_0_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="4" slack="1"/>
<pin id="157" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="v61_0 (phireg) "/>
</bind>
</comp>

<comp id="159" class="1004" name="v61_0_phi_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="1"/>
<pin id="161" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="4" slack="0"/>
<pin id="163" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v61_0/2 "/>
</bind>
</comp>

<comp id="166" class="1005" name="v62_0_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="7" slack="1"/>
<pin id="168" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="v62_0 (phireg) "/>
</bind>
</comp>

<comp id="170" class="1004" name="v62_0_phi_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="7" slack="0"/>
<pin id="172" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="1" slack="1"/>
<pin id="174" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v62_0/3 "/>
</bind>
</comp>

<comp id="177" class="1005" name="i4_0_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="4" slack="1"/>
<pin id="179" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i4_0 (phireg) "/>
</bind>
</comp>

<comp id="181" class="1004" name="i4_0_phi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="4" slack="0"/>
<pin id="183" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="1" slack="1"/>
<pin id="185" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i4_0/4 "/>
</bind>
</comp>

<comp id="189" class="1005" name="j_init2_0_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="7" slack="1"/>
<pin id="191" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_init2_0 (phireg) "/>
</bind>
</comp>

<comp id="193" class="1004" name="j_init2_0_phi_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="1"/>
<pin id="195" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="7" slack="0"/>
<pin id="197" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_init2_0/5 "/>
</bind>
</comp>

<comp id="200" class="1005" name="indvar_flatten_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="10" slack="1"/>
<pin id="202" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="204" class="1004" name="indvar_flatten_phi_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="1"/>
<pin id="206" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="10" slack="0"/>
<pin id="208" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/7 "/>
</bind>
</comp>

<comp id="211" class="1005" name="k2_0_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="4" slack="1"/>
<pin id="213" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k2_0 (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="k2_0_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="1"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="4" slack="0"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k2_0/7 "/>
</bind>
</comp>

<comp id="222" class="1005" name="j6_0_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="7" slack="1"/>
<pin id="224" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j6_0 (phireg) "/>
</bind>
</comp>

<comp id="226" class="1004" name="j6_0_phi_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="1"/>
<pin id="228" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="7" slack="0"/>
<pin id="230" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j6_0/7 "/>
</bind>
</comp>

<comp id="233" class="1005" name="j_back2_0_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="7" slack="1"/>
<pin id="235" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_back2_0 (phireg) "/>
</bind>
</comp>

<comp id="237" class="1004" name="j_back2_0_phi_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="7" slack="0"/>
<pin id="239" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="1" slack="1"/>
<pin id="241" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_back2_0/20 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="1"/>
<pin id="246" dir="0" index="1" bw="32" slack="1"/>
<pin id="247" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="v72/13 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="1"/>
<pin id="250" dir="0" index="1" bw="32" slack="1"/>
<pin id="251" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v70/9 "/>
</bind>
</comp>

<comp id="252" class="1004" name="icmp_ln136_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="4" slack="0"/>
<pin id="254" dir="0" index="1" bw="3" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="v61_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="4" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v61/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_48_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="10" slack="0"/>
<pin id="266" dir="0" index="1" bw="4" slack="0"/>
<pin id="267" dir="0" index="2" bw="1" slack="0"/>
<pin id="268" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_48/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="zext_ln137_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="10" slack="0"/>
<pin id="274" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln137/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="icmp_ln137_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="7" slack="0"/>
<pin id="278" dir="0" index="1" bw="7" slack="0"/>
<pin id="279" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln137/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="v62_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="7" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v62/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="zext_ln138_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="7" slack="0"/>
<pin id="290" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln138/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="add_ln138_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="10" slack="1"/>
<pin id="294" dir="0" index="1" bw="7" slack="0"/>
<pin id="295" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln138/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="zext_ln138_1_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="11" slack="0"/>
<pin id="299" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln138_1/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="icmp_ln141_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="4" slack="0"/>
<pin id="304" dir="0" index="1" bw="3" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln141/4 "/>
</bind>
</comp>

<comp id="308" class="1004" name="i4_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="4" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i4/4 "/>
</bind>
</comp>

<comp id="314" class="1004" name="icmp_ln143_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="7" slack="0"/>
<pin id="316" dir="0" index="1" bw="7" slack="0"/>
<pin id="317" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln143/5 "/>
</bind>
</comp>

<comp id="320" class="1004" name="j_init2_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="7" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_init2/5 "/>
</bind>
</comp>

<comp id="326" class="1004" name="zext_ln145_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="7" slack="0"/>
<pin id="328" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145/5 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_49_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="0"/>
<pin id="333" dir="0" index="1" bw="4" slack="2"/>
<pin id="334" dir="0" index="2" bw="1" slack="0"/>
<pin id="335" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_49/6 "/>
</bind>
</comp>

<comp id="339" class="1004" name="zext_ln150_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="8" slack="0"/>
<pin id="341" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln150/6 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_50_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="6" slack="0"/>
<pin id="345" dir="0" index="1" bw="4" slack="2"/>
<pin id="346" dir="0" index="2" bw="1" slack="0"/>
<pin id="347" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_50/6 "/>
</bind>
</comp>

<comp id="351" class="1004" name="zext_ln150_1_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="6" slack="0"/>
<pin id="353" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln150_1/6 "/>
</bind>
</comp>

<comp id="355" class="1004" name="sub_ln150_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="0"/>
<pin id="357" dir="0" index="1" bw="6" slack="0"/>
<pin id="358" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln150/6 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_51_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="10" slack="0"/>
<pin id="363" dir="0" index="1" bw="4" slack="2"/>
<pin id="364" dir="0" index="2" bw="1" slack="0"/>
<pin id="365" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_51/6 "/>
</bind>
</comp>

<comp id="369" class="1004" name="zext_ln147_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="10" slack="0"/>
<pin id="371" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln147/6 "/>
</bind>
</comp>

<comp id="373" class="1004" name="icmp_ln147_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="10" slack="0"/>
<pin id="375" dir="0" index="1" bw="9" slack="0"/>
<pin id="376" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln147/7 "/>
</bind>
</comp>

<comp id="379" class="1004" name="add_ln147_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="10" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln147/7 "/>
</bind>
</comp>

<comp id="385" class="1004" name="k2_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="4" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k2/7 "/>
</bind>
</comp>

<comp id="391" class="1004" name="icmp_ln148_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="7" slack="0"/>
<pin id="393" dir="0" index="1" bw="7" slack="0"/>
<pin id="394" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln148/7 "/>
</bind>
</comp>

<comp id="397" class="1004" name="select_ln150_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="0" index="2" bw="7" slack="0"/>
<pin id="401" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln150/7 "/>
</bind>
</comp>

<comp id="405" class="1004" name="select_ln150_1_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="0"/>
<pin id="407" dir="0" index="1" bw="4" slack="0"/>
<pin id="408" dir="0" index="2" bw="4" slack="0"/>
<pin id="409" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln150_1/7 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_31_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="10" slack="0"/>
<pin id="415" dir="0" index="1" bw="4" slack="0"/>
<pin id="416" dir="0" index="2" bw="1" slack="0"/>
<pin id="417" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_31/7 "/>
</bind>
</comp>

<comp id="421" class="1004" name="zext_ln150_2_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="10" slack="0"/>
<pin id="423" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln150_2/7 "/>
</bind>
</comp>

<comp id="425" class="1004" name="zext_ln150_3_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="4" slack="0"/>
<pin id="427" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln150_3/7 "/>
</bind>
</comp>

<comp id="429" class="1004" name="add_ln150_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="9" slack="1"/>
<pin id="431" dir="0" index="1" bw="4" slack="0"/>
<pin id="432" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln150/7 "/>
</bind>
</comp>

<comp id="434" class="1004" name="sext_ln150_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="9" slack="0"/>
<pin id="436" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln150/7 "/>
</bind>
</comp>

<comp id="439" class="1004" name="zext_ln151_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="7" slack="0"/>
<pin id="441" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln151/7 "/>
</bind>
</comp>

<comp id="444" class="1004" name="zext_ln151_1_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="7" slack="0"/>
<pin id="446" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln151_1/7 "/>
</bind>
</comp>

<comp id="448" class="1004" name="add_ln151_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="10" slack="0"/>
<pin id="450" dir="0" index="1" bw="7" slack="0"/>
<pin id="451" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln151/7 "/>
</bind>
</comp>

<comp id="454" class="1004" name="zext_ln151_2_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="11" slack="0"/>
<pin id="456" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln151_2/7 "/>
</bind>
</comp>

<comp id="459" class="1004" name="j6_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="7" slack="0"/>
<pin id="461" dir="0" index="1" bw="1" slack="0"/>
<pin id="462" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j6/7 "/>
</bind>
</comp>

<comp id="465" class="1004" name="icmp_ln158_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="7" slack="0"/>
<pin id="467" dir="0" index="1" bw="7" slack="0"/>
<pin id="468" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln158/20 "/>
</bind>
</comp>

<comp id="471" class="1004" name="j_back2_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="7" slack="0"/>
<pin id="473" dir="0" index="1" bw="1" slack="0"/>
<pin id="474" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_back2/20 "/>
</bind>
</comp>

<comp id="477" class="1004" name="zext_ln160_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="7" slack="0"/>
<pin id="479" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln160/20 "/>
</bind>
</comp>

<comp id="482" class="1004" name="zext_ln161_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="7" slack="0"/>
<pin id="484" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln161/20 "/>
</bind>
</comp>

<comp id="486" class="1004" name="add_ln161_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="10" slack="3"/>
<pin id="488" dir="0" index="1" bw="7" slack="0"/>
<pin id="489" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln161/20 "/>
</bind>
</comp>

<comp id="491" class="1004" name="zext_ln161_1_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="11" slack="1"/>
<pin id="493" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln161_1/21 "/>
</bind>
</comp>

<comp id="498" class="1005" name="v61_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="4" slack="0"/>
<pin id="500" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="v61 "/>
</bind>
</comp>

<comp id="503" class="1005" name="zext_ln137_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="11" slack="1"/>
<pin id="505" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln137 "/>
</bind>
</comp>

<comp id="511" class="1005" name="v62_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="7" slack="0"/>
<pin id="513" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="v62 "/>
</bind>
</comp>

<comp id="516" class="1005" name="icmp_ln141_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="1"/>
<pin id="518" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln141 "/>
</bind>
</comp>

<comp id="520" class="1005" name="i4_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="4" slack="0"/>
<pin id="522" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i4 "/>
</bind>
</comp>

<comp id="528" class="1005" name="j_init2_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="7" slack="0"/>
<pin id="530" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_init2 "/>
</bind>
</comp>

<comp id="533" class="1005" name="sub_ln150_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="9" slack="1"/>
<pin id="535" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln150 "/>
</bind>
</comp>

<comp id="538" class="1005" name="zext_ln147_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="11" slack="3"/>
<pin id="540" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln147 "/>
</bind>
</comp>

<comp id="543" class="1005" name="icmp_ln147_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="1"/>
<pin id="545" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln147 "/>
</bind>
</comp>

<comp id="547" class="1005" name="add_ln147_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="10" slack="0"/>
<pin id="549" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln147 "/>
</bind>
</comp>

<comp id="552" class="1005" name="select_ln150_1_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="4" slack="0"/>
<pin id="554" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln150_1 "/>
</bind>
</comp>

<comp id="557" class="1005" name="v58_addr_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="8" slack="1"/>
<pin id="559" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="v58_addr "/>
</bind>
</comp>

<comp id="562" class="1005" name="v59_addr_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="10" slack="1"/>
<pin id="564" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="v59_addr "/>
</bind>
</comp>

<comp id="567" class="1005" name="v64_addr_2_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="6" slack="4"/>
<pin id="569" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="v64_addr_2 "/>
</bind>
</comp>

<comp id="573" class="1005" name="j6_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="7" slack="0"/>
<pin id="575" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j6 "/>
</bind>
</comp>

<comp id="578" class="1005" name="v58_load_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="1"/>
<pin id="580" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v58_load "/>
</bind>
</comp>

<comp id="583" class="1005" name="v69_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="1"/>
<pin id="585" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v69 "/>
</bind>
</comp>

<comp id="588" class="1005" name="v70_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="32" slack="1"/>
<pin id="590" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v70 "/>
</bind>
</comp>

<comp id="593" class="1005" name="v71_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="1"/>
<pin id="595" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v71 "/>
</bind>
</comp>

<comp id="598" class="1005" name="v72_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="1"/>
<pin id="600" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v72 "/>
</bind>
</comp>

<comp id="603" class="1005" name="icmp_ln158_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="1"/>
<pin id="605" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln158 "/>
</bind>
</comp>

<comp id="607" class="1005" name="j_back2_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="7" slack="0"/>
<pin id="609" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_back2 "/>
</bind>
</comp>

<comp id="612" class="1005" name="add_ln161_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="11" slack="1"/>
<pin id="614" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln161 "/>
</bind>
</comp>

<comp id="617" class="1005" name="v64_addr_1_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="6" slack="1"/>
<pin id="619" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="v64_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="6" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="30" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="32" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="89"><net_src comp="76" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="95"><net_src comp="30" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="32" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="102"><net_src comp="90" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="108"><net_src comp="0" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="30" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="103" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="30" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="116" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="134"><net_src comp="30" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="144"><net_src comp="30" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="145"><net_src comp="139" pin="3"/><net_sink comp="96" pin=2"/></net>

<net id="151"><net_src comp="4" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="30" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="96" pin="7"/><net_sink comp="83" pin=1"/></net>

<net id="154"><net_src comp="146" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="158"><net_src comp="8" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="155" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="22" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="166" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="180"><net_src comp="8" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="177" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="188"><net_src comp="181" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="192"><net_src comp="22" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="189" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="58" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="200" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="8" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="211" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="22" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="222" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="22" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="233" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="256"><net_src comp="159" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="10" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="159" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="16" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="269"><net_src comp="18" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="159" pin="4"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="20" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="275"><net_src comp="264" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="280"><net_src comp="170" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="24" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="170" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="28" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="291"><net_src comp="170" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="296"><net_src comp="288" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="300"><net_src comp="292" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="306"><net_src comp="181" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="10" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="181" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="16" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="193" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="24" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="193" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="28" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="329"><net_src comp="193" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="336"><net_src comp="52" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="177" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="338"><net_src comp="8" pin="0"/><net_sink comp="331" pin=2"/></net>

<net id="342"><net_src comp="331" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="348"><net_src comp="54" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="177" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="350"><net_src comp="56" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="354"><net_src comp="343" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="359"><net_src comp="339" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="351" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="366"><net_src comp="18" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="177" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="368"><net_src comp="20" pin="0"/><net_sink comp="361" pin=2"/></net>

<net id="372"><net_src comp="361" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="377"><net_src comp="204" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="60" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="204" pin="4"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="62" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="215" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="16" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="226" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="24" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="402"><net_src comp="391" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="22" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="404"><net_src comp="226" pin="4"/><net_sink comp="397" pin=2"/></net>

<net id="410"><net_src comp="391" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="385" pin="2"/><net_sink comp="405" pin=1"/></net>

<net id="412"><net_src comp="215" pin="4"/><net_sink comp="405" pin=2"/></net>

<net id="418"><net_src comp="18" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="419"><net_src comp="405" pin="3"/><net_sink comp="413" pin=1"/></net>

<net id="420"><net_src comp="20" pin="0"/><net_sink comp="413" pin=2"/></net>

<net id="424"><net_src comp="413" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="405" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="433"><net_src comp="425" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="437"><net_src comp="429" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="442"><net_src comp="397" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="447"><net_src comp="397" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="452"><net_src comp="421" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="444" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="457"><net_src comp="448" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="463"><net_src comp="397" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="28" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="469"><net_src comp="237" pin="4"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="24" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="475"><net_src comp="237" pin="4"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="28" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="480"><net_src comp="237" pin="4"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="485"><net_src comp="237" pin="4"/><net_sink comp="482" pin=0"/></net>

<net id="490"><net_src comp="482" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="494"><net_src comp="491" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="501"><net_src comp="258" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="506"><net_src comp="272" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="514"><net_src comp="282" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="519"><net_src comp="302" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="523"><net_src comp="308" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="531"><net_src comp="320" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="536"><net_src comp="355" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="541"><net_src comp="369" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="546"><net_src comp="373" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="550"><net_src comp="379" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="555"><net_src comp="405" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="560"><net_src comp="103" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="565"><net_src comp="116" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="570"><net_src comp="129" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="572"><net_src comp="567" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="576"><net_src comp="459" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="581"><net_src comp="110" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="586"><net_src comp="123" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="591"><net_src comp="248" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="596"><net_src comp="96" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="601"><net_src comp="244" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="96" pin=4"/></net>

<net id="606"><net_src comp="465" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="610"><net_src comp="471" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="615"><net_src comp="486" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="620"><net_src comp="139" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="96" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v60 | {3 21 }
 - Input state : 
	Port: Context_layer : v58 | {7 8 }
	Port: Context_layer : v59 | {7 8 }
  - Chain level:
	State 1
	State 2
		icmp_ln136 : 1
		v61 : 1
		br_ln136 : 2
		tmp_48 : 1
		zext_ln137 : 2
	State 3
		icmp_ln137 : 1
		v62 : 1
		br_ln137 : 2
		zext_ln138 : 1
		add_ln138 : 2
		zext_ln138_1 : 3
		v60_addr : 4
		store_ln138 : 5
	State 4
		icmp_ln141 : 1
		i4 : 1
		br_ln141 : 2
	State 5
		icmp_ln143 : 1
		j_init2 : 1
		br_ln143 : 2
		zext_ln145 : 1
		v64_addr : 2
		store_ln145 : 3
		empty_394 : 1
	State 6
		zext_ln150 : 1
		zext_ln150_1 : 1
		sub_ln150 : 2
		zext_ln147 : 1
	State 7
		icmp_ln147 : 1
		add_ln147 : 1
		br_ln147 : 2
		k2 : 1
		icmp_ln148 : 1
		select_ln150 : 2
		select_ln150_1 : 2
		tmp_31 : 3
		zext_ln150_2 : 4
		zext_ln150_3 : 3
		add_ln150 : 4
		sext_ln150 : 5
		v58_addr : 6
		v58_load : 7
		zext_ln151 : 3
		zext_ln151_1 : 3
		add_ln151 : 5
		zext_ln151_2 : 6
		v59_addr : 7
		v69 : 8
		v64_addr_2 : 4
		j6 : 3
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		empty_396 : 1
	State 19
	State 20
		icmp_ln158 : 1
		j_back2 : 1
		br_ln158 : 2
		zext_ln160 : 1
		zext_ln161 : 1
		add_ln161 : 2
		v64_addr_1 : 2
		v74 : 3
	State 21
		v60_addr_1 : 1
		store_ln161 : 2
		empty_398 : 1
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   fadd   |       grp_fu_244      |    2    |   205   |   390   |
|----------|-----------------------|---------|---------|---------|
|   fmul   |       grp_fu_248      |    3    |   143   |   321   |
|----------|-----------------------|---------|---------|---------|
|          |       v61_fu_258      |    0    |    0    |    13   |
|          |       v62_fu_282      |    0    |    0    |    15   |
|          |    add_ln138_fu_292   |    0    |    0    |    14   |
|          |       i4_fu_308       |    0    |    0    |    13   |
|          |     j_init2_fu_320    |    0    |    0    |    15   |
|    add   |    add_ln147_fu_379   |    0    |    0    |    14   |
|          |       k2_fu_385       |    0    |    0    |    13   |
|          |    add_ln150_fu_429   |    0    |    0    |    15   |
|          |    add_ln151_fu_448   |    0    |    0    |    14   |
|          |       j6_fu_459       |    0    |    0    |    15   |
|          |     j_back2_fu_471    |    0    |    0    |    15   |
|          |    add_ln161_fu_486   |    0    |    0    |    14   |
|----------|-----------------------|---------|---------|---------|
|          |   icmp_ln136_fu_252   |    0    |    0    |    9    |
|          |   icmp_ln137_fu_276   |    0    |    0    |    11   |
|          |   icmp_ln141_fu_302   |    0    |    0    |    9    |
|   icmp   |   icmp_ln143_fu_314   |    0    |    0    |    11   |
|          |   icmp_ln147_fu_373   |    0    |    0    |    13   |
|          |   icmp_ln148_fu_391   |    0    |    0    |    11   |
|          |   icmp_ln158_fu_465   |    0    |    0    |    11   |
|----------|-----------------------|---------|---------|---------|
|    sub   |    sub_ln150_fu_355   |    0    |    0    |    15   |
|----------|-----------------------|---------|---------|---------|
|  select  |  select_ln150_fu_397  |    0    |    0    |    7    |
|          | select_ln150_1_fu_405 |    0    |    0    |    4    |
|----------|-----------------------|---------|---------|---------|
|          |     tmp_48_fu_264     |    0    |    0    |    0    |
|          |     tmp_49_fu_331     |    0    |    0    |    0    |
|bitconcatenate|     tmp_50_fu_343     |    0    |    0    |    0    |
|          |     tmp_51_fu_361     |    0    |    0    |    0    |
|          |     tmp_31_fu_413     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   zext_ln137_fu_272   |    0    |    0    |    0    |
|          |   zext_ln138_fu_288   |    0    |    0    |    0    |
|          |  zext_ln138_1_fu_297  |    0    |    0    |    0    |
|          |   zext_ln145_fu_326   |    0    |    0    |    0    |
|          |   zext_ln150_fu_339   |    0    |    0    |    0    |
|          |  zext_ln150_1_fu_351  |    0    |    0    |    0    |
|          |   zext_ln147_fu_369   |    0    |    0    |    0    |
|   zext   |  zext_ln150_2_fu_421  |    0    |    0    |    0    |
|          |  zext_ln150_3_fu_425  |    0    |    0    |    0    |
|          |   zext_ln151_fu_439   |    0    |    0    |    0    |
|          |  zext_ln151_1_fu_444  |    0    |    0    |    0    |
|          |  zext_ln151_2_fu_454  |    0    |    0    |    0    |
|          |   zext_ln160_fu_477   |    0    |    0    |    0    |
|          |   zext_ln161_fu_482   |    0    |    0    |    0    |
|          |  zext_ln161_1_fu_491  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   sext   |   sext_ln150_fu_434   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    5    |   348   |   982   |
|----------|-----------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
| v64|    2   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+
|Total|    2   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln147_reg_547  |   10   |
|   add_ln161_reg_612  |   11   |
|     i4_0_reg_177     |    4   |
|      i4_reg_520      |    4   |
|  icmp_ln141_reg_516  |    1   |
|  icmp_ln147_reg_543  |    1   |
|  icmp_ln158_reg_603  |    1   |
|indvar_flatten_reg_200|   10   |
|     j6_0_reg_222     |    7   |
|      j6_reg_573      |    7   |
|   j_back2_0_reg_233  |    7   |
|    j_back2_reg_607   |    7   |
|   j_init2_0_reg_189  |    7   |
|    j_init2_reg_528   |    7   |
|     k2_0_reg_211     |    4   |
|select_ln150_1_reg_552|    4   |
|   sub_ln150_reg_533  |    9   |
|   v58_addr_reg_557   |    8   |
|   v58_load_reg_578   |   32   |
|   v59_addr_reg_562   |   10   |
|     v61_0_reg_155    |    4   |
|      v61_reg_498     |    4   |
|     v62_0_reg_166    |    7   |
|      v62_reg_511     |    7   |
|  v64_addr_1_reg_617  |    6   |
|  v64_addr_2_reg_567  |    6   |
|      v69_reg_583     |   32   |
|      v70_reg_588     |   32   |
|      v71_reg_593     |   32   |
|      v72_reg_598     |   32   |
|  zext_ln137_reg_503  |   11   |
|  zext_ln147_reg_538  |   11   |
+----------------------+--------+
|         Total        |   335  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_83 |  p0  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_83 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_96 |  p0  |   2  |   6  |   12   ||    9    |
|  grp_access_fu_96 |  p2  |   3  |   0  |    0   ||    15   |
| grp_access_fu_110 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_123 |  p0  |   2  |  10  |   20   ||    9    |
|    i4_0_reg_177   |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   140  || 12.4287 ||    69   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |   348  |   982  |    -   |
|   Memory  |    2   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   12   |    -   |   69   |    -   |
|  Register |    -   |    -   |    -   |   335  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    2   |    5   |   12   |   683  |  1051  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
