

================================================================
== Vitis HLS Report for 'horn_schunck_hls'
================================================================
* Date:           Thu Dec 18 14:23:44 2025

* Version:        2025.2 (Build 6295257 on Nov 12 2025)
* Project:        horn_schunck_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  25.518 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1813521|  1813521|  46.277 ms|  46.277 ms|  1813522|  1813522|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------+-------------------------------------------+---------+---------+-----------+-----------+-----+-----+-------------------+
        |                                                      |                                           |  Latency (cycles) |   Latency (absolute)  |  Interval |      Pipeline     |
        |                       Instance                       |                   Module                  |   min   |   max   |    min    |    max    | min | max |        Type       |
        +------------------------------------------------------+-------------------------------------------+---------+---------+-----------+-----------+-----+-----+-------------------+
        |grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100  |horn_schunck_hls_Pipeline_VITIS_LOOP_13_3  |     2921|     2921|  74.538 us|  74.538 us|    0|    0|  loop pipeline stp|
        +------------------------------------------------------+-------------------------------------------+---------+---------+-----------+-----------+-----+-----+-------------------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_11_1   |  1813520|  1813520|    181352|          -|          -|    10|        no|
        | + VITIS_LOOP_12_2  |   181350|   181350|      2925|          -|          -|    62|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|      68|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    6|    8829|    7063|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       0|     119|    -|
|Register         |        -|    -|      65|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    6|    8894|    7250|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      650|  600|  202800|  101400|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    1|       4|       7|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------+-------------------------------------------+---------+----+------+------+-----+
    |                       Instance                       |                   Module                  | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------------------+-------------------------------------------+---------+----+------+------+-----+
    |grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100  |horn_schunck_hls_Pipeline_VITIS_LOOP_13_3  |        0|   6|  8829|  7063|    0|
    +------------------------------------------------------+-------------------------------------------+---------+----+------+------+-----+
    |Total                                                 |                                           |        0|   6|  8829|  7063|    0|
    +------------------------------------------------------+-------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln20_fu_164_p2   |         +|   0|  0|  14|           6|           2|
    |add_ln21_fu_171_p2   |         +|   0|  0|  14|           6|           1|
    |iter_2_fu_134_p2     |         +|   0|  0|  13|           4|           1|
    |icmp_ln11_fu_128_p2  |      icmp|   0|  0|  13|           4|           4|
    |icmp_ln12_fu_140_p2  |      icmp|   0|  0|  14|           6|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  68|          26|          10|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  29|          7|    1|          7|
    |i_reg_88    |   9|          2|    6|         12|
    |iter_fu_58  |   9|          2|    4|          8|
    |u_address0  |   9|          2|   12|         24|
    |u_ce0       |   9|          2|    1|          2|
    |u_ce1       |   9|          2|    1|          2|
    |u_we1       |   9|          2|    1|          2|
    |v_address0  |   9|          2|   12|         24|
    |v_ce0       |   9|          2|    1|          2|
    |v_ce1       |   9|          2|    1|          2|
    |v_we1       |   9|          2|    1|          2|
    +------------+----+-----------+-----+-----------+
    |Total       | 119|         27|   41|         87|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |                                Name                               | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln20_reg_216                                                   |   6|   0|    6|          0|
    |add_ln21_reg_221                                                   |   6|   0|    6|          0|
    |ap_CS_fsm                                                          |   6|   0|    6|          0|
    |grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_ap_start_reg  |   1|   0|    1|          0|
    |i_reg_88                                                           |   6|   0|    6|          0|
    |iter_2_reg_188                                                     |   4|   0|    4|          0|
    |iter_fu_58                                                         |   4|   0|    4|          0|
    |u_load_reg_211                                                     |  16|   0|   16|          0|
    |v_load_reg_206                                                     |  16|   0|   16|          0|
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                              |  65|   0|   65|          0|
    +-------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------+-----+-----+------------+------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  horn_schunck_hls|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  horn_schunck_hls|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  horn_schunck_hls|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  horn_schunck_hls|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  horn_schunck_hls|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  horn_schunck_hls|  return value|
|Ix_address0  |  out|   12|   ap_memory|                Ix|         array|
|Ix_ce0       |  out|    1|   ap_memory|                Ix|         array|
|Ix_q0        |   in|   16|   ap_memory|                Ix|         array|
|Iy_address0  |  out|   12|   ap_memory|                Iy|         array|
|Iy_ce0       |  out|    1|   ap_memory|                Iy|         array|
|Iy_q0        |   in|   16|   ap_memory|                Iy|         array|
|It_address0  |  out|   12|   ap_memory|                It|         array|
|It_ce0       |  out|    1|   ap_memory|                It|         array|
|It_q0        |   in|   16|   ap_memory|                It|         array|
|u_address0   |  out|   12|   ap_memory|                 u|         array|
|u_ce0        |  out|    1|   ap_memory|                 u|         array|
|u_q0         |   in|   16|   ap_memory|                 u|         array|
|u_address1   |  out|   12|   ap_memory|                 u|         array|
|u_ce1        |  out|    1|   ap_memory|                 u|         array|
|u_we1        |  out|    1|   ap_memory|                 u|         array|
|u_d1         |  out|   16|   ap_memory|                 u|         array|
|u_q1         |   in|   16|   ap_memory|                 u|         array|
|v_address0   |  out|   12|   ap_memory|                 v|         array|
|v_ce0        |  out|    1|   ap_memory|                 v|         array|
|v_q0         |   in|   16|   ap_memory|                 v|         array|
|v_address1   |  out|   12|   ap_memory|                 v|         array|
|v_ce1        |  out|    1|   ap_memory|                 v|         array|
|v_we1        |  out|    1|   ap_memory|                 v|         array|
|v_d1         |  out|   16|   ap_memory|                 v|         array|
|v_q1         |   in|   16|   ap_memory|                 v|         array|
+-------------+-----+-----+------------+------------------+--------------+

