Flow report for uart_lookback
Sun Apr 20 20:47:49 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+--------------------------------------------------------------------------------------+
; Flow Summary                                                                         ;
+------------------------------------+-------------------------------------------------+
; Flow Status                        ; Successful - Sun Apr 20 20:47:49 2025           ;
; Quartus Prime Version              ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                      ; uart_lookback                                   ;
; Top-level Entity Name              ; uart_lookback                                   ;
; Family                             ; Cyclone IV E                                    ;
; Device                             ; EP4CE10F17C8                                    ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 113 / 10,320 ( 1 % )                            ;
;     Total combinational functions  ; 99 / 10,320 ( < 1 % )                           ;
;     Dedicated logic registers      ; 71 / 10,320 ( < 1 % )                           ;
; Total registers                    ; 71                                              ;
; Total pins                         ; 4 / 180 ( 2 % )                                 ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0 / 423,936 ( 0 % )                             ;
; Embedded Multiplier 9-bit elements ; 0 / 46 ( 0 % )                                  ;
; Total PLLs                         ; 0 / 2 ( 0 % )                                   ;
+------------------------------------+-------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 04/20/2025 20:47:37 ;
; Main task         ; Compilation         ;
; Revision Name     ; uart_lookback       ;
+-------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                               ;
+-------------------------------------+----------------------------------------+---------------+-------------+-----------------------------------+
; Assignment Name                     ; Value                                  ; Default Value ; Entity Name ; Section Id                        ;
+-------------------------------------+----------------------------------------+---------------+-------------+-----------------------------------+
; COMPILER_SIGNATURE_ID               ; 90878614117816.174515325713072         ; --            ; --          ; --                                ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --          ; eda_board_design_timing           ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --          ; eda_board_design_boundary_scan    ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --          ; eda_board_design_signal_integrity ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --          ; eda_board_design_symbol           ;
; EDA_OUTPUT_DATA_FORMAT              ; Verilog Hdl                            ; --            ; --          ; eda_simulation                    ;
; EDA_SIMULATION_TOOL                 ; Questa Intel FPGA (Verilog)            ; <None>        ; --          ; --                                ;
; EDA_TIME_SCALE                      ; 1 ps                                   ; --            ; --          ; eda_simulation                    ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                     ; --            ; --          ; --                                ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                      ; --            ; --          ; --                                ;
; NOMINAL_CORE_SUPPLY_VOLTAGE         ; 1.2V                                   ; --            ; --          ; --                                ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family) ; --            ; --          ; Top                               ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family) ; --            ; --          ; Top                               ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family) ; --            ; --          ; Top                               ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                           ; --            ; --          ; --                                ;
+-------------------------------------+----------------------------------------+---------------+-------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:05     ; 1.0                     ; 689 MB              ; 00:00:11                           ;
; Fitter               ; 00:00:02     ; 1.1                     ; 2142 MB             ; 00:00:03                           ;
; Assembler            ; 00:00:00     ; 1.0                     ; 554 MB              ; 00:00:00                           ;
; Timing Analyzer      ; 00:00:01     ; 1.1                     ; 799 MB              ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 794 MB              ; 00:00:00                           ;
; Total                ; 00:00:09     ; --                      ; --                  ; 00:00:15                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+-------------------------------------------------------------------------------------+
; Flow OS Summary                                                                     ;
+----------------------+------------------+-------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name     ; OS Version ; Processor type ;
+----------------------+------------------+-------------+------------+----------------+
; Analysis & Synthesis ; fedora           ; Fedora Core ; 41         ; x86_64         ;
; Fitter               ; fedora           ; Fedora Core ; 41         ; x86_64         ;
; Assembler            ; fedora           ; Fedora Core ; 41         ; x86_64         ;
; Timing Analyzer      ; fedora           ; Fedora Core ; 41         ; x86_64         ;
; EDA Netlist Writer   ; fedora           ; Fedora Core ; 41         ; x86_64         ;
+----------------------+------------------+-------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off uart_lookback -c uart_lookback
quartus_fit --read_settings_files=off --write_settings_files=off uart_lookback -c uart_lookback
quartus_asm --read_settings_files=off --write_settings_files=off uart_lookback -c uart_lookback
quartus_sta uart_lookback -c uart_lookback
quartus_eda --read_settings_files=off --write_settings_files=off uart_lookback -c uart_lookback



