INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/asvam/vivado projects/Memory_Block/Memory_Block.srcs/sim_1/new/memory_block_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_block_tb
