/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] _00_;
  reg [3:0] _01_;
  reg [5:0] _02_;
  reg [3:0] _03_;
  wire [8:0] _04_;
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire [40:0] celloutsig_0_18z;
  wire [7:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire [4:0] celloutsig_0_25z;
  wire [8:0] celloutsig_0_26z;
  wire [3:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_36z;
  wire celloutsig_0_40z;
  wire [5:0] celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire [18:0] celloutsig_0_4z;
  wire [5:0] celloutsig_0_5z;
  wire [23:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [8:0] celloutsig_1_13z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [32:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = celloutsig_0_5z[1] ? celloutsig_0_2z[1] : celloutsig_0_4z[7];
  assign celloutsig_1_19z = ~((celloutsig_1_13z[4] | celloutsig_1_1z) & (celloutsig_1_9z | 1'h0));
  assign celloutsig_0_40z = celloutsig_0_7z ^ celloutsig_0_30z;
  assign celloutsig_1_5z = celloutsig_1_0z ^ in_data[101];
  assign celloutsig_1_7z = celloutsig_1_0z ^ celloutsig_1_4z;
  assign celloutsig_0_36z = ~(celloutsig_0_21z ^ celloutsig_0_5z[0]);
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _01_ <= 4'h0;
    else _01_ <= { _00_[3:1], celloutsig_0_21z };
  reg [2:0] _12_;
  always_ff @(posedge clkin_data[64], posedge clkin_data[96])
    if (clkin_data[96]) _12_ <= 3'h0;
    else _12_ <= { celloutsig_1_13z[3], celloutsig_1_1z, celloutsig_1_11z };
  assign out_data[130:128] = _12_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _02_ <= 6'h00;
    else _02_ <= celloutsig_0_6z[22:17];
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _03_ <= 4'h0;
    else _03_ <= celloutsig_0_5z[4:1];
  reg [8:0] _15_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _15_ <= 9'h000;
    else _15_ <= { celloutsig_0_5z[4:0], celloutsig_0_17z, celloutsig_0_22z };
  assign { _04_[8:3], _00_[3:1] } = _15_;
  assign celloutsig_0_18z = { _02_[4:0], celloutsig_0_0z, celloutsig_0_8z, _03_, celloutsig_0_2z, _02_, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_2z, _03_, _03_, celloutsig_0_10z } / { 1'h1, celloutsig_0_4z[11:9], celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_0z, _02_, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_1z = ! in_data[71:69];
  assign celloutsig_0_17z = ! { in_data[33:32], celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_1_1z = celloutsig_1_0z & ~(in_data[169]);
  assign celloutsig_0_21z = celloutsig_0_12z & ~(celloutsig_0_14z);
  assign celloutsig_1_13z = { 1'h0, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_10z } % { 1'h1, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_1z, 1'h0 };
  assign celloutsig_1_3z = | { celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_28z = { in_data[56:53], celloutsig_0_27z } !== { in_data[80:79], celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_21z, celloutsig_0_7z, celloutsig_0_17z, celloutsig_0_8z };
  assign celloutsig_0_30z = { celloutsig_0_25z[3:0], celloutsig_0_15z, celloutsig_0_27z, celloutsig_0_29z } !== { celloutsig_0_21z, celloutsig_0_28z, celloutsig_0_27z, celloutsig_0_27z };
  assign celloutsig_1_10z = { in_data[173:168], celloutsig_1_4z, 1'h0, celloutsig_1_5z } !== { celloutsig_1_8z[27:25], celloutsig_1_9z, 1'h0, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_1z, 1'h0 };
  assign celloutsig_0_12z = { celloutsig_0_4z[5:2], celloutsig_0_8z, celloutsig_0_5z, 1'h1, _02_ } !== in_data[68:51];
  assign celloutsig_0_14z = celloutsig_0_4z[11:5] !== celloutsig_0_4z[14:8];
  assign celloutsig_0_25z = { celloutsig_0_19z[5:2], celloutsig_0_20z } << { celloutsig_0_10z[2:1], celloutsig_0_22z };
  assign celloutsig_0_26z = { celloutsig_0_19z[6:2], celloutsig_0_9z, celloutsig_0_22z } << { celloutsig_0_18z[22], celloutsig_0_19z[7:1], celloutsig_0_4z[1] };
  assign celloutsig_0_47z = { celloutsig_0_5z[3:2], _01_ } <<< { celloutsig_0_29z, celloutsig_0_10z, celloutsig_0_36z, celloutsig_0_0z };
  assign celloutsig_0_10z = { celloutsig_0_2z[2:1], celloutsig_0_9z } <<< { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_8z };
  assign celloutsig_0_5z = { in_data[35:33], celloutsig_0_2z } >>> in_data[87:82];
  assign celloutsig_1_6z = { in_data[158:157], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z } >>> { in_data[101:97], 1'h0 };
  assign celloutsig_0_2z = { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z } >>> { in_data[72:71], celloutsig_0_0z };
  assign celloutsig_0_4z = { in_data[58:45], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z } ~^ in_data[71:53];
  assign celloutsig_1_8z = in_data[173:141] ~^ { in_data[158:128], celloutsig_1_7z, celloutsig_1_4z };
  assign celloutsig_0_22z = in_data[28:26] ~^ { celloutsig_0_0z, celloutsig_0_20z, celloutsig_0_14z };
  assign celloutsig_0_27z = _03_ ~^ celloutsig_0_19z[5:2];
  assign celloutsig_0_29z = ~((celloutsig_0_20z & celloutsig_0_26z[8]) | celloutsig_0_18z[27]);
  assign celloutsig_0_48z = ~((celloutsig_0_40z & celloutsig_0_6z[21]) | celloutsig_0_12z);
  assign celloutsig_1_0z = ~((in_data[124] & in_data[112]) | in_data[146]);
  assign celloutsig_1_4z = ~((celloutsig_1_3z & celloutsig_1_1z) | in_data[100]);
  assign celloutsig_1_11z = ~((celloutsig_1_3z & celloutsig_1_0z) | celloutsig_1_4z);
  assign celloutsig_0_15z = ~((celloutsig_0_9z & celloutsig_0_5z[5]) | celloutsig_0_14z);
  assign celloutsig_0_0z = ~((in_data[79] & in_data[71]) | (in_data[54] & in_data[71]));
  assign celloutsig_1_9z = ~((celloutsig_1_1z & 1'h0) | (in_data[129] & celloutsig_1_3z));
  assign celloutsig_0_8z = ~((celloutsig_0_7z & 1'h1) | (celloutsig_0_0z & celloutsig_0_0z));
  assign celloutsig_0_9z = ~((celloutsig_0_6z[0] & 1'h1) | (celloutsig_0_4z[18] & celloutsig_0_7z));
  assign celloutsig_0_20z = ~((celloutsig_0_15z & celloutsig_0_6z[8]) | (celloutsig_0_6z[13] & celloutsig_0_9z));
  assign celloutsig_0_6z[22:0] = { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z } ~^ { celloutsig_0_4z[7:4], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_19z[7:1] = celloutsig_0_4z[8:2] ~^ { celloutsig_0_7z, celloutsig_0_5z };
  assign _00_[0] = celloutsig_0_21z;
  assign _04_[2:0] = _00_[3:1];
  assign celloutsig_0_19z[0] = celloutsig_0_4z[1];
  assign celloutsig_0_6z[23] = celloutsig_0_4z[8];
  assign { out_data[96], out_data[37:32], out_data[0] } = { celloutsig_1_19z, celloutsig_0_47z, celloutsig_0_48z };
endmodule
