#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x11fe091c0 .scope module, "tb_datapath" "tb_datapath" 2 177;
 .timescale 0 0;
v0x11fe1d2d0_0 .var "a", 3 0;
v0x11fe1d380_0 .var "alpha", 0 0;
v0x11fe1d460_0 .var "b", 3 0;
v0x11fe1d530_0 .var "beta", 0 0;
v0x11fe1d600_0 .var "clk", 0 0;
v0x11fe1d710_0 .net "out", 3 0, v0x11fe1ca90_0;  1 drivers
v0x11fe1d7a0_0 .var "reset", 0 0;
S_0x11fe09330 .scope module, "dut" "datapath" 2 189, 3 1 0, S_0x11fe091c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "alpha";
    .port_info 5 /INPUT 1 "beta";
    .port_info 6 /OUTPUT 4 "out";
v0x11fe1cbd0_0 .net "a", 3 0, v0x11fe1d2d0_0;  1 drivers
v0x11fe1cca0_0 .net "adder_out", 3 0, L_0x11fe1fe70;  1 drivers
v0x11fe1cd30_0 .net "alpha", 0 0, v0x11fe1d380_0;  1 drivers
v0x11fe1cde0_0 .net "b", 3 0, v0x11fe1d460_0;  1 drivers
v0x11fe1ce90_0 .net "beta", 0 0, v0x11fe1d530_0;  1 drivers
v0x11fe1cf60_0 .net "clk", 0 0, v0x11fe1d600_0;  1 drivers
v0x11fe1d010_0 .net "cout", 0 0, L_0x11fe1f980;  1 drivers
v0x11fe1d0e0_0 .net "out", 3 0, v0x11fe1ca90_0;  alias, 1 drivers
v0x11fe1d1b0_0 .net "reset", 0 0, v0x11fe1d7a0_0;  1 drivers
S_0x11fe095e0 .scope module, "add" "fourBitAdder" 3 14, 4 1 0, S_0x11fe09330;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 4 "S";
    .port_info 3 /OUTPUT 1 "Cout";
v0x11fe1bfd0_0 .net "C", 2 0, L_0x11fe1ec40;  1 drivers
v0x11fe1c060_0 .net "Cout", 0 0, L_0x11fe1f980;  alias, 1 drivers
v0x11fe1c0f0_0 .net "S", 3 0, L_0x11fe1fe70;  alias, 1 drivers
v0x11fe1c1a0_0 .net "a", 3 0, v0x11fe1d2d0_0;  alias, 1 drivers
v0x11fe1c230_0 .net "b", 3 0, v0x11fe1ca90_0;  alias, 1 drivers
L_0x11fe1de60 .part v0x11fe1d2d0_0, 0, 1;
L_0x11fe1df80 .part v0x11fe1ca90_0, 0, 1;
L_0x11fe1e700 .part v0x11fe1d2d0_0, 1, 1;
L_0x11fe1e8a0 .part v0x11fe1ca90_0, 1, 1;
L_0x11fe1e9c0 .part L_0x11fe1ec40, 0, 1;
L_0x11fe1f080 .part v0x11fe1d2d0_0, 2, 1;
L_0x11fe1f1a0 .part v0x11fe1ca90_0, 2, 1;
L_0x11fe1f2c0 .part L_0x11fe1ec40, 1, 1;
L_0x11fe1ec40 .concat8 [ 1 1 1 0], L_0x11fe1dcf0, L_0x11fe1e5b0, L_0x11fe1ef10;
L_0x11fe1fab0 .part v0x11fe1d2d0_0, 3, 1;
L_0x11fe1fbd0 .part v0x11fe1ca90_0, 3, 1;
L_0x11fe1fd50 .part L_0x11fe1ec40, 2, 1;
L_0x11fe1fe70 .concat8 [ 1 1 1 1], L_0x11fe1d8e0, L_0x11fe1e190, L_0x11fe1eae0, L_0x11fe1f560;
S_0x11fe09800 .scope module, "f1" "fullAdder" 4 8, 4 15 0, S_0x11fe095e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "C";
L_0x11fe1d870 .functor XOR 1, L_0x11fe1de60, L_0x11fe1df80, C4<0>, C4<0>;
L_0x110040010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fe1d8e0 .functor XOR 1, L_0x11fe1d870, L_0x110040010, C4<0>, C4<0>;
L_0x11fe1d990 .functor AND 1, L_0x11fe1de60, L_0x11fe1df80, C4<1>, C4<1>;
L_0x11fe1dac0 .functor AND 1, L_0x11fe1df80, L_0x110040010, C4<1>, C4<1>;
L_0x11fe1db70 .functor OR 1, L_0x11fe1d990, L_0x11fe1dac0, C4<0>, C4<0>;
L_0x11fe1dc80 .functor AND 1, L_0x110040010, L_0x11fe1de60, C4<1>, C4<1>;
L_0x11fe1dcf0 .functor OR 1, L_0x11fe1db70, L_0x11fe1dc80, C4<0>, C4<0>;
v0x11fe09a80_0 .net "C", 0 0, L_0x11fe1dcf0;  1 drivers
v0x11fe19b30_0 .net "S", 0 0, L_0x11fe1d8e0;  1 drivers
v0x11fe19bd0_0 .net *"_ivl_0", 0 0, L_0x11fe1d870;  1 drivers
v0x11fe19c90_0 .net *"_ivl_10", 0 0, L_0x11fe1dc80;  1 drivers
v0x11fe19d40_0 .net *"_ivl_4", 0 0, L_0x11fe1d990;  1 drivers
v0x11fe19e30_0 .net *"_ivl_6", 0 0, L_0x11fe1dac0;  1 drivers
v0x11fe19ee0_0 .net *"_ivl_8", 0 0, L_0x11fe1db70;  1 drivers
v0x11fe19f90_0 .net "a", 0 0, L_0x11fe1de60;  1 drivers
v0x11fe1a030_0 .net "b", 0 0, L_0x11fe1df80;  1 drivers
v0x11fe1a140_0 .net "c", 0 0, L_0x110040010;  1 drivers
S_0x11fe1a250 .scope module, "f2" "fullAdder" 4 9, 4 15 0, S_0x11fe095e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "C";
L_0x11fe1e120 .functor XOR 1, L_0x11fe1e700, L_0x11fe1e8a0, C4<0>, C4<0>;
L_0x11fe1e190 .functor XOR 1, L_0x11fe1e120, L_0x11fe1e9c0, C4<0>, C4<0>;
L_0x11fe1e240 .functor AND 1, L_0x11fe1e700, L_0x11fe1e8a0, C4<1>, C4<1>;
L_0x11fe1e350 .functor AND 1, L_0x11fe1e8a0, L_0x11fe1e9c0, C4<1>, C4<1>;
L_0x11fe1e400 .functor OR 1, L_0x11fe1e240, L_0x11fe1e350, C4<0>, C4<0>;
L_0x11fe1e540 .functor AND 1, L_0x11fe1e9c0, L_0x11fe1e700, C4<1>, C4<1>;
L_0x11fe1e5b0 .functor OR 1, L_0x11fe1e400, L_0x11fe1e540, C4<0>, C4<0>;
v0x11fe1a490_0 .net "C", 0 0, L_0x11fe1e5b0;  1 drivers
v0x11fe1a520_0 .net "S", 0 0, L_0x11fe1e190;  1 drivers
v0x11fe1a5b0_0 .net *"_ivl_0", 0 0, L_0x11fe1e120;  1 drivers
v0x11fe1a660_0 .net *"_ivl_10", 0 0, L_0x11fe1e540;  1 drivers
v0x11fe1a710_0 .net *"_ivl_4", 0 0, L_0x11fe1e240;  1 drivers
v0x11fe1a800_0 .net *"_ivl_6", 0 0, L_0x11fe1e350;  1 drivers
v0x11fe1a8b0_0 .net *"_ivl_8", 0 0, L_0x11fe1e400;  1 drivers
v0x11fe1a960_0 .net "a", 0 0, L_0x11fe1e700;  1 drivers
v0x11fe1aa00_0 .net "b", 0 0, L_0x11fe1e8a0;  1 drivers
v0x11fe1ab10_0 .net "c", 0 0, L_0x11fe1e9c0;  1 drivers
S_0x11fe1ac20 .scope module, "f3" "fullAdder" 4 10, 4 15 0, S_0x11fe095e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "C";
L_0x11fe1e2b0 .functor XOR 1, L_0x11fe1f080, L_0x11fe1f1a0, C4<0>, C4<0>;
L_0x11fe1eae0 .functor XOR 1, L_0x11fe1e2b0, L_0x11fe1f2c0, C4<0>, C4<0>;
L_0x11fe1ebd0 .functor AND 1, L_0x11fe1f080, L_0x11fe1f1a0, C4<1>, C4<1>;
L_0x11fe1ece0 .functor AND 1, L_0x11fe1f1a0, L_0x11fe1f2c0, C4<1>, C4<1>;
L_0x11fe1ed90 .functor OR 1, L_0x11fe1ebd0, L_0x11fe1ece0, C4<0>, C4<0>;
L_0x11fe1eea0 .functor AND 1, L_0x11fe1f2c0, L_0x11fe1f080, C4<1>, C4<1>;
L_0x11fe1ef10 .functor OR 1, L_0x11fe1ed90, L_0x11fe1eea0, C4<0>, C4<0>;
v0x11fe1ae60_0 .net "C", 0 0, L_0x11fe1ef10;  1 drivers
v0x11fe1aef0_0 .net "S", 0 0, L_0x11fe1eae0;  1 drivers
v0x11fe1af80_0 .net *"_ivl_0", 0 0, L_0x11fe1e2b0;  1 drivers
v0x11fe1b040_0 .net *"_ivl_10", 0 0, L_0x11fe1eea0;  1 drivers
v0x11fe1b0f0_0 .net *"_ivl_4", 0 0, L_0x11fe1ebd0;  1 drivers
v0x11fe1b1e0_0 .net *"_ivl_6", 0 0, L_0x11fe1ece0;  1 drivers
v0x11fe1b290_0 .net *"_ivl_8", 0 0, L_0x11fe1ed90;  1 drivers
v0x11fe1b340_0 .net "a", 0 0, L_0x11fe1f080;  1 drivers
v0x11fe1b3e0_0 .net "b", 0 0, L_0x11fe1f1a0;  1 drivers
v0x11fe1b4f0_0 .net "c", 0 0, L_0x11fe1f2c0;  1 drivers
S_0x11fe1b600 .scope module, "f4" "fullAdder" 4 11, 4 15 0, S_0x11fe095e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "C";
L_0x11fe1f4f0 .functor XOR 1, L_0x11fe1fab0, L_0x11fe1fbd0, C4<0>, C4<0>;
L_0x11fe1f560 .functor XOR 1, L_0x11fe1f4f0, L_0x11fe1fd50, C4<0>, C4<0>;
L_0x11fe1f610 .functor AND 1, L_0x11fe1fab0, L_0x11fe1fbd0, C4<1>, C4<1>;
L_0x11fe1f720 .functor AND 1, L_0x11fe1fbd0, L_0x11fe1fd50, C4<1>, C4<1>;
L_0x11fe1f7d0 .functor OR 1, L_0x11fe1f610, L_0x11fe1f720, C4<0>, C4<0>;
L_0x11fe1f910 .functor AND 1, L_0x11fe1fd50, L_0x11fe1fab0, C4<1>, C4<1>;
L_0x11fe1f980 .functor OR 1, L_0x11fe1f7d0, L_0x11fe1f910, C4<0>, C4<0>;
v0x11fe1b840_0 .net "C", 0 0, L_0x11fe1f980;  alias, 1 drivers
v0x11fe1b8d0_0 .net "S", 0 0, L_0x11fe1f560;  1 drivers
v0x11fe1b960_0 .net *"_ivl_0", 0 0, L_0x11fe1f4f0;  1 drivers
v0x11fe1ba10_0 .net *"_ivl_10", 0 0, L_0x11fe1f910;  1 drivers
v0x11fe1bac0_0 .net *"_ivl_4", 0 0, L_0x11fe1f610;  1 drivers
v0x11fe1bbb0_0 .net *"_ivl_6", 0 0, L_0x11fe1f720;  1 drivers
v0x11fe1bc60_0 .net *"_ivl_8", 0 0, L_0x11fe1f7d0;  1 drivers
v0x11fe1bd10_0 .net "a", 0 0, L_0x11fe1fab0;  1 drivers
v0x11fe1bdb0_0 .net "b", 0 0, L_0x11fe1fbd0;  1 drivers
v0x11fe1bec0_0 .net "c", 0 0, L_0x11fe1fd50;  1 drivers
S_0x11fe1c360 .scope module, "x_reg" "X_reg" 3 10, 5 1 0, S_0x11fe09330;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "adder_out";
    .port_info 1 /INPUT 4 "b_in";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "alpha";
    .port_info 4 /INPUT 1 "beta";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /OUTPUT 4 "x_out";
v0x11fe1c660_0 .net "adder_out", 3 0, L_0x11fe1fe70;  alias, 1 drivers
v0x11fe1c720_0 .net "alpha", 0 0, v0x11fe1d380_0;  alias, 1 drivers
v0x11fe1c7b0_0 .net "b_in", 3 0, v0x11fe1d460_0;  alias, 1 drivers
v0x11fe1c870_0 .net "beta", 0 0, v0x11fe1d530_0;  alias, 1 drivers
v0x11fe1c910_0 .net "clk", 0 0, v0x11fe1d600_0;  alias, 1 drivers
v0x11fe1c9f0_0 .net "reset", 0 0, v0x11fe1d7a0_0;  alias, 1 drivers
v0x11fe1ca90_0 .var "x_out", 3 0;
E_0x11fe1c620 .event posedge, v0x11fe1c910_0;
    .scope S_0x11fe1c360;
T_0 ;
    %wait E_0x11fe1c620;
    %load/vec4 v0x11fe1c9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x11fe1ca90_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x11fe1c720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x11fe1c7b0_0;
    %assign/vec4 v0x11fe1ca90_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x11fe1c870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x11fe1c660_0;
    %assign/vec4 v0x11fe1ca90_0, 0;
T_0.4 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x11fe091c0;
T_1 ;
    %delay 5, 0;
    %load/vec4 v0x11fe1d600_0;
    %inv;
    %store/vec4 v0x11fe1d600_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x11fe091c0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11fe1d600_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11fe1d7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11fe1d380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11fe1d530_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x11fe1d2d0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x11fe1d460_0, 0, 4;
    %vpi_call 2 212 "$display", "Starting Datapath Testbench..." {0 0 0};
    %vpi_call 2 213 "$display", "Time | rst alp bet | a  b | out (val)" {0 0 0};
    %vpi_call 2 214 "$display", "-----------------------------------------" {0 0 0};
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11fe1d7a0_0, 0, 1;
    %vpi_call 2 223 "$display", "\012--> TEST CASE 1: a=2, b=3. Expected=11" {0 0 0};
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x11fe1d2d0_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x11fe1d460_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11fe1d380_0, 0, 1;
    %vpi_call 2 230 "$display", "--> Loading b into X..." {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11fe1d380_0, 0, 1;
    %vpi_call 2 236 "$display", "--> Adding a (value 2) four times..." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11fe1d530_0, 0, 1;
    %delay 10, 0;
    %delay 10, 0;
    %delay 10, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11fe1d530_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 245 "$display", "--> Computation complete. Final value should be 11." {0 0 0};
    %vpi_call 2 250 "$display", "\012--> TEST CASE 2: a=1, b=5. Expected=9" {0 0 0};
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x11fe1d2d0_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x11fe1d460_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11fe1d7a0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11fe1d7a0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11fe1d380_0, 0, 1;
    %vpi_call 2 262 "$display", "--> Loading b into X..." {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11fe1d380_0, 0, 1;
    %vpi_call 2 268 "$display", "--> Adding a (value 1) four times..." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11fe1d530_0, 0, 1;
    %delay 10, 0;
    %delay 10, 0;
    %delay 10, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11fe1d530_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 277 "$display", "--> Computation complete. Final value should be 9." {0 0 0};
    %delay 20, 0;
    %vpi_call 2 280 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x11fe091c0;
T_3 ;
    %vpi_call 2 285 "$monitor", "%4t |  %b   %b   %b  | %d  %d | %4b (%0d)", $time, v0x11fe1d7a0_0, v0x11fe1d380_0, v0x11fe1d530_0, v0x11fe1d2d0_0, v0x11fe1d460_0, v0x11fe1d710_0, v0x11fe1d710_0 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "testbench.v";
    "datapath.v";
    "adder.v";
    "storage.v";
