#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5c99790dfa90 .scope module, "tb_bldc_registers_lookup_combo" "tb_bldc_registers_lookup_combo" 2 2;
 .timescale -9 -12;
v0x5c99790fef80_0 .net "T", 31 0, v0x5c99790c2720_0;  1 drivers
v0x5c99790ff060_0 .net *"_ivl_2", 0 0, L_0x5c99791000e0;  1 drivers
L_0x7e9853276018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5c99790ff100_0 .net/2u *"_ivl_4", 0 0, L_0x7e9853276018;  1 drivers
L_0x7e9853276060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5c99790ff1c0_0 .net/2u *"_ivl_6", 0 0, L_0x7e9853276060;  1 drivers
v0x5c99790ff2a0_0 .var "addr", 0 0;
v0x5c99790ff360_0 .var "clk", 0 0;
v0x5c99790ff400_0 .var/i "d", 31 0;
v0x5c99790ff4a0_0 .var "data_in", 31 0;
v0x5c99790ff560_0 .net "data_out", 31 0, v0x5c99790fe470_0;  1 drivers
v0x5c99790ff600_0 .net "duty", 7 0, v0x5c99790fe680_0;  1 drivers
v0x5c99790ff6d0_0 .net "en", 0 0, L_0x5c99790c5180;  1 drivers
v0x5c99790ff7a0_0 .var "en_fixed", 0 0;
v0x5c99790ff840_0 .var "phase_state", 2 0;
v0x5c99790ff910_0 .var "pwm_counter", 7 0;
v0x5c99790ff9d0_0 .net "pwm_out", 0 0, L_0x5c9979100240;  1 drivers
v0x5c99790ffa90_0 .var "read", 0 0;
v0x5c99790ffb60_0 .var "rst", 0 0;
v0x5c99790ffc30_0 .var/i "v", 31 0;
v0x5c99790ffcd0_0 .net "vel", 7 0, v0x5c99790fec20_0;  1 drivers
v0x5c99790ffdc0_0 .var "vel_fixed", 7 0;
v0x5c99790ffe80_0 .var "write", 0 0;
L_0x5c9979100010 .part v0x5c99790fec20_0, 0, 3;
L_0x5c99791000e0 .cmp/gt 8, v0x5c99790fe680_0, v0x5c99790ff910_0;
L_0x5c9979100240 .functor MUXZ 1, L_0x7e9853276060, L_0x7e9853276018, L_0x5c99791000e0, C4<>;
S_0x5c99790dfc20 .scope module, "lut" "lookup_table" 2 32, 3 1 0, S_0x5c99790dfa90;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "vel_index";
    .port_info 1 /OUTPUT 32 "T_value";
v0x5c99790c2720_0 .var "T_value", 31 0;
v0x5c99790c27c0_0 .net "vel_index", 2 0, L_0x5c9979100010;  1 drivers
E_0x5c99790daae0 .event edge, v0x5c99790c27c0_0;
S_0x5c99790fe130 .scope module, "regs" "bldc_registers" 2 18, 4 1 0, S_0x5c99790dfa90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "write";
    .port_info 3 /INPUT 1 "read";
    .port_info 4 /INPUT 1 "addr";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 32 "data_out";
    .port_info 7 /OUTPUT 8 "vel";
    .port_info 8 /OUTPUT 8 "duty";
    .port_info 9 /OUTPUT 1 "en";
    .port_info 10 /INPUT 3 "phase_state";
L_0x5c99790c5180 .functor BUFZ 1, v0x5c99790fe820_0, C4<0>, C4<0>, C4<0>;
v0x5c99790be430_0 .net "addr", 0 0, v0x5c99790ff2a0_0;  1 drivers
v0x5c99790be4d0_0 .net "clk", 0 0, v0x5c99790ff360_0;  1 drivers
v0x5c99790fe3b0_0 .net "data_in", 31 0, v0x5c99790ff4a0_0;  1 drivers
v0x5c99790fe470_0 .var "data_out", 31 0;
v0x5c99790fe550_0 .net "duty", 7 0, v0x5c99790fe680_0;  alias, 1 drivers
v0x5c99790fe680_0 .var "duty_reg", 7 0;
v0x5c99790fe760_0 .net "en", 0 0, L_0x5c99790c5180;  alias, 1 drivers
v0x5c99790fe820_0 .var "en_reg", 0 0;
v0x5c99790fe8e0_0 .net "phase_state", 2 0, v0x5c99790ff840_0;  1 drivers
v0x5c99790fe9c0_0 .net "read", 0 0, v0x5c99790ffa90_0;  1 drivers
v0x5c99790fea80_0 .net "rst", 0 0, v0x5c99790ffb60_0;  1 drivers
v0x5c99790feb40_0 .net "vel", 7 0, v0x5c99790fec20_0;  alias, 1 drivers
v0x5c99790fec20_0 .var "vel_reg", 7 0;
v0x5c99790fed00_0 .net "write", 0 0, v0x5c99790ffe80_0;  1 drivers
E_0x5c99790db970 .event posedge, v0x5c99790fea80_0, v0x5c99790be4d0_0;
    .scope S_0x5c99790fe130;
T_0 ;
    %wait E_0x5c99790db970;
    %load/vec4 v0x5c99790fea80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c99790fec20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c99790fe680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c99790fe820_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5c99790fed00_0;
    %load/vec4 v0x5c99790be430_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x5c99790fe3b0_0;
    %parti/s 8, 24, 6;
    %assign/vec4 v0x5c99790fec20_0, 0;
    %load/vec4 v0x5c99790fe3b0_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0x5c99790fe680_0, 0;
    %load/vec4 v0x5c99790fe3b0_0;
    %parti/s 1, 15, 5;
    %assign/vec4 v0x5c99790fe820_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5c99790fe130;
T_1 ;
    %wait E_0x5c99790db970;
    %load/vec4 v0x5c99790fea80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c99790fe470_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5c99790fe9c0_0;
    %load/vec4 v0x5c99790be430_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x5c99790fec20_0;
    %load/vec4 v0x5c99790fe680_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5c99790fe820_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %load/vec4 v0x5c99790fe8e0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 11;
    %assign/vec4 v0x5c99790fe470_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5c99790dfc20;
T_2 ;
    %wait E_0x5c99790daae0;
    %load/vec4 v0x5c99790c27c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %jmp T_2.8;
T_2.0 ;
    %pushi/vec4 125000, 0, 32;
    %store/vec4 v0x5c99790c2720_0, 0, 32;
    %jmp T_2.8;
T_2.1 ;
    %pushi/vec4 62500, 0, 32;
    %store/vec4 v0x5c99790c2720_0, 0, 32;
    %jmp T_2.8;
T_2.2 ;
    %pushi/vec4 31250, 0, 32;
    %store/vec4 v0x5c99790c2720_0, 0, 32;
    %jmp T_2.8;
T_2.3 ;
    %pushi/vec4 20833, 0, 32;
    %store/vec4 v0x5c99790c2720_0, 0, 32;
    %jmp T_2.8;
T_2.4 ;
    %pushi/vec4 15625, 0, 32;
    %store/vec4 v0x5c99790c2720_0, 0, 32;
    %jmp T_2.8;
T_2.5 ;
    %pushi/vec4 12500, 0, 32;
    %store/vec4 v0x5c99790c2720_0, 0, 32;
    %jmp T_2.8;
T_2.6 ;
    %pushi/vec4 8929, 0, 32;
    %store/vec4 v0x5c99790c2720_0, 0, 32;
    %jmp T_2.8;
T_2.7 ;
    %pushi/vec4 7813, 0, 32;
    %store/vec4 v0x5c99790c2720_0, 0, 32;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5c99790dfa90;
T_3 ;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x5c99790ffdc0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c99790ff7a0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x5c99790dfa90;
T_4 ;
    %delay 10000, 0;
    %load/vec4 v0x5c99790ff360_0;
    %inv;
    %store/vec4 v0x5c99790ff360_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5c99790dfa90;
T_5 ;
    %wait E_0x5c99790db970;
    %load/vec4 v0x5c99790ffb60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c99790ff910_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5c99790ff910_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5c99790ff910_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5c99790dfa90;
T_6 ;
    %vpi_call 2 60 "$dumpfile", "tb_bldc_registers.vcd" {0 0 0};
    %vpi_call 2 61 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5c99790dfa90 {0 0 0};
    %vpi_call 2 62 "$dumpvars", 32'sb00000000000000000000000000000000, v0x5c99790ff910_0 {0 0 0};
    %vpi_call 2 63 "$dumpvars", 32'sb00000000000000000000000000000000, v0x5c99790ff9d0_0 {0 0 0};
    %vpi_call 2 64 "$dumpvars", 32'sb00000000000000000000000000000000, v0x5c99790ff600_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c99790ff360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c99790ffb60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c99790ffe80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c99790ffa90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c99790ff2a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c99790ff4a0_0, 0, 32;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5c99790ff840_0, 0, 3;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c99790ffb60_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c99790ff400_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x5c99790ff400_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_6.1, 5;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c99790ff2a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c99790ff4a0_0, 0, 32;
    %load/vec4 v0x5c99790ffdc0_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c99790ff4a0_0, 4, 8;
    %load/vec4 v0x5c99790ff400_0;
    %muli 64, 0, 32;
    %pad/s 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c99790ff4a0_0, 4, 8;
    %load/vec4 v0x5c99790ff7a0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c99790ff4a0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c99790ffe80_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c99790ffe80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c99790ff2a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c99790ffa90_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c99790ffa90_0, 0, 1;
    %vpi_call 2 91 "$display", "PWM -> vel = %0d, duty = %0d, T = %0d", v0x5c99790ffcd0_0, v0x5c99790ff600_0, v0x5c99790fef80_0 {0 0 0};
    %vpi_call 2 92 "$display", "data_out = %h | vel = %0d, duty = %0d, en = %b", v0x5c99790ff560_0, &PV<v0x5c99790ff560_0, 24, 8>, &PV<v0x5c99790ff560_0, 16, 8>, &PV<v0x5c99790ff560_0, 15, 1> {0 0 0};
    %load/vec4 v0x5c99790ff400_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5c99790ff400_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c99790ffc30_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x5c99790ffc30_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_6.3, 5;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c99790ff2a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c99790ff4a0_0, 0, 32;
    %load/vec4 v0x5c99790ffc30_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c99790ff4a0_0, 4, 8;
    %pushi/vec4 128, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c99790ff4a0_0, 4, 8;
    %load/vec4 v0x5c99790ff7a0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c99790ff4a0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c99790ffe80_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c99790ffe80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c99790ff2a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c99790ffa90_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c99790ffa90_0, 0, 1;
    %vpi_call 2 111 "$display", "FSM -> vel = %0d, duty = %0d, T = %0d", v0x5c99790ffcd0_0, v0x5c99790ff600_0, v0x5c99790fef80_0 {0 0 0};
    %vpi_call 2 112 "$display", "data_out = %h | vel = %0d, duty = %0d, en = %b", v0x5c99790ff560_0, &PV<v0x5c99790ff560_0, 24, 8>, &PV<v0x5c99790ff560_0, 16, 8>, &PV<v0x5c99790ff560_0, 15, 1> {0 0 0};
    %load/vec4 v0x5c99790ffc30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5c99790ffc30_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %delay 100000, 0;
    %vpi_call 2 116 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "tb_pwm.v";
    "lookup_table.v";
    "bldc_registers.v";
