`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Dec  7 2020 22:18:57 KST (Dec  7 2020 13:18:57 UTC)

module st_feature_addr_gen_LessThan_16Ux8U_1U_1(in2, in1, out1);
  input [15:0] in2;
  input [7:0] in1;
  output out1;
  wire [15:0] in2;
  wire [7:0] in1;
  wire out1;
  wire gt_21_21_n_0, gt_21_21_n_1, gt_21_21_n_2, gt_21_21_n_3,
       gt_21_21_n_4, gt_21_21_n_5, gt_21_21_n_6, gt_21_21_n_7;
  wire gt_21_21_n_8, gt_21_21_n_9, gt_21_21_n_10, gt_21_21_n_11,
       gt_21_21_n_12, gt_21_21_n_13, gt_21_21_n_14, gt_21_21_n_15;
  wire gt_21_21_n_16, gt_21_21_n_17, gt_21_21_n_18, gt_21_21_n_19,
       gt_21_21_n_20, gt_21_21_n_21, gt_21_21_n_22, gt_21_21_n_23;
  wire gt_21_21_n_24, gt_21_21_n_25, gt_21_21_n_26, gt_21_21_n_27,
       gt_21_21_n_28, gt_21_21_n_29, gt_21_21_n_30, gt_21_21_n_31;
  wire gt_21_21_n_32, gt_21_21_n_33, gt_21_21_n_34, gt_21_21_n_35,
       gt_21_21_n_36, gt_21_21_n_37, gt_21_21_n_38, gt_21_21_n_39;
  wire gt_21_21_n_40, gt_21_21_n_41, gt_21_21_n_42, gt_21_21_n_43,
       gt_21_21_n_44, gt_21_21_n_45;
  NOR2X1 gt_21_21_g296(.A (gt_21_21_n_45), .B (gt_21_21_n_43), .Y
       (out1));
  NOR2X1 gt_21_21_g297(.A (gt_21_21_n_35), .B (gt_21_21_n_44), .Y
       (gt_21_21_n_45));
  NOR2X1 gt_21_21_g298(.A (gt_21_21_n_36), .B (gt_21_21_n_40), .Y
       (gt_21_21_n_44));
  NAND2X1 gt_21_21_g299(.A (gt_21_21_n_42), .B (gt_21_21_n_41), .Y
       (gt_21_21_n_43));
  OAI21X1 gt_21_21_g300(.A0 (gt_21_21_n_24), .A1 (gt_21_21_n_30), .B0
       (gt_21_21_n_34), .Y (gt_21_21_n_42));
  NOR2X1 gt_21_21_g301(.A (gt_21_21_n_39), .B (gt_21_21_n_38), .Y
       (gt_21_21_n_41));
  NOR2X1 gt_21_21_g302(.A (gt_21_21_n_31), .B (gt_21_21_n_37), .Y
       (gt_21_21_n_40));
  NAND2X1 gt_21_21_g303(.A (gt_21_21_n_16), .B (gt_21_21_n_28), .Y
       (gt_21_21_n_39));
  NAND2X1 gt_21_21_g304(.A (gt_21_21_n_32), .B (gt_21_21_n_27), .Y
       (gt_21_21_n_38));
  AOI21X1 gt_21_21_g305(.A0 (gt_21_21_n_23), .A1 (gt_21_21_n_2), .B0
       (gt_21_21_n_21), .Y (gt_21_21_n_37));
  NAND2X1 gt_21_21_g306(.A (gt_21_21_n_22), .B (gt_21_21_n_29), .Y
       (gt_21_21_n_36));
  NAND2X1 gt_21_21_g307(.A (gt_21_21_n_34), .B (gt_21_21_n_33), .Y
       (gt_21_21_n_35));
  AOI21X1 gt_21_21_g308(.A0 (in1[6]), .A1 (gt_21_21_n_9), .B0
       (gt_21_21_n_26), .Y (gt_21_21_n_34));
  AOI21X1 gt_21_21_g309(.A0 (in1[4]), .A1 (gt_21_21_n_6), .B0
       (gt_21_21_n_3), .Y (gt_21_21_n_33));
  NOR2X2 gt_21_21_g310(.A (gt_21_21_n_15), .B (gt_21_21_n_17), .Y
       (gt_21_21_n_32));
  NAND2X1 gt_21_21_g311(.A (gt_21_21_n_0), .B (gt_21_21_n_18), .Y
       (gt_21_21_n_31));
  NOR2X1 gt_21_21_g312(.A (gt_21_21_n_3), .B (gt_21_21_n_19), .Y
       (gt_21_21_n_30));
  NAND2X2 gt_21_21_g313(.A (gt_21_21_n_1), .B (gt_21_21_n_0), .Y
       (gt_21_21_n_29));
  NAND3BX1 gt_21_21_g314(.AN (in1[6]), .B (in2[6]), .C (gt_21_21_n_25),
       .Y (gt_21_21_n_28));
  NOR2X2 gt_21_21_g315(.A (gt_21_21_n_14), .B (gt_21_21_n_20), .Y
       (gt_21_21_n_27));
  INVX1 gt_21_21_g316(.A (gt_21_21_n_25), .Y (gt_21_21_n_26));
  NOR2BX1 gt_21_21_g317(.AN (in2[5]), .B (in1[5]), .Y (gt_21_21_n_24));
  NAND2X1 gt_21_21_g318(.A (in1[1]), .B (gt_21_21_n_5), .Y
       (gt_21_21_n_23));
  NAND2BXL gt_21_21_g320(.AN (in1[3]), .B (in2[3]), .Y (gt_21_21_n_22));
  NOR2X1 gt_21_21_g321(.A (gt_21_21_n_5), .B (in1[1]), .Y
       (gt_21_21_n_21));
  NAND2X2 gt_21_21_g322(.A (gt_21_21_n_8), .B (gt_21_21_n_7), .Y
       (gt_21_21_n_20));
  NAND2BX1 gt_21_21_g323(.AN (in1[4]), .B (in2[4]), .Y (gt_21_21_n_19));
  NAND2X2 gt_21_21_g324(.A (in1[7]), .B (gt_21_21_n_4), .Y
       (gt_21_21_n_25));
  NAND2BX1 gt_21_21_g325(.AN (in2[2]), .B (in1[2]), .Y (gt_21_21_n_18));
  NAND2X4 gt_21_21_g326(.A (gt_21_21_n_13), .B (gt_21_21_n_12), .Y
       (gt_21_21_n_17));
  NOR2X1 gt_21_21_g327(.A (in2[11]), .B (in2[10]), .Y (gt_21_21_n_16));
  NOR2X1 gt_21_21_g328(.A (in1[7]), .B (gt_21_21_n_4), .Y
       (gt_21_21_n_15));
  NAND2X2 gt_21_21_g330(.A (gt_21_21_n_11), .B (gt_21_21_n_10), .Y
       (gt_21_21_n_14));
  CLKINVX3 gt_21_21_g333(.A (in2[13]), .Y (gt_21_21_n_13));
  CLKINVX2 gt_21_21_g334(.A (in2[12]), .Y (gt_21_21_n_12));
  CLKINVX4 gt_21_21_g335(.A (in2[15]), .Y (gt_21_21_n_11));
  CLKINVX2 gt_21_21_g336(.A (in2[14]), .Y (gt_21_21_n_10));
  INVX1 gt_21_21_g338(.A (in2[6]), .Y (gt_21_21_n_9));
  CLKINVX2 gt_21_21_g339(.A (in2[9]), .Y (gt_21_21_n_8));
  CLKINVX2 gt_21_21_g341(.A (in2[8]), .Y (gt_21_21_n_7));
  INVX1 gt_21_21_g342(.A (in2[4]), .Y (gt_21_21_n_6));
  INVX1 gt_21_21_g343(.A (in2[1]), .Y (gt_21_21_n_5));
  CLKINVX3 gt_21_21_g346(.A (in2[7]), .Y (gt_21_21_n_4));
  NOR2BX1 gt_21_21_g2(.AN (in1[5]), .B (in2[5]), .Y (gt_21_21_n_3));
  NAND2BX1 gt_21_21_g347(.AN (in2[0]), .B (in1[0]), .Y (gt_21_21_n_2));
  NOR2BX1 gt_21_21_g348(.AN (in2[2]), .B (in1[2]), .Y (gt_21_21_n_1));
  NAND2BX4 gt_21_21_g349(.AN (in2[3]), .B (in1[3]), .Y (gt_21_21_n_0));
endmodule


