*SPEF "IEEE 1481-1998"
*DESIGN "simple"
*DATE "Datetodo"
*VENDOR "DREAMVerilog"
*PROGRAM "DREAMVerilog analyzer"
*VERSION "0.0"
*DESIGN_FLOW "NAME_SCOPE LOCAL" "PIN_CAP NONE"
*DIVIDER /
*DELIMITER :
*BUS_DELIMITER [ ]
*T_UNIT 1 PS
*C_UNIT 1 FF
*R_UNIT 1 KOHM
*L_UNIT 1 UH

*NAME_MAP

*1 inp1
*2 inp2
*3 iccad_clk
*4 out
*5 n1
*6 n2
*7 n3
*8 n4
*9 lcb1_fo
*10 u1
*11 u2
*12 f1
*13 u3
*14 u4
*15 lcb1

*D_NET *1 2.863157958984375
*CONN
*P *1 I
*I *10:a I
*CAP
1 *1 1.4315789794921876
2 *10:a 1.4315789794921876
*RES
1 *1 *10:a 0.0453631589126587
*END

*D_NET *2 2.880000305175781
*CONN
*P *2 I
*I *10:b I
*CAP
1 *2 1.4400001525878905
2 *10:b 1.4400001525878905
*RES
1 *2 *10:b 0.04563000483512879
*END

*D_NET *3 3.2105267333984373
*CONN
*P *3 I
*I *15:a I
*CAP
1 *3 1.6052633666992187
2 *15:a 1.6052633666992187
*RES
1 *3 *15:a 0.050866782932281494
*END

*D_NET *4 1.9536843872070313
*CONN
*I *4 I
*P *14:o O
*CAP
1 *4 0.9768421936035157
2 *14:o 0.9768421936035157
*RES
1 *4 *14:o 0.030953687009811402
*END

*D_NET *5 1.5621054077148437
*CONN
*I *10:o O
*I *11:a I
*CAP
1 *10:o 0.7810527038574219
2 *11:a 0.7810527038574219
*RES
1 *10:o *11:a 0.02474960755348206
*END

*D_NET *6 6.5743164062499995
*CONN
*I *11:o O
*I *12:d I
*CAP
1 *11:o 3.2871582031249997
2 *12:d 3.2871582031249997
*RES
1 *11:o *12:d 0.10416182556152344
*END

*D_NET *8 1.6778948974609376
*CONN
*I *13:o O
*I *14:a I
*CAP
1 *13:o 0.8389474487304688
2 *14:a 0.8389474487304688
*RES
1 *13:o *14:a 0.02658414728164673
*END

*D_NET *9 1.7995788574218752
*CONN
*I *12:ck I
*I *15:o O
*CAP
1 *12:ck 0.8997894287109376
2 *15:o 0.8997894287109376
*RES
1 *12:ck *15:o 0.028512077522277836
*END

