WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2500086 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 18 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5000121 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 36 sec)
Warmup finished CPU 0 instructions: 25000000 cycles: 6250228 cumulative IPC: 4 (Simulation time: 00 hr 00 min 45 sec)
Warmup complete CPU 0 instructions: 25000000 cycles: 6250228 cumulative IPC: 4 (Simulation time: 00 hr 00 min 45 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 7922590 heartbeat IPC: 3.422 cumulative IPC: 2.99 (Simulation time: 00 hr 00 min 57 sec)
Heartbeat CPU 0 instructions: 40000002 cycles: 11398863 heartbeat IPC: 2.877 cumulative IPC: 2.913 (Simulation time: 00 hr 01 min 21 sec)
Heartbeat CPU 0 instructions: 50000001 cycles: 14834999 heartbeat IPC: 2.91 cumulative IPC: 2.912 (Simulation time: 00 hr 01 min 45 sec)
Heartbeat CPU 0 instructions: 60000004 cycles: 18230198 heartbeat IPC: 2.945 cumulative IPC: 2.922 (Simulation time: 00 hr 02 min 09 sec)
Heartbeat CPU 0 instructions: 70000003 cycles: 21639092 heartbeat IPC: 2.934 cumulative IPC: 2.924 (Simulation time: 00 hr 02 min 33 sec)
Heartbeat CPU 0 instructions: 80000001 cycles: 25018858 heartbeat IPC: 2.959 cumulative IPC: 2.93 (Simulation time: 00 hr 02 min 57 sec)
Heartbeat CPU 0 instructions: 90000001 cycles: 28432643 heartbeat IPC: 2.929 cumulative IPC: 2.93 (Simulation time: 00 hr 03 min 22 sec)
Heartbeat CPU 0 instructions: 100000001 cycles: 35124264 heartbeat IPC: 1.494 cumulative IPC: 2.597 (Simulation time: 00 hr 04 min 00 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_632.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000003 cycles: 40150129 heartbeat IPC: 1.99 cumulative IPC: 2.507 (Simulation time: 00 hr 04 min 32 sec)
Heartbeat CPU 0 instructions: 120000000 cycles: 43574593 heartbeat IPC: 2.92 cumulative IPC: 2.545 (Simulation time: 00 hr 04 min 56 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 38983035 cumulative IPC: 2.565 (Simulation time: 00 hr 05 min 08 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 38983035 cumulative IPC: 2.565 (Simulation time: 00 hr 05 min 08 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/compute_int/compute_int_632.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 2.565 instructions: 100000000 cycles: 38983035
CPU 0 Branch Prediction Accuracy: 94.41% MPKI: 3.422 Average ROB Occupancy at Mispredict: 96.33
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00093
BRANCH_INDIRECT: 0.813
BRANCH_CONDITIONAL: 2.48
BRANCH_DIRECT_CALL: 0.00107
BRANCH_INDIRECT_CALL: 0.122
BRANCH_RETURN: 0.00092

L1D TOTAL        ACCESS:   22752943 HIT:   21294786 MISS:    1458157
L1D LOAD         ACCESS:   15841843 HIT:   15058657 MISS:     783186
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:    6907432 HIT:    6234714 MISS:     672718
L1D TRANSLATION  ACCESS:       3668 HIT:       1415 MISS:       2253
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 67.52 cycles
L1I TOTAL        ACCESS:    1911286 HIT:    1567907 MISS:     343379
L1I LOAD         ACCESS:    1911286 HIT:    1567907 MISS:     343379
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 7.771 cycles
L2C TOTAL        ACCESS:     768187 HIT:     523931 MISS:     244256
L2C LOAD         ACCESS:     462150 HIT:     325428 MISS:     136722
L2C RFO          ACCESS:     144849 HIT:      47699 MISS:      97150
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     158966 HIT:     150276 MISS:       8690
L2C TRANSLATION  ACCESS:       2222 HIT:        528 MISS:       1694
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 429.5 cycles
LLC TOTAL        ACCESS:     335230 HIT:      65529 MISS:     269701
LLC LOAD         ACCESS:     136722 HIT:      24999 MISS:     111723
LLC RFO          ACCESS:      97150 HIT:       7602 MISS:      89548
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      99664 HIT:      31891 MISS:      67773
LLC TRANSLATION  ACCESS:       1694 HIT:       1037 MISS:        657
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 370.8 cycles
cpu0_DTLB TOTAL        ACCESS:   17662672 HIT:   17121623 MISS:     541049
cpu0_DTLB LOAD         ACCESS:   17662672 HIT:   17121623 MISS:     541049
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 3.267 cycles
cpu0_ITLB TOTAL        ACCESS:    1656896 HIT:    1620350 MISS:      36546
cpu0_ITLB LOAD         ACCESS:    1656896 HIT:    1620350 MISS:      36546
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 1.818 cycles
cpu0_STLB TOTAL        ACCESS:     235434 HIT:     231821 MISS:       3613
cpu0_STLB LOAD         ACCESS:     235434 HIT:     231821 MISS:       3613
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 235.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      77547
  ROW_BUFFER_MISS:     124372
 AVG DBUS CONGESTED CYCLE: 3.962
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       5073
  FULL:      71367
