s            aclk    m_axi_rvalid      17380 -2147483648 -2147483648      17380
s            aclk     m_axi_rlast      17380 -2147483648 -2147483648      17380
s            aclk  sr_axi_arready      15780 -2147483648 -2147483648      15780
s            aclk s_axi_arvalid_d      17380 -2147483648 -2147483648      17380
s            aclk  mr_axi_arvalid      15680 -2147483648 -2147483648      15680
s            aclk   mr_axi_wvalid      17280 -2147483648 -2147483648      17280
s            aclk  sr_axi_awready       7730 -2147483648 -2147483648       7730
s            aclk             I11      15780 -2147483648 -2147483648      15780
s            aclk         aresetn       4430 -2147483648 -2147483648       4430
s            aclk  mr_axi_awvalid      10980 -2147483648 -2147483648      10980
s            aclk        I9[1024]      18980 -2147483648 -2147483648      18980
s            aclk        I9[1025]      18980 -2147483648 -2147483648      18980
s            aclk        I9[1026]      18980 -2147483648 -2147483648      18980
s            aclk        I9[1027]      20580 -2147483648 -2147483648      20580
s            aclk        I9[1028]      20580 -2147483648 -2147483648      20580
s            aclk        I9[1092]      17380 -2147483648 -2147483648      17380
s            aclk        I9[1125]      22180 -2147483648 -2147483648      22180
s            aclk        I9[1126]      22180 -2147483648 -2147483648      22180
s            aclk        I9[1127]      22180 -2147483648 -2147483648      22180
s            aclk        I9[1128]      22180 -2147483648 -2147483648      22180
s            aclk        I9[1129]      22180 -2147483648 -2147483648      22180
s            aclk        I9[1130]      22180 -2147483648 -2147483648      22180
s            aclk        I9[1131]      22180 -2147483648 -2147483648      22180
s            aclk        I9[1132]      22180 -2147483648 -2147483648      22180
s            aclk m_arvector[1125]      12580 -2147483648 -2147483648      12580
s            aclk m_arvector[1126]      10980 -2147483648 -2147483648      10980
s            aclk m_arvector[1127]      12580 -2147483648 -2147483648      12580
s            aclk m_arvector[1128]       9380 -2147483648 -2147483648       9380
s            aclk m_arvector[1129]      12580 -2147483648 -2147483648      12580
s            aclk m_arvector[1130]      10980 -2147483648 -2147483648      10980
s            aclk m_arvector[1131]      12580 -2147483648 -2147483648      12580
s            aclk m_arvector[1132]      10980 -2147483648 -2147483648      10980
s            aclk              I8      17380 -2147483648 -2147483648      17380
s            aclk    m_axi_bready      15680 -2147483648 -2147483648      15680
t            aclk        r_resume        960 -2147483648 -2147483648        960
c   m_axi_arready  mr_axi_arready       6300       6300 -2147483648 -2147483648
t            aclk  mr_axi_arready       7260 -2147483648 -2147483648       7260
c          areset  mr_axi_arready       6300       6300 -2147483648 -2147483648
t            aclk        w_resume        960 -2147483648 -2147483648        960
t            aclk  mr_axi_awready      12060 -2147483648 -2147483648      12060
c    m_axi_rvalid   mr_axi_rvalid       4850       4850 -2147483648 -2147483648
t            aclk   mr_axi_rvalid       7260 -2147483648 -2147483648       7260
c  sr_axi_arready s_axi_arready_d       4800       4800 -2147483648 -2147483648
t            aclk s_axi_arready_d       8860 -2147483648 -2147483648       8860
c        I9[1024] gen_endpoint.r_trigger_decerr      12700      12700 -2147483648 -2147483648
c        I9[1025] gen_endpoint.r_trigger_decerr      12700      12700 -2147483648 -2147483648
c        I9[1026] gen_endpoint.r_trigger_decerr -2147483648 -2147483648      12700      12700
c        I9[1027] gen_endpoint.r_trigger_decerr -2147483648 -2147483648      14300      14300
c        I9[1028] gen_endpoint.r_trigger_decerr -2147483648 -2147483648      14300      14300
c        I9[1092] gen_endpoint.r_trigger_decerr      11100      11100 -2147483648 -2147483648
c        I9[1125] gen_endpoint.r_trigger_decerr      15900      15900 -2147483648 -2147483648
c        I9[1126] gen_endpoint.r_trigger_decerr      15900      15900 -2147483648 -2147483648
c        I9[1127] gen_endpoint.r_trigger_decerr      15900      15900 -2147483648 -2147483648
c        I9[1128] gen_endpoint.r_trigger_decerr      15900      15900 -2147483648 -2147483648
c        I9[1129] gen_endpoint.r_trigger_decerr      15900      15900 -2147483648 -2147483648
c        I9[1130] gen_endpoint.r_trigger_decerr      15900      15900 -2147483648 -2147483648
c        I9[1131] gen_endpoint.r_trigger_decerr      15900      15900 -2147483648 -2147483648
c        I9[1132] gen_endpoint.r_trigger_decerr      15900      15900 -2147483648 -2147483648
c s_axi_arvalid_d  sr_axi_arvalid -2147483648 -2147483648      11100      11100
t            aclk  sr_axi_arvalid      15260 -2147483648 -2147483648      15260
c          areset  sr_axi_arvalid       9500       9500 -2147483648 -2147483648
t            aclk   mr_axi_bvalid      12060 -2147483648 -2147483648      12060
t            aclk   mr_axi_wready       7260 -2147483648 -2147483648       7260
c  mr_axi_arvalid   m_axi_arvalid       4800       4800 -2147483648 -2147483648
t            aclk   m_axi_arvalid       5660 -2147483648 -2147483648       5660
c  sr_axi_awready s_axi_awready_d -2147483648 -2147483648      11100      11100
t            aclk s_axi_awready_d      12060 -2147483648 -2147483648      12060
c          areset s_axi_awready_d -2147483648 -2147483648      11100      11100
c             I11  sr_axi_awvalid       6400       6400 -2147483648 -2147483648
t            aclk  sr_axi_awvalid       8960 -2147483648 -2147483648       8960
c          areset  sr_axi_awvalid       6400       6400 -2147483648 -2147483648
c  m_axi_rresp[0] m_rvector[1056]       4800       4800 -2147483648 -2147483648
t            aclk m_rvector[1056]       7260 -2147483648 -2147483648       7260
c  m_axi_rresp[1] m_rvector[1057]       4800       4800 -2147483648 -2147483648
t            aclk m_rvector[1057]       7260 -2147483648 -2147483648       7260
c     m_axi_rlast m_rvector[1058]       4850       4850 -2147483648 -2147483648
t            aclk m_rvector[1058]       7260 -2147483648 -2147483648       7260
c  m_axi_rdata[0] m_rvector[1059]       4800       4800 -2147483648 -2147483648
t            aclk m_rvector[1059]       7260 -2147483648 -2147483648       7260
c  m_axi_rdata[1] m_rvector[1060]       4800       4800 -2147483648 -2147483648
t            aclk m_rvector[1060]       7260 -2147483648 -2147483648       7260
c  m_axi_rdata[2] m_rvector[1061]       4800       4800 -2147483648 -2147483648
t            aclk m_rvector[1061]       7260 -2147483648 -2147483648       7260
c  m_axi_rdata[3] m_rvector[1062]       4800       4800 -2147483648 -2147483648
t            aclk m_rvector[1062]       7260 -2147483648 -2147483648       7260
c  m_axi_rdata[4] m_rvector[1063]       4800       4800 -2147483648 -2147483648
t            aclk m_rvector[1063]       7260 -2147483648 -2147483648       7260
c  m_axi_rdata[5] m_rvector[1064]       4800       4800 -2147483648 -2147483648
t            aclk m_rvector[1064]       7260 -2147483648 -2147483648       7260
c  m_axi_rdata[6] m_rvector[1065]       4800       4800 -2147483648 -2147483648
t            aclk m_rvector[1065]       7260 -2147483648 -2147483648       7260
c  m_axi_rdata[7] m_rvector[1066]       4800       4800 -2147483648 -2147483648
t            aclk m_rvector[1066]       7260 -2147483648 -2147483648       7260
c  m_axi_rdata[8] m_rvector[1067]       4800       4800 -2147483648 -2147483648
t            aclk m_rvector[1067]       7260 -2147483648 -2147483648       7260
c  m_axi_rdata[9] m_rvector[1068]       4800       4800 -2147483648 -2147483648
t            aclk m_rvector[1068]       7260 -2147483648 -2147483648       7260
c m_axi_rdata[10] m_rvector[1069]       4800       4800 -2147483648 -2147483648
t            aclk m_rvector[1069]       7260 -2147483648 -2147483648       7260
c m_axi_rdata[11] m_rvector[1070]       4800       4800 -2147483648 -2147483648
t            aclk m_rvector[1070]       7260 -2147483648 -2147483648       7260
c m_axi_rdata[12] m_rvector[1071]       4800       4800 -2147483648 -2147483648
t            aclk m_rvector[1071]       7260 -2147483648 -2147483648       7260
c m_axi_rdata[13] m_rvector[1072]       4800       4800 -2147483648 -2147483648
t            aclk m_rvector[1072]       7260 -2147483648 -2147483648       7260
c m_axi_rdata[14] m_rvector[1073]       4800       4800 -2147483648 -2147483648
t            aclk m_rvector[1073]       7260 -2147483648 -2147483648       7260
c m_axi_rdata[15] m_rvector[1074]       4800       4800 -2147483648 -2147483648
t            aclk m_rvector[1074]       7260 -2147483648 -2147483648       7260
c m_axi_rdata[16] m_rvector[1075]       4800       4800 -2147483648 -2147483648
t            aclk m_rvector[1075]       7260 -2147483648 -2147483648       7260
c m_axi_rdata[17] m_rvector[1076]       4800       4800 -2147483648 -2147483648
t            aclk m_rvector[1076]       7260 -2147483648 -2147483648       7260
c m_axi_rdata[18] m_rvector[1077]       4800       4800 -2147483648 -2147483648
t            aclk m_rvector[1077]       7260 -2147483648 -2147483648       7260
c m_axi_rdata[19] m_rvector[1078]       4800       4800 -2147483648 -2147483648
t            aclk m_rvector[1078]       7260 -2147483648 -2147483648       7260
c m_axi_rdata[20] m_rvector[1079]       4800       4800 -2147483648 -2147483648
t            aclk m_rvector[1079]       7260 -2147483648 -2147483648       7260
c m_axi_rdata[21] m_rvector[1080]       4800       4800 -2147483648 -2147483648
t            aclk m_rvector[1080]       7260 -2147483648 -2147483648       7260
c m_axi_rdata[22] m_rvector[1081]       4800       4800 -2147483648 -2147483648
t            aclk m_rvector[1081]       7260 -2147483648 -2147483648       7260
c m_axi_rdata[23] m_rvector[1082]       4800       4800 -2147483648 -2147483648
t            aclk m_rvector[1082]       7260 -2147483648 -2147483648       7260
c m_axi_rdata[24] m_rvector[1083]       4800       4800 -2147483648 -2147483648
t            aclk m_rvector[1083]       7260 -2147483648 -2147483648       7260
c m_axi_rdata[25] m_rvector[1084]       4800       4800 -2147483648 -2147483648
t            aclk m_rvector[1084]       7260 -2147483648 -2147483648       7260
c m_axi_rdata[26] m_rvector[1085]       4800       4800 -2147483648 -2147483648
t            aclk m_rvector[1085]       7260 -2147483648 -2147483648       7260
c m_axi_rdata[27] m_rvector[1086]       4800       4800 -2147483648 -2147483648
t            aclk m_rvector[1086]       7260 -2147483648 -2147483648       7260
c m_axi_rdata[28] m_rvector[1087]       4800       4800 -2147483648 -2147483648
t            aclk m_rvector[1087]       7260 -2147483648 -2147483648       7260
c m_axi_rdata[29] m_rvector[1088]       4800       4800 -2147483648 -2147483648
t            aclk m_rvector[1088]       7260 -2147483648 -2147483648       7260
c m_axi_rdata[30] m_rvector[1089]       4800       4800 -2147483648 -2147483648
t            aclk m_rvector[1089]       7260 -2147483648 -2147483648       7260
c m_axi_rdata[31] m_rvector[1090]       4800       4800 -2147483648 -2147483648
t            aclk m_rvector[1090]       7260 -2147483648 -2147483648       7260
t            aclk          areset        960 -2147483648 -2147483648        960
s            aclk          areset      15780 -2147483648 -2147483648      15780
