Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Aug  2 17:46:08 2018
| Host         : DESKTOP-B3RT09T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file eth_rx_gp_tx_top_timing_summary_routed.rpt -rpx eth_rx_gp_tx_top_timing_summary_routed.rpx -warn_on_violation
| Design       : eth_rx_gp_tx_top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 2 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.119        0.000                      0                 9556        0.078        0.000                      0                 9460        0.264        0.000                       0                  3934  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                         ------------         ----------      --------------
CLK_SYSTEM_P                                                                                                                  {0.000 2.500}        5.000           200.000         
GTPQ0_P                                                                                                                       {0.000 4.000}        8.000           125.000         
RGMII_RXC                                                                                                                     {0.000 4.000}        8.000           125.000         
aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {0.000 20.000}       40.000          25.000          
clock_gen_0/global_clock_generation_0/inst/clk_in1                                                                            {0.000 2.500}        5.000           200.000         
  clk_out1_global_clock_generation                                                                                            {0.000 4.000}        8.000           125.000         
    clkfbout                                                                                                                  {0.000 4.000}        8.000           125.000         
    clkout0                                                                                                                   {0.000 4.000}        8.000           125.000         
    clkout1                                                                                                                   {2.000 6.000}        8.000           125.000         
      tri_mode_ethernet_mac_0_0/inst_rgmii_tx_clk                                                                             {2.000 6.000}        8.000           125.000         
  clk_out2_global_clock_generation                                                                                            {0.000 5.000}        10.000          100.000         
  clk_out3_global_clock_generation                                                                                            {0.000 2.500}        5.000           200.000         
  clk_out4_global_clock_generation                                                                                            {0.000 10.000}       20.000          50.000          
  clk_out5_global_clock_generation                                                                                            {0.000 10.000}       20.000          50.000          
  clkfbout_global_clock_generation                                                                                            {0.000 2.500}        5.000           200.000         
tri_mode_ethernet_mac_0_0/inst_rgmii_rx_clk                                                                                   {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_SYSTEM_P                                                                                                                        3.515        0.000                      0                   11        0.159        0.000                      0                   11        2.000        0.000                       0                    13  
GTPQ0_P                                                                                                                             6.692        0.000                      0                    7        0.215        0.000                      0                    7        3.146        0.000                       0                    11  
RGMII_RXC                                                                                                                           1.757        0.000                      0                 2577        0.094        0.000                      0                 2577        2.870        0.000                       0                   890  
aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK       32.652        0.000                      0                 1422        0.118        0.000                      0                 1422       19.146        0.000                       0                   627  
clock_gen_0/global_clock_generation_0/inst/clk_in1                                                                                                                                                                                                                              1.100        0.000                       0                     1  
  clk_out1_global_clock_generation                                                                                                  5.535        0.000                      0                   51        0.130        0.000                      0                   51        2.000        0.000                       0                    37  
    clkfbout                                                                                                                                                                                                                                                                    6.751        0.000                       0                     2  
    clkout0                                                                                                                         1.667        0.000                      0                 3289        0.078        0.000                      0                 3289        2.870        0.000                       0                  1446  
    clkout1                                                                                                                         5.067        0.000                      0                   49        0.095        0.000                      0                   49        3.500        0.000                       0                    39  
  clk_out2_global_clock_generation                                                                                                  5.443        0.000                      0                 1748        0.098        0.000                      0                 1748        3.870        0.000                       0                   728  
  clk_out3_global_clock_generation                                                                                                  3.456        0.000                      0                   31        0.108        0.000                      0                   31        0.264        0.000                       0                    22  
  clk_out4_global_clock_generation                                                                                                 15.817        0.000                      0                  195        0.121        0.000                      0                  195        9.500        0.000                       0                    96  
  clk_out5_global_clock_generation                                                                                                 17.697        0.000                      0                   20        0.130        0.000                      0                   20        9.500        0.000                       0                    19  
  clkfbout_global_clock_generation                                                                                                                                                                                                                                              3.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                                                    To Clock                                                                                                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                    --------                                                                                                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  RGMII_RXC                                                                                                                          38.975        0.000                      0                   17                                                                        
clk_out2_global_clock_generation                                                                                              RGMII_RXC                                                                                                                           5.103        0.000                      0                    2                                                                        
tri_mode_ethernet_mac_0_0/inst_rgmii_rx_clk                                                                                   RGMII_RXC                                                                                                                           0.695        0.000                      0                    5        0.537        0.000                      0                    5  
RGMII_RXC                                                                                                                     aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK        6.939        0.000                      0                   34                                                                        
clkout0                                                                                                                       clk_out1_global_clock_generation                                                                                                    1.829        0.000                      0                    1        1.924        0.000                      0                    1  
RGMII_RXC                                                                                                                     clkout0                                                                                                                             4.648        0.000                      0                   58                                                                        
clkout1                                                                                                                       clkout0                                                                                                                             4.454        0.000                      0                    3        1.633        0.000                      0                    3  
clk_out2_global_clock_generation                                                                                              clkout0                                                                                                                             1.858        0.000                      0                   51                                                                        
clkout0                                                                                                                       clkout1                                                                                                                             0.743        0.000                      0                    2        5.677        0.000                      0                    2  
clkout0                                                                                                                       tri_mode_ethernet_mac_0_0/inst_rgmii_tx_clk                                                                                         0.606        0.000                      0                    5        0.579        0.000                      0                    5  
clk_out1_global_clock_generation                                                                                              clk_out2_global_clock_generation                                                                                                    0.119        0.000                      0                    5        0.181        0.000                      0                    5  
clkout0                                                                                                                       clk_out2_global_clock_generation                                                                                                    4.509        0.000                      0                   18                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                                                    From Clock                                                                                                                    To Clock                                                                                                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                    ----------                                                                                                                    --------                                                                                                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                                             RGMII_RXC                                                                                                                     RGMII_RXC                                                                                                                           6.687        0.000                      0                    4        0.433        0.000                      0                    4  
**async_default**                                                                                                             aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK       38.022        0.000                      0                   26        0.432        0.000                      0                   26  
**async_default**                                                                                                             clk_out4_global_clock_generation                                                                                              clk_out4_global_clock_generation                                                                                                   18.251        0.000                      0                    9        0.520        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_SYSTEM_P
  To Clock:  CLK_SYSTEM_P

Setup :            0  Failing Endpoints,  Worst Slack        3.515ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.515ns  (required time - arrival time)
  Source:                 clock_gen_0/dcm_locked_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_gen_0/syn_block_1/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_SYSTEM_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_SYSTEM_P rise@5.000ns - CLK_SYSTEM_P rise@0.000ns)
  Data Path Delay:        1.388ns  (logic 0.538ns (38.756%)  route 0.850ns (61.244%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 9.025 - 5.000 ) 
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SYSTEM_P rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.843     0.843 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           1.792     2.635    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.082     2.717 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.552     4.269    clock_gen_0/clk_system_bufg
    SLICE_X162Y101       FDRE                                         r  clock_gen_0/dcm_locked_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y101       FDRE (Prop_fdre_C_Q)         0.433     4.702 r  clock_gen_0/dcm_locked_edge_reg/Q
                         net (fo=1, routed)           0.504     5.206    clock_gen_0/dcm_locked_edge
    SLICE_X162Y101       LUT2 (Prop_lut2_I1_O)        0.105     5.311 r  clock_gen_0/syn_block_1_i_1/O
                         net (fo=1, routed)           0.346     5.657    clock_gen_0/syn_block_1/data_in
    SLICE_X162Y102       FDRE                                         r  clock_gen_0/syn_block_1/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SYSTEM_P rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     5.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.805     5.805 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           1.699     7.504    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.078     7.582 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.443     9.025    clock_gen_0/syn_block_1/clk
    SLICE_X162Y102       FDRE                                         r  clock_gen_0/syn_block_1/data_sync_reg0/C
                         clock pessimism              0.216     9.241    
                         clock uncertainty           -0.035     9.206    
    SLICE_X162Y102       FDRE (Setup_fdre_C_D)       -0.033     9.173    clock_gen_0/syn_block_1/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          9.173    
                         arrival time                          -5.657    
  -------------------------------------------------------------------
                         slack                                  3.515    

Slack (MET) :             3.907ns  (required time - arrival time)
  Source:                 clock_gen_0/syn_block_0/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_gen_0/dcm_locked_edge_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_SYSTEM_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_SYSTEM_P rise@5.000ns - CLK_SYSTEM_P rise@0.000ns)
  Data Path Delay:        1.132ns  (logic 0.630ns (55.668%)  route 0.502ns (44.332%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 9.025 - 5.000 ) 
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SYSTEM_P rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.843     0.843 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           1.792     2.635    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.082     2.717 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.552     4.269    clock_gen_0/syn_block_0/clk
    SLICE_X162Y101       FDRE                                         r  clock_gen_0/syn_block_0/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y101       FDRE (Prop_fdre_C_Q)         0.398     4.667 f  clock_gen_0/syn_block_0/data_sync_reg4/Q
                         net (fo=2, routed)           0.502     5.169    clock_gen_0/dcm_locked_sync
    SLICE_X162Y101       LUT2 (Prop_lut2_I1_O)        0.232     5.401 r  clock_gen_0/dcm_locked_edge_i_1/O
                         net (fo=1, routed)           0.000     5.401    clock_gen_0/dcm_locked_edge_i_1_n_0
    SLICE_X162Y101       FDRE                                         r  clock_gen_0/dcm_locked_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SYSTEM_P rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     5.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.805     5.805 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           1.699     7.504    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.078     7.582 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.443     9.025    clock_gen_0/clk_system_bufg
    SLICE_X162Y101       FDRE                                         r  clock_gen_0/dcm_locked_edge_reg/C
                         clock pessimism              0.244     9.269    
                         clock uncertainty           -0.035     9.234    
    SLICE_X162Y101       FDRE (Setup_fdre_C_D)        0.074     9.308    clock_gen_0/dcm_locked_edge_reg
  -------------------------------------------------------------------
                         required time                          9.308    
                         arrival time                          -5.401    
  -------------------------------------------------------------------
                         slack                                  3.907    

Slack (MET) :             3.998ns  (required time - arrival time)
  Source:                 clock_gen_0/syn_block_0/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_gen_0/syn_block_0/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_SYSTEM_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_SYSTEM_P rise@5.000ns - CLK_SYSTEM_P rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.398ns (49.267%)  route 0.410ns (50.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 9.025 - 5.000 ) 
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SYSTEM_P rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.843     0.843 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           1.792     2.635    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.082     2.717 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.552     4.269    clock_gen_0/syn_block_0/clk
    SLICE_X162Y101       FDRE                                         r  clock_gen_0/syn_block_0/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y101       FDRE (Prop_fdre_C_Q)         0.398     4.667 r  clock_gen_0/syn_block_0/data_sync_reg2/Q
                         net (fo=1, routed)           0.410     5.077    clock_gen_0/syn_block_0/data_sync2
    SLICE_X162Y101       FDRE                                         r  clock_gen_0/syn_block_0/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SYSTEM_P rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     5.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.805     5.805 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           1.699     7.504    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.078     7.582 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.443     9.025    clock_gen_0/syn_block_0/clk
    SLICE_X162Y101       FDRE                                         r  clock_gen_0/syn_block_0/data_sync_reg3/C
                         clock pessimism              0.244     9.269    
                         clock uncertainty           -0.035     9.234    
    SLICE_X162Y101       FDRE (Setup_fdre_C_D)       -0.159     9.075    clock_gen_0/syn_block_0/data_sync_reg3
  -------------------------------------------------------------------
                         required time                          9.075    
                         arrival time                          -5.077    
  -------------------------------------------------------------------
                         slack                                  3.998    

Slack (MET) :             3.998ns  (required time - arrival time)
  Source:                 clock_gen_0/syn_block_1/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_gen_0/syn_block_1/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_SYSTEM_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_SYSTEM_P rise@5.000ns - CLK_SYSTEM_P rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.398ns (49.267%)  route 0.410ns (50.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 9.025 - 5.000 ) 
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SYSTEM_P rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.843     0.843 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           1.792     2.635    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.082     2.717 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.552     4.269    clock_gen_0/syn_block_1/clk
    SLICE_X162Y102       FDRE                                         r  clock_gen_0/syn_block_1/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y102       FDRE (Prop_fdre_C_Q)         0.398     4.667 r  clock_gen_0/syn_block_1/data_sync_reg2/Q
                         net (fo=1, routed)           0.410     5.077    clock_gen_0/syn_block_1/data_sync2
    SLICE_X162Y102       FDRE                                         r  clock_gen_0/syn_block_1/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SYSTEM_P rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     5.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.805     5.805 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           1.699     7.504    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.078     7.582 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.443     9.025    clock_gen_0/syn_block_1/clk
    SLICE_X162Y102       FDRE                                         r  clock_gen_0/syn_block_1/data_sync_reg3/C
                         clock pessimism              0.244     9.269    
                         clock uncertainty           -0.035     9.234    
    SLICE_X162Y102       FDRE (Setup_fdre_C_D)       -0.159     9.075    clock_gen_0/syn_block_1/data_sync_reg3
  -------------------------------------------------------------------
                         required time                          9.075    
                         arrival time                          -5.077    
  -------------------------------------------------------------------
                         slack                                  3.998    

Slack (MET) :             4.043ns  (required time - arrival time)
  Source:                 clock_gen_0/syn_block_0/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_gen_0/syn_block_0/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_SYSTEM_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_SYSTEM_P rise@5.000ns - CLK_SYSTEM_P rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.433ns (47.093%)  route 0.486ns (52.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 9.025 - 5.000 ) 
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SYSTEM_P rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.843     0.843 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           1.792     2.635    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.082     2.717 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.552     4.269    clock_gen_0/syn_block_0/clk
    SLICE_X162Y101       FDRE                                         r  clock_gen_0/syn_block_0/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y101       FDRE (Prop_fdre_C_Q)         0.433     4.702 r  clock_gen_0/syn_block_0/data_sync_reg3/Q
                         net (fo=1, routed)           0.486     5.188    clock_gen_0/syn_block_0/data_sync3
    SLICE_X162Y101       FDRE                                         r  clock_gen_0/syn_block_0/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SYSTEM_P rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     5.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.805     5.805 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           1.699     7.504    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.078     7.582 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.443     9.025    clock_gen_0/syn_block_0/clk
    SLICE_X162Y101       FDRE                                         r  clock_gen_0/syn_block_0/data_sync_reg4/C
                         clock pessimism              0.244     9.269    
                         clock uncertainty           -0.035     9.234    
    SLICE_X162Y101       FDRE (Setup_fdre_C_D)       -0.002     9.232    clock_gen_0/syn_block_0/data_sync_reg4
  -------------------------------------------------------------------
                         required time                          9.232    
                         arrival time                          -5.188    
  -------------------------------------------------------------------
                         slack                                  4.043    

Slack (MET) :             4.043ns  (required time - arrival time)
  Source:                 clock_gen_0/syn_block_1/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_gen_0/syn_block_1/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_SYSTEM_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_SYSTEM_P rise@5.000ns - CLK_SYSTEM_P rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.433ns (47.093%)  route 0.486ns (52.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 9.025 - 5.000 ) 
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SYSTEM_P rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.843     0.843 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           1.792     2.635    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.082     2.717 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.552     4.269    clock_gen_0/syn_block_1/clk
    SLICE_X162Y102       FDRE                                         r  clock_gen_0/syn_block_1/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y102       FDRE (Prop_fdre_C_Q)         0.433     4.702 r  clock_gen_0/syn_block_1/data_sync_reg3/Q
                         net (fo=1, routed)           0.486     5.188    clock_gen_0/syn_block_1/data_sync3
    SLICE_X162Y102       FDRE                                         r  clock_gen_0/syn_block_1/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SYSTEM_P rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     5.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.805     5.805 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           1.699     7.504    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.078     7.582 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.443     9.025    clock_gen_0/syn_block_1/clk
    SLICE_X162Y102       FDRE                                         r  clock_gen_0/syn_block_1/data_sync_reg4/C
                         clock pessimism              0.244     9.269    
                         clock uncertainty           -0.035     9.234    
    SLICE_X162Y102       FDRE (Setup_fdre_C_D)       -0.002     9.232    clock_gen_0/syn_block_1/data_sync_reg4
  -------------------------------------------------------------------
                         required time                          9.232    
                         arrival time                          -5.188    
  -------------------------------------------------------------------
                         slack                                  4.043    

Slack (MET) :             4.134ns  (required time - arrival time)
  Source:                 clock_gen_0/syn_block_0/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_gen_0/syn_block_0/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_SYSTEM_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_SYSTEM_P rise@5.000ns - CLK_SYSTEM_P rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.398ns (57.970%)  route 0.289ns (42.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 9.025 - 5.000 ) 
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SYSTEM_P rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.843     0.843 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           1.792     2.635    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.082     2.717 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.552     4.269    clock_gen_0/syn_block_0/clk
    SLICE_X162Y101       FDRE                                         r  clock_gen_0/syn_block_0/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y101       FDRE (Prop_fdre_C_Q)         0.398     4.667 r  clock_gen_0/syn_block_0/data_sync_reg1/Q
                         net (fo=1, routed)           0.289     4.955    clock_gen_0/syn_block_0/data_sync1
    SLICE_X162Y101       FDRE                                         r  clock_gen_0/syn_block_0/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SYSTEM_P rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     5.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.805     5.805 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           1.699     7.504    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.078     7.582 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.443     9.025    clock_gen_0/syn_block_0/clk
    SLICE_X162Y101       FDRE                                         r  clock_gen_0/syn_block_0/data_sync_reg2/C
                         clock pessimism              0.244     9.269    
                         clock uncertainty           -0.035     9.234    
    SLICE_X162Y101       FDRE (Setup_fdre_C_D)       -0.144     9.090    clock_gen_0/syn_block_0/data_sync_reg2
  -------------------------------------------------------------------
                         required time                          9.090    
                         arrival time                          -4.955    
  -------------------------------------------------------------------
                         slack                                  4.134    

Slack (MET) :             4.134ns  (required time - arrival time)
  Source:                 clock_gen_0/syn_block_1/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_gen_0/syn_block_1/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_SYSTEM_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_SYSTEM_P rise@5.000ns - CLK_SYSTEM_P rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.398ns (57.970%)  route 0.289ns (42.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 9.025 - 5.000 ) 
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SYSTEM_P rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.843     0.843 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           1.792     2.635    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.082     2.717 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.552     4.269    clock_gen_0/syn_block_1/clk
    SLICE_X162Y102       FDRE                                         r  clock_gen_0/syn_block_1/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y102       FDRE (Prop_fdre_C_Q)         0.398     4.667 r  clock_gen_0/syn_block_1/data_sync_reg1/Q
                         net (fo=1, routed)           0.289     4.955    clock_gen_0/syn_block_1/data_sync1
    SLICE_X162Y102       FDRE                                         r  clock_gen_0/syn_block_1/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SYSTEM_P rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     5.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.805     5.805 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           1.699     7.504    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.078     7.582 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.443     9.025    clock_gen_0/syn_block_1/clk
    SLICE_X162Y102       FDRE                                         r  clock_gen_0/syn_block_1/data_sync_reg2/C
                         clock pessimism              0.244     9.269    
                         clock uncertainty           -0.035     9.234    
    SLICE_X162Y102       FDRE (Setup_fdre_C_D)       -0.144     9.090    clock_gen_0/syn_block_1/data_sync_reg2
  -------------------------------------------------------------------
                         required time                          9.090    
                         arrival time                          -4.955    
  -------------------------------------------------------------------
                         slack                                  4.134    

Slack (MET) :             4.223ns  (required time - arrival time)
  Source:                 clock_gen_0/syn_block_0/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_gen_0/dcm_locked_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_SYSTEM_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_SYSTEM_P rise@5.000ns - CLK_SYSTEM_P rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.398ns (73.177%)  route 0.146ns (26.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 9.025 - 5.000 ) 
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SYSTEM_P rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.843     0.843 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           1.792     2.635    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.082     2.717 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.552     4.269    clock_gen_0/syn_block_0/clk
    SLICE_X162Y101       FDRE                                         r  clock_gen_0/syn_block_0/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y101       FDRE (Prop_fdre_C_Q)         0.398     4.667 r  clock_gen_0/syn_block_0/data_sync_reg4/Q
                         net (fo=2, routed)           0.146     4.813    clock_gen_0/dcm_locked_sync
    SLICE_X163Y101       FDRE                                         r  clock_gen_0/dcm_locked_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SYSTEM_P rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     5.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.805     5.805 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           1.699     7.504    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.078     7.582 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.443     9.025    clock_gen_0/clk_system_bufg
    SLICE_X163Y101       FDRE                                         r  clock_gen_0/dcm_locked_reg_reg/C
                         clock pessimism              0.220     9.245    
                         clock uncertainty           -0.035     9.210    
    SLICE_X163Y101       FDRE (Setup_fdre_C_D)       -0.174     9.036    clock_gen_0/dcm_locked_reg_reg
  -------------------------------------------------------------------
                         required time                          9.036    
                         arrival time                          -4.813    
  -------------------------------------------------------------------
                         slack                                  4.223    

Slack (MET) :             4.383ns  (required time - arrival time)
  Source:                 clock_gen_0/syn_block_0/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_gen_0/syn_block_0/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_SYSTEM_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_SYSTEM_P rise@5.000ns - CLK_SYSTEM_P rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.433ns (75.008%)  route 0.144ns (24.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 9.025 - 5.000 ) 
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SYSTEM_P rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.843     0.843 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           1.792     2.635    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.082     2.717 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.552     4.269    clock_gen_0/syn_block_0/clk
    SLICE_X162Y101       FDRE                                         r  clock_gen_0/syn_block_0/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y101       FDRE (Prop_fdre_C_Q)         0.433     4.702 r  clock_gen_0/syn_block_0/data_sync_reg0/Q
                         net (fo=1, routed)           0.144     4.846    clock_gen_0/syn_block_0/data_sync0
    SLICE_X162Y101       FDRE                                         r  clock_gen_0/syn_block_0/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SYSTEM_P rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     5.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.805     5.805 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           1.699     7.504    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.078     7.582 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.443     9.025    clock_gen_0/syn_block_0/clk
    SLICE_X162Y101       FDRE                                         r  clock_gen_0/syn_block_0/data_sync_reg1/C
                         clock pessimism              0.244     9.269    
                         clock uncertainty           -0.035     9.234    
    SLICE_X162Y101       FDRE (Setup_fdre_C_D)       -0.004     9.230    clock_gen_0/syn_block_0/data_sync_reg1
  -------------------------------------------------------------------
                         required time                          9.230    
                         arrival time                          -4.846    
  -------------------------------------------------------------------
                         slack                                  4.383    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 clock_gen_0/syn_block_0/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_gen_0/syn_block_0/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_SYSTEM_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_SYSTEM_P rise@0.000ns - CLK_SYSTEM_P rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SYSTEM_P rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           0.676     1.037    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.027     1.064 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.649     1.713    clock_gen_0/syn_block_0/clk
    SLICE_X162Y101       FDRE                                         r  clock_gen_0/syn_block_0/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y101       FDRE (Prop_fdre_C_Q)         0.164     1.877 r  clock_gen_0/syn_block_0/data_sync_reg0/Q
                         net (fo=1, routed)           0.055     1.932    clock_gen_0/syn_block_0/data_sync0
    SLICE_X162Y101       FDRE                                         r  clock_gen_0/syn_block_0/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SYSTEM_P rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.392     0.392 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           0.734     1.126    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.156 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.922     2.077    clock_gen_0/syn_block_0/clk
    SLICE_X162Y101       FDRE                                         r  clock_gen_0/syn_block_0/data_sync_reg1/C
                         clock pessimism             -0.365     1.713    
    SLICE_X162Y101       FDRE (Hold_fdre_C_D)         0.060     1.773    clock_gen_0/syn_block_0/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 clock_gen_0/syn_block_1/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_gen_0/syn_block_1/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_SYSTEM_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_SYSTEM_P rise@0.000ns - CLK_SYSTEM_P rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SYSTEM_P rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           0.676     1.037    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.027     1.064 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.649     1.713    clock_gen_0/syn_block_1/clk
    SLICE_X162Y102       FDRE                                         r  clock_gen_0/syn_block_1/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y102       FDRE (Prop_fdre_C_Q)         0.164     1.877 r  clock_gen_0/syn_block_1/data_sync_reg0/Q
                         net (fo=1, routed)           0.055     1.932    clock_gen_0/syn_block_1/data_sync0
    SLICE_X162Y102       FDRE                                         r  clock_gen_0/syn_block_1/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SYSTEM_P rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.392     0.392 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           0.734     1.126    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.156 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.922     2.077    clock_gen_0/syn_block_1/clk
    SLICE_X162Y102       FDRE                                         r  clock_gen_0/syn_block_1/data_sync_reg1/C
                         clock pessimism             -0.365     1.713    
    SLICE_X162Y102       FDRE (Hold_fdre_C_D)         0.060     1.773    clock_gen_0/syn_block_1/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 clock_gen_0/syn_block_0/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_gen_0/dcm_locked_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_SYSTEM_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_SYSTEM_P rise@0.000ns - CLK_SYSTEM_P rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.148ns (72.236%)  route 0.057ns (27.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SYSTEM_P rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           0.676     1.037    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.027     1.064 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.649     1.713    clock_gen_0/syn_block_0/clk
    SLICE_X162Y101       FDRE                                         r  clock_gen_0/syn_block_0/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y101       FDRE (Prop_fdre_C_Q)         0.148     1.861 r  clock_gen_0/syn_block_0/data_sync_reg4/Q
                         net (fo=2, routed)           0.057     1.918    clock_gen_0/dcm_locked_sync
    SLICE_X163Y101       FDRE                                         r  clock_gen_0/dcm_locked_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SYSTEM_P rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.392     0.392 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           0.734     1.126    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.156 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.922     2.077    clock_gen_0/clk_system_bufg
    SLICE_X163Y101       FDRE                                         r  clock_gen_0/dcm_locked_reg_reg/C
                         clock pessimism             -0.352     1.726    
    SLICE_X163Y101       FDRE (Hold_fdre_C_D)         0.017     1.743    clock_gen_0/dcm_locked_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clock_gen_0/syn_block_0/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_gen_0/syn_block_0/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_SYSTEM_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_SYSTEM_P rise@0.000ns - CLK_SYSTEM_P rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.148ns (56.153%)  route 0.116ns (43.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SYSTEM_P rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           0.676     1.037    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.027     1.064 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.649     1.713    clock_gen_0/syn_block_0/clk
    SLICE_X162Y101       FDRE                                         r  clock_gen_0/syn_block_0/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y101       FDRE (Prop_fdre_C_Q)         0.148     1.861 r  clock_gen_0/syn_block_0/data_sync_reg1/Q
                         net (fo=1, routed)           0.116     1.976    clock_gen_0/syn_block_0/data_sync1
    SLICE_X162Y101       FDRE                                         r  clock_gen_0/syn_block_0/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SYSTEM_P rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.392     0.392 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           0.734     1.126    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.156 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.922     2.077    clock_gen_0/syn_block_0/clk
    SLICE_X162Y101       FDRE                                         r  clock_gen_0/syn_block_0/data_sync_reg2/C
                         clock pessimism             -0.365     1.713    
    SLICE_X162Y101       FDRE (Hold_fdre_C_D)         0.000     1.713    clock_gen_0/syn_block_0/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clock_gen_0/syn_block_1/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_gen_0/syn_block_1/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_SYSTEM_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_SYSTEM_P rise@0.000ns - CLK_SYSTEM_P rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.148ns (56.153%)  route 0.116ns (43.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SYSTEM_P rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           0.676     1.037    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.027     1.064 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.649     1.713    clock_gen_0/syn_block_1/clk
    SLICE_X162Y102       FDRE                                         r  clock_gen_0/syn_block_1/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y102       FDRE (Prop_fdre_C_Q)         0.148     1.861 r  clock_gen_0/syn_block_1/data_sync_reg1/Q
                         net (fo=1, routed)           0.116     1.976    clock_gen_0/syn_block_1/data_sync1
    SLICE_X162Y102       FDRE                                         r  clock_gen_0/syn_block_1/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SYSTEM_P rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.392     0.392 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           0.734     1.126    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.156 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.922     2.077    clock_gen_0/syn_block_1/clk
    SLICE_X162Y102       FDRE                                         r  clock_gen_0/syn_block_1/data_sync_reg2/C
                         clock pessimism             -0.365     1.713    
    SLICE_X162Y102       FDRE (Hold_fdre_C_D)         0.000     1.713    clock_gen_0/syn_block_1/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 clock_gen_0/dcm_locked_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_gen_0/dcm_locked_edge_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_SYSTEM_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_SYSTEM_P rise@0.000ns - CLK_SYSTEM_P rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.316%)  route 0.224ns (54.684%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SYSTEM_P rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           0.676     1.037    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.027     1.064 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.649     1.713    clock_gen_0/clk_system_bufg
    SLICE_X163Y101       FDRE                                         r  clock_gen_0/dcm_locked_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y101       FDRE (Prop_fdre_C_Q)         0.141     1.854 r  clock_gen_0/dcm_locked_reg_reg/Q
                         net (fo=1, routed)           0.224     2.078    clock_gen_0/dcm_locked_reg
    SLICE_X162Y101       LUT2 (Prop_lut2_I0_O)        0.045     2.123 r  clock_gen_0/dcm_locked_edge_i_1/O
                         net (fo=1, routed)           0.000     2.123    clock_gen_0/dcm_locked_edge_i_1_n_0
    SLICE_X162Y101       FDRE                                         r  clock_gen_0/dcm_locked_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SYSTEM_P rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.392     0.392 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           0.734     1.126    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.156 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.922     2.077    clock_gen_0/clk_system_bufg
    SLICE_X162Y101       FDRE                                         r  clock_gen_0/dcm_locked_edge_reg/C
                         clock pessimism             -0.352     1.726    
    SLICE_X162Y101       FDRE (Hold_fdre_C_D)         0.121     1.847    clock_gen_0/dcm_locked_edge_reg
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 clock_gen_0/syn_block_0/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_gen_0/syn_block_0/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_SYSTEM_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_SYSTEM_P rise@0.000ns - CLK_SYSTEM_P rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.371%)  route 0.197ns (54.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SYSTEM_P rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           0.676     1.037    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.027     1.064 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.649     1.713    clock_gen_0/syn_block_0/clk
    SLICE_X162Y101       FDRE                                         r  clock_gen_0/syn_block_0/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y101       FDRE (Prop_fdre_C_Q)         0.164     1.877 r  clock_gen_0/syn_block_0/data_sync_reg3/Q
                         net (fo=1, routed)           0.197     2.074    clock_gen_0/syn_block_0/data_sync3
    SLICE_X162Y101       FDRE                                         r  clock_gen_0/syn_block_0/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SYSTEM_P rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.392     0.392 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           0.734     1.126    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.156 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.922     2.077    clock_gen_0/syn_block_0/clk
    SLICE_X162Y101       FDRE                                         r  clock_gen_0/syn_block_0/data_sync_reg4/C
                         clock pessimism             -0.365     1.713    
    SLICE_X162Y101       FDRE (Hold_fdre_C_D)         0.064     1.777    clock_gen_0/syn_block_0/data_sync_reg4
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 clock_gen_0/syn_block_1/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_gen_0/syn_block_1/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_SYSTEM_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_SYSTEM_P rise@0.000ns - CLK_SYSTEM_P rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.371%)  route 0.197ns (54.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SYSTEM_P rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           0.676     1.037    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.027     1.064 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.649     1.713    clock_gen_0/syn_block_1/clk
    SLICE_X162Y102       FDRE                                         r  clock_gen_0/syn_block_1/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y102       FDRE (Prop_fdre_C_Q)         0.164     1.877 r  clock_gen_0/syn_block_1/data_sync_reg3/Q
                         net (fo=1, routed)           0.197     2.074    clock_gen_0/syn_block_1/data_sync3
    SLICE_X162Y102       FDRE                                         r  clock_gen_0/syn_block_1/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SYSTEM_P rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.392     0.392 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           0.734     1.126    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.156 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.922     2.077    clock_gen_0/syn_block_1/clk
    SLICE_X162Y102       FDRE                                         r  clock_gen_0/syn_block_1/data_sync_reg4/C
                         clock pessimism             -0.365     1.713    
    SLICE_X162Y102       FDRE (Hold_fdre_C_D)         0.064     1.777    clock_gen_0/syn_block_1/data_sync_reg4
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 clock_gen_0/syn_block_0/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_gen_0/syn_block_0/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_SYSTEM_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_SYSTEM_P rise@0.000ns - CLK_SYSTEM_P rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.148ns (46.128%)  route 0.173ns (53.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SYSTEM_P rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           0.676     1.037    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.027     1.064 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.649     1.713    clock_gen_0/syn_block_0/clk
    SLICE_X162Y101       FDRE                                         r  clock_gen_0/syn_block_0/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y101       FDRE (Prop_fdre_C_Q)         0.148     1.861 r  clock_gen_0/syn_block_0/data_sync_reg2/Q
                         net (fo=1, routed)           0.173     2.034    clock_gen_0/syn_block_0/data_sync2
    SLICE_X162Y101       FDRE                                         r  clock_gen_0/syn_block_0/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SYSTEM_P rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.392     0.392 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           0.734     1.126    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.156 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.922     2.077    clock_gen_0/syn_block_0/clk
    SLICE_X162Y101       FDRE                                         r  clock_gen_0/syn_block_0/data_sync_reg3/C
                         clock pessimism             -0.365     1.713    
    SLICE_X162Y101       FDRE (Hold_fdre_C_D)         0.022     1.735    clock_gen_0/syn_block_0/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 clock_gen_0/syn_block_1/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_gen_0/syn_block_1/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by CLK_SYSTEM_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_SYSTEM_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_SYSTEM_P rise@0.000ns - CLK_SYSTEM_P rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.148ns (46.128%)  route 0.173ns (53.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_SYSTEM_P rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           0.676     1.037    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.027     1.064 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.649     1.713    clock_gen_0/syn_block_1/clk
    SLICE_X162Y102       FDRE                                         r  clock_gen_0/syn_block_1/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y102       FDRE (Prop_fdre_C_Q)         0.148     1.861 r  clock_gen_0/syn_block_1/data_sync_reg2/Q
                         net (fo=1, routed)           0.173     2.034    clock_gen_0/syn_block_1/data_sync2
    SLICE_X162Y102       FDRE                                         r  clock_gen_0/syn_block_1/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_SYSTEM_P rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen_0/CLK_SYSTEM_P
    R3                   IBUFDS (Prop_ibufds_I_O)     0.392     0.392 r  clock_gen_0/ibufds_0/O
                         net (fo=1, routed)           0.734     1.126    clock_gen_0/clk_system_in
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.156 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.922     2.077    clock_gen_0/syn_block_1/clk
    SLICE_X162Y102       FDRE                                         r  clock_gen_0/syn_block_1/data_sync_reg3/C
                         clock pessimism             -0.365     1.713    
    SLICE_X162Y102       FDRE (Hold_fdre_C_D)         0.022     1.735    clock_gen_0/syn_block_1/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.299    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_SYSTEM_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_SYSTEM_P }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCTRL/I0  n/a            1.592         5.000       3.408      BUFGCTRL_X0Y6   clock_gen_0/bufgce_0/I0
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X162Y101  clock_gen_0/dcm_locked_edge_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X163Y101  clock_gen_0/dcm_locked_reg_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X162Y101  clock_gen_0/syn_block_0/data_sync_reg0/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X162Y101  clock_gen_0/syn_block_0/data_sync_reg1/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X162Y101  clock_gen_0/syn_block_0/data_sync_reg2/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X162Y101  clock_gen_0/syn_block_0/data_sync_reg3/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X162Y101  clock_gen_0/syn_block_0/data_sync_reg4/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X162Y102  clock_gen_0/syn_block_1/data_sync_reg0/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X162Y102  clock_gen_0/syn_block_1/data_sync_reg1/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X162Y101  clock_gen_0/dcm_locked_edge_reg/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X163Y101  clock_gen_0/dcm_locked_reg_reg/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X162Y101  clock_gen_0/syn_block_0/data_sync_reg0/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X162Y101  clock_gen_0/syn_block_0/data_sync_reg1/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X162Y101  clock_gen_0/syn_block_0/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X162Y101  clock_gen_0/syn_block_0/data_sync_reg3/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X162Y101  clock_gen_0/syn_block_0/data_sync_reg4/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X162Y102  clock_gen_0/syn_block_1/data_sync_reg0/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X162Y102  clock_gen_0/syn_block_1/data_sync_reg1/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X162Y102  clock_gen_0/syn_block_1/data_sync_reg2/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X162Y101  clock_gen_0/dcm_locked_edge_reg/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X163Y101  clock_gen_0/dcm_locked_reg_reg/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X162Y101  clock_gen_0/syn_block_0/data_sync_reg0/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X162Y101  clock_gen_0/syn_block_0/data_sync_reg1/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X162Y101  clock_gen_0/syn_block_0/data_sync_reg2/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X162Y101  clock_gen_0/syn_block_0/data_sync_reg3/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X162Y101  clock_gen_0/syn_block_0/data_sync_reg4/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X162Y102  clock_gen_0/syn_block_1/data_sync_reg0/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X162Y102  clock_gen_0/syn_block_1/data_sync_reg1/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.500       2.000      SLICE_X162Y102  clock_gen_0/syn_block_1/data_sync_reg2/C



---------------------------------------------------------------------------------------------------
From Clock:  GTPQ0_P
  To Clock:  GTPQ0_P

Setup :            0  Failing Endpoints,  Worst Slack        6.692ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.692ns  (required time - arrival time)
  Source:                 aurora_8b10b_tx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTPQ0_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aurora_8b10b_tx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by GTPQ0_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GTPQ0_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GTPQ0_P rise@8.000ns - GTPQ0_P rise@0.000ns)
  Data Path Delay:        1.345ns  (logic 1.345ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 10.702 - 8.000 ) 
    Source Clock Delay      (SCD):    3.824ns
    Clock Pessimism Removal (CPR):    1.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTPQ0_P rise edge)    0.000     0.000 r  
    AA13                                              0.000     0.000 r  GTPQ0_P (IN)
                         net (fo=0)                   0.000     0.000    GTPQ0_P
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTPQ0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    aurora_8b10b_tx_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  aurora_8b10b_tx_0/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          1.469     3.824    aurora_8b10b_tx_0/inst/gt_common_support/gt_refclk1_n
    SLICE_X48Y22         SRLC32E                                      r  aurora_8b10b_tx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.345     5.169 r  aurora_8b10b_tx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     5.169    aurora_8b10b_tx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[94]_srl31_n_0
    SLICE_X48Y22         FDRE                                         r  aurora_8b10b_tx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTPQ0_P rise edge)    8.000     8.000 r  
    AA13                                              0.000     8.000 r  GTPQ0_P (IN)
                         net (fo=0)                   0.000     8.000    GTPQ0_P
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  GTPQ0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    aurora_8b10b_tx_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  aurora_8b10b_tx_0/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          1.284    10.702    aurora_8b10b_tx_0/inst/gt_common_support/gt_refclk1_n
    SLICE_X48Y22         FDRE                                         r  aurora_8b10b_tx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[95]/C
                         clock pessimism              1.122    11.824    
                         clock uncertainty           -0.035    11.789    
    SLICE_X48Y22         FDRE (Setup_fdre_C_D)        0.072    11.861    aurora_8b10b_tx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         11.861    
                         arrival time                          -5.169    
  -------------------------------------------------------------------
                         slack                                  6.692    

Slack (MET) :             6.692ns  (required time - arrival time)
  Source:                 aurora_8b10b_tx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTPQ0_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aurora_8b10b_tx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by GTPQ0_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GTPQ0_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GTPQ0_P rise@8.000ns - GTPQ0_P rise@0.000ns)
  Data Path Delay:        1.345ns  (logic 1.345ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 10.700 - 8.000 ) 
    Source Clock Delay      (SCD):    3.822ns
    Clock Pessimism Removal (CPR):    1.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTPQ0_P rise edge)    0.000     0.000 r  
    AA13                                              0.000     0.000 r  GTPQ0_P (IN)
                         net (fo=0)                   0.000     0.000    GTPQ0_P
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTPQ0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    aurora_8b10b_tx_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  aurora_8b10b_tx_0/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          1.467     3.822    aurora_8b10b_tx_0/inst/gt_common_support/gt_refclk1_n
    SLICE_X48Y23         SRLC32E                                      r  aurora_8b10b_tx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y23         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.345     5.167 r  aurora_8b10b_tx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     5.167    aurora_8b10b_tx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[126]_srl31_n_0
    SLICE_X48Y23         FDRE                                         r  aurora_8b10b_tx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTPQ0_P rise edge)    8.000     8.000 r  
    AA13                                              0.000     8.000 r  GTPQ0_P (IN)
                         net (fo=0)                   0.000     8.000    GTPQ0_P
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  GTPQ0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    aurora_8b10b_tx_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  aurora_8b10b_tx_0/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          1.282    10.700    aurora_8b10b_tx_0/inst/gt_common_support/gt_refclk1_n
    SLICE_X48Y23         FDRE                                         r  aurora_8b10b_tx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[127]/C
                         clock pessimism              1.122    11.822    
                         clock uncertainty           -0.035    11.787    
    SLICE_X48Y23         FDRE (Setup_fdre_C_D)        0.072    11.859    aurora_8b10b_tx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         11.859    
                         arrival time                          -5.167    
  -------------------------------------------------------------------
                         slack                                  6.692    

Slack (MET) :             6.971ns  (required time - arrival time)
  Source:                 aurora_8b10b_tx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTPQ0_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aurora_8b10b_tx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by GTPQ0_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GTPQ0_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GTPQ0_P rise@8.000ns - GTPQ0_P rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.957ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 10.702 - 8.000 ) 
    Source Clock Delay      (SCD):    3.824ns
    Clock Pessimism Removal (CPR):    1.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTPQ0_P rise edge)    0.000     0.000 r  
    AA13                                              0.000     0.000 r  GTPQ0_P (IN)
                         net (fo=0)                   0.000     0.000    GTPQ0_P
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTPQ0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    aurora_8b10b_tx_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  aurora_8b10b_tx_0/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          1.469     3.824    aurora_8b10b_tx_0/inst/gt_common_support/gt_refclk1_n
    SLICE_X48Y22         SRLC32E                                      r  aurora_8b10b_tx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.957     4.781 r  aurora_8b10b_tx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     4.781    aurora_8b10b_tx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[63]_srl32_n_1
    SLICE_X48Y22         SRLC32E                                      r  aurora_8b10b_tx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock GTPQ0_P rise edge)    8.000     8.000 r  
    AA13                                              0.000     8.000 r  GTPQ0_P (IN)
                         net (fo=0)                   0.000     8.000    GTPQ0_P
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  GTPQ0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    aurora_8b10b_tx_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  aurora_8b10b_tx_0/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          1.284    10.702    aurora_8b10b_tx_0/inst/gt_common_support/gt_refclk1_n
    SLICE_X48Y22         SRLC32E                                      r  aurora_8b10b_tx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[94]_srl31/CLK
                         clock pessimism              1.122    11.824    
                         clock uncertainty           -0.035    11.789    
    SLICE_X48Y22         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.037    11.752    aurora_8b10b_tx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         11.752    
                         arrival time                          -4.781    
  -------------------------------------------------------------------
                         slack                                  6.971    

Slack (MET) :             6.971ns  (required time - arrival time)
  Source:                 aurora_8b10b_tx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTPQ0_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aurora_8b10b_tx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by GTPQ0_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GTPQ0_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GTPQ0_P rise@8.000ns - GTPQ0_P rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.957ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 10.700 - 8.000 ) 
    Source Clock Delay      (SCD):    3.822ns
    Clock Pessimism Removal (CPR):    1.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTPQ0_P rise edge)    0.000     0.000 r  
    AA13                                              0.000     0.000 r  GTPQ0_P (IN)
                         net (fo=0)                   0.000     0.000    GTPQ0_P
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTPQ0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    aurora_8b10b_tx_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  aurora_8b10b_tx_0/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          1.467     3.822    aurora_8b10b_tx_0/inst/gt_common_support/gt_refclk1_n
    SLICE_X48Y23         SRLC32E                                      r  aurora_8b10b_tx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y23         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.957     4.779 r  aurora_8b10b_tx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     4.779    aurora_8b10b_tx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[95]_srl32_n_1
    SLICE_X48Y23         SRLC32E                                      r  aurora_8b10b_tx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock GTPQ0_P rise edge)    8.000     8.000 r  
    AA13                                              0.000     8.000 r  GTPQ0_P (IN)
                         net (fo=0)                   0.000     8.000    GTPQ0_P
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  GTPQ0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    aurora_8b10b_tx_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  aurora_8b10b_tx_0/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          1.282    10.700    aurora_8b10b_tx_0/inst/gt_common_support/gt_refclk1_n
    SLICE_X48Y23         SRLC32E                                      r  aurora_8b10b_tx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[126]_srl31/CLK
                         clock pessimism              1.122    11.822    
                         clock uncertainty           -0.035    11.787    
    SLICE_X48Y23         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.037    11.750    aurora_8b10b_tx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         11.750    
                         arrival time                          -4.779    
  -------------------------------------------------------------------
                         slack                                  6.971    

Slack (MET) :             6.974ns  (required time - arrival time)
  Source:                 aurora_8b10b_tx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTPQ0_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aurora_8b10b_tx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by GTPQ0_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GTPQ0_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GTPQ0_P rise@8.000ns - GTPQ0_P rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.955ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 10.700 - 8.000 ) 
    Source Clock Delay      (SCD):    3.822ns
    Clock Pessimism Removal (CPR):    1.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTPQ0_P rise edge)    0.000     0.000 r  
    AA13                                              0.000     0.000 r  GTPQ0_P (IN)
                         net (fo=0)                   0.000     0.000    GTPQ0_P
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTPQ0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    aurora_8b10b_tx_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  aurora_8b10b_tx_0/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          1.467     3.822    aurora_8b10b_tx_0/inst/gt_common_support/gt_refclk1_n
    SLICE_X48Y23         SRLC32E                                      r  aurora_8b10b_tx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y23         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.955     4.777 r  aurora_8b10b_tx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     4.777    aurora_8b10b_tx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[31]_srl32_n_1
    SLICE_X48Y23         SRLC32E                                      r  aurora_8b10b_tx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock GTPQ0_P rise edge)    8.000     8.000 r  
    AA13                                              0.000     8.000 r  GTPQ0_P (IN)
                         net (fo=0)                   0.000     8.000    GTPQ0_P
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  GTPQ0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    aurora_8b10b_tx_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  aurora_8b10b_tx_0/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          1.282    10.700    aurora_8b10b_tx_0/inst/gt_common_support/gt_refclk1_n
    SLICE_X48Y23         SRLC32E                                      r  aurora_8b10b_tx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[63]_srl32/CLK
                         clock pessimism              1.122    11.822    
                         clock uncertainty           -0.035    11.787    
    SLICE_X48Y23         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.036    11.751    aurora_8b10b_tx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         11.751    
                         arrival time                          -4.777    
  -------------------------------------------------------------------
                         slack                                  6.974    

Slack (MET) :             6.989ns  (required time - arrival time)
  Source:                 aurora_8b10b_tx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTPQ0_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aurora_8b10b_tx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by GTPQ0_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GTPQ0_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GTPQ0_P rise@8.000ns - GTPQ0_P rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.951ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 10.702 - 8.000 ) 
    Source Clock Delay      (SCD):    3.824ns
    Clock Pessimism Removal (CPR):    1.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTPQ0_P rise edge)    0.000     0.000 r  
    AA13                                              0.000     0.000 r  GTPQ0_P (IN)
                         net (fo=0)                   0.000     0.000    GTPQ0_P
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTPQ0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    aurora_8b10b_tx_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  aurora_8b10b_tx_0/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          1.469     3.824    aurora_8b10b_tx_0/inst/gt_common_support/gt_refclk1_n
    SLICE_X48Y22         SRLC32E                                      r  aurora_8b10b_tx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.951     4.775 r  aurora_8b10b_tx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     4.775    aurora_8b10b_tx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[31]_srl32_n_1
    SLICE_X48Y22         SRLC32E                                      r  aurora_8b10b_tx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock GTPQ0_P rise edge)    8.000     8.000 r  
    AA13                                              0.000     8.000 r  GTPQ0_P (IN)
                         net (fo=0)                   0.000     8.000    GTPQ0_P
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  GTPQ0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    aurora_8b10b_tx_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  aurora_8b10b_tx_0/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          1.284    10.702    aurora_8b10b_tx_0/inst/gt_common_support/gt_refclk1_n
    SLICE_X48Y22         SRLC32E                                      r  aurora_8b10b_tx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[63]_srl32/CLK
                         clock pessimism              1.122    11.824    
                         clock uncertainty           -0.035    11.789    
    SLICE_X48Y22         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.025    11.764    aurora_8b10b_tx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         11.764    
                         arrival time                          -4.775    
  -------------------------------------------------------------------
                         slack                                  6.989    

Slack (MET) :             6.989ns  (required time - arrival time)
  Source:                 aurora_8b10b_tx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTPQ0_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aurora_8b10b_tx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by GTPQ0_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GTPQ0_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GTPQ0_P rise@8.000ns - GTPQ0_P rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.951ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 10.700 - 8.000 ) 
    Source Clock Delay      (SCD):    3.822ns
    Clock Pessimism Removal (CPR):    1.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTPQ0_P rise edge)    0.000     0.000 r  
    AA13                                              0.000     0.000 r  GTPQ0_P (IN)
                         net (fo=0)                   0.000     0.000    GTPQ0_P
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTPQ0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    aurora_8b10b_tx_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  aurora_8b10b_tx_0/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          1.467     3.822    aurora_8b10b_tx_0/inst/gt_common_support/gt_refclk1_n
    SLICE_X48Y23         SRLC32E                                      r  aurora_8b10b_tx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y23         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.951     4.773 r  aurora_8b10b_tx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     4.773    aurora_8b10b_tx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[63]_srl32_n_1
    SLICE_X48Y23         SRLC32E                                      r  aurora_8b10b_tx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock GTPQ0_P rise edge)    8.000     8.000 r  
    AA13                                              0.000     8.000 r  GTPQ0_P (IN)
                         net (fo=0)                   0.000     8.000    GTPQ0_P
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  GTPQ0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    aurora_8b10b_tx_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  aurora_8b10b_tx_0/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          1.282    10.700    aurora_8b10b_tx_0/inst/gt_common_support/gt_refclk1_n
    SLICE_X48Y23         SRLC32E                                      r  aurora_8b10b_tx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[95]_srl32/CLK
                         clock pessimism              1.122    11.822    
                         clock uncertainty           -0.035    11.787    
    SLICE_X48Y23         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.025    11.762    aurora_8b10b_tx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         11.762    
                         arrival time                          -4.773    
  -------------------------------------------------------------------
                         slack                                  6.989    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 aurora_8b10b_tx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTPQ0_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aurora_8b10b_tx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by GTPQ0_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GTPQ0_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTPQ0_P rise@0.000ns - GTPQ0_P rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.518ns
    Source Clock Delay      (SCD):    0.955ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTPQ0_P rise edge)    0.000     0.000 r  
    AA13                                              0.000     0.000 r  GTPQ0_P (IN)
                         net (fo=0)                   0.000     0.000    GTPQ0_P
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTPQ0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    aurora_8b10b_tx_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  aurora_8b10b_tx_0/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          0.514     0.955    aurora_8b10b_tx_0/inst/gt_common_support/gt_refclk1_n
    SLICE_X48Y23         SRLC32E                                      r  aurora_8b10b_tx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y23         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.287 r  aurora_8b10b_tx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     1.287    aurora_8b10b_tx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[95]_srl32_n_1
    SLICE_X48Y23         SRLC32E                                      r  aurora_8b10b_tx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock GTPQ0_P rise edge)    0.000     0.000 r  
    AA13                                              0.000     0.000 r  GTPQ0_P (IN)
                         net (fo=0)                   0.000     0.000    GTPQ0_P
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTPQ0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    aurora_8b10b_tx_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  aurora_8b10b_tx_0/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          0.786     1.518    aurora_8b10b_tx_0/inst/gt_common_support/gt_refclk1_n
    SLICE_X48Y23         SRLC32E                                      r  aurora_8b10b_tx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.563     0.955    
    SLICE_X48Y23         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.072    aurora_8b10b_tx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 aurora_8b10b_tx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTPQ0_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aurora_8b10b_tx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by GTPQ0_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GTPQ0_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTPQ0_P rise@0.000ns - GTPQ0_P rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTPQ0_P rise edge)    0.000     0.000 r  
    AA13                                              0.000     0.000 r  GTPQ0_P (IN)
                         net (fo=0)                   0.000     0.000    GTPQ0_P
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTPQ0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    aurora_8b10b_tx_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  aurora_8b10b_tx_0/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          0.516     0.957    aurora_8b10b_tx_0/inst/gt_common_support/gt_refclk1_n
    SLICE_X48Y22         SRLC32E                                      r  aurora_8b10b_tx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.289 r  aurora_8b10b_tx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.289    aurora_8b10b_tx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[63]_srl32_n_1
    SLICE_X48Y22         SRLC32E                                      r  aurora_8b10b_tx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock GTPQ0_P rise edge)    0.000     0.000 r  
    AA13                                              0.000     0.000 r  GTPQ0_P (IN)
                         net (fo=0)                   0.000     0.000    GTPQ0_P
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTPQ0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    aurora_8b10b_tx_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  aurora_8b10b_tx_0/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          0.788     1.520    aurora_8b10b_tx_0/inst/gt_common_support/gt_refclk1_n
    SLICE_X48Y22         SRLC32E                                      r  aurora_8b10b_tx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.563     0.957    
    SLICE_X48Y22         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.074    aurora_8b10b_tx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 aurora_8b10b_tx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTPQ0_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aurora_8b10b_tx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by GTPQ0_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GTPQ0_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTPQ0_P rise@0.000ns - GTPQ0_P rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.518ns
    Source Clock Delay      (SCD):    0.955ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTPQ0_P rise edge)    0.000     0.000 r  
    AA13                                              0.000     0.000 r  GTPQ0_P (IN)
                         net (fo=0)                   0.000     0.000    GTPQ0_P
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTPQ0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    aurora_8b10b_tx_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  aurora_8b10b_tx_0/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          0.514     0.955    aurora_8b10b_tx_0/inst/gt_common_support/gt_refclk1_n
    SLICE_X48Y23         SRLC32E                                      r  aurora_8b10b_tx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y23         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331     1.286 r  aurora_8b10b_tx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.286    aurora_8b10b_tx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[63]_srl32_n_1
    SLICE_X48Y23         SRLC32E                                      r  aurora_8b10b_tx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock GTPQ0_P rise edge)    0.000     0.000 r  
    AA13                                              0.000     0.000 r  GTPQ0_P (IN)
                         net (fo=0)                   0.000     0.000    GTPQ0_P
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTPQ0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    aurora_8b10b_tx_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  aurora_8b10b_tx_0/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          0.786     1.518    aurora_8b10b_tx_0/inst/gt_common_support/gt_refclk1_n
    SLICE_X48Y23         SRLC32E                                      r  aurora_8b10b_tx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.563     0.955    
    SLICE_X48Y23         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.070    aurora_8b10b_tx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 aurora_8b10b_tx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTPQ0_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aurora_8b10b_tx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by GTPQ0_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GTPQ0_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTPQ0_P rise@0.000ns - GTPQ0_P rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTPQ0_P rise edge)    0.000     0.000 r  
    AA13                                              0.000     0.000 r  GTPQ0_P (IN)
                         net (fo=0)                   0.000     0.000    GTPQ0_P
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTPQ0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    aurora_8b10b_tx_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  aurora_8b10b_tx_0/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          0.516     0.957    aurora_8b10b_tx_0/inst/gt_common_support/gt_refclk1_n
    SLICE_X48Y22         SRLC32E                                      r  aurora_8b10b_tx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331     1.288 r  aurora_8b10b_tx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.288    aurora_8b10b_tx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[31]_srl32_n_1
    SLICE_X48Y22         SRLC32E                                      r  aurora_8b10b_tx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock GTPQ0_P rise edge)    0.000     0.000 r  
    AA13                                              0.000     0.000 r  GTPQ0_P (IN)
                         net (fo=0)                   0.000     0.000    GTPQ0_P
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTPQ0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    aurora_8b10b_tx_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  aurora_8b10b_tx_0/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          0.788     1.520    aurora_8b10b_tx_0/inst/gt_common_support/gt_refclk1_n
    SLICE_X48Y22         SRLC32E                                      r  aurora_8b10b_tx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.563     0.957    
    SLICE_X48Y22         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.072    aurora_8b10b_tx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 aurora_8b10b_tx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTPQ0_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aurora_8b10b_tx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by GTPQ0_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GTPQ0_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTPQ0_P rise@0.000ns - GTPQ0_P rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.518ns
    Source Clock Delay      (SCD):    0.955ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTPQ0_P rise edge)    0.000     0.000 r  
    AA13                                              0.000     0.000 r  GTPQ0_P (IN)
                         net (fo=0)                   0.000     0.000    GTPQ0_P
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTPQ0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    aurora_8b10b_tx_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  aurora_8b10b_tx_0/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          0.514     0.955    aurora_8b10b_tx_0/inst/gt_common_support/gt_refclk1_n
    SLICE_X48Y23         SRLC32E                                      r  aurora_8b10b_tx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y23         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.287 r  aurora_8b10b_tx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.287    aurora_8b10b_tx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[31]_srl32_n_1
    SLICE_X48Y23         SRLC32E                                      r  aurora_8b10b_tx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock GTPQ0_P rise edge)    0.000     0.000 r  
    AA13                                              0.000     0.000 r  GTPQ0_P (IN)
                         net (fo=0)                   0.000     0.000    GTPQ0_P
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTPQ0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    aurora_8b10b_tx_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  aurora_8b10b_tx_0/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          0.786     1.518    aurora_8b10b_tx_0/inst/gt_common_support/gt_refclk1_n
    SLICE_X48Y23         SRLC32E                                      r  aurora_8b10b_tx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.563     0.955    
    SLICE_X48Y23         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.064    aurora_8b10b_tx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 aurora_8b10b_tx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTPQ0_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aurora_8b10b_tx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by GTPQ0_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GTPQ0_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTPQ0_P rise@0.000ns - GTPQ0_P rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.490ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.518ns
    Source Clock Delay      (SCD):    0.955ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTPQ0_P rise edge)    0.000     0.000 r  
    AA13                                              0.000     0.000 r  GTPQ0_P (IN)
                         net (fo=0)                   0.000     0.000    GTPQ0_P
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTPQ0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    aurora_8b10b_tx_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  aurora_8b10b_tx_0/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          0.514     0.955    aurora_8b10b_tx_0/inst/gt_common_support/gt_refclk1_n
    SLICE_X48Y23         SRLC32E                                      r  aurora_8b10b_tx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y23         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.490     1.445 r  aurora_8b10b_tx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     1.445    aurora_8b10b_tx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[126]_srl31_n_0
    SLICE_X48Y23         FDRE                                         r  aurora_8b10b_tx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTPQ0_P rise edge)    0.000     0.000 r  
    AA13                                              0.000     0.000 r  GTPQ0_P (IN)
                         net (fo=0)                   0.000     0.000    GTPQ0_P
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTPQ0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    aurora_8b10b_tx_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  aurora_8b10b_tx_0/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          0.786     1.518    aurora_8b10b_tx_0/inst/gt_common_support/gt_refclk1_n
    SLICE_X48Y23         FDRE                                         r  aurora_8b10b_tx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[127]/C
                         clock pessimism             -0.563     0.955    
    SLICE_X48Y23         FDRE (Hold_fdre_C_D)         0.120     1.075    aurora_8b10b_tx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 aurora_8b10b_tx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by GTPQ0_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aurora_8b10b_tx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by GTPQ0_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GTPQ0_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTPQ0_P rise@0.000ns - GTPQ0_P rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.490ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTPQ0_P rise edge)    0.000     0.000 r  
    AA13                                              0.000     0.000 r  GTPQ0_P (IN)
                         net (fo=0)                   0.000     0.000    GTPQ0_P
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTPQ0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    aurora_8b10b_tx_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  aurora_8b10b_tx_0/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          0.516     0.957    aurora_8b10b_tx_0/inst/gt_common_support/gt_refclk1_n
    SLICE_X48Y22         SRLC32E                                      r  aurora_8b10b_tx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.490     1.447 r  aurora_8b10b_tx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     1.447    aurora_8b10b_tx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[94]_srl31_n_0
    SLICE_X48Y22         FDRE                                         r  aurora_8b10b_tx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTPQ0_P rise edge)    0.000     0.000 r  
    AA13                                              0.000     0.000 r  GTPQ0_P (IN)
                         net (fo=0)                   0.000     0.000    GTPQ0_P
    AA13                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTPQ0_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    aurora_8b10b_tx_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  aurora_8b10b_tx_0/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          0.788     1.520    aurora_8b10b_tx_0/inst/gt_common_support/gt_refclk1_n
    SLICE_X48Y22         FDRE                                         r  aurora_8b10b_tx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[95]/C
                         clock pessimism             -0.563     0.957    
    SLICE_X48Y22         FDRE (Hold_fdre_C_D)         0.120     1.077    aurora_8b10b_tx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.370    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTPQ0_P
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { GTPQ0_P }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period        n/a     GTPE2_COMMON/GTREFCLK0  n/a            1.538         8.000       6.462      GTPE2_COMMON_X0Y0  aurora_8b10b_tx_0/inst/gt_common_support/gtpe2_common_0_i/GTREFCLK0
Min Period        n/a     IBUFDS_GTE2/I           n/a            1.408         8.000       6.592      IBUFDS_GTE2_X0Y0   aurora_8b10b_tx_0/inst/IBUFDS_GTE2_CLK1/I
Min Period        n/a     FDRE/C                  n/a            1.000         8.000       7.000      SLICE_X48Y22       aurora_8b10b_tx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[95]/C
Min Period        n/a     FDRE/C                  n/a            1.000         8.000       7.000      SLICE_X48Y23       aurora_8b10b_tx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[127]/C
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X48Y22       aurora_8b10b_tx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X48Y22       aurora_8b10b_tx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X48Y22       aurora_8b10b_tx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[94]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X48Y23       aurora_8b10b_tx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[126]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X48Y23       aurora_8b10b_tx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X48Y23       aurora_8b10b_tx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X48Y23       aurora_8b10b_tx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[95]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X48Y22       aurora_8b10b_tx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X48Y22       aurora_8b10b_tx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X48Y22       aurora_8b10b_tx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X48Y22       aurora_8b10b_tx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X48Y22       aurora_8b10b_tx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X48Y22       aurora_8b10b_tx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X48Y23       aurora_8b10b_tx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X48Y23       aurora_8b10b_tx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X48Y23       aurora_8b10b_tx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X48Y23       aurora_8b10b_tx_0/inst/gt_common_support/cpllreset_quad0_wait_reg[95]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X48Y22       aurora_8b10b_tx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X48Y22       aurora_8b10b_tx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X48Y22       aurora_8b10b_tx_0/inst/gt_common_support/cpllpd_quad0_wait_reg[94]_srl31/CLK



---------------------------------------------------------------------------------------------------
From Clock:  RGMII_RXC
  To Clock:  RGMII_RXC

Setup :            0  Failing Endpoints,  Worst Slack        1.757ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.757ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RXC rise@8.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        5.668ns  (logic 0.379ns (6.686%)  route 5.289ns (93.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.384ns = ( 10.384 - 8.000 ) 
    Source Clock Delay      (SCD):    2.375ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.803     0.803 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.449     1.252    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.384     1.636 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=883, routed)         0.739     2.375    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_axi_clk
    SLICE_X17Y62         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y62         FDRE (Prop_fdre_C_Q)         0.379     2.754 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[2]/Q
                         net (fo=32, routed)          5.289     8.044    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/s_axis_tdata[2]
    RAMB36_X3Y10         RAMB36E1                                     r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      8.000     8.000 r  
    U21                                               0.000     8.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     8.000    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.767     8.767 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.415     9.182    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.362     9.543 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=883, routed)         0.841    10.384    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X3Y10         RAMB36E1                                     r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.093    10.477    
                         clock uncertainty           -0.035    10.442    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.641     9.801    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.801    
                         arrival time                          -8.044    
  -------------------------------------------------------------------
                         slack                                  1.757    

Slack (MET) :             1.813ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RXC rise@8.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        5.609ns  (logic 0.379ns (6.757%)  route 5.230ns (93.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.381ns = ( 10.381 - 8.000 ) 
    Source Clock Delay      (SCD):    2.375ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.803     0.803 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.449     1.252    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.384     1.636 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=883, routed)         0.739     2.375    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_axi_clk
    SLICE_X17Y62         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y62         FDRE (Prop_fdre_C_Q)         0.379     2.754 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[2]/Q
                         net (fo=32, routed)          5.230     7.985    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/s_axis_tdata[2]
    RAMB36_X3Y17         RAMB36E1                                     r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      8.000     8.000 r  
    U21                                               0.000     8.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     8.000    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.767     8.767 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.415     9.182    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.362     9.543 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=883, routed)         0.838    10.381    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X3Y17         RAMB36E1                                     r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.093    10.474    
                         clock uncertainty           -0.035    10.439    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.641     9.798    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.798    
                         arrival time                          -7.985    
  -------------------------------------------------------------------
                         slack                                  1.813    

Slack (MET) :             1.817ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RXC rise@8.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        5.602ns  (logic 0.379ns (6.766%)  route 5.223ns (93.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.378ns = ( 10.378 - 8.000 ) 
    Source Clock Delay      (SCD):    2.375ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.803     0.803 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.449     1.252    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.384     1.636 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=883, routed)         0.739     2.375    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_axi_clk
    SLICE_X17Y62         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y62         FDRE (Prop_fdre_C_Q)         0.379     2.754 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[2]/Q
                         net (fo=32, routed)          5.223     7.977    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/s_axis_tdata[2]
    RAMB36_X3Y16         RAMB36E1                                     r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      8.000     8.000 r  
    U21                                               0.000     8.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     8.000    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.767     8.767 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.415     9.182    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.362     9.543 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=883, routed)         0.835    10.378    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X3Y16         RAMB36E1                                     r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.093    10.471    
                         clock uncertainty           -0.035    10.436    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.641     9.795    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.795    
                         arrival time                          -7.977    
  -------------------------------------------------------------------
                         slack                                  1.817    

Slack (MET) :             1.862ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RXC rise@8.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        5.551ns  (logic 0.379ns (6.827%)  route 5.172ns (93.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.372ns = ( 10.372 - 8.000 ) 
    Source Clock Delay      (SCD):    2.375ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.803     0.803 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.449     1.252    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.384     1.636 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=883, routed)         0.739     2.375    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_axi_clk
    SLICE_X17Y62         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y62         FDRE (Prop_fdre_C_Q)         0.379     2.754 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[2]/Q
                         net (fo=32, routed)          5.172     7.927    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/s_axis_tdata[2]
    RAMB36_X3Y15         RAMB36E1                                     r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      8.000     8.000 r  
    U21                                               0.000     8.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     8.000    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.767     8.767 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.415     9.182    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.362     9.543 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=883, routed)         0.829    10.372    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X3Y15         RAMB36E1                                     r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.093    10.465    
                         clock uncertainty           -0.035    10.430    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.641     9.789    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.789    
                         arrival time                          -7.927    
  -------------------------------------------------------------------
                         slack                                  1.862    

Slack (MET) :             2.035ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RXC rise@8.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        5.389ns  (logic 0.379ns (7.033%)  route 5.010ns (92.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.383ns = ( 10.383 - 8.000 ) 
    Source Clock Delay      (SCD):    2.375ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.803     0.803 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.449     1.252    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.384     1.636 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=883, routed)         0.739     2.375    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_axi_clk
    SLICE_X17Y62         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y62         FDRE (Prop_fdre_C_Q)         0.379     2.754 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[2]/Q
                         net (fo=32, routed)          5.010     7.764    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/s_axis_tdata[2]
    RAMB36_X3Y11         RAMB36E1                                     r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      8.000     8.000 r  
    U21                                               0.000     8.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     8.000    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.767     8.767 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.415     9.182    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.362     9.543 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=883, routed)         0.840    10.383    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X3Y11         RAMB36E1                                     r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.093    10.476    
                         clock uncertainty           -0.035    10.441    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.641     9.800    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.800    
                         arrival time                          -7.764    
  -------------------------------------------------------------------
                         slack                                  2.035    

Slack (MET) :             2.174ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RXC rise@8.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        5.248ns  (logic 0.379ns (7.222%)  route 4.869ns (92.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.380ns = ( 10.380 - 8.000 ) 
    Source Clock Delay      (SCD):    2.375ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.803     0.803 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.449     1.252    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.384     1.636 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=883, routed)         0.739     2.375    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_axi_clk
    SLICE_X17Y62         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y62         FDRE (Prop_fdre_C_Q)         0.379     2.754 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[2]/Q
                         net (fo=32, routed)          4.869     7.623    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/s_axis_tdata[2]
    RAMB36_X3Y12         RAMB36E1                                     r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      8.000     8.000 r  
    U21                                               0.000     8.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     8.000    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.767     8.767 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.415     9.182    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.362     9.543 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=883, routed)         0.837    10.380    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X3Y12         RAMB36E1                                     r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.093    10.473    
                         clock uncertainty           -0.035    10.438    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.641     9.797    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.797    
                         arrival time                          -7.623    
  -------------------------------------------------------------------
                         slack                                  2.174    

Slack (MET) :             2.278ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RXC rise@8.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        5.134ns  (logic 0.379ns (7.383%)  route 4.755ns (92.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.370ns = ( 10.370 - 8.000 ) 
    Source Clock Delay      (SCD):    2.375ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.803     0.803 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.449     1.252    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.384     1.636 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=883, routed)         0.739     2.375    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_axi_clk
    SLICE_X17Y62         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y62         FDRE (Prop_fdre_C_Q)         0.379     2.754 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[2]/Q
                         net (fo=32, routed)          4.755     7.509    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/s_axis_tdata[2]
    RAMB36_X3Y14         RAMB36E1                                     r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      8.000     8.000 r  
    U21                                               0.000     8.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     8.000    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.767     8.767 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.415     9.182    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.362     9.543 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=883, routed)         0.827    10.370    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X3Y14         RAMB36E1                                     r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.093    10.463    
                         clock uncertainty           -0.035    10.428    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.641     9.787    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.787    
                         arrival time                          -7.509    
  -------------------------------------------------------------------
                         slack                                  2.278    

Slack (MET) :             2.363ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RXC rise@8.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        4.923ns  (logic 0.348ns (7.069%)  route 4.575ns (92.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.379ns = ( 10.379 - 8.000 ) 
    Source Clock Delay      (SCD):    2.375ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.803     0.803 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.449     1.252    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.384     1.636 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=883, routed)         0.739     2.375    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_axi_clk
    SLICE_X17Y62         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y62         FDRE (Prop_fdre_C_Q)         0.348     2.723 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[5]/Q
                         net (fo=32, routed)          4.575     7.299    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/s_axis_tdata[5]
    RAMB36_X4Y15         RAMB36E1                                     r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      8.000     8.000 r  
    U21                                               0.000     8.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     8.000    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.767     8.767 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.415     9.182    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.362     9.543 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=883, routed)         0.836    10.379    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X4Y15         RAMB36E1                                     r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.093    10.472    
                         clock uncertainty           -0.035    10.437    
    RAMB36_X4Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.775     9.662    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.662    
                         arrival time                          -7.299    
  -------------------------------------------------------------------
                         slack                                  2.363    

Slack (MET) :             2.369ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RXC rise@8.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        5.037ns  (logic 0.379ns (7.524%)  route 4.658ns (92.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.365ns = ( 10.365 - 8.000 ) 
    Source Clock Delay      (SCD):    2.375ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.803     0.803 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.449     1.252    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.384     1.636 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=883, routed)         0.739     2.375    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_axi_clk
    SLICE_X17Y62         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y62         FDRE (Prop_fdre_C_Q)         0.379     2.754 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[2]/Q
                         net (fo=32, routed)          4.658     7.412    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/s_axis_tdata[2]
    RAMB36_X2Y10         RAMB36E1                                     r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      8.000     8.000 r  
    U21                                               0.000     8.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     8.000    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.767     8.767 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.415     9.182    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.362     9.543 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=883, routed)         0.822    10.365    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X2Y10         RAMB36E1                                     r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.093    10.458    
                         clock uncertainty           -0.035    10.423    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.641     9.782    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.782    
                         arrival time                          -7.412    
  -------------------------------------------------------------------
                         slack                                  2.369    

Slack (MET) :             2.390ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RXC rise@8.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        4.898ns  (logic 0.348ns (7.105%)  route 4.550ns (92.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.384ns = ( 10.384 - 8.000 ) 
    Source Clock Delay      (SCD):    2.375ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.803     0.803 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.449     1.252    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.384     1.636 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=883, routed)         0.739     2.375    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_axi_clk
    SLICE_X17Y62         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y62         FDRE (Prop_fdre_C_Q)         0.348     2.723 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata_reg[7]/Q
                         net (fo=32, routed)          4.550     7.273    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/s_axis_tdata[7]
    RAMB36_X3Y10         RAMB36E1                                     r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      8.000     8.000 r  
    U21                                               0.000     8.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     8.000    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.767     8.767 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.415     9.182    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.362     9.543 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=883, routed)         0.841    10.384    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X3Y10         RAMB36E1                                     r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.093    10.477    
                         clock uncertainty           -0.035    10.442    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.778     9.664    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.664    
                         arrival time                          -7.273    
  -------------------------------------------------------------------
                         slack                                  2.390    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC rise@0.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.661%)  route 0.278ns (66.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.319ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.542    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.634 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=883, routed)         0.295     0.929    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X15Y52         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[0]/Q
                         net (fo=25, routed)          0.278     1.348    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/A0
    SLICE_X14Y53         RAMD64E                                      r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.367     0.367 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.678    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     0.932 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=883, routed)         0.331     1.263    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/WCLK
    SLICE_X14Y53         RAMD64E                                      r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.319     0.944    
    SLICE_X14Y53         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.254    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC rise@0.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.661%)  route 0.278ns (66.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.319ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.542    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.634 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=883, routed)         0.295     0.929    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X15Y52         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[0]/Q
                         net (fo=25, routed)          0.278     1.348    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/A0
    SLICE_X14Y53         RAMD64E                                      r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.367     0.367 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.678    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     0.932 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=883, routed)         0.331     1.263    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/WCLK
    SLICE_X14Y53         RAMD64E                                      r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.319     0.944    
    SLICE_X14Y53         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.254    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC rise@0.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.661%)  route 0.278ns (66.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.319ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.542    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.634 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=883, routed)         0.295     0.929    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X15Y52         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[0]/Q
                         net (fo=25, routed)          0.278     1.348    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/A0
    SLICE_X14Y53         RAMD64E                                      r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.367     0.367 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.678    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     0.932 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=883, routed)         0.331     1.263    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/WCLK
    SLICE_X14Y53         RAMD64E                                      r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.319     0.944    
    SLICE_X14Y53         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.254    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC rise@0.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.661%)  route 0.278ns (66.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.319ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.542    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.634 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=883, routed)         0.295     0.929    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X15Y52         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[0]/Q
                         net (fo=25, routed)          0.278     1.348    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/A0
    SLICE_X14Y53         RAMD64E                                      r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.367     0.367 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.678    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     0.932 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=883, routed)         0.331     1.263    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/WCLK
    SLICE_X14Y53         RAMD64E                                      r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.319     0.944    
    SLICE_X14Y53         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.254    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC rise@0.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.762%)  route 0.223ns (61.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.319ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.542    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.634 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=883, routed)         0.295     0.929    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X15Y52         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/Q
                         net (fo=25, routed)          0.223     1.293    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/A2
    SLICE_X14Y53         RAMD64E                                      r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.367     0.367 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.678    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     0.932 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=883, routed)         0.331     1.263    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/WCLK
    SLICE_X14Y53         RAMD64E                                      r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.319     0.944    
    SLICE_X14Y53         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.198    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC rise@0.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.762%)  route 0.223ns (61.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.319ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.542    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.634 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=883, routed)         0.295     0.929    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X15Y52         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/Q
                         net (fo=25, routed)          0.223     1.293    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/A2
    SLICE_X14Y53         RAMD64E                                      r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.367     0.367 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.678    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     0.932 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=883, routed)         0.331     1.263    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/WCLK
    SLICE_X14Y53         RAMD64E                                      r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.319     0.944    
    SLICE_X14Y53         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.198    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC rise@0.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.762%)  route 0.223ns (61.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.319ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.542    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.634 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=883, routed)         0.295     0.929    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X15Y52         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/Q
                         net (fo=25, routed)          0.223     1.293    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/A2
    SLICE_X14Y53         RAMD64E                                      r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.367     0.367 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.678    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     0.932 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=883, routed)         0.331     1.263    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/WCLK
    SLICE_X14Y53         RAMD64E                                      r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.319     0.944    
    SLICE_X14Y53         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.198    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC rise@0.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.762%)  route 0.223ns (61.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.319ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.542    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.634 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=883, routed)         0.295     0.929    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X15Y52         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/Q
                         net (fo=25, routed)          0.223     1.293    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/A2
    SLICE_X14Y53         RAMD64E                                      r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.367     0.367 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.678    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     0.932 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=883, routed)         0.331     1.263    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/WCLK
    SLICE_X14Y53         RAMD64E                                      r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.319     0.944    
    SLICE_X14Y53         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.198    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rxgen/STATISTICS_VECTOR_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/rx_control_frame_reg/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC rise@0.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.141ns (72.513%)  route 0.053ns (27.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.542    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.634 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=883, routed)         0.296     0.930    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rxgen/rx_axi_clk
    SLICE_X21Y58         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rxgen/STATISTICS_VECTOR_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y58         FDRE (Prop_fdre_C_Q)         0.141     1.071 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/rxgen/STATISTICS_VECTOR_reg[19]/Q
                         net (fo=1, routed)           0.053     1.125    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/rx_statistics_vector[18]
    SLICE_X20Y58         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/rx_control_frame_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.367     0.367 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.678    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     0.932 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=883, routed)         0.333     1.265    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/rgmii_rxc
    SLICE_X20Y58         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/rx_control_frame_reg/C
                         clock pessimism             -0.322     0.943    
    SLICE_X20Y58         FDRE (Hold_fdre_C_D)         0.076     1.019    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/rx_control_frame_reg
  -------------------------------------------------------------------
                         required time                         -1.019    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/DP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC rise@0.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.354%)  route 0.236ns (62.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.319ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.542    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.634 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=883, routed)         0.295     0.929    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X15Y52         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/Q
                         net (fo=25, routed)          0.236     1.307    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/A2
    SLICE_X14Y54         RAMD64E                                      r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.367     0.367 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.678    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     0.932 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=883, routed)         0.331     1.263    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/WCLK
    SLICE_X14Y54         RAMD64E                                      r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.319     0.944    
    SLICE_X14Y54         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.198    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RGMII_RXC
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { RGMII_RXC }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFR/I              n/a            2.666         8.000       5.334      BUFR_X0Y5     tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/I
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X0Y17  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X3Y15  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X0Y11  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X2Y16  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X3Y12  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X2Y10  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X1Y13  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X0Y16  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X1Y18  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X16Y54  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X16Y54  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X16Y54  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X16Y54  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X14Y53  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X14Y53  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X14Y53  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X14Y53  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X14Y54  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X14Y54  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X16Y54  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X16Y54  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X16Y54  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X16Y54  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X14Y53  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X14Y53  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X14Y53  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X14Y53  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X14Y52  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X14Y52  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
  To Clock:  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack       32.652ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.652ns  (required time - arrival time)
  Source:                 axis_dwidth_converter_0_0/inst/gen_upsizer_conversion.axisc_upsizer_0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@40.000ns - aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        7.011ns  (logic 0.799ns (11.396%)  route 6.212ns (88.604%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.120ns = ( 43.120 - 40.000 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.628 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         1.554     3.182    axis_dwidth_converter_0_0/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X50Y58         FDRE                                         r  axis_dwidth_converter_0_0/inst/gen_upsizer_conversion.axisc_upsizer_0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_fdre_C_Q)         0.379     3.561 r  axis_dwidth_converter_0_0/inst/gen_upsizer_conversion.axisc_upsizer_0/FSM_onehot_state_reg[0]/Q
                         net (fo=9, routed)           0.923     4.484    axis_dwidth_converter_0_0/inst/gen_upsizer_conversion.axisc_upsizer_0/FSM_onehot_state_reg_n_0_[0]
    SLICE_X52Y59         LUT4 (Prop_lut4_I1_O)        0.105     4.589 r  axis_dwidth_converter_0_0/inst/gen_upsizer_conversion.axisc_upsizer_0/s_axis_tready_INST_0/O
                         net (fo=8, routed)           1.330     5.919    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X50Y69         LUT6 (Prop_lut6_I2_O)        0.105     6.024 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[16]_i_1/O
                         net (fo=56, routed)          2.017     8.041    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/p_8_out
    SLICE_X27Y72         LUT6 (Prop_lut6_I5_O)        0.105     8.146 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__15/O
                         net (fo=4, routed)           0.929     9.075    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__15_n_0
    SLICE_X24Y67         LUT4 (Prop_lut4_I2_O)        0.105     9.180 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__5/O
                         net (fo=1, routed)           1.013    10.193    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ENB_I_1
    RAMB36_X0Y11         RAMB36E1                                     r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                     40.000    40.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000    40.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476    41.476    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    41.553 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         1.567    43.120    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X0Y11         RAMB36E1                                     r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.148    43.267    
                         clock uncertainty           -0.035    43.232    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    42.845    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         42.845    
                         arrival time                         -10.193    
  -------------------------------------------------------------------
                         slack                                 32.652    

Slack (MET) :             32.714ns  (required time - arrival time)
  Source:                 axis_dwidth_converter_0_0/inst/gen_upsizer_conversion.axisc_upsizer_0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@40.000ns - aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        6.947ns  (logic 0.799ns (11.501%)  route 6.148ns (88.499%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.118ns = ( 43.118 - 40.000 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.628 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         1.554     3.182    axis_dwidth_converter_0_0/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X50Y58         FDRE                                         r  axis_dwidth_converter_0_0/inst/gen_upsizer_conversion.axisc_upsizer_0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_fdre_C_Q)         0.379     3.561 r  axis_dwidth_converter_0_0/inst/gen_upsizer_conversion.axisc_upsizer_0/FSM_onehot_state_reg[0]/Q
                         net (fo=9, routed)           0.923     4.484    axis_dwidth_converter_0_0/inst/gen_upsizer_conversion.axisc_upsizer_0/FSM_onehot_state_reg_n_0_[0]
    SLICE_X52Y59         LUT4 (Prop_lut4_I1_O)        0.105     4.589 r  axis_dwidth_converter_0_0/inst/gen_upsizer_conversion.axisc_upsizer_0/s_axis_tready_INST_0/O
                         net (fo=8, routed)           1.330     5.919    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X50Y69         LUT6 (Prop_lut6_I2_O)        0.105     6.024 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[16]_i_1/O
                         net (fo=56, routed)          1.807     7.832    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/p_8_out
    SLICE_X28Y72         LUT6 (Prop_lut6_I4_O)        0.105     7.937 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__3/O
                         net (fo=4, routed)           0.951     8.887    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__3_n_0
    SLICE_X24Y75         LUT4 (Prop_lut4_I2_O)        0.105     8.992 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__25/O
                         net (fo=1, routed)           1.137    10.129    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/ENB_I_29
    RAMB36_X1Y19         RAMB36E1                                     r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                     40.000    40.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000    40.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476    41.476    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    41.553 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         1.565    43.118    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X1Y19         RAMB36E1                                     r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.148    43.265    
                         clock uncertainty           -0.035    43.230    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    42.843    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         42.843    
                         arrival time                         -10.129    
  -------------------------------------------------------------------
                         slack                                 32.714    

Slack (MET) :             32.756ns  (required time - arrival time)
  Source:                 axis_dwidth_converter_0_0/inst/gen_upsizer_conversion.axisc_upsizer_0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@40.000ns - aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        6.905ns  (logic 0.799ns (11.572%)  route 6.106ns (88.428%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.117ns = ( 43.117 - 40.000 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.628 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         1.554     3.182    axis_dwidth_converter_0_0/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X50Y58         FDRE                                         r  axis_dwidth_converter_0_0/inst/gen_upsizer_conversion.axisc_upsizer_0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_fdre_C_Q)         0.379     3.561 r  axis_dwidth_converter_0_0/inst/gen_upsizer_conversion.axisc_upsizer_0/FSM_onehot_state_reg[0]/Q
                         net (fo=9, routed)           0.923     4.484    axis_dwidth_converter_0_0/inst/gen_upsizer_conversion.axisc_upsizer_0/FSM_onehot_state_reg_n_0_[0]
    SLICE_X52Y59         LUT4 (Prop_lut4_I1_O)        0.105     4.589 r  axis_dwidth_converter_0_0/inst/gen_upsizer_conversion.axisc_upsizer_0/s_axis_tready_INST_0/O
                         net (fo=8, routed)           1.330     5.919    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X50Y69         LUT6 (Prop_lut6_I2_O)        0.105     6.024 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[16]_i_1/O
                         net (fo=56, routed)          2.017     8.041    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/p_8_out
    SLICE_X27Y72         LUT6 (Prop_lut6_I5_O)        0.105     8.146 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__15/O
                         net (fo=4, routed)           0.828     8.975    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__15_n_0
    SLICE_X24Y75         LUT4 (Prop_lut4_I2_O)        0.105     9.080 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__13/O
                         net (fo=1, routed)           1.007    10.086    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/ENB_I_25
    RAMB36_X1Y18         RAMB36E1                                     r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                     40.000    40.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000    40.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476    41.476    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    41.553 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         1.564    43.117    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X1Y18         RAMB36E1                                     r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.148    43.264    
                         clock uncertainty           -0.035    43.229    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    42.842    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         42.842    
                         arrival time                         -10.086    
  -------------------------------------------------------------------
                         slack                                 32.756    

Slack (MET) :             32.853ns  (required time - arrival time)
  Source:                 axis_dwidth_converter_0_0/inst/gen_upsizer_conversion.axisc_upsizer_0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@40.000ns - aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        6.807ns  (logic 0.799ns (11.738%)  route 6.008ns (88.262%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.117ns = ( 43.117 - 40.000 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.628 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         1.554     3.182    axis_dwidth_converter_0_0/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X50Y58         FDRE                                         r  axis_dwidth_converter_0_0/inst/gen_upsizer_conversion.axisc_upsizer_0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_fdre_C_Q)         0.379     3.561 r  axis_dwidth_converter_0_0/inst/gen_upsizer_conversion.axisc_upsizer_0/FSM_onehot_state_reg[0]/Q
                         net (fo=9, routed)           0.923     4.484    axis_dwidth_converter_0_0/inst/gen_upsizer_conversion.axisc_upsizer_0/FSM_onehot_state_reg_n_0_[0]
    SLICE_X52Y59         LUT4 (Prop_lut4_I1_O)        0.105     4.589 r  axis_dwidth_converter_0_0/inst/gen_upsizer_conversion.axisc_upsizer_0/s_axis_tready_INST_0/O
                         net (fo=8, routed)           1.330     5.919    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X50Y69         LUT6 (Prop_lut6_I2_O)        0.105     6.024 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[16]_i_1/O
                         net (fo=56, routed)          1.730     7.754    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/p_8_out
    SLICE_X27Y72         LUT6 (Prop_lut6_I5_O)        0.105     7.859 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_6/O
                         net (fo=4, routed)           0.942     8.801    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_6_n_0
    SLICE_X24Y69         LUT4 (Prop_lut4_I2_O)        0.105     8.906 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__18/O
                         net (fo=1, routed)           1.082     9.989    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ENB_I_7
    RAMB36_X0Y12         RAMB36E1                                     r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                     40.000    40.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000    40.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476    41.476    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    41.553 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         1.564    43.117    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X0Y12         RAMB36E1                                     r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.148    43.264    
                         clock uncertainty           -0.035    43.229    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    42.842    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         42.842    
                         arrival time                          -9.989    
  -------------------------------------------------------------------
                         slack                                 32.853    

Slack (MET) :             32.890ns  (required time - arrival time)
  Source:                 axis_dwidth_converter_0_0/inst/gen_upsizer_conversion.axisc_upsizer_0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@40.000ns - aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        6.769ns  (logic 0.799ns (11.803%)  route 5.970ns (88.197%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.116ns = ( 43.116 - 40.000 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.628 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         1.554     3.182    axis_dwidth_converter_0_0/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X50Y58         FDRE                                         r  axis_dwidth_converter_0_0/inst/gen_upsizer_conversion.axisc_upsizer_0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_fdre_C_Q)         0.379     3.561 r  axis_dwidth_converter_0_0/inst/gen_upsizer_conversion.axisc_upsizer_0/FSM_onehot_state_reg[0]/Q
                         net (fo=9, routed)           0.923     4.484    axis_dwidth_converter_0_0/inst/gen_upsizer_conversion.axisc_upsizer_0/FSM_onehot_state_reg_n_0_[0]
    SLICE_X52Y59         LUT4 (Prop_lut4_I1_O)        0.105     4.589 r  axis_dwidth_converter_0_0/inst/gen_upsizer_conversion.axisc_upsizer_0/s_axis_tready_INST_0/O
                         net (fo=8, routed)           1.330     5.919    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X50Y69         LUT6 (Prop_lut6_I2_O)        0.105     6.024 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[16]_i_1/O
                         net (fo=56, routed)          1.730     7.754    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/p_8_out
    SLICE_X27Y72         LUT6 (Prop_lut6_I5_O)        0.105     7.859 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_6/O
                         net (fo=4, routed)           0.787     8.646    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_6_n_0
    SLICE_X24Y74         LUT4 (Prop_lut4_I2_O)        0.105     8.751 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__16/O
                         net (fo=1, routed)           1.200     9.951    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/ENB_I_23
    RAMB36_X0Y17         RAMB36E1                                     r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                     40.000    40.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000    40.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476    41.476    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    41.553 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         1.563    43.116    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X0Y17         RAMB36E1                                     r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.148    43.263    
                         clock uncertainty           -0.035    43.228    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    42.841    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         42.841    
                         arrival time                          -9.951    
  -------------------------------------------------------------------
                         slack                                 32.890    

Slack (MET) :             32.987ns  (required time - arrival time)
  Source:                 axis_dwidth_converter_0_0/inst/gen_upsizer_conversion.axisc_upsizer_0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@40.000ns - aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        6.669ns  (logic 0.799ns (11.981%)  route 5.870ns (88.019%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.112ns = ( 43.112 - 40.000 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.628 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         1.554     3.182    axis_dwidth_converter_0_0/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X50Y58         FDRE                                         r  axis_dwidth_converter_0_0/inst/gen_upsizer_conversion.axisc_upsizer_0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_fdre_C_Q)         0.379     3.561 r  axis_dwidth_converter_0_0/inst/gen_upsizer_conversion.axisc_upsizer_0/FSM_onehot_state_reg[0]/Q
                         net (fo=9, routed)           0.923     4.484    axis_dwidth_converter_0_0/inst/gen_upsizer_conversion.axisc_upsizer_0/FSM_onehot_state_reg_n_0_[0]
    SLICE_X52Y59         LUT4 (Prop_lut4_I1_O)        0.105     4.589 r  axis_dwidth_converter_0_0/inst/gen_upsizer_conversion.axisc_upsizer_0/s_axis_tready_INST_0/O
                         net (fo=8, routed)           1.330     5.919    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X50Y69         LUT6 (Prop_lut6_I2_O)        0.105     6.024 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[16]_i_1/O
                         net (fo=56, routed)          2.017     8.041    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/p_8_out
    SLICE_X27Y72         LUT6 (Prop_lut6_I5_O)        0.105     8.146 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__15/O
                         net (fo=4, routed)           0.490     8.637    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__15_n_0
    SLICE_X25Y75         LUT4 (Prop_lut4_I2_O)        0.105     8.742 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__14/O
                         net (fo=1, routed)           1.109     9.850    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/ENB_I_17
    RAMB36_X0Y16         RAMB36E1                                     r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                     40.000    40.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000    40.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476    41.476    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    41.553 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         1.559    43.112    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X0Y16         RAMB36E1                                     r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.148    43.259    
                         clock uncertainty           -0.035    43.224    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    42.837    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         42.837    
                         arrival time                          -9.850    
  -------------------------------------------------------------------
                         slack                                 32.987    

Slack (MET) :             33.062ns  (required time - arrival time)
  Source:                 axis_dwidth_converter_0_0/inst/gen_upsizer_conversion.axisc_upsizer_0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@40.000ns - aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        6.600ns  (logic 0.799ns (12.107%)  route 5.801ns (87.893%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.118ns = ( 43.118 - 40.000 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.628 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         1.554     3.182    axis_dwidth_converter_0_0/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X50Y58         FDRE                                         r  axis_dwidth_converter_0_0/inst/gen_upsizer_conversion.axisc_upsizer_0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_fdre_C_Q)         0.379     3.561 r  axis_dwidth_converter_0_0/inst/gen_upsizer_conversion.axisc_upsizer_0/FSM_onehot_state_reg[0]/Q
                         net (fo=9, routed)           0.923     4.484    axis_dwidth_converter_0_0/inst/gen_upsizer_conversion.axisc_upsizer_0/FSM_onehot_state_reg_n_0_[0]
    SLICE_X52Y59         LUT4 (Prop_lut4_I1_O)        0.105     4.589 r  axis_dwidth_converter_0_0/inst/gen_upsizer_conversion.axisc_upsizer_0/s_axis_tready_INST_0/O
                         net (fo=8, routed)           1.330     5.919    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X50Y69         LUT6 (Prop_lut6_I2_O)        0.105     6.024 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[16]_i_1/O
                         net (fo=56, routed)          1.807     7.832    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/p_8_out
    SLICE_X28Y72         LUT6 (Prop_lut6_I4_O)        0.105     7.937 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__3/O
                         net (fo=4, routed)           0.913     8.850    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__3_n_0
    SLICE_X24Y71         LUT4 (Prop_lut4_I2_O)        0.105     8.955 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__27/O
                         net (fo=1, routed)           0.826     9.781    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ENB_I_13
    RAMB36_X1Y11         RAMB36E1                                     r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                     40.000    40.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000    40.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476    41.476    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    41.553 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         1.565    43.118    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X1Y11         RAMB36E1                                     r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.148    43.265    
                         clock uncertainty           -0.035    43.230    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    42.843    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         42.843    
                         arrival time                          -9.781    
  -------------------------------------------------------------------
                         slack                                 33.062    

Slack (MET) :             33.078ns  (required time - arrival time)
  Source:                 axis_dwidth_converter_0_0/inst/gen_upsizer_conversion.axisc_upsizer_0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@40.000ns - aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        6.583ns  (logic 0.799ns (12.137%)  route 5.784ns (87.863%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.118ns = ( 43.118 - 40.000 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.628 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         1.554     3.182    axis_dwidth_converter_0_0/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X50Y58         FDRE                                         r  axis_dwidth_converter_0_0/inst/gen_upsizer_conversion.axisc_upsizer_0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_fdre_C_Q)         0.379     3.561 r  axis_dwidth_converter_0_0/inst/gen_upsizer_conversion.axisc_upsizer_0/FSM_onehot_state_reg[0]/Q
                         net (fo=9, routed)           0.923     4.484    axis_dwidth_converter_0_0/inst/gen_upsizer_conversion.axisc_upsizer_0/FSM_onehot_state_reg_n_0_[0]
    SLICE_X52Y59         LUT4 (Prop_lut4_I1_O)        0.105     4.589 r  axis_dwidth_converter_0_0/inst/gen_upsizer_conversion.axisc_upsizer_0/s_axis_tready_INST_0/O
                         net (fo=8, routed)           1.330     5.919    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X50Y69         LUT6 (Prop_lut6_I2_O)        0.105     6.024 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[16]_i_1/O
                         net (fo=56, routed)          1.730     7.754    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/p_8_out
    SLICE_X27Y72         LUT6 (Prop_lut6_I5_O)        0.105     7.859 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_6/O
                         net (fo=4, routed)           0.803     8.663    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_6_n_0
    SLICE_X24Y69         LUT4 (Prop_lut4_I2_O)        0.105     8.768 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__6/O
                         net (fo=1, routed)           0.997     9.765    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I
    RAMB36_X1Y10         RAMB36E1                                     r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                     40.000    40.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000    40.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476    41.476    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    41.553 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         1.565    43.118    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X1Y10         RAMB36E1                                     r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.148    43.265    
                         clock uncertainty           -0.035    43.230    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    42.843    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         42.843    
                         arrival time                          -9.765    
  -------------------------------------------------------------------
                         slack                                 33.078    

Slack (MET) :             33.114ns  (required time - arrival time)
  Source:                 axis_dwidth_converter_0_0/inst/gen_upsizer_conversion.axisc_upsizer_0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@40.000ns - aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        6.541ns  (logic 0.799ns (12.216%)  route 5.742ns (87.784%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.112ns = ( 43.112 - 40.000 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.628 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         1.554     3.182    axis_dwidth_converter_0_0/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X50Y58         FDRE                                         r  axis_dwidth_converter_0_0/inst/gen_upsizer_conversion.axisc_upsizer_0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_fdre_C_Q)         0.379     3.561 r  axis_dwidth_converter_0_0/inst/gen_upsizer_conversion.axisc_upsizer_0/FSM_onehot_state_reg[0]/Q
                         net (fo=9, routed)           0.923     4.484    axis_dwidth_converter_0_0/inst/gen_upsizer_conversion.axisc_upsizer_0/FSM_onehot_state_reg_n_0_[0]
    SLICE_X52Y59         LUT4 (Prop_lut4_I1_O)        0.105     4.589 r  axis_dwidth_converter_0_0/inst/gen_upsizer_conversion.axisc_upsizer_0/s_axis_tready_INST_0/O
                         net (fo=8, routed)           1.330     5.919    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X50Y69         LUT6 (Prop_lut6_I2_O)        0.105     6.024 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[16]_i_1/O
                         net (fo=56, routed)          2.017     8.041    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/p_8_out
    SLICE_X27Y72         LUT6 (Prop_lut6_I5_O)        0.105     8.146 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__15/O
                         net (fo=4, routed)           1.104     9.250    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__15_n_0
    SLICE_X25Y67         LUT4 (Prop_lut4_I2_O)        0.105     9.355 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__15/O
                         net (fo=1, routed)           0.368     9.723    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ENB_I_9
    RAMB36_X1Y13         RAMB36E1                                     r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                     40.000    40.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000    40.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476    41.476    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    41.553 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         1.559    43.112    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X1Y13         RAMB36E1                                     r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.148    43.259    
                         clock uncertainty           -0.035    43.224    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    42.837    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         42.837    
                         arrival time                          -9.723    
  -------------------------------------------------------------------
                         slack                                 33.114    

Slack (MET) :             33.228ns  (required time - arrival time)
  Source:                 axis_dwidth_converter_0_0/inst/gen_upsizer_conversion.axisc_upsizer_0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@40.000ns - aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        6.314ns  (logic 0.799ns (12.654%)  route 5.515ns (87.346%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.999ns = ( 42.999 - 40.000 ) 
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.628 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         1.554     3.182    axis_dwidth_converter_0_0/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X50Y58         FDRE                                         r  axis_dwidth_converter_0_0/inst/gen_upsizer_conversion.axisc_upsizer_0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_fdre_C_Q)         0.379     3.561 r  axis_dwidth_converter_0_0/inst/gen_upsizer_conversion.axisc_upsizer_0/FSM_onehot_state_reg[0]/Q
                         net (fo=9, routed)           0.923     4.484    axis_dwidth_converter_0_0/inst/gen_upsizer_conversion.axisc_upsizer_0/FSM_onehot_state_reg_n_0_[0]
    SLICE_X52Y59         LUT4 (Prop_lut4_I1_O)        0.105     4.589 r  axis_dwidth_converter_0_0/inst/gen_upsizer_conversion.axisc_upsizer_0/s_axis_tready_INST_0/O
                         net (fo=8, routed)           1.330     5.919    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X50Y69         LUT6 (Prop_lut6_I2_O)        0.105     6.024 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[16]_i_1/O
                         net (fo=56, routed)          1.091     7.115    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/p_8_out
    SLICE_X43Y71         LUT6 (Prop_lut6_I4_O)        0.105     7.220 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__2/O
                         net (fo=4, routed)           0.816     8.036    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__2_n_0
    SLICE_X44Y73         LUT4 (Prop_lut4_I2_O)        0.105     8.141 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0/O
                         net (fo=1, routed)           1.355     9.496    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/ENB_I_35
    RAMB36_X4Y15         RAMB36E1                                     r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                     40.000    40.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000    40.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476    41.476    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    41.553 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         1.446    42.999    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X4Y15         RAMB36E1                                     r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.148    43.146    
                         clock uncertainty           -0.035    43.111    
    RAMB36_X4Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    42.724    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         42.724    
                         arrival time                          -9.496    
  -------------------------------------------------------------------
                         slack                                 33.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][15]/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][15]/D
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@0.000ns - aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.653ns
    Source Clock Delay      (SCD):    1.333ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.657 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         0.676     1.333    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X31Y71         FDRE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.141     1.474 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][15]/Q
                         net (fo=1, routed)           0.055     1.529    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][15]
    SLICE_X31Y71         FDRE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.703 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         0.950     1.653    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X31Y71         FDRE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][15]/C
                         clock pessimism             -0.320     1.333    
    SLICE_X31Y71         FDRE (Hold_fdre_C_D)         0.078     1.411    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][15]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][14]/D
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@0.000ns - aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.653ns
    Source Clock Delay      (SCD):    1.333ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.657 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         0.676     1.333    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X31Y71         FDRE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.141     1.474 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][14]/Q
                         net (fo=1, routed)           0.055     1.529    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][14]
    SLICE_X31Y71         FDRE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.703 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         0.950     1.653    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X31Y71         FDRE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][14]/C
                         clock pessimism             -0.320     1.333    
    SLICE_X31Y71         FDRE (Hold_fdre_C_D)         0.076     1.409    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][14]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/D
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@0.000ns - aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.652ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.657 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         0.675     1.332    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X33Y71         FDRE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDRE (Prop_fdre_C_Q)         0.141     1.473 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/Q
                         net (fo=1, routed)           0.055     1.528    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][11]
    SLICE_X33Y71         FDRE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.703 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         0.949     1.652    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X33Y71         FDRE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
                         clock pessimism             -0.320     1.332    
    SLICE_X33Y71         FDRE (Hold_fdre_C_D)         0.075     1.407    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][11]
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           1.528    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@0.000ns - aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.627ns
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.657 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         0.650     1.307    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_clk
    SLICE_X53Y60         FDRE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y60         FDRE (Prop_fdre_C_Q)         0.141     1.448 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055     1.503    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff[0][3]
    SLICE_X53Y60         FDRE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.703 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         0.924     1.627    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_clk
    SLICE_X53Y60         FDRE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.320     1.307    
    SLICE_X53Y60         FDRE (Hold_fdre_C_D)         0.075     1.382    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@0.000ns - aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.624ns
    Source Clock Delay      (SCD):    1.305ns
    Clock Pessimism Removal (CPR):    0.319ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.657 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         0.648     1.305    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_clk
    SLICE_X49Y63         FDRE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.141     1.446 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.055     1.501    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff[0][8]
    SLICE_X49Y63         FDRE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.703 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         0.921     1.624    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_clk
    SLICE_X49Y63         FDRE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.319     1.305    
    SLICE_X49Y63         FDRE (Hold_fdre_C_D)         0.075     1.380    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           1.501    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/tx_ll_i/tx_ll_datapath_i/storage_pad_r_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/tx_ll_i/tx_ll_datapath_i/gen_pad_r_reg/D
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@0.000ns - aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.628ns
    Source Clock Delay      (SCD):    1.308ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.657 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         0.651     1.308    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/tx_ll_i/tx_ll_datapath_i/gtrxreset_o_reg
    SLICE_X51Y57         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/tx_ll_i/tx_ll_datapath_i/storage_pad_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y57         FDRE (Prop_fdre_C_Q)         0.141     1.449 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/tx_ll_i/tx_ll_datapath_i/storage_pad_r_reg/Q
                         net (fo=1, routed)           0.055     1.504    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/tx_ll_i/tx_ll_datapath_i/storage_pad_r
    SLICE_X51Y57         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/tx_ll_i/tx_ll_datapath_i/gen_pad_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.703 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         0.925     1.628    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/tx_ll_i/tx_ll_datapath_i/gtrxreset_o_reg
    SLICE_X51Y57         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/tx_ll_i/tx_ll_datapath_i/gen_pad_r_reg/C
                         clock pessimism             -0.320     1.308    
    SLICE_X51Y57         FDRE (Hold_fdre_C_D)         0.075     1.383    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/tx_ll_i/tx_ll_datapath_i/gen_pad_r_reg
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           1.504    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@0.000ns - aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.652ns
    Source Clock Delay      (SCD):    1.333ns
    Clock Pessimism Removal (CPR):    0.319ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.657 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         0.676     1.333    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X31Y72         FDRE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDRE (Prop_fdre_C_Q)         0.141     1.474 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/Q
                         net (fo=1, routed)           0.055     1.529    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][10]
    SLICE_X31Y72         FDRE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.703 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         0.949     1.652    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X31Y72         FDRE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/C
                         clock pessimism             -0.319     1.333    
    SLICE_X31Y72         FDRE (Hold_fdre_C_D)         0.075     1.408    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][12]/D
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@0.000ns - aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.653ns
    Source Clock Delay      (SCD):    1.333ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.657 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         0.676     1.333    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X31Y71         FDRE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.141     1.474 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/Q
                         net (fo=1, routed)           0.055     1.529    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][12]
    SLICE_X31Y71         FDRE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.703 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         0.950     1.653    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X31Y71         FDRE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][12]/C
                         clock pessimism             -0.320     1.333    
    SLICE_X31Y71         FDRE (Hold_fdre_C_D)         0.075     1.408    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][12]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@0.000ns - aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.657 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         0.682     1.339    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X33Y62         FDRE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDRE (Prop_fdre_C_Q)         0.141     1.480 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.535    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[0]
    SLICE_X33Y62         FDRE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.703 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         0.957     1.660    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X33Y62         FDRE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
                         clock pessimism             -0.321     1.339    
    SLICE_X33Y62         FDRE (Hold_fdre_C_D)         0.075     1.414    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.535    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@0.000ns - aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.625ns
    Source Clock Delay      (SCD):    1.306ns
    Clock Pessimism Removal (CPR):    0.319ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.657 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         0.649     1.306    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_clk
    SLICE_X53Y62         FDRE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y62         FDRE (Prop_fdre_C_Q)         0.141     1.447 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][10]/Q
                         net (fo=1, routed)           0.055     1.502    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff[0][10]
    SLICE_X53Y62         FDRE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.703 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         0.922     1.625    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_clk
    SLICE_X53Y62         FDRE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[1][10]/C
                         clock pessimism             -0.319     1.306    
    SLICE_X53Y62         FDRE (Hold_fdre_C_D)         0.075     1.381    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK   n/a            3.030         40.000      36.970     GTPE2_CHANNEL_X0Y3  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/RXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK2  n/a            3.030         40.000      36.970     GTPE2_CHANNEL_X0Y3  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/RXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK   n/a            3.030         40.000      36.970     GTPE2_CHANNEL_X0Y3  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a            3.030         40.000      36.970     GTPE2_CHANNEL_X0Y3  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/TXOUTCLK   n/a            2.424         40.000      37.576     GTPE2_CHANNEL_X0Y3  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            2.170         40.000      37.830     RAMB36_X0Y17        eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            2.170         40.000      37.830     RAMB36_X3Y15        eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            2.170         40.000      37.830     RAMB36_X0Y11        eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            2.170         40.000      37.830     RAMB36_X2Y16        eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            2.170         40.000      37.830     RAMB36_X3Y12        eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.854         20.000      19.146     SLICE_X48Y38        aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt0_txresetdone_r3_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         20.000      19.146     SLICE_X48Y68        eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.854         20.000      19.146     SLICE_X48Y68        eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.854         20.000      19.146     SLICE_X60Y53        aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/standard_cc_module_i/count_13d_srl_r_reg[9]_srl11___aurora_8b10b_tx_core_i_standard_cc_module_i_count_13d_srl_r_reg_r_8/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         20.000      19.146     SLICE_X56Y53        aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/standard_cc_module_i/prepare_count_r_reg[7]_srl8___aurora_8b10b_tx_core_i_standard_cc_module_i_count_13d_srl_r_reg_r_5/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.854         20.000      19.146     SLICE_X56Y53        aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/standard_cc_module_i/prepare_count_r_reg[7]_srl8___aurora_8b10b_tx_core_i_standard_cc_module_i_count_13d_srl_r_reg_r_5/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         20.000      19.146     SLICE_X56Y53        aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/tx_global_logic_simplex_i/idle_and_ver_gen_i/lfsr_shift_register_r_reg[2]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.854         20.000      19.146     SLICE_X56Y53        aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/tx_global_logic_simplex_i/idle_and_ver_gen_i/lfsr_shift_register_r_reg[2]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.854         20.000      19.146     SLICE_X56Y53        aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/tx_global_logic_simplex_i/idle_and_ver_gen_i/ver_counter_0_i/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.854         20.000      19.146     SLICE_X56Y53        aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/tx_global_logic_simplex_i/idle_and_ver_gen_i/ver_counter_0_i/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         20.000      19.146     SLICE_X48Y38        aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt0_txresetdone_r3_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         20.000      19.146     SLICE_X48Y38        aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt0_txresetdone_r3_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.854         20.000      19.146     SLICE_X48Y68        eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         20.000      19.146     SLICE_X60Y53        aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/standard_cc_module_i/count_13d_srl_r_reg[9]_srl11___aurora_8b10b_tx_core_i_standard_cc_module_i_count_13d_srl_r_reg_r_8/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         20.000      19.146     SLICE_X56Y53        aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/standard_cc_module_i/prepare_count_r_reg[7]_srl8___aurora_8b10b_tx_core_i_standard_cc_module_i_count_13d_srl_r_reg_r_5/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         20.000      19.146     SLICE_X56Y53        aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/tx_global_logic_simplex_i/idle_and_ver_gen_i/lfsr_shift_register_r_reg[2]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         20.000      19.146     SLICE_X56Y53        aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/tx_global_logic_simplex_i/idle_and_ver_gen_i/ver_counter_0_i/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         20.000      19.146     SLICE_X56Y53        aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/tx_global_logic_simplex_i/idle_and_ver_gen_i/ver_counter_1_i/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         20.000      19.146     SLICE_X60Y53        aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/tx_global_logic_simplex_i/tx_channel_err_detect_simplex_i/hard_err_r_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         20.000      19.146     SLICE_X52Y52        aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/tx_global_logic_simplex_i/tx_channel_init_sm_simplex_i/verify_watchdog_r_reg[14]_srl15/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clock_gen_0/global_clock_generation_0/inst/clk_in1
  To Clock:  clock_gen_0/global_clock_generation_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_gen_0/global_clock_generation_0/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clock_gen_0/global_clock_generation_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y2  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_global_clock_generation
  To Clock:  clk_out1_global_clock_generation

Setup :            0  Failing Endpoints,  Worst Slack        5.535ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.535ns  (required time - arrival time)
  Source:                 reset_gen_0/syn_block_1/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reset_gen_0/phy_reset_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_global_clock_generation rise@8.000ns - clk_out1_global_clock_generation rise@0.000ns)
  Data Path Delay:        1.889ns  (logic 0.398ns (21.069%)  route 1.491ns (78.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 9.594 - 8.000 ) 
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.629     1.629    reset_gen_0/syn_block_1/clk
    SLICE_X18Y72         FDRE                                         r  reset_gen_0/syn_block_1/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y72         FDRE (Prop_fdre_C_Q)         0.398     2.027 r  reset_gen_0/syn_block_1/data_sync_reg4/Q
                         net (fo=29, routed)          1.491     3.518    reset_gen_0/g_reset_sync
    SLICE_X2Y63          FDRE                                         r  reset_gen_0/phy_reset_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_global_clock_generation rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     9.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     6.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     7.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.594     9.594    reset_gen_0/CLK
    SLICE_X2Y63          FDRE                                         r  reset_gen_0/phy_reset_count_reg[3]/C
                         clock pessimism              0.073     9.667    
                         clock uncertainty           -0.064     9.603    
    SLICE_X2Y63          FDRE (Setup_fdre_C_R)       -0.550     9.053    reset_gen_0/phy_reset_count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.053    
                         arrival time                          -3.518    
  -------------------------------------------------------------------
                         slack                                  5.535    

Slack (MET) :             5.535ns  (required time - arrival time)
  Source:                 reset_gen_0/syn_block_1/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reset_gen_0/phy_reset_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_global_clock_generation rise@8.000ns - clk_out1_global_clock_generation rise@0.000ns)
  Data Path Delay:        1.889ns  (logic 0.398ns (21.069%)  route 1.491ns (78.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 9.594 - 8.000 ) 
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.629     1.629    reset_gen_0/syn_block_1/clk
    SLICE_X18Y72         FDRE                                         r  reset_gen_0/syn_block_1/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y72         FDRE (Prop_fdre_C_Q)         0.398     2.027 r  reset_gen_0/syn_block_1/data_sync_reg4/Q
                         net (fo=29, routed)          1.491     3.518    reset_gen_0/g_reset_sync
    SLICE_X2Y63          FDRE                                         r  reset_gen_0/phy_reset_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_global_clock_generation rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     9.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     6.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     7.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.594     9.594    reset_gen_0/CLK
    SLICE_X2Y63          FDRE                                         r  reset_gen_0/phy_reset_count_reg[4]/C
                         clock pessimism              0.073     9.667    
                         clock uncertainty           -0.064     9.603    
    SLICE_X2Y63          FDRE (Setup_fdre_C_R)       -0.550     9.053    reset_gen_0/phy_reset_count_reg[4]
  -------------------------------------------------------------------
                         required time                          9.053    
                         arrival time                          -3.518    
  -------------------------------------------------------------------
                         slack                                  5.535    

Slack (MET) :             5.535ns  (required time - arrival time)
  Source:                 reset_gen_0/syn_block_1/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reset_gen_0/phy_reset_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_global_clock_generation rise@8.000ns - clk_out1_global_clock_generation rise@0.000ns)
  Data Path Delay:        1.889ns  (logic 0.398ns (21.069%)  route 1.491ns (78.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 9.594 - 8.000 ) 
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.629     1.629    reset_gen_0/syn_block_1/clk
    SLICE_X18Y72         FDRE                                         r  reset_gen_0/syn_block_1/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y72         FDRE (Prop_fdre_C_Q)         0.398     2.027 r  reset_gen_0/syn_block_1/data_sync_reg4/Q
                         net (fo=29, routed)          1.491     3.518    reset_gen_0/g_reset_sync
    SLICE_X2Y63          FDRE                                         r  reset_gen_0/phy_reset_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_global_clock_generation rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     9.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     6.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     7.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.594     9.594    reset_gen_0/CLK
    SLICE_X2Y63          FDRE                                         r  reset_gen_0/phy_reset_count_reg[5]/C
                         clock pessimism              0.073     9.667    
                         clock uncertainty           -0.064     9.603    
    SLICE_X2Y63          FDRE (Setup_fdre_C_R)       -0.550     9.053    reset_gen_0/phy_reset_count_reg[5]
  -------------------------------------------------------------------
                         required time                          9.053    
                         arrival time                          -3.518    
  -------------------------------------------------------------------
                         slack                                  5.535    

Slack (MET) :             5.606ns  (required time - arrival time)
  Source:                 reset_gen_0/syn_block_1/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reset_gen_0/phy_reset_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_global_clock_generation rise@8.000ns - clk_out1_global_clock_generation rise@0.000ns)
  Data Path Delay:        1.889ns  (logic 0.398ns (21.069%)  route 1.491ns (78.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 9.594 - 8.000 ) 
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.629     1.629    reset_gen_0/syn_block_1/clk
    SLICE_X18Y72         FDRE                                         r  reset_gen_0/syn_block_1/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y72         FDRE (Prop_fdre_C_Q)         0.398     2.027 r  reset_gen_0/syn_block_1/data_sync_reg4/Q
                         net (fo=29, routed)          1.491     3.518    reset_gen_0/g_reset_sync
    SLICE_X3Y63          FDRE                                         r  reset_gen_0/phy_reset_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_global_clock_generation rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     9.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     6.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     7.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.594     9.594    reset_gen_0/CLK
    SLICE_X3Y63          FDRE                                         r  reset_gen_0/phy_reset_count_reg[0]/C
                         clock pessimism              0.073     9.667    
                         clock uncertainty           -0.064     9.603    
    SLICE_X3Y63          FDRE (Setup_fdre_C_R)       -0.479     9.124    reset_gen_0/phy_reset_count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.124    
                         arrival time                          -3.518    
  -------------------------------------------------------------------
                         slack                                  5.606    

Slack (MET) :             5.606ns  (required time - arrival time)
  Source:                 reset_gen_0/syn_block_1/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reset_gen_0/phy_reset_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_global_clock_generation rise@8.000ns - clk_out1_global_clock_generation rise@0.000ns)
  Data Path Delay:        1.889ns  (logic 0.398ns (21.069%)  route 1.491ns (78.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 9.594 - 8.000 ) 
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.629     1.629    reset_gen_0/syn_block_1/clk
    SLICE_X18Y72         FDRE                                         r  reset_gen_0/syn_block_1/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y72         FDRE (Prop_fdre_C_Q)         0.398     2.027 r  reset_gen_0/syn_block_1/data_sync_reg4/Q
                         net (fo=29, routed)          1.491     3.518    reset_gen_0/g_reset_sync
    SLICE_X3Y63          FDRE                                         r  reset_gen_0/phy_reset_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_global_clock_generation rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     9.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     6.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     7.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.594     9.594    reset_gen_0/CLK
    SLICE_X3Y63          FDRE                                         r  reset_gen_0/phy_reset_count_reg[1]/C
                         clock pessimism              0.073     9.667    
                         clock uncertainty           -0.064     9.603    
    SLICE_X3Y63          FDRE (Setup_fdre_C_R)       -0.479     9.124    reset_gen_0/phy_reset_count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.124    
                         arrival time                          -3.518    
  -------------------------------------------------------------------
                         slack                                  5.606    

Slack (MET) :             5.606ns  (required time - arrival time)
  Source:                 reset_gen_0/syn_block_1/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reset_gen_0/phy_reset_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_global_clock_generation rise@8.000ns - clk_out1_global_clock_generation rise@0.000ns)
  Data Path Delay:        1.889ns  (logic 0.398ns (21.069%)  route 1.491ns (78.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 9.594 - 8.000 ) 
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.629     1.629    reset_gen_0/syn_block_1/clk
    SLICE_X18Y72         FDRE                                         r  reset_gen_0/syn_block_1/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y72         FDRE (Prop_fdre_C_Q)         0.398     2.027 r  reset_gen_0/syn_block_1/data_sync_reg4/Q
                         net (fo=29, routed)          1.491     3.518    reset_gen_0/g_reset_sync
    SLICE_X3Y63          FDRE                                         r  reset_gen_0/phy_reset_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_global_clock_generation rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     9.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     6.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     7.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.594     9.594    reset_gen_0/CLK
    SLICE_X3Y63          FDRE                                         r  reset_gen_0/phy_reset_count_reg[2]/C
                         clock pessimism              0.073     9.667    
                         clock uncertainty           -0.064     9.603    
    SLICE_X3Y63          FDRE (Setup_fdre_C_R)       -0.479     9.124    reset_gen_0/phy_reset_count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.124    
                         arrival time                          -3.518    
  -------------------------------------------------------------------
                         slack                                  5.606    

Slack (MET) :             6.093ns  (required time - arrival time)
  Source:                 reset_gen_0/syn_block_1/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reset_gen_0/phy_resetn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_global_clock_generation rise@8.000ns - clk_out1_global_clock_generation rise@0.000ns)
  Data Path Delay:        1.953ns  (logic 0.630ns (32.253%)  route 1.323ns (67.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.595ns = ( 9.595 - 8.000 ) 
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.629     1.629    reset_gen_0/syn_block_1/clk
    SLICE_X18Y72         FDRE                                         r  reset_gen_0/syn_block_1/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y72         FDRE (Prop_fdre_C_Q)         0.398     2.027 f  reset_gen_0/syn_block_1/data_sync_reg4/Q
                         net (fo=29, routed)          1.323     3.350    reset_gen_0/g_reset_sync
    SLICE_X2Y61          LUT3 (Prop_lut3_I2_O)        0.232     3.582 r  reset_gen_0/phy_resetn_i_1/O
                         net (fo=1, routed)           0.000     3.582    reset_gen_0/phy_resetn_i_1_n_0
    SLICE_X2Y61          FDRE                                         r  reset_gen_0/phy_resetn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_global_clock_generation rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     9.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     6.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     7.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.595     9.595    reset_gen_0/CLK
    SLICE_X2Y61          FDRE                                         r  reset_gen_0/phy_resetn_reg/C
                         clock pessimism              0.073     9.668    
                         clock uncertainty           -0.064     9.604    
    SLICE_X2Y61          FDRE (Setup_fdre_C_D)        0.072     9.676    reset_gen_0/phy_resetn_reg
  -------------------------------------------------------------------
                         required time                          9.676    
                         arrival time                          -3.582    
  -------------------------------------------------------------------
                         slack                                  6.093    

Slack (MET) :             6.189ns  (required time - arrival time)
  Source:                 reset_gen_0/phy_reset_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reset_gen_0/phy_reset_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_global_clock_generation rise@8.000ns - clk_out1_global_clock_generation rise@0.000ns)
  Data Path Delay:        1.555ns  (logic 0.538ns (34.600%)  route 1.017ns (65.400%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 9.594 - 8.000 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.708     1.708    reset_gen_0/CLK
    SLICE_X2Y63          FDRE                                         r  reset_gen_0/phy_reset_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.433     2.141 f  reset_gen_0/phy_reset_count_reg[3]/Q
                         net (fo=5, routed)           0.692     2.833    reset_gen_0/phy_reset_count_reg__0[3]
    SLICE_X2Y63          LUT6 (Prop_lut6_I5_O)        0.105     2.938 r  reset_gen_0/phy_reset_count[5]_i_1/O
                         net (fo=6, routed)           0.324     3.263    reset_gen_0/sel
    SLICE_X3Y63          FDRE                                         r  reset_gen_0/phy_reset_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_global_clock_generation rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     9.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     6.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     7.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.594     9.594    reset_gen_0/CLK
    SLICE_X3Y63          FDRE                                         r  reset_gen_0/phy_reset_count_reg[0]/C
                         clock pessimism              0.090     9.684    
                         clock uncertainty           -0.064     9.620    
    SLICE_X3Y63          FDRE (Setup_fdre_C_CE)      -0.168     9.452    reset_gen_0/phy_reset_count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.452    
                         arrival time                          -3.263    
  -------------------------------------------------------------------
                         slack                                  6.189    

Slack (MET) :             6.189ns  (required time - arrival time)
  Source:                 reset_gen_0/phy_reset_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reset_gen_0/phy_reset_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_global_clock_generation rise@8.000ns - clk_out1_global_clock_generation rise@0.000ns)
  Data Path Delay:        1.555ns  (logic 0.538ns (34.600%)  route 1.017ns (65.400%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 9.594 - 8.000 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.708     1.708    reset_gen_0/CLK
    SLICE_X2Y63          FDRE                                         r  reset_gen_0/phy_reset_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.433     2.141 f  reset_gen_0/phy_reset_count_reg[3]/Q
                         net (fo=5, routed)           0.692     2.833    reset_gen_0/phy_reset_count_reg__0[3]
    SLICE_X2Y63          LUT6 (Prop_lut6_I5_O)        0.105     2.938 r  reset_gen_0/phy_reset_count[5]_i_1/O
                         net (fo=6, routed)           0.324     3.263    reset_gen_0/sel
    SLICE_X3Y63          FDRE                                         r  reset_gen_0/phy_reset_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_global_clock_generation rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     9.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     6.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     7.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.594     9.594    reset_gen_0/CLK
    SLICE_X3Y63          FDRE                                         r  reset_gen_0/phy_reset_count_reg[1]/C
                         clock pessimism              0.090     9.684    
                         clock uncertainty           -0.064     9.620    
    SLICE_X3Y63          FDRE (Setup_fdre_C_CE)      -0.168     9.452    reset_gen_0/phy_reset_count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.452    
                         arrival time                          -3.263    
  -------------------------------------------------------------------
                         slack                                  6.189    

Slack (MET) :             6.189ns  (required time - arrival time)
  Source:                 reset_gen_0/phy_reset_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reset_gen_0/phy_reset_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_global_clock_generation rise@8.000ns - clk_out1_global_clock_generation rise@0.000ns)
  Data Path Delay:        1.555ns  (logic 0.538ns (34.600%)  route 1.017ns (65.400%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 9.594 - 8.000 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.708     1.708    reset_gen_0/CLK
    SLICE_X2Y63          FDRE                                         r  reset_gen_0/phy_reset_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.433     2.141 f  reset_gen_0/phy_reset_count_reg[3]/Q
                         net (fo=5, routed)           0.692     2.833    reset_gen_0/phy_reset_count_reg__0[3]
    SLICE_X2Y63          LUT6 (Prop_lut6_I5_O)        0.105     2.938 r  reset_gen_0/phy_reset_count[5]_i_1/O
                         net (fo=6, routed)           0.324     3.263    reset_gen_0/sel
    SLICE_X3Y63          FDRE                                         r  reset_gen_0/phy_reset_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_global_clock_generation rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     9.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     6.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     7.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.594     9.594    reset_gen_0/CLK
    SLICE_X3Y63          FDRE                                         r  reset_gen_0/phy_reset_count_reg[2]/C
                         clock pessimism              0.090     9.684    
                         clock uncertainty           -0.064     9.620    
    SLICE_X3Y63          FDRE (Setup_fdre_C_CE)      -0.168     9.452    reset_gen_0/phy_reset_count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.452    
                         arrival time                          -3.263    
  -------------------------------------------------------------------
                         slack                                  6.189    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync0/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync1/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_global_clock_generation rise@0.000ns - clk_out1_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.984ns
    Source Clock Delay      (SCD):    0.710ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.710     0.710    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/clk
    SLICE_X0Y75          FDPE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDPE (Prop_fdpe_C_Q)         0.141     0.851 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync0/Q
                         net (fo=1, routed)           0.064     0.915    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync_reg0
    SLICE_X0Y75          FDPE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.984     0.984    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/clk
    SLICE_X0Y75          FDPE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync1/C
                         clock pessimism             -0.273     0.710    
    SLICE_X0Y75          FDPE (Hold_fdpe_C_D)         0.075     0.785    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         -0.785    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 reset_gen_0/syn_block_0/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reset_gen_0/syn_block_0/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_global_clock_generation rise@0.000ns - clk_out1_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.952ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.678     0.678    reset_gen_0/syn_block_0/clk
    SLICE_X20Y75         FDRE                                         r  reset_gen_0/syn_block_0/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y75         FDRE (Prop_fdre_C_Q)         0.164     0.842 r  reset_gen_0/syn_block_0/data_sync_reg0/Q
                         net (fo=1, routed)           0.055     0.897    reset_gen_0/syn_block_0/data_sync0
    SLICE_X20Y75         FDRE                                         r  reset_gen_0/syn_block_0/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.952     0.952    reset_gen_0/syn_block_0/clk
    SLICE_X20Y75         FDRE                                         r  reset_gen_0/syn_block_0/data_sync_reg1/C
                         clock pessimism             -0.273     0.678    
    SLICE_X20Y75         FDRE (Hold_fdre_C_D)         0.060     0.738    reset_gen_0/syn_block_0/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -0.738    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 reset_gen_0/syn_block_1/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reset_gen_0/syn_block_1/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_global_clock_generation rise@0.000ns - clk_out1_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.956ns
    Source Clock Delay      (SCD):    0.683ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.683     0.683    reset_gen_0/syn_block_1/clk
    SLICE_X18Y72         FDRE                                         r  reset_gen_0/syn_block_1/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y72         FDRE (Prop_fdre_C_Q)         0.164     0.847 r  reset_gen_0/syn_block_1/data_sync_reg0/Q
                         net (fo=1, routed)           0.055     0.902    reset_gen_0/syn_block_1/data_sync0
    SLICE_X18Y72         FDRE                                         r  reset_gen_0/syn_block_1/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.956     0.956    reset_gen_0/syn_block_1/clk
    SLICE_X18Y72         FDRE                                         r  reset_gen_0/syn_block_1/data_sync_reg1/C
                         clock pessimism             -0.272     0.683    
    SLICE_X18Y72         FDRE (Hold_fdre_C_D)         0.060     0.743    reset_gen_0/syn_block_1/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -0.743    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 reset_gen_0/syn_block_3/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reset_gen_0/syn_block_3/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_global_clock_generation rise@0.000ns - clk_out1_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.956ns
    Source Clock Delay      (SCD):    0.683ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.683     0.683    reset_gen_0/syn_block_3/clk
    SLICE_X16Y72         FDRE                                         r  reset_gen_0/syn_block_3/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y72         FDRE (Prop_fdre_C_Q)         0.164     0.847 r  reset_gen_0/syn_block_3/data_sync_reg0/Q
                         net (fo=1, routed)           0.055     0.902    reset_gen_0/syn_block_3/data_sync0
    SLICE_X16Y72         FDRE                                         r  reset_gen_0/syn_block_3/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.956     0.956    reset_gen_0/syn_block_3/clk
    SLICE_X16Y72         FDRE                                         r  reset_gen_0/syn_block_3/data_sync_reg1/C
                         clock pessimism             -0.272     0.683    
    SLICE_X16Y72         FDRE (Hold_fdre_C_D)         0.060     0.743    reset_gen_0/syn_block_3/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -0.743    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/lock_sync/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/lock_sync/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_global_clock_generation rise@0.000ns - clk_out1_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.984ns
    Source Clock Delay      (SCD):    0.710ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.710     0.710    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/lock_sync/clk
    SLICE_X2Y75          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/lock_sync/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.164     0.874 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/lock_sync/data_sync_reg0/Q
                         net (fo=1, routed)           0.055     0.929    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/lock_sync/data_sync0
    SLICE_X2Y75          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/lock_sync/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.984     0.984    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/lock_sync/clk
    SLICE_X2Y75          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/lock_sync/data_sync_reg1/C
                         clock pessimism             -0.273     0.710    
    SLICE_X2Y75          FDRE (Hold_fdre_C_D)         0.060     0.770    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/lock_sync/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 reset_gen_0/phy_reset_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reset_gen_0/phy_reset_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_global_clock_generation rise@0.000ns - clk_out1_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.189ns (59.578%)  route 0.128ns (40.422%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.995ns
    Source Clock Delay      (SCD):    0.719ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.719     0.719    reset_gen_0/CLK
    SLICE_X3Y63          FDRE                                         r  reset_gen_0/phy_reset_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.141     0.860 r  reset_gen_0/phy_reset_count_reg[1]/Q
                         net (fo=7, routed)           0.128     0.988    reset_gen_0/phy_reset_count_reg__0[1]
    SLICE_X2Y63          LUT5 (Prop_lut5_I2_O)        0.048     1.036 r  reset_gen_0/phy_reset_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.036    reset_gen_0/p_0_in[4]
    SLICE_X2Y63          FDRE                                         r  reset_gen_0/phy_reset_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.995     0.995    reset_gen_0/CLK
    SLICE_X2Y63          FDRE                                         r  reset_gen_0/phy_reset_count_reg[4]/C
                         clock pessimism             -0.262     0.732    
    SLICE_X2Y63          FDRE (Hold_fdre_C_D)         0.131     0.863    reset_gen_0/phy_reset_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           1.036    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 reset_gen_0/phy_reset_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reset_gen_0/phy_reset_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_global_clock_generation rise@0.000ns - clk_out1_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.192%)  route 0.128ns (40.808%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.995ns
    Source Clock Delay      (SCD):    0.719ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.719     0.719    reset_gen_0/CLK
    SLICE_X3Y63          FDRE                                         r  reset_gen_0/phy_reset_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.141     0.860 r  reset_gen_0/phy_reset_count_reg[1]/Q
                         net (fo=7, routed)           0.128     0.988    reset_gen_0/phy_reset_count_reg__0[1]
    SLICE_X2Y63          LUT4 (Prop_lut4_I0_O)        0.045     1.033 r  reset_gen_0/phy_reset_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.033    reset_gen_0/p_0_in[3]
    SLICE_X2Y63          FDRE                                         r  reset_gen_0/phy_reset_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.995     0.995    reset_gen_0/CLK
    SLICE_X2Y63          FDRE                                         r  reset_gen_0/phy_reset_count_reg[3]/C
                         clock pessimism             -0.262     0.732    
    SLICE_X2Y63          FDRE (Hold_fdre_C_D)         0.120     0.852    reset_gen_0/phy_reset_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           1.033    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 reset_gen_0/phy_reset_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reset_gen_0/phy_reset_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_global_clock_generation rise@0.000ns - clk_out1_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.448%)  route 0.132ns (41.552%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.995ns
    Source Clock Delay      (SCD):    0.719ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.719     0.719    reset_gen_0/CLK
    SLICE_X3Y63          FDRE                                         r  reset_gen_0/phy_reset_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDRE (Prop_fdre_C_Q)         0.141     0.860 r  reset_gen_0/phy_reset_count_reg[1]/Q
                         net (fo=7, routed)           0.132     0.992    reset_gen_0/phy_reset_count_reg__0[1]
    SLICE_X2Y63          LUT6 (Prop_lut6_I1_O)        0.045     1.037 r  reset_gen_0/phy_reset_count[5]_i_2/O
                         net (fo=1, routed)           0.000     1.037    reset_gen_0/p_0_in[5]
    SLICE_X2Y63          FDRE                                         r  reset_gen_0/phy_reset_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.995     0.995    reset_gen_0/CLK
    SLICE_X2Y63          FDRE                                         r  reset_gen_0/phy_reset_count_reg[5]/C
                         clock pessimism             -0.262     0.732    
    SLICE_X2Y63          FDRE (Hold_fdre_C_D)         0.121     0.853    reset_gen_0/phy_reset_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.037    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/lock_sync/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/gtx_dcm_locked_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_global_clock_generation rise@0.000ns - clk_out1_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.148ns (67.802%)  route 0.070ns (32.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.984ns
    Source Clock Delay      (SCD):    0.710ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.710     0.710    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/lock_sync/clk
    SLICE_X2Y75          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/lock_sync/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.148     0.858 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/lock_sync/data_sync_reg4/Q
                         net (fo=2, routed)           0.070     0.928    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/gtx_dcm_locked_sync
    SLICE_X3Y75          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/gtx_dcm_locked_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.984     0.984    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/gtx_clk
    SLICE_X3Y75          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/gtx_dcm_locked_reg_reg/C
                         clock pessimism             -0.260     0.723    
    SLICE_X3Y75          FDRE (Hold_fdre_C_D)         0.017     0.740    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/gtx_dcm_locked_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.740    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_global_clock_generation rise@0.000ns - clk_out1_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.984ns
    Source Clock Delay      (SCD):    0.710ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.710     0.710    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/clk
    SLICE_X0Y75          FDPE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDPE (Prop_fdpe_C_Q)         0.128     0.838 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync1/Q
                         net (fo=1, routed)           0.116     0.954    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync_reg1
    SLICE_X0Y75          FDPE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.984     0.984    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/clk
    SLICE_X0Y75          FDPE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync2/C
                         clock pessimism             -0.273     0.710    
    SLICE_X0Y75          FDPE (Hold_fdpe_C_D)         0.017     0.727    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.227    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_global_clock_generation
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y5    clock_gen_0/global_clock_generation_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y4  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X3Y63      reset_gen_0/phy_reset_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X3Y63      reset_gen_0/phy_reset_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X3Y63      reset_gen_0/phy_reset_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X2Y63      reset_gen_0/phy_reset_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X2Y63      reset_gen_0/phy_reset_count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X2Y63      reset_gen_0/phy_reset_count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X2Y61      reset_gen_0/phy_resetn_reg/C
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y4  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y4  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y4  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y61      reset_gen_0/phy_resetn_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y72     reset_gen_0/syn_block_1/data_sync_reg0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y72     reset_gen_0/syn_block_1/data_sync_reg1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y72     reset_gen_0/syn_block_1/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y72     reset_gen_0/syn_block_1/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y72     reset_gen_0/syn_block_1/data_sync_reg4/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X16Y72     reset_gen_0/syn_block_3/data_sync_reg0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X16Y72     reset_gen_0/syn_block_3/data_sync_reg1/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y4  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y4  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X3Y63      reset_gen_0/phy_reset_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X3Y63      reset_gen_0/phy_reset_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X3Y63      reset_gen_0/phy_reset_count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y63      reset_gen_0/phy_reset_count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y63      reset_gen_0/phy_reset_count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y63      reset_gen_0/phy_reset_count_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y72     reset_gen_0/syn_block_1/data_sync_reg0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y72     reset_gen_0/syn_block_1/data_sync_reg1/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y4  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y4  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y4  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y4  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.667ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.667ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.876ns  (logic 0.484ns (8.238%)  route 5.392ns (91.762%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.347ns = ( 13.347 - 8.000 ) 
    Source Clock Delay      (SCD):    5.607ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.677     1.677    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.754 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     3.815    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.896 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1444, routed)        1.711     5.607    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y62          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.379     5.986 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=300, routed)         4.824    10.810    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_reset_reg
    SLICE_X29Y34         LUT2 (Prop_lut2_I0_O)        0.105    10.915 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT[6]_i_1/O
                         net (fo=4, routed)           0.568    11.482    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT[6]_i_1_n_0
    SLICE_X29Y35         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     9.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     6.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     7.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.567     9.567    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.640 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    11.604    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    11.681 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1444, routed)        1.666    13.347    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X29Y35         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT_reg[6]/C
                         clock pessimism              0.229    13.576    
                         clock uncertainty           -0.075    13.501    
    SLICE_X29Y35         FDRE (Setup_fdre_C_R)       -0.352    13.149    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT_reg[6]
  -------------------------------------------------------------------
                         required time                         13.149    
                         arrival time                         -11.482    
  -------------------------------------------------------------------
                         slack                                  1.667    

Slack (MET) :             1.781ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.760ns  (logic 0.484ns (8.403%)  route 5.276ns (91.597%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.346ns = ( 13.346 - 8.000 ) 
    Source Clock Delay      (SCD):    5.607ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.677     1.677    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.754 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     3.815    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.896 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1444, routed)        1.711     5.607    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y62          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.379     5.986 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=300, routed)         4.824    10.810    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_reset_reg
    SLICE_X29Y34         LUT2 (Prop_lut2_I0_O)        0.105    10.915 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT[6]_i_1/O
                         net (fo=4, routed)           0.452    11.367    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT[6]_i_1_n_0
    SLICE_X30Y34         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     9.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     6.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     7.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.567     9.567    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.640 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    11.604    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    11.681 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1444, routed)        1.665    13.346    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X30Y34         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT_reg[3]/C
                         clock pessimism              0.229    13.575    
                         clock uncertainty           -0.075    13.500    
    SLICE_X30Y34         FDRE (Setup_fdre_C_R)       -0.352    13.148    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         13.148    
                         arrival time                         -11.367    
  -------------------------------------------------------------------
                         slack                                  1.781    

Slack (MET) :             1.781ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.760ns  (logic 0.484ns (8.403%)  route 5.276ns (91.597%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.346ns = ( 13.346 - 8.000 ) 
    Source Clock Delay      (SCD):    5.607ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.677     1.677    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.754 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     3.815    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.896 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1444, routed)        1.711     5.607    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y62          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.379     5.986 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=300, routed)         4.824    10.810    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_reset_reg
    SLICE_X29Y34         LUT2 (Prop_lut2_I0_O)        0.105    10.915 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT[6]_i_1/O
                         net (fo=4, routed)           0.452    11.367    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT[6]_i_1_n_0
    SLICE_X30Y34         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     9.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     6.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     7.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.567     9.567    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.640 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    11.604    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    11.681 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1444, routed)        1.665    13.346    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X30Y34         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT_reg[4]/C
                         clock pessimism              0.229    13.575    
                         clock uncertainty           -0.075    13.500    
    SLICE_X30Y34         FDRE (Setup_fdre_C_R)       -0.352    13.148    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT_reg[4]
  -------------------------------------------------------------------
                         required time                         13.148    
                         arrival time                         -11.367    
  -------------------------------------------------------------------
                         slack                                  1.781    

Slack (MET) :             1.781ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.760ns  (logic 0.484ns (8.403%)  route 5.276ns (91.597%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.346ns = ( 13.346 - 8.000 ) 
    Source Clock Delay      (SCD):    5.607ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.677     1.677    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.754 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     3.815    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.896 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1444, routed)        1.711     5.607    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y62          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.379     5.986 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=300, routed)         4.824    10.810    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_reset_reg
    SLICE_X29Y34         LUT2 (Prop_lut2_I0_O)        0.105    10.915 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT[6]_i_1/O
                         net (fo=4, routed)           0.452    11.367    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT[6]_i_1_n_0
    SLICE_X30Y34         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     9.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     6.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     7.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.567     9.567    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.640 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    11.604    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    11.681 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1444, routed)        1.665    13.346    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X30Y34         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT_reg[5]/C
                         clock pessimism              0.229    13.575    
                         clock uncertainty           -0.075    13.500    
    SLICE_X30Y34         FDRE (Setup_fdre_C_R)       -0.352    13.148    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT_reg[5]
  -------------------------------------------------------------------
                         required time                         13.148    
                         arrival time                         -11.367    
  -------------------------------------------------------------------
                         slack                                  1.781    

Slack (MET) :             1.899ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/tx_frame_length_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.568ns  (logic 0.379ns (6.806%)  route 5.189ns (93.194%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.343ns = ( 13.343 - 8.000 ) 
    Source Clock Delay      (SCD):    5.607ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.677     1.677    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.754 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     3.815    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.896 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1444, routed)        1.711     5.607    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y62          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.379     5.986 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=300, routed)         5.189    11.175    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/tx_reset_out
    SLICE_X40Y41         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/tx_frame_length_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     9.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     6.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     7.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.567     9.567    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.640 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    11.604    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    11.681 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1444, routed)        1.662    13.343    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/clk_out1
    SLICE_X40Y41         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/tx_frame_length_reg_reg[9]/C
                         clock pessimism              0.229    13.572    
                         clock uncertainty           -0.075    13.497    
    SLICE_X40Y41         FDRE (Setup_fdre_C_R)       -0.423    13.074    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/tx_frame_length_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         13.074    
                         arrival time                         -11.175    
  -------------------------------------------------------------------
                         slack                                  1.899    

Slack (MET) :             1.975ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.564ns  (logic 0.379ns (6.812%)  route 5.185ns (93.188%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.344ns = ( 13.344 - 8.000 ) 
    Source Clock Delay      (SCD):    5.607ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.677     1.677    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.754 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     3.815    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.896 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1444, routed)        1.711     5.607    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y62          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.379     5.986 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=300, routed)         5.185    11.170    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/tx_reset_out
    SLICE_X41Y42         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     9.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     6.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     7.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.567     9.567    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.640 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    11.604    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    11.681 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1444, routed)        1.663    13.344    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/clk_out1
    SLICE_X41Y42         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[16]/C
                         clock pessimism              0.229    13.573    
                         clock uncertainty           -0.075    13.498    
    SLICE_X41Y42         FDRE (Setup_fdre_C_R)       -0.352    13.146    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[16]
  -------------------------------------------------------------------
                         required time                         13.146    
                         arrival time                         -11.170    
  -------------------------------------------------------------------
                         slack                                  1.975    

Slack (MET) :             1.975ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.564ns  (logic 0.379ns (6.812%)  route 5.185ns (93.188%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.344ns = ( 13.344 - 8.000 ) 
    Source Clock Delay      (SCD):    5.607ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.677     1.677    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.754 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     3.815    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.896 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1444, routed)        1.711     5.607    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y62          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.379     5.986 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=300, routed)         5.185    11.170    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/tx_reset_out
    SLICE_X41Y42         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     9.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     6.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     7.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.567     9.567    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.640 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    11.604    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    11.681 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1444, routed)        1.663    13.344    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/clk_out1
    SLICE_X41Y42         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[17]/C
                         clock pessimism              0.229    13.573    
                         clock uncertainty           -0.075    13.498    
    SLICE_X41Y42         FDRE (Setup_fdre_C_R)       -0.352    13.146    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[17]
  -------------------------------------------------------------------
                         required time                         13.146    
                         arrival time                         -11.170    
  -------------------------------------------------------------------
                         slack                                  1.975    

Slack (MET) :             1.975ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/tx_oversize_reg/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.564ns  (logic 0.379ns (6.812%)  route 5.185ns (93.188%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.344ns = ( 13.344 - 8.000 ) 
    Source Clock Delay      (SCD):    5.607ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.677     1.677    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.754 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     3.815    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.896 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1444, routed)        1.711     5.607    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y62          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.379     5.986 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=300, routed)         5.185    11.170    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/tx_reset_out
    SLICE_X41Y42         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/tx_oversize_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     9.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     6.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     7.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.567     9.567    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.640 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    11.604    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    11.681 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1444, routed)        1.663    13.344    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/clk_out1
    SLICE_X41Y42         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/tx_oversize_reg/C
                         clock pessimism              0.229    13.573    
                         clock uncertainty           -0.075    13.498    
    SLICE_X41Y42         FDRE (Setup_fdre_C_R)       -0.352    13.146    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/tx_oversize_reg
  -------------------------------------------------------------------
                         required time                         13.146    
                         arrival time                         -11.170    
  -------------------------------------------------------------------
                         slack                                  1.975    

Slack (MET) :             2.039ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/tx_frame_length_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.501ns  (logic 0.379ns (6.890%)  route 5.122ns (93.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.345ns = ( 13.345 - 8.000 ) 
    Source Clock Delay      (SCD):    5.607ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.677     1.677    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.754 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     3.815    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.896 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1444, routed)        1.711     5.607    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y62          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.379     5.986 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=300, routed)         5.122    11.107    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/tx_reset_out
    SLICE_X37Y41         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/tx_frame_length_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     9.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     6.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     7.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.567     9.567    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.640 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    11.604    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    11.681 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1444, routed)        1.664    13.345    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/clk_out1
    SLICE_X37Y41         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/tx_frame_length_reg_reg[10]/C
                         clock pessimism              0.229    13.574    
                         clock uncertainty           -0.075    13.499    
    SLICE_X37Y41         FDRE (Setup_fdre_C_R)       -0.352    13.147    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/tx_frame_length_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         13.147    
                         arrival time                         -11.107    
  -------------------------------------------------------------------
                         slack                                  2.039    

Slack (MET) :             2.039ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/tx_frame_length_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.501ns  (logic 0.379ns (6.890%)  route 5.122ns (93.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.345ns = ( 13.345 - 8.000 ) 
    Source Clock Delay      (SCD):    5.607ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.677     1.677    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.754 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     3.815    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.896 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1444, routed)        1.711     5.607    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y62          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.379     5.986 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=300, routed)         5.122    11.107    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/tx_reset_out
    SLICE_X37Y41         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/tx_frame_length_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     9.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     6.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     7.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.567     9.567    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.640 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    11.604    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    11.681 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1444, routed)        1.664    13.345    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/clk_out1
    SLICE_X37Y41         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/tx_frame_length_reg_reg[6]/C
                         clock pessimism              0.229    13.574    
                         clock uncertainty           -0.075    13.499    
    SLICE_X37Y41         FDRE (Setup_fdre_C_R)       -0.352    13.147    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/tx_frame_length_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         13.147    
                         arrival time                         -11.107    
  -------------------------------------------------------------------
                         slack                                  2.039    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/fast_statistic_control[2].fast_statistics/sync_inc_vector/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/fast_statistic_control[2].fast_statistics/increment_control_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.226ns (44.065%)  route 0.287ns (55.935%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.948ns
    Source Clock Delay      (SCD):    2.247ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.696     0.696    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     1.537    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.563 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1444, routed)        0.684     2.247    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/fast_statistic_control[2].fast_statistics/sync_inc_vector/tx_axi_clk
    SLICE_X38Y53         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/fast_statistic_control[2].fast_statistics/sync_inc_vector/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDRE (Prop_fdre_C_Q)         0.128     2.375 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/fast_statistic_control[2].fast_statistics/sync_inc_vector/data_sync_reg4/Q
                         net (fo=2, routed)           0.287     2.662    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/fast_statistic_control[2].fast_statistics/sync_inc_vector/data_out
    SLICE_X38Y47         LUT5 (Prop_lut5_I0_O)        0.098     2.760 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/fast_statistic_control[2].fast_statistics/sync_inc_vector/increment_control_i_1__1/O
                         net (fo=1, routed)           0.000     2.760    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/fast_statistic_control[2].fast_statistics/sync_inc_vector_n_0
    SLICE_X38Y47         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/fast_statistic_control[2].fast_statistics/increment_control_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.971     0.971    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.024 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     1.884    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.913 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1444, routed)        1.036     2.948    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/fast_statistic_control[2].fast_statistics/tx_axi_clk
    SLICE_X38Y47         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/fast_statistic_control[2].fast_statistics/increment_control_reg/C
                         clock pessimism             -0.359     2.590    
    SLICE_X38Y47         FDRE (Hold_fdre_C_D)         0.092     2.682    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/fast_statistic_control[2].fast_statistics/increment_control_reg
  -------------------------------------------------------------------
                         required time                         -2.682    
                         arrival time                           2.760    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_upper_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[41].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.874ns
    Source Clock Delay      (SCD):    2.249ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.696     0.696    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     1.537    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.563 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1444, routed)        0.686     2.249    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X37Y51         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_upper_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.141     2.390 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_upper_reg[9]/Q
                         net (fo=2, routed)           0.110     2.500    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[41].RAM64X1D_inst/D
    SLICE_X36Y52         RAMD64E                                      r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[41].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.971     0.971    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.024 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     1.884    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.913 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1444, routed)        0.962     2.874    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[41].RAM64X1D_inst/WCLK
    SLICE_X36Y52         RAMD64E                                      r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[41].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.610     2.265    
    SLICE_X36Y52         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     2.411    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[41].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.411    
                         arrival time                           2.500    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_lower_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[15].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.873ns
    Source Clock Delay      (SCD):    2.248ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.696     0.696    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     1.537    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.563 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1444, routed)        0.685     2.248    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X41Y51         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_lower_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.141     2.389 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_lower_reg[15]/Q
                         net (fo=2, routed)           0.110     2.499    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[15].RAM64X1D_inst/D
    SLICE_X40Y52         RAMD64E                                      r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[15].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.971     0.971    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.024 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     1.884    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.913 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1444, routed)        0.961     2.873    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[15].RAM64X1D_inst/WCLK
    SLICE_X40Y52         RAMD64E                                      r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[15].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.610     2.264    
    SLICE_X40Y52         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     2.408    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[15].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.408    
                         arrival time                           2.499    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_upper_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[43].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.874ns
    Source Clock Delay      (SCD):    2.249ns
    Clock Pessimism Removal (CPR):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.696     0.696    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     1.537    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.563 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1444, routed)        0.686     2.249    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X37Y51         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_upper_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.141     2.390 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_upper_reg[11]/Q
                         net (fo=2, routed)           0.110     2.500    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[43].RAM64X1D_inst/D
    SLICE_X36Y51         RAMD64E                                      r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[43].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.971     0.971    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.024 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     1.884    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.913 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1444, routed)        0.962     2.874    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[43].RAM64X1D_inst/WCLK
    SLICE_X36Y51         RAMD64E                                      r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[43].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.613     2.262    
    SLICE_X36Y51         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     2.408    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[43].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.408    
                         arrival time                           2.500    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_lower_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[13].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.873ns
    Source Clock Delay      (SCD):    2.248ns
    Clock Pessimism Removal (CPR):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.696     0.696    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     1.537    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.563 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1444, routed)        0.685     2.248    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X41Y51         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_lower_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.141     2.389 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_lower_reg[13]/Q
                         net (fo=2, routed)           0.108     2.497    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[13].RAM64X1D_inst/D
    SLICE_X40Y51         RAMD64E                                      r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[13].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.971     0.971    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.024 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     1.884    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.913 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1444, routed)        0.961     2.873    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[13].RAM64X1D_inst/WCLK
    SLICE_X40Y51         RAMD64E                                      r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[13].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.613     2.261    
    SLICE_X40Y51         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     2.405    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[13].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.405    
                         arrival time                           2.497    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_lower_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[21].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMS64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.872ns
    Source Clock Delay      (SCD):    2.247ns
    Clock Pessimism Removal (CPR):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.696     0.696    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     1.537    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.563 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1444, routed)        0.684     2.247    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X41Y53         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_lower_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDRE (Prop_fdre_C_Q)         0.141     2.388 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_lower_reg[21]/Q
                         net (fo=1, routed)           0.108     2.496    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[21].RAM64X1D_inst/D
    SLICE_X40Y53         RAMS64E                                      r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[21].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.971     0.971    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.024 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     1.884    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.913 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1444, routed)        0.960     2.872    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[21].RAM64X1D_inst/WCLK
    SLICE_X40Y53         RAMS64E                                      r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[21].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.613     2.260    
    SLICE_X40Y53         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     2.404    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[21].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.404    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_upper_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[32].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.136%)  route 0.115ns (44.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.950ns
    Source Clock Delay      (SCD):    2.321ns
    Clock Pessimism Removal (CPR):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.696     0.696    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     1.537    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.563 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1444, routed)        0.759     2.321    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X37Y49         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_upper_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     2.462 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_upper_reg[0]/Q
                         net (fo=2, routed)           0.115     2.577    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[32].RAM64X1D_inst/D
    SLICE_X36Y47         RAMD64E                                      r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[32].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.971     0.971    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.024 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     1.884    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.913 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1444, routed)        1.038     2.950    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[32].RAM64X1D_inst/WCLK
    SLICE_X36Y47         RAMD64E                                      r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[32].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.613     2.337    
    SLICE_X36Y47         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     2.483    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[32].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.483    
                         arrival time                           2.577    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_lower_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[24].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMS64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.309%)  route 0.114ns (44.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.872ns
    Source Clock Delay      (SCD):    2.247ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.696     0.696    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     1.537    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.563 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1444, routed)        0.684     2.247    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X41Y54         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_lower_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.141     2.388 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/accum_lower_reg[24]/Q
                         net (fo=1, routed)           0.114     2.502    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[24].RAM64X1D_inst/D
    SLICE_X40Y53         RAMS64E                                      r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[24].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.971     0.971    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.024 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     1.884    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.913 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1444, routed)        0.960     2.872    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[24].RAM64X1D_inst/WCLK
    SLICE_X40Y53         RAMS64E                                      r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[24].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.610     2.263    
    SLICE_X40Y53         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     2.407    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[24].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.407    
                         arrival time                           2.502    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[28].RAM64X1D_inst/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.272%)  route 0.283ns (66.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.872ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.696     0.696    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     1.537    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.563 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1444, routed)        0.683     2.246    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X41Y57         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_fdre_C_Q)         0.141     2.387 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/addra_reg[0]/Q
                         net (fo=158, routed)         0.283     2.670    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[28].RAM64X1D_inst/A0
    SLICE_X40Y55         RAMD64E                                      r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[28].RAM64X1D_inst/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.971     0.971    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.024 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     1.884    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.913 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1444, routed)        0.960     2.872    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[28].RAM64X1D_inst/WCLK
    SLICE_X40Y55         RAMD64E                                      r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[28].RAM64X1D_inst/DP/CLK
                         clock pessimism             -0.610     2.263    
    SLICE_X40Y55         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.573    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[28].RAM64X1D_inst/DP
  -------------------------------------------------------------------
                         required time                         -2.573    
                         arrival time                           2.670    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[28].RAM64X1D_inst/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.272%)  route 0.283ns (66.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.872ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.696     0.696    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     1.537    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.563 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1444, routed)        0.683     2.246    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X41Y57         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_fdre_C_Q)         0.141     2.387 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/addra_reg[0]/Q
                         net (fo=158, routed)         0.283     2.670    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[28].RAM64X1D_inst/A0
    SLICE_X40Y55         RAMD64E                                      r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[28].RAM64X1D_inst/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.971     0.971    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.024 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     1.884    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.913 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1444, routed)        0.960     2.872    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[28].RAM64X1D_inst/WCLK
    SLICE_X40Y55         RAMD64E                                      r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[28].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.610     2.263    
    SLICE_X40Y55         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.573    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[28].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.573    
                         arrival time                           2.670    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            1.592         8.000       6.408      BUFGCTRL_X0Y16   tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/I0
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y55     tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y56     tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y57     tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y58     tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y59     tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/C
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y4  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X38Y47     tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/fast_statistic_control[2].fast_statistics/increment_control_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X38Y47     tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/fast_statistic_control[2].fast_statistics/increment_vector_sync_reg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X38Y53     tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/fast_statistic_control[2].fast_statistics/sync_inc_vector/data_sync_reg0/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y4  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X44Y48     tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[5].RAM64X1D_inst/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X44Y48     tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[5].RAM64X1D_inst/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X44Y48     tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[6].RAM64X1D_inst/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X44Y48     tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[6].RAM64X1D_inst/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X44Y49     tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[7].RAM64X1D_inst/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X44Y49     tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[7].RAM64X1D_inst/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X44Y49     tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[8].RAM64X1D_inst/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X44Y49     tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[8].RAM64X1D_inst/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X40Y46     tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X40Y46     tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X36Y46     tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[39].RAM64X1D_inst/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X36Y46     tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[39].RAM64X1D_inst/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X36Y46     tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[3].RAM64X1D_inst/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X36Y46     tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[3].RAM64X1D_inst/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X36Y45     tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[0].RAM64X1D_inst/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X36Y45     tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[0].RAM64X1D_inst/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X36Y45     tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[1].RAM64X1D_inst/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X36Y45     tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[1].RAM64X1D_inst/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X36Y44     tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[4].RAM64X1D_inst/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X36Y44     tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[4].RAM64X1D_inst/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        5.067ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.067ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        2.435ns  (logic 0.748ns (30.717%)  route 1.687ns (69.283%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 15.430 - 10.000 ) 
    Source Clock Delay      (SCD):    5.768ns = ( 7.768 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     3.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104     0.395 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     1.919    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.677     3.677    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.754 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.061     5.815    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.896 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.872     7.768    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X2Y48          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.433     8.201 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]/Q
                         net (fo=9, routed)           0.711     8.912    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg__0[1]
    SLICE_X1Y48          LUT6 (Prop_lut6_I3_O)        0.105     9.017 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2/O
                         net (fo=3, routed)           0.394     9.412    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2_n_0
    SLICE_X1Y48          LUT5 (Prop_lut5_I0_O)        0.105     9.517 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=5, routed)           0.147     9.663    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter0
    SLICE_X1Y48          LUT2 (Prop_lut2_I1_O)        0.105     9.768 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.435    10.203    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1_n_0
    SLICE_X2Y48          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000    10.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    11.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     8.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     9.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    10.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.567    11.567    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.640 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.964    13.604    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.681 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.749    15.430    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X2Y48          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[0]/C
                         clock pessimism              0.338    15.768    
                         clock uncertainty           -0.075    15.693    
    SLICE_X2Y48          FDRE (Setup_fdre_C_R)       -0.423    15.270    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.270    
                         arrival time                         -10.203    
  -------------------------------------------------------------------
                         slack                                  5.067    

Slack (MET) :             5.067ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        2.435ns  (logic 0.748ns (30.717%)  route 1.687ns (69.283%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 15.430 - 10.000 ) 
    Source Clock Delay      (SCD):    5.768ns = ( 7.768 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     3.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104     0.395 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     1.919    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.677     3.677    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.754 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.061     5.815    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.896 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.872     7.768    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X2Y48          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.433     8.201 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]/Q
                         net (fo=9, routed)           0.711     8.912    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg__0[1]
    SLICE_X1Y48          LUT6 (Prop_lut6_I3_O)        0.105     9.017 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2/O
                         net (fo=3, routed)           0.394     9.412    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2_n_0
    SLICE_X1Y48          LUT5 (Prop_lut5_I0_O)        0.105     9.517 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=5, routed)           0.147     9.663    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter0
    SLICE_X1Y48          LUT2 (Prop_lut2_I1_O)        0.105     9.768 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.435    10.203    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1_n_0
    SLICE_X2Y48          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000    10.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    11.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     8.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     9.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    10.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.567    11.567    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.640 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.964    13.604    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.681 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.749    15.430    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X2Y48          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]/C
                         clock pessimism              0.338    15.768    
                         clock uncertainty           -0.075    15.693    
    SLICE_X2Y48          FDRE (Setup_fdre_C_R)       -0.423    15.270    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.270    
                         arrival time                         -10.203    
  -------------------------------------------------------------------
                         slack                                  5.067    

Slack (MET) :             5.067ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        2.435ns  (logic 0.748ns (30.717%)  route 1.687ns (69.283%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 15.430 - 10.000 ) 
    Source Clock Delay      (SCD):    5.768ns = ( 7.768 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     3.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104     0.395 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     1.919    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.677     3.677    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.754 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.061     5.815    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.896 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.872     7.768    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X2Y48          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.433     8.201 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]/Q
                         net (fo=9, routed)           0.711     8.912    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg__0[1]
    SLICE_X1Y48          LUT6 (Prop_lut6_I3_O)        0.105     9.017 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2/O
                         net (fo=3, routed)           0.394     9.412    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2_n_0
    SLICE_X1Y48          LUT5 (Prop_lut5_I0_O)        0.105     9.517 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=5, routed)           0.147     9.663    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter0
    SLICE_X1Y48          LUT2 (Prop_lut2_I1_O)        0.105     9.768 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.435    10.203    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1_n_0
    SLICE_X2Y48          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000    10.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    11.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     8.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     9.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    10.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.567    11.567    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.640 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.964    13.604    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.681 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.749    15.430    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X2Y48          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[2]/C
                         clock pessimism              0.338    15.768    
                         clock uncertainty           -0.075    15.693    
    SLICE_X2Y48          FDRE (Setup_fdre_C_R)       -0.423    15.270    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.270    
                         arrival time                         -10.203    
  -------------------------------------------------------------------
                         slack                                  5.067    

Slack (MET) :             5.067ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        2.435ns  (logic 0.748ns (30.717%)  route 1.687ns (69.283%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 15.430 - 10.000 ) 
    Source Clock Delay      (SCD):    5.768ns = ( 7.768 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     3.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104     0.395 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     1.919    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.677     3.677    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.754 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.061     5.815    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.896 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.872     7.768    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X2Y48          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.433     8.201 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]/Q
                         net (fo=9, routed)           0.711     8.912    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg__0[1]
    SLICE_X1Y48          LUT6 (Prop_lut6_I3_O)        0.105     9.017 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2/O
                         net (fo=3, routed)           0.394     9.412    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2_n_0
    SLICE_X1Y48          LUT5 (Prop_lut5_I0_O)        0.105     9.517 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=5, routed)           0.147     9.663    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter0
    SLICE_X1Y48          LUT2 (Prop_lut2_I1_O)        0.105     9.768 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.435    10.203    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1_n_0
    SLICE_X2Y48          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000    10.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    11.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     8.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     9.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    10.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.567    11.567    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.640 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.964    13.604    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.681 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.749    15.430    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X2Y48          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[3]/C
                         clock pessimism              0.338    15.768    
                         clock uncertainty           -0.075    15.693    
    SLICE_X2Y48          FDRE (Setup_fdre_C_R)       -0.423    15.270    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.270    
                         arrival time                         -10.203    
  -------------------------------------------------------------------
                         slack                                  5.067    

Slack (MET) :             5.067ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        2.435ns  (logic 0.748ns (30.717%)  route 1.687ns (69.283%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 15.430 - 10.000 ) 
    Source Clock Delay      (SCD):    5.768ns = ( 7.768 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     3.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104     0.395 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     1.919    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.677     3.677    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.754 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.061     5.815    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.896 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.872     7.768    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X2Y48          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.433     8.201 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]/Q
                         net (fo=9, routed)           0.711     8.912    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg__0[1]
    SLICE_X1Y48          LUT6 (Prop_lut6_I3_O)        0.105     9.017 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2/O
                         net (fo=3, routed)           0.394     9.412    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2_n_0
    SLICE_X1Y48          LUT5 (Prop_lut5_I0_O)        0.105     9.517 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=5, routed)           0.147     9.663    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter0
    SLICE_X1Y48          LUT2 (Prop_lut2_I1_O)        0.105     9.768 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.435    10.203    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1_n_0
    SLICE_X2Y48          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000    10.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    11.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     8.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     9.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    10.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.567    11.567    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.640 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.964    13.604    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.681 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.749    15.430    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X2Y48          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[4]/C
                         clock pessimism              0.338    15.768    
                         clock uncertainty           -0.075    15.693    
    SLICE_X2Y48          FDRE (Setup_fdre_C_R)       -0.423    15.270    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.270    
                         arrival time                         -10.203    
  -------------------------------------------------------------------
                         slack                                  5.067    

Slack (MET) :             5.067ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        2.435ns  (logic 0.748ns (30.717%)  route 1.687ns (69.283%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 15.430 - 10.000 ) 
    Source Clock Delay      (SCD):    5.768ns = ( 7.768 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     3.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104     0.395 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     1.919    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.677     3.677    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.754 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.061     5.815    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.896 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.872     7.768    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X2Y48          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.433     8.201 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]/Q
                         net (fo=9, routed)           0.711     8.912    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg__0[1]
    SLICE_X1Y48          LUT6 (Prop_lut6_I3_O)        0.105     9.017 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2/O
                         net (fo=3, routed)           0.394     9.412    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2_n_0
    SLICE_X1Y48          LUT5 (Prop_lut5_I0_O)        0.105     9.517 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=5, routed)           0.147     9.663    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter0
    SLICE_X1Y48          LUT2 (Prop_lut2_I1_O)        0.105     9.768 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.435    10.203    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1_n_0
    SLICE_X2Y48          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000    10.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    11.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     8.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     9.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    10.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.567    11.567    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.640 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.964    13.604    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.681 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.749    15.430    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X2Y48          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]/C
                         clock pessimism              0.338    15.768    
                         clock uncertainty           -0.075    15.693    
    SLICE_X2Y48          FDRE (Setup_fdre_C_R)       -0.423    15.270    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.270    
                         arrival time                         -10.203    
  -------------------------------------------------------------------
                         slack                                  5.067    

Slack (MET) :             5.334ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        2.631ns  (logic 1.007ns (38.268%)  route 1.624ns (61.732%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 15.430 - 10.000 ) 
    Source Clock Delay      (SCD):    5.768ns = ( 7.768 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     3.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104     0.395 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     1.919    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.677     3.677    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.754 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.061     5.815    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.896 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.872     7.768    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X1Y46          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.348     8.116 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=7, routed)           0.553     8.669    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/speed_is_100_int
    SLICE_X1Y48          LUT2 (Prop_lut2_I1_O)        0.260     8.929 f  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_i_3/O
                         net (fo=3, routed)           0.678     9.606    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_i_3_n_0
    SLICE_X0Y48          LUT6 (Prop_lut6_I3_O)        0.275     9.881 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_i_2/O
                         net (fo=1, routed)           0.394    10.275    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int_0
    SLICE_X1Y48          LUT4 (Prop_lut4_I2_O)        0.124    10.399 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_i_1/O
                         net (fo=1, routed)           0.000    10.399    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_i_1_n_0
    SLICE_X1Y48          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000    10.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    11.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     8.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     9.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    10.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.567    11.567    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.640 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.964    13.604    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.681 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.749    15.430    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X1Y48          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_reg/C
                         clock pessimism              0.310    15.740    
                         clock uncertainty           -0.075    15.665    
    SLICE_X1Y48          FDRE (Setup_fdre_C_D)        0.069    15.734    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_reg
  -------------------------------------------------------------------
                         required time                         15.734    
                         arrival time                         -10.399    
  -------------------------------------------------------------------
                         slack                                  5.334    

Slack (MET) :             5.380ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/D2
                            (rising edge-triggered cell ODDR clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        1.550ns  (logic 0.379ns (24.444%)  route 1.171ns (75.556%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.252ns = ( 15.252 - 10.000 ) 
    Source Clock Delay      (SCD):    5.768ns = ( 7.768 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     3.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104     0.395 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     1.919    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.677     3.677    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.754 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.061     5.815    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.896 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.872     7.768    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X1Y48          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.379     8.147 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_reg/Q
                         net (fo=1, routed)           1.171     9.318    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_div5
    OLOGIC_X0Y76         ODDR                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/D2
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000    10.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    11.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     8.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     9.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    10.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.567    11.567    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.640 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.964    13.604    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.681 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.571    15.252    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y76         ODDR                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/C
                         clock pessimism              0.229    15.480    
                         clock uncertainty           -0.075    15.405    
    OLOGIC_X0Y76         ODDR (Setup_oddr_C_D2)      -0.707    14.698    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                          -9.318    
  -------------------------------------------------------------------
                         slack                                  5.380    

Slack (MET) :             5.410ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/D1
                            (rising edge-triggered cell ODDR clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        1.521ns  (logic 0.379ns (24.922%)  route 1.142ns (75.078%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.252ns = ( 15.252 - 10.000 ) 
    Source Clock Delay      (SCD):    5.768ns = ( 7.768 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     3.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104     0.395 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     1.919    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.677     3.677    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.754 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.061     5.815    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.896 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.872     7.768    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X0Y47          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.379     8.147 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_reg/Q
                         net (fo=1, routed)           1.142     9.289    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_div5_shift
    OLOGIC_X0Y76         ODDR                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/D1
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000    10.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    11.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     8.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     9.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    10.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.567    11.567    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.640 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.964    13.604    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.681 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.571    15.252    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y76         ODDR                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/C
                         clock pessimism              0.229    15.480    
                         clock uncertainty           -0.075    15.405    
    OLOGIC_X0Y76         ODDR (Setup_oddr_C_D1)      -0.707    14.698    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                          -9.289    
  -------------------------------------------------------------------
                         slack                                  5.410    

Slack (MET) :             5.690ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        2.237ns  (logic 0.748ns (33.438%)  route 1.489ns (66.562%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 15.430 - 10.000 ) 
    Source Clock Delay      (SCD):    5.768ns = ( 7.768 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     3.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104     0.395 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     1.919    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.677     3.677    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.754 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.061     5.815    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.896 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.872     7.768    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X2Y48          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.433     8.201 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]/Q
                         net (fo=9, routed)           0.711     8.912    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg__0[1]
    SLICE_X1Y48          LUT6 (Prop_lut6_I3_O)        0.105     9.017 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2/O
                         net (fo=3, routed)           0.547     9.564    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_2_n_0
    SLICE_X0Y48          LUT6 (Prop_lut6_I0_O)        0.105     9.669 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int_i_3/O
                         net (fo=1, routed)           0.231     9.900    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int_i_3_n_0
    SLICE_X0Y47          LUT6 (Prop_lut6_I4_O)        0.105    10.005 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int_i_1/O
                         net (fo=1, routed)           0.000    10.005    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int_i_1_n_0
    SLICE_X0Y47          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000    10.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    11.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     8.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     9.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    10.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.567    11.567    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    11.640 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.964    13.604    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    13.681 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.749    15.430    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X0Y47          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int_reg/C
                         clock pessimism              0.310    15.740    
                         clock uncertainty           -0.075    15.665    
    SLICE_X0Y47          FDRE (Setup_fdre_C_D)        0.030    15.695    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int_reg
  -------------------------------------------------------------------
                         required time                         15.695    
                         arrival time                         -10.005    
  -------------------------------------------------------------------
                         slack                                  5.690    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/div_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.530ns  (logic 0.226ns (42.603%)  route 0.304ns (57.398%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.991ns = ( 4.991 - 2.000 ) 
    Source Clock Delay      (SCD):    2.289ns = ( 4.289 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     2.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160     1.443 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.974    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.696     2.696    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.746 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     3.537    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.563 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.726     4.289    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/clk
    SLICE_X0Y51          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.128     4.417 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg4/Q
                         net (fo=9, routed)           0.304     4.721    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/speed_is_10_100_int
    SLICE_X1Y47          LUT4 (Prop_lut4_I2_O)        0.098     4.819 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/div_2_i_1/O
                         net (fo=1, routed)           0.000     4.819    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/div_2_i_1_n_0
    SLICE_X1Y47          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/div_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     2.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479     1.392 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.971    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.971     2.971    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.024 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     3.884    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.913 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.079     4.991    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X1Y47          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/div_2_reg/C
                         clock pessimism             -0.359     4.633    
    SLICE_X1Y47          FDRE (Hold_fdre_C_D)         0.091     4.724    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/div_2_reg
  -------------------------------------------------------------------
                         required time                         -4.724    
                         arrival time                           4.819    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.990ns = ( 4.990 - 2.000 ) 
    Source Clock Delay      (SCD):    2.359ns = ( 4.359 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     2.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160     1.443 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.974    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.696     2.696    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.746 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     3.537    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.563 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.797     4.359    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X1Y46          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.141     4.500 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg0/Q
                         net (fo=1, routed)           0.055     4.556    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync0
    SLICE_X1Y46          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     2.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479     1.392 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.971    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.971     2.971    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.024 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     3.884    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.913 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.078     4.990    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X1Y46          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg1/C
                         clock pessimism             -0.631     4.359    
    SLICE_X1Y46          FDRE (Hold_fdre_C_D)         0.075     4.434    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -4.434    
                         arrival time                           4.556    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.915ns = ( 4.915 - 2.000 ) 
    Source Clock Delay      (SCD):    2.289ns = ( 4.289 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.627ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     2.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160     1.443 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.974    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.696     2.696    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.746 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     3.537    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.563 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.726     4.289    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/clk
    SLICE_X0Y51          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141     4.430 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg0/Q
                         net (fo=1, routed)           0.064     4.494    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync0
    SLICE_X0Y51          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     2.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479     1.392 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.971    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.971     2.971    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.024 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     3.884    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.913 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.003     4.915    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/clk
    SLICE_X0Y51          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg1/C
                         clock pessimism             -0.627     4.289    
    SLICE_X0Y51          FDRE (Hold_fdre_C_D)         0.075     4.364    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -4.364    
                         arrival time                           4.494    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int1_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.215ns  (logic 0.141ns (65.502%)  route 0.074ns (34.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.991ns = ( 4.991 - 2.000 ) 
    Source Clock Delay      (SCD):    2.360ns = ( 4.360 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     2.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160     1.443 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.974    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.696     2.696    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.746 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     3.537    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.563 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.798     4.360    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X0Y47          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.141     4.501 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int_reg/Q
                         net (fo=2, routed)           0.074     4.576    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int
    SLICE_X0Y47          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     2.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479     1.392 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.971    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.971     2.971    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.024 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     3.884    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.913 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.079     4.991    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X0Y47          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int1_reg/C
                         clock pessimism             -0.631     4.360    
    SLICE_X0Y47          FDRE (Hold_fdre_C_D)         0.075     4.435    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int1_reg
  -------------------------------------------------------------------
                         required time                         -4.435    
                         arrival time                           4.576    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.180ns  (logic 0.128ns (70.947%)  route 0.052ns (29.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.907ns = ( 4.907 - 2.000 ) 
    Source Clock Delay      (SCD):    2.281ns = ( 4.281 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.627ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     2.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160     1.443 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.974    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.696     2.696    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.746 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     3.537    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.563 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.718     4.281    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/clk
    SLICE_X5Y63          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.128     4.409 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg0/Q
                         net (fo=1, routed)           0.052     4.461    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync0
    SLICE_X5Y63          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     2.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479     1.392 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.971    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.971     2.971    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.024 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     3.884    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.913 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.995     4.907    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/clk
    SLICE_X5Y63          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg1/C
                         clock pessimism             -0.627     4.281    
    SLICE_X5Y63          FDRE (Hold_fdre_C_D)        -0.008     4.273    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -4.273    
                         arrival time                           4.461    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.186ns  (logic 0.128ns (68.651%)  route 0.058ns (31.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.908ns = ( 4.908 - 2.000 ) 
    Source Clock Delay      (SCD):    2.282ns = ( 4.282 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.627ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     2.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160     1.443 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.974    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.696     2.696    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.746 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     3.537    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.563 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.719     4.282    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/clk
    SLICE_X4Y62          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDRE (Prop_fdre_C_Q)         0.128     4.410 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg0/Q
                         net (fo=1, routed)           0.058     4.468    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync0
    SLICE_X4Y62          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     2.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479     1.392 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.971    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.971     2.971    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.024 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     3.884    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.913 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.996     4.908    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/clk
    SLICE_X4Y62          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg1/C
                         clock pessimism             -0.627     4.282    
    SLICE_X4Y62          FDRE (Hold_fdre_C_D)        -0.008     4.274    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -4.274    
                         arrival time                           4.468    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.637ns  (logic 0.226ns (35.472%)  route 0.411ns (64.528%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.991ns = ( 4.991 - 2.000 ) 
    Source Clock Delay      (SCD):    2.289ns = ( 4.289 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     2.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160     1.443 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.974    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.696     2.696    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.746 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     3.537    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.563 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.726     4.289    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/clk
    SLICE_X0Y51          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.128     4.417 f  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg4/Q
                         net (fo=9, routed)           0.274     4.690    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/speed_is_10_100_int
    SLICE_X1Y48          LUT5 (Prop_lut5_I2_O)        0.098     4.788 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=5, routed)           0.138     4.926    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/counter0
    SLICE_X1Y48          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     2.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479     1.392 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.971    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.971     2.971    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.024 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     3.884    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.913 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.079     4.991    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X1Y48          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/C
                         clock pessimism             -0.359     4.633    
    SLICE_X1Y48          FDRE (Hold_fdre_C_D)         0.072     4.705    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg
  -------------------------------------------------------------------
                         required time                         -4.705    
                         arrival time                           4.926    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/div_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.853%)  route 0.147ns (44.146%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.991ns = ( 4.991 - 2.000 ) 
    Source Clock Delay      (SCD):    2.360ns = ( 4.360 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.615ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     2.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160     1.443 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.974    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.696     2.696    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.746 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     3.537    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.563 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.798     4.360    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X1Y47          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/div_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDRE (Prop_fdre_C_Q)         0.141     4.501 f  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/div_2_reg/Q
                         net (fo=2, routed)           0.147     4.648    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/div_2
    SLICE_X1Y48          LUT2 (Prop_lut2_I1_O)        0.045     4.693 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_i_1/O
                         net (fo=1, routed)           0.000     4.693    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int0
    SLICE_X1Y48          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     2.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479     1.392 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.971    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.971     2.971    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.024 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     3.884    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.913 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.079     4.991    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X1Y48          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C
                         clock pessimism             -0.615     4.376    
    SLICE_X1Y48          FDRE (Hold_fdre_C_D)         0.091     4.467    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg
  -------------------------------------------------------------------
                         required time                         -4.467    
                         arrival time                           4.693    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.990ns = ( 4.990 - 2.000 ) 
    Source Clock Delay      (SCD):    2.359ns = ( 4.359 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     2.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160     1.443 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.974    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.696     2.696    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.746 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     3.537    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.563 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.797     4.359    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X1Y46          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.128     4.487 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg1/Q
                         net (fo=1, routed)           0.116     4.603    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync1
    SLICE_X1Y46          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     2.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479     1.392 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.971    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.971     2.971    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.024 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     3.884    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.913 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.078     4.990    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X1Y46          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg2/C
                         clock pessimism             -0.631     4.359    
    SLICE_X1Y46          FDRE (Hold_fdre_C_D)         0.017     4.376    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -4.376    
                         arrival time                           4.603    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.915ns = ( 4.915 - 2.000 ) 
    Source Clock Delay      (SCD):    2.289ns = ( 4.289 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.627ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     2.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160     1.443 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.974    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.696     2.696    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.746 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     3.537    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.563 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.726     4.289    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/clk
    SLICE_X0Y51          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.128     4.417 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg1/Q
                         net (fo=1, routed)           0.116     4.533    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync1
    SLICE_X0Y51          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     2.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479     1.392 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.971    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.971     2.971    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.024 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     3.884    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.913 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.003     4.915    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/clk
    SLICE_X0Y51          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg2/C
                         clock pessimism             -0.627     4.289    
    SLICE_X0Y51          FDRE (Hold_fdre_C_D)         0.017     4.306    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -4.306    
                         arrival time                           4.533    
  -------------------------------------------------------------------
                         slack                                  0.227    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            1.592         8.000       6.408      BUFGCTRL_X0Y17   tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/I0
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y76     tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y4  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X4Y62      tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg0/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X4Y62      tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg1/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X4Y62      tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg2/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X4Y62      tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg3/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X4Y62      tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg4/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X1Y48      tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X1Y48      tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int1_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y4  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y51      tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y51      tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y51      tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y51      tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y51      tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg4/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y48      tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y48      tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y48      tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y48      tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y47      tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y62      tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y62      tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y62      tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y62      tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y62      tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y62      tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y62      tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y62      tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y62      tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg4/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y62      tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg4/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_global_clock_generation
  To Clock:  clk_out2_global_clock_generation

Setup :            0  Failing Endpoints,  Worst Slack        5.443ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.443ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_crc_mode_wr_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_global_clock_generation rise@10.000ns - clk_out2_global_clock_generation rise@0.000ns)
  Data Path Delay:        4.091ns  (logic 0.905ns (22.123%)  route 3.186ns (77.877%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.669ns = ( 11.669 - 10.000 ) 
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=726, routed)         1.797     1.797    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X23Y49         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.348     2.145 f  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[7]/Q
                         net (fo=67, routed)          1.017     3.163    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_addr[5]
    SLICE_X27Y51         LUT4 (Prop_lut4_I0_O)        0.242     3.405 f  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data[29]_i_3/O
                         net (fo=3, routed)           0.660     4.065    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data_reg[29]_0
    SLICE_X18Y47         LUT6 (Prop_lut6_I4_O)        0.105     4.170 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad[31]_i_4/O
                         net (fo=3, routed)           0.376     4.546    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_speed_d1_reg[0]
    SLICE_X21Y46         LUT5 (Prop_lut5_I4_O)        0.105     4.651 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_tx_ifg_del_en_i_2/O
                         net (fo=5, routed)           0.742     5.393    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_tx_ifg_del_en
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.105     5.498 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_tx_ifg_del_en_i_1/O
                         net (fo=3, routed)           0.390     5.888    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/man_reset.int_mgmt_host_reset_reg
    SLICE_X24Y40         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_crc_mode_wr_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000    10.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    11.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.927     8.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     9.923    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    10.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=726, routed)         1.669    11.669    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_clk
    SLICE_X24Y40         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_crc_mode_wr_reg/C
                         clock pessimism              0.080    11.749    
                         clock uncertainty           -0.066    11.683    
    SLICE_X24Y40         FDRE (Setup_fdre_C_R)       -0.352    11.331    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_crc_mode_wr_reg
  -------------------------------------------------------------------
                         required time                         11.331    
                         arrival time                          -5.888    
  -------------------------------------------------------------------
                         slack                                  5.443    

Slack (MET) :             5.443ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_jumbo_en_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_global_clock_generation rise@10.000ns - clk_out2_global_clock_generation rise@0.000ns)
  Data Path Delay:        4.091ns  (logic 0.905ns (22.123%)  route 3.186ns (77.877%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.669ns = ( 11.669 - 10.000 ) 
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=726, routed)         1.797     1.797    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X23Y49         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.348     2.145 f  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[7]/Q
                         net (fo=67, routed)          1.017     3.163    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_addr[5]
    SLICE_X27Y51         LUT4 (Prop_lut4_I0_O)        0.242     3.405 f  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data[29]_i_3/O
                         net (fo=3, routed)           0.660     4.065    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data_reg[29]_0
    SLICE_X18Y47         LUT6 (Prop_lut6_I4_O)        0.105     4.170 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad[31]_i_4/O
                         net (fo=3, routed)           0.376     4.546    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_speed_d1_reg[0]
    SLICE_X21Y46         LUT5 (Prop_lut5_I4_O)        0.105     4.651 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_tx_ifg_del_en_i_2/O
                         net (fo=5, routed)           0.742     5.393    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_tx_ifg_del_en
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.105     5.498 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_tx_ifg_del_en_i_1/O
                         net (fo=3, routed)           0.390     5.888    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/man_reset.int_mgmt_host_reset_reg
    SLICE_X24Y40         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_jumbo_en_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000    10.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    11.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.927     8.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     9.923    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    10.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=726, routed)         1.669    11.669    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_clk
    SLICE_X24Y40         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_jumbo_en_reg/C
                         clock pessimism              0.080    11.749    
                         clock uncertainty           -0.066    11.683    
    SLICE_X24Y40         FDRE (Setup_fdre_C_R)       -0.352    11.331    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_jumbo_en_reg
  -------------------------------------------------------------------
                         required time                         11.331    
                         arrival time                          -5.888    
  -------------------------------------------------------------------
                         slack                                  5.443    

Slack (MET) :             5.443ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_vlan_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_global_clock_generation rise@10.000ns - clk_out2_global_clock_generation rise@0.000ns)
  Data Path Delay:        4.091ns  (logic 0.905ns (22.123%)  route 3.186ns (77.877%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.669ns = ( 11.669 - 10.000 ) 
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=726, routed)         1.797     1.797    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X23Y49         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.348     2.145 f  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[7]/Q
                         net (fo=67, routed)          1.017     3.163    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_addr[5]
    SLICE_X27Y51         LUT4 (Prop_lut4_I0_O)        0.242     3.405 f  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data[29]_i_3/O
                         net (fo=3, routed)           0.660     4.065    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/ip2bus_data_reg[29]_0
    SLICE_X18Y47         LUT6 (Prop_lut6_I4_O)        0.105     4.170 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad[31]_i_4/O
                         net (fo=3, routed)           0.376     4.546    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_speed_d1_reg[0]
    SLICE_X21Y46         LUT5 (Prop_lut5_I4_O)        0.105     4.651 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_tx_ifg_del_en_i_2/O
                         net (fo=5, routed)           0.742     5.393    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_tx_ifg_del_en
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.105     5.498 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/int_tx_ifg_del_en_i_1/O
                         net (fo=3, routed)           0.390     5.888    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/man_reset.int_mgmt_host_reset_reg
    SLICE_X24Y40         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_vlan_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000    10.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    11.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.927     8.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     9.923    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    10.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=726, routed)         1.669    11.669    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/bus2ip_clk
    SLICE_X24Y40         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_vlan_reg/C
                         clock pessimism              0.080    11.749    
                         clock uncertainty           -0.066    11.683    
    SLICE_X24Y40         FDRE (Setup_fdre_C_R)       -0.352    11.331    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_vlan_reg
  -------------------------------------------------------------------
                         required time                         11.331    
                         arrival time                          -5.888    
  -------------------------------------------------------------------
                         slack                                  5.443    

Slack (MET) :             5.630ns  (required time - arrival time)
  Source:                 reset_gen_0/s_axi_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_lite_control_generate_0/mdio_wr_data_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_global_clock_generation rise@10.000ns - clk_out2_global_clock_generation rise@0.000ns)
  Data Path Delay:        4.177ns  (logic 0.630ns (15.083%)  route 3.547ns (84.917%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.673ns = ( 11.673 - 10.000 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=726, routed)         1.645     1.645    reset_gen_0/clk_out2
    SLICE_X12Y54         FDRE                                         r  reset_gen_0/s_axi_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.398     2.043 r  reset_gen_0/s_axi_resetn_reg/Q
                         net (fo=16, routed)          2.384     4.427    s_axi_lite_control_generate_0/s_axi_resetn
    SLICE_X20Y33         LUT6 (Prop_lut6_I2_O)        0.232     4.659 r  s_axi_lite_control_generate_0/mdio_wr_data[20]_i_1/O
                         net (fo=26, routed)          1.163     5.822    s_axi_lite_control_generate_0/mdio_wr_data_0
    SLICE_X19Y38         FDRE                                         r  s_axi_lite_control_generate_0/mdio_wr_data_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000    10.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    11.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.927     8.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     9.923    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    10.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=726, routed)         1.673    11.673    s_axi_lite_control_generate_0/clk_out2
    SLICE_X19Y38         FDRE                                         r  s_axi_lite_control_generate_0/mdio_wr_data_reg[14]/C
                         clock pessimism              0.013    11.686    
                         clock uncertainty           -0.066    11.620    
    SLICE_X19Y38         FDRE (Setup_fdre_C_CE)      -0.168    11.452    s_axi_lite_control_generate_0/mdio_wr_data_reg[14]
  -------------------------------------------------------------------
                         required time                         11.452    
                         arrival time                          -5.822    
  -------------------------------------------------------------------
                         slack                                  5.630    

Slack (MET) :             5.630ns  (required time - arrival time)
  Source:                 reset_gen_0/s_axi_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_lite_control_generate_0/mdio_wr_data_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_global_clock_generation rise@10.000ns - clk_out2_global_clock_generation rise@0.000ns)
  Data Path Delay:        4.177ns  (logic 0.630ns (15.083%)  route 3.547ns (84.917%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.673ns = ( 11.673 - 10.000 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=726, routed)         1.645     1.645    reset_gen_0/clk_out2
    SLICE_X12Y54         FDRE                                         r  reset_gen_0/s_axi_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.398     2.043 r  reset_gen_0/s_axi_resetn_reg/Q
                         net (fo=16, routed)          2.384     4.427    s_axi_lite_control_generate_0/s_axi_resetn
    SLICE_X20Y33         LUT6 (Prop_lut6_I2_O)        0.232     4.659 r  s_axi_lite_control_generate_0/mdio_wr_data[20]_i_1/O
                         net (fo=26, routed)          1.163     5.822    s_axi_lite_control_generate_0/mdio_wr_data_0
    SLICE_X19Y38         FDRE                                         r  s_axi_lite_control_generate_0/mdio_wr_data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000    10.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    11.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.927     8.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     9.923    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    10.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=726, routed)         1.673    11.673    s_axi_lite_control_generate_0/clk_out2
    SLICE_X19Y38         FDRE                                         r  s_axi_lite_control_generate_0/mdio_wr_data_reg[15]/C
                         clock pessimism              0.013    11.686    
                         clock uncertainty           -0.066    11.620    
    SLICE_X19Y38         FDRE (Setup_fdre_C_CE)      -0.168    11.452    s_axi_lite_control_generate_0/mdio_wr_data_reg[15]
  -------------------------------------------------------------------
                         required time                         11.452    
                         arrival time                          -5.822    
  -------------------------------------------------------------------
                         slack                                  5.630    

Slack (MET) :             5.630ns  (required time - arrival time)
  Source:                 reset_gen_0/s_axi_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_lite_control_generate_0/mdio_wr_data_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_global_clock_generation rise@10.000ns - clk_out2_global_clock_generation rise@0.000ns)
  Data Path Delay:        4.177ns  (logic 0.630ns (15.083%)  route 3.547ns (84.917%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.673ns = ( 11.673 - 10.000 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=726, routed)         1.645     1.645    reset_gen_0/clk_out2
    SLICE_X12Y54         FDRE                                         r  reset_gen_0/s_axi_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.398     2.043 r  reset_gen_0/s_axi_resetn_reg/Q
                         net (fo=16, routed)          2.384     4.427    s_axi_lite_control_generate_0/s_axi_resetn
    SLICE_X20Y33         LUT6 (Prop_lut6_I2_O)        0.232     4.659 r  s_axi_lite_control_generate_0/mdio_wr_data[20]_i_1/O
                         net (fo=26, routed)          1.163     5.822    s_axi_lite_control_generate_0/mdio_wr_data_0
    SLICE_X19Y38         FDRE                                         r  s_axi_lite_control_generate_0/mdio_wr_data_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000    10.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    11.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.927     8.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     9.923    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    10.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=726, routed)         1.673    11.673    s_axi_lite_control_generate_0/clk_out2
    SLICE_X19Y38         FDRE                                         r  s_axi_lite_control_generate_0/mdio_wr_data_reg[16]/C
                         clock pessimism              0.013    11.686    
                         clock uncertainty           -0.066    11.620    
    SLICE_X19Y38         FDRE (Setup_fdre_C_CE)      -0.168    11.452    s_axi_lite_control_generate_0/mdio_wr_data_reg[16]
  -------------------------------------------------------------------
                         required time                         11.452    
                         arrival time                          -5.822    
  -------------------------------------------------------------------
                         slack                                  5.630    

Slack (MET) :             5.630ns  (required time - arrival time)
  Source:                 reset_gen_0/s_axi_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_lite_control_generate_0/mdio_wr_data_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_global_clock_generation rise@10.000ns - clk_out2_global_clock_generation rise@0.000ns)
  Data Path Delay:        4.177ns  (logic 0.630ns (15.083%)  route 3.547ns (84.917%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.673ns = ( 11.673 - 10.000 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=726, routed)         1.645     1.645    reset_gen_0/clk_out2
    SLICE_X12Y54         FDRE                                         r  reset_gen_0/s_axi_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.398     2.043 r  reset_gen_0/s_axi_resetn_reg/Q
                         net (fo=16, routed)          2.384     4.427    s_axi_lite_control_generate_0/s_axi_resetn
    SLICE_X20Y33         LUT6 (Prop_lut6_I2_O)        0.232     4.659 r  s_axi_lite_control_generate_0/mdio_wr_data[20]_i_1/O
                         net (fo=26, routed)          1.163     5.822    s_axi_lite_control_generate_0/mdio_wr_data_0
    SLICE_X19Y38         FDRE                                         r  s_axi_lite_control_generate_0/mdio_wr_data_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000    10.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    11.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.927     8.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     9.923    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    10.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=726, routed)         1.673    11.673    s_axi_lite_control_generate_0/clk_out2
    SLICE_X19Y38         FDRE                                         r  s_axi_lite_control_generate_0/mdio_wr_data_reg[17]/C
                         clock pessimism              0.013    11.686    
                         clock uncertainty           -0.066    11.620    
    SLICE_X19Y38         FDRE (Setup_fdre_C_CE)      -0.168    11.452    s_axi_lite_control_generate_0/mdio_wr_data_reg[17]
  -------------------------------------------------------------------
                         required time                         11.452    
                         arrival time                          -5.822    
  -------------------------------------------------------------------
                         slack                                  5.630    

Slack (MET) :             5.630ns  (required time - arrival time)
  Source:                 reset_gen_0/s_axi_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_lite_control_generate_0/mdio_wr_data_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_global_clock_generation rise@10.000ns - clk_out2_global_clock_generation rise@0.000ns)
  Data Path Delay:        4.177ns  (logic 0.630ns (15.083%)  route 3.547ns (84.917%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.673ns = ( 11.673 - 10.000 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=726, routed)         1.645     1.645    reset_gen_0/clk_out2
    SLICE_X12Y54         FDRE                                         r  reset_gen_0/s_axi_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.398     2.043 r  reset_gen_0/s_axi_resetn_reg/Q
                         net (fo=16, routed)          2.384     4.427    s_axi_lite_control_generate_0/s_axi_resetn
    SLICE_X20Y33         LUT6 (Prop_lut6_I2_O)        0.232     4.659 r  s_axi_lite_control_generate_0/mdio_wr_data[20]_i_1/O
                         net (fo=26, routed)          1.163     5.822    s_axi_lite_control_generate_0/mdio_wr_data_0
    SLICE_X19Y38         FDRE                                         r  s_axi_lite_control_generate_0/mdio_wr_data_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000    10.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    11.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.927     8.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     9.923    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    10.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=726, routed)         1.673    11.673    s_axi_lite_control_generate_0/clk_out2
    SLICE_X19Y38         FDRE                                         r  s_axi_lite_control_generate_0/mdio_wr_data_reg[19]/C
                         clock pessimism              0.013    11.686    
                         clock uncertainty           -0.066    11.620    
    SLICE_X19Y38         FDRE (Setup_fdre_C_CE)      -0.168    11.452    s_axi_lite_control_generate_0/mdio_wr_data_reg[19]
  -------------------------------------------------------------------
                         required time                         11.452    
                         arrival time                          -5.822    
  -------------------------------------------------------------------
                         slack                                  5.630    

Slack (MET) :             5.630ns  (required time - arrival time)
  Source:                 reset_gen_0/s_axi_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_lite_control_generate_0/mdio_wr_data_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_global_clock_generation rise@10.000ns - clk_out2_global_clock_generation rise@0.000ns)
  Data Path Delay:        4.177ns  (logic 0.630ns (15.083%)  route 3.547ns (84.917%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.673ns = ( 11.673 - 10.000 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=726, routed)         1.645     1.645    reset_gen_0/clk_out2
    SLICE_X12Y54         FDRE                                         r  reset_gen_0/s_axi_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.398     2.043 r  reset_gen_0/s_axi_resetn_reg/Q
                         net (fo=16, routed)          2.384     4.427    s_axi_lite_control_generate_0/s_axi_resetn
    SLICE_X20Y33         LUT6 (Prop_lut6_I2_O)        0.232     4.659 r  s_axi_lite_control_generate_0/mdio_wr_data[20]_i_1/O
                         net (fo=26, routed)          1.163     5.822    s_axi_lite_control_generate_0/mdio_wr_data_0
    SLICE_X19Y38         FDRE                                         r  s_axi_lite_control_generate_0/mdio_wr_data_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000    10.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    11.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.927     8.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     9.923    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    10.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=726, routed)         1.673    11.673    s_axi_lite_control_generate_0/clk_out2
    SLICE_X19Y38         FDRE                                         r  s_axi_lite_control_generate_0/mdio_wr_data_reg[20]/C
                         clock pessimism              0.013    11.686    
                         clock uncertainty           -0.066    11.620    
    SLICE_X19Y38         FDRE (Setup_fdre_C_CE)      -0.168    11.452    s_axi_lite_control_generate_0/mdio_wr_data_reg[20]
  -------------------------------------------------------------------
                         required time                         11.452    
                         arrival time                          -5.822    
  -------------------------------------------------------------------
                         slack                                  5.630    

Slack (MET) :             5.636ns  (required time - arrival time)
  Source:                 reset_gen_0/s_axi_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_lite_control_generate_0/axi_wr_data_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_global_clock_generation rise@10.000ns - clk_out2_global_clock_generation rise@0.000ns)
  Data Path Delay:        3.914ns  (logic 0.630ns (16.097%)  route 3.284ns (83.903%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.671ns = ( 11.671 - 10.000 ) 
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=726, routed)         1.645     1.645    reset_gen_0/clk_out2
    SLICE_X12Y54         FDRE                                         r  reset_gen_0/s_axi_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.398     2.043 f  reset_gen_0/s_axi_resetn_reg/Q
                         net (fo=16, routed)          2.351     4.394    reset_gen_0/s_axi_resetn
    SLICE_X20Y34         LUT1 (Prop_lut1_I0_O)        0.232     4.626 r  reset_gen_0/FSM_sequential_axi_state[4]_i_1/O
                         net (fo=38, routed)          0.933     5.559    s_axi_lite_control_generate_0/SR[0]
    SLICE_X20Y38         FDRE                                         r  s_axi_lite_control_generate_0/axi_wr_data_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000    10.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    11.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.927     8.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     9.923    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    10.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=726, routed)         1.671    11.671    s_axi_lite_control_generate_0/clk_out2
    SLICE_X20Y38         FDRE                                         r  s_axi_lite_control_generate_0/axi_wr_data_reg[14]/C
                         clock pessimism              0.013    11.684    
                         clock uncertainty           -0.066    11.618    
    SLICE_X20Y38         FDRE (Setup_fdre_C_R)       -0.423    11.195    s_axi_lite_control_generate_0/axi_wr_data_reg[14]
  -------------------------------------------------------------------
                         required time                         11.195    
                         arrival time                          -5.559    
  -------------------------------------------------------------------
                         slack                                  5.636    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[4].header_field_dist_ram/DP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_global_clock_generation rise@0.000ns - clk_out2_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.537%)  route 0.204ns (55.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.970ns
    Source Clock Delay      (SCD):    0.694ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=726, routed)         0.694     0.694    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X12Y51         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y51         FDRE (Prop_fdre_C_Q)         0.164     0.858 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[2]/Q
                         net (fo=49, routed)          0.204     1.062    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[4].header_field_dist_ram/A2
    SLICE_X12Y50         RAMD64E                                      r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[4].header_field_dist_ram/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=726, routed)         0.970     0.970    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[4].header_field_dist_ram/WCLK
    SLICE_X12Y50         RAMD64E                                      r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[4].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.259     0.710    
    SLICE_X12Y50         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     0.964    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[4].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -0.964    
                         arrival time                           1.062    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[4].header_field_dist_ram/SP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_global_clock_generation rise@0.000ns - clk_out2_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.537%)  route 0.204ns (55.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.970ns
    Source Clock Delay      (SCD):    0.694ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=726, routed)         0.694     0.694    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X12Y51         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y51         FDRE (Prop_fdre_C_Q)         0.164     0.858 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[2]/Q
                         net (fo=49, routed)          0.204     1.062    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[4].header_field_dist_ram/A2
    SLICE_X12Y50         RAMD64E                                      r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[4].header_field_dist_ram/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=726, routed)         0.970     0.970    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[4].header_field_dist_ram/WCLK
    SLICE_X12Y50         RAMD64E                                      r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[4].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.259     0.710    
    SLICE_X12Y50         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     0.964    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[4].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -0.964    
                         arrival time                           1.062    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[5].header_field_dist_ram/DP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_global_clock_generation rise@0.000ns - clk_out2_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.537%)  route 0.204ns (55.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.970ns
    Source Clock Delay      (SCD):    0.694ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=726, routed)         0.694     0.694    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X12Y51         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y51         FDRE (Prop_fdre_C_Q)         0.164     0.858 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[2]/Q
                         net (fo=49, routed)          0.204     1.062    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[5].header_field_dist_ram/A2
    SLICE_X12Y50         RAMD64E                                      r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[5].header_field_dist_ram/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=726, routed)         0.970     0.970    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[5].header_field_dist_ram/WCLK
    SLICE_X12Y50         RAMD64E                                      r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[5].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.259     0.710    
    SLICE_X12Y50         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     0.964    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[5].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -0.964    
                         arrival time                           1.062    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[5].header_field_dist_ram/SP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_global_clock_generation rise@0.000ns - clk_out2_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.537%)  route 0.204ns (55.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.970ns
    Source Clock Delay      (SCD):    0.694ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=726, routed)         0.694     0.694    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X12Y51         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y51         FDRE (Prop_fdre_C_Q)         0.164     0.858 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg[2]/Q
                         net (fo=49, routed)          0.204     1.062    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[5].header_field_dist_ram/A2
    SLICE_X12Y50         RAMD64E                                      r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[5].header_field_dist_ram/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=726, routed)         0.970     0.970    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[5].header_field_dist_ram/WCLK
    SLICE_X12Y50         RAMD64E                                      r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[5].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.259     0.710    
    SLICE_X12Y50         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     0.964    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[5].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -0.964    
                         arrival time                           1.062    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 s_axi_lite_control_generate_0/s_axi_wdata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_data_int_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_global_clock_generation rise@0.000ns - clk_out2_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.141ns (73.267%)  route 0.051ns (26.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.043ns
    Source Clock Delay      (SCD):    0.763ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=726, routed)         0.763     0.763    s_axi_lite_control_generate_0/clk_out2
    SLICE_X19Y40         FDRE                                         r  s_axi_lite_control_generate_0/s_axi_wdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y40         FDRE (Prop_fdre_C_Q)         0.141     0.904 r  s_axi_lite_control_generate_0/s_axi_wdata_reg[16]/Q
                         net (fo=1, routed)           0.051     0.955    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_data[16]
    SLICE_X18Y40         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_data_int_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=726, routed)         1.043     1.043    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_clk
    SLICE_X18Y40         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_data_int_reg[16]/C
                         clock pessimism             -0.267     0.776    
    SLICE_X18Y40         FDRE (Hold_fdre_C_D)         0.076     0.852    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_data_int_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_global_clock_generation rise@0.000ns - clk_out2_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.019%)  route 0.299ns (67.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.044ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=726, routed)         0.691     0.691    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X21Y53         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y53         FDRE (Prop_fdre_C_Q)         0.141     0.832 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=36, routed)          0.299     1.132    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst
    SLICE_X23Y49         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=726, routed)         1.044     1.044    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X23Y49         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[0]/C
                         clock pessimism             -0.008     1.035    
    SLICE_X23Y49         FDRE (Hold_fdre_C_R)        -0.018     1.017    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_global_clock_generation rise@0.000ns - clk_out2_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.019%)  route 0.299ns (67.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.044ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=726, routed)         0.691     0.691    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X21Y53         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y53         FDRE (Prop_fdre_C_Q)         0.141     0.832 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=36, routed)          0.299     1.132    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst
    SLICE_X23Y49         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=726, routed)         1.044     1.044    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X23Y49         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[1]/C
                         clock pessimism             -0.008     1.035    
    SLICE_X23Y49         FDRE (Hold_fdre_C_R)        -0.018     1.017    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_global_clock_generation rise@0.000ns - clk_out2_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.019%)  route 0.299ns (67.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.044ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=726, routed)         0.691     0.691    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X21Y53         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y53         FDRE (Prop_fdre_C_Q)         0.141     0.832 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=36, routed)          0.299     1.132    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst
    SLICE_X23Y49         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=726, routed)         1.044     1.044    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X23Y49         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                         clock pessimism             -0.008     1.035    
    SLICE_X23Y49         FDRE (Hold_fdre_C_R)        -0.018     1.017    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_global_clock_generation rise@0.000ns - clk_out2_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.019%)  route 0.299ns (67.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.044ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=726, routed)         0.691     0.691    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X21Y53         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y53         FDRE (Prop_fdre_C_Q)         0.141     0.832 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=36, routed)          0.299     1.132    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst
    SLICE_X23Y49         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=726, routed)         1.044     1.044    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X23Y49         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/C
                         clock pessimism             -0.008     1.035    
    SLICE_X23Y49         FDRE (Hold_fdre_C_R)        -0.018     1.017    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_global_clock_generation rise@0.000ns - clk_out2_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.019%)  route 0.299ns (67.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.044ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=726, routed)         0.691     0.691    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X21Y53         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y53         FDRE (Prop_fdre_C_Q)         0.141     0.832 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=36, routed)          0.299     1.132    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst
    SLICE_X23Y49         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=726, routed)         1.044     1.044    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X23Y49         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[7]/C
                         clock pessimism             -0.008     1.035    
    SLICE_X23Y49         FDRE (Hold_fdre_C_R)        -0.018     1.017    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.114    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_global_clock_generation
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y3    clock_gen_0/global_clock_generation_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X17Y42     tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_frame_length_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X19Y43     tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_frame_length_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X19Y43     tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_frame_length_reg[3]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X18Y43     tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_frame_length_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X18Y42     tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_frame_length_reg[5]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X18Y43     tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_frame_length_reg[6]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X18Y43     tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_frame_length_reg[7]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X18Y42     tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_frame_length_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X12Y52     tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[4].header_compare_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X12Y52     tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[4].header_compare_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X12Y50     tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[4].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X12Y50     tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[4].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X12Y52     tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[5].header_compare_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X12Y52     tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[5].header_compare_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X12Y50     tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[5].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X12Y50     tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[5].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X12Y53     tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[6].header_compare_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X12Y53     tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[6].header_compare_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X10Y53     tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_compare_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X10Y53     tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_compare_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X10Y50     tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X10Y50     tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_field_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X10Y53     tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_compare_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X10Y53     tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_compare_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X10Y50     tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X10Y50     tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_field_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X10Y51     tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[2].header_compare_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X10Y51     tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[2].header_compare_dist_ram/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_global_clock_generation
  To Clock:  clk_out3_global_clock_generation

Setup :            0  Failing Endpoints,  Worst Slack        3.456ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.456ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_global_clock_generation rise@5.000ns - clk_out3_global_clock_generation rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 0.643ns (41.331%)  route 0.913ns (58.669%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.584ns = ( 6.584 - 5.000 ) 
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.695     1.695    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X2Y73          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.433     2.128 f  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/Q
                         net (fo=2, routed)           0.552     2.680    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[3]
    SLICE_X2Y73          LUT4 (Prop_lut4_I1_O)        0.105     2.785 f  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt[12]_i_3/O
                         net (fo=1, routed)           0.361     3.146    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt[12]_i_3_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I2_O)        0.105     3.251 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     3.251    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt[12]_i_1_n_0
    SLICE_X2Y73          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_global_clock_generation rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     5.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     6.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.927     3.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.452     4.923    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.584     6.584    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X2Y73          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/C
                         clock pessimism              0.111     6.695    
                         clock uncertainty           -0.060     6.635    
    SLICE_X2Y73          FDRE (Setup_fdre_C_D)        0.072     6.707    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          6.707    
                         arrival time                          -3.251    
  -------------------------------------------------------------------
                         slack                                  3.456    

Slack (MET) :             3.472ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_global_clock_generation rise@5.000ns - clk_out3_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.348ns (39.868%)  route 0.525ns (60.132%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.584ns = ( 6.584 - 5.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.694     1.694    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X1Y75          FDPE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDPE (Prop_fdpe_C_Q)         0.348     2.042 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.525     2.567    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X2Y73          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_global_clock_generation rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     5.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     6.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.927     3.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.452     4.923    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.584     6.584    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X2Y73          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/C
                         clock pessimism              0.073     6.657    
                         clock uncertainty           -0.060     6.597    
    SLICE_X2Y73          FDRE (Setup_fdre_C_R)       -0.558     6.039    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          6.039    
                         arrival time                          -2.567    
  -------------------------------------------------------------------
                         slack                                  3.472    

Slack (MET) :             3.472ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_global_clock_generation rise@5.000ns - clk_out3_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.348ns (39.868%)  route 0.525ns (60.132%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.584ns = ( 6.584 - 5.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.694     1.694    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X1Y75          FDPE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDPE (Prop_fdpe_C_Q)         0.348     2.042 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.525     2.567    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X2Y73          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_global_clock_generation rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     5.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     6.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.927     3.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.452     4.923    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.584     6.584    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X2Y73          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]/C
                         clock pessimism              0.073     6.657    
                         clock uncertainty           -0.060     6.597    
    SLICE_X2Y73          FDRE (Setup_fdre_C_R)       -0.558     6.039    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          6.039    
                         arrival time                          -2.567    
  -------------------------------------------------------------------
                         slack                                  3.472    

Slack (MET) :             3.472ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_global_clock_generation rise@5.000ns - clk_out3_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.348ns (39.868%)  route 0.525ns (60.132%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.584ns = ( 6.584 - 5.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.694     1.694    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X1Y75          FDPE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDPE (Prop_fdpe_C_Q)         0.348     2.042 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.525     2.567    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X2Y73          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_global_clock_generation rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     5.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     6.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.927     3.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.452     4.923    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.584     6.584    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X2Y73          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/C
                         clock pessimism              0.073     6.657    
                         clock uncertainty           -0.060     6.597    
    SLICE_X2Y73          FDRE (Setup_fdre_C_R)       -0.558     6.039    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          6.039    
                         arrival time                          -2.567    
  -------------------------------------------------------------------
                         slack                                  3.472    

Slack (MET) :             3.472ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_global_clock_generation rise@5.000ns - clk_out3_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.348ns (39.868%)  route 0.525ns (60.132%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.584ns = ( 6.584 - 5.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.694     1.694    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X1Y75          FDPE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDPE (Prop_fdpe_C_Q)         0.348     2.042 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.525     2.567    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X2Y73          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_global_clock_generation rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     5.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     6.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.927     3.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.452     4.923    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.584     6.584    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X2Y73          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/C
                         clock pessimism              0.073     6.657    
                         clock uncertainty           -0.060     6.597    
    SLICE_X2Y73          FDRE (Setup_fdre_C_R)       -0.558     6.039    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          6.039    
                         arrival time                          -2.567    
  -------------------------------------------------------------------
                         slack                                  3.472    

Slack (MET) :             3.543ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_global_clock_generation rise@5.000ns - clk_out3_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.348ns (39.868%)  route 0.525ns (60.132%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.584ns = ( 6.584 - 5.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.694     1.694    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X1Y75          FDPE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDPE (Prop_fdpe_C_Q)         0.348     2.042 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.525     2.567    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X3Y73          FDSE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_global_clock_generation rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     5.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     6.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.927     3.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.452     4.923    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.584     6.584    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X3Y73          FDSE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/C
                         clock pessimism              0.073     6.657    
                         clock uncertainty           -0.060     6.597    
    SLICE_X3Y73          FDSE (Setup_fdse_C_S)       -0.487     6.110    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          6.110    
                         arrival time                          -2.567    
  -------------------------------------------------------------------
                         slack                                  3.543    

Slack (MET) :             3.543ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_global_clock_generation rise@5.000ns - clk_out3_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.348ns (39.868%)  route 0.525ns (60.132%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.584ns = ( 6.584 - 5.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.694     1.694    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X1Y75          FDPE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDPE (Prop_fdpe_C_Q)         0.348     2.042 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.525     2.567    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X3Y73          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_global_clock_generation rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     5.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     6.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.927     3.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.452     4.923    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.584     6.584    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X3Y73          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
                         clock pessimism              0.073     6.657    
                         clock uncertainty           -0.060     6.597    
    SLICE_X3Y73          FDRE (Setup_fdre_C_R)       -0.487     6.110    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          6.110    
                         arrival time                          -2.567    
  -------------------------------------------------------------------
                         slack                                  3.543    

Slack (MET) :             3.543ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_global_clock_generation rise@5.000ns - clk_out3_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.348ns (39.868%)  route 0.525ns (60.132%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.584ns = ( 6.584 - 5.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.694     1.694    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X1Y75          FDPE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDPE (Prop_fdpe_C_Q)         0.348     2.042 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.525     2.567    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X3Y73          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_global_clock_generation rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     5.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     6.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.927     3.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.452     4.923    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.584     6.584    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X3Y73          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]/C
                         clock pessimism              0.073     6.657    
                         clock uncertainty           -0.060     6.597    
    SLICE_X3Y73          FDRE (Setup_fdre_C_R)       -0.487     6.110    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          6.110    
                         arrival time                          -2.567    
  -------------------------------------------------------------------
                         slack                                  3.543    

Slack (MET) :             3.543ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_global_clock_generation rise@5.000ns - clk_out3_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.348ns (39.868%)  route 0.525ns (60.132%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.584ns = ( 6.584 - 5.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.694     1.694    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X1Y75          FDPE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDPE (Prop_fdpe_C_Q)         0.348     2.042 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.525     2.567    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X3Y73          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_global_clock_generation rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     5.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     6.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.927     3.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.452     4.923    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.584     6.584    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X3Y73          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/C
                         clock pessimism              0.073     6.657    
                         clock uncertainty           -0.060     6.597    
    SLICE_X3Y73          FDRE (Setup_fdre_C_R)       -0.487     6.110    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          6.110    
                         arrival time                          -2.567    
  -------------------------------------------------------------------
                         slack                                  3.543    

Slack (MET) :             3.643ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_global_clock_generation rise@5.000ns - clk_out3_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.348ns (45.033%)  route 0.425ns (54.967%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.584ns = ( 6.584 - 5.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.694     1.694    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X1Y75          FDPE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDPE (Prop_fdpe_C_Q)         0.348     2.042 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          0.425     2.467    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X0Y73          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_global_clock_generation rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     5.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     6.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.927     3.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.452     4.923    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          1.584     6.584    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X0Y73          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/C
                         clock pessimism              0.073     6.657    
                         clock uncertainty           -0.060     6.597    
    SLICE_X0Y73          FDRE (Setup_fdre_C_R)       -0.487     6.110    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          6.110    
                         arrival time                          -2.467    
  -------------------------------------------------------------------
                         slack                                  3.643    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_global_clock_generation rise@0.000ns - clk_out3_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.186ns (77.036%)  route 0.055ns (22.964%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.711ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.711     0.711    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X3Y73          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.141     0.852 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]/Q
                         net (fo=1, routed)           0.055     0.908    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[11]
    SLICE_X2Y73          LUT6 (Prop_lut6_I0_O)        0.045     0.953 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     0.953    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt[12]_i_1_n_0
    SLICE_X2Y73          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.985     0.985    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X2Y73          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/C
                         clock pessimism             -0.260     0.724    
    SLICE_X2Y73          FDRE (Hold_fdre_C_D)         0.120     0.844    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync0/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_global_clock_generation rise@0.000ns - clk_out3_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.984ns
    Source Clock Delay      (SCD):    0.710ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.710     0.710    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X1Y75          FDPE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDPE (Prop_fdpe_C_Q)         0.141     0.851 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync0/Q
                         net (fo=1, routed)           0.055     0.906    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync_reg0
    SLICE_X1Y75          FDPE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.984     0.984    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X1Y75          FDPE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/C
                         clock pessimism             -0.273     0.710    
    SLICE_X1Y75          FDPE (Hold_fdpe_C_D)         0.075     0.785    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         -0.785    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_global_clock_generation rise@0.000ns - clk_out3_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.782%)  route 0.126ns (47.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.711ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.711     0.711    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X0Y73          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     0.852 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/Q
                         net (fo=2, routed)           0.126     0.978    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[5]
    SLICE_X1Y73          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.985     0.985    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X1Y73          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/C
                         clock pessimism             -0.260     0.724    
    SLICE_X1Y73          FDRE (Hold_fdre_C_D)         0.075     0.799    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.799    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_global_clock_generation rise@0.000ns - clk_out3_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.841%)  route 0.121ns (46.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.711ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.711     0.711    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X3Y73          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.141     0.852 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/Q
                         net (fo=2, routed)           0.121     0.973    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[1]
    SLICE_X2Y73          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.985     0.985    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X2Y73          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]/C
                         clock pessimism             -0.260     0.724    
    SLICE_X2Y73          FDRE (Hold_fdre_C_D)         0.060     0.784    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.784    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_global_clock_generation rise@0.000ns - clk_out3_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (58.997%)  route 0.114ns (41.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.711ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.711     0.711    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X2Y73          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.164     0.875 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/Q
                         net (fo=2, routed)           0.114     0.989    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[3]
    SLICE_X0Y73          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.985     0.985    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X0Y73          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/C
                         clock pessimism             -0.260     0.724    
    SLICE_X0Y73          FDRE (Hold_fdre_C_D)         0.070     0.794    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.794    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_global_clock_generation rise@0.000ns - clk_out3_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.994%)  route 0.124ns (43.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.711ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.711     0.711    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X2Y73          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.164     0.875 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/Q
                         net (fo=2, routed)           0.124     0.999    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[9]
    SLICE_X3Y73          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.985     0.985    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X3Y73          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
                         clock pessimism             -0.260     0.724    
    SLICE_X3Y73          FDRE (Hold_fdre_C_D)         0.066     0.790    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.790    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_global_clock_generation rise@0.000ns - clk_out3_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.984ns
    Source Clock Delay      (SCD):    0.710ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.710     0.710    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X1Y75          FDPE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDPE (Prop_fdpe_C_Q)         0.128     0.838 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/Q
                         net (fo=1, routed)           0.116     0.954    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync_reg1
    SLICE_X1Y75          FDPE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.984     0.984    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X1Y75          FDPE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2/C
                         clock pessimism             -0.273     0.710    
    SLICE_X1Y75          FDPE (Hold_fdpe_C_D)         0.017     0.727    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_global_clock_generation rise@0.000ns - clk_out3_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (49.944%)  route 0.128ns (50.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.711ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.711     0.711    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X1Y73          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.128     0.839 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/Q
                         net (fo=2, routed)           0.128     0.967    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[6]
    SLICE_X1Y73          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.985     0.985    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X1Y73          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/C
                         clock pessimism             -0.273     0.711    
    SLICE_X1Y73          FDRE (Hold_fdre_C_D)         0.012     0.723    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.723    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_global_clock_generation rise@0.000ns - clk_out3_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.265%)  route 0.178ns (55.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.711ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.711     0.711    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X3Y73          FDSE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDSE (Prop_fdse_C_Q)         0.141     0.852 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/Q
                         net (fo=2, routed)           0.178     1.030    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[0]
    SLICE_X3Y73          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.985     0.985    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X3Y73          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/C
                         clock pessimism             -0.273     0.711    
    SLICE_X3Y73          FDRE (Hold_fdre_C_D)         0.072     0.783    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.783    
                         arrival time                           1.030    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_global_clock_generation  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_global_clock_generation rise@0.000ns - clk_out3_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.934%)  route 0.187ns (57.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.711ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.711     0.711    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X1Y73          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.141     0.852 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/Q
                         net (fo=2, routed)           0.187     1.040    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[8]
    SLICE_X2Y73          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out3_global_clock_generation
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout3_buf/O
                         net (fo=20, routed)          0.985     0.985    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X2Y73          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/C
                         clock pessimism             -0.260     0.724    
    SLICE_X2Y73          FDRE (Hold_fdre_C_D)         0.063     0.787    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.040    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_global_clock_generation
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y1  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_idelayctrl_common_i/REFCLK
Min Period        n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y1    clock_gen_0/global_clock_generation_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDSE/C              n/a            1.000         5.000       4.000      SLICE_X3Y73      tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X3Y73      tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X3Y73      tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X2Y73      tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X3Y73      tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X2Y73      tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X2Y73      tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_idelayctrl_common_i/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X3Y73      tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y73      tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y73      tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y73      tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y73      tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y73      tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y73      tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y73      tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y73      tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y73      tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X3Y73      tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y73      tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y73      tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y73      tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y73      tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y73      tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y73      tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y73      tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y73      tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y73      tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_global_clock_generation
  To Clock:  clk_out4_global_clock_generation

Setup :            0  Failing Endpoints,  Worst Slack       15.817ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.817ns  (required time - arrival time)
  Source:                 aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_2ms_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_global_clock_generation rise@20.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        3.853ns  (logic 0.704ns (18.274%)  route 3.149ns (81.726%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 21.586 - 20.000 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          1.707     1.707    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X47Y39         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.379     2.086 f  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_counter_reg[3]/Q
                         net (fo=4, routed)           0.700     2.786    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_counter_reg[3]
    SLICE_X46Y40         LUT4 (Prop_lut4_I0_O)        0.105     2.891 f  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_counter[0]_i_6/O
                         net (fo=1, routed)           0.687     3.579    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_counter[0]_i_6_n_0
    SLICE_X46Y40         LUT6 (Prop_lut6_I4_O)        0.105     3.684 f  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_counter[0]_i_3/O
                         net (fo=18, routed)          1.268     4.951    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_counter
    SLICE_X48Y43         LUT3 (Prop_lut3_I1_O)        0.115     5.066 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_2ms_i_1/O
                         net (fo=1, routed)           0.494     5.560    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_2ms_i_1_n_0
    SLICE_X49Y43         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_2ms_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000    20.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    21.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.927    18.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.452    19.923    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    20.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          1.586    21.586    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X49Y43         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_2ms_reg/C
                         clock pessimism              0.096    21.682    
                         clock uncertainty           -0.074    21.609    
    SLICE_X49Y43         FDRE (Setup_fdre_C_D)       -0.232    21.377    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_2ms_reg
  -------------------------------------------------------------------
                         required time                         21.377    
                         arrival time                          -5.560    
  -------------------------------------------------------------------
                         slack                                 15.817    

Slack (MET) :             15.856ns  (required time - arrival time)
  Source:                 aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/reset_time_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/FSM_sequential_tx_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_global_clock_generation rise@20.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        3.860ns  (logic 1.023ns (26.504%)  route 2.837ns (73.496%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 21.586 - 20.000 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          1.709     1.709    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X50Y42         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/reset_time_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y42         FDRE (Prop_fdre_C_Q)         0.379     2.088 f  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/reset_time_out_reg/Q
                         net (fo=27, routed)          1.301     3.389    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/reset_time_out
    SLICE_X48Y43         LUT3 (Prop_lut3_I1_O)        0.105     3.494 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/FSM_sequential_tx_state[3]_i_11/O
                         net (fo=1, routed)           0.793     4.287    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/FSM_sequential_tx_state[3]_i_11_n_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I0_O)        0.105     4.392 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/FSM_sequential_tx_state[3]_i_7/O
                         net (fo=1, routed)           0.000     4.392    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/FSM_sequential_tx_state[3]_i_7_n_0
    SLICE_X50Y43         MUXF7 (Prop_muxf7_I1_O)      0.182     4.574 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/FSM_sequential_tx_state_reg[3]_i_3/O
                         net (fo=1, routed)           0.338     4.912    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_pll0lock_cdc_sync/FSM_sequential_tx_state_reg[1]
    SLICE_X49Y43         LUT5 (Prop_lut5_I1_O)        0.252     5.164 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_pll0lock_cdc_sync/FSM_sequential_tx_state[3]_i_1/O
                         net (fo=4, routed)           0.405     5.569    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_pll0lock_cdc_sync_n_1
    SLICE_X49Y42         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/FSM_sequential_tx_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000    20.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    21.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.927    18.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.452    19.923    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    20.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          1.586    21.586    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X49Y42         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/FSM_sequential_tx_state_reg[1]/C
                         clock pessimism              0.080    21.666    
                         clock uncertainty           -0.074    21.593    
    SLICE_X49Y42         FDRE (Setup_fdre_C_CE)      -0.168    21.425    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/FSM_sequential_tx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         21.425    
                         arrival time                          -5.569    
  -------------------------------------------------------------------
                         slack                                 15.856    

Slack (MET) :             15.995ns  (required time - arrival time)
  Source:                 aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/reset_time_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/FSM_sequential_tx_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_global_clock_generation rise@20.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        3.752ns  (logic 1.023ns (27.265%)  route 2.729ns (72.734%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 21.586 - 20.000 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          1.709     1.709    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X50Y42         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/reset_time_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y42         FDRE (Prop_fdre_C_Q)         0.379     2.088 f  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/reset_time_out_reg/Q
                         net (fo=27, routed)          1.301     3.389    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/reset_time_out
    SLICE_X48Y43         LUT3 (Prop_lut3_I1_O)        0.105     3.494 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/FSM_sequential_tx_state[3]_i_11/O
                         net (fo=1, routed)           0.793     4.287    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/FSM_sequential_tx_state[3]_i_11_n_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I0_O)        0.105     4.392 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/FSM_sequential_tx_state[3]_i_7/O
                         net (fo=1, routed)           0.000     4.392    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/FSM_sequential_tx_state[3]_i_7_n_0
    SLICE_X50Y43         MUXF7 (Prop_muxf7_I1_O)      0.182     4.574 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/FSM_sequential_tx_state_reg[3]_i_3/O
                         net (fo=1, routed)           0.338     4.912    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_pll0lock_cdc_sync/FSM_sequential_tx_state_reg[1]
    SLICE_X49Y43         LUT5 (Prop_lut5_I1_O)        0.252     5.164 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_pll0lock_cdc_sync/FSM_sequential_tx_state[3]_i_1/O
                         net (fo=4, routed)           0.297     5.461    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_pll0lock_cdc_sync_n_1
    SLICE_X48Y43         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/FSM_sequential_tx_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000    20.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    21.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.927    18.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.452    19.923    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    20.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          1.586    21.586    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X48Y43         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/FSM_sequential_tx_state_reg[3]/C
                         clock pessimism              0.080    21.666    
                         clock uncertainty           -0.074    21.593    
    SLICE_X48Y43         FDRE (Setup_fdre_C_CE)      -0.136    21.457    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/FSM_sequential_tx_state_reg[3]
  -------------------------------------------------------------------
                         required time                         21.457    
                         arrival time                          -5.461    
  -------------------------------------------------------------------
                         slack                                 15.995    

Slack (MET) :             16.030ns  (required time - arrival time)
  Source:                 aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/reset_time_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/FSM_sequential_tx_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_global_clock_generation rise@20.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        3.717ns  (logic 1.023ns (27.521%)  route 2.694ns (72.479%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 21.586 - 20.000 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          1.709     1.709    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X50Y42         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/reset_time_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y42         FDRE (Prop_fdre_C_Q)         0.379     2.088 f  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/reset_time_out_reg/Q
                         net (fo=27, routed)          1.301     3.389    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/reset_time_out
    SLICE_X48Y43         LUT3 (Prop_lut3_I1_O)        0.105     3.494 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/FSM_sequential_tx_state[3]_i_11/O
                         net (fo=1, routed)           0.793     4.287    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/FSM_sequential_tx_state[3]_i_11_n_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I0_O)        0.105     4.392 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/FSM_sequential_tx_state[3]_i_7/O
                         net (fo=1, routed)           0.000     4.392    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/FSM_sequential_tx_state[3]_i_7_n_0
    SLICE_X50Y43         MUXF7 (Prop_muxf7_I1_O)      0.182     4.574 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/FSM_sequential_tx_state_reg[3]_i_3/O
                         net (fo=1, routed)           0.338     4.912    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_pll0lock_cdc_sync/FSM_sequential_tx_state_reg[1]
    SLICE_X49Y43         LUT5 (Prop_lut5_I1_O)        0.252     5.164 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_pll0lock_cdc_sync/FSM_sequential_tx_state[3]_i_1/O
                         net (fo=4, routed)           0.262     5.426    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_pll0lock_cdc_sync_n_1
    SLICE_X48Y42         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/FSM_sequential_tx_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000    20.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    21.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.927    18.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.452    19.923    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    20.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          1.586    21.586    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X48Y42         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/FSM_sequential_tx_state_reg[0]/C
                         clock pessimism              0.080    21.666    
                         clock uncertainty           -0.074    21.593    
    SLICE_X48Y42         FDRE (Setup_fdre_C_CE)      -0.136    21.457    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/FSM_sequential_tx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         21.457    
                         arrival time                          -5.426    
  -------------------------------------------------------------------
                         slack                                 16.030    

Slack (MET) :             16.030ns  (required time - arrival time)
  Source:                 aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/reset_time_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/FSM_sequential_tx_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_global_clock_generation rise@20.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        3.717ns  (logic 1.023ns (27.521%)  route 2.694ns (72.479%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 21.586 - 20.000 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          1.709     1.709    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X50Y42         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/reset_time_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y42         FDRE (Prop_fdre_C_Q)         0.379     2.088 f  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/reset_time_out_reg/Q
                         net (fo=27, routed)          1.301     3.389    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/reset_time_out
    SLICE_X48Y43         LUT3 (Prop_lut3_I1_O)        0.105     3.494 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/FSM_sequential_tx_state[3]_i_11/O
                         net (fo=1, routed)           0.793     4.287    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/FSM_sequential_tx_state[3]_i_11_n_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I0_O)        0.105     4.392 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/FSM_sequential_tx_state[3]_i_7/O
                         net (fo=1, routed)           0.000     4.392    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/FSM_sequential_tx_state[3]_i_7_n_0
    SLICE_X50Y43         MUXF7 (Prop_muxf7_I1_O)      0.182     4.574 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/FSM_sequential_tx_state_reg[3]_i_3/O
                         net (fo=1, routed)           0.338     4.912    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_pll0lock_cdc_sync/FSM_sequential_tx_state_reg[1]
    SLICE_X49Y43         LUT5 (Prop_lut5_I1_O)        0.252     5.164 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_pll0lock_cdc_sync/FSM_sequential_tx_state[3]_i_1/O
                         net (fo=4, routed)           0.262     5.426    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_pll0lock_cdc_sync_n_1
    SLICE_X48Y42         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/FSM_sequential_tx_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000    20.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    21.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.927    18.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.452    19.923    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    20.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          1.586    21.586    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X48Y42         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/FSM_sequential_tx_state_reg[2]/C
                         clock pessimism              0.080    21.666    
                         clock uncertainty           -0.074    21.593    
    SLICE_X48Y42         FDRE (Setup_fdre_C_CE)      -0.136    21.457    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/FSM_sequential_tx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         21.457    
                         arrival time                          -5.426    
  -------------------------------------------------------------------
                         slack                                 16.030    

Slack (MET) :             16.899ns  (required time - arrival time)
  Source:                 aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_counter_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_global_clock_generation rise@20.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        2.835ns  (logic 0.589ns (20.779%)  route 2.246ns (79.221%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 21.586 - 20.000 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          1.707     1.707    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X47Y39         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.379     2.086 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_counter_reg[3]/Q
                         net (fo=4, routed)           0.700     2.786    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_counter_reg[3]
    SLICE_X46Y40         LUT4 (Prop_lut4_I0_O)        0.105     2.891 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_counter[0]_i_6/O
                         net (fo=1, routed)           0.687     3.579    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_counter[0]_i_6_n_0
    SLICE_X46Y40         LUT6 (Prop_lut6_I4_O)        0.105     3.684 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_counter[0]_i_3/O
                         net (fo=18, routed)          0.858     4.542    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_counter
    SLICE_X47Y43         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_counter_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000    20.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    21.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.927    18.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.452    19.923    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    20.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          1.586    21.586    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X47Y43         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_counter_reg[16]/C
                         clock pessimism              0.096    21.682    
                         clock uncertainty           -0.074    21.609    
    SLICE_X47Y43         FDRE (Setup_fdre_C_CE)      -0.168    21.441    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         21.441    
                         arrival time                          -4.542    
  -------------------------------------------------------------------
                         slack                                 16.899    

Slack (MET) :             17.010ns  (required time - arrival time)
  Source:                 aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_counter_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_global_clock_generation rise@20.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        2.724ns  (logic 0.589ns (21.624%)  route 2.135ns (78.376%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 21.586 - 20.000 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          1.707     1.707    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X47Y39         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.379     2.086 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_counter_reg[3]/Q
                         net (fo=4, routed)           0.700     2.786    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_counter_reg[3]
    SLICE_X46Y40         LUT4 (Prop_lut4_I0_O)        0.105     2.891 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_counter[0]_i_6/O
                         net (fo=1, routed)           0.687     3.579    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_counter[0]_i_6_n_0
    SLICE_X46Y40         LUT6 (Prop_lut6_I4_O)        0.105     3.684 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_counter[0]_i_3/O
                         net (fo=18, routed)          0.747     4.431    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_counter
    SLICE_X47Y42         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_counter_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000    20.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    21.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.927    18.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.452    19.923    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    20.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          1.586    21.586    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X47Y42         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_counter_reg[12]/C
                         clock pessimism              0.096    21.682    
                         clock uncertainty           -0.074    21.609    
    SLICE_X47Y42         FDRE (Setup_fdre_C_CE)      -0.168    21.441    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         21.441    
                         arrival time                          -4.431    
  -------------------------------------------------------------------
                         slack                                 17.010    

Slack (MET) :             17.010ns  (required time - arrival time)
  Source:                 aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_counter_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_global_clock_generation rise@20.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        2.724ns  (logic 0.589ns (21.624%)  route 2.135ns (78.376%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 21.586 - 20.000 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          1.707     1.707    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X47Y39         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.379     2.086 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_counter_reg[3]/Q
                         net (fo=4, routed)           0.700     2.786    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_counter_reg[3]
    SLICE_X46Y40         LUT4 (Prop_lut4_I0_O)        0.105     2.891 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_counter[0]_i_6/O
                         net (fo=1, routed)           0.687     3.579    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_counter[0]_i_6_n_0
    SLICE_X46Y40         LUT6 (Prop_lut6_I4_O)        0.105     3.684 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_counter[0]_i_3/O
                         net (fo=18, routed)          0.747     4.431    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_counter
    SLICE_X47Y42         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_counter_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000    20.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    21.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.927    18.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.452    19.923    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    20.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          1.586    21.586    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X47Y42         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_counter_reg[13]/C
                         clock pessimism              0.096    21.682    
                         clock uncertainty           -0.074    21.609    
    SLICE_X47Y42         FDRE (Setup_fdre_C_CE)      -0.168    21.441    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         21.441    
                         arrival time                          -4.431    
  -------------------------------------------------------------------
                         slack                                 17.010    

Slack (MET) :             17.010ns  (required time - arrival time)
  Source:                 aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_counter_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_global_clock_generation rise@20.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        2.724ns  (logic 0.589ns (21.624%)  route 2.135ns (78.376%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 21.586 - 20.000 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          1.707     1.707    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X47Y39         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.379     2.086 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_counter_reg[3]/Q
                         net (fo=4, routed)           0.700     2.786    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_counter_reg[3]
    SLICE_X46Y40         LUT4 (Prop_lut4_I0_O)        0.105     2.891 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_counter[0]_i_6/O
                         net (fo=1, routed)           0.687     3.579    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_counter[0]_i_6_n_0
    SLICE_X46Y40         LUT6 (Prop_lut6_I4_O)        0.105     3.684 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_counter[0]_i_3/O
                         net (fo=18, routed)          0.747     4.431    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_counter
    SLICE_X47Y42         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_counter_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000    20.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    21.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.927    18.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.452    19.923    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    20.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          1.586    21.586    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X47Y42         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_counter_reg[14]/C
                         clock pessimism              0.096    21.682    
                         clock uncertainty           -0.074    21.609    
    SLICE_X47Y42         FDRE (Setup_fdre_C_CE)      -0.168    21.441    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         21.441    
                         arrival time                          -4.431    
  -------------------------------------------------------------------
                         slack                                 17.010    

Slack (MET) :             17.010ns  (required time - arrival time)
  Source:                 aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_counter_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_global_clock_generation rise@20.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        2.724ns  (logic 0.589ns (21.624%)  route 2.135ns (78.376%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 21.586 - 20.000 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          1.707     1.707    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X47Y39         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.379     2.086 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_counter_reg[3]/Q
                         net (fo=4, routed)           0.700     2.786    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_counter_reg[3]
    SLICE_X46Y40         LUT4 (Prop_lut4_I0_O)        0.105     2.891 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_counter[0]_i_6/O
                         net (fo=1, routed)           0.687     3.579    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_counter[0]_i_6_n_0
    SLICE_X46Y40         LUT6 (Prop_lut6_I4_O)        0.105     3.684 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_counter[0]_i_3/O
                         net (fo=18, routed)          0.747     4.431    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_counter
    SLICE_X47Y42         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_counter_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000    20.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    21.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.927    18.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.452    19.923    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    20.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          1.586    21.586    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X47Y42         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_counter_reg[15]/C
                         clock pessimism              0.096    21.682    
                         clock uncertainty           -0.074    21.609    
    SLICE_X47Y42         FDRE (Setup_fdre_C_CE)      -0.168    21.441    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/time_out_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         21.441    
                         arrival time                          -4.431    
  -------------------------------------------------------------------
                         slack                                 17.010    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_pll0lock_cdc_sync/s_level_out_d1_aurora_8b10b_tx_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_pll0lock_cdc_sync/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_global_clock_generation rise@0.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.002ns
    Source Clock Delay      (SCD):    0.724ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          0.724     0.724    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_pll0lock_cdc_sync/init_clk_in
    SLICE_X49Y43         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_pll0lock_cdc_sync/s_level_out_d1_aurora_8b10b_tx_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         FDRE (Prop_fdre_C_Q)         0.141     0.865 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_pll0lock_cdc_sync/s_level_out_d1_aurora_8b10b_tx_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     0.920    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_pll0lock_cdc_sync/s_level_out_d1_aurora_8b10b_tx_cdc_to
    SLICE_X49Y43         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_pll0lock_cdc_sync/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          1.002     1.002    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_pll0lock_cdc_sync/init_clk_in
    SLICE_X49Y43         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_pll0lock_cdc_sync/s_level_out_d2_reg/C
                         clock pessimism             -0.278     0.724    
    SLICE_X49Y43         FDRE (Hold_fdre_C_D)         0.075     0.799    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_pll0lock_cdc_sync/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.799    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_global_clock_generation rise@0.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.652%)  route 0.093ns (33.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.002ns
    Source Clock Delay      (SCD):    0.724ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          0.724     0.724    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X47Y45         FDCE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDCE (Prop_fdce_C_Q)         0.141     0.865 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[0]/Q
                         net (fo=8, routed)           0.093     0.958    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg__0[0]
    SLICE_X46Y45         LUT6 (Prop_lut6_I3_O)        0.045     1.003 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.003    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/p_0_in[5]
    SLICE_X46Y45         FDCE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          1.002     1.002    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X46Y45         FDCE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism             -0.265     0.737    
    SLICE_X46Y45         FDCE (Hold_fdce_C_D)         0.121     0.858    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.003    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_d1_aurora_8b10b_tx_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_global_clock_generation rise@0.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.002ns
    Source Clock Delay      (SCD):    0.724ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          0.724     0.724    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_time_out_wait_bypass_cdc_sync/init_clk_in
    SLICE_X46Y43         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_d1_aurora_8b10b_tx_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDRE (Prop_fdre_C_Q)         0.164     0.888 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_d1_aurora_8b10b_tx_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     0.943    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_d1_aurora_8b10b_tx_cdc_to
    SLICE_X46Y43         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          1.002     1.002    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_time_out_wait_bypass_cdc_sync/init_clk_in
    SLICE_X46Y43         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_d2_reg/C
                         clock pessimism             -0.278     0.724    
    SLICE_X46Y43         FDRE (Hold_fdre_C_D)         0.060     0.784    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_time_out_wait_bypass_cdc_sync/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.784    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 aurora_8b10b_tx_0/inst/gt_reset_cdc_sync/s_level_out_d1_aurora_8b10b_tx_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_tx_0/inst/gt_reset_cdc_sync/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_global_clock_generation rise@0.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.001ns
    Source Clock Delay      (SCD):    0.723ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          0.723     0.723    aurora_8b10b_tx_0/inst/gt_reset_cdc_sync/init_clk_in
    SLICE_X46Y42         FDRE                                         r  aurora_8b10b_tx_0/inst/gt_reset_cdc_sync/s_level_out_d1_aurora_8b10b_tx_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         FDRE (Prop_fdre_C_Q)         0.164     0.887 r  aurora_8b10b_tx_0/inst/gt_reset_cdc_sync/s_level_out_d1_aurora_8b10b_tx_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     0.942    aurora_8b10b_tx_0/inst/gt_reset_cdc_sync/s_level_out_d1_aurora_8b10b_tx_cdc_to
    SLICE_X46Y42         FDRE                                         r  aurora_8b10b_tx_0/inst/gt_reset_cdc_sync/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          1.001     1.001    aurora_8b10b_tx_0/inst/gt_reset_cdc_sync/init_clk_in
    SLICE_X46Y42         FDRE                                         r  aurora_8b10b_tx_0/inst/gt_reset_cdc_sync/s_level_out_d2_reg/C
                         clock pessimism             -0.278     0.723    
    SLICE_X46Y42         FDRE (Hold_fdre_C_D)         0.060     0.783    aurora_8b10b_tx_0/inst/gt_reset_cdc_sync/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.783    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_TXRESETDONE_cdc_sync/s_level_out_d1_aurora_8b10b_tx_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_TXRESETDONE_cdc_sync/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_global_clock_generation rise@0.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    0.721ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          0.721     0.721    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_TXRESETDONE_cdc_sync/init_clk_in
    SLICE_X48Y37         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_TXRESETDONE_cdc_sync/s_level_out_d1_aurora_8b10b_tx_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37         FDRE (Prop_fdre_C_Q)         0.164     0.885 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_TXRESETDONE_cdc_sync/s_level_out_d1_aurora_8b10b_tx_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     0.940    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_TXRESETDONE_cdc_sync/s_level_out_d1_aurora_8b10b_tx_cdc_to
    SLICE_X48Y37         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_TXRESETDONE_cdc_sync/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          0.998     0.998    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_TXRESETDONE_cdc_sync/init_clk_in
    SLICE_X48Y37         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_TXRESETDONE_cdc_sync/s_level_out_d2_reg/C
                         clock pessimism             -0.277     0.721    
    SLICE_X48Y37         FDRE (Hold_fdre_C_D)         0.060     0.781    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_TXRESETDONE_cdc_sync/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.781    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 aurora_8b10b_tx_0/inst/support_reset_logic_i/debounce_gt_rst_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_global_clock_generation rise@0.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.246ns (82.193%)  route 0.053ns (17.807%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.001ns
    Source Clock Delay      (SCD):    0.723ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          0.723     0.723    aurora_8b10b_tx_0/inst/support_reset_logic_i/init_clk_in
    SLICE_X46Y42         FDRE                                         r  aurora_8b10b_tx_0/inst/support_reset_logic_i/debounce_gt_rst_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         FDRE (Prop_fdre_C_Q)         0.148     0.871 r  aurora_8b10b_tx_0/inst/support_reset_logic_i/debounce_gt_rst_r_reg[3]/Q
                         net (fo=1, routed)           0.053     0.924    aurora_8b10b_tx_0/inst/support_reset_logic_i/debounce_gt_rst_r[3]
    SLICE_X46Y42         LUT4 (Prop_lut4_I1_O)        0.098     1.022 r  aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r0/O
                         net (fo=1, routed)           0.000     1.022    aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r0_n_0
    SLICE_X46Y42         FDRE                                         r  aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          1.001     1.001    aurora_8b10b_tx_0/inst/support_reset_logic_i/init_clk_in
    SLICE_X46Y42         FDRE                                         r  aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r_reg/C
                         clock pessimism             -0.278     0.723    
    SLICE_X46Y42         FDRE (Hold_fdre_C_D)         0.121     0.844    aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r_reg
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_global_clock_generation rise@0.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.209ns (72.415%)  route 0.080ns (27.585%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.002ns
    Source Clock Delay      (SCD):    0.724ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          0.724     0.724    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X46Y45         FDCE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDCE (Prop_fdce_C_Q)         0.164     0.888 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[4]/Q
                         net (fo=5, routed)           0.080     0.967    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg__0[4]
    SLICE_X47Y45         LUT5 (Prop_lut5_I1_O)        0.045     1.012 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.012    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/p_0_in[6]
    SLICE_X47Y45         FDCE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          1.002     1.002    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X47Y45         FDCE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism             -0.265     0.737    
    SLICE_X47Y45         FDCE (Hold_fdce_C_D)         0.092     0.829    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/pll_reset_asserted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/PLL0_RESET_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_global_clock_generation rise@0.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.499%)  route 0.107ns (36.501%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.001ns
    Source Clock Delay      (SCD):    0.723ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          0.723     0.723    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X50Y42         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/pll_reset_asserted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y42         FDRE (Prop_fdre_C_Q)         0.141     0.864 f  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/pll_reset_asserted_reg/Q
                         net (fo=3, routed)           0.107     0.971    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/pll_reset_asserted_reg_n_0
    SLICE_X51Y42         LUT6 (Prop_lut6_I0_O)        0.045     1.016 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/PLL0_RESET_i_1/O
                         net (fo=1, routed)           0.000     1.016    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/PLL0_RESET_i_1_n_0
    SLICE_X51Y42         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/PLL0_RESET_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          1.001     1.001    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X51Y42         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/PLL0_RESET_reg/C
                         clock pessimism             -0.265     0.736    
    SLICE_X51Y42         FDRE (Hold_fdre_C_D)         0.091     0.827    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/PLL0_RESET_reg
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_done_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_global_clock_generation rise@0.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.209ns (63.219%)  route 0.122ns (36.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.002ns
    Source Clock Delay      (SCD):    0.724ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          0.724     0.724    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X46Y45         FDCE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDCE (Prop_fdce_C_Q)         0.164     0.888 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[5]/Q
                         net (fo=5, routed)           0.122     1.009    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg__0[5]
    SLICE_X48Y45         LUT6 (Prop_lut6_I2_O)        0.045     1.054 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_done_i_1/O
                         net (fo=1, routed)           0.000     1.054    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_done_i_1_n_0
    SLICE_X48Y45         FDCE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          1.002     1.002    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X48Y45         FDCE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_done_reg/C
                         clock pessimism             -0.262     0.740    
    SLICE_X48Y45         FDCE (Hold_fdce_C_D)         0.120     0.860    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                         -0.860    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/mmcm_lock_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/mmcm_lock_reclocked_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_global_clock_generation rise@0.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.209ns (66.885%)  route 0.103ns (33.115%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    0.721ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          0.721     0.721    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X46Y37         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/mmcm_lock_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDRE (Prop_fdre_C_Q)         0.164     0.885 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/mmcm_lock_count_reg[8]/Q
                         net (fo=4, routed)           0.103     0.988    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/Q[0]
    SLICE_X47Y37         LUT5 (Prop_lut5_I3_O)        0.045     1.033 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync/mmcm_lock_reclocked_i_1/O
                         net (fo=1, routed)           0.000     1.033    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_mmcm_lock_reclocked_cdc_sync_n_0
    SLICE_X47Y37         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/mmcm_lock_reclocked_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          0.998     0.998    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X47Y37         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/mmcm_lock_reclocked_reg/C
                         clock pessimism             -0.264     0.734    
    SLICE_X47Y37         FDRE (Hold_fdre_C_D)         0.091     0.825    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/mmcm_lock_reclocked_reg
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           1.033    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_global_clock_generation
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin                      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period        n/a     BUFG/I                       n/a            1.592         20.000      18.408     BUFGCTRL_X0Y4      clock_gen_0/global_clock_generation_0/inst/clkout4_buf/I
Min Period        n/a     GTPE2_COMMON/PLL0LOCKDETCLK  n/a            1.538         20.000      18.462     GTPE2_COMMON_X0Y0  aurora_8b10b_tx_0/inst/gt_common_support/gtpe2_common_0_i/PLL0LOCKDETCLK
Min Period        n/a     MMCME2_ADV/CLKOUT3           n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2    clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C                       n/a            1.000         20.000      19.000     SLICE_X48Y44       aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/core_reset_logic_i/tx_lock_cdc_sync/p_level_in_d1_cdc_from_reg/C
Min Period        n/a     FDRE/C                       n/a            1.000         20.000      19.000     SLICE_X48Y44       aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/core_reset_logic_i/tx_lock_comb_r_reg/C
Min Period        n/a     FDRE/C                       n/a            1.000         20.000      19.000     SLICE_X51Y29       aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rst_cdc_sync/p_level_in_d1_cdc_from_reg/C
Min Period        n/a     FDRE/C                       n/a            1.000         20.000      19.000     SLICE_X48Y42       aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/FSM_sequential_tx_state_reg[0]/C
Min Period        n/a     FDRE/C                       n/a            1.000         20.000      19.000     SLICE_X49Y42       aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/FSM_sequential_tx_state_reg[1]/C
Min Period        n/a     FDRE/C                       n/a            1.000         20.000      19.000     SLICE_X48Y42       aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/FSM_sequential_tx_state_reg[2]/C
Min Period        n/a     FDRE/C                       n/a            1.000         20.000      19.000     SLICE_X48Y43       aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/FSM_sequential_tx_state_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3           n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2    clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         10.000      9.500      SLICE_X48Y44       aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/core_reset_logic_i/tx_lock_cdc_sync/p_level_in_d1_cdc_from_reg/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         10.000      9.500      SLICE_X48Y44       aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/core_reset_logic_i/tx_lock_comb_r_reg/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         10.000      9.500      SLICE_X48Y42       aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/FSM_sequential_tx_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         10.000      9.500      SLICE_X49Y42       aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/FSM_sequential_tx_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         10.000      9.500      SLICE_X48Y42       aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/FSM_sequential_tx_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         10.000      9.500      SLICE_X48Y43       aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/FSM_sequential_tx_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         10.000      9.500      SLICE_X51Y42       aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/PLL0_RESET_reg/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         10.000      9.500      SLICE_X51Y44       aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/TXUSERRDY_reg/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         10.000      9.500      SLICE_X51Y44       aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/gttxreset_i_reg/C
Low Pulse Width   Slow    FDCE/C                       n/a            0.500         10.000      9.500      SLICE_X47Y45       aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[0]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         10.000      9.500      SLICE_X48Y44       aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/core_reset_logic_i/tx_lock_cdc_sync/p_level_in_d1_cdc_from_reg/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         10.000      9.500      SLICE_X48Y44       aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/core_reset_logic_i/tx_lock_comb_r_reg/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         10.000      9.500      SLICE_X48Y42       aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/FSM_sequential_tx_state_reg[0]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         10.000      9.500      SLICE_X49Y42       aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/FSM_sequential_tx_state_reg[1]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         10.000      9.500      SLICE_X48Y42       aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/FSM_sequential_tx_state_reg[2]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         10.000      9.500      SLICE_X48Y43       aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/FSM_sequential_tx_state_reg[3]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         10.000      9.500      SLICE_X51Y42       aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/PLL0_RESET_reg/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         10.000      9.500      SLICE_X51Y44       aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/TXUSERRDY_reg/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         10.000      9.500      SLICE_X51Y44       aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/gttxreset_i_reg/C
High Pulse Width  Fast    FDCE/C                       n/a            0.500         10.000      9.500      SLICE_X47Y45       aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_global_clock_generation
  To Clock:  clk_out5_global_clock_generation

Setup :            0  Failing Endpoints,  Worst Slack       17.697ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.697ns  (required time - arrival time)
  Source:                 aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_global_clock_generation rise@20.000ns - clk_out5_global_clock_generation rise@0.000ns)
  Data Path Delay:        2.001ns  (logic 0.913ns (45.625%)  route 1.088ns (54.375%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 21.577 - 20.000 ) 
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=17, routed)          1.931     1.931    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/drpclk_in
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                                r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.808     2.739 f  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/DRPRDY
                         net (fo=3, routed)           1.088     3.827    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/gtrxreset_o_reg_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I2_O)        0.105     3.932 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i//FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     3.932    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i//FSM_sequential_state[1]_i_1_n_0
    SLICE_X50Y30         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_global_clock_generation rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000    20.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    21.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.927    18.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.452    19.923    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    20.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=17, routed)          1.577    21.577    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/drpclk_in
    SLICE_X50Y30         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.096    21.673    
                         clock uncertainty           -0.074    21.600    
    SLICE_X50Y30         FDRE (Setup_fdre_C_D)        0.030    21.630    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         21.630    
                         arrival time                          -3.932    
  -------------------------------------------------------------------
                         slack                                 17.697    

Slack (MET) :             17.933ns  (required time - arrival time)
  Source:                 aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_global_clock_generation rise@20.000ns - clk_out5_global_clock_generation rise@0.000ns)
  Data Path Delay:        1.767ns  (logic 0.913ns (51.655%)  route 0.854ns (48.345%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 21.577 - 20.000 ) 
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=17, routed)          1.931     1.931    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/drpclk_in
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                                r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.808     2.739 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/DRPRDY
                         net (fo=3, routed)           0.854     3.594    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/gtrxreset_o_reg_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I0_O)        0.105     3.699 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i//FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.699    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i//FSM_sequential_state[0]_i_1_n_0
    SLICE_X50Y30         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_global_clock_generation rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000    20.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    21.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.927    18.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.452    19.923    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    20.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=17, routed)          1.577    21.577    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/drpclk_in
    SLICE_X50Y30         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.096    21.673    
                         clock uncertainty           -0.074    21.600    
    SLICE_X50Y30         FDRE (Setup_fdre_C_D)        0.032    21.632    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         21.632    
                         arrival time                          -3.699    
  -------------------------------------------------------------------
                         slack                                 17.933    

Slack (MET) :             17.933ns  (required time - arrival time)
  Source:                 aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_global_clock_generation rise@20.000ns - clk_out5_global_clock_generation rise@0.000ns)
  Data Path Delay:        1.767ns  (logic 0.913ns (51.667%)  route 0.854ns (48.333%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 21.577 - 20.000 ) 
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=17, routed)          1.931     1.931    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/drpclk_in
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                                r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.808     2.739 f  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/DRPRDY
                         net (fo=3, routed)           0.854     3.593    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/gtrxreset_o_reg_0
    SLICE_X50Y30         LUT4 (Prop_lut4_I0_O)        0.105     3.698 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i//FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     3.698    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i//FSM_sequential_state[2]_i_1_n_0
    SLICE_X50Y30         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_global_clock_generation rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000    20.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    21.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.927    18.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.452    19.923    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    20.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=17, routed)          1.577    21.577    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/drpclk_in
    SLICE_X50Y30         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.096    21.673    
                         clock uncertainty           -0.074    21.600    
    SLICE_X50Y30         FDRE (Setup_fdre_C_D)        0.032    21.632    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         21.632    
                         arrival time                          -3.698    
  -------------------------------------------------------------------
                         slack                                 17.933    

Slack (MET) :             18.647ns  (required time - arrival time)
  Source:                 aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/FSM_sequential_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_global_clock_generation rise@20.000ns - clk_out5_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.348ns (45.246%)  route 0.421ns (54.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 21.577 - 20.000 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=17, routed)          1.697     1.697    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rst_cdc_sync/drpclk_in
    SLICE_X50Y29         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         FDRE (Prop_fdre_C_Q)         0.348     2.045 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=7, routed)           0.421     2.466    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rst_ss
    SLICE_X50Y30         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/FSM_sequential_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_global_clock_generation rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000    20.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    21.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.927    18.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.452    19.923    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    20.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=17, routed)          1.577    21.577    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/drpclk_in
    SLICE_X50Y30         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.096    21.673    
                         clock uncertainty           -0.074    21.600    
    SLICE_X50Y30         FDRE (Setup_fdre_C_R)       -0.486    21.114    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         21.114    
                         arrival time                          -2.466    
  -------------------------------------------------------------------
                         slack                                 18.647    

Slack (MET) :             18.647ns  (required time - arrival time)
  Source:                 aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/FSM_sequential_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_global_clock_generation rise@20.000ns - clk_out5_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.348ns (45.246%)  route 0.421ns (54.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 21.577 - 20.000 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=17, routed)          1.697     1.697    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rst_cdc_sync/drpclk_in
    SLICE_X50Y29         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         FDRE (Prop_fdre_C_Q)         0.348     2.045 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=7, routed)           0.421     2.466    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rst_ss
    SLICE_X50Y30         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/FSM_sequential_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_global_clock_generation rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000    20.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    21.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.927    18.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.452    19.923    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    20.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=17, routed)          1.577    21.577    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/drpclk_in
    SLICE_X50Y30         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.096    21.673    
                         clock uncertainty           -0.074    21.600    
    SLICE_X50Y30         FDRE (Setup_fdre_C_R)       -0.486    21.114    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         21.114    
                         arrival time                          -2.466    
  -------------------------------------------------------------------
                         slack                                 18.647    

Slack (MET) :             18.647ns  (required time - arrival time)
  Source:                 aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/FSM_sequential_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_global_clock_generation rise@20.000ns - clk_out5_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.348ns (45.246%)  route 0.421ns (54.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 21.577 - 20.000 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=17, routed)          1.697     1.697    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rst_cdc_sync/drpclk_in
    SLICE_X50Y29         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         FDRE (Prop_fdre_C_Q)         0.348     2.045 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=7, routed)           0.421     2.466    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rst_ss
    SLICE_X50Y30         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/FSM_sequential_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_global_clock_generation rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000    20.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    21.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.927    18.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.452    19.923    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    20.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=17, routed)          1.577    21.577    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/drpclk_in
    SLICE_X50Y30         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.096    21.673    
                         clock uncertainty           -0.074    21.600    
    SLICE_X50Y30         FDRE (Setup_fdre_C_R)       -0.486    21.114    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         21.114    
                         arrival time                          -2.466    
  -------------------------------------------------------------------
                         slack                                 18.647    

Slack (MET) :             18.647ns  (required time - arrival time)
  Source:                 aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/gtrxreset_o_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_global_clock_generation rise@20.000ns - clk_out5_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.348ns (45.246%)  route 0.421ns (54.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 21.577 - 20.000 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=17, routed)          1.697     1.697    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rst_cdc_sync/drpclk_in
    SLICE_X50Y29         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         FDRE (Prop_fdre_C_Q)         0.348     2.045 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=7, routed)           0.421     2.466    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rst_ss
    SLICE_X50Y30         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/gtrxreset_o_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_global_clock_generation rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000    20.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    21.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.927    18.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.452    19.923    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    20.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=17, routed)          1.577    21.577    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/drpclk_in
    SLICE_X50Y30         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/gtrxreset_o_reg/C
                         clock pessimism              0.096    21.673    
                         clock uncertainty           -0.074    21.600    
    SLICE_X50Y30         FDRE (Setup_fdre_C_R)       -0.486    21.114    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/gtrxreset_o_reg
  -------------------------------------------------------------------
                         required time                         21.114    
                         arrival time                          -2.466    
  -------------------------------------------------------------------
                         slack                                 18.647    

Slack (MET) :             18.651ns  (required time - arrival time)
  Source:                 aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/gtrxreset_s_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_global_clock_generation rise@20.000ns - clk_out5_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.348ns (45.466%)  route 0.417ns (54.534%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 21.577 - 20.000 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=17, routed)          1.697     1.697    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rst_cdc_sync/drpclk_in
    SLICE_X50Y29         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         FDRE (Prop_fdre_C_Q)         0.348     2.045 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=7, routed)           0.417     2.463    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rst_ss
    SLICE_X51Y30         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/gtrxreset_s_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_global_clock_generation rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000    20.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    21.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.927    18.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.452    19.923    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    20.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=17, routed)          1.577    21.577    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/drpclk_in
    SLICE_X51Y30         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/gtrxreset_s_reg/C
                         clock pessimism              0.096    21.673    
                         clock uncertainty           -0.074    21.600    
    SLICE_X51Y30         FDRE (Setup_fdre_C_R)       -0.486    21.114    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/gtrxreset_s_reg
  -------------------------------------------------------------------
                         required time                         21.114    
                         arrival time                          -2.463    
  -------------------------------------------------------------------
                         slack                                 18.651    

Slack (MET) :             18.651ns  (required time - arrival time)
  Source:                 aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/gtrxreset_ss_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_global_clock_generation rise@20.000ns - clk_out5_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.348ns (45.466%)  route 0.417ns (54.534%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 21.577 - 20.000 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=17, routed)          1.697     1.697    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rst_cdc_sync/drpclk_in
    SLICE_X50Y29         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         FDRE (Prop_fdre_C_Q)         0.348     2.045 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=7, routed)           0.417     2.463    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rst_ss
    SLICE_X51Y30         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/gtrxreset_ss_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_global_clock_generation rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000    20.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    21.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.927    18.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.452    19.923    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    20.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=17, routed)          1.577    21.577    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/drpclk_in
    SLICE_X51Y30         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/gtrxreset_ss_reg/C
                         clock pessimism              0.096    21.673    
                         clock uncertainty           -0.074    21.600    
    SLICE_X51Y30         FDRE (Setup_fdre_C_R)       -0.486    21.114    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/gtrxreset_ss_reg
  -------------------------------------------------------------------
                         required time                         21.114    
                         arrival time                          -2.463    
  -------------------------------------------------------------------
                         slack                                 18.651    

Slack (MET) :             18.651ns  (required time - arrival time)
  Source:                 aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rxpmaresetdone_sss_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out5_global_clock_generation rise@20.000ns - clk_out5_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.348ns (45.466%)  route 0.417ns (54.534%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 21.577 - 20.000 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=17, routed)          1.697     1.697    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rst_cdc_sync/drpclk_in
    SLICE_X50Y29         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         FDRE (Prop_fdre_C_Q)         0.348     2.045 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=7, routed)           0.417     2.463    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rst_ss
    SLICE_X51Y30         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rxpmaresetdone_sss_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_global_clock_generation rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000    20.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    21.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.927    18.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.452    19.923    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    20.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=17, routed)          1.577    21.577    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/drpclk_in
    SLICE_X51Y30         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rxpmaresetdone_sss_reg/C
                         clock pessimism              0.096    21.673    
                         clock uncertainty           -0.074    21.600    
    SLICE_X51Y30         FDRE (Setup_fdre_C_R)       -0.486    21.114    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rxpmaresetdone_sss_reg
  -------------------------------------------------------------------
                         required time                         21.114    
                         arrival time                          -2.463    
  -------------------------------------------------------------------
                         slack                                 18.651    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_d1_aurora_8b10b_tx_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_global_clock_generation rise@0.000ns - clk_out5_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.717ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=17, routed)          0.717     0.717    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/drpclk_in
    SLICE_X50Y31         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_d1_aurora_8b10b_tx_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y31         FDRE (Prop_fdre_C_Q)         0.141     0.858 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_d1_aurora_8b10b_tx_cdc_to_reg/Q
                         net (fo=1, routed)           0.064     0.922    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_d1_aurora_8b10b_tx_cdc_to
    SLICE_X50Y31         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=17, routed)          0.993     0.993    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/drpclk_in
    SLICE_X50Y31         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_d2_reg/C
                         clock pessimism             -0.276     0.717    
    SLICE_X50Y31         FDRE (Hold_fdre_C_D)         0.075     0.792    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.792    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_d1_aurora_8b10b_tx_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_global_clock_generation rise@0.000ns - clk_out5_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.991ns
    Source Clock Delay      (SCD):    0.715ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=17, routed)          0.715     0.715    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rst_cdc_sync/drpclk_in
    SLICE_X50Y29         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_d1_aurora_8b10b_tx_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         FDRE (Prop_fdre_C_Q)         0.141     0.856 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_d1_aurora_8b10b_tx_cdc_to_reg/Q
                         net (fo=1, routed)           0.064     0.920    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_d1_aurora_8b10b_tx_cdc_to
    SLICE_X50Y29         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=17, routed)          0.991     0.991    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rst_cdc_sync/drpclk_in
    SLICE_X50Y29         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_d2_reg/C
                         clock pessimism             -0.276     0.715    
    SLICE_X50Y29         FDRE (Hold_fdre_C_D)         0.075     0.790    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.790    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_d1_aurora_8b10b_tx_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_global_clock_generation rise@0.000ns - clk_out5_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    0.718ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=17, routed)          0.718     0.718    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/drpclk_in
    SLICE_X50Y32         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_d1_aurora_8b10b_tx_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y32         FDRE (Prop_fdre_C_Q)         0.141     0.859 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_d1_aurora_8b10b_tx_cdc_to_reg/Q
                         net (fo=1, routed)           0.064     0.923    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_d1_aurora_8b10b_tx_cdc_to
    SLICE_X50Y32         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=17, routed)          0.994     0.994    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/drpclk_in
    SLICE_X50Y32         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_d2_reg/C
                         clock pessimism             -0.276     0.718    
    SLICE_X50Y32         FDRE (Hold_fdre_C_D)         0.075     0.793    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.793    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rxpmaresetdone_sss_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_global_clock_generation rise@0.000ns - clk_out5_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.589%)  route 0.067ns (26.411%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.992ns
    Source Clock Delay      (SCD):    0.716ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=17, routed)          0.716     0.716    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/drpclk_in
    SLICE_X51Y30         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rxpmaresetdone_sss_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         FDRE (Prop_fdre_C_Q)         0.141     0.857 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rxpmaresetdone_sss_reg/Q
                         net (fo=2, routed)           0.067     0.924    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rxpmaresetdone_sss
    SLICE_X50Y30         LUT6 (Prop_lut6_I1_O)        0.045     0.969 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i//FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.969    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i//FSM_sequential_state[1]_i_1_n_0
    SLICE_X50Y30         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=17, routed)          0.992     0.992    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/drpclk_in
    SLICE_X50Y30         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.263     0.729    
    SLICE_X50Y30         FDRE (Hold_fdre_C_D)         0.091     0.820    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/gtrxreset_ss_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/gtrxreset_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_global_clock_generation rise@0.000ns - clk_out5_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.186ns (72.544%)  route 0.070ns (27.456%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.992ns
    Source Clock Delay      (SCD):    0.716ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=17, routed)          0.716     0.716    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/drpclk_in
    SLICE_X51Y30         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/gtrxreset_ss_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         FDRE (Prop_fdre_C_Q)         0.141     0.857 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/gtrxreset_ss_reg/Q
                         net (fo=2, routed)           0.070     0.927    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/gtrxreset_ss
    SLICE_X50Y30         LUT4 (Prop_lut4_I2_O)        0.045     0.972 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/gtrxreset_i/O
                         net (fo=1, routed)           0.000     0.972    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/gtrxreset_i__0
    SLICE_X50Y30         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/gtrxreset_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=17, routed)          0.992     0.992    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/drpclk_in
    SLICE_X50Y30         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/gtrxreset_o_reg/C
                         clock pessimism             -0.263     0.729    
    SLICE_X50Y30         FDRE (Hold_fdre_C_D)         0.092     0.821    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/gtrxreset_o_reg
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_d3_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_global_clock_generation rise@0.000ns - clk_out5_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.717ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=17, routed)          0.717     0.717    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/drpclk_in
    SLICE_X50Y31         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y31         FDRE (Prop_fdre_C_Q)         0.128     0.845 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_d2_reg/Q
                         net (fo=1, routed)           0.116     0.961    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_d2
    SLICE_X50Y31         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_d3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=17, routed)          0.993     0.993    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/drpclk_in
    SLICE_X50Y31         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_d3_reg/C
                         clock pessimism             -0.276     0.717    
    SLICE_X50Y31         FDRE (Hold_fdre_C_D)         0.017     0.734    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_d3_reg
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_d3_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_global_clock_generation rise@0.000ns - clk_out5_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.991ns
    Source Clock Delay      (SCD):    0.715ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=17, routed)          0.715     0.715    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rst_cdc_sync/drpclk_in
    SLICE_X50Y29         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         FDRE (Prop_fdre_C_Q)         0.128     0.843 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_d2_reg/Q
                         net (fo=1, routed)           0.116     0.959    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_d2
    SLICE_X50Y29         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_d3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=17, routed)          0.991     0.991    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rst_cdc_sync/drpclk_in
    SLICE_X50Y29         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_d3_reg/C
                         clock pessimism             -0.276     0.715    
    SLICE_X50Y29         FDRE (Hold_fdre_C_D)         0.017     0.732    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rst_cdc_sync/s_level_out_d3_reg
  -------------------------------------------------------------------
                         required time                         -0.732    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_d3_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_global_clock_generation rise@0.000ns - clk_out5_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    0.718ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=17, routed)          0.718     0.718    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/drpclk_in
    SLICE_X50Y32         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y32         FDRE (Prop_fdre_C_Q)         0.128     0.846 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_d2_reg/Q
                         net (fo=1, routed)           0.116     0.962    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_d2
    SLICE_X50Y32         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_d3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=17, routed)          0.994     0.994    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/drpclk_in
    SLICE_X50Y32         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_d3_reg/C
                         clock pessimism             -0.276     0.718    
    SLICE_X50Y32         FDRE (Hold_fdre_C_D)         0.017     0.735    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_d3_reg
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/gtrxreset_ss_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_global_clock_generation rise@0.000ns - clk_out5_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.680%)  route 0.148ns (44.320%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.992ns
    Source Clock Delay      (SCD):    0.716ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=17, routed)          0.716     0.716    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/drpclk_in
    SLICE_X51Y30         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/gtrxreset_ss_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         FDRE (Prop_fdre_C_Q)         0.141     0.857 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/gtrxreset_ss_reg/Q
                         net (fo=2, routed)           0.148     1.005    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/gtrxreset_ss
    SLICE_X50Y30         LUT6 (Prop_lut6_I3_O)        0.045     1.050 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i//FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.050    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i//FSM_sequential_state[0]_i_1_n_0
    SLICE_X50Y30         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=17, routed)          0.992     0.992    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/drpclk_in
    SLICE_X50Y30         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.263     0.729    
    SLICE_X50Y30         FDRE (Hold_fdre_C_D)         0.092     0.821    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           1.050    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/gtrxreset_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/gtrxreset_ss_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out5_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out5_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_global_clock_generation rise@0.000ns - clk_out5_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.254%)  route 0.164ns (53.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.992ns
    Source Clock Delay      (SCD):    0.716ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=17, routed)          0.716     0.716    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/drpclk_in
    SLICE_X51Y30         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/gtrxreset_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         FDRE (Prop_fdre_C_Q)         0.141     0.857 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/gtrxreset_s_reg/Q
                         net (fo=1, routed)           0.164     1.021    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/gtrxreset_s
    SLICE_X51Y30         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/gtrxreset_ss_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out5_global_clock_generation
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout5_buf/O
                         net (fo=17, routed)          0.992     0.992    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/drpclk_in
    SLICE_X51Y30         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/gtrxreset_ss_reg/C
                         clock pessimism             -0.276     0.716    
    SLICE_X51Y30         FDRE (Hold_fdre_C_D)         0.066     0.782    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/gtrxreset_ss_reg
  -------------------------------------------------------------------
                         required time                         -0.782    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out5_global_clock_generation
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/DRPCLK  n/a            5.714         20.000      14.286     GTPE2_CHANNEL_X0Y3  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/DRPCLK
Min Period        n/a     BUFG/I                n/a            1.592         20.000      18.408     BUFGCTRL_X0Y2       clock_gen_0/global_clock_generation_0/inst/clkout5_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT4    n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2     clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
Min Period        n/a     FDRE/C                n/a            1.000         20.000      19.000     SLICE_X50Y30        aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C                n/a            1.000         20.000      19.000     SLICE_X50Y30        aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C                n/a            1.000         20.000      19.000     SLICE_X50Y30        aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C                n/a            1.000         20.000      19.000     SLICE_X50Y31        aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_d1_aurora_8b10b_tx_cdc_to_reg/C
Min Period        n/a     FDRE/C                n/a            1.000         20.000      19.000     SLICE_X50Y31        aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_d2_reg/C
Min Period        n/a     FDRE/C                n/a            1.000         20.000      19.000     SLICE_X50Y31        aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_d3_reg/C
Min Period        n/a     FDRE/C                n/a            1.000         20.000      19.000     SLICE_X50Y30        aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/gtrxreset_o_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT4    n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2     clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT4
Low Pulse Width   Fast    FDRE/C                n/a            0.500         10.000      9.500      SLICE_X50Y32        aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_d1_aurora_8b10b_tx_cdc_to_reg/C
Low Pulse Width   Fast    FDRE/C                n/a            0.500         10.000      9.500      SLICE_X50Y32        aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_d2_reg/C
Low Pulse Width   Fast    FDRE/C                n/a            0.500         10.000      9.500      SLICE_X50Y32        aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_d3_reg/C
Low Pulse Width   Slow    FDRE/C                n/a            0.500         10.000      9.500      SLICE_X50Y30        aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.500         10.000      9.500      SLICE_X50Y30        aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.500         10.000      9.500      SLICE_X50Y30        aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.500         10.000      9.500      SLICE_X50Y31        aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_d1_aurora_8b10b_tx_cdc_to_reg/C
Low Pulse Width   Slow    FDRE/C                n/a            0.500         10.000      9.500      SLICE_X50Y31        aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_d2_reg/C
Low Pulse Width   Slow    FDRE/C                n/a            0.500         10.000      9.500      SLICE_X50Y31        aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_d3_reg/C
Low Pulse Width   Slow    FDRE/C                n/a            0.500         10.000      9.500      SLICE_X50Y30        aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/gtrxreset_o_reg/C
High Pulse Width  Fast    FDRE/C                n/a            0.500         10.000      9.500      SLICE_X50Y30        aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C                n/a            0.500         10.000      9.500      SLICE_X50Y30        aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C                n/a            0.500         10.000      9.500      SLICE_X50Y30        aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDRE/C                n/a            0.500         10.000      9.500      SLICE_X50Y31        aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_d1_aurora_8b10b_tx_cdc_to_reg/C
High Pulse Width  Fast    FDRE/C                n/a            0.500         10.000      9.500      SLICE_X50Y31        aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_d2_reg/C
High Pulse Width  Fast    FDRE/C                n/a            0.500         10.000      9.500      SLICE_X50Y31        aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/gtrxreset_in_cdc_sync/s_level_out_d3_reg/C
High Pulse Width  Fast    FDRE/C                n/a            0.500         10.000      9.500      SLICE_X50Y30        aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/gtrxreset_o_reg/C
High Pulse Width  Fast    FDRE/C                n/a            0.500         10.000      9.500      SLICE_X51Y30        aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/gtrxreset_s_reg/C
High Pulse Width  Fast    FDRE/C                n/a            0.500         10.000      9.500      SLICE_X51Y30        aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/gtrxreset_ss_reg/C
High Pulse Width  Fast    FDRE/C                n/a            0.500         10.000      9.500      SLICE_X50Y32        aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtrxreset_seq_i/rxpmaresetdone_cdc_sync/s_level_out_d1_aurora_8b10b_tx_cdc_to_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_global_clock_generation
  To Clock:  clkfbout_global_clock_generation

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_global_clock_generation
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         5.000       3.408      BUFGCTRL_X0Y7    clock_gen_0/global_clock_generation_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y2  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
  To Clock:  RGMII_RXC

Setup :            0  Failing Endpoints,  Worst Slack       38.975ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.975ns  (required time - arrival time)
  Source:                 eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.946ns  (logic 0.433ns (45.783%)  route 0.513ns (54.217%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67                                      0.000     0.000 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.513     0.946    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X38Y67         FDRE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X38Y67         FDRE (Setup_fdre_C_D)       -0.079    39.921    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.921    
                         arrival time                          -0.946    
  -------------------------------------------------------------------
                         slack                                 38.975    

Slack (MET) :             39.042ns  (required time - arrival time)
  Source:                 eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.756ns  (logic 0.398ns (52.673%)  route 0.358ns (47.327%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67                                      0.000     0.000 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.358     0.756    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X39Y67         FDRE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X39Y67         FDRE (Setup_fdre_C_D)       -0.202    39.798    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.798    
                         arrival time                          -0.756    
  -------------------------------------------------------------------
                         slack                                 39.042    

Slack (MET) :             39.044ns  (required time - arrival time)
  Source:                 eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.788ns  (logic 0.348ns (44.183%)  route 0.440ns (55.817%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69                                      0.000     0.000 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.440     0.788    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X40Y68         FDRE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X40Y68         FDRE (Setup_fdre_C_D)       -0.168    39.832    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.832    
                         arrival time                          -0.788    
  -------------------------------------------------------------------
                         slack                                 39.044    

Slack (MET) :             39.047ns  (required time - arrival time)
  Source:                 eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.753ns  (logic 0.398ns (52.883%)  route 0.355ns (47.117%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66                                      0.000     0.000 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.355     0.753    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X39Y66         FDRE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X39Y66         FDRE (Setup_fdre_C_D)       -0.200    39.800    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         39.800    
                         arrival time                          -0.753    
  -------------------------------------------------------------------
                         slack                                 39.047    

Slack (MET) :             39.064ns  (required time - arrival time)
  Source:                 eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.724ns  (logic 0.348ns (48.076%)  route 0.376ns (51.924%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70                                      0.000     0.000 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.376     0.724    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[11]
    SLICE_X37Y70         FDRE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X37Y70         FDRE (Setup_fdre_C_D)       -0.212    39.788    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                         39.788    
                         arrival time                          -0.724    
  -------------------------------------------------------------------
                         slack                                 39.064    

Slack (MET) :             39.076ns  (required time - arrival time)
  Source:                 eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.717ns  (logic 0.348ns (48.538%)  route 0.369ns (51.462%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70                                      0.000     0.000 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/C
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/Q
                         net (fo=1, routed)           0.369     0.717    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[13]
    SLICE_X37Y70         FDRE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X37Y70         FDRE (Setup_fdre_C_D)       -0.207    39.793    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]
  -------------------------------------------------------------------
                         required time                         39.793    
                         arrival time                          -0.717    
  -------------------------------------------------------------------
                         slack                                 39.076    

Slack (MET) :             39.084ns  (required time - arrival time)
  Source:                 eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.757ns  (logic 0.398ns (52.568%)  route 0.359ns (47.433%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y67                                      0.000     0.000 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X40Y67         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.359     0.757    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X40Y68         FDRE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X40Y68         FDRE (Setup_fdre_C_D)       -0.159    39.841    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.841    
                         arrival time                          -0.757    
  -------------------------------------------------------------------
                         slack                                 39.084    

Slack (MET) :             39.084ns  (required time - arrival time)
  Source:                 eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.835ns  (logic 0.379ns (45.413%)  route 0.456ns (54.587%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65                                      0.000     0.000 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X41Y65         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.456     0.835    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X39Y65         FDRE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X39Y65         FDRE (Setup_fdre_C_D)       -0.081    39.919    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.919    
                         arrival time                          -0.835    
  -------------------------------------------------------------------
                         slack                                 39.084    

Slack (MET) :             39.102ns  (required time - arrival time)
  Source:                 eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.686ns  (logic 0.348ns (50.758%)  route 0.338ns (49.242%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65                                      0.000     0.000 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X41Y65         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.338     0.686    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X39Y66         FDRE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X39Y66         FDRE (Setup_fdre_C_D)       -0.212    39.788    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.788    
                         arrival time                          -0.686    
  -------------------------------------------------------------------
                         slack                                 39.102    

Slack (MET) :             39.120ns  (required time - arrival time)
  Source:                 eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.712ns  (logic 0.348ns (48.895%)  route 0.364ns (51.105%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70                                      0.000     0.000 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[15]/C
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[15]/Q
                         net (fo=1, routed)           0.364     0.712    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[15]
    SLICE_X36Y70         FDRE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X36Y70         FDRE (Setup_fdre_C_D)       -0.168    39.832    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][15]
  -------------------------------------------------------------------
                         required time                         39.832    
                         arrival time                          -0.712    
  -------------------------------------------------------------------
                         slack                                 39.120    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_global_clock_generation
  To Clock:  RGMII_RXC

Setup :            0  Failing Endpoints,  Worst Slack        5.103ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.103ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/addr_regs.promiscuous_mode_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.864ns  (logic 0.433ns (50.143%)  route 0.431ns (49.857%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49                                      0.000     0.000 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/addr_regs.promiscuous_mode_reg_reg/C
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/addr_regs.promiscuous_mode_reg_reg/Q
                         net (fo=2, routed)           0.431     0.864    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_in
    SLICE_X12Y56         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X12Y56         FDRE (Setup_fdre_C_D)       -0.033     5.967    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.967    
                         arrival time                          -0.864    
  -------------------------------------------------------------------
                         slack                                  5.103    

Slack (MET) :             5.165ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/update_pause_ad_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.802ns  (logic 0.433ns (53.969%)  route 0.369ns (46.031%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y48                                      0.000     0.000 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/update_pause_ad_int_reg/C
    SLICE_X18Y48         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/man_block.managen/conf/update_pause_ad_int_reg/Q
                         net (fo=2, routed)           0.369     0.802    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/sync_update/update_pause_ad_int_reg
    SLICE_X16Y50         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X16Y50         FDRE (Setup_fdre_C_D)       -0.033     5.967    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.967    
                         arrival time                          -0.802    
  -------------------------------------------------------------------
                         slack                                  5.165    





---------------------------------------------------------------------------------------------------
From Clock:  tri_mode_ethernet_mac_0_0/inst_rgmii_rx_clk
  To Clock:  RGMII_RXC

Setup :            0  Failing Endpoints,  Worst Slack        0.695ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.537ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.695ns  (required time - arrival time)
  Source:                 RGMII_RXD[3]
                            (input port clocked by tri_mode_ethernet_mac_0_0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC fall@4.000ns - tri_mode_ethernet_mac_0_0/inst_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        1.873ns  (logic 1.873ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.095ns = ( 13.095 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tri_mode_ethernet_mac_0_0/inst_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    V14                                               0.000     2.500 r  RGMII_RXD[3] (IN)
                         net (fo=0)                   0.000     2.500    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[3]
    V14                  IBUF (Prop_ibuf_I_O)         0.372     2.872 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     2.872    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_0_out
    IDELAY_X0Y53         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.501     4.373 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.373    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_4_out
    ILOGIC_X0Y53         IDDR                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC fall edge)
                                                      4.000     4.000 f  
    U21                                               0.000     4.000 f  RGMII_RXC (IN)
                         net (fo=0)                   0.000     4.000    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.336     4.336 f  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.515    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y5           BUFIO (Prop_bufio_I_O)       0.483     4.998 f  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.097     5.095    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y53         IDDR                                         f  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.095    
                         clock uncertainty           -0.025     5.070    
    ILOGIC_X0Y53         IDDR (Setup_iddr_C_D)       -0.002     5.068    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.068    
                         arrival time                          -4.373    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.701ns  (required time - arrival time)
  Source:                 RGMII_RX_CTL
                            (input port clocked by tri_mode_ethernet_mac_0_0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC fall@4.000ns - tri_mode_ethernet_mac_0_0/inst_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        1.867ns  (logic 1.867ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.095ns = ( 13.095 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tri_mode_ethernet_mac_0_0/inst_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    U14                                               0.000     2.500 r  RGMII_RX_CTL (IN)
                         net (fo=0)                   0.000     2.500    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl
    U14                  IBUF (Prop_ibuf_I_O)         0.367     2.867 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000     2.867    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_ibuf
    IDELAY_X0Y54         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.501     4.367 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000     4.367    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_delay
    ILOGIC_X0Y54         IDDR                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC fall edge)
                                                      4.000     4.000 f  
    U21                                               0.000     4.000 f  RGMII_RXC (IN)
                         net (fo=0)                   0.000     4.000    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.336     4.336 f  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.515    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y5           BUFIO (Prop_bufio_I_O)       0.483     4.998 f  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.097     5.095    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y54         IDDR                                         f  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/C
                         clock pessimism              0.000     5.095    
                         clock uncertainty           -0.025     5.070    
    ILOGIC_X0Y54         IDDR (Setup_iddr_C_D)       -0.002     5.068    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          5.068    
                         arrival time                          -4.367    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.710ns  (required time - arrival time)
  Source:                 RGMII_RXD[2]
                            (input port clocked by tri_mode_ethernet_mac_0_0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC fall@4.000ns - tri_mode_ethernet_mac_0_0/inst_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        1.859ns  (logic 1.859ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.096ns = ( 13.096 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tri_mode_ethernet_mac_0_0/inst_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    V16                                               0.000     2.500 r  RGMII_RXD[2] (IN)
                         net (fo=0)                   0.000     2.500    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[2]
    V16                  IBUF (Prop_ibuf_I_O)         0.358     2.858 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     2.858    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_1_out
    IDELAY_X0Y52         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.501     4.359 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.359    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_5_out
    ILOGIC_X0Y52         IDDR                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC fall edge)
                                                      4.000     4.000 f  
    U21                                               0.000     4.000 f  RGMII_RXC (IN)
                         net (fo=0)                   0.000     4.000    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.336     4.336 f  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.515    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y5           BUFIO (Prop_bufio_I_O)       0.483     4.998 f  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.098     5.096    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y52         IDDR                                         f  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.096    
                         clock uncertainty           -0.025     5.071    
    ILOGIC_X0Y52         IDDR (Setup_iddr_C_D)       -0.002     5.069    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.069    
                         arrival time                          -4.359    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.715ns  (required time - arrival time)
  Source:                 RGMII_RXD[1]
                            (input port clocked by tri_mode_ethernet_mac_0_0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC fall@4.000ns - tri_mode_ethernet_mac_0_0/inst_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        1.854ns  (logic 1.854ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.096ns = ( 13.096 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tri_mode_ethernet_mac_0_0/inst_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    V17                                               0.000     2.500 r  RGMII_RXD[1] (IN)
                         net (fo=0)                   0.000     2.500    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[1]
    V17                  IBUF (Prop_ibuf_I_O)         0.354     2.854 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     2.854    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_2_out
    IDELAY_X0Y51         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.501     4.354 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.354    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_6_out
    ILOGIC_X0Y51         IDDR                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC fall edge)
                                                      4.000     4.000 f  
    U21                                               0.000     4.000 f  RGMII_RXC (IN)
                         net (fo=0)                   0.000     4.000    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.336     4.336 f  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.515    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y5           BUFIO (Prop_bufio_I_O)       0.483     4.998 f  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.098     5.096    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y51         IDDR                                         f  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.096    
                         clock uncertainty           -0.025     5.071    
    ILOGIC_X0Y51         IDDR (Setup_iddr_C_D)       -0.002     5.069    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.069    
                         arrival time                          -4.354    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.722ns  (required time - arrival time)
  Source:                 RGMII_RXD[0]
                            (input port clocked by tri_mode_ethernet_mac_0_0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC fall@4.000ns - tri_mode_ethernet_mac_0_0/inst_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        1.847ns  (logic 1.847ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.096ns = ( 13.096 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tri_mode_ethernet_mac_0_0/inst_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    U17                                               0.000     2.500 r  RGMII_RXD[0] (IN)
                         net (fo=0)                   0.000     2.500    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[0]
    U17                  IBUF (Prop_ibuf_I_O)         0.346     2.846 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     2.846    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_3_out
    IDELAY_X0Y50         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.501     4.347 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.347    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_7_out
    ILOGIC_X0Y50         IDDR                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC fall edge)
                                                      4.000     4.000 f  
    U21                                               0.000     4.000 f  RGMII_RXC (IN)
                         net (fo=0)                   0.000     4.000    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.336     4.336 f  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.515    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y5           BUFIO (Prop_bufio_I_O)       0.483     4.998 f  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.098     5.096    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y50         IDDR                                         f  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.096    
                         clock uncertainty           -0.025     5.071    
    ILOGIC_X0Y50         IDDR (Setup_iddr_C_D)       -0.002     5.069    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.069    
                         arrival time                          -4.347    
  -------------------------------------------------------------------
                         slack                                  0.722    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 RGMII_RXD[0]
                            (input port clocked by tri_mode_ethernet_mac_0_0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (RGMII_RXC rise@-8.000ns - tri_mode_ethernet_mac_0_0/inst_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.219ns  (logic 2.219ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        2.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.702ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tri_mode_ethernet_mac_0_0/inst_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    U17                                               0.000    -6.800 r  RGMII_RXD[0] (IN)
                         net (fo=0)                   0.000    -6.800    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[0]
    U17                  IBUF (Prop_ibuf_I_O)         0.746    -6.054 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -6.054    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_3_out
    IDELAY_X0Y50         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.473    -4.581 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -4.581    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_7_out
    ILOGIC_X0Y50         IDDR                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                     -8.000    -8.000 r  
    U21                                               0.000    -8.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000    -8.000    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.803    -7.197 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.364    -6.833    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y5           BUFIO (Prop_bufio_I_O)       1.256    -5.577 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.279    -5.298    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y50         IDDR                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000    -5.298    
                         clock uncertainty            0.025    -5.273    
    ILOGIC_X0Y50         IDDR (Hold_iddr_C_D)         0.155    -5.118    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.118    
                         arrival time                          -4.581    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 RGMII_RXD[1]
                            (input port clocked by tri_mode_ethernet_mac_0_0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (RGMII_RXC rise@-8.000ns - tri_mode_ethernet_mac_0_0/inst_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.227ns  (logic 2.227ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        2.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.702ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tri_mode_ethernet_mac_0_0/inst_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    V17                                               0.000    -6.800 r  RGMII_RXD[1] (IN)
                         net (fo=0)                   0.000    -6.800    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[1]
    V17                  IBUF (Prop_ibuf_I_O)         0.753    -6.047 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -6.047    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_2_out
    IDELAY_X0Y51         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.473    -4.573 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -4.573    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_6_out
    ILOGIC_X0Y51         IDDR                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                     -8.000    -8.000 r  
    U21                                               0.000    -8.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000    -8.000    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.803    -7.197 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.364    -6.833    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y5           BUFIO (Prop_bufio_I_O)       1.256    -5.577 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.279    -5.298    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y51         IDDR                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000    -5.298    
                         clock uncertainty            0.025    -5.273    
    ILOGIC_X0Y51         IDDR (Hold_iddr_C_D)         0.155    -5.118    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.118    
                         arrival time                          -4.573    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 RGMII_RXD[2]
                            (input port clocked by tri_mode_ethernet_mac_0_0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (RGMII_RXC rise@-8.000ns - tri_mode_ethernet_mac_0_0/inst_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.231ns  (logic 2.231ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        2.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.702ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tri_mode_ethernet_mac_0_0/inst_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    V16                                               0.000    -6.800 r  RGMII_RXD[2] (IN)
                         net (fo=0)                   0.000    -6.800    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[2]
    V16                  IBUF (Prop_ibuf_I_O)         0.758    -6.042 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -6.042    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_1_out
    IDELAY_X0Y52         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.473    -4.569 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -4.569    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_5_out
    ILOGIC_X0Y52         IDDR                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                     -8.000    -8.000 r  
    U21                                               0.000    -8.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000    -8.000    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.803    -7.197 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.364    -6.833    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y5           BUFIO (Prop_bufio_I_O)       1.256    -5.577 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.279    -5.298    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y52         IDDR                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000    -5.298    
                         clock uncertainty            0.025    -5.273    
    ILOGIC_X0Y52         IDDR (Hold_iddr_C_D)         0.155    -5.118    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.118    
                         arrival time                          -4.569    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 RGMII_RX_CTL
                            (input port clocked by tri_mode_ethernet_mac_0_0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (RGMII_RXC rise@-8.000ns - tri_mode_ethernet_mac_0_0/inst_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.240ns  (logic 2.240ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        2.701ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.701ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tri_mode_ethernet_mac_0_0/inst_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    U14                                               0.000    -6.800 r  RGMII_RX_CTL (IN)
                         net (fo=0)                   0.000    -6.800    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl
    U14                  IBUF (Prop_ibuf_I_O)         0.766    -6.034 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000    -6.034    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_ibuf
    IDELAY_X0Y54         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.473    -4.560 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000    -4.560    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_delay
    ILOGIC_X0Y54         IDDR                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                     -8.000    -8.000 r  
    U21                                               0.000    -8.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000    -8.000    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.803    -7.197 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.364    -6.833    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y5           BUFIO (Prop_bufio_I_O)       1.256    -5.577 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.278    -5.299    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y54         IDDR                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/C
                         clock pessimism              0.000    -5.299    
                         clock uncertainty            0.025    -5.274    
    ILOGIC_X0Y54         IDDR (Hold_iddr_C_D)         0.155    -5.119    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          5.119    
                         arrival time                          -4.560    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 RGMII_RXD[3]
                            (input port clocked by tri_mode_ethernet_mac_0_0/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (RGMII_RXC rise@-8.000ns - tri_mode_ethernet_mac_0_0/inst_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.245ns  (logic 2.245ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        2.701ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.701ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tri_mode_ethernet_mac_0_0/inst_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    V14                                               0.000    -6.800 r  RGMII_RXD[3] (IN)
                         net (fo=0)                   0.000    -6.800    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[3]
    V14                  IBUF (Prop_ibuf_I_O)         0.772    -6.028 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -6.028    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_0_out
    IDELAY_X0Y53         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.473    -4.555 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -4.555    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_4_out
    ILOGIC_X0Y53         IDDR                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                     -8.000    -8.000 r  
    U21                                               0.000    -8.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000    -8.000    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.803    -7.197 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.364    -6.833    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y5           BUFIO (Prop_bufio_I_O)       1.256    -5.577 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.278    -5.299    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y53         IDDR                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000    -5.299    
                         clock uncertainty            0.025    -5.274    
    ILOGIC_X0Y53         IDDR (Hold_iddr_C_D)         0.155    -5.119    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.119    
                         arrival time                          -4.555    
  -------------------------------------------------------------------
                         slack                                  0.564    





---------------------------------------------------------------------------------------------------
From Clock:  RGMII_RXC
  To Clock:  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        6.939ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.939ns  (required time - arrival time)
  Source:                 eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.859ns  (logic 0.398ns (46.307%)  route 0.461ns (53.693%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y62                                      0.000     0.000 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[11]/C
    SLICE_X52Y62         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.461     0.859    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/async_path[11]
    SLICE_X54Y63         FDRE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X54Y63         FDRE (Setup_fdre_C_D)       -0.202     7.798    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                          7.798    
                         arrival time                          -0.859    
  -------------------------------------------------------------------
                         slack                                  6.939    

Slack (MET) :             6.947ns  (required time - arrival time)
  Source:                 eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.841ns  (logic 0.348ns (41.389%)  route 0.493ns (58.611%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74                                      0.000     0.000 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X38Y74         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.493     0.841    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X32Y74         FDRE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X32Y74         FDRE (Setup_fdre_C_D)       -0.212     7.788    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.788    
                         arrival time                          -0.841    
  -------------------------------------------------------------------
                         slack                                  6.947    

Slack (MET) :             6.952ns  (required time - arrival time)
  Source:                 eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.874ns  (logic 0.348ns (39.828%)  route 0.526ns (60.172%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62                                      0.000     0.000 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[9]/C
    SLICE_X49Y62         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.526     0.874    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/async_path[9]
    SLICE_X48Y63         FDRE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X48Y63         FDRE (Setup_fdre_C_D)       -0.174     7.826    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.826    
                         arrival time                          -0.874    
  -------------------------------------------------------------------
                         slack                                  6.952    

Slack (MET) :             6.956ns  (required time - arrival time)
  Source:                 eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.888ns  (logic 0.398ns (44.823%)  route 0.490ns (55.177%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60                                      0.000     0.000 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[1]/C
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.490     0.888    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/async_path[1]
    SLICE_X52Y61         FDRE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X52Y61         FDRE (Setup_fdre_C_D)       -0.156     7.844    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.844    
                         arrival time                          -0.888    
  -------------------------------------------------------------------
                         slack                                  6.956    

Slack (MET) :             6.970ns  (required time - arrival time)
  Source:                 eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.993ns  (logic 0.379ns (38.157%)  route 0.614ns (61.843%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64                                      0.000     0.000 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[12]/C
    SLICE_X49Y64         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[12]/Q
                         net (fo=1, routed)           0.614     0.993    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/async_path[12]
    SLICE_X48Y64         FDRE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X48Y64         FDRE (Setup_fdre_C_D)       -0.037     7.963    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][12]
  -------------------------------------------------------------------
                         required time                          7.963    
                         arrival time                          -0.993    
  -------------------------------------------------------------------
                         slack                                  6.970    

Slack (MET) :             6.980ns  (required time - arrival time)
  Source:                 eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.810ns  (logic 0.348ns (42.974%)  route 0.462ns (57.026%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y65                                      0.000     0.000 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[15]/C
    SLICE_X54Y65         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[15]/Q
                         net (fo=1, routed)           0.462     0.810    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/async_path[15]
    SLICE_X55Y65         FDRE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X55Y65         FDRE (Setup_fdre_C_D)       -0.210     7.790    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][15]
  -------------------------------------------------------------------
                         required time                          7.790    
                         arrival time                          -0.810    
  -------------------------------------------------------------------
                         slack                                  6.980    

Slack (MET) :             7.009ns  (required time - arrival time)
  Source:                 eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.916ns  (logic 0.433ns (47.262%)  route 0.483ns (52.738%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y62                                      0.000     0.000 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[10]/C
    SLICE_X52Y62         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.483     0.916    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/async_path[10]
    SLICE_X53Y62         FDRE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X53Y62         FDRE (Setup_fdre_C_D)       -0.075     7.925    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -0.916    
  -------------------------------------------------------------------
                         slack                                  7.009    

Slack (MET) :             7.020ns  (required time - arrival time)
  Source:                 eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.814ns  (logic 0.348ns (42.763%)  route 0.466ns (57.237%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64                                      0.000     0.000 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[13]/C
    SLICE_X49Y64         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[13]/Q
                         net (fo=1, routed)           0.466     0.814    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/async_path[13]
    SLICE_X48Y64         FDRE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X48Y64         FDRE (Setup_fdre_C_D)       -0.166     7.834    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][13]
  -------------------------------------------------------------------
                         required time                          7.834    
                         arrival time                          -0.814    
  -------------------------------------------------------------------
                         slack                                  7.020    

Slack (MET) :             7.022ns  (required time - arrival time)
  Source:                 eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.905ns  (logic 0.379ns (41.875%)  route 0.526ns (58.125%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73                                      0.000     0.000 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X38Y73         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.526     0.905    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X32Y73         FDRE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X32Y73         FDRE (Setup_fdre_C_D)       -0.073     7.927    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          7.927    
                         arrival time                          -0.905    
  -------------------------------------------------------------------
                         slack                                  7.022    

Slack (MET) :             7.023ns  (required time - arrival time)
  Source:                 eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.772ns  (logic 0.398ns (51.580%)  route 0.374ns (48.420%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60                                      0.000     0.000 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[3]/C
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.374     0.772    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/async_path[3]
    SLICE_X53Y60         FDRE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X53Y60         FDRE (Setup_fdre_C_D)       -0.205     7.795    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.795    
                         arrival time                          -0.772    
  -------------------------------------------------------------------
                         slack                                  7.023    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clk_out1_global_clock_generation

Setup :            0  Failing Endpoints,  Worst Slack        1.829ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.924ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.829ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reset_gen_0/syn_block_3/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_global_clock_generation rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.821ns  (logic 0.484ns (26.577%)  route 1.337ns (73.423%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -4.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 9.516 - 8.000 ) 
    Source Clock Delay      (SCD):    5.607ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.677     1.677    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.754 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     3.815    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.896 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1444, routed)        1.711     5.607    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y62          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.379     5.986 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=300, routed)         0.783     6.769    reset_gen_0/tx_reset
    SLICE_X16Y64         LUT3 (Prop_lut3_I0_O)        0.105     6.874 r  reset_gen_0/data_in0/O
                         net (fo=1, routed)           0.554     7.428    reset_gen_0/syn_block_3/data_in
    SLICE_X16Y72         FDRE                                         r  reset_gen_0/syn_block_3/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_global_clock_generation rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     9.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     6.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     7.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.516     9.516    reset_gen_0/syn_block_3/clk
    SLICE_X16Y72         FDRE                                         r  reset_gen_0/syn_block_3/data_sync_reg0/C
                         clock pessimism              0.000     9.516    
                         clock uncertainty           -0.226     9.290    
    SLICE_X16Y72         FDRE (Setup_fdre_C_D)       -0.033     9.257    reset_gen_0/syn_block_3/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          9.257    
                         arrival time                          -7.428    
  -------------------------------------------------------------------
                         slack                                  1.829    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.924ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reset_gen_0/syn_block_3/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_global_clock_generation rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.186ns (20.710%)  route 0.712ns (79.290%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.956ns
    Source Clock Delay      (SCD):    2.282ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.696     0.696    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     1.537    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.563 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1444, routed)        0.719     2.282    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y62          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.141     2.423 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=300, routed)         0.457     2.880    reset_gen_0/tx_reset
    SLICE_X16Y64         LUT3 (Prop_lut3_I0_O)        0.045     2.925 r  reset_gen_0/data_in0/O
                         net (fo=1, routed)           0.255     3.180    reset_gen_0/syn_block_3/data_in
    SLICE_X16Y72         FDRE                                         r  reset_gen_0/syn_block_3/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.956     0.956    reset_gen_0/syn_block_3/clk
    SLICE_X16Y72         FDRE                                         r  reset_gen_0/syn_block_3/data_sync_reg0/C
                         clock pessimism              0.000     0.956    
                         clock uncertainty            0.226     1.181    
    SLICE_X16Y72         FDRE (Hold_fdre_C_D)         0.075     1.256    reset_gen_0/syn_block_3/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           3.180    
  -------------------------------------------------------------------
                         slack                                  1.924    





---------------------------------------------------------------------------------------------------
From Clock:  RGMII_RXC
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        4.648ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.648ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/general_statisic_control[18].general_statisics/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.277ns  (logic 0.433ns (33.916%)  route 0.844ns (66.084%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y60                                      0.000     0.000 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[18]/C
    SLICE_X22Y60         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[18]/Q
                         net (fo=2, routed)           0.844     1.277    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/general_statisic_control[18].general_statisics/sync_inc_vector/increment_vector[0]
    SLICE_X34Y60         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/general_statisic_control[18].general_statisics/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X34Y60         FDRE (Setup_fdre_C_D)       -0.075     5.925    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/general_statisic_control[18].general_statisics/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.925    
                         arrival time                          -1.277    
  -------------------------------------------------------------------
                         slack                                  4.648    

Slack (MET) :             4.882ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.908ns  (logic 0.348ns (38.322%)  route 0.560ns (61.678%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56                                      0.000     0.000 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[4]/C
    SLICE_X32Y56         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[4]/Q
                         net (fo=1, routed)           0.560     0.908    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[4].sync_accum_gray_i/Q[0]
    SLICE_X33Y55         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X33Y55         FDRE (Setup_fdre_C_D)       -0.210     5.790    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.790    
                         arrival time                          -0.908    
  -------------------------------------------------------------------
                         slack                                  4.882    

Slack (MET) :             4.918ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/general_statisic_control[22].general_statisics/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.007ns  (logic 0.433ns (43.008%)  route 0.574ns (56.992%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y60                                      0.000     0.000 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[22]/C
    SLICE_X22Y60         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[22]/Q
                         net (fo=2, routed)           0.574     1.007    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/general_statisic_control[22].general_statisics/sync_inc_vector/increment_vector[0]
    SLICE_X31Y60         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/general_statisic_control[22].general_statisics/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X31Y60         FDRE (Setup_fdre_C_D)       -0.075     5.925    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/general_statisic_control[22].general_statisics/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.925    
                         arrival time                          -1.007    
  -------------------------------------------------------------------
                         slack                                  4.918    

Slack (MET) :             4.933ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[10].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.992ns  (logic 0.379ns (38.224%)  route 0.613ns (61.776%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y62                                      0.000     0.000 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[10]/C
    SLICE_X24Y62         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[10]/Q
                         net (fo=2, routed)           0.613     0.992    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[10].frame_size_stats1/sync_inc_vector/increment_vector[0]
    SLICE_X35Y62         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[10].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X35Y62         FDRE (Setup_fdre_C_D)       -0.075     5.925    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[10].frame_size_stats1/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.925    
                         arrival time                          -0.992    
  -------------------------------------------------------------------
                         slack                                  4.933    

Slack (MET) :             4.941ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[8].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.984ns  (logic 0.433ns (44.019%)  route 0.551ns (55.981%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y59                                      0.000     0.000 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[8]/C
    SLICE_X22Y59         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[8]/Q
                         net (fo=2, routed)           0.551     0.984    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[8].frame_size_stats1/sync_inc_vector/increment_vector[0]
    SLICE_X27Y59         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[8].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X27Y59         FDRE (Setup_fdre_C_D)       -0.075     5.925    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[8].frame_size_stats1/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.925    
                         arrival time                          -0.984    
  -------------------------------------------------------------------
                         slack                                  4.941    

Slack (MET) :             4.967ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.823ns  (logic 0.348ns (42.291%)  route 0.475ns (57.709%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52                                      0.000     0.000 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[4]/C
    SLICE_X29Y52         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[4]/Q
                         net (fo=1, routed)           0.475     0.823    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[4].sync_accum_gray_i/Q[0]
    SLICE_X32Y53         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X32Y53         FDRE (Setup_fdre_C_D)       -0.210     5.790    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.790    
                         arrival time                          -0.823    
  -------------------------------------------------------------------
                         slack                                  4.967    

Slack (MET) :             4.968ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[7].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.957ns  (logic 0.379ns (39.610%)  route 0.578ns (60.390%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y58                                      0.000     0.000 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[7]/C
    SLICE_X23Y58         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[7]/Q
                         net (fo=2, routed)           0.578     0.957    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[7].frame_size_stats1/sync_inc_vector/increment_vector[0]
    SLICE_X34Y58         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[7].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X34Y58         FDRE (Setup_fdre_C_D)       -0.075     5.925    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[7].frame_size_stats1/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.925    
                         arrival time                          -0.957    
  -------------------------------------------------------------------
                         slack                                  4.968    

Slack (MET) :             4.988ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.800ns  (logic 0.348ns (43.490%)  route 0.452ns (56.510%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52                                      0.000     0.000 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[6]/C
    SLICE_X29Y52         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[6]/Q
                         net (fo=1, routed)           0.452     0.800    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[6].sync_accum_gray_i/Q[0]
    SLICE_X31Y53         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X31Y53         FDRE (Setup_fdre_C_D)       -0.212     5.788    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.788    
                         arrival time                          -0.800    
  -------------------------------------------------------------------
                         slack                                  4.988    

Slack (MET) :             5.007ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.784ns  (logic 0.348ns (44.373%)  route 0.436ns (55.627%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y51                                      0.000     0.000 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[5]/C
    SLICE_X24Y51         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[5]/Q
                         net (fo=1, routed)           0.436     0.784    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[5].sync_accum_gray_i/Q[0]
    SLICE_X23Y51         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X23Y51         FDRE (Setup_fdre_C_D)       -0.209     5.791    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.791    
                         arrival time                          -0.784    
  -------------------------------------------------------------------
                         slack                                  5.007    

Slack (MET) :             5.021ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[2].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.770ns  (logic 0.348ns (45.175%)  route 0.422ns (54.825%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52                                      0.000     0.000 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[2]/C
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[2]/Q
                         net (fo=1, routed)           0.422     0.770    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[2].sync_accum_gray_i/Q[0]
    SLICE_X27Y52         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[2].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X27Y52         FDRE (Setup_fdre_C_D)       -0.209     5.791    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[2].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.791    
                         arrival time                          -0.770    
  -------------------------------------------------------------------
                         slack                                  5.021    





---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        4.454ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.454ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clkout0 rise@8.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.932ns  (logic 0.379ns (40.660%)  route 0.553ns (59.340%))
  Logic Levels:           0  
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.281ns = ( 13.281 - 8.000 ) 
    Source Clock Delay      (SCD):    5.768ns = ( 7.768 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     3.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104     0.395 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     1.919    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.677     3.677    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.754 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.061     5.815    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.896 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.872     7.768    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X1Y47          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDRE (Prop_fdre_C_Q)         0.379     8.147 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/Q
                         net (fo=2, routed)           0.553     8.700    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall
    SLICE_X1Y51          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     9.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     6.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     7.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.567     9.567    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.640 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    11.604    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    11.681 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1444, routed)        1.600    13.281    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out1
    SLICE_X1Y51          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg/C
                         clock pessimism              0.114    13.395    
                         clock uncertainty           -0.194    13.201    
    SLICE_X1Y51          FDRE (Setup_fdre_C_D)       -0.047    13.154    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg
  -------------------------------------------------------------------
                         required time                         13.154    
                         arrival time                          -8.700    
  -------------------------------------------------------------------
                         slack                                  4.454    

Slack (MET) :             4.613ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clkout0 rise@8.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.922ns  (logic 0.379ns (41.093%)  route 0.543ns (58.907%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 13.430 - 8.000 ) 
    Source Clock Delay      (SCD):    5.768ns = ( 7.768 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     3.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104     0.395 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     1.919    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.677     3.677    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.754 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.061     5.815    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.896 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.872     7.768    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X1Y48          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.379     8.147 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/Q
                         net (fo=1, routed)           0.543     8.690    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int
    SLICE_X0Y48          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     9.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     6.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     7.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.567     9.567    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.640 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    11.604    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    11.681 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1444, routed)        1.749    13.430    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out1
    SLICE_X0Y48          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/C
                         clock pessimism              0.114    13.544    
                         clock uncertainty           -0.194    13.351    
    SLICE_X0Y48          FDRE (Setup_fdre_C_D)       -0.047    13.304    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg
  -------------------------------------------------------------------
                         required time                         13.304    
                         arrival time                          -8.690    
  -------------------------------------------------------------------
                         slack                                  4.613    

Slack (MET) :             4.923ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clkout0 rise@8.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.645ns  (logic 0.379ns (58.784%)  route 0.266ns (41.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 13.430 - 8.000 ) 
    Source Clock Delay      (SCD):    5.768ns = ( 7.768 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     3.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104     0.395 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     1.919    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.677     3.677    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.754 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.061     5.815    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     5.896 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.872     7.768    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X1Y48          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.379     8.147 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/Q
                         net (fo=1, routed)           0.266     8.413    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int
    SLICE_X2Y47          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     9.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     6.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     7.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.567     9.567    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.640 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.964    11.604    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    11.681 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1444, routed)        1.749    13.430    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out1
    SLICE_X2Y47          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/C
                         clock pessimism              0.114    13.544    
                         clock uncertainty           -0.194    13.351    
    SLICE_X2Y47          FDRE (Setup_fdre_C_D)       -0.015    13.336    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg
  -------------------------------------------------------------------
                         required time                         13.336    
                         arrival time                          -8.413    
  -------------------------------------------------------------------
                         slack                                  4.923    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.633ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (clkout0 rise@0.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.062%)  route 0.098ns (40.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.991ns
    Source Clock Delay      (SCD):    2.360ns = ( 4.360 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     2.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160     1.443 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.974    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.696     2.696    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.746 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     3.537    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.563 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.798     4.360    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X1Y48          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.141     4.501 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/Q
                         net (fo=1, routed)           0.098     4.599    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int
    SLICE_X2Y47          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.971     0.971    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.024 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     1.884    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.913 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1444, routed)        1.079     2.991    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out1
    SLICE_X2Y47          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/C
                         clock pessimism             -0.278     2.713    
                         clock uncertainty            0.194     2.907    
    SLICE_X2Y47          FDRE (Hold_fdre_C_D)         0.059     2.966    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg
  -------------------------------------------------------------------
                         required time                         -2.966    
                         arrival time                           4.599    
  -------------------------------------------------------------------
                         slack                                  1.633    

Slack (MET) :             1.832ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (clkout0 rise@0.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.382%)  route 0.308ns (68.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.991ns
    Source Clock Delay      (SCD):    2.360ns = ( 4.360 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     2.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160     1.443 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.974    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.696     2.696    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.746 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     3.537    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.563 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.798     4.360    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X1Y48          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.141     4.501 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/Q
                         net (fo=1, routed)           0.308     4.810    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int
    SLICE_X0Y48          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.971     0.971    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.024 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     1.884    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.913 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1444, routed)        1.079     2.991    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out1
    SLICE_X0Y48          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/C
                         clock pessimism             -0.278     2.713    
                         clock uncertainty            0.194     2.907    
    SLICE_X0Y48          FDRE (Hold_fdre_C_D)         0.070     2.977    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg
  -------------------------------------------------------------------
                         required time                         -2.977    
                         arrival time                           4.810    
  -------------------------------------------------------------------
                         slack                                  1.832    

Slack (MET) :             1.848ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (clkout0 rise@0.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.236%)  route 0.248ns (63.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.915ns
    Source Clock Delay      (SCD):    2.360ns = ( 4.360 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     2.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160     1.443 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.974    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.696     2.696    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.746 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     3.537    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.563 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.798     4.360    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X1Y47          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDRE (Prop_fdre_C_Q)         0.141     4.501 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/Q
                         net (fo=2, routed)           0.248     4.750    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall
    SLICE_X1Y51          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.971     0.971    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.024 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     1.884    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.913 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1444, routed)        1.003     2.915    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out1
    SLICE_X1Y51          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg/C
                         clock pessimism             -0.278     2.637    
                         clock uncertainty            0.194     2.831    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)         0.070     2.901    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg
  -------------------------------------------------------------------
                         required time                         -2.901    
                         arrival time                           4.750    
  -------------------------------------------------------------------
                         slack                                  1.848    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_global_clock_generation
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.858ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.858ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        4.172ns  (logic 1.073ns (25.720%)  route 3.099ns (74.280%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34                                      0.000     0.000 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
    SLICE_X22Y34         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=123, routed)         1.617     2.050    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/bus2ip_addr[1]
    SLICE_X37Y58         LUT6 (Prop_lut6_I4_O)        0.105     2.155 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_i_8/O
                         net (fo=1, routed)           0.925     3.080    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_i_8_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I0_O)        0.105     3.185 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_i_6/O
                         net (fo=1, routed)           0.000     3.185    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_i_6_n_0
    SLICE_X37Y55         MUXF7 (Prop_muxf7_I0_O)      0.178     3.363 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_reg_i_3/O
                         net (fo=1, routed)           0.557     3.920    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/sync_request/bus2ip_addr_i_reg[5]
    SLICE_X29Y51         LUT6 (Prop_lut6_I3_O)        0.252     4.172 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/sync_request/ipic_rd_clear_i_1/O
                         net (fo=1, routed)           0.000     4.172    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/sync_request_n_1
    SLICE_X29Y51         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X29Y51         FDRE (Setup_fdre_C_D)        0.030     6.030    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_reg
  -------------------------------------------------------------------
                         required time                          6.030    
                         arrival time                          -4.172    
  -------------------------------------------------------------------
                         slack                                  1.858    

Slack (MET) :             2.396ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.562ns  (logic 0.484ns (13.589%)  route 3.078ns (86.411%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34                                      0.000     0.000 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
    SLICE_X23Y34         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=126, routed)         2.391     2.770    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[28].RAM64X1D_inst/DPRA1
    SLICE_X40Y55         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.105     2.875 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[28].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.687     3.562    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[28].RAM64X1D_inst28_out
    SLICE_X31Y50         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X31Y50         FDRE (Setup_fdre_C_D)       -0.042     5.958    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[35]
  -------------------------------------------------------------------
                         required time                          5.958    
                         arrival time                          -3.562    
  -------------------------------------------------------------------
                         slack                                  2.396    

Slack (MET) :             2.402ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.525ns  (logic 0.484ns (13.732%)  route 3.041ns (86.268%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34                                      0.000     0.000 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
    SLICE_X23Y34         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=126, routed)         2.294     2.673    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[26].RAM64X1D_inst/DPRA1
    SLICE_X44Y54         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.105     2.778 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[26].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.747     3.525    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[26].RAM64X1D_inst26_out
    SLICE_X30Y50         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X30Y50         FDRE (Setup_fdre_C_D)       -0.073     5.927    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[33]
  -------------------------------------------------------------------
                         required time                          5.927    
                         arrival time                          -3.525    
  -------------------------------------------------------------------
                         slack                                  2.402    

Slack (MET) :             2.451ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.517ns  (logic 0.538ns (15.295%)  route 2.979ns (84.705%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34                                      0.000     0.000 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
    SLICE_X22Y34         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=123, routed)         2.411     2.844    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[42].RAM64X1D_inst/DPRA0
    SLICE_X36Y51         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.105     2.949 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[42].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.569     3.517    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[42].RAM64X1D_inst42_out
    SLICE_X31Y49         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X31Y49         FDRE (Setup_fdre_C_D)       -0.032     5.968    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[49]
  -------------------------------------------------------------------
                         required time                          5.968    
                         arrival time                          -3.517    
  -------------------------------------------------------------------
                         slack                                  2.451    

Slack (MET) :             2.473ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.485ns  (logic 0.538ns (15.440%)  route 2.947ns (84.560%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34                                      0.000     0.000 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
    SLICE_X22Y34         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=123, routed)         2.290     2.723    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[45].RAM64X1D_inst/DPRA0
    SLICE_X36Y55         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.105     2.828 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[45].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.657     3.485    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[45].RAM64X1D_inst45_out
    SLICE_X32Y49         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X32Y49         FDRE (Setup_fdre_C_D)       -0.042     5.958    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[52]
  -------------------------------------------------------------------
                         required time                          5.958    
                         arrival time                          -3.485    
  -------------------------------------------------------------------
                         slack                                  2.473    

Slack (MET) :             2.500ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.441ns  (logic 0.538ns (15.635%)  route 2.903ns (84.365%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34                                      0.000     0.000 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
    SLICE_X22Y34         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=123, routed)         2.369     2.802    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[44].RAM64X1D_inst/DPRA0
    SLICE_X36Y55         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.105     2.907 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[44].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.534     3.441    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[44].RAM64X1D_inst44_out
    SLICE_X32Y50         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X32Y50         FDRE (Setup_fdre_C_D)       -0.059     5.941    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[51]
  -------------------------------------------------------------------
                         required time                          5.941    
                         arrival time                          -3.441    
  -------------------------------------------------------------------
                         slack                                  2.500    

Slack (MET) :             2.543ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.385ns  (logic 0.484ns (14.300%)  route 2.901ns (85.700%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34                                      0.000     0.000 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
    SLICE_X23Y34         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=126, routed)         2.205     2.584    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[25].RAM64X1D_inst/DPRA1
    SLICE_X40Y54         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.105     2.689 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[25].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.695     3.385    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[25].RAM64X1D_inst25_out
    SLICE_X31Y48         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X31Y48         FDRE (Setup_fdre_C_D)       -0.072     5.928    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[32]
  -------------------------------------------------------------------
                         required time                          5.928    
                         arrival time                          -3.385    
  -------------------------------------------------------------------
                         slack                                  2.543    

Slack (MET) :             2.549ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.378ns  (logic 0.538ns (15.927%)  route 2.840ns (84.073%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34                                      0.000     0.000 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
    SLICE_X22Y34         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=123, routed)         2.295     2.728    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[12].RAM64X1D_inst/DPRA0
    SLICE_X40Y50         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.105     2.833 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[12].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.545     3.378    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[12].RAM64X1D_inst12_out
    SLICE_X31Y48         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X31Y48         FDRE (Setup_fdre_C_D)       -0.073     5.927    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[19]
  -------------------------------------------------------------------
                         required time                          5.927    
                         arrival time                          -3.378    
  -------------------------------------------------------------------
                         slack                                  2.549    

Slack (MET) :             2.554ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.374ns  (logic 0.484ns (14.345%)  route 2.890ns (85.655%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34                                      0.000     0.000 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
    SLICE_X23Y34         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=126, routed)         2.316     2.695    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[29].RAM64X1D_inst/DPRA1
    SLICE_X40Y55         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.105     2.800 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[29].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.574     3.374    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[29].RAM64X1D_inst29_out
    SLICE_X31Y47         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X31Y47         FDRE (Setup_fdre_C_D)       -0.072     5.928    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[36]
  -------------------------------------------------------------------
                         required time                          5.928    
                         arrival time                          -3.374    
  -------------------------------------------------------------------
                         slack                                  2.554    

Slack (MET) :             2.559ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.382ns  (logic 0.484ns (14.312%)  route 2.898ns (85.688%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34                                      0.000     0.000 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
    SLICE_X23Y34         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=126, routed)         2.160     2.539    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[9].RAM64X1D_inst/DPRA1
    SLICE_X44Y50         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.105     2.644 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[9].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.738     3.382    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[9].RAM64X1D_inst9_out
    SLICE_X32Y49         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X32Y49         FDRE (Setup_fdre_C_D)       -0.059     5.941    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[16]
  -------------------------------------------------------------------
                         required time                          5.941    
                         arrival time                          -3.382    
  -------------------------------------------------------------------
                         slack                                  2.559    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        0.743ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.677ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.743ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clkout1 rise@2.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.379ns (46.540%)  route 0.435ns (53.460%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.276ns = ( 7.276 - 2.000 ) 
    Source Clock Delay      (SCD):    5.607ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.677     1.677    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.754 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     3.815    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.896 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1444, routed)        1.711     5.607    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y62          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.379     5.986 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=300, routed)         0.435     6.421    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_in
    SLICE_X5Y63          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     3.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     0.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     1.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.567     3.567    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     3.640 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.964     5.604    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     5.681 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.595     7.276    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/clk
    SLICE_X5Y63          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg0/C
                         clock pessimism              0.114     7.390    
                         clock uncertainty           -0.194     7.196    
    SLICE_X5Y63          FDRE (Setup_fdre_C_D)       -0.032     7.164    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          7.164    
                         arrival time                          -6.421    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.880ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clkout1 rise@2.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.379ns (55.834%)  route 0.300ns (44.166%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.277ns = ( 7.277 - 2.000 ) 
    Source Clock Delay      (SCD):    5.607ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.677     1.677    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.754 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.061     3.815    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     3.896 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1444, routed)        1.711     5.607    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y62          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.379     5.986 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=300, routed)         0.300     6.286    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_in
    SLICE_X4Y62          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398     3.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.927     0.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     1.923    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.567     3.567    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     3.640 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.964     5.604    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     5.681 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.596     7.277    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/clk
    SLICE_X4Y62          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg0/C
                         clock pessimism              0.114     7.391    
                         clock uncertainty           -0.194     7.197    
    SLICE_X4Y62          FDRE (Setup_fdre_C_D)       -0.032     7.165    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          7.165    
                         arrival time                          -6.286    
  -------------------------------------------------------------------
                         slack                                  0.880    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.677ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.000ns  (clkout1 rise@2.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.830%)  route 0.154ns (52.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.908ns = ( 4.908 - 2.000 ) 
    Source Clock Delay      (SCD):    2.282ns = ( 10.282 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     8.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160     7.443 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     7.974    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.696     8.696    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     8.746 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     9.537    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.563 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1444, routed)        0.719    10.282    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y62          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.141    10.423 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=300, routed)         0.154    10.577    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_in
    SLICE_X4Y62          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     2.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479     1.392 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.971    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.971     2.971    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.024 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     3.884    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.913 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.996     4.908    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/clk
    SLICE_X4Y62          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg0/C
                         clock pessimism             -0.278     4.630    
                         clock uncertainty            0.194     4.824    
    SLICE_X4Y62          FDRE (Hold_fdre_C_D)         0.075     4.899    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         -4.899    
                         arrival time                          10.577    
  -------------------------------------------------------------------
                         slack                                  5.677    

Slack (MET) :             5.730ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.000ns  (clkout1 rise@2.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.710%)  route 0.205ns (59.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.907ns = ( 4.907 - 2.000 ) 
    Source Clock Delay      (SCD):    2.282ns = ( 10.282 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     8.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160     7.443 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     7.974    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.696     8.696    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     8.746 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     9.537    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.563 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1444, routed)        0.719    10.282    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y62          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.141    10.423 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=300, routed)         0.205    10.628    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_in
    SLICE_X5Y63          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     2.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479     1.392 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.971    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.971     2.971    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.024 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     3.884    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.913 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.995     4.907    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/clk
    SLICE_X5Y63          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg0/C
                         clock pessimism             -0.278     4.629    
                         clock uncertainty            0.194     4.823    
    SLICE_X5Y63          FDRE (Hold_fdre_C_D)         0.075     4.898    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         -4.898    
                         arrival time                          10.628    
  -------------------------------------------------------------------
                         slack                                  5.730    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  tri_mode_ethernet_mac_0_0/inst_rgmii_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.606ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.579ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.606ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/C
                            (rising edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_TX_CTL
                            (output port clocked by tri_mode_ethernet_mac_0_0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             tri_mode_ethernet_mac_0_0/inst_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (tri_mode_ethernet_mac_0_0/inst_rgmii_tx_clk rise@2.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.846ns (99.882%)  route 0.001ns (0.118%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.025ns = ( 5.025 - 2.000 ) 
    Source Clock Delay      (SCD):    2.906ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.971     0.971    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.024 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     1.884    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.913 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1444, routed)        0.994     2.906    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y59         ODDR                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y59         ODDR (Prop_oddr_C_Q)         0.204     3.110 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/Q
                         net (fo=1, routed)           0.001     3.111    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_tx_ctl_obuf
    T15                  OBUF (Prop_obuf_I_O)         0.642     3.753 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000     3.753    RGMII_TX_CTL
    T15                                                               r  RGMII_TX_CTL (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock tri_mode_ethernet_mac_0_0/inst_rgmii_tx_clk rise edge)
                                                      2.000     2.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     2.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160     1.443 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.974    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.696     2.696    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.746 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     3.537    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.563 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.708     4.271    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y76         ODDR (Prop_oddr_C_Q)         0.177     4.448 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.001     4.449    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    U22                  OBUF (Prop_obuf_I_O)         0.576     5.025 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     5.025    RGMII_TXC
    U22                                                               r  RGMII_TXC (OUT)
                         clock pessimism              0.278     5.303    
                         clock uncertainty           -0.194     5.109    
                         output delay                -0.750     4.359    
  -------------------------------------------------------------------
                         required time                          4.359    
                         arrival time                          -3.753    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.616ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_TXD[1]
                            (output port clocked by tri_mode_ethernet_mac_0_0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             tri_mode_ethernet_mac_0_0/inst_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (tri_mode_ethernet_mac_0_0/inst_rgmii_tx_clk rise@2.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.836ns (99.881%)  route 0.001ns (0.119%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.025ns = ( 5.025 - 2.000 ) 
    Source Clock Delay      (SCD):    2.906ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.971     0.971    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.024 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     1.884    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.913 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1444, routed)        0.994     2.906    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y56         ODDR                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y56         ODDR (Prop_oddr_C_Q)         0.204     3.110 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     3.111    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_1_in
    U15                  OBUF (Prop_obuf_I_O)         0.632     3.744 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     3.744    RGMII_TXD[1]
    U15                                                               r  RGMII_TXD[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock tri_mode_ethernet_mac_0_0/inst_rgmii_tx_clk rise edge)
                                                      2.000     2.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     2.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     2.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160     1.443 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.974    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.696     2.696    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.746 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     3.537    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.563 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.708     4.271    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y76         ODDR (Prop_oddr_C_Q)         0.177     4.448 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.001     4.449    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    U22                  OBUF (Prop_obuf_I_O)         0.576     5.025 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     5.025    RGMII_TXC
    U22                                                               r  RGMII_TXC (OUT)
                         clock pessimism              0.278     5.303    
                         clock uncertainty           -0.194     5.109    
                         output delay                -0.750     4.359    
  -------------------------------------------------------------------
                         required time                          4.359    
                         arrival time                          -3.744    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.618ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_TXD[0]
                            (output port clocked by tri_mode_ethernet_mac_0_0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             tri_mode_ethernet_mac_0_0/inst_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (tri_mode_ethernet_mac_0_0/inst_rgmii_tx_clk fall@6.000ns - clkout0 fall@4.000ns)
  Data Path Delay:        0.835ns  (logic 0.834ns (99.880%)  route 0.001ns (0.120%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.025ns = ( 9.025 - 6.000 ) 
    Source Clock Delay      (SCD):    2.906ns = ( 6.906 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    4.000     4.000 f  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     4.000 f  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     4.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479     3.392 f  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     3.971    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     4.000 f  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.971     4.971    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     5.024 f  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     5.884    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     5.913 f  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1444, routed)        0.994     6.906    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y55         ODDR                                         f  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y55         ODDR (Prop_oddr_C_Q)         0.204     7.110 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     7.111    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_0_in
    U16                  OBUF (Prop_obuf_I_O)         0.630     7.741 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     7.741    RGMII_TXD[0]
    U16                                                               r  RGMII_TXD[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock tri_mode_ethernet_mac_0_0/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     6.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     6.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160     5.443 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     5.974    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.696     6.696    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     6.746 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     7.537    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.563 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.708     8.271    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y76         ODDR (Prop_oddr_C_Q)         0.177     8.448 f  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.001     8.449    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    U22                  OBUF (Prop_obuf_I_O)         0.576     9.025 f  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     9.025    RGMII_TXC
    U22                                                               f  RGMII_TXC (OUT)
                         clock pessimism              0.278     9.303    
                         clock uncertainty           -0.194     9.109    
                         output delay                -0.750     8.359    
  -------------------------------------------------------------------
                         required time                          8.359    
                         arrival time                          -7.741    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.631ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_TXD[3]
                            (output port clocked by tri_mode_ethernet_mac_0_0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             tri_mode_ethernet_mac_0_0/inst_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (tri_mode_ethernet_mac_0_0/inst_rgmii_tx_clk fall@6.000ns - clkout0 fall@4.000ns)
  Data Path Delay:        0.822ns  (logic 0.821ns (99.878%)  route 0.001ns (0.122%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.025ns = ( 9.025 - 6.000 ) 
    Source Clock Delay      (SCD):    2.906ns = ( 6.906 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    4.000     4.000 f  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     4.000 f  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     4.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479     3.392 f  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     3.971    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     4.000 f  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.971     4.971    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     5.024 f  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     5.884    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     5.913 f  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1444, routed)        0.994     6.906    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y58         ODDR                                         f  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         ODDR (Prop_oddr_C_Q)         0.204     7.110 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     7.111    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_3_in
    T17                  OBUF (Prop_obuf_I_O)         0.617     7.728 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     7.728    RGMII_TXD[3]
    T17                                                               r  RGMII_TXD[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock tri_mode_ethernet_mac_0_0/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     6.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     6.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160     5.443 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     5.974    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.696     6.696    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     6.746 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     7.537    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.563 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.708     8.271    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y76         ODDR (Prop_oddr_C_Q)         0.177     8.448 f  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.001     8.449    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    U22                  OBUF (Prop_obuf_I_O)         0.576     9.025 f  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     9.025    RGMII_TXC
    U22                                                               f  RGMII_TXC (OUT)
                         clock pessimism              0.278     9.303    
                         clock uncertainty           -0.194     9.109    
                         output delay                -0.750     8.359    
  -------------------------------------------------------------------
                         required time                          8.359    
                         arrival time                          -7.728    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.634ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_TXD[2]
                            (output port clocked by tri_mode_ethernet_mac_0_0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             tri_mode_ethernet_mac_0_0/inst_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (tri_mode_ethernet_mac_0_0/inst_rgmii_tx_clk fall@6.000ns - clkout0 fall@4.000ns)
  Data Path Delay:        0.819ns  (logic 0.818ns (99.878%)  route 0.001ns (0.122%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.025ns = ( 9.025 - 6.000 ) 
    Source Clock Delay      (SCD):    2.906ns = ( 6.906 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    4.000     4.000 f  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     4.000 f  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     4.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479     3.392 f  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     3.971    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     4.000 f  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.971     4.971    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     5.024 f  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.860     5.884    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     5.913 f  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1444, routed)        0.994     6.906    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y57         ODDR                                         f  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         ODDR (Prop_oddr_C_Q)         0.204     7.110 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     7.111    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_2_in
    T18                  OBUF (Prop_obuf_I_O)         0.614     7.725 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     7.725    RGMII_TXD[2]
    T18                                                               r  RGMII_TXD[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock tri_mode_ethernet_mac_0_0/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     6.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     6.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160     5.443 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     5.974    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     6.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.696     6.696    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     6.746 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.790     7.537    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.563 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.708     8.271    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y76         ODDR (Prop_oddr_C_Q)         0.177     8.448 f  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.001     8.449    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    U22                  OBUF (Prop_obuf_I_O)         0.576     9.025 f  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     9.025    RGMII_TXC
    U22                                                               f  RGMII_TXC (OUT)
                         clock pessimism              0.278     9.303    
                         clock uncertainty           -0.194     9.109    
                         output delay                -0.750     8.359    
  -------------------------------------------------------------------
                         required time                          8.359    
                         arrival time                          -7.725    
  -------------------------------------------------------------------
                         slack                                  0.634    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_TXD[2]
                            (output port clocked by tri_mode_ethernet_mac_0_0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             tri_mode_ethernet_mac_0_0/inst_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (tri_mode_ethernet_mac_0_0/inst_rgmii_tx_clk fall@6.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        0.694ns  (logic 0.693ns (99.856%)  route 0.001ns (0.144%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        1.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.777ns = ( 9.777 - 6.000 ) 
    Source Clock Delay      (SCD):    2.278ns = ( 10.278 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     8.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160     7.443 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     7.974    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.696     8.696    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     8.746 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     9.537    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.563 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1444, routed)        0.715    10.278    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y57         ODDR                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         ODDR (Prop_oddr_C_Q)         0.177    10.455 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    10.456    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_2_in
    T18                  OBUF (Prop_obuf_I_O)         0.516    10.972 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    10.972    RGMII_TXD[2]
    T18                                                               r  RGMII_TXD[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock tri_mode_ethernet_mac_0_0/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     6.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     6.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479     5.392 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     5.971    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     6.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.971     6.971    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     7.024 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     7.884    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     7.913 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.985     8.897    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y76         ODDR (Prop_oddr_C_Q)         0.204     9.101 f  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.001     9.102    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    U22                  OBUF (Prop_obuf_I_O)         0.675     9.777 f  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     9.777    RGMII_TXC
    U22                                                               f  RGMII_TXC (OUT)
                         clock pessimism             -0.278     9.499    
                         clock uncertainty            0.194     9.693    
                         output delay                 0.700    10.393    
  -------------------------------------------------------------------
                         required time                        -10.393    
                         arrival time                          10.972    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_TXD[3]
                            (output port clocked by tri_mode_ethernet_mac_0_0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             tri_mode_ethernet_mac_0_0/inst_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (tri_mode_ethernet_mac_0_0/inst_rgmii_tx_clk fall@6.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        0.697ns  (logic 0.696ns (99.856%)  route 0.001ns (0.144%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        1.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.777ns = ( 9.777 - 6.000 ) 
    Source Clock Delay      (SCD):    2.278ns = ( 10.278 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     8.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160     7.443 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     7.974    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.696     8.696    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     8.746 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     9.537    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.563 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1444, routed)        0.715    10.278    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y58         ODDR                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         ODDR (Prop_oddr_C_Q)         0.177    10.455 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    10.456    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_3_in
    T17                  OBUF (Prop_obuf_I_O)         0.519    10.975 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    10.975    RGMII_TXD[3]
    T17                                                               r  RGMII_TXD[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock tri_mode_ethernet_mac_0_0/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     6.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     6.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479     5.392 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     5.971    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     6.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.971     6.971    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     7.024 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     7.884    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     7.913 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.985     8.897    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y76         ODDR (Prop_oddr_C_Q)         0.204     9.101 f  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.001     9.102    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    U22                  OBUF (Prop_obuf_I_O)         0.675     9.777 f  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     9.777    RGMII_TXC
    U22                                                               f  RGMII_TXC (OUT)
                         clock pessimism             -0.278     9.499    
                         clock uncertainty            0.194     9.693    
                         output delay                 0.700    10.393    
  -------------------------------------------------------------------
                         required time                        -10.393    
                         arrival time                          10.975    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_TXD[0]
                            (output port clocked by tri_mode_ethernet_mac_0_0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             tri_mode_ethernet_mac_0_0/inst_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (tri_mode_ethernet_mac_0_0/inst_rgmii_tx_clk fall@6.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        0.710ns  (logic 0.709ns (99.859%)  route 0.001ns (0.141%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        1.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.777ns = ( 9.777 - 6.000 ) 
    Source Clock Delay      (SCD):    2.278ns = ( 10.278 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     8.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160     7.443 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     7.974    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.696     8.696    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     8.746 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     9.537    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.563 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1444, routed)        0.715    10.278    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y55         ODDR                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y55         ODDR (Prop_oddr_C_Q)         0.177    10.455 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    10.456    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_0_in
    U16                  OBUF (Prop_obuf_I_O)         0.532    10.987 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    10.987    RGMII_TXD[0]
    U16                                                               r  RGMII_TXD[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock tri_mode_ethernet_mac_0_0/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     6.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     6.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479     5.392 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     5.971    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     6.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.971     6.971    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     7.024 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     7.884    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     7.913 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.985     8.897    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y76         ODDR (Prop_oddr_C_Q)         0.204     9.101 f  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.001     9.102    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    U22                  OBUF (Prop_obuf_I_O)         0.675     9.777 f  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     9.777    RGMII_TXC
    U22                                                               f  RGMII_TXC (OUT)
                         clock pessimism             -0.278     9.499    
                         clock uncertainty            0.194     9.693    
                         output delay                 0.700    10.393    
  -------------------------------------------------------------------
                         required time                        -10.393    
                         arrival time                          10.987    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_TXD[1]
                            (output port clocked by tri_mode_ethernet_mac_0_0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             tri_mode_ethernet_mac_0_0/inst_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (tri_mode_ethernet_mac_0_0/inst_rgmii_tx_clk fall@6.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        0.712ns  (logic 0.711ns (99.860%)  route 0.001ns (0.140%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        1.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.777ns = ( 9.777 - 6.000 ) 
    Source Clock Delay      (SCD):    2.278ns = ( 10.278 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     8.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160     7.443 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     7.974    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.696     8.696    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     8.746 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     9.537    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.563 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1444, routed)        0.715    10.278    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y56         ODDR                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y56         ODDR (Prop_oddr_C_Q)         0.177    10.455 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    10.456    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_1_in
    U15                  OBUF (Prop_obuf_I_O)         0.534    10.990 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    10.990    RGMII_TXD[1]
    U15                                                               r  RGMII_TXD[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock tri_mode_ethernet_mac_0_0/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     6.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     6.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479     5.392 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     5.971    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     6.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.971     6.971    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     7.024 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     7.884    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     7.913 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.985     8.897    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y76         ODDR (Prop_oddr_C_Q)         0.204     9.101 f  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.001     9.102    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    U22                  OBUF (Prop_obuf_I_O)         0.675     9.777 f  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     9.777    RGMII_TXC
    U22                                                               f  RGMII_TXC (OUT)
                         clock pessimism             -0.278     9.499    
                         clock uncertainty            0.194     9.693    
                         output delay                 0.700    10.393    
  -------------------------------------------------------------------
                         required time                        -10.393    
                         arrival time                          10.990    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/C
                            (rising edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RGMII_TX_CTL
                            (output port clocked by tri_mode_ethernet_mac_0_0/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             tri_mode_ethernet_mac_0_0/inst_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (tri_mode_ethernet_mac_0_0/inst_rgmii_tx_clk fall@6.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        0.722ns  (logic 0.721ns (99.861%)  route 0.001ns (0.139%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        1.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.777ns = ( 9.777 - 6.000 ) 
    Source Clock Delay      (SCD):    2.278ns = ( 10.278 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     8.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160     7.443 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     7.974    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.696     8.696    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     8.746 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.790     9.537    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.563 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1444, routed)        0.715    10.278    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y59         ODDR                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y59         ODDR (Prop_oddr_C_Q)         0.177    10.455 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/Q
                         net (fo=1, routed)           0.001    10.456    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_tx_ctl_obuf
    T15                  OBUF (Prop_obuf_I_O)         0.544    10.999 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000    10.999    RGMII_TX_CTL
    T15                                                               r  RGMII_TX_CTL (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock tri_mode_ethernet_mac_0_0/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     6.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     6.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.479     5.392 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     5.971    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     6.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.971     6.971    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     7.024 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.860     7.884    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     7.913 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.985     8.897    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y76         ODDR (Prop_oddr_C_Q)         0.204     9.101 f  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.001     9.102    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    U22                  OBUF (Prop_obuf_I_O)         0.675     9.777 f  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     9.777    RGMII_TXC
    U22                                                               f  RGMII_TXC (OUT)
                         clock pessimism             -0.278     9.499    
                         clock uncertainty            0.194     9.693    
                         output delay                 0.700    10.393    
  -------------------------------------------------------------------
                         required time                        -10.393    
                         arrival time                          10.999    
  -------------------------------------------------------------------
                         slack                                  0.606    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_global_clock_generation
  To Clock:  clk_out2_global_clock_generation

Setup :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (required time - arrival time)
  Source:                 reset_gen_0/phy_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reset_gen_0/syn_block_2/data_sync_reg0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out2_global_clock_generation rise@10.000ns - clk_out1_global_clock_generation rise@8.000ns)
  Data Path Delay:        1.370ns  (logic 0.433ns (31.606%)  route 0.937ns (68.394%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.596ns = ( 11.596 - 10.000 ) 
    Source Clock Delay      (SCD):    1.709ns = ( 9.709 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_global_clock_generation rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     9.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104     6.395 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     7.919    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.709     9.709    reset_gen_0/CLK
    SLICE_X2Y61          FDRE                                         r  reset_gen_0/phy_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.433    10.142 r  reset_gen_0/phy_resetn_reg/Q
                         net (fo=7, routed)           0.937    11.079    reset_gen_0/syn_block_2/enable
    SLICE_X2Y60          FDRE                                         r  reset_gen_0/syn_block_2/data_sync_reg0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000    10.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    11.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.927     8.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     9.923    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    10.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=726, routed)         1.596    11.596    reset_gen_0/syn_block_2/clk
    SLICE_X2Y60          FDRE                                         r  reset_gen_0/syn_block_2/data_sync_reg0/C
                         clock pessimism             -0.075    11.521    
                         clock uncertainty           -0.186    11.334    
    SLICE_X2Y60          FDRE (Setup_fdre_C_CE)      -0.136    11.198    reset_gen_0/syn_block_2/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         11.198    
                         arrival time                         -11.079    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (required time - arrival time)
  Source:                 reset_gen_0/phy_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reset_gen_0/syn_block_2/data_sync_reg1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out2_global_clock_generation rise@10.000ns - clk_out1_global_clock_generation rise@8.000ns)
  Data Path Delay:        1.370ns  (logic 0.433ns (31.606%)  route 0.937ns (68.394%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.596ns = ( 11.596 - 10.000 ) 
    Source Clock Delay      (SCD):    1.709ns = ( 9.709 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_global_clock_generation rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     9.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104     6.395 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     7.919    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.709     9.709    reset_gen_0/CLK
    SLICE_X2Y61          FDRE                                         r  reset_gen_0/phy_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.433    10.142 r  reset_gen_0/phy_resetn_reg/Q
                         net (fo=7, routed)           0.937    11.079    reset_gen_0/syn_block_2/enable
    SLICE_X2Y60          FDRE                                         r  reset_gen_0/syn_block_2/data_sync_reg1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000    10.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    11.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.927     8.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     9.923    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    10.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=726, routed)         1.596    11.596    reset_gen_0/syn_block_2/clk
    SLICE_X2Y60          FDRE                                         r  reset_gen_0/syn_block_2/data_sync_reg1/C
                         clock pessimism             -0.075    11.521    
                         clock uncertainty           -0.186    11.334    
    SLICE_X2Y60          FDRE (Setup_fdre_C_CE)      -0.136    11.198    reset_gen_0/syn_block_2/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         11.198    
                         arrival time                         -11.079    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (required time - arrival time)
  Source:                 reset_gen_0/phy_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reset_gen_0/syn_block_2/data_sync_reg2/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out2_global_clock_generation rise@10.000ns - clk_out1_global_clock_generation rise@8.000ns)
  Data Path Delay:        1.370ns  (logic 0.433ns (31.606%)  route 0.937ns (68.394%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.596ns = ( 11.596 - 10.000 ) 
    Source Clock Delay      (SCD):    1.709ns = ( 9.709 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_global_clock_generation rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     9.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104     6.395 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     7.919    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.709     9.709    reset_gen_0/CLK
    SLICE_X2Y61          FDRE                                         r  reset_gen_0/phy_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.433    10.142 r  reset_gen_0/phy_resetn_reg/Q
                         net (fo=7, routed)           0.937    11.079    reset_gen_0/syn_block_2/enable
    SLICE_X2Y60          FDRE                                         r  reset_gen_0/syn_block_2/data_sync_reg2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000    10.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    11.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.927     8.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     9.923    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    10.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=726, routed)         1.596    11.596    reset_gen_0/syn_block_2/clk
    SLICE_X2Y60          FDRE                                         r  reset_gen_0/syn_block_2/data_sync_reg2/C
                         clock pessimism             -0.075    11.521    
                         clock uncertainty           -0.186    11.334    
    SLICE_X2Y60          FDRE (Setup_fdre_C_CE)      -0.136    11.198    reset_gen_0/syn_block_2/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         11.198    
                         arrival time                         -11.079    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (required time - arrival time)
  Source:                 reset_gen_0/phy_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reset_gen_0/syn_block_2/data_sync_reg3/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out2_global_clock_generation rise@10.000ns - clk_out1_global_clock_generation rise@8.000ns)
  Data Path Delay:        1.370ns  (logic 0.433ns (31.606%)  route 0.937ns (68.394%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.596ns = ( 11.596 - 10.000 ) 
    Source Clock Delay      (SCD):    1.709ns = ( 9.709 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_global_clock_generation rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     9.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104     6.395 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     7.919    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.709     9.709    reset_gen_0/CLK
    SLICE_X2Y61          FDRE                                         r  reset_gen_0/phy_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.433    10.142 r  reset_gen_0/phy_resetn_reg/Q
                         net (fo=7, routed)           0.937    11.079    reset_gen_0/syn_block_2/enable
    SLICE_X2Y60          FDRE                                         r  reset_gen_0/syn_block_2/data_sync_reg3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000    10.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    11.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.927     8.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     9.923    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    10.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=726, routed)         1.596    11.596    reset_gen_0/syn_block_2/clk
    SLICE_X2Y60          FDRE                                         r  reset_gen_0/syn_block_2/data_sync_reg3/C
                         clock pessimism             -0.075    11.521    
                         clock uncertainty           -0.186    11.334    
    SLICE_X2Y60          FDRE (Setup_fdre_C_CE)      -0.136    11.198    reset_gen_0/syn_block_2/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         11.198    
                         arrival time                         -11.079    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (required time - arrival time)
  Source:                 reset_gen_0/phy_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reset_gen_0/syn_block_2/data_sync_reg4/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out2_global_clock_generation rise@10.000ns - clk_out1_global_clock_generation rise@8.000ns)
  Data Path Delay:        1.370ns  (logic 0.433ns (31.606%)  route 0.937ns (68.394%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.596ns = ( 11.596 - 10.000 ) 
    Source Clock Delay      (SCD):    1.709ns = ( 9.709 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_global_clock_generation rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     8.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     9.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.104     6.395 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     7.919    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     8.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.709     9.709    reset_gen_0/CLK
    SLICE_X2Y61          FDRE                                         r  reset_gen_0/phy_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.433    10.142 r  reset_gen_0/phy_resetn_reg/Q
                         net (fo=7, routed)           0.937    11.079    reset_gen_0/syn_block_2/enable
    SLICE_X2Y60          FDRE                                         r  reset_gen_0/syn_block_2/data_sync_reg4/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000    10.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    11.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.927     8.470 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     9.923    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    10.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=726, routed)         1.596    11.596    reset_gen_0/syn_block_2/clk
    SLICE_X2Y60          FDRE                                         r  reset_gen_0/syn_block_2/data_sync_reg4/C
                         clock pessimism             -0.075    11.521    
                         clock uncertainty           -0.186    11.334    
    SLICE_X2Y60          FDRE (Setup_fdre_C_CE)      -0.136    11.198    reset_gen_0/syn_block_2/data_sync_reg4
  -------------------------------------------------------------------
                         required time                         11.198    
                         arrival time                         -11.079    
  -------------------------------------------------------------------
                         slack                                  0.119    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 reset_gen_0/phy_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reset_gen_0/syn_block_2/data_sync_reg0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_global_clock_generation rise@0.000ns - clk_out1_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.164ns (24.190%)  route 0.514ns (75.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    0.721ns
    Clock Pessimism Removal (CPR):    -0.051ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.721     0.721    reset_gen_0/CLK
    SLICE_X2Y61          FDRE                                         r  reset_gen_0/phy_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.164     0.885 r  reset_gen_0/phy_resetn_reg/Q
                         net (fo=7, routed)           0.514     1.399    reset_gen_0/syn_block_2/enable
    SLICE_X2Y60          FDRE                                         r  reset_gen_0/syn_block_2/data_sync_reg0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=726, routed)         0.998     0.998    reset_gen_0/syn_block_2/clk
    SLICE_X2Y60          FDRE                                         r  reset_gen_0/syn_block_2/data_sync_reg0/C
                         clock pessimism              0.051     1.048    
                         clock uncertainty            0.186     1.235    
    SLICE_X2Y60          FDRE (Hold_fdre_C_CE)       -0.016     1.219    reset_gen_0/syn_block_2/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 reset_gen_0/phy_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reset_gen_0/syn_block_2/data_sync_reg1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_global_clock_generation rise@0.000ns - clk_out1_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.164ns (24.190%)  route 0.514ns (75.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    0.721ns
    Clock Pessimism Removal (CPR):    -0.051ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.721     0.721    reset_gen_0/CLK
    SLICE_X2Y61          FDRE                                         r  reset_gen_0/phy_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.164     0.885 r  reset_gen_0/phy_resetn_reg/Q
                         net (fo=7, routed)           0.514     1.399    reset_gen_0/syn_block_2/enable
    SLICE_X2Y60          FDRE                                         r  reset_gen_0/syn_block_2/data_sync_reg1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=726, routed)         0.998     0.998    reset_gen_0/syn_block_2/clk
    SLICE_X2Y60          FDRE                                         r  reset_gen_0/syn_block_2/data_sync_reg1/C
                         clock pessimism              0.051     1.048    
                         clock uncertainty            0.186     1.235    
    SLICE_X2Y60          FDRE (Hold_fdre_C_CE)       -0.016     1.219    reset_gen_0/syn_block_2/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 reset_gen_0/phy_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reset_gen_0/syn_block_2/data_sync_reg2/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_global_clock_generation rise@0.000ns - clk_out1_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.164ns (24.190%)  route 0.514ns (75.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    0.721ns
    Clock Pessimism Removal (CPR):    -0.051ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.721     0.721    reset_gen_0/CLK
    SLICE_X2Y61          FDRE                                         r  reset_gen_0/phy_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.164     0.885 r  reset_gen_0/phy_resetn_reg/Q
                         net (fo=7, routed)           0.514     1.399    reset_gen_0/syn_block_2/enable
    SLICE_X2Y60          FDRE                                         r  reset_gen_0/syn_block_2/data_sync_reg2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=726, routed)         0.998     0.998    reset_gen_0/syn_block_2/clk
    SLICE_X2Y60          FDRE                                         r  reset_gen_0/syn_block_2/data_sync_reg2/C
                         clock pessimism              0.051     1.048    
                         clock uncertainty            0.186     1.235    
    SLICE_X2Y60          FDRE (Hold_fdre_C_CE)       -0.016     1.219    reset_gen_0/syn_block_2/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 reset_gen_0/phy_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reset_gen_0/syn_block_2/data_sync_reg3/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_global_clock_generation rise@0.000ns - clk_out1_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.164ns (24.190%)  route 0.514ns (75.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    0.721ns
    Clock Pessimism Removal (CPR):    -0.051ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.721     0.721    reset_gen_0/CLK
    SLICE_X2Y61          FDRE                                         r  reset_gen_0/phy_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.164     0.885 r  reset_gen_0/phy_resetn_reg/Q
                         net (fo=7, routed)           0.514     1.399    reset_gen_0/syn_block_2/enable
    SLICE_X2Y60          FDRE                                         r  reset_gen_0/syn_block_2/data_sync_reg3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=726, routed)         0.998     0.998    reset_gen_0/syn_block_2/clk
    SLICE_X2Y60          FDRE                                         r  reset_gen_0/syn_block_2/data_sync_reg3/C
                         clock pessimism              0.051     1.048    
                         clock uncertainty            0.186     1.235    
    SLICE_X2Y60          FDRE (Hold_fdre_C_CE)       -0.016     1.219    reset_gen_0/syn_block_2/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 reset_gen_0/phy_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_global_clock_generation  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            reset_gen_0/syn_block_2/data_sync_reg4/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_global_clock_generation rise@0.000ns - clk_out1_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.164ns (24.190%)  route 0.514ns (75.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    0.721ns
    Clock Pessimism Removal (CPR):    -0.051ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out1_global_clock_generation
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.721     0.721    reset_gen_0/CLK
    SLICE_X2Y61          FDRE                                         r  reset_gen_0/phy_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.164     0.885 r  reset_gen_0/phy_resetn_reg/Q
                         net (fo=7, routed)           0.514     1.399    reset_gen_0/syn_block_2/enable
    SLICE_X2Y60          FDRE                                         r  reset_gen_0/syn_block_2/data_sync_reg4/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out2_global_clock_generation
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout2_buf/O
                         net (fo=726, routed)         0.998     0.998    reset_gen_0/syn_block_2/clk
    SLICE_X2Y60          FDRE                                         r  reset_gen_0/syn_block_2/data_sync_reg4/C
                         clock pessimism              0.051     1.048    
                         clock uncertainty            0.186     1.235    
    SLICE_X2Y60          FDRE (Hold_fdre_C_CE)       -0.016     1.219    reset_gen_0/syn_block_2/data_sync_reg4
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.181    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clk_out2_global_clock_generation

Setup :            0  Failing Endpoints,  Worst Slack        4.509ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.509ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.523ns  (logic 0.588ns (38.620%)  route 0.935ns (61.380%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50                                      0.000     0.000 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[8]/C
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[8]/Q
                         net (fo=2, routed)           0.935     1.283    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref[8]
    SLICE_X30Y49         LUT6 (Prop_lut6_I5_O)        0.240     1.523 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[1]_i_1__2/O
                         net (fo=1, routed)           0.000     1.523    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[1]_i_1__2_n_0
    SLICE_X30Y49         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X30Y49         FDRE (Setup_fdre_C_D)        0.032     6.032    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[1]
  -------------------------------------------------------------------
                         required time                          6.032    
                         arrival time                          -1.523    
  -------------------------------------------------------------------
                         slack                                  4.509    

Slack (MET) :             4.549ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.483ns  (logic 0.587ns (39.582%)  route 0.896ns (60.418%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50                                      0.000     0.000 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[53]/C
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[53]/Q
                         net (fo=1, routed)           0.896     1.244    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref[53]
    SLICE_X29Y48         LUT6 (Prop_lut6_I1_O)        0.239     1.483 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[14]_i_1__2/O
                         net (fo=1, routed)           0.000     1.483    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[14]_i_1__2_n_0
    SLICE_X29Y48         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X29Y48         FDRE (Setup_fdre_C_D)        0.032     6.032    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[14]
  -------------------------------------------------------------------
                         required time                          6.032    
                         arrival time                          -1.483    
  -------------------------------------------------------------------
                         slack                                  4.549    

Slack (MET) :             4.571ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.459ns  (logic 0.590ns (40.449%)  route 0.869ns (59.551%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47                                      0.000     0.000 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=17, routed)          0.869     1.217    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X30Y49         LUT6 (Prop_lut6_I4_O)        0.242     1.459 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[15]_i_1__1/O
                         net (fo=1, routed)           0.000     1.459    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[15]_i_1__1_n_0
    SLICE_X30Y49         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X30Y49         FDRE (Setup_fdre_C_D)        0.030     6.030    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[15]
  -------------------------------------------------------------------
                         required time                          6.030    
                         arrival time                          -1.459    
  -------------------------------------------------------------------
                         slack                                  4.571    

Slack (MET) :             4.606ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.427ns  (logic 0.590ns (41.343%)  route 0.837ns (58.657%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47                                      0.000     0.000 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=17, routed)          0.837     1.185    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X30Y49         LUT6 (Prop_lut6_I4_O)        0.242     1.427 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[8]_i_1__2/O
                         net (fo=1, routed)           0.000     1.427    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[8]_i_1__2_n_0
    SLICE_X30Y49         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X30Y49         FDRE (Setup_fdre_C_D)        0.033     6.033    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[8]
  -------------------------------------------------------------------
                         required time                          6.033    
                         arrival time                          -1.427    
  -------------------------------------------------------------------
                         slack                                  4.606    

Slack (MET) :             4.618ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.415ns  (logic 0.590ns (41.709%)  route 0.825ns (58.291%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50                                      0.000     0.000 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[45]/C
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[45]/Q
                         net (fo=2, routed)           0.825     1.173    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref[45]
    SLICE_X30Y47         LUT6 (Prop_lut6_I1_O)        0.242     1.415 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[6]_i_1__2/O
                         net (fo=1, routed)           0.000     1.415    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[6]_i_1__2_n_0
    SLICE_X30Y47         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X30Y47         FDRE (Setup_fdre_C_D)        0.033     6.033    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[6]
  -------------------------------------------------------------------
                         required time                          6.033    
                         arrival time                          -1.415    
  -------------------------------------------------------------------
                         slack                                  4.618    

Slack (MET) :             4.645ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.387ns  (logic 0.484ns (34.894%)  route 0.903ns (65.106%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50                                      0.000     0.000 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[23]/C
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[23]/Q
                         net (fo=1, routed)           0.903     1.282    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref[23]
    SLICE_X30Y49         LUT6 (Prop_lut6_I5_O)        0.105     1.387 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[16]_i_1__2/O
                         net (fo=1, routed)           0.000     1.387    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[16]_i_1__2_n_0
    SLICE_X30Y49         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X30Y49         FDRE (Setup_fdre_C_D)        0.032     6.032    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[16]
  -------------------------------------------------------------------
                         required time                          6.032    
                         arrival time                          -1.387    
  -------------------------------------------------------------------
                         slack                                  4.645    

Slack (MET) :             4.698ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.332ns  (logic 0.590ns (44.282%)  route 0.742ns (55.718%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47                                      0.000     0.000 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=17, routed)          0.742     1.090    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X28Y48         LUT6 (Prop_lut6_I4_O)        0.242     1.332 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[12]_i_1__1/O
                         net (fo=1, routed)           0.000     1.332    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[12]_i_1__1_n_0
    SLICE_X28Y48         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X28Y48         FDRE (Setup_fdre_C_D)        0.030     6.030    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[12]
  -------------------------------------------------------------------
                         required time                          6.030    
                         arrival time                          -1.332    
  -------------------------------------------------------------------
                         slack                                  4.698    

Slack (MET) :             4.709ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.323ns  (logic 0.590ns (44.594%)  route 0.733ns (55.406%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47                                      0.000     0.000 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=17, routed)          0.733     1.081    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X30Y48         LUT6 (Prop_lut6_I4_O)        0.242     1.323 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[3]_i_1__2/O
                         net (fo=1, routed)           0.000     1.323    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[3]_i_1__2_n_0
    SLICE_X30Y48         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X30Y48         FDRE (Setup_fdre_C_D)        0.032     6.032    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[3]
  -------------------------------------------------------------------
                         required time                          6.032    
                         arrival time                          -1.323    
  -------------------------------------------------------------------
                         slack                                  4.709    

Slack (MET) :             4.711ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.322ns  (logic 0.590ns (44.625%)  route 0.732ns (55.375%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47                                      0.000     0.000 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=17, routed)          0.732     1.080    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X30Y48         LUT6 (Prop_lut6_I4_O)        0.242     1.322 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[9]_i_1__1/O
                         net (fo=1, routed)           0.000     1.322    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[9]_i_1__1_n_0
    SLICE_X30Y48         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X30Y48         FDRE (Setup_fdre_C_D)        0.033     6.033    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[9]
  -------------------------------------------------------------------
                         required time                          6.033    
                         arrival time                          -1.322    
  -------------------------------------------------------------------
                         slack                                  4.711    

Slack (MET) :             4.737ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_global_clock_generation  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_global_clock_generation
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.295ns  (logic 0.484ns (37.379%)  route 0.811ns (62.621%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48                                      0.000     0.000 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[12]/C
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[12]/Q
                         net (fo=2, routed)           0.811     1.190    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref[12]
    SLICE_X30Y47         LUT6 (Prop_lut6_I5_O)        0.105     1.295 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[5]_i_1__2/O
                         net (fo=1, routed)           0.000     1.295    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[5]_i_1__2_n_0
    SLICE_X30Y47         FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X30Y47         FDRE (Setup_fdre_C_D)        0.032     6.032    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[5]
  -------------------------------------------------------------------
                         required time                          6.032    
                         arrival time                          -1.295    
  -------------------------------------------------------------------
                         slack                                  4.737    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  RGMII_RXC
  To Clock:  RGMII_RXC

Setup :            0  Failing Endpoints,  Worst Slack        6.687ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.433ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.687ns  (required time - arrival time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (recovery check against rising-edge clock RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RXC rise@8.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.379ns (41.243%)  route 0.540ns (58.757%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.165ns = ( 10.165 - 8.000 ) 
    Source Clock Delay      (SCD):    2.305ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.803     0.803 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.449     1.252    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.384     1.636 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=883, routed)         0.669     2.305    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X5Y54          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.379     2.684 f  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=3, routed)           0.540     3.224    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable
    SLICE_X4Y55          FDCE                                         f  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      8.000     8.000 r  
    U21                                               0.000     8.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     8.000    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.767     8.767 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.415     9.182    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.362     9.543 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=883, routed)         0.622    10.165    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X4Y55          FDCE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism              0.112    10.277    
                         clock uncertainty           -0.035    10.242    
    SLICE_X4Y55          FDCE (Recov_fdce_C_CLR)     -0.331     9.911    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                          9.911    
                         arrival time                          -3.224    
  -------------------------------------------------------------------
                         slack                                  6.687    

Slack (MET) :             6.742ns  (required time - arrival time)
  Source:                 eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (recovery check against rising-edge clock RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RXC rise@8.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.348ns (47.647%)  route 0.382ns (52.353%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.323ns = ( 10.323 - 8.000 ) 
    Source Clock Delay      (SCD):    2.458ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.803     0.803 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.449     1.252    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.384     1.636 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=883, routed)         0.822     2.458    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X49Y69         FDPE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y69         FDPE (Prop_fdpe_C_Q)         0.348     2.806 f  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.382     3.189    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/rst_wr_reg2
    SLICE_X49Y68         FDCE                                         f  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      8.000     8.000 r  
    U21                                               0.000     8.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     8.000    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.767     8.767 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.415     9.182    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.362     9.543 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=883, routed)         0.780    10.323    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/s_aclk
    SLICE_X49Y68         FDCE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism              0.111    10.434    
                         clock uncertainty           -0.035    10.399    
    SLICE_X49Y68         FDCE (Recov_fdce_C_CLR)     -0.468     9.931    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          9.931    
                         arrival time                          -3.189    
  -------------------------------------------------------------------
                         slack                                  6.742    

Slack (MET) :             6.742ns  (required time - arrival time)
  Source:                 eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (recovery check against rising-edge clock RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RXC rise@8.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.348ns (47.647%)  route 0.382ns (52.353%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.323ns = ( 10.323 - 8.000 ) 
    Source Clock Delay      (SCD):    2.458ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.803     0.803 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.449     1.252    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.384     1.636 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=883, routed)         0.822     2.458    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X49Y69         FDPE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y69         FDPE (Prop_fdpe_C_Q)         0.348     2.806 f  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.382     3.189    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/rst_wr_reg2
    SLICE_X49Y68         FDCE                                         f  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      8.000     8.000 r  
    U21                                               0.000     8.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     8.000    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.767     8.767 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.415     9.182    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.362     9.543 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=883, routed)         0.780    10.323    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/s_aclk
    SLICE_X49Y68         FDCE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism              0.111    10.434    
                         clock uncertainty           -0.035    10.399    
    SLICE_X49Y68         FDCE (Recov_fdce_C_CLR)     -0.468     9.931    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          9.931    
                         arrival time                          -3.189    
  -------------------------------------------------------------------
                         slack                                  6.742    

Slack (MET) :             6.781ns  (required time - arrival time)
  Source:                 eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (recovery check against rising-edge clock RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RXC rise@8.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.348ns (47.647%)  route 0.382ns (52.353%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.323ns = ( 10.323 - 8.000 ) 
    Source Clock Delay      (SCD):    2.458ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.803     0.803 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.449     1.252    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.384     1.636 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=883, routed)         0.822     2.458    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X49Y69         FDPE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y69         FDPE (Prop_fdpe_C_Q)         0.348     2.806 f  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.382     3.189    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/rst_wr_reg2
    SLICE_X49Y68         FDPE                                         f  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      8.000     8.000 r  
    U21                                               0.000     8.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     8.000    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.767     8.767 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.415     9.182    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.362     9.543 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=883, routed)         0.780    10.323    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/s_aclk
    SLICE_X49Y68         FDPE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism              0.111    10.434    
                         clock uncertainty           -0.035    10.399    
    SLICE_X49Y68         FDPE (Recov_fdpe_C_PRE)     -0.429     9.970    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                          9.970    
                         arrival time                          -3.189    
  -------------------------------------------------------------------
                         slack                                  6.781    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC rise@0.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.331%)  route 0.174ns (57.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.542    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.634 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=883, routed)         0.326     0.960    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X49Y69         FDPE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y69         FDPE (Prop_fdpe_C_Q)         0.128     1.088 f  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.174     1.263    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/rst_wr_reg2
    SLICE_X49Y68         FDCE                                         f  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.367     0.367 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.678    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     0.932 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=883, routed)         0.364     1.296    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/s_aclk
    SLICE_X49Y68         FDCE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.321     0.975    
    SLICE_X49Y68         FDCE (Remov_fdce_C_CLR)     -0.146     0.829    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC rise@0.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.331%)  route 0.174ns (57.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.542    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.634 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=883, routed)         0.326     0.960    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X49Y69         FDPE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y69         FDPE (Prop_fdpe_C_Q)         0.128     1.088 f  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.174     1.263    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/rst_wr_reg2
    SLICE_X49Y68         FDCE                                         f  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.367     0.367 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.678    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     0.932 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=883, routed)         0.364     1.296    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/s_aclk
    SLICE_X49Y68         FDCE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.321     0.975    
    SLICE_X49Y68         FDCE (Remov_fdce_C_CLR)     -0.146     0.829    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC rise@0.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.331%)  route 0.174ns (57.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.542    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.634 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=883, routed)         0.326     0.960    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X49Y69         FDPE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y69         FDPE (Prop_fdpe_C_Q)         0.128     1.088 f  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.174     1.263    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/rst_wr_reg2
    SLICE_X49Y68         FDPE                                         f  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.367     0.367 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.678    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     0.932 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=883, routed)         0.364     1.296    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/s_aclk
    SLICE_X49Y68         FDPE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.321     0.975    
    SLICE_X49Y68         FDPE (Remov_fdpe_C_PRE)     -0.149     0.826    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (removal check against rising-edge clock RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC rise@0.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.975%)  route 0.251ns (64.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.319ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.542    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.634 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=883, routed)         0.263     0.897    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X5Y54          FDRE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.141     1.038 f  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=3, routed)           0.251     1.289    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable
    SLICE_X4Y55          FDCE                                         f  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    U21                  IBUF (Prop_ibuf_I_O)         0.367     0.367 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.678    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     0.932 r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=883, routed)         0.300     1.232    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X4Y55          FDCE                                         r  tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism             -0.319     0.913    
    SLICE_X4Y55          FDCE (Remov_fdce_C_CLR)     -0.092     0.821    tri_mode_ethernet_mac_0_0/inst/tri_mode_ethernet_mac_i/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.468    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
  To Clock:  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack       38.022ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.432ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.022ns  (required time - arrival time)
  Source:                 aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/core_reset_logic_i/gt_txresetdone_r2_reg/CLR
                            (recovery check against rising-edge clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@40.000ns - aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.568ns  (logic 0.587ns (37.435%)  route 0.981ns (62.565%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.139ns = ( 43.139 - 40.000 ) 
    Source Clock Delay      (SCD):    3.338ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.628 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         1.710     3.338    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/gtrxreset_o_reg
    SLICE_X51Y46         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.348     3.686 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=1, routed)           0.549     4.235    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3
    SLICE_X51Y46         LUT1 (Prop_lut1_I0_O)        0.239     4.474 f  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/gt_txresetdone_r_i_1/O
                         net (fo=2, routed)           0.432     4.906    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/core_reset_logic_i/s_level_out_d3_reg
    SLICE_X49Y47         FDCE                                         f  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/core_reset_logic_i/gt_txresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                     40.000    40.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000    40.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476    41.476    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    41.553 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         1.586    43.139    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/core_reset_logic_i/gtrxreset_o_reg
    SLICE_X49Y47         FDCE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/core_reset_logic_i/gt_txresetdone_r2_reg/C
                         clock pessimism              0.155    43.294    
                         clock uncertainty           -0.035    43.259    
    SLICE_X49Y47         FDCE (Recov_fdce_C_CLR)     -0.331    42.928    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/core_reset_logic_i/gt_txresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                         42.928    
                         arrival time                          -4.906    
  -------------------------------------------------------------------
                         slack                                 38.022    

Slack (MET) :             38.022ns  (required time - arrival time)
  Source:                 aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/core_reset_logic_i/gt_txresetdone_r_reg/CLR
                            (recovery check against rising-edge clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@40.000ns - aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.568ns  (logic 0.587ns (37.435%)  route 0.981ns (62.565%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.139ns = ( 43.139 - 40.000 ) 
    Source Clock Delay      (SCD):    3.338ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.628 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         1.710     3.338    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/gtrxreset_o_reg
    SLICE_X51Y46         FDRE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.348     3.686 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=1, routed)           0.549     4.235    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3
    SLICE_X51Y46         LUT1 (Prop_lut1_I0_O)        0.239     4.474 f  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/gt_txresetdone_r_i_1/O
                         net (fo=2, routed)           0.432     4.906    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/core_reset_logic_i/s_level_out_d3_reg
    SLICE_X49Y47         FDCE                                         f  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/core_reset_logic_i/gt_txresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                     40.000    40.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000    40.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476    41.476    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    41.553 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         1.586    43.139    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/core_reset_logic_i/gtrxreset_o_reg
    SLICE_X49Y47         FDCE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/core_reset_logic_i/gt_txresetdone_r_reg/C
                         clock pessimism              0.155    43.294    
                         clock uncertainty           -0.035    43.259    
    SLICE_X49Y47         FDCE (Recov_fdce_C_CLR)     -0.331    42.928    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/core_reset_logic_i/gt_txresetdone_r_reg
  -------------------------------------------------------------------
                         required time                         42.928    
                         arrival time                          -4.906    
  -------------------------------------------------------------------
                         slack                                 38.022    

Slack (MET) :             38.470ns  (required time - arrival time)
  Source:                 eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[17]/CLR
                            (recovery check against rising-edge clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@40.000ns - aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.198ns  (logic 0.379ns (31.641%)  route 0.819ns (68.359%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.985ns = ( 42.985 - 40.000 ) 
    Source Clock Delay      (SCD):    3.172ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.628 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         1.544     3.172    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/m_aclk
    SLICE_X54Y68         FDPE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDPE (Prop_fdpe_C_Q)         0.379     3.551 f  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=19, routed)          0.819     4.370    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/axis_rd_rst
    SLICE_X52Y67         FDCE                                         f  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                     40.000    40.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000    40.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476    41.476    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    41.553 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         1.432    42.985    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/m_aclk
    SLICE_X52Y67         FDCE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[17]/C
                         clock pessimism              0.148    43.133    
                         clock uncertainty           -0.035    43.097    
    SLICE_X52Y67         FDCE (Recov_fdce_C_CLR)     -0.258    42.839    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[17]
  -------------------------------------------------------------------
                         required time                         42.839    
                         arrival time                          -4.370    
  -------------------------------------------------------------------
                         slack                                 38.470    

Slack (MET) :             38.495ns  (required time - arrival time)
  Source:                 eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[1]/CLR
                            (recovery check against rising-edge clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@40.000ns - aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.379ns (32.241%)  route 0.797ns (67.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 42.988 - 40.000 ) 
    Source Clock Delay      (SCD):    3.172ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.628 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         1.544     3.172    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/m_aclk
    SLICE_X54Y68         FDPE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDPE (Prop_fdpe_C_Q)         0.379     3.551 f  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=19, routed)          0.797     4.347    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/axis_rd_rst
    SLICE_X52Y63         FDCE                                         f  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                     40.000    40.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000    40.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476    41.476    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    41.553 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         1.435    42.988    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/m_aclk
    SLICE_X52Y63         FDCE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[1]/C
                         clock pessimism              0.148    43.136    
                         clock uncertainty           -0.035    43.100    
    SLICE_X52Y63         FDCE (Recov_fdce_C_CLR)     -0.258    42.842    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[1]
  -------------------------------------------------------------------
                         required time                         42.842    
                         arrival time                          -4.347    
  -------------------------------------------------------------------
                         slack                                 38.495    

Slack (MET) :             38.495ns  (required time - arrival time)
  Source:                 eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[2]/CLR
                            (recovery check against rising-edge clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@40.000ns - aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.379ns (32.241%)  route 0.797ns (67.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 42.988 - 40.000 ) 
    Source Clock Delay      (SCD):    3.172ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.628 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         1.544     3.172    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/m_aclk
    SLICE_X54Y68         FDPE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDPE (Prop_fdpe_C_Q)         0.379     3.551 f  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=19, routed)          0.797     4.347    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/axis_rd_rst
    SLICE_X52Y63         FDCE                                         f  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                     40.000    40.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000    40.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476    41.476    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    41.553 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         1.435    42.988    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/m_aclk
    SLICE_X52Y63         FDCE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[2]/C
                         clock pessimism              0.148    43.136    
                         clock uncertainty           -0.035    43.100    
    SLICE_X52Y63         FDCE (Recov_fdce_C_CLR)     -0.258    42.842    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[2]
  -------------------------------------------------------------------
                         required time                         42.842    
                         arrival time                          -4.347    
  -------------------------------------------------------------------
                         slack                                 38.495    

Slack (MET) :             38.495ns  (required time - arrival time)
  Source:                 eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[3]/CLR
                            (recovery check against rising-edge clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@40.000ns - aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.379ns (32.241%)  route 0.797ns (67.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 42.988 - 40.000 ) 
    Source Clock Delay      (SCD):    3.172ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.628 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         1.544     3.172    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/m_aclk
    SLICE_X54Y68         FDPE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDPE (Prop_fdpe_C_Q)         0.379     3.551 f  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=19, routed)          0.797     4.347    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/axis_rd_rst
    SLICE_X52Y63         FDCE                                         f  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                     40.000    40.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000    40.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476    41.476    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    41.553 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         1.435    42.988    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/m_aclk
    SLICE_X52Y63         FDCE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[3]/C
                         clock pessimism              0.148    43.136    
                         clock uncertainty           -0.035    43.100    
    SLICE_X52Y63         FDCE (Recov_fdce_C_CLR)     -0.258    42.842    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[3]
  -------------------------------------------------------------------
                         required time                         42.842    
                         arrival time                          -4.347    
  -------------------------------------------------------------------
                         slack                                 38.495    

Slack (MET) :             38.495ns  (required time - arrival time)
  Source:                 eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[4]/CLR
                            (recovery check against rising-edge clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@40.000ns - aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.379ns (32.241%)  route 0.797ns (67.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 42.988 - 40.000 ) 
    Source Clock Delay      (SCD):    3.172ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.628 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         1.544     3.172    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/m_aclk
    SLICE_X54Y68         FDPE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDPE (Prop_fdpe_C_Q)         0.379     3.551 f  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=19, routed)          0.797     4.347    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/axis_rd_rst
    SLICE_X52Y63         FDCE                                         f  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                     40.000    40.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000    40.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476    41.476    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    41.553 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         1.435    42.988    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/m_aclk
    SLICE_X52Y63         FDCE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[4]/C
                         clock pessimism              0.148    43.136    
                         clock uncertainty           -0.035    43.100    
    SLICE_X52Y63         FDCE (Recov_fdce_C_CLR)     -0.258    42.842    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[4]
  -------------------------------------------------------------------
                         required time                         42.842    
                         arrival time                          -4.347    
  -------------------------------------------------------------------
                         slack                                 38.495    

Slack (MET) :             38.603ns  (required time - arrival time)
  Source:                 eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[5]/CLR
                            (recovery check against rising-edge clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@40.000ns - aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.067ns  (logic 0.379ns (35.531%)  route 0.688ns (64.469%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.987ns = ( 42.987 - 40.000 ) 
    Source Clock Delay      (SCD):    3.172ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.628 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         1.544     3.172    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/m_aclk
    SLICE_X54Y68         FDPE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDPE (Prop_fdpe_C_Q)         0.379     3.551 f  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=19, routed)          0.688     4.238    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/axis_rd_rst
    SLICE_X52Y64         FDCE                                         f  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                     40.000    40.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000    40.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476    41.476    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    41.553 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         1.434    42.987    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/m_aclk
    SLICE_X52Y64         FDCE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[5]/C
                         clock pessimism              0.148    43.135    
                         clock uncertainty           -0.035    43.099    
    SLICE_X52Y64         FDCE (Recov_fdce_C_CLR)     -0.258    42.841    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[5]
  -------------------------------------------------------------------
                         required time                         42.841    
                         arrival time                          -4.238    
  -------------------------------------------------------------------
                         slack                                 38.603    

Slack (MET) :             38.603ns  (required time - arrival time)
  Source:                 eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[6]/CLR
                            (recovery check against rising-edge clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@40.000ns - aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.067ns  (logic 0.379ns (35.531%)  route 0.688ns (64.469%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.987ns = ( 42.987 - 40.000 ) 
    Source Clock Delay      (SCD):    3.172ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.628 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         1.544     3.172    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/m_aclk
    SLICE_X54Y68         FDPE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDPE (Prop_fdpe_C_Q)         0.379     3.551 f  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=19, routed)          0.688     4.238    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/axis_rd_rst
    SLICE_X52Y64         FDCE                                         f  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                     40.000    40.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000    40.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476    41.476    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    41.553 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         1.434    42.987    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/m_aclk
    SLICE_X52Y64         FDCE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[6]/C
                         clock pessimism              0.148    43.135    
                         clock uncertainty           -0.035    43.099    
    SLICE_X52Y64         FDCE (Recov_fdce_C_CLR)     -0.258    42.841    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[6]
  -------------------------------------------------------------------
                         required time                         42.841    
                         arrival time                          -4.238    
  -------------------------------------------------------------------
                         slack                                 38.603    

Slack (MET) :             38.603ns  (required time - arrival time)
  Source:                 eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[7]/CLR
                            (recovery check against rising-edge clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@40.000ns - aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.067ns  (logic 0.379ns (35.531%)  route 0.688ns (64.469%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.987ns = ( 42.987 - 40.000 ) 
    Source Clock Delay      (SCD):    3.172ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.547     1.547    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.628 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         1.544     3.172    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/m_aclk
    SLICE_X54Y68         FDPE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDPE (Prop_fdpe_C_Q)         0.379     3.551 f  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=19, routed)          0.688     4.238    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/axis_rd_rst
    SLICE_X52Y64         FDCE                                         f  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                     40.000    40.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000    40.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.476    41.476    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    41.553 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         1.434    42.987    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/m_aclk
    SLICE_X52Y64         FDCE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[7]/C
                         clock pessimism              0.148    43.135    
                         clock uncertainty           -0.035    43.099    
    SLICE_X52Y64         FDCE (Recov_fdce_C_CLR)     -0.258    42.841    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[7]
  -------------------------------------------------------------------
                         required time                         42.841    
                         arrival time                          -4.238    
  -------------------------------------------------------------------
                         slack                                 38.603    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            aurora_8b10b_tx_0/inst/support_reset_logic_i/reset_debounce_r_reg[0]/PRE
                            (removal check against rising-edge clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@0.000ns - aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.148ns (45.865%)  route 0.175ns (54.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.706ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.308ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.657 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         0.725     1.382    aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r_cdc_sync/CLK
    SLICE_X46Y48         FDRE                                         r  aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y48         FDRE (Prop_fdre_C_Q)         0.148     1.530 f  aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=4, routed)           0.175     1.704    aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_sync
    SLICE_X46Y49         FDPE                                         f  aurora_8b10b_tx_0/inst/support_reset_logic_i/reset_debounce_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.703 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         1.003     1.706    aurora_8b10b_tx_0/inst/support_reset_logic_i/CLK
    SLICE_X46Y49         FDPE                                         r  aurora_8b10b_tx_0/inst/support_reset_logic_i/reset_debounce_r_reg[0]/C
                         clock pessimism             -0.308     1.398    
    SLICE_X46Y49         FDPE (Remov_fdpe_C_PRE)     -0.125     1.273    aurora_8b10b_tx_0/inst/support_reset_logic_i/reset_debounce_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            aurora_8b10b_tx_0/inst/support_reset_logic_i/reset_debounce_r_reg[1]/PRE
                            (removal check against rising-edge clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@0.000ns - aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.148ns (45.865%)  route 0.175ns (54.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.706ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.308ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.657 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         0.725     1.382    aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r_cdc_sync/CLK
    SLICE_X46Y48         FDRE                                         r  aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y48         FDRE (Prop_fdre_C_Q)         0.148     1.530 f  aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=4, routed)           0.175     1.704    aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_sync
    SLICE_X46Y49         FDPE                                         f  aurora_8b10b_tx_0/inst/support_reset_logic_i/reset_debounce_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.703 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         1.003     1.706    aurora_8b10b_tx_0/inst/support_reset_logic_i/CLK
    SLICE_X46Y49         FDPE                                         r  aurora_8b10b_tx_0/inst/support_reset_logic_i/reset_debounce_r_reg[1]/C
                         clock pessimism             -0.308     1.398    
    SLICE_X46Y49         FDPE (Remov_fdpe_C_PRE)     -0.125     1.273    aurora_8b10b_tx_0/inst/support_reset_logic_i/reset_debounce_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            aurora_8b10b_tx_0/inst/support_reset_logic_i/reset_debounce_r_reg[2]/PRE
                            (removal check against rising-edge clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@0.000ns - aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.148ns (45.865%)  route 0.175ns (54.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.706ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.308ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.657 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         0.725     1.382    aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r_cdc_sync/CLK
    SLICE_X46Y48         FDRE                                         r  aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y48         FDRE (Prop_fdre_C_Q)         0.148     1.530 f  aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=4, routed)           0.175     1.704    aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_sync
    SLICE_X46Y49         FDPE                                         f  aurora_8b10b_tx_0/inst/support_reset_logic_i/reset_debounce_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.703 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         1.003     1.706    aurora_8b10b_tx_0/inst/support_reset_logic_i/CLK
    SLICE_X46Y49         FDPE                                         r  aurora_8b10b_tx_0/inst/support_reset_logic_i/reset_debounce_r_reg[2]/C
                         clock pessimism             -0.308     1.398    
    SLICE_X46Y49         FDPE (Remov_fdpe_C_PRE)     -0.125     1.273    aurora_8b10b_tx_0/inst/support_reset_logic_i/reset_debounce_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            aurora_8b10b_tx_0/inst/support_reset_logic_i/reset_debounce_r_reg[3]/PRE
                            (removal check against rising-edge clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@0.000ns - aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.148ns (45.865%)  route 0.175ns (54.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.706ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.308ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.657 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         0.725     1.382    aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r_cdc_sync/CLK
    SLICE_X46Y48         FDRE                                         r  aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y48         FDRE (Prop_fdre_C_Q)         0.148     1.530 f  aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=4, routed)           0.175     1.704    aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_sync
    SLICE_X46Y49         FDPE                                         f  aurora_8b10b_tx_0/inst/support_reset_logic_i/reset_debounce_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.703 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         1.003     1.706    aurora_8b10b_tx_0/inst/support_reset_logic_i/CLK
    SLICE_X46Y49         FDPE                                         r  aurora_8b10b_tx_0/inst/support_reset_logic_i/reset_debounce_r_reg[3]/C
                         clock pessimism             -0.308     1.398    
    SLICE_X46Y49         FDPE (Remov_fdpe_C_PRE)     -0.125     1.273    aurora_8b10b_tx_0/inst/support_reset_logic_i/reset_debounce_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[13]/CLR
                            (removal check against rising-edge clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@0.000ns - aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.373%)  route 0.281ns (66.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.622ns
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.657 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         0.644     1.301    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/m_aclk
    SLICE_X54Y68         FDPE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDPE (Prop_fdpe_C_Q)         0.141     1.442 f  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=19, routed)          0.281     1.723    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/axis_rd_rst
    SLICE_X52Y66         FDCE                                         f  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.703 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         0.919     1.622    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/m_aclk
    SLICE_X52Y66         FDCE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[13]/C
                         clock pessimism             -0.284     1.338    
    SLICE_X52Y66         FDCE (Remov_fdce_C_CLR)     -0.067     1.271    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[14]/CLR
                            (removal check against rising-edge clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@0.000ns - aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.373%)  route 0.281ns (66.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.622ns
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.657 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         0.644     1.301    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/m_aclk
    SLICE_X54Y68         FDPE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDPE (Prop_fdpe_C_Q)         0.141     1.442 f  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=19, routed)          0.281     1.723    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/axis_rd_rst
    SLICE_X52Y66         FDCE                                         f  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.703 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         0.919     1.622    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/m_aclk
    SLICE_X52Y66         FDCE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[14]/C
                         clock pessimism             -0.284     1.338    
    SLICE_X52Y66         FDCE (Remov_fdce_C_CLR)     -0.067     1.271    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[15]/CLR
                            (removal check against rising-edge clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@0.000ns - aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.373%)  route 0.281ns (66.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.622ns
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.657 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         0.644     1.301    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/m_aclk
    SLICE_X54Y68         FDPE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDPE (Prop_fdpe_C_Q)         0.141     1.442 f  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=19, routed)          0.281     1.723    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/axis_rd_rst
    SLICE_X52Y66         FDCE                                         f  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.703 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         0.919     1.622    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/m_aclk
    SLICE_X52Y66         FDCE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[15]/C
                         clock pessimism             -0.284     1.338    
    SLICE_X52Y66         FDCE (Remov_fdce_C_CLR)     -0.067     1.271    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[16]/CLR
                            (removal check against rising-edge clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@0.000ns - aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.373%)  route 0.281ns (66.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.622ns
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.657 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         0.644     1.301    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/m_aclk
    SLICE_X54Y68         FDPE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDPE (Prop_fdpe_C_Q)         0.141     1.442 f  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=19, routed)          0.281     1.723    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/axis_rd_rst
    SLICE_X52Y66         FDCE                                         f  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.703 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         0.919     1.622    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/m_aclk
    SLICE_X52Y66         FDCE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[16]/C
                         clock pessimism             -0.284     1.338    
    SLICE_X52Y66         FDCE (Remov_fdce_C_CLR)     -0.067     1.271    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@0.000ns - aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.128ns (35.461%)  route 0.233ns (64.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.620ns
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.657 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         0.644     1.301    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X55Y68         FDPE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDPE (Prop_fdpe_C_Q)         0.128     1.429 f  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.233     1.662    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/rst_rd_reg2
    SLICE_X54Y68         FDCE                                         f  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.703 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         0.917     1.620    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/m_aclk
    SLICE_X54Y68         FDCE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.306     1.314    
    SLICE_X54Y68         FDCE (Remov_fdce_C_CLR)     -0.146     1.168    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@0.000ns - aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.128ns (35.461%)  route 0.233ns (64.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.620ns
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.631     0.631    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.657 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         0.644     1.301    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X55Y68         FDPE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDPE (Prop_fdpe_C_Q)         0.128     1.429 f  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.233     1.662    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/rst_rd_reg2
    SLICE_X54Y68         FDCE                                         f  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y3   GTPE2_CHANNEL                0.000     0.000 r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/aurora_8b10b_tx_multi_gt_i/gt0_aurora_8b10b_tx_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.674     0.674    aurora_8b10b_tx_0/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.703 r  aurora_8b10b_tx_0/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=625, routed)         0.917     1.620    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/m_aclk
    SLICE_X54Y68         FDCE                                         r  eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.306     1.314    
    SLICE_X54Y68         FDCE (Remov_fdce_C_CLR)     -0.146     1.168    eth_rx_gtp_tx_fifo_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.494    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out4_global_clock_generation
  To Clock:  clk_out4_global_clock_generation

Setup :            0  Failing Endpoints,  Worst Slack       18.251ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.251ns  (required time - arrival time)
  Source:                 aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_global_clock_generation rise@20.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        1.317ns  (logic 0.433ns (32.875%)  route 0.884ns (67.125%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 21.586 - 20.000 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          1.709     1.709    aurora_8b10b_tx_0/inst/support_reset_logic_i/init_clk_in
    SLICE_X46Y42         FDRE                                         r  aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         FDRE (Prop_fdre_C_Q)         0.433     2.142 f  aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r_reg/Q
                         net (fo=20, routed)          0.884     3.026    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/SR[0]
    SLICE_X47Y45         FDCE                                         f  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000    20.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    21.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.927    18.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.452    19.923    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    20.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          1.586    21.586    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X47Y45         FDCE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism              0.096    21.682    
                         clock uncertainty           -0.074    21.609    
    SLICE_X47Y45         FDCE (Recov_fdce_C_CLR)     -0.331    21.278    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                         21.278    
                         arrival time                          -3.026    
  -------------------------------------------------------------------
                         slack                                 18.251    

Slack (MET) :             18.251ns  (required time - arrival time)
  Source:                 aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_global_clock_generation rise@20.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        1.317ns  (logic 0.433ns (32.875%)  route 0.884ns (67.125%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 21.586 - 20.000 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          1.709     1.709    aurora_8b10b_tx_0/inst/support_reset_logic_i/init_clk_in
    SLICE_X46Y42         FDRE                                         r  aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         FDRE (Prop_fdre_C_Q)         0.433     2.142 f  aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r_reg/Q
                         net (fo=20, routed)          0.884     3.026    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/SR[0]
    SLICE_X47Y45         FDCE                                         f  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000    20.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    21.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.927    18.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.452    19.923    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    20.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          1.586    21.586    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X47Y45         FDCE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism              0.096    21.682    
                         clock uncertainty           -0.074    21.609    
    SLICE_X47Y45         FDCE (Recov_fdce_C_CLR)     -0.331    21.278    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                         21.278    
                         arrival time                          -3.026    
  -------------------------------------------------------------------
                         slack                                 18.251    

Slack (MET) :             18.251ns  (required time - arrival time)
  Source:                 aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_global_clock_generation rise@20.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        1.317ns  (logic 0.433ns (32.875%)  route 0.884ns (67.125%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 21.586 - 20.000 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          1.709     1.709    aurora_8b10b_tx_0/inst/support_reset_logic_i/init_clk_in
    SLICE_X46Y42         FDRE                                         r  aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         FDRE (Prop_fdre_C_Q)         0.433     2.142 f  aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r_reg/Q
                         net (fo=20, routed)          0.884     3.026    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/SR[0]
    SLICE_X47Y45         FDCE                                         f  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000    20.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    21.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.927    18.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.452    19.923    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    20.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          1.586    21.586    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X47Y45         FDCE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism              0.096    21.682    
                         clock uncertainty           -0.074    21.609    
    SLICE_X47Y45         FDCE (Recov_fdce_C_CLR)     -0.331    21.278    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                         21.278    
                         arrival time                          -3.026    
  -------------------------------------------------------------------
                         slack                                 18.251    

Slack (MET) :             18.251ns  (required time - arrival time)
  Source:                 aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_global_clock_generation rise@20.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        1.317ns  (logic 0.433ns (32.875%)  route 0.884ns (67.125%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 21.586 - 20.000 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          1.709     1.709    aurora_8b10b_tx_0/inst/support_reset_logic_i/init_clk_in
    SLICE_X46Y42         FDRE                                         r  aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         FDRE (Prop_fdre_C_Q)         0.433     2.142 f  aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r_reg/Q
                         net (fo=20, routed)          0.884     3.026    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/SR[0]
    SLICE_X47Y45         FDCE                                         f  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000    20.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    21.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.927    18.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.452    19.923    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    20.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          1.586    21.586    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X47Y45         FDCE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[7]/C
                         clock pessimism              0.096    21.682    
                         clock uncertainty           -0.074    21.609    
    SLICE_X47Y45         FDCE (Recov_fdce_C_CLR)     -0.331    21.278    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[7]
  -------------------------------------------------------------------
                         required time                         21.278    
                         arrival time                          -3.026    
  -------------------------------------------------------------------
                         slack                                 18.251    

Slack (MET) :             18.290ns  (required time - arrival time)
  Source:                 aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_global_clock_generation rise@20.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        1.317ns  (logic 0.433ns (32.875%)  route 0.884ns (67.125%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 21.586 - 20.000 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          1.709     1.709    aurora_8b10b_tx_0/inst/support_reset_logic_i/init_clk_in
    SLICE_X46Y42         FDRE                                         r  aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         FDRE (Prop_fdre_C_Q)         0.433     2.142 f  aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r_reg/Q
                         net (fo=20, routed)          0.884     3.026    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/SR[0]
    SLICE_X46Y45         FDCE                                         f  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000    20.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    21.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.927    18.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.452    19.923    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    20.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          1.586    21.586    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X46Y45         FDCE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism              0.096    21.682    
                         clock uncertainty           -0.074    21.609    
    SLICE_X46Y45         FDCE (Recov_fdce_C_CLR)     -0.292    21.317    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                         21.317    
                         arrival time                          -3.026    
  -------------------------------------------------------------------
                         slack                                 18.290    

Slack (MET) :             18.324ns  (required time - arrival time)
  Source:                 aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_global_clock_generation rise@20.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        1.317ns  (logic 0.433ns (32.875%)  route 0.884ns (67.125%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 21.586 - 20.000 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          1.709     1.709    aurora_8b10b_tx_0/inst/support_reset_logic_i/init_clk_in
    SLICE_X46Y42         FDRE                                         r  aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         FDRE (Prop_fdre_C_Q)         0.433     2.142 f  aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r_reg/Q
                         net (fo=20, routed)          0.884     3.026    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/SR[0]
    SLICE_X46Y45         FDCE                                         f  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000    20.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    21.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.927    18.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.452    19.923    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    20.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          1.586    21.586    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X46Y45         FDCE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism              0.096    21.682    
                         clock uncertainty           -0.074    21.609    
    SLICE_X46Y45         FDCE (Recov_fdce_C_CLR)     -0.258    21.351    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                         21.351    
                         arrival time                          -3.026    
  -------------------------------------------------------------------
                         slack                                 18.324    

Slack (MET) :             18.324ns  (required time - arrival time)
  Source:                 aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_global_clock_generation rise@20.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        1.317ns  (logic 0.433ns (32.875%)  route 0.884ns (67.125%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 21.586 - 20.000 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          1.709     1.709    aurora_8b10b_tx_0/inst/support_reset_logic_i/init_clk_in
    SLICE_X46Y42         FDRE                                         r  aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         FDRE (Prop_fdre_C_Q)         0.433     2.142 f  aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r_reg/Q
                         net (fo=20, routed)          0.884     3.026    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/SR[0]
    SLICE_X46Y45         FDCE                                         f  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000    20.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    21.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.927    18.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.452    19.923    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    20.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          1.586    21.586    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X46Y45         FDCE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism              0.096    21.682    
                         clock uncertainty           -0.074    21.609    
    SLICE_X46Y45         FDCE (Recov_fdce_C_CLR)     -0.258    21.351    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                         21.351    
                         arrival time                          -3.026    
  -------------------------------------------------------------------
                         slack                                 18.324    

Slack (MET) :             18.324ns  (required time - arrival time)
  Source:                 aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_global_clock_generation rise@20.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        1.317ns  (logic 0.433ns (32.875%)  route 0.884ns (67.125%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 21.586 - 20.000 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          1.709     1.709    aurora_8b10b_tx_0/inst/support_reset_logic_i/init_clk_in
    SLICE_X46Y42         FDRE                                         r  aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         FDRE (Prop_fdre_C_Q)         0.433     2.142 f  aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r_reg/Q
                         net (fo=20, routed)          0.884     3.026    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/SR[0]
    SLICE_X46Y45         FDCE                                         f  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000    20.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    21.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.927    18.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.452    19.923    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    20.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          1.586    21.586    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X46Y45         FDCE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism              0.096    21.682    
                         clock uncertainty           -0.074    21.609    
    SLICE_X46Y45         FDCE (Recov_fdce_C_CLR)     -0.258    21.351    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                         21.351    
                         arrival time                          -3.026    
  -------------------------------------------------------------------
                         slack                                 18.324    

Slack (MET) :             18.576ns  (required time - arrival time)
  Source:                 aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_done_reg/CLR
                            (recovery check against rising-edge clock clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_global_clock_generation rise@20.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.433ns (40.654%)  route 0.632ns (59.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 21.586 - 20.000 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.500     1.500    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.104    -1.605 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.524    -0.081    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          1.709     1.709    aurora_8b10b_tx_0/inst/support_reset_logic_i/init_clk_in
    SLICE_X46Y42         FDRE                                         r  aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         FDRE (Prop_fdre_C_Q)         0.433     2.142 f  aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r_reg/Q
                         net (fo=20, routed)          0.632     2.774    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/SR[0]
    SLICE_X48Y45         FDCE                                         f  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000    20.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          1.398    21.398    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.927    18.471 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.452    19.923    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    20.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          1.586    21.586    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X48Y45         FDCE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.096    21.682    
                         clock uncertainty           -0.074    21.609    
    SLICE_X48Y45         FDCE (Recov_fdce_C_CLR)     -0.258    21.351    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                         21.351    
                         arrival time                          -2.774    
  -------------------------------------------------------------------
                         slack                                 18.576    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_done_reg/CLR
                            (removal check against rising-edge clock clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_global_clock_generation rise@0.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.164ns (34.888%)  route 0.306ns (65.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.002ns
    Source Clock Delay      (SCD):    0.723ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          0.723     0.723    aurora_8b10b_tx_0/inst/support_reset_logic_i/init_clk_in
    SLICE_X46Y42         FDRE                                         r  aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         FDRE (Prop_fdre_C_Q)         0.164     0.887 f  aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r_reg/Q
                         net (fo=20, routed)          0.306     1.193    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/SR[0]
    SLICE_X48Y45         FDCE                                         f  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          1.002     1.002    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X48Y45         FDCE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_done_reg/C
                         clock pessimism             -0.262     0.740    
    SLICE_X48Y45         FDCE (Remov_fdce_C_CLR)     -0.067     0.673    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_global_clock_generation rise@0.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.164ns (28.126%)  route 0.419ns (71.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.002ns
    Source Clock Delay      (SCD):    0.723ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          0.723     0.723    aurora_8b10b_tx_0/inst/support_reset_logic_i/init_clk_in
    SLICE_X46Y42         FDRE                                         r  aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         FDRE (Prop_fdre_C_Q)         0.164     0.887 f  aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r_reg/Q
                         net (fo=20, routed)          0.419     1.306    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/SR[0]
    SLICE_X46Y45         FDCE                                         f  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          1.002     1.002    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X46Y45         FDCE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism             -0.262     0.740    
    SLICE_X46Y45         FDCE (Remov_fdce_C_CLR)     -0.067     0.673    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_global_clock_generation rise@0.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.164ns (28.126%)  route 0.419ns (71.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.002ns
    Source Clock Delay      (SCD):    0.723ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          0.723     0.723    aurora_8b10b_tx_0/inst/support_reset_logic_i/init_clk_in
    SLICE_X46Y42         FDRE                                         r  aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         FDRE (Prop_fdre_C_Q)         0.164     0.887 f  aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r_reg/Q
                         net (fo=20, routed)          0.419     1.306    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/SR[0]
    SLICE_X46Y45         FDCE                                         f  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          1.002     1.002    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X46Y45         FDCE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism             -0.262     0.740    
    SLICE_X46Y45         FDCE (Remov_fdce_C_CLR)     -0.067     0.673    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_global_clock_generation rise@0.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.164ns (28.126%)  route 0.419ns (71.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.002ns
    Source Clock Delay      (SCD):    0.723ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          0.723     0.723    aurora_8b10b_tx_0/inst/support_reset_logic_i/init_clk_in
    SLICE_X46Y42         FDRE                                         r  aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         FDRE (Prop_fdre_C_Q)         0.164     0.887 f  aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r_reg/Q
                         net (fo=20, routed)          0.419     1.306    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/SR[0]
    SLICE_X46Y45         FDCE                                         f  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          1.002     1.002    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X46Y45         FDCE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism             -0.262     0.740    
    SLICE_X46Y45         FDCE (Remov_fdce_C_CLR)     -0.067     0.673    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[5]/CLR
                            (removal check against rising-edge clock clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_global_clock_generation rise@0.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.164ns (28.126%)  route 0.419ns (71.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.002ns
    Source Clock Delay      (SCD):    0.723ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          0.723     0.723    aurora_8b10b_tx_0/inst/support_reset_logic_i/init_clk_in
    SLICE_X46Y42         FDRE                                         r  aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         FDRE (Prop_fdre_C_Q)         0.164     0.887 f  aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r_reg/Q
                         net (fo=20, routed)          0.419     1.306    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/SR[0]
    SLICE_X46Y45         FDCE                                         f  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          1.002     1.002    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X46Y45         FDCE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism             -0.262     0.740    
    SLICE_X46Y45         FDCE (Remov_fdce_C_CLR)     -0.067     0.673    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_global_clock_generation rise@0.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.164ns (28.126%)  route 0.419ns (71.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.002ns
    Source Clock Delay      (SCD):    0.723ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          0.723     0.723    aurora_8b10b_tx_0/inst/support_reset_logic_i/init_clk_in
    SLICE_X46Y42         FDRE                                         r  aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         FDRE (Prop_fdre_C_Q)         0.164     0.887 f  aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r_reg/Q
                         net (fo=20, routed)          0.419     1.306    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/SR[0]
    SLICE_X47Y45         FDCE                                         f  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          1.002     1.002    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X47Y45         FDCE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism             -0.262     0.740    
    SLICE_X47Y45         FDCE (Remov_fdce_C_CLR)     -0.092     0.648    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.648    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_global_clock_generation rise@0.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.164ns (28.126%)  route 0.419ns (71.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.002ns
    Source Clock Delay      (SCD):    0.723ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          0.723     0.723    aurora_8b10b_tx_0/inst/support_reset_logic_i/init_clk_in
    SLICE_X46Y42         FDRE                                         r  aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         FDRE (Prop_fdre_C_Q)         0.164     0.887 f  aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r_reg/Q
                         net (fo=20, routed)          0.419     1.306    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/SR[0]
    SLICE_X47Y45         FDCE                                         f  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          1.002     1.002    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X47Y45         FDCE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism             -0.262     0.740    
    SLICE_X47Y45         FDCE (Remov_fdce_C_CLR)     -0.092     0.648    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.648    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[6]/CLR
                            (removal check against rising-edge clock clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_global_clock_generation rise@0.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.164ns (28.126%)  route 0.419ns (71.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.002ns
    Source Clock Delay      (SCD):    0.723ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          0.723     0.723    aurora_8b10b_tx_0/inst/support_reset_logic_i/init_clk_in
    SLICE_X46Y42         FDRE                                         r  aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         FDRE (Prop_fdre_C_Q)         0.164     0.887 f  aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r_reg/Q
                         net (fo=20, routed)          0.419     1.306    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/SR[0]
    SLICE_X47Y45         FDCE                                         f  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          1.002     1.002    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X47Y45         FDCE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism             -0.262     0.740    
    SLICE_X47Y45         FDCE (Remov_fdce_C_CLR)     -0.092     0.648    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.648    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[7]/CLR
                            (removal check against rising-edge clock clk_out4_global_clock_generation  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_global_clock_generation rise@0.000ns - clk_out4_global_clock_generation rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.164ns (28.126%)  route 0.419ns (71.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.002ns
    Source Clock Delay      (SCD):    0.723ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.603     0.603    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.160    -0.557 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.531    -0.026    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          0.723     0.723    aurora_8b10b_tx_0/inst/support_reset_logic_i/init_clk_in
    SLICE_X46Y42         FDRE                                         r  aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         FDRE (Prop_fdre_C_Q)         0.164     0.887 f  aurora_8b10b_tx_0/inst/support_reset_logic_i/gt_rst_r_reg/Q
                         net (fo=20, routed)          0.419     1.306    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/SR[0]
    SLICE_X47Y45         FDCE                                         f  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_global_clock_generation rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFGCTRL                     0.000     0.000 r  clock_gen_0/bufgce_0/O
                         net (fo=13, routed)          0.872     0.872    clock_gen_0/global_clock_generation_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.479    -0.608 r  clock_gen_0/global_clock_generation_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.579    -0.029    clock_gen_0/global_clock_generation_0/inst/clk_out4_global_clock_generation
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_gen_0/global_clock_generation_0/inst/clkout4_buf/O
                         net (fo=94, routed)          1.002     1.002    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X47Y45         FDCE                                         r  aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[7]/C
                         clock pessimism             -0.262     0.740    
    SLICE_X47Y45         FDCE (Remov_fdce_C_CLR)     -0.092     0.648    aurora_8b10b_tx_0/inst/aurora_8b10b_tx_core_i/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.648    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.658    





