PPA Report for decoder_pipelined.v (Module: decoder_pipelined)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 5
FF Count: 8
IO Count: 24
Cell Count: 61

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 505.05 MHz
Reg-to-Reg Critical Path Delay: 2.030 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
