Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.2 (lin32) Build 932637 Wed Jun 11 13:08:21 MDT 2014
| Date             : Thu Apr 14 10:17:35 2016
| Host             : david-desktop running 32-bit Ubuntu 12.04.5 LTS
| Command          : report_power -file siggen_power_routed.rpt -pb siggen_power_summary_routed.pb
| Design           : siggen
| Device           : xc7vx485tffg1157-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-----------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.430 |
| Dynamic (W)              | 0.186 |
| Device Static (W)        | 0.244 |
| Effective TJA (C/W)      | 1.4   |
| Max Ambient (C)          | 84.4  |
| Junction Temperature (C) | 25.6  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.113 |        1 |       --- |             --- |
| Slice Logic              |     0.017 |    83391 |       --- |             --- |
|   LUT as Logic           |     0.016 |    42216 |    303600 |           13.90 |
|   CARRY4                 |    <0.001 |      126 |     75900 |            0.16 |
|   Register               |    <0.001 |    40398 |    607200 |            6.65 |
|   LUT as Shift Register  |    <0.001 |        8 |    130800 |           <0.01 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.12 |
|   LUT as Distributed RAM |    <0.001 |       12 |    130800 |           <0.01 |
|   Others                 |     0.000 |      286 |       --- |             --- |
| Signals                  |     0.029 |    53244 |       --- |             --- |
| Block RAM                |     0.024 |       14 |      1030 |            1.35 |
| I/O                      |     0.003 |      186 |       600 |           31.00 |
| Static Power             |     0.244 |          |           |                 |
| Total                    |     0.430 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.318 |       0.183 |      0.136 |
| Vccaux    |       1.800 |     0.038 |       0.000 |      0.038 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.002 |       0.001 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.005 |       0.002 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTZVccl  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZAVcc  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZVcch  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | clk    |             6.7 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------+-----------+
| Name                                                                | Power (W) |
+---------------------------------------------------------------------+-----------+
| siggen                                                              |     0.186 |
|   A                                                                 |    <0.001 |
|     U0                                                              |    <0.001 |
|       inst_blk_mem_gen                                              |    <0.001 |
|         gnativebmg.native_blk_mem_gen                               |    <0.001 |
|           valid.cstr                                                |    <0.001 |
|             ramloop[0].ram.r                                        |    <0.001 |
|               prim_init.ram                                         |    <0.001 |
|   A_aux                                                             |     0.003 |
|     U0                                                              |     0.003 |
|       inst_blk_mem_gen                                              |     0.003 |
|         gnativebmg.native_blk_mem_gen                               |     0.003 |
|           valid.cstr                                                |     0.003 |
|             ramloop[0].ram.r                                        |     0.003 |
|               prim_init.ram                                         |     0.003 |
|   B                                                                 |     0.003 |
|     U0                                                              |     0.003 |
|       inst_blk_mem_gen                                              |     0.003 |
|         gnativebmg.native_blk_mem_gen                               |     0.003 |
|           valid.cstr                                                |     0.003 |
|             has_mux_a.A                                             |    <0.001 |
|             ramloop[0].ram.r                                        |    <0.001 |
|               prim_init.ram                                         |    <0.001 |
|             ramloop[10].ram.r                                       |    <0.001 |
|               prim_init.ram                                         |    <0.001 |
|             ramloop[1].ram.r                                        |    <0.001 |
|               prim_init.ram                                         |    <0.001 |
|             ramloop[2].ram.r                                        |    <0.001 |
|               prim_init.ram                                         |    <0.001 |
|             ramloop[3].ram.r                                        |    <0.001 |
|               prim_init.ram                                         |    <0.001 |
|             ramloop[4].ram.r                                        |    <0.001 |
|               prim_init.ram                                         |    <0.001 |
|             ramloop[5].ram.r                                        |    <0.001 |
|               prim_init.ram                                         |    <0.001 |
|             ramloop[6].ram.r                                        |    <0.001 |
|               prim_init.ram                                         |    <0.001 |
|             ramloop[7].ram.r                                        |    <0.001 |
|               prim_init.ram                                         |    <0.001 |
|             ramloop[8].ram.r                                        |    <0.001 |
|               prim_init.ram                                         |    <0.001 |
|             ramloop[9].ram.r                                        |    <0.001 |
|               prim_init.ram                                         |    <0.001 |
|   B_aux                                                             |     0.003 |
|     U0                                                              |     0.003 |
|       inst_blk_mem_gen                                              |     0.003 |
|         gnativebmg.native_blk_mem_gen                               |     0.003 |
|           valid.cstr                                                |     0.003 |
|             ramloop[0].ram.r                                        |     0.003 |
|               prim_init.ram                                         |     0.003 |
|   CW                                                                |     0.007 |
|     CW                                                              |     0.005 |
|       bin2cw                                                        |     0.004 |
|         uut                                                         |     0.002 |
|           multiplier                                                |     0.001 |
|             U0                                                      |     0.001 |
|               i_mult                                                |     0.001 |
|                 gLUT.gLUT_speed.iLUT                                |     0.001 |
|       fifo                                                          |     0.002 |
|         U0                                                          |     0.002 |
|           inst_fifo_gen                                             |     0.002 |
|             gconvfifo.rf                                            |     0.002 |
|               grf.rf                                                |     0.002 |
|                 gntv_or_sync_fifo.gcx.clkx                          |    <0.001 |
|                   gsync_stage[1].rd_stg_inst                        |    <0.001 |
|                   gsync_stage[1].wr_stg_inst                        |    <0.001 |
|                   gsync_stage[2].rd_stg_inst                        |    <0.001 |
|                   gsync_stage[2].wr_stg_inst                        |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                            |    <0.001 |
|                   gras.rsts                                         |    <0.001 |
|                   rpntr                                             |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                            |    <0.001 |
|                   gwas.wsts                                         |    <0.001 |
|                   wpntr                                             |    <0.001 |
|                 gntv_or_sync_fifo.mem                               |    <0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                          |    <0.001 |
|                     inst_blk_mem_gen                                |    <0.001 |
|                       gnativebmg.native_blk_mem_gen                 |    <0.001 |
|                         valid.cstr                                  |    <0.001 |
|                           ramloop[0].ram.r                          |    <0.001 |
|                             prim_noinit.ram                         |    <0.001 |
|                 rstblk                                              |    <0.001 |
|     b                                                               |    <0.001 |
|       U0                                                            |    <0.001 |
|         inst_blk_mem_gen                                            |    <0.001 |
|           gnativebmg.native_blk_mem_gen                             |    <0.001 |
|             valid.cstr                                              |    <0.001 |
|               ramloop[0].ram.r                                      |    <0.001 |
|                 prim_init.ram                                       |    <0.001 |
|   FIFO                                                              |    <0.001 |
|     U0                                                              |    <0.001 |
|       inst_fifo_gen                                                 |    <0.001 |
|         gconvfifo.rf                                                |    <0.001 |
|           grf.rf                                                    |    <0.001 |
|             gntv_or_sync_fifo.gl0.rd                                |    <0.001 |
|               grss.rsts                                             |    <0.001 |
|               rpntr                                                 |    <0.001 |
|             gntv_or_sync_fifo.gl0.wr                                |    <0.001 |
|               gwss.wsts                                             |    <0.001 |
|               wpntr                                                 |    <0.001 |
|             gntv_or_sync_fifo.mem                                   |    <0.001 |
|               gdm.dm                                                |    <0.001 |
|                 RAM_reg_0_31_0_5                                    |    <0.001 |
|                 RAM_reg_0_31_12_12                                  |    <0.001 |
|                 RAM_reg_0_31_6_11                                   |    <0.001 |
|             rstblk                                                  |    <0.001 |
|   PRNG                                                              |     0.018 |
|     multiplier                                                      |     0.016 |
|       U0                                                            |     0.016 |
|         i_mult                                                      |     0.016 |
|           gCCM.iCCM                                                 |     0.016 |
|             use_ccm_core.ccm_core                                   |     0.016 |
|               b0g2.b1g4.bg[0].use_dist_ram.dg1.dmem                 |     0.003 |
|                 sp_mem.dist_mem.dmg0                                |     0.003 |
|               b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1             |    <0.001 |
|               b0g2.b1g4.bg[1].use_dist_ram.dg1.dmem                 |     0.003 |
|                 sp_mem.dist_mem.dmg0                                |     0.003 |
|               b0g2.b1g4.bg[2].use_dist_ram.dg1.dmem                 |     0.003 |
|                 sp_mem.dist_mem.dmg0                                |     0.003 |
|               b0g2.b1g4.bg[3].use_adders.a1g[1].a2g.sa1             |    <0.001 |
|               b0g2.b1g4.bg[3].use_adders.a1g[2].a2g.sa1             |    <0.001 |
|               b0g2.b1g4.bg[3].use_dist_ram.dg1.dmem                 |     0.002 |
|                 sp_mem.dist_mem.dmg0                                |     0.002 |
|               b0g2.b1g4.bg[4].use_dist_ram.dg1.dmem                 |     0.002 |
|                 sp_mem.dist_mem.dmg0                                |     0.002 |
|               b0g2.b1g4.bg[5].use_adders.a1g[1].a2g.sa1             |    <0.001 |
|               b0g2.b1g4.bg[5].use_dist_ram.dg1.dmem                 |     0.002 |
|                 sp_mem.dist_mem.dmg0                                |     0.002 |
|               b0g2.b1g4.exg1.exg[0].dl1                             |    <0.001 |
|               b0g2.b1g4.exg1.exg[0].sa2                             |    <0.001 |
|               output_delay                                          |     0.000 |
|   vec_generator                                                     |     0.074 |
|   your_instance_name                                                |     0.004 |
|     U0                                                              |     0.004 |
|       i_synth                                                       |     0.004 |
|         i_nonzero_fract.i_synth                                     |     0.004 |
|           i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider           |     0.004 |
|             i_sdivider.divider_blk                                  |     0.004 |
|               div_loop[0].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|                     i_q_simple.qreg                                 |    <0.001 |
|               div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs  |    <0.001 |
|               div_loop[0].num_stages.numerator_gen.del_numer        |    <0.001 |
|               div_loop[10].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|                     i_q_simple.qreg                                 |    <0.001 |
|               div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|               div_loop[10].num_stages.numerator_gen.del_numer       |    <0.001 |
|               div_loop[10].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|               div_loop[11].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|                     i_q_simple.qreg                                 |    <0.001 |
|               div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|               div_loop[11].num_stages.numerator_gen.del_numer       |    <0.001 |
|               div_loop[11].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|               div_loop[12].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|                     i_q_simple.qreg                                 |    <0.001 |
|               div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|               div_loop[12].num_stages.numerator_gen.del_numer       |    <0.001 |
|               div_loop[12].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|               div_loop[1].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|                     i_q_simple.qreg                                 |    <0.001 |
|               div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs  |    <0.001 |
|               div_loop[1].num_stages.numerator_gen.del_numer        |    <0.001 |
|               div_loop[2].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|                     i_q_simple.qreg                                 |    <0.001 |
|               div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs  |    <0.001 |
|               div_loop[2].num_stages.numerator_gen.del_numer        |    <0.001 |
|               div_loop[3].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|                     i_q_simple.qreg                                 |    <0.001 |
|               div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs  |    <0.001 |
|               div_loop[3].num_stages.numerator_gen.del_numer        |    <0.001 |
|               div_loop[4].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|                     i_q_simple.qreg                                 |    <0.001 |
|               div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs  |    <0.001 |
|               div_loop[4].num_stages.numerator_gen.del_numer        |    <0.001 |
|               div_loop[5].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|                     i_q_simple.qreg                                 |    <0.001 |
|               div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs  |    <0.001 |
|               div_loop[5].num_stages.numerator_gen.del_numer        |    <0.001 |
|               div_loop[6].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|                     i_q_simple.qreg                                 |    <0.001 |
|               div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs  |    <0.001 |
|               div_loop[6].num_stages.numerator_gen.del_numer        |    <0.001 |
|               div_loop[7].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|                     i_q_simple.qreg                                 |    <0.001 |
|               div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs  |    <0.001 |
|               div_loop[7].num_stages.numerator_gen.del_numer        |    <0.001 |
|               div_loop[7].quot_gen.quot_reg.i_div1.quot_out         |    <0.001 |
|               div_loop[8].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|                     i_q_simple.qreg                                 |    <0.001 |
|               div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs  |    <0.001 |
|               div_loop[8].num_stages.numerator_gen.del_numer        |    <0.001 |
|               div_loop[8].quot_gen.quot_reg.i_div1.quot_out         |    <0.001 |
|               div_loop[9].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|                     i_q_simple.qreg                                 |    <0.001 |
|               div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs  |    <0.001 |
|               div_loop[9].num_stages.numerator_gen.del_numer        |    <0.001 |
|               div_loop[9].quot_gen.quot_reg.i_div1.quot_out         |    <0.001 |
|               final_div.del_end_divisor                             |    <0.001 |
|               reg_quot_out.reg_quot                                 |    <0.001 |
|               remd_output.adsu_sel3                                 |    <0.001 |
|                 add1                                                |    <0.001 |
|                   no_pipelining.the_addsub                          |    <0.001 |
|                     i_q_simple.qreg                                 |    <0.001 |
+---------------------------------------------------------------------+-----------+


