--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml board_test.twx board_test.ncd -o board_test.twr
board_test.pcf -ucf PIN_MAP.ucf

Design file:              board_test.ncd
Physical constraint file: board_test.pcf
Device,package,speed:     xc6slx45,csg484,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
BTN<0>      |    5.943(R)|      SLOW  |   -3.080(R)|      FAST  |CLK_BUFGP         |   0.000|
BTN<1>      |    5.324(R)|      SLOW  |   -3.050(R)|      FAST  |CLK_BUFGP         |   0.000|
BTN<2>      |    5.338(R)|      SLOW  |   -3.000(R)|      FAST  |CLK_BUFGP         |   0.000|
BTN<3>      |    2.656(R)|      SLOW  |   -1.607(R)|      FAST  |CLK_BUFGP         |   0.000|
SW<0>       |    1.155(R)|      FAST  |   -0.608(R)|      SLOW  |CLK_BUFGP         |   0.000|
SW<1>       |    1.018(R)|      FAST  |   -0.483(R)|      SLOW  |CLK_BUFGP         |   0.000|
SW<2>       |    0.921(R)|      FAST  |   -0.305(R)|      SLOW  |CLK_BUFGP         |   0.000|
SW<3>       |    0.835(R)|      FAST  |   -0.183(R)|      SLOW  |CLK_BUFGP         |   0.000|
SW<4>       |    1.161(R)|      FAST  |   -0.614(R)|      SLOW  |CLK_BUFGP         |   0.000|
SW<5>       |    0.835(R)|      FAST  |   -0.189(R)|      SLOW  |CLK_BUFGP         |   0.000|
SW<6>       |    0.930(R)|      FAST  |   -0.283(R)|      SLOW  |CLK_BUFGP         |   0.000|
SW<7>       |    0.924(R)|      FAST  |   -0.300(R)|      SLOW  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
LED<0>      |         8.257(R)|      SLOW  |         4.344(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<1>      |         8.492(R)|      SLOW  |         4.480(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<2>      |         8.514(R)|      SLOW  |         4.525(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<3>      |         8.127(R)|      SLOW  |         4.265(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<4>      |         7.870(R)|      SLOW  |         4.110(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<5>      |         8.286(R)|      SLOW  |         4.345(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<6>      |         8.602(R)|      SLOW  |         4.548(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<7>      |         7.870(R)|      SLOW  |         4.110(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    0.949|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Feb 08 17:22:45 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4626 MB



