

================================================================
== Vivado HLS Report for 'NCO2'
================================================================
* Date:           Mon Jun 12 14:50:39 2017

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        NCO_key2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.21|        0.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   44|   44|   45|   45|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|    685|
|FIFO             |        -|      -|      -|      -|
|Instance         |        0|     11|   3975|   5026|
|Memory           |       12|      -|      0|      0|
|Multiplexer      |        -|      -|      -|     78|
|Register         |        -|      -|    301|      -|
+-----------------+---------+-------+-------+-------+
|Total            |       12|     11|   4276|   5789|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |       10|     13|     12|     32|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+------+------+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +-------------------------+----------------------+---------+-------+------+------+
    |NCO2_AXILiteS_s_axi_U    |NCO2_AXILiteS_s_axi   |        0|      0|   104|   152|
    |NCO2_ddiv_64ns_64cud_U1  |NCO2_ddiv_64ns_64cud  |        0|      0|  3211|  3658|
    |NCO2_dmul_64ns_64bkb_U0  |NCO2_dmul_64ns_64bkb  |        0|     11|   317|   578|
    |NCO2_sitodp_32ns_dEe_U2  |NCO2_sitodp_32ns_dEe  |        0|      0|   343|   638|
    +-------------------------+----------------------+---------+-------+------+------+
    |Total                    |                      |        0|     11|  3975|  5026|
    +-------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +----------+-------------+---------+---+----+------+-----+------+-------------+
    |  Memory  |    Module   | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+-------------+---------+---+----+------+-----+------+-------------+
    |sine_V_U  |NCO2_sine_V  |       12|  0|   0|  8192|   23|     1|       188416|
    +----------+-------------+---------+---+----+------+-----+------+-------------+
    |Total     |             |       12|  0|   0|  8192|   23|     1|       188416|
    +----------+-------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+-----+------------+------------+
    |sh_assign_fu_177_p2    |     +    |      0|  0|   12|          11|          12|
    |tmp_2_fu_269_p2        |     +    |      0|  0|   32|          32|          32|
    |tmp_2_i_i_fu_191_p2    |     -    |      0|  0|   11|          10|          11|
    |tmp_5_i_i_fu_221_p2    |   lshr   |      0|  0|  157|          53|          53|
    |result_V_fu_255_p3     |  select  |      0|  0|   32|           1|          32|
    |sh_assign_1_fu_201_p3  |  select  |      0|  0|   12|           1|          12|
    |tmp_7_i_i_fu_227_p2    |    shl   |      0|  0|  429|         136|         136|
    +-----------------------+----------+-------+---+-----+------------+------------+
    |Total                  |          |      0|  0|  685|         244|         288|
    +-----------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  78|         46|    1|         46|
    +-----------+----+-----------+-----+-----------+
    |Total      |  78|         46|    1|         46|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |accumulator_V             |  32|   0|   32|          0|
    |ap_CS_fsm                 |  45|   0|   45|          0|
    |freqControl_assign_fu_68  |  32|   0|   32|          0|
    |tmp_1_reg_301             |  64|   0|   64|          0|
    |tmp_s_reg_296             |  64|   0|   64|          0|
    |val_assign_reg_311        |  64|   0|   64|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 301|   0|  301|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+--------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|   Protocol   | Source Object|    C Type    |
+------------------------+-----+-----+--------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_AWREADY  | out |    1|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_AWADDR   |  in |    5|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WVALID   |  in |    1|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WREADY   | out |    1|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WDATA    |  in |   32|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WSTRB    |  in |    4|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARVALID  |  in |    1|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARREADY  | out |    1|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARADDR   |  in |    5|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RVALID   | out |    1|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RREADY   |  in |    1|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RDATA    | out |   32|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RRESP    | out |    2|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BVALID   | out |    1|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BREADY   |  in |    1|     s_axi    |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BRESP    | out |    2|     s_axi    |   AXILiteS   |    pointer   |
|ap_clk                  |  in |    1| ap_ctrl_none |     NCO2     | return value |
|ap_rst_n                |  in |    1| ap_ctrl_none |     NCO2     | return value |
+------------------------+-----+-----+--------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 45
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
* FSM state operations: 

 <State 1>: 1.00ns
ST_1: freqControl_read (10)  [1/1] 1.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:3  %freqControl_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %freqControl)

ST_1: freqControl_assign (11)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:4  %freqControl_assign = alloca i32, align 4

ST_1: StgValue_48 (12)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:5  store volatile i32 %freqControl_read, i32* %freqControl_assign, align 4


 <State 2>: 0.00ns
ST_2: freqControl_assign_l (13)  [1/1] 0.00ns  loc: NCO_key2/nco2.cpp:220
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:6  %freqControl_assign_l = load volatile i32* %freqControl_assign, align 4


 <State 3>: 8.81ns
ST_3: freqControl_assign_l_1 (21)  [1/1] 0.00ns  loc: NCO_key2/nco2.cpp:224
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:14  %freqControl_assign_l_1 = load volatile i32* %freqControl_assign, align 4

ST_3: tmp_s (22)  [5/5] 8.81ns  loc: NCO_key2/nco2.cpp:224
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:15  %tmp_s = sitofp i32 %freqControl_assign_l_1 to double


 <State 4>: 8.81ns
ST_4: tmp_s (22)  [4/5] 8.81ns  loc: NCO_key2/nco2.cpp:224
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:15  %tmp_s = sitofp i32 %freqControl_assign_l_1 to double


 <State 5>: 8.81ns
ST_5: tmp_s (22)  [3/5] 8.81ns  loc: NCO_key2/nco2.cpp:224
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:15  %tmp_s = sitofp i32 %freqControl_assign_l_1 to double


 <State 6>: 8.81ns
ST_6: tmp_s (22)  [2/5] 8.81ns  loc: NCO_key2/nco2.cpp:224
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:15  %tmp_s = sitofp i32 %freqControl_assign_l_1 to double


 <State 7>: 8.81ns
ST_7: tmp_s (22)  [1/5] 8.81ns  loc: NCO_key2/nco2.cpp:224
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:15  %tmp_s = sitofp i32 %freqControl_assign_l_1 to double


 <State 8>: 8.62ns
ST_8: tmp_1 (23)  [31/31] 8.62ns  loc: NCO_key2/nco2.cpp:224
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:16  %tmp_1 = fdiv double %tmp_s, 2.328000e-02


 <State 9>: 8.62ns
ST_9: tmp_1 (23)  [30/31] 8.62ns  loc: NCO_key2/nco2.cpp:224
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:16  %tmp_1 = fdiv double %tmp_s, 2.328000e-02


 <State 10>: 8.62ns
ST_10: tmp_1 (23)  [29/31] 8.62ns  loc: NCO_key2/nco2.cpp:224
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:16  %tmp_1 = fdiv double %tmp_s, 2.328000e-02


 <State 11>: 8.62ns
ST_11: tmp_1 (23)  [28/31] 8.62ns  loc: NCO_key2/nco2.cpp:224
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:16  %tmp_1 = fdiv double %tmp_s, 2.328000e-02


 <State 12>: 8.62ns
ST_12: tmp_1 (23)  [27/31] 8.62ns  loc: NCO_key2/nco2.cpp:224
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:16  %tmp_1 = fdiv double %tmp_s, 2.328000e-02


 <State 13>: 8.62ns
ST_13: tmp_1 (23)  [26/31] 8.62ns  loc: NCO_key2/nco2.cpp:224
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:16  %tmp_1 = fdiv double %tmp_s, 2.328000e-02


 <State 14>: 8.62ns
ST_14: tmp_1 (23)  [25/31] 8.62ns  loc: NCO_key2/nco2.cpp:224
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:16  %tmp_1 = fdiv double %tmp_s, 2.328000e-02


 <State 15>: 8.62ns
ST_15: tmp_1 (23)  [24/31] 8.62ns  loc: NCO_key2/nco2.cpp:224
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:16  %tmp_1 = fdiv double %tmp_s, 2.328000e-02


 <State 16>: 8.62ns
ST_16: tmp_1 (23)  [23/31] 8.62ns  loc: NCO_key2/nco2.cpp:224
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:16  %tmp_1 = fdiv double %tmp_s, 2.328000e-02


 <State 17>: 8.62ns
ST_17: tmp_1 (23)  [22/31] 8.62ns  loc: NCO_key2/nco2.cpp:224
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:16  %tmp_1 = fdiv double %tmp_s, 2.328000e-02


 <State 18>: 8.62ns
ST_18: tmp_1 (23)  [21/31] 8.62ns  loc: NCO_key2/nco2.cpp:224
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:16  %tmp_1 = fdiv double %tmp_s, 2.328000e-02


 <State 19>: 8.62ns
ST_19: tmp_1 (23)  [20/31] 8.62ns  loc: NCO_key2/nco2.cpp:224
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:16  %tmp_1 = fdiv double %tmp_s, 2.328000e-02


 <State 20>: 8.62ns
ST_20: tmp_1 (23)  [19/31] 8.62ns  loc: NCO_key2/nco2.cpp:224
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:16  %tmp_1 = fdiv double %tmp_s, 2.328000e-02


 <State 21>: 8.62ns
ST_21: tmp_1 (23)  [18/31] 8.62ns  loc: NCO_key2/nco2.cpp:224
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:16  %tmp_1 = fdiv double %tmp_s, 2.328000e-02


 <State 22>: 8.62ns
ST_22: tmp_1 (23)  [17/31] 8.62ns  loc: NCO_key2/nco2.cpp:224
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:16  %tmp_1 = fdiv double %tmp_s, 2.328000e-02


 <State 23>: 8.62ns
ST_23: tmp_1 (23)  [16/31] 8.62ns  loc: NCO_key2/nco2.cpp:224
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:16  %tmp_1 = fdiv double %tmp_s, 2.328000e-02


 <State 24>: 8.62ns
ST_24: tmp_1 (23)  [15/31] 8.62ns  loc: NCO_key2/nco2.cpp:224
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:16  %tmp_1 = fdiv double %tmp_s, 2.328000e-02


 <State 25>: 8.62ns
ST_25: tmp_1 (23)  [14/31] 8.62ns  loc: NCO_key2/nco2.cpp:224
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:16  %tmp_1 = fdiv double %tmp_s, 2.328000e-02


 <State 26>: 8.62ns
ST_26: tmp_1 (23)  [13/31] 8.62ns  loc: NCO_key2/nco2.cpp:224
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:16  %tmp_1 = fdiv double %tmp_s, 2.328000e-02


 <State 27>: 8.62ns
ST_27: tmp_1 (23)  [12/31] 8.62ns  loc: NCO_key2/nco2.cpp:224
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:16  %tmp_1 = fdiv double %tmp_s, 2.328000e-02


 <State 28>: 8.62ns
ST_28: tmp_1 (23)  [11/31] 8.62ns  loc: NCO_key2/nco2.cpp:224
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:16  %tmp_1 = fdiv double %tmp_s, 2.328000e-02


 <State 29>: 8.62ns
ST_29: tmp_1 (23)  [10/31] 8.62ns  loc: NCO_key2/nco2.cpp:224
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:16  %tmp_1 = fdiv double %tmp_s, 2.328000e-02


 <State 30>: 8.62ns
ST_30: tmp_1 (23)  [9/31] 8.62ns  loc: NCO_key2/nco2.cpp:224
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:16  %tmp_1 = fdiv double %tmp_s, 2.328000e-02


 <State 31>: 8.62ns
ST_31: tmp_1 (23)  [8/31] 8.62ns  loc: NCO_key2/nco2.cpp:224
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:16  %tmp_1 = fdiv double %tmp_s, 2.328000e-02


 <State 32>: 8.62ns
ST_32: tmp_1 (23)  [7/31] 8.62ns  loc: NCO_key2/nco2.cpp:224
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:16  %tmp_1 = fdiv double %tmp_s, 2.328000e-02


 <State 33>: 8.62ns
ST_33: tmp_1 (23)  [6/31] 8.62ns  loc: NCO_key2/nco2.cpp:224
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:16  %tmp_1 = fdiv double %tmp_s, 2.328000e-02


 <State 34>: 8.62ns
ST_34: tmp_1 (23)  [5/31] 8.62ns  loc: NCO_key2/nco2.cpp:224
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:16  %tmp_1 = fdiv double %tmp_s, 2.328000e-02


 <State 35>: 8.62ns
ST_35: tmp_1 (23)  [4/31] 8.62ns  loc: NCO_key2/nco2.cpp:224
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:16  %tmp_1 = fdiv double %tmp_s, 2.328000e-02


 <State 36>: 8.62ns
ST_36: tmp_1 (23)  [3/31] 8.62ns  loc: NCO_key2/nco2.cpp:224
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:16  %tmp_1 = fdiv double %tmp_s, 2.328000e-02


 <State 37>: 8.62ns
ST_37: tmp_1 (23)  [2/31] 8.62ns  loc: NCO_key2/nco2.cpp:224
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:16  %tmp_1 = fdiv double %tmp_s, 2.328000e-02


 <State 38>: 8.62ns
ST_38: tmp_1 (23)  [1/31] 8.62ns  loc: NCO_key2/nco2.cpp:224
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:16  %tmp_1 = fdiv double %tmp_s, 2.328000e-02


 <State 39>: 7.79ns
ST_39: val_assign (24)  [6/6] 7.79ns  loc: NCO_key2/nco2.cpp:224
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:17  %val_assign = fmul double %tmp_1, 4.500000e+01


 <State 40>: 7.79ns
ST_40: val_assign (24)  [5/6] 7.79ns  loc: NCO_key2/nco2.cpp:224
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:17  %val_assign = fmul double %tmp_1, 4.500000e+01


 <State 41>: 7.79ns
ST_41: val_assign (24)  [4/6] 7.79ns  loc: NCO_key2/nco2.cpp:224
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:17  %val_assign = fmul double %tmp_1, 4.500000e+01


 <State 42>: 7.79ns
ST_42: val_assign (24)  [3/6] 7.79ns  loc: NCO_key2/nco2.cpp:224
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:17  %val_assign = fmul double %tmp_1, 4.500000e+01


 <State 43>: 7.79ns
ST_43: val_assign (24)  [2/6] 7.79ns  loc: NCO_key2/nco2.cpp:224
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:17  %val_assign = fmul double %tmp_1, 4.500000e+01


 <State 44>: 7.79ns
ST_44: accumulator_V_load (18)  [1/1] 0.00ns  loc: NCO_key2/nco2.cpp:222
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:11  %accumulator_V_load = load i32* @accumulator_V, align 4

ST_44: phitmp (19)  [1/1] 0.00ns  loc: NCO_key2/nco2.cpp:222
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:12  %phitmp = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %accumulator_V_load, i32 19, i32 31)

ST_44: StgValue_94 (20)  [1/1] 0.00ns  loc: NCO_key2/nco2.cpp:222
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:13  store i13 %phitmp, i13* @index_V, align 2

ST_44: val_assign (24)  [1/6] 7.79ns  loc: NCO_key2/nco2.cpp:224
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:17  %val_assign = fmul double %tmp_1, 4.500000e+01

ST_44: tmp_3 (48)  [1/1] 0.00ns  loc: NCO_key2/nco2.cpp:227
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:41  %tmp_3 = zext i13 %phitmp to i32

ST_44: sine_V_addr (49)  [1/1] 0.00ns  loc: NCO_key2/nco2.cpp:227
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:42  %sine_V_addr = getelementptr [8192 x i23]* @sine_V, i32 0, i32 %tmp_3

ST_44: sine_V_load (50)  [2/2] 2.39ns  loc: NCO_key2/nco2.cpp:227
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:43  %sine_V_load = load i23* %sine_V_addr, align 4


 <State 45>: 9.21ns
ST_45: StgValue_99 (7)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %freqControl), !map !378

ST_45: StgValue_100 (8)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:1  call void (...)* @_ssdm_op_SpecBitsMap(i24* %sine_out_V), !map !384

ST_45: StgValue_101 (9)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:2  call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @NCO2_str) nounwind

ST_45: StgValue_102 (14)  [1/1] 0.00ns  loc: NCO_key2/nco2.cpp:220
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:7  call void (...)* @_ssdm_op_SpecInterface(i32 %freqControl, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind

ST_45: StgValue_103 (15)  [1/1] 0.00ns  loc: NCO_key2/nco2.cpp:220
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:8  call void (...)* @_ssdm_op_SpecInterface(i24* %sine_out_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind

ST_45: StgValue_104 (16)  [1/1] 0.00ns  loc: NCO_key2/nco2.cpp:220
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:9  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind

ST_45: StgValue_105 (17)  [1/1] 0.00ns  loc: NCO_key2/nco2.cpp:220
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:10  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind

ST_45: p_Val2_s (25)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:469->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:473->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:390->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:53->NCO_key2/nco2.cpp:224
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:18  %p_Val2_s = bitcast double %val_assign to i64

ST_45: loc_V (26)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:471->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:473->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:390->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:53->NCO_key2/nco2.cpp:224
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:19  %loc_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind

ST_45: loc_V_1 (27)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:472->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:473->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:390->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:53->NCO_key2/nco2.cpp:224
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:20  %loc_V_1 = trunc i64 %p_Val2_s to i52

ST_45: p_Result_s (28)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:516->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:392->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:53->NCO_key2/nco2.cpp:224
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:21  %p_Result_s = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %loc_V_1) nounwind

ST_45: tmp_i_i (29)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:392->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:53->NCO_key2/nco2.cpp:224 (grouped into LUT with out node result_V)
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:22  %tmp_i_i = zext i53 %p_Result_s to i136

ST_45: tmp_i_i_i_cast1 (30)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:496->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:395->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:53->NCO_key2/nco2.cpp:224
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:23  %tmp_i_i_i_cast1 = zext i11 %loc_V to i12

ST_45: sh_assign (31)  [1/1] 1.84ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:496->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:395->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:53->NCO_key2/nco2.cpp:224
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:24  %sh_assign = add i12 -1023, %tmp_i_i_i_cast1

ST_45: isNeg (32)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:395->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:53->NCO_key2/nco2.cpp:224
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:25  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign, i32 11)

ST_45: tmp_2_i_i (33)  [1/1] 1.84ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:395->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:53->NCO_key2/nco2.cpp:224
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:26  %tmp_2_i_i = sub i11 1023, %loc_V

ST_45: tmp_2_i_i_cast (34)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:395->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:53->NCO_key2/nco2.cpp:224
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:27  %tmp_2_i_i_cast = sext i11 %tmp_2_i_i to i12

ST_45: sh_assign_1 (35)  [1/1] 1.37ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:395->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:53->NCO_key2/nco2.cpp:224
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:28  %sh_assign_1 = select i1 %isNeg, i12 %tmp_2_i_i_cast, i12 %sh_assign

ST_45: sh_assign_1_cast (36)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:395->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:53->NCO_key2/nco2.cpp:224
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:29  %sh_assign_1_cast = sext i12 %sh_assign_1 to i32

ST_45: tmp_4_i_i (37)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:395->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:53->NCO_key2/nco2.cpp:224 (grouped into LUT with out node result_V)
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:30  %tmp_4_i_i = zext i32 %sh_assign_1_cast to i136

ST_45: tmp_4_i_i_cast (38)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:395->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:53->NCO_key2/nco2.cpp:224 (grouped into LUT with out node result_V)
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:31  %tmp_4_i_i_cast = zext i32 %sh_assign_1_cast to i53

ST_45: tmp_5_i_i (39)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:395->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:53->NCO_key2/nco2.cpp:224 (grouped into LUT with out node result_V)
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:32  %tmp_5_i_i = lshr i53 %p_Result_s, %tmp_4_i_i_cast

ST_45: tmp_7_i_i (40)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:395->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:53->NCO_key2/nco2.cpp:224 (grouped into LUT with out node result_V)
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:33  %tmp_7_i_i = shl i136 %tmp_i_i, %tmp_4_i_i

ST_45: tmp (41)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:395->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:53->NCO_key2/nco2.cpp:224 (grouped into LUT with out node result_V)
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:34  %tmp = call i1 @_ssdm_op_BitSelect.i1.i53.i32(i53 %tmp_5_i_i, i32 52)

ST_45: tmp_4 (42)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:395->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:53->NCO_key2/nco2.cpp:224 (grouped into LUT with out node result_V)
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:35  %tmp_4 = zext i1 %tmp to i32

ST_45: tmp_5 (43)  [1/1] 0.00ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:398->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:53->NCO_key2/nco2.cpp:224 (grouped into LUT with out node result_V)
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:36  %tmp_5 = call i32 @_ssdm_op_PartSelect.i32.i136.i32.i32(i136 %tmp_7_i_i, i32 52, i32 83)

ST_45: result_V (44)  [1/1] 3.56ns  loc: r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/hls/hls_round.h:395->r:/builds/2016.4/nightly/2017_01_23_1756540/src/products/hls/hls_lib/src/lib_floatconversion.cpp:53->NCO_key2/nco2.cpp:224 (out node of the LUT)
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:37  %result_V = select i1 %isNeg, i32 %tmp_4, i32 %tmp_5

ST_45: StgValue_126 (45)  [1/1] 0.00ns  loc: NCO_key2/nco2.cpp:224
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:38  store i32 %result_V, i32* @phase_V, align 4

ST_45: tmp_2 (46)  [1/1] 2.44ns  loc: NCO_key2/nco2.cpp:225
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:39  %tmp_2 = add i32 %accumulator_V_load, %result_V

ST_45: StgValue_128 (47)  [1/1] 0.00ns  loc: NCO_key2/nco2.cpp:225
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:40  store i32 %tmp_2, i32* @accumulator_V, align 4

ST_45: sine_V_load (50)  [1/2] 2.39ns  loc: NCO_key2/nco2.cpp:227
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:43  %sine_V_load = load i23* %sine_V_addr, align 4

ST_45: sine_V_load_cast (51)  [1/1] 0.00ns  loc: NCO_key2/nco2.cpp:227
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:44  %sine_V_load_cast = zext i23 %sine_V_load to i24

ST_45: StgValue_131 (52)  [1/1] 1.00ns  loc: NCO_key2/nco2.cpp:227
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:45  call void @_ssdm_op_Write.s_axilite.i24P(i24* %sine_out_V, i24 %sine_V_load_cast)

ST_45: StgValue_132 (53)  [1/1] 0.00ns  loc: NCO_key2/nco2.cpp:229
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:46  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ freqControl]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sine_out_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ accumulator_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ index_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_vld:ce=0
Port [ phase_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_vld:ce=0
Port [ sine_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
freqControl_read       (read          ) [ 0000000000000000000000000000000000000000000000]
freqControl_assign     (alloca        ) [ 0111000000000000000000000000000000000000000000]
StgValue_48            (store         ) [ 0000000000000000000000000000000000000000000000]
freqControl_assign_l   (load          ) [ 0000000000000000000000000000000000000000000000]
freqControl_assign_l_1 (load          ) [ 0000111100000000000000000000000000000000000000]
tmp_s                  (sitodp        ) [ 0000000011111111111111111111111111111110000000]
tmp_1                  (ddiv          ) [ 0000000000000000000000000000000000000001111110]
accumulator_V_load     (load          ) [ 0000000000000000000000000000000000000000000001]
phitmp                 (partselect    ) [ 0000000000000000000000000000000000000000000000]
StgValue_94            (store         ) [ 0000000000000000000000000000000000000000000000]
val_assign             (dmul          ) [ 0000000000000000000000000000000000000000000001]
tmp_3                  (zext          ) [ 0000000000000000000000000000000000000000000000]
sine_V_addr            (getelementptr ) [ 0000000000000000000000000000000000000000000001]
StgValue_99            (specbitsmap   ) [ 0000000000000000000000000000000000000000000000]
StgValue_100           (specbitsmap   ) [ 0000000000000000000000000000000000000000000000]
StgValue_101           (spectopmodule ) [ 0000000000000000000000000000000000000000000000]
StgValue_102           (specinterface ) [ 0000000000000000000000000000000000000000000000]
StgValue_103           (specinterface ) [ 0000000000000000000000000000000000000000000000]
StgValue_104           (specinterface ) [ 0000000000000000000000000000000000000000000000]
StgValue_105           (specinterface ) [ 0000000000000000000000000000000000000000000000]
p_Val2_s               (bitcast       ) [ 0000000000000000000000000000000000000000000000]
loc_V                  (partselect    ) [ 0000000000000000000000000000000000000000000000]
loc_V_1                (trunc         ) [ 0000000000000000000000000000000000000000000000]
p_Result_s             (bitconcatenate) [ 0000000000000000000000000000000000000000000000]
tmp_i_i                (zext          ) [ 0000000000000000000000000000000000000000000000]
tmp_i_i_i_cast1        (zext          ) [ 0000000000000000000000000000000000000000000000]
sh_assign              (add           ) [ 0000000000000000000000000000000000000000000000]
isNeg                  (bitselect     ) [ 0000000000000000000000000000000000000000000000]
tmp_2_i_i              (sub           ) [ 0000000000000000000000000000000000000000000000]
tmp_2_i_i_cast         (sext          ) [ 0000000000000000000000000000000000000000000000]
sh_assign_1            (select        ) [ 0000000000000000000000000000000000000000000000]
sh_assign_1_cast       (sext          ) [ 0000000000000000000000000000000000000000000000]
tmp_4_i_i              (zext          ) [ 0000000000000000000000000000000000000000000000]
tmp_4_i_i_cast         (zext          ) [ 0000000000000000000000000000000000000000000000]
tmp_5_i_i              (lshr          ) [ 0000000000000000000000000000000000000000000000]
tmp_7_i_i              (shl           ) [ 0000000000000000000000000000000000000000000000]
tmp                    (bitselect     ) [ 0000000000000000000000000000000000000000000000]
tmp_4                  (zext          ) [ 0000000000000000000000000000000000000000000000]
tmp_5                  (partselect    ) [ 0000000000000000000000000000000000000000000000]
result_V               (select        ) [ 0000000000000000000000000000000000000000000000]
StgValue_126           (store         ) [ 0000000000000000000000000000000000000000000000]
tmp_2                  (add           ) [ 0000000000000000000000000000000000000000000000]
StgValue_128           (store         ) [ 0000000000000000000000000000000000000000000000]
sine_V_load            (load          ) [ 0000000000000000000000000000000000000000000000]
sine_V_load_cast       (zext          ) [ 0000000000000000000000000000000000000000000000]
StgValue_131           (write         ) [ 0000000000000000000000000000000000000000000000]
StgValue_132           (ret           ) [ 0000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="freqControl">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="freqControl"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sine_out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sine_out_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="accumulator_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="accumulator_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="index_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="index_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="phase_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phase_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sine_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sine_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="NCO2_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i53.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i136.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i24P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="freqControl_assign_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="freqControl_assign/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="freqControl_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="freqControl_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="StgValue_131_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="24" slack="0"/>
<pin id="81" dir="0" index="2" bw="23" slack="0"/>
<pin id="82" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_131/45 "/>
</bind>
</comp>

<comp id="85" class="1004" name="sine_V_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="23" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="13" slack="0"/>
<pin id="89" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sine_V_addr/44 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="13" slack="0"/>
<pin id="94" dir="0" index="1" bw="23" slack="2147483647"/>
<pin id="95" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sine_V_load/44 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="64" slack="1"/>
<pin id="99" dir="0" index="1" bw="64" slack="0"/>
<pin id="100" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="val_assign/39 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="64" slack="1"/>
<pin id="104" dir="0" index="1" bw="64" slack="0"/>
<pin id="105" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="tmp_1/8 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_load_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="1"/>
<pin id="112" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="freqControl_assign_l/2 freqControl_assign_l_1/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="StgValue_48_store_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_48/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="accumulator_V_load_load_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accumulator_V_load/44 "/>
</bind>
</comp>

<comp id="123" class="1004" name="phitmp_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="13" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="0"/>
<pin id="126" dir="0" index="2" bw="6" slack="0"/>
<pin id="127" dir="0" index="3" bw="6" slack="0"/>
<pin id="128" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="phitmp/44 "/>
</bind>
</comp>

<comp id="133" class="1004" name="StgValue_94_store_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="13" slack="0"/>
<pin id="135" dir="0" index="1" bw="13" slack="0"/>
<pin id="136" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_94/44 "/>
</bind>
</comp>

<comp id="139" class="1004" name="tmp_3_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="13" slack="0"/>
<pin id="141" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/44 "/>
</bind>
</comp>

<comp id="144" class="1004" name="p_Val2_s_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="64" slack="1"/>
<pin id="146" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/45 "/>
</bind>
</comp>

<comp id="147" class="1004" name="loc_V_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="11" slack="0"/>
<pin id="149" dir="0" index="1" bw="64" slack="0"/>
<pin id="150" dir="0" index="2" bw="7" slack="0"/>
<pin id="151" dir="0" index="3" bw="7" slack="0"/>
<pin id="152" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V/45 "/>
</bind>
</comp>

<comp id="157" class="1004" name="loc_V_1_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="64" slack="0"/>
<pin id="159" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_1/45 "/>
</bind>
</comp>

<comp id="161" class="1004" name="p_Result_s_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="53" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="52" slack="0"/>
<pin id="165" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/45 "/>
</bind>
</comp>

<comp id="169" class="1004" name="tmp_i_i_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="53" slack="0"/>
<pin id="171" dir="1" index="1" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i/45 "/>
</bind>
</comp>

<comp id="173" class="1004" name="tmp_i_i_i_cast1_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="11" slack="0"/>
<pin id="175" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_i_cast1/45 "/>
</bind>
</comp>

<comp id="177" class="1004" name="sh_assign_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="11" slack="0"/>
<pin id="179" dir="0" index="1" bw="11" slack="0"/>
<pin id="180" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sh_assign/45 "/>
</bind>
</comp>

<comp id="183" class="1004" name="isNeg_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="12" slack="0"/>
<pin id="186" dir="0" index="2" bw="5" slack="0"/>
<pin id="187" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/45 "/>
</bind>
</comp>

<comp id="191" class="1004" name="tmp_2_i_i_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="11" slack="0"/>
<pin id="193" dir="0" index="1" bw="11" slack="0"/>
<pin id="194" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_2_i_i/45 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_2_i_i_cast_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="11" slack="0"/>
<pin id="199" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2_i_i_cast/45 "/>
</bind>
</comp>

<comp id="201" class="1004" name="sh_assign_1_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="0" index="1" bw="12" slack="0"/>
<pin id="204" dir="0" index="2" bw="12" slack="0"/>
<pin id="205" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_assign_1/45 "/>
</bind>
</comp>

<comp id="209" class="1004" name="sh_assign_1_cast_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="12" slack="0"/>
<pin id="211" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_1_cast/45 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_4_i_i_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="12" slack="0"/>
<pin id="215" dir="1" index="1" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_i_i/45 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_4_i_i_cast_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="12" slack="0"/>
<pin id="219" dir="1" index="1" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_i_i_cast/45 "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp_5_i_i_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="53" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="0"/>
<pin id="224" dir="1" index="2" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_5_i_i/45 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_7_i_i_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="53" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="0"/>
<pin id="230" dir="1" index="2" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_7_i_i/45 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="53" slack="0"/>
<pin id="236" dir="0" index="2" bw="7" slack="0"/>
<pin id="237" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/45 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_4_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/45 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_5_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="0" index="1" bw="136" slack="0"/>
<pin id="248" dir="0" index="2" bw="7" slack="0"/>
<pin id="249" dir="0" index="3" bw="8" slack="0"/>
<pin id="250" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/45 "/>
</bind>
</comp>

<comp id="255" class="1004" name="result_V_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="0"/>
<pin id="258" dir="0" index="2" bw="32" slack="0"/>
<pin id="259" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V/45 "/>
</bind>
</comp>

<comp id="263" class="1004" name="StgValue_126_store_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="0" index="1" bw="32" slack="0"/>
<pin id="266" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_126/45 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_2_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="1"/>
<pin id="271" dir="0" index="1" bw="32" slack="0"/>
<pin id="272" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/45 "/>
</bind>
</comp>

<comp id="274" class="1004" name="StgValue_128_store_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="0"/>
<pin id="277" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_128/45 "/>
</bind>
</comp>

<comp id="280" class="1004" name="sine_V_load_cast_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="23" slack="0"/>
<pin id="282" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sine_V_load_cast/45 "/>
</bind>
</comp>

<comp id="285" class="1005" name="freqControl_assign_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="freqControl_assign "/>
</bind>
</comp>

<comp id="291" class="1005" name="freqControl_assign_l_1_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="1"/>
<pin id="293" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="freqControl_assign_l_1 "/>
</bind>
</comp>

<comp id="296" class="1005" name="tmp_s_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="64" slack="1"/>
<pin id="298" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="301" class="1005" name="tmp_1_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="64" slack="1"/>
<pin id="303" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="306" class="1005" name="accumulator_V_load_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="1"/>
<pin id="308" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accumulator_V_load "/>
</bind>
</comp>

<comp id="311" class="1005" name="val_assign_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="64" slack="1"/>
<pin id="313" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="val_assign "/>
</bind>
</comp>

<comp id="316" class="1005" name="sine_V_addr_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="13" slack="1"/>
<pin id="318" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="sine_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="14" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="12" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="66" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="10" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="26" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="96"><net_src comp="85" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="101"><net_src comp="18" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="106"><net_src comp="16" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="110" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="118"><net_src comp="72" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="4" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="20" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="130"><net_src comp="119" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="131"><net_src comp="22" pin="0"/><net_sink comp="123" pin=2"/></net>

<net id="132"><net_src comp="24" pin="0"/><net_sink comp="123" pin=3"/></net>

<net id="137"><net_src comp="123" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="6" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="142"><net_src comp="123" pin="4"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="153"><net_src comp="42" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="154"><net_src comp="144" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="155"><net_src comp="44" pin="0"/><net_sink comp="147" pin=2"/></net>

<net id="156"><net_src comp="46" pin="0"/><net_sink comp="147" pin=3"/></net>

<net id="160"><net_src comp="144" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="166"><net_src comp="48" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="50" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="157" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="172"><net_src comp="161" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="147" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="181"><net_src comp="52" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="173" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="188"><net_src comp="54" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="177" pin="2"/><net_sink comp="183" pin=1"/></net>

<net id="190"><net_src comp="56" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="195"><net_src comp="58" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="147" pin="4"/><net_sink comp="191" pin=1"/></net>

<net id="200"><net_src comp="191" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="206"><net_src comp="183" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="197" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="177" pin="2"/><net_sink comp="201" pin=2"/></net>

<net id="212"><net_src comp="201" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="209" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="209" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="225"><net_src comp="161" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="217" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="169" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="213" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="238"><net_src comp="60" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="221" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="44" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="244"><net_src comp="233" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="62" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="227" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="253"><net_src comp="44" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="254"><net_src comp="64" pin="0"/><net_sink comp="245" pin=3"/></net>

<net id="260"><net_src comp="183" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="241" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="262"><net_src comp="245" pin="4"/><net_sink comp="255" pin=2"/></net>

<net id="267"><net_src comp="255" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="8" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="255" pin="3"/><net_sink comp="269" pin=1"/></net>

<net id="278"><net_src comp="269" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="4" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="283"><net_src comp="92" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="288"><net_src comp="68" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="290"><net_src comp="285" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="294"><net_src comp="110" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="299"><net_src comp="107" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="304"><net_src comp="102" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="309"><net_src comp="119" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="314"><net_src comp="97" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="319"><net_src comp="85" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="92" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sine_out_V | {45 }
	Port: accumulator_V | {45 }
	Port: index_V | {44 }
	Port: phase_V | {45 }
 - Input state : 
	Port: NCO2 : freqControl | {1 }
	Port: NCO2 : accumulator_V | {44 }
	Port: NCO2 : sine_V | {44 45 }
  - Chain level:
	State 1
		StgValue_48 : 1
	State 2
	State 3
		tmp_s : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
		phitmp : 1
		StgValue_94 : 2
		tmp_3 : 2
		sine_V_addr : 3
		sine_V_load : 4
	State 45
		loc_V : 1
		loc_V_1 : 1
		p_Result_s : 2
		tmp_i_i : 3
		tmp_i_i_i_cast1 : 2
		sh_assign : 3
		isNeg : 4
		tmp_2_i_i : 2
		tmp_2_i_i_cast : 3
		sh_assign_1 : 5
		sh_assign_1_cast : 6
		tmp_4_i_i : 7
		tmp_4_i_i_cast : 7
		tmp_5_i_i : 8
		tmp_7_i_i : 8
		tmp : 9
		tmp_4 : 10
		tmp_5 : 9
		result_V : 11
		StgValue_126 : 12
		tmp_2 : 12
		StgValue_128 : 13
		sine_V_load_cast : 1
		StgValue_131 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|   ddiv   |          grp_fu_102         |    0    |   3211  |   3658  |
|----------|-----------------------------|---------|---------|---------|
|  sitodp  |          grp_fu_107         |    0    |   343   |   638   |
|----------|-----------------------------|---------|---------|---------|
|   dmul   |          grp_fu_97          |    11   |   317   |   578   |
|----------|-----------------------------|---------|---------|---------|
|   lshr   |       tmp_5_i_i_fu_221      |    0    |    0    |   157   |
|----------|-----------------------------|---------|---------|---------|
|    shl   |       tmp_7_i_i_fu_227      |    0    |    0    |   157   |
|----------|-----------------------------|---------|---------|---------|
|  select  |      sh_assign_1_fu_201     |    0    |    0    |    12   |
|          |       result_V_fu_255       |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|
|    add   |       sh_assign_fu_177      |    0    |    0    |    11   |
|          |         tmp_2_fu_269        |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|
|    sub   |       tmp_2_i_i_fu_191      |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|   read   | freqControl_read_read_fu_72 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |   StgValue_131_write_fu_78  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        phitmp_fu_123        |    0    |    0    |    0    |
|partselect|         loc_V_fu_147        |    0    |    0    |    0    |
|          |         tmp_5_fu_245        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_3_fu_139        |    0    |    0    |    0    |
|          |        tmp_i_i_fu_169       |    0    |    0    |    0    |
|          |    tmp_i_i_i_cast1_fu_173   |    0    |    0    |    0    |
|   zext   |       tmp_4_i_i_fu_213      |    0    |    0    |    0    |
|          |    tmp_4_i_i_cast_fu_217    |    0    |    0    |    0    |
|          |         tmp_4_fu_241        |    0    |    0    |    0    |
|          |   sine_V_load_cast_fu_280   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |        loc_V_1_fu_157       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|bitconcatenate|      p_Result_s_fu_161      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
| bitselect|         isNeg_fu_183        |    0    |    0    |    0    |
|          |          tmp_fu_233         |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   sext   |    tmp_2_i_i_cast_fu_197    |    0    |    0    |    0    |
|          |   sh_assign_1_cast_fu_209   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    11   |   3871  |   5286  |
|----------|-----------------------------|---------|---------|---------|

Memories:
+------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |
+------+--------+--------+--------+
|sine_V|   12   |    0   |    0   |
+------+--------+--------+--------+
| Total|   12   |    0   |    0   |
+------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|  accumulator_V_load_reg_306  |   32   |
|freqControl_assign_l_1_reg_291|   32   |
|  freqControl_assign_reg_285  |   32   |
|      sine_V_addr_reg_316     |   13   |
|         tmp_1_reg_301        |   64   |
|         tmp_s_reg_296        |   64   |
|      val_assign_reg_311      |   64   |
+------------------------------+--------+
|             Total            |   301  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_92 |  p0  |   2  |  13  |   26   ||    13   |
|    grp_fu_107    |  p0  |   2  |  32  |   64   ||    32   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   90   ||  3.142  ||    45   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   11   |    -   |  3871  |  5286  |
|   Memory  |   12   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    3   |    -   |   45   |
|  Register |    -   |    -   |    -   |   301  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   12   |   11   |    3   |  4172  |  5331  |
+-----------+--------+--------+--------+--------+--------+
