Warning: will not rename state: RTL_ex_wb_rd  to output name:  RTL__DOT__ex_wb_rd
Warning: will not rename state: RTL_ex_wb_reg_wen  to output name:  RTL__DOT__ex_wb_reg_wen
Warning: will not rename state: RTL_ex_wb_valid  to output name:  RTL__DOT__ex_wb_valid
Warning: will not rename state: RTL_id_ex_rd  to output name:  RTL__DOT__id_ex_rd
Warning: will not rename state: RTL_id_ex_reg_wen  to output name:  RTL__DOT__id_ex_reg_wen
Warning: will not rename state: RTL_id_ex_valid  to output name:  RTL__DOT__id_ex_valid
Warning: will not rename state: RTL_registers[0]  to output name:  RTL__DOT__registers_0_
Warning: will not rename state: RTL_registers[1]  to output name:  RTL__DOT__registers_1_
Warning: will not rename state: RTL_registers[2]  to output name:  RTL__DOT__registers_2_
Warning: will not rename state: RTL_registers[3]  to output name:  RTL__DOT__registers_3_
Warning: will not rename state: RTL_scoreboard[0]  to output name:  RTL__DOT__scoreboard_0_
Warning: will not rename state: RTL_scoreboard[1]  to output name:  RTL__DOT__scoreboard_1_
Warning: will not rename state: RTL_scoreboard[2]  to output name:  RTL__DOT__scoreboard_2_
Warning: will not rename state: RTL_scoreboard[3]  to output name:  RTL__DOT__scoreboard_3_
Warning: will not rename state: ILA_r0  to output name:  __ILA_SO_r0
Warning: will not rename state: ILA_r1  to output name:  __ILA_SO_r1
Warning: will not rename state: ILA_r2  to output name:  __ILA_SO_r2
Warning: will not rename state: ILA_r3  to output name:  __ILA_SO_r3
Warning: will not rename state: __START__  to output name:  ppl_stage_ex_enter_cond
Warning: ignore output:  RTL__DOT__ex_go
Warning: ignore output:  RTL__DOT__ex_wb_rd
Warning: ignore output:  RTL__DOT__ex_wb_reg_wen
Warning: ignore output:  RTL__DOT__ex_wb_valid
Warning: ignore output:  RTL__DOT__id_ex_rd
Warning: ignore output:  RTL__DOT__id_ex_reg_wen
Warning: ignore output:  RTL__DOT__id_ex_valid
Warning: ignore output:  RTL__DOT__inst
Warning: ignore output:  RTL__DOT__inst_ready
Warning: ignore output:  RTL__DOT__inst_valid
Warning: ignore output:  RTL__DOT__registers_0_
Warning: ignore output:  RTL__DOT__registers_1_
Warning: ignore output:  RTL__DOT__registers_2_
Warning: ignore output:  RTL__DOT__registers_3_
Warning: ignore output:  RTL__DOT__scoreboard_0_
Warning: ignore output:  RTL__DOT__scoreboard_1_
Warning: ignore output:  RTL__DOT__scoreboard_2_
Warning: ignore output:  RTL__DOT__scoreboard_3_
Warning: ignore output:  RTL__DOT__wb_go
Warning: ignore output:  __EDCOND__
Warning: ignore output:  __IEND__
Warning: ignore output:  __ILA_SO_r0
Warning: ignore output:  __ILA_SO_r1
Warning: ignore output:  __ILA_SO_r2
Warning: ignore output:  __ILA_SO_r3
Warning: has unnamed input!
Warning: ignore output:  __VLG_O_dummy_rf_data
Warning: ignore output:  __VLG_O_inst_ready
Warning: ignore output:  __all_assert_wire__
Warning: ignore output:  __all_assume_wire__
Warning: ignore output:  __sanitycheck_wire__
Warning: ignore output:  additional_mapping_control_assume__p0__
Warning: ignore output:  input_map_assume___p1__
Warning: ignore output:  invariant_assume__p2__
Warning: ignore output:  invariant_assume__p3__
Warning: ignore output:  invariant_assume__p4__
Warning: ignore output:  invariant_assume__p5__
Warning: ignore output:  invariant_assume__p6__
Warning: ignore output:  invariant_assume__p7__
Warning: ignore output:  invariant_assume__p8__
Warning: ignore output:  invariant_assume__p9__
Warning: ignore output:  issue_decode__p10__
Warning: ignore output:  issue_valid__p11__
Warning: ignore output:  noreset__p12__
Warning: ignore output:  post_value_holder__p13__
Warning: ignore output:  post_value_holder__p14__
Warning: ignore output:  post_value_holder__p15__
Warning: ignore output:  post_value_holder__p16__
Warning: ignore output:  post_value_holder_overly_constrained__p25__
Warning: ignore output:  post_value_holder_overly_constrained__p26__
Warning: ignore output:  post_value_holder_overly_constrained__p27__
Warning: ignore output:  post_value_holder_overly_constrained__p28__
Warning: ignore output:  post_value_holder_triggered__p29__
Warning: ignore output:  post_value_holder_triggered__p30__
Warning: ignore output:  post_value_holder_triggered__p31__
Warning: ignore output:  post_value_holder_triggered__p32__
Warning: ignore output:  ppl_stage_ex_enter_cond
Warning: ignore output:  ppl_stage_ex_exit_cond
Warning: ignore output:  ppl_stage_finish_enter_cond
Warning: ignore output:  ppl_stage_finish_exit_cond
Warning: ignore output:  ppl_stage_wb_enter_cond
Warning: ignore output:  ppl_stage_wb_exit_cond
Warning: ignore output:  variable_map_assert__p21__
Warning: ignore output:  variable_map_assert__p22__
Warning: ignore output:  variable_map_assert__p23__
Warning: ignore output:  variable_map_assert__p24__
Warning: ignore output:  variable_map_assume___p17__
Warning: ignore output:  variable_map_assume___p18__
Warning: ignore output:  variable_map_assume___p19__
Warning: ignore output:  variable_map_assume___p20__
Unlinked nodes "359,368,369,371,372,373,374,377,378,381,382,386,387,388,389,390,391,392,394,396,397,398,399,402,404,405,406,407,408,429,439,451,463,464,476,481,482,494,499,500,501,502,503,504,505,507,508,509,510,530,537,538,542,543,544,545,546,547,548,549,550,551,552,553,554,555,556,557,558,559,560,561,562,563,564,565,566,567,568,569,570,571,572,573,574,575,576,577,578,579,580,581,582,583,584,585"
Warning: will not rename state: RTL_ex_wb_rd  to output name:  RTL__DOT__ex_wb_rd
Warning: will not rename state: RTL_ex_wb_reg_wen  to output name:  RTL__DOT__ex_wb_reg_wen
Warning: will not rename state: RTL_ex_wb_valid  to output name:  RTL__DOT__ex_wb_valid
Warning: will not rename state: RTL_id_ex_rd  to output name:  RTL__DOT__id_ex_rd
Warning: will not rename state: RTL_id_ex_reg_wen  to output name:  RTL__DOT__id_ex_reg_wen
Warning: will not rename state: RTL_id_ex_valid  to output name:  RTL__DOT__id_ex_valid
Warning: will not rename state: RTL_registers[0]  to output name:  RTL__DOT__registers_0_
Warning: will not rename state: RTL_registers[1]  to output name:  RTL__DOT__registers_1_
Warning: will not rename state: RTL_registers[2]  to output name:  RTL__DOT__registers_2_
Warning: will not rename state: RTL_registers[3]  to output name:  RTL__DOT__registers_3_
Warning: will not rename state: RTL_scoreboard[0]  to output name:  RTL__DOT__scoreboard_0_
Warning: will not rename state: RTL_scoreboard[1]  to output name:  RTL__DOT__scoreboard_1_
Warning: will not rename state: RTL_scoreboard[2]  to output name:  RTL__DOT__scoreboard_2_
Warning: will not rename state: RTL_scoreboard[3]  to output name:  RTL__DOT__scoreboard_3_
Warning: will not rename state: ILA_r0  to output name:  __ILA_SO_r0
Warning: will not rename state: ILA_r1  to output name:  __ILA_SO_r1
Warning: will not rename state: ILA_r2  to output name:  __ILA_SO_r2
Warning: will not rename state: ILA_r3  to output name:  __ILA_SO_r3
Warning: will not rename state: __START__  to output name:  ppl_stage_ex_enter_cond
Warning: ignore output:  RTL__DOT__ex_go
Warning: ignore output:  RTL__DOT__ex_wb_rd
Warning: ignore output:  RTL__DOT__ex_wb_reg_wen
Warning: ignore output:  RTL__DOT__ex_wb_valid
Warning: ignore output:  RTL__DOT__id_ex_rd
Warning: ignore output:  RTL__DOT__id_ex_reg_wen
Warning: ignore output:  RTL__DOT__id_ex_valid
Warning: ignore output:  RTL__DOT__inst
Warning: ignore output:  RTL__DOT__inst_ready
Warning: ignore output:  RTL__DOT__inst_valid
Warning: ignore output:  RTL__DOT__registers_0_
Warning: ignore output:  RTL__DOT__registers_1_
Warning: ignore output:  RTL__DOT__registers_2_
Warning: ignore output:  RTL__DOT__registers_3_
Warning: ignore output:  RTL__DOT__scoreboard_0_
Warning: ignore output:  RTL__DOT__scoreboard_1_
Warning: ignore output:  RTL__DOT__scoreboard_2_
Warning: ignore output:  RTL__DOT__scoreboard_3_
Warning: ignore output:  RTL__DOT__wb_go
Warning: ignore output:  __EDCOND__
Warning: ignore output:  __IEND__
Warning: ignore output:  __ILA_SO_r0
Warning: ignore output:  __ILA_SO_r1
Warning: ignore output:  __ILA_SO_r2
Warning: ignore output:  __ILA_SO_r3
Warning: has unnamed input!
Warning: ignore output:  __VLG_O_dummy_rf_data
Warning: ignore output:  __VLG_O_inst_ready
Warning: ignore output:  __all_assert_wire__
Warning: ignore output:  __all_assume_wire__
Warning: ignore output:  __sanitycheck_wire__
Warning: ignore output:  additional_mapping_control_assume__p0__
Warning: ignore output:  input_map_assume___p1__
Warning: ignore output:  invariant_assume__p2__
Warning: ignore output:  invariant_assume__p3__
Warning: ignore output:  invariant_assume__p4__
Warning: ignore output:  invariant_assume__p5__
Warning: ignore output:  invariant_assume__p6__
Warning: ignore output:  invariant_assume__p7__
Warning: ignore output:  invariant_assume__p8__
Warning: ignore output:  invariant_assume__p9__
Warning: ignore output:  issue_decode__p10__
Warning: ignore output:  issue_valid__p11__
Warning: ignore output:  noreset__p12__
Warning: ignore output:  post_value_holder__p13__
Warning: ignore output:  post_value_holder__p14__
Warning: ignore output:  post_value_holder__p15__
Warning: ignore output:  post_value_holder__p16__
Warning: ignore output:  post_value_holder_overly_constrained__p25__
Warning: ignore output:  post_value_holder_overly_constrained__p26__
Warning: ignore output:  post_value_holder_overly_constrained__p27__
Warning: ignore output:  post_value_holder_overly_constrained__p28__
Warning: ignore output:  post_value_holder_triggered__p29__
Warning: ignore output:  post_value_holder_triggered__p30__
Warning: ignore output:  post_value_holder_triggered__p31__
Warning: ignore output:  post_value_holder_triggered__p32__
Warning: ignore output:  ppl_stage_ex_enter_cond
Warning: ignore output:  ppl_stage_ex_exit_cond
Warning: ignore output:  ppl_stage_finish_enter_cond
Warning: ignore output:  ppl_stage_finish_exit_cond
Warning: ignore output:  ppl_stage_wb_enter_cond
Warning: ignore output:  ppl_stage_wb_exit_cond
Warning: ignore output:  variable_map_assert__p21__
Warning: ignore output:  variable_map_assert__p22__
Warning: ignore output:  variable_map_assert__p23__
Warning: ignore output:  variable_map_assert__p24__
Warning: ignore output:  variable_map_assume___p17__
Warning: ignore output:  variable_map_assume___p18__
Warning: ignore output:  variable_map_assume___p19__
Warning: ignore output:  variable_map_assume___p20__
Unlinked nodes "359,368,369,371,372,373,374,377,378,381,382,386,387,388,389,390,391,392,394,396,397,398,399,402,404,405,406,407,408,429,439,451,463,464,476,481,482,494,499,500,501,502,503,504,505,507,508,509,510,530,537,538,542,543,544,545,546,547,548,549,550,551,552,553,554,555,556,557,558,559,560,561,562,563,564,565,566,567,568,569,570,571,572,573,574,575,576,577,578,579,580,581,582,583,584,585"
|      sv  | rhs
|----------|---------------------
|RTL_id_ex_operand1| oper1
|RTL_id_ex_operand2| oper2
|RTL_id_ex_op| op
|RTL_id_ex_rd| rd1
|RTL_id_ex_reg_wen| w1
|RTL_ex_wb_val| ex_val
|RTL_ex_wb_rd| rd2
|RTL_ex_wb_reg_wen| w2
|RTL_id_ex_valid| v1
|RTL_ex_wb_valid| v2
|'RTL_registers[0]'| reg0
|'RTL_registers[1]'| reg1
|'RTL_registers[2]'| reg2
|'RTL_registers[3]'| reg3
|'RTL_scoreboard[0]'| s0
|'RTL_scoreboard[1]'| s1
|'RTL_scoreboard[2]'| s2
|'RTL_scoreboard[3]'| s3
|__VLG_I_inst| inst
|__VLG_I_inst_valid| inst_v
A0 :init
A0 :((ILA___COUNTER_start__n31 = 0_8) & (ppl_stage_wb1 = 0_1) & (__RESETED__1 = 1_1) & (__ENDED__1 = 0_1) & (__STARTED__1 = 0_1) & (ppl_stage_finish1 = 0_1) & (__CYCLE_CNT__1 = 0_8) & (__2ndENDED__1 = 0_1) & (ppl_stage_ex1 = 0_1) & (__START__1 = 1_1))
A1 :ts.asmpt @ 0
A1 :((((((((((((((((((((((! __START__1) | ((((! __VLG_I_stallexX1) & ((! __VLG_I_stallwbX1) | (! v2))) | (! v1)) & inst_v)) & ((! __START__1) | (ila_inst bvcomp inst))) & (s0[1:1] bvcomp ((v1 & w1) & (! (! (rd1 bvcomp 0_2)))))) & (s0[0:0] bvcomp ((v2 & w2) & (! (! (rd2 bvcomp 0_2)))))) & (s1[1:1] bvcomp ((v1 & w1) & (rd1 bvcomp 1_2)))) & (s1[0:0] bvcomp ((v2 & w2) & (rd2 bvcomp 1_2)))) & (s2[1:1] bvcomp ((v1 & w1) & (rd1 bvcomp 2_2)))) & (s2[0:0] bvcomp ((v2 & w2) & (rd2 bvcomp 2_2)))) & (s3[1:1] bvcomp ((v1 & w1) & (rd1 bvcomp 3_2)))) & (s3[0:0] bvcomp ((v2 & w2) & (rd2 bvcomp 3_2)))) & ((! __START__1) | (ila_inst[6:7] bvcomp 2_2))) & ((! __RESETED__1) | (! dummy_resetX1))) & ((! ((__START__1 | __STARTED__1) & (ppl_stage_wb1 & (v2 & (! __VLG_I_stallwbX1))))) | (__auxvar0__recorder1 bvcomp reg0))) & ((! ((__START__1 | __STARTED__1) & (ppl_stage_wb1 & (v2 & (! __VLG_I_stallwbX1))))) | (__auxvar1__recorder1 bvcomp reg1))) & ((! ((__START__1 | __STARTED__1) & (ppl_stage_wb1 & (v2 & (! __VLG_I_stallwbX1))))) | (__auxvar2__recorder1 bvcomp reg2))) & ((! ((__START__1 | __STARTED__1) & (ppl_stage_wb1 & (v2 & (! __VLG_I_stallwbX1))))) | (__auxvar3__recorder1 bvcomp reg3))) & ((! __START__1) | (((! __START__1) | (ILA_r01 bvcomp __auxvar0__recorder1)) & (__START__1 | (ILA_r01 bvcomp reg0))))) & ((! __START__1) | (((! __START__1) | (ILA_r11 bvcomp __auxvar1__recorder1)) & (__START__1 | (ILA_r11 bvcomp reg1))))) & ((! __START__1) | (((! __START__1) | (ILA_r21 bvcomp __auxvar2__recorder1)) & (__START__1 | (ILA_r21 bvcomp reg2))))) & ((! __START__1) | (((! __START__1) | (ILA_r31 bvcomp __auxvar3__recorder1)) & (__START__1 | (ILA_r31 bvcomp reg3))))) = 1_1)


 ((((((((((((((((((((((! __START___prime) | ((((! __VLG_I_stallex_prime) & ((! __VLG_I_stallwb_prime) | (! RTL_ex_wb_valid_prime))) | (! RTL_id_ex_valid_prime)) & __VLG_I_inst_valid_prime)) & ((! __START___prime) | (__ILA_I_inst_prime bvcomp __VLG_I_inst_prime))) & ('RTL_scoreboard[0]_prime'[1:1] bvcomp ((RTL_id_ex_valid_prime & RTL_id_ex_reg_wen_prime) & (! (! (RTL_id_ex_rd_prime bvcomp 0_2)))))) & ('RTL_scoreboard[0]_prime'[0:0] bvcomp ((RTL_ex_wb_valid_prime & RTL_ex_wb_reg_wen_prime) & (! (! (RTL_ex_wb_rd_prime bvcomp 0_2)))))) & ('RTL_scoreboard[1]_prime'[1:1] bvcomp ((RTL_id_ex_valid_prime & RTL_id_ex_reg_wen_prime) & (RTL_id_ex_rd_prime bvcomp 1_2)))) & ('RTL_scoreboard[1]_prime'[0:0] bvcomp ((RTL_ex_wb_valid_prime & RTL_ex_wb_reg_wen_prime) & (RTL_ex_wb_rd_prime bvcomp 1_2)))) & ('RTL_scoreboard[2]_prime'[1:1] bvcomp ((RTL_id_ex_valid_prime & RTL_id_ex_reg_wen_prime) & (RTL_id_ex_rd_prime bvcomp 2_2)))) & ('RTL_scoreboard[2]_prime'[0:0] bvcomp ((RTL_ex_wb_valid_prime & RTL_ex_wb_reg_wen_prime) & (RTL_ex_wb_rd_prime bvcomp 2_2)))) & ('RTL_scoreboard[3]_prime'[1:1] bvcomp ((RTL_id_ex_valid_prime & RTL_id_ex_reg_wen_prime) & (RTL_id_ex_rd_prime bvcomp 3_2)))) & ('RTL_scoreboard[3]_prime'[0:0] bvcomp ((RTL_ex_wb_valid_prime & RTL_ex_wb_reg_wen_prime) & (RTL_ex_wb_rd_prime bvcomp 3_2)))) & ((! __START___prime) | (__ILA_I_inst_prime[6:7] bvcomp 2_2))) & ((! __RESETED___prime) | (! dummy_reset_prime))) & ((! (((__START___prime | __STARTED___prime) & (! __auxvar0__recorder_sn_condmet_prime)) & (ppl_stage_wb_prime & (RTL_ex_wb_valid_prime & (! __VLG_I_stallwb_prime))))) | (__auxvar0__recorder_prime bvcomp 'RTL_registers[0]_prime'))) & ((! (((__START___prime | __STARTED___prime) & (! __auxvar1__recorder_sn_condmet_prime)) & (ppl_stage_wb_prime & (RTL_ex_wb_valid_prime & (! __VLG_I_stallwb_prime))))) | (__auxvar1__recorder_prime bvcomp 'RTL_registers[1]_prime'))) & ((! (((__START___prime | __STARTED___prime) & (! __auxvar2__recorder_sn_condmet_prime)) & (ppl_stage_wb_prime & (RTL_ex_wb_valid_prime & (! __VLG_I_stallwb_prime))))) | (__auxvar2__recorder_prime bvcomp 'RTL_registers[2]_prime'))) & ((! (((__START___prime | __STARTED___prime) & (! __auxvar3__recorder_sn_condmet_prime)) & (ppl_stage_wb_prime & (RTL_ex_wb_valid_prime & (! __VLG_I_stallwb_prime))))) | (__auxvar3__recorder_prime bvcomp 'RTL_registers[3]_prime'))) & ((! __START___prime) | (((! __START___prime) | (ILA_r0_prime bvcomp __auxvar0__recorder_prime)) & (__START___prime | (ILA_r0_prime bvcomp 'RTL_registers[0]_prime'))))) & ((! __START___prime) | (((! __START___prime) | (ILA_r1_prime bvcomp __auxvar1__recorder_prime)) & (__START___prime | (ILA_r1_prime bvcomp 'RTL_registers[1]_prime'))))) & ((! __START___prime) | (((! __START___prime) | (ILA_r2_prime bvcomp __auxvar2__recorder_prime)) & (__START___prime | (ILA_r2_prime bvcomp 'RTL_registers[2]_prime'))))) & ((! __START___prime) | (((! __START___prime) | (ILA_r3_prime bvcomp __auxvar3__recorder_prime)) & (__START___prime | (ILA_r3_prime bvcomp 'RTL_registers[3]_prime'))))) = 1_1)
inv-check !!!
((((((((((((((((((((((! __START__1) | ((((! __VLG_I_stallexX1) & ((! __VLG_I_stallwbX1) | (! v2))) | (! v1)) & inst_v)) & ((! __START__1) | (ila_inst bvcomp inst))) & (s0[1:1] bvcomp ((v1 & w1) & (! (! (rd1 bvcomp 0_2)))))) & (s0[0:0] bvcomp ((v2 & w2) & (! (! (rd2 bvcomp 0_2)))))) & (s1[1:1] bvcomp ((v1 & w1) & (rd1 bvcomp 1_2)))) & (s1[0:0] bvcomp ((v2 & w2) & (rd2 bvcomp 1_2)))) & (s2[1:1] bvcomp ((v1 & w1) & (rd1 bvcomp 2_2)))) & (s2[0:0] bvcomp ((v2 & w2) & (rd2 bvcomp 2_2)))) & (s3[1:1] bvcomp ((v1 & w1) & (rd1 bvcomp 3_2)))) & (s3[0:0] bvcomp ((v2 & w2) & (rd2 bvcomp 3_2)))) & ((! __START__1) | (ila_inst[6:7] bvcomp 2_2))) & ((! __RESETED__1) | (! dummy_resetX1))) & ((! ((__START__1 | __STARTED__1) & (ppl_stage_wb1 & (v2 & (! __VLG_I_stallwbX1))))) | (__auxvar0__recorder1 bvcomp reg0))) & ((! ((__START__1 | __STARTED__1) & (ppl_stage_wb1 & (v2 & (! __VLG_I_stallwbX1))))) | (__auxvar1__recorder1 bvcomp reg1))) & ((! ((__START__1 | __STARTED__1) & (ppl_stage_wb1 & (v2 & (! __VLG_I_stallwbX1))))) | (__auxvar2__recorder1 bvcomp reg2))) & ((! ((__START__1 | __STARTED__1) & (ppl_stage_wb1 & (v2 & (! __VLG_I_stallwbX1))))) | (__auxvar3__recorder1 bvcomp reg3))) & ((! __START__1) | (((! __START__1) | (ILA_r01 bvcomp __auxvar0__recorder1)) & (__START__1 | (ILA_r01 bvcomp reg0))))) & ((! __START__1) | (((! __START__1) | (ILA_r11 bvcomp __auxvar1__recorder1)) & (__START__1 | (ILA_r11 bvcomp reg1))))) & ((! __START__1) | (((! __START__1) | (ILA_r21 bvcomp __auxvar2__recorder1)) & (__START__1 | (ILA_r21 bvcomp reg2))))) & ((! __START__1) | (((! __START__1) | (ILA_r31 bvcomp __auxvar3__recorder1)) & (__START__1 | (ILA_r31 bvcomp reg3))))) = 1_1)


init_check: True
counter example (inv check)
 None


inv_check: True
counter example (inv check)
 None


prop_check: True
counter example (inv check)
 None
num of iteration: 3
tag record list []




--------------- CHECK RESULT ---------------


init_check: True
counter example (inv check)
 None


inv_check: True
counter example (inv check)
 None


prop_check: True
counter example (inv check)
 None
Verification Time:0(s):  
Verification Time:870(ms):  
