// Seed: 3357336164
module module_0 (
    input logic id_0,
    input logic id_1,
    input id_2
);
  reg id_3;
  reg id_4;
  initial begin
    id_5(1, id_1, 1);
    id_4 = 1;
    id_3 <= 1;
    if (id_2) id_4 <= 1;
    SystemTFIdentifier(1);
    id_3 <= 1;
  end
  assign id_3 = 1'd0;
  logic id_6;
endmodule
