Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Mar 31 20:55:55 2023
| Host         : JYL-ASUS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     428         
LUTAR-1    Warning           LUT drives async reset alert    96          
TIMING-20  Warning           Non-clocked latch               61          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1139)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1070)
5. checking no_input_delay (8)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1139)
---------------------------
 There are 99 register/latch pins with no clock driven by root clock pin: CLK_100MHz (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: nCR (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: CLK1/CLK_Out_reg/Q (HIGH)

 There are 213 register/latch pins with no clock driven by root clock pin: CLK1K/CLK_Out_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: CLK20/CLK_Out_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: M0/status_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: M0/status_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ST0/nextTime_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ST0/nextTime_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ST0/nextTime_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ST0/nextTime_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ST0/nextTime_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ST0/nextTime_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ST0/nextTime_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ST0/nextTime_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ST0/nextTime_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ST0/nextTime_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ST0/nextTime_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ST0/nextTime_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ST0/nextTime_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ST0/nextTime_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ST0/nextTime_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ST0/nextTime_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ST0/nextTime_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ST0/nextTime_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ST0/nextTime_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ST0/nextTime_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ST0/nextTime_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ST0/nextTime_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ST0/nextTime_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ST0/nextTime_reg[9]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: ST0/setTime_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: TC0/_Time_reg[0]_C/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: TC0/_Time_reg[0]_LDC/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: TC0/_Time_reg[0]_P/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TC0/_Time_reg[10]_C/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: TC0/_Time_reg[10]_LDC/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TC0/_Time_reg[10]_P/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TC0/_Time_reg[11]_C/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TC0/_Time_reg[11]_LDC/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TC0/_Time_reg[11]_P/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: TC0/_Time_reg[12]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: TC0/_Time_reg[12]_LDC/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: TC0/_Time_reg[12]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: TC0/_Time_reg[13]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: TC0/_Time_reg[13]_LDC/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: TC0/_Time_reg[13]_P/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: TC0/_Time_reg[14]_C/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: TC0/_Time_reg[14]_LDC/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: TC0/_Time_reg[14]_P/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: TC0/_Time_reg[15]_C/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: TC0/_Time_reg[15]_LDC/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: TC0/_Time_reg[15]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: TC0/_Time_reg[16]_C/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TC0/_Time_reg[16]_LDC/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: TC0/_Time_reg[16]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TC0/_Time_reg[17]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TC0/_Time_reg[17]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TC0/_Time_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TC0/_Time_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TC0/_Time_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TC0/_Time_reg[19]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TC0/_Time_reg[19]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TC0/_Time_reg[19]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TC0/_Time_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TC0/_Time_reg[1]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TC0/_Time_reg[1]_P/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TC0/_Time_reg[20]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: TC0/_Time_reg[20]_LDC/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TC0/_Time_reg[20]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TC0/_Time_reg[21]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TC0/_Time_reg[21]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TC0/_Time_reg[21]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: TC0/_Time_reg[22]_C/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: TC0/_Time_reg[22]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: TC0/_Time_reg[22]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: TC0/_Time_reg[23]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: TC0/_Time_reg[23]_P/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: TC0/_Time_reg[2]_C/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: TC0/_Time_reg[2]_LDC/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: TC0/_Time_reg[2]_P/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: TC0/_Time_reg[3]_C/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: TC0/_Time_reg[3]_P/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: TC0/_Time_reg[4]_C/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: TC0/_Time_reg[4]_LDC/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: TC0/_Time_reg[4]_P/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: TC0/_Time_reg[5]_C/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: TC0/_Time_reg[5]_LDC/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: TC0/_Time_reg[5]_P/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: TC0/_Time_reg[6]_C/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: TC0/_Time_reg[6]_LDC/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: TC0/_Time_reg[6]_P/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: TC0/_Time_reg[7]_C/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: TC0/_Time_reg[7]_LDC/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: TC0/_Time_reg[7]_P/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: TC0/_Time_reg[8]_C/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: TC0/_Time_reg[8]_LDC/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: TC0/_Time_reg[8]_P/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TC0/_Time_reg[9]_C/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TC0/_Time_reg[9]_LDC/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TC0/_Time_reg[9]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: _enter/counter_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: _enter/counter_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: _enter/counter_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1070)
---------------------------------------------------
 There are 1070 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1102          inf        0.000                      0                 1102           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1102 Endpoints
Min Delay          1102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M0/status_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            status_lights[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.060ns  (logic 4.282ns (42.568%)  route 5.778ns (57.432%))
  Logic Levels:           3  (BUFG=1 FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDCE                         0.000     0.000 r  M0/status_reg[1]/C
    SLICE_X2Y90          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  M0/status_reg[1]/Q
                         net (fo=77, routed)          2.763     3.241    status_lights_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273     3.514 r  status_lights_OBUF_BUFG[1]_inst/O
                         net (fo=7, routed)           3.015     6.529    status_lights_OBUF_BUFG[1]
    T16                  OBUF (Prop_obuf_I_O)         3.531    10.060 r  status_lights_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.060    status_lights[1]
    T16                                                               r  status_lights[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nCR
                            (input port)
  Destination:            CLK1/counter_reg[29]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.409ns  (logic 1.602ns (17.021%)  route 7.808ns (82.979%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  nCR (IN)
                         net (fo=0)                   0.000     0.000    nCR
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  nCR_IBUF_inst/O
                         net (fo=128, routed)         1.419     2.896    ST0/nCR_IBUF
    SLICE_X0Y102         LUT1 (Prop_lut1_I0_O)        0.124     3.020 f  ST0/FSM_onehot_currentStatus[3]_i_1/O
                         net (fo=255, routed)         6.389     9.409    CLK1/counter_reg[0]_0
    SLICE_X53Y99         FDCE                                         f  CLK1/counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nCR
                            (input port)
  Destination:            CLK1/counter_reg[30]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.409ns  (logic 1.602ns (17.021%)  route 7.808ns (82.979%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  nCR (IN)
                         net (fo=0)                   0.000     0.000    nCR
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  nCR_IBUF_inst/O
                         net (fo=128, routed)         1.419     2.896    ST0/nCR_IBUF
    SLICE_X0Y102         LUT1 (Prop_lut1_I0_O)        0.124     3.020 f  ST0/FSM_onehot_currentStatus[3]_i_1/O
                         net (fo=255, routed)         6.389     9.409    CLK1/counter_reg[0]_0
    SLICE_X53Y99         FDCE                                         f  CLK1/counter_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nCR
                            (input port)
  Destination:            CLK1/counter_reg[31]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.409ns  (logic 1.602ns (17.021%)  route 7.808ns (82.979%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  nCR (IN)
                         net (fo=0)                   0.000     0.000    nCR
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  nCR_IBUF_inst/O
                         net (fo=128, routed)         1.419     2.896    ST0/nCR_IBUF
    SLICE_X0Y102         LUT1 (Prop_lut1_I0_O)        0.124     3.020 f  ST0/FSM_onehot_currentStatus[3]_i_1/O
                         net (fo=255, routed)         6.389     9.409    CLK1/counter_reg[0]_0
    SLICE_X53Y99         FDCE                                         f  CLK1/counter_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nCR
                            (input port)
  Destination:            CLK1/counter_reg[22]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.402ns  (logic 1.602ns (17.035%)  route 7.800ns (82.965%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  nCR (IN)
                         net (fo=0)                   0.000     0.000    nCR
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  nCR_IBUF_inst/O
                         net (fo=128, routed)         1.419     2.896    ST0/nCR_IBUF
    SLICE_X0Y102         LUT1 (Prop_lut1_I0_O)        0.124     3.020 f  ST0/FSM_onehot_currentStatus[3]_i_1/O
                         net (fo=255, routed)         6.381     9.402    CLK1/counter_reg[0]_0
    SLICE_X54Y97         FDCE                                         f  CLK1/counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nCR
                            (input port)
  Destination:            CLK1/counter_reg[26]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.271ns  (logic 1.602ns (17.276%)  route 7.669ns (82.724%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  nCR (IN)
                         net (fo=0)                   0.000     0.000    nCR
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  nCR_IBUF_inst/O
                         net (fo=128, routed)         1.419     2.896    ST0/nCR_IBUF
    SLICE_X0Y102         LUT1 (Prop_lut1_I0_O)        0.124     3.020 f  ST0/FSM_onehot_currentStatus[3]_i_1/O
                         net (fo=255, routed)         6.251     9.271    CLK1/counter_reg[0]_0
    SLICE_X53Y98         FDCE                                         f  CLK1/counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nCR
                            (input port)
  Destination:            CLK1/counter_reg[27]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.271ns  (logic 1.602ns (17.276%)  route 7.669ns (82.724%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  nCR (IN)
                         net (fo=0)                   0.000     0.000    nCR
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  nCR_IBUF_inst/O
                         net (fo=128, routed)         1.419     2.896    ST0/nCR_IBUF
    SLICE_X0Y102         LUT1 (Prop_lut1_I0_O)        0.124     3.020 f  ST0/FSM_onehot_currentStatus[3]_i_1/O
                         net (fo=255, routed)         6.251     9.271    CLK1/counter_reg[0]_0
    SLICE_X53Y98         FDCE                                         f  CLK1/counter_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nCR
                            (input port)
  Destination:            CLK1/counter_reg[28]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.271ns  (logic 1.602ns (17.276%)  route 7.669ns (82.724%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  nCR (IN)
                         net (fo=0)                   0.000     0.000    nCR
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  nCR_IBUF_inst/O
                         net (fo=128, routed)         1.419     2.896    ST0/nCR_IBUF
    SLICE_X0Y102         LUT1 (Prop_lut1_I0_O)        0.124     3.020 f  ST0/FSM_onehot_currentStatus[3]_i_1/O
                         net (fo=255, routed)         6.251     9.271    CLK1/counter_reg[0]_0
    SLICE_X53Y98         FDCE                                         f  CLK1/counter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nCR
                            (input port)
  Destination:            CLK1/CLK_Out_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.263ns  (logic 1.602ns (17.290%)  route 7.662ns (82.710%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  nCR (IN)
                         net (fo=0)                   0.000     0.000    nCR
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  nCR_IBUF_inst/O
                         net (fo=128, routed)         1.419     2.896    ST0/nCR_IBUF
    SLICE_X0Y102         LUT1 (Prop_lut1_I0_O)        0.124     3.020 f  ST0/FSM_onehot_currentStatus[3]_i_1/O
                         net (fo=255, routed)         6.243     9.263    CLK1/counter_reg[0]_0
    SLICE_X54Y96         FDCE                                         f  CLK1/CLK_Out_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nCR
                            (input port)
  Destination:            CLK1/counter_reg[18]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.263ns  (logic 1.602ns (17.290%)  route 7.662ns (82.710%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  nCR (IN)
                         net (fo=0)                   0.000     0.000    nCR
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  nCR_IBUF_inst/O
                         net (fo=128, routed)         1.419     2.896    ST0/nCR_IBUF
    SLICE_X0Y102         LUT1 (Prop_lut1_I0_O)        0.124     3.020 f  ST0/FSM_onehot_currentStatus[3]_i_1/O
                         net (fo=255, routed)         6.243     9.263    CLK1/counter_reg[0]_0
    SLICE_X54Y96         FDCE                                         f  CLK1/counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ST0/setShow_reg[12]/C
                            (rising edge-triggered cell FDPE)
  Destination:            ST0/nextTime_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.128ns (50.896%)  route 0.123ns (49.104%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDPE                         0.000     0.000 r  ST0/setShow_reg[12]/C
    SLICE_X9Y95          FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  ST0/setShow_reg[12]/Q
                         net (fo=3, routed)           0.123     0.251    ST0/Q[12]
    SLICE_X8Y96          FDPE                                         r  ST0/nextTime_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HF0/counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HF0/counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.186ns (69.837%)  route 0.080ns (30.163%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE                         0.000     0.000 r  HF0/counter_reg[5]/C
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  HF0/counter_reg[5]/Q
                         net (fo=5, routed)           0.080     0.221    HF0/counter[5]
    SLICE_X0Y92          LUT6 (Prop_lut6_I1_O)        0.045     0.266 r  HF0/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.266    HF0/counter[3]_i_1_n_0
    SLICE_X0Y92          FDRE                                         r  HF0/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ST0/setShow_reg[20]/C
                            (rising edge-triggered cell FDPE)
  Destination:            ST0/nextTime_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.770%)  route 0.126ns (47.230%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDPE                         0.000     0.000 r  ST0/setShow_reg[20]/C
    SLICE_X4Y103         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  ST0/setShow_reg[20]/Q
                         net (fo=3, routed)           0.126     0.267    ST0/Q[20]
    SLICE_X5Y104         FDPE                                         r  ST0/nextTime_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M0/FSM_onehot_currentStatus_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            M0/FSM_onehot_nextStatus_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.164ns (59.176%)  route 0.113ns (40.824%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDCE                         0.000     0.000 r  M0/FSM_onehot_currentStatus_reg[1]/C
    SLICE_X2Y85          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  M0/FSM_onehot_currentStatus_reg[1]/Q
                         net (fo=2, routed)           0.113     0.277    M0/FSM_onehot_currentStatus_reg_n_0_[1]
    SLICE_X1Y85          FDRE                                         r  M0/FSM_onehot_nextStatus_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AL0/counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AL0/counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.186ns (66.111%)  route 0.095ns (33.889%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE                         0.000     0.000 r  AL0/counter_reg[0]/C
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  AL0/counter_reg[0]/Q
                         net (fo=7, routed)           0.095     0.236    AL0/counter_reg[0]
    SLICE_X1Y65          LUT6 (Prop_lut6_I3_O)        0.045     0.281 r  AL0/counter[5]_i_1__1/O
                         net (fo=1, routed)           0.000     0.281    AL0/counter0__0[5]
    SLICE_X1Y65          FDPE                                         r  AL0/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TC0/next_time_reg[16]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            TC0/next_time_reg[16]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDCE                         0.000     0.000 r  TC0/next_time_reg[16]_C/C
    SLICE_X0Y103         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  TC0/next_time_reg[16]_C/Q
                         net (fo=2, routed)           0.098     0.239    TC0/next_time_reg[16]_C_n_0
    SLICE_X1Y103         LUT3 (Prop_lut3_I2_O)        0.045     0.284 r  TC0/next_time[16]_C_i_1/O
                         net (fo=3, routed)           0.000     0.284    TC0/next_time[16]
    SLICE_X1Y103         FDPE                                         r  TC0/next_time_reg[16]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TC0/next_time_reg[15]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            TC0/_Time_reg[15]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDPE                         0.000     0.000 r  TC0/next_time_reg[15]_P/C
    SLICE_X11Y100        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  TC0/next_time_reg[15]_P/Q
                         net (fo=2, routed)           0.098     0.239    TC0/next_time_reg[15]_P_n_0
    SLICE_X10Y100        LUT6 (Prop_lut6_I0_O)        0.045     0.284 r  TC0/_Time[15]_P_i_1/O
                         net (fo=1, routed)           0.000     0.284    TC0/p_3_in[15]
    SLICE_X10Y100        FDPE                                         r  TC0/_Time_reg[15]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TC0/next_time_reg[7]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            TC0/next_time_reg[7]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDCE                         0.000     0.000 r  TC0/next_time_reg[7]_C/C
    SLICE_X9Y87          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  TC0/next_time_reg[7]_C/Q
                         net (fo=2, routed)           0.099     0.240    TC0/next_time_reg[7]_C_n_0
    SLICE_X8Y87          LUT3 (Prop_lut3_I2_O)        0.045     0.285 r  TC0/next_time[7]_C_i_1/O
                         net (fo=2, routed)           0.000     0.285    TC0/next_time[7]
    SLICE_X8Y87          FDPE                                         r  TC0/next_time_reg[7]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M0/FSM_onehot_nextStatus_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            M0/FSM_onehot_currentStatus_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE                         0.000     0.000 r  M0/FSM_onehot_nextStatus_reg[1]/C
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  M0/FSM_onehot_nextStatus_reg[1]/Q
                         net (fo=1, routed)           0.153     0.294    M0/FSM_onehot_nextStatus_reg_n_0_[1]
    SLICE_X2Y85          FDCE                                         r  M0/FSM_onehot_currentStatus_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M0/FSM_onehot_nextStatus_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            M0/FSM_onehot_currentStatus_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.141ns (47.774%)  route 0.154ns (52.226%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE                         0.000     0.000 r  M0/FSM_onehot_nextStatus_reg[3]/C
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  M0/FSM_onehot_nextStatus_reg[3]/Q
                         net (fo=1, routed)           0.154     0.295    M0/FSM_onehot_nextStatus_reg_n_0_[3]
    SLICE_X2Y85          FDCE                                         r  M0/FSM_onehot_currentStatus_reg[3]/D
  -------------------------------------------------------------------    -------------------





