{"top":"global.DesignTop",
"namespaces":{
  "global":{
    "modules":{
      "DesignTop":{
        "type":["Record",{
          "out":["Array",16,"Bit"],
          "in":["Array",1,["Array",16,"BitIn"]]
        }],
        "instances":{
          "and_315_316_PE":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":3, "numdataports":2, "width":16},
            "configargs":{"alu_op":"and", "bit0_mode":"BYPASS", "bit0_value":false, "data0_mode":"BYPASS", "data0_value":0, "data1_mode":"BYPASS", "data1_value":0, "lut_value":0, "op_kind":"alu"}
          },
          "const5_":{
            "genref":"coreir.const",
            "genargs":{"width":16},
            "configargs":{"value":5}
          },
          "io16_out":{
            "genref":"cgralib.IO",
            "genargs":{"width":16},
            "configargs":{"mode":"o"}
          },
          "io16in_in_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":16},
            "configargs":{"mode":"i"}
          }
        },
        "connections":[
          ["and_315_316_PE.data.in.1","const5_.out"],
          ["and_315_316_PE.data.in.0","io16in_in_0.out"],
          ["and_315_316_PE.data.out","io16_out.in"]
        ]
      }
    }
  }
}
}