Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/nick/tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 96b3f6b641274473a15a015e794e7796 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot cascade_reg_behav xil_defaultlib.cascade_reg -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture beh of entity xil_defaultlib.cascade_reg
Built simulation snapshot cascade_reg_behav
