{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "top_block_fakernet_top_0_0",
    "cell_name": "fakernet/fakernet_top_0",
    "component_reference": "xilinx.com:module_ref:fakernet_top:1.0",
    "ip_revision": "1",
    "gen_directory": "../../../../../../samidare.gen/sources_1/bd/top_block/ip/top_block_fakernet_top_0_0",
    "parameters": {
      "component_parameters": {
        "compiletime": [ { "value": "1", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "dynamic_gen": [ { "value": "1", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "use_pmod_gps": [ { "value": "true", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "Component_Name": [ { "value": "top_block_fakernet_top_0_0", "resolve_type": "user", "usage": "all" } ]
      },
      "model_parameters": {
        "compiletime": [ { "value": "1", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "dynamic_gen": [ { "value": "1", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "use_pmod_gps": [ { "value": "true", "resolve_type": "generated", "format": "bool", "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "kintexuplus" } ],
        "BASE_BOARD_PART": [ { "value": "" } ],
        "BOARD_CONNECTIONS": [ { "value": "" } ],
        "DEVICE": [ { "value": "xcau15p" } ],
        "PACKAGE": [ { "value": "sbvb484" } ],
        "PREFHDL": [ { "value": "VERILOG" } ],
        "SILICON_REVISION": [ { "value": "" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "MIXED" } ],
        "SPEEDGRADE": [ { "value": "-1" } ],
        "STATIC_POWER": [ { "value": "" } ],
        "TEMPERATURE_GRADE": [ { "value": "I" } ],
        "USE_RDI_CUSTOMIZATION": [ { "value": "TRUE" } ],
        "USE_RDI_GENERATION": [ { "value": "TRUE" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Integrator" } ],
        "IPREVISION": [ { "value": "1" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "../../../../../../samidare.gen/sources_1/bd/top_block/ip/top_block_fakernet_top_0_0" } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "../../ipshared" } ],
        "SWVERSION": [ { "value": "2022.2" } ],
        "SYNTHESISFLOW": [ { "value": "OOC_HIERARCHICAL" } ]
      }
    },
    "boundary": {
      "ports": {
        "statedebug": [ { "direction": "out", "size_left": "19", "size_right": "0", "driver_value": "0" } ],
        "clk_in": [ { "direction": "in" } ],
        "clk25_in": [ { "direction": "in" } ],
        "eth_intb": [ { "direction": "in" } ],
        "mdio_i_debug": [ { "direction": "out", "driver_value": "0x0" } ],
        "mdio_o_debug": [ { "direction": "out", "driver_value": "0x0" } ],
        "eth_mdc": [ { "direction": "out", "driver_value": "0x0" } ],
        "eth_mdio_in": [ { "direction": "in" } ],
        "eth_mdio_out": [ { "direction": "out", "driver_value": "0x0" } ],
        "eth_rstn": [ { "direction": "out", "driver_value": "0x1" } ],
        "eth_txd": [ { "direction": "out", "size_left": "7", "size_right": "0", "driver_value": "0" } ],
        "eth_tx_en": [ { "direction": "out", "driver_value": "0x0" } ],
        "eth_tx_clk": [ { "direction": "in" } ],
        "eth_rxd": [ { "direction": "in", "size_left": "7", "size_right": "0" } ],
        "eth_rx_clk": [ { "direction": "in" } ],
        "eth_rx_dv": [ { "direction": "in" } ],
        "eth_rxerr": [ { "direction": "in" } ],
        "eth_col": [ { "direction": "in" } ],
        "eth_crs": [ { "direction": "in" } ],
        "eth_ref_clk": [ { "direction": "out" } ],
        "spi_sdi": [ { "direction": "in" } ],
        "spi_csn": [ { "direction": "inout", "driver_value": "0x1" } ],
        "spi_sdo": [ { "direction": "inout", "driver_value": "0x1" } ],
        "sw": [ { "direction": "in", "size_left": "3", "size_right": "0" } ],
        "btn": [ { "direction": "in", "size_left": "3", "size_right": "0" } ],
        "led": [ { "direction": "out", "size_left": "3", "size_right": "0" } ],
        "led_r": [ { "direction": "out", "size_left": "3", "size_right": "0" } ],
        "led_g": [ { "direction": "out", "size_left": "3", "size_right": "0" } ],
        "led_b": [ { "direction": "out", "size_left": "3", "size_right": "0" } ],
        "ja0": [ { "direction": "in" } ],
        "ja1": [ { "direction": "out" } ],
        "ja2": [ { "direction": "in" } ],
        "ja3": [ { "direction": "in" } ],
        "jd0": [ { "direction": "in" } ],
        "jd1": [ { "direction": "out" } ],
        "jd2": [ { "direction": "in" } ],
        "jd3": [ { "direction": "out" } ],
        "uart_rx": [ { "direction": "in" } ],
        "uart_tx": [ { "direction": "out" } ],
        "user_data_word": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "user_data_offset": [ { "direction": "in", "size_left": "9", "size_right": "0" } ],
        "user_data_write": [ { "direction": "in" } ],
        "user_data_commit_len": [ { "direction": "in", "size_left": "10", "size_right": "0" } ],
        "user_data_commit": [ { "direction": "in" } ],
        "user_data_free": [ { "direction": "out" } ],
        "user_data_reset": [ { "direction": "out" } ],
        "regacc_addr_o": [ { "direction": "out", "size_left": "24", "size_right": "0" } ],
        "regacc_data_rd_i": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "regacc_data_wr_o": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "regacc_write_o": [ { "direction": "out" } ],
        "regacc_read_o": [ { "direction": "out" } ],
        "regacc_done_i": [ { "direction": "in" } ]
      },
      "interfaces": {
        "eth_rstn": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "master",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_LOW", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "eth_rstn" } ]
          }
        },
        "user_data_reset": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "master",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_LOW", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "user_data_reset" } ]
          }
        },
        "eth_ref_clk": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "master",
          "parameters": {
            "FREQ_HZ": [ { "value": "100000000", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "top_block_fakernet_top_0_0_eth_ref_clk", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_BUSIF": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_RESET": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "eth_ref_clk" } ]
          }
        },
        "eth_rx_clk": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "FREQ_HZ": [ { "value": "100000000", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "top_block_gig_ethernet_pcs_pma_0_0_gmii_rx_clk", "value_src": "default_prop", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_BUSIF": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_RESET": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "eth_rx_clk" } ]
          }
        },
        "eth_tx_clk": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "FREQ_HZ": [ { "value": "100000000", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "top_block_gig_ethernet_pcs_pma_0_0_gmii_rx_clk", "value_src": "default_prop", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_BUSIF": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_RESET": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "eth_tx_clk" } ]
          }
        }
      }
    }
  }
}