Analysis & Synthesis report for baseClock
Fri Jun 02 23:21:13 2017
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |baseClock|lcd_tl:lcd|lcd_controller:c|state
 11. State Machine - |baseClock|Alarm:alm|audio_tl:audio|audio_controller:ac|audio_i2c_controller:i2c|state
 12. State Machine - |baseClock|ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac|audio_i2c_controller:i2c|state
 13. Registers Protected by Synthesis
 14. User-Specified and Inferred Latches
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Registers Packed Into Inferred Megafunctions
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac|audio_i2c_controller:i2c
 22. Source assignments for Alarm:alm|audio_tl:audio|audio_controller:ac|audio_i2c_controller:i2c
 23. Source assignments for lcd_tl:lcd|lcd_controller:c
 24. Source assignments for Alarm:alm|audio_tl:audio|sin_function:wave|altsyncram:rom_rtl_0|altsyncram_2gp1:auto_generated
 25. Source assignments for ChronometerDown:chronometerDown|audio_tl:audio|sin_function:wave|altsyncram:rom_rtl_0|altsyncram_2gp1:auto_generated
 26. Parameter Settings for User Entity Instance: Clock:clk|freqDivider:freqDiv
 27. Parameter Settings for User Entity Instance: Clock:clk|freqDivider:freqDiv2
 28. Parameter Settings for User Entity Instance: Clock:clk|debouncer:db0
 29. Parameter Settings for User Entity Instance: Clock:clk|debouncer:db1
 30. Parameter Settings for User Entity Instance: Clock:clk|debouncer:db3
 31. Parameter Settings for User Entity Instance: Chronometer:chronometer|freqDivider:freqDiv
 32. Parameter Settings for User Entity Instance: Chronometer:chronometer|freqDivider:freqDiv2
 33. Parameter Settings for User Entity Instance: Chronometer:chronometer|debouncer:db0
 34. Parameter Settings for User Entity Instance: Chronometer:chronometer|debouncer:db1
 35. Parameter Settings for User Entity Instance: ChronometerDown:chronometerDown|freqDivider:freqDiv
 36. Parameter Settings for User Entity Instance: ChronometerDown:chronometerDown|freqDivider:freqDiv2
 37. Parameter Settings for User Entity Instance: ChronometerDown:chronometerDown|freqDivider:freqDiv3
 38. Parameter Settings for User Entity Instance: ChronometerDown:chronometerDown|debouncer:db0
 39. Parameter Settings for User Entity Instance: ChronometerDown:chronometerDown|debouncer:db1
 40. Parameter Settings for User Entity Instance: ChronometerDown:chronometerDown|debouncer:db3
 41. Parameter Settings for User Entity Instance: ChronometerDown:chronometerDown|Set:setSecs
 42. Parameter Settings for User Entity Instance: ChronometerDown:chronometerDown|Set:setMins
 43. Parameter Settings for User Entity Instance: ChronometerDown:chronometerDown|Set:setHours
 44. Parameter Settings for User Entity Instance: ChronometerDown:chronometerDown|audio_tl:audio|clock_generator:clk
 45. Parameter Settings for User Entity Instance: ChronometerDown:chronometerDown|audio_tl:audio|clock_generator:clk|altpll:PLL
 46. Parameter Settings for User Entity Instance: ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac
 47. Parameter Settings for User Entity Instance: ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac|audio_i2c_controller:i2c
 48. Parameter Settings for User Entity Instance: ChronometerDown:chronometerDown|audio_tl:audio|audio_io:aio
 49. Parameter Settings for User Entity Instance: ChronometerDown:chronometerDown|audio_tl:audio|audio_io:aio|clock_generator:c
 50. Parameter Settings for User Entity Instance: ChronometerDown:chronometerDown|audio_tl:audio|audio_io:aio|clock_generator:c|altpll:PLL
 51. Parameter Settings for User Entity Instance: Alarm:alm|freqDivider:freqDiv
 52. Parameter Settings for User Entity Instance: Alarm:alm|freqDivider:freqDiv2
 53. Parameter Settings for User Entity Instance: Alarm:alm|freqDivider:freqDiv3
 54. Parameter Settings for User Entity Instance: Alarm:alm|debouncer:db0
 55. Parameter Settings for User Entity Instance: Alarm:alm|debouncer:db1
 56. Parameter Settings for User Entity Instance: Alarm:alm|debouncer:db3
 57. Parameter Settings for User Entity Instance: Alarm:alm|Set:almsetMin
 58. Parameter Settings for User Entity Instance: Alarm:alm|Set:almsetHour
 59. Parameter Settings for User Entity Instance: Alarm:alm|Clock:clkIn|freqDivider:freqDiv
 60. Parameter Settings for User Entity Instance: Alarm:alm|Clock:clkIn|freqDivider:freqDiv2
 61. Parameter Settings for User Entity Instance: Alarm:alm|Clock:clkIn|debouncer:db0
 62. Parameter Settings for User Entity Instance: Alarm:alm|Clock:clkIn|debouncer:db1
 63. Parameter Settings for User Entity Instance: Alarm:alm|Clock:clkIn|debouncer:db3
 64. Parameter Settings for User Entity Instance: Alarm:alm|audio_tl:audio|clock_generator:clk
 65. Parameter Settings for User Entity Instance: Alarm:alm|audio_tl:audio|clock_generator:clk|altpll:PLL
 66. Parameter Settings for User Entity Instance: Alarm:alm|audio_tl:audio|audio_controller:ac
 67. Parameter Settings for User Entity Instance: Alarm:alm|audio_tl:audio|audio_controller:ac|audio_i2c_controller:i2c
 68. Parameter Settings for User Entity Instance: Alarm:alm|audio_tl:audio|audio_io:aio
 69. Parameter Settings for User Entity Instance: Alarm:alm|audio_tl:audio|audio_io:aio|clock_generator:c
 70. Parameter Settings for User Entity Instance: Alarm:alm|audio_tl:audio|audio_io:aio|clock_generator:c|altpll:PLL
 71. Parameter Settings for User Entity Instance: lcd_tl:lcd|lcd_controller:c
 72. Parameter Settings for User Entity Instance: debouncer:db3
 73. Parameter Settings for User Entity Instance: freqDivider:freqDiv
 74. Parameter Settings for Inferred Entity Instance: Alarm:alm|audio_tl:audio|sin_function:wave|altsyncram:rom_rtl_0
 75. Parameter Settings for Inferred Entity Instance: ChronometerDown:chronometerDown|audio_tl:audio|sin_function:wave|altsyncram:rom_rtl_0
 76. Parameter Settings for Inferred Entity Instance: Chronometer:chronometer|Bin2BCD:bin2BCD|lpm_divide:Mod2
 77. Parameter Settings for Inferred Entity Instance: Chronometer:chronometer|Bin2BCD:bin2BCD2|lpm_divide:Mod2
 78. Parameter Settings for Inferred Entity Instance: Chronometer:chronometer|Bin2BCD:bin2BCD|lpm_divide:Div2
 79. Parameter Settings for Inferred Entity Instance: Chronometer:chronometer|Bin2BCD:bin2BCD2|lpm_divide:Div2
 80. Parameter Settings for Inferred Entity Instance: Chronometer:chronometer|Bin2BCD:bin2BCD|lpm_divide:Mod0
 81. Parameter Settings for Inferred Entity Instance: Chronometer:chronometer|Bin2BCD:bin2BCD2|lpm_divide:Mod0
 82. Parameter Settings for Inferred Entity Instance: ChronometerDown:chronometerDown|Bin2BCD:bin2BCD|lpm_divide:Mod0
 83. Parameter Settings for Inferred Entity Instance: Clock:clk|Bin2BCD:bin2BCD|lpm_divide:Mod0
 84. Parameter Settings for Inferred Entity Instance: Clock:clk|Bin2BCD:bin2BCD|lpm_divide:Div0
 85. Parameter Settings for Inferred Entity Instance: Chronometer:chronometer|Bin2BCD:bin2BCD|lpm_divide:Div0
 86. Parameter Settings for Inferred Entity Instance: Chronometer:chronometer|Bin2BCD:bin2BCD2|lpm_divide:Div0
 87. Parameter Settings for Inferred Entity Instance: ChronometerDown:chronometerDown|Bin2BCD:bin2BCD|lpm_divide:Div0
 88. Parameter Settings for Inferred Entity Instance: Chronometer:chronometer|Bin2BCD:bin2BCD|lpm_divide:Mod1
 89. Parameter Settings for Inferred Entity Instance: Chronometer:chronometer|Bin2BCD:bin2BCD2|lpm_divide:Mod1
 90. Parameter Settings for Inferred Entity Instance: ChronometerDown:chronometerDown|Bin2BCD:bin2BCD|lpm_divide:Mod1
 91. Parameter Settings for Inferred Entity Instance: Clock:clk|Bin2BCD:bin2BCD|lpm_divide:Mod1
 92. Parameter Settings for Inferred Entity Instance: Alarm:alm|Bin2BCD1:a_bin2BCD|lpm_divide:Mod0
 93. Parameter Settings for Inferred Entity Instance: ChronometerDown:chronometerDown|Bin2BCD:bin2BCD|lpm_divide:Div1
 94. Parameter Settings for Inferred Entity Instance: Chronometer:chronometer|Bin2BCD:bin2BCD|lpm_divide:Div1
 95. Parameter Settings for Inferred Entity Instance: Chronometer:chronometer|Bin2BCD:bin2BCD2|lpm_divide:Div1
 96. Parameter Settings for Inferred Entity Instance: Clock:clk|Bin2BCD:bin2BCD|lpm_divide:Div1
 97. Parameter Settings for Inferred Entity Instance: Alarm:alm|Bin2BCD1:a_bin2BCD|lpm_divide:Div0
 98. Parameter Settings for Inferred Entity Instance: Chronometer:chronometer|Bin2BCD1:bin2BCD3|lpm_divide:Mod0
 99. Parameter Settings for Inferred Entity Instance: ChronometerDown:chronometerDown|Bin2BCD:bin2BCD|lpm_divide:Mod2
100. Parameter Settings for Inferred Entity Instance: Clock:clk|Bin2BCD:bin2BCD|lpm_divide:Mod2
101. Parameter Settings for Inferred Entity Instance: Alarm:alm|Bin2BCD1:a_bin2BCD|lpm_divide:Mod1
102. Parameter Settings for Inferred Entity Instance: ChronometerDown:chronometerDown|Bin2BCD:bin2BCD|lpm_divide:Div2
103. Parameter Settings for Inferred Entity Instance: Chronometer:chronometer|Bin2BCD1:bin2BCD3|lpm_divide:Div0
104. Parameter Settings for Inferred Entity Instance: Clock:clk|Bin2BCD:bin2BCD|lpm_divide:Div2
105. Parameter Settings for Inferred Entity Instance: Alarm:alm|Bin2BCD1:a_bin2BCD|lpm_divide:Div1
106. Parameter Settings for Inferred Entity Instance: Alarm:alm|audio_tl:audio|sin_function:wave|lpm_mult:Mult0
107. Parameter Settings for Inferred Entity Instance: Alarm:alm|audio_tl:audio|sin_function:wave|lpm_mult:Mult1
108. Parameter Settings for Inferred Entity Instance: ChronometerDown:chronometerDown|audio_tl:audio|sin_function:wave|lpm_mult:Mult0
109. Parameter Settings for Inferred Entity Instance: ChronometerDown:chronometerDown|audio_tl:audio|sin_function:wave|lpm_mult:Mult1
110. altpll Parameter Settings by Entity Instance
111. altsyncram Parameter Settings by Entity Instance
112. lpm_mult Parameter Settings by Entity Instance
113. Port Connectivity Checks: "debouncer:db3"
114. Port Connectivity Checks: "lcd_tl:lcd|lcd_controller:c"
115. Port Connectivity Checks: "Alarm:alm|Clock:clkIn"
116. Port Connectivity Checks: "Alarm:alm|Set:almsetHour"
117. Port Connectivity Checks: "Alarm:alm|Set:almsetMin"
118. Port Connectivity Checks: "Alarm:alm|debouncer:db3"
119. Port Connectivity Checks: "Alarm:alm|debouncer:db1"
120. Port Connectivity Checks: "Alarm:alm|debouncer:db0"
121. Port Connectivity Checks: "Alarm:alm|Bin2BCD1:a_bin2BCD"
122. Port Connectivity Checks: "ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac"
123. Port Connectivity Checks: "ChronometerDown:chronometerDown|Set:setHours"
124. Port Connectivity Checks: "ChronometerDown:chronometerDown|Set:setMins"
125. Port Connectivity Checks: "ChronometerDown:chronometerDown|Set:setSecs"
126. Port Connectivity Checks: "ChronometerDown:chronometerDown|debouncer:db3"
127. Port Connectivity Checks: "ChronometerDown:chronometerDown|debouncer:db1"
128. Port Connectivity Checks: "ChronometerDown:chronometerDown|debouncer:db0"
129. Port Connectivity Checks: "ChronometerDown:chronometerDown|Bin2BCD:bin2BCD"
130. Port Connectivity Checks: "ChronometerDown:chronometerDown"
131. Port Connectivity Checks: "Chronometer:chronometer|debouncer:db1"
132. Port Connectivity Checks: "Chronometer:chronometer|debouncer:db0"
133. Port Connectivity Checks: "Chronometer:chronometer|Bin2BCD1:bin2BCD3"
134. Port Connectivity Checks: "Chronometer:chronometer|Bin2BCD:bin2BCD2"
135. Port Connectivity Checks: "Chronometer:chronometer|Bin2BCD:bin2BCD"
136. Port Connectivity Checks: "Chronometer:chronometer"
137. Port Connectivity Checks: "Clock:clk|debouncer:db3"
138. Port Connectivity Checks: "Clock:clk|debouncer:db1"
139. Port Connectivity Checks: "Clock:clk|debouncer:db0"
140. Port Connectivity Checks: "Clock:clk|Bin2BCD:bin2BCD"
141. Port Connectivity Checks: "Clock:clk"
142. Post-Synthesis Netlist Statistics for Top Partition
143. Elapsed Time Per Partition
144. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jun 02 23:21:13 2017       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; baseClock                                   ;
; Top-level Entity Name              ; baseClock                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 4,713                                       ;
;     Total combinational functions  ; 4,310                                       ;
;     Dedicated logic registers      ; 1,418                                       ;
; Total registers                    ; 1418                                        ;
; Total pins                         ; 98                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 16,384                                      ;
; Embedded Multiplier 9-bit elements ; 8                                           ;
; Total PLLs                         ; 4                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; baseClock          ; baseClock          ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.2%      ;
;     Processor 4            ;   0.2%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                       ;
+-------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                           ; Library ;
+-------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+---------+
; freqDivider.vhd                                 ; yes             ; User VHDL File                                        ; C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/freqDivider.vhd                                 ;         ;
; Bin7SegDecoder.vhd                              ; yes             ; User VHDL File                                        ; C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin7SegDecoder.vhd                              ;         ;
; Bin2BCD.vhd                                     ; yes             ; User VHDL File                                        ; C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd                                     ;         ;
; Clock.vhd                                       ; yes             ; User VHDL File                                        ; C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd                                       ;         ;
; debouncer.vhd                                   ; yes             ; User VHDL File                                        ; C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/debouncer.vhd                                   ;         ;
; Chronometer.vhd                                 ; yes             ; User VHDL File                                        ; C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd                                 ;         ;
; Bin2BCD1.vhd                                    ; yes             ; User VHDL File                                        ; C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD1.vhd                                    ;         ;
; Alarm.vhd                                       ; yes             ; User VHDL File                                        ; C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd                                       ;         ;
; Set.vhd                                         ; yes             ; User VHDL File                                        ; C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Set.vhd                                         ;         ;
; ChronometerDown.vhd                             ; yes             ; User VHDL File                                        ; C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd                             ;         ;
; audio/audio_controller.vhd                      ; yes             ; User VHDL File                                        ; C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/audio_controller.vhd                      ;         ;
; audio/clock_generator.vhd                       ; yes             ; User VHDL File                                        ; C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/clock_generator.vhd                       ;         ;
; audio/sin_function.vhd                          ; yes             ; User VHDL File                                        ; C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/sin_function.vhd                          ;         ;
; audio/audio_tl.vhd                              ; yes             ; User VHDL File                                        ; C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/audio_tl.vhd                              ;         ;
; baseClock.vhd                                   ; yes             ; User VHDL File                                        ; C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd                                   ;         ;
; lcd/lcd_tl.vhd                                  ; yes             ; User VHDL File                                        ; C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/lcd/lcd_tl.vhd                                  ;         ;
; lcd/lcd_controller.vhd                          ; yes             ; User VHDL File                                        ; C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/lcd/lcd_controller.vhd                          ;         ;
; altpll.tdf                                      ; yes             ; Megafunction                                          ; d:/programas/altera_lite/quartus/libraries/megafunctions/altpll.tdf                                                    ;         ;
; aglobal161.inc                                  ; yes             ; Megafunction                                          ; d:/programas/altera_lite/quartus/libraries/megafunctions/aglobal161.inc                                                ;         ;
; stratix_pll.inc                                 ; yes             ; Megafunction                                          ; d:/programas/altera_lite/quartus/libraries/megafunctions/stratix_pll.inc                                               ;         ;
; stratixii_pll.inc                               ; yes             ; Megafunction                                          ; d:/programas/altera_lite/quartus/libraries/megafunctions/stratixii_pll.inc                                             ;         ;
; cycloneii_pll.inc                               ; yes             ; Megafunction                                          ; d:/programas/altera_lite/quartus/libraries/megafunctions/cycloneii_pll.inc                                             ;         ;
; db/clock_auto_altpll.v                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/db/clock_auto_altpll.v                          ;         ;
; db/clock_auto_altpll1.v                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/db/clock_auto_altpll1.v                         ;         ;
; altsyncram.tdf                                  ; yes             ; Megafunction                                          ; d:/programas/altera_lite/quartus/libraries/megafunctions/altsyncram.tdf                                                ;         ;
; stratix_ram_block.inc                           ; yes             ; Megafunction                                          ; d:/programas/altera_lite/quartus/libraries/megafunctions/stratix_ram_block.inc                                         ;         ;
; lpm_mux.inc                                     ; yes             ; Megafunction                                          ; d:/programas/altera_lite/quartus/libraries/megafunctions/lpm_mux.inc                                                   ;         ;
; lpm_decode.inc                                  ; yes             ; Megafunction                                          ; d:/programas/altera_lite/quartus/libraries/megafunctions/lpm_decode.inc                                                ;         ;
; a_rdenreg.inc                                   ; yes             ; Megafunction                                          ; d:/programas/altera_lite/quartus/libraries/megafunctions/a_rdenreg.inc                                                 ;         ;
; altrom.inc                                      ; yes             ; Megafunction                                          ; d:/programas/altera_lite/quartus/libraries/megafunctions/altrom.inc                                                    ;         ;
; altram.inc                                      ; yes             ; Megafunction                                          ; d:/programas/altera_lite/quartus/libraries/megafunctions/altram.inc                                                    ;         ;
; altdpram.inc                                    ; yes             ; Megafunction                                          ; d:/programas/altera_lite/quartus/libraries/megafunctions/altdpram.inc                                                  ;         ;
; db/altsyncram_2gp1.tdf                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/db/altsyncram_2gp1.tdf                          ;         ;
; db/baseclock.ram0_sin_function_a757bb03.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/db/baseclock.ram0_sin_function_a757bb03.hdl.mif ;         ;
; lpm_divide.tdf                                  ; yes             ; Megafunction                                          ; d:/programas/altera_lite/quartus/libraries/megafunctions/lpm_divide.tdf                                                ;         ;
; abs_divider.inc                                 ; yes             ; Megafunction                                          ; d:/programas/altera_lite/quartus/libraries/megafunctions/abs_divider.inc                                               ;         ;
; sign_div_unsign.inc                             ; yes             ; Megafunction                                          ; d:/programas/altera_lite/quartus/libraries/megafunctions/sign_div_unsign.inc                                           ;         ;
; db/lpm_divide_q9m.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/db/lpm_divide_q9m.tdf                           ;         ;
; db/sign_div_unsign_fkh.tdf                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/db/sign_div_unsign_fkh.tdf                      ;         ;
; db/alt_u_div_i4f.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/db/alt_u_div_i4f.tdf                            ;         ;
; db/add_sub_7pc.tdf                              ; yes             ; Auto-Generated Megafunction                           ; C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/db/add_sub_7pc.tdf                              ;         ;
; db/add_sub_8pc.tdf                              ; yes             ; Auto-Generated Megafunction                           ; C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/db/add_sub_8pc.tdf                              ;         ;
; db/lpm_divide_jhm.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/db/lpm_divide_jhm.tdf                           ;         ;
; db/sign_div_unsign_bkh.tdf                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/db/sign_div_unsign_bkh.tdf                      ;         ;
; db/alt_u_div_a4f.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/db/alt_u_div_a4f.tdf                            ;         ;
; lpm_mult.tdf                                    ; yes             ; Megafunction                                          ; d:/programas/altera_lite/quartus/libraries/megafunctions/lpm_mult.tdf                                                  ;         ;
; lpm_add_sub.inc                                 ; yes             ; Megafunction                                          ; d:/programas/altera_lite/quartus/libraries/megafunctions/lpm_add_sub.inc                                               ;         ;
; multcore.inc                                    ; yes             ; Megafunction                                          ; d:/programas/altera_lite/quartus/libraries/megafunctions/multcore.inc                                                  ;         ;
; bypassff.inc                                    ; yes             ; Megafunction                                          ; d:/programas/altera_lite/quartus/libraries/megafunctions/bypassff.inc                                                  ;         ;
; altshift.inc                                    ; yes             ; Megafunction                                          ; d:/programas/altera_lite/quartus/libraries/megafunctions/altshift.inc                                                  ;         ;
; db/mult_06t.tdf                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/db/mult_06t.tdf                                 ;         ;
+-------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                             ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                     ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 4,713                                                                                                     ;
;                                             ;                                                                                                           ;
; Total combinational functions               ; 4310                                                                                                      ;
; Logic element usage by number of LUT inputs ;                                                                                                           ;
;     -- 4 input functions                    ; 1539                                                                                                      ;
;     -- 3 input functions                    ; 1064                                                                                                      ;
;     -- <=2 input functions                  ; 1707                                                                                                      ;
;                                             ;                                                                                                           ;
; Logic elements by mode                      ;                                                                                                           ;
;     -- normal mode                          ; 3083                                                                                                      ;
;     -- arithmetic mode                      ; 1227                                                                                                      ;
;                                             ;                                                                                                           ;
; Total registers                             ; 1418                                                                                                      ;
;     -- Dedicated logic registers            ; 1418                                                                                                      ;
;     -- I/O registers                        ; 0                                                                                                         ;
;                                             ;                                                                                                           ;
; I/O pins                                    ; 98                                                                                                        ;
; Total memory bits                           ; 16384                                                                                                     ;
;                                             ;                                                                                                           ;
; Embedded Multiplier 9-bit elements          ; 8                                                                                                         ;
;                                             ;                                                                                                           ;
; Total PLLs                                  ; 4                                                                                                         ;
;     -- PLLs                                 ; 4                                                                                                         ;
;                                             ;                                                                                                           ;
; Maximum fan-out node                        ; Alarm:alm|audio_tl:audio|clock_generator:clk|altpll:PLL|clock_auto_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 425                                                                                                       ;
; Total fan-out                               ; 17329                                                                                                     ;
; Average fan-out                             ; 2.90                                                                                                      ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                            ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                        ; Entity Name          ; Library Name ;
+-------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |baseClock                                            ; 4310 (113)          ; 1418 (2)                  ; 16384       ; 8            ; 0       ; 4         ; 98   ; 0            ; |baseClock                                                                                                                                                 ; baseClock            ; work         ;
;    |Alarm:alm|                                        ; 957 (74)            ; 577 (4)                   ; 8192        ; 4            ; 0       ; 2         ; 0    ; 0            ; |baseClock|Alarm:alm                                                                                                                                       ; Alarm                ; work         ;
;       |Bin2BCD1:a_bin2BCD|                            ; 77 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Alarm:alm|Bin2BCD1:a_bin2BCD                                                                                                                    ; Bin2BCD1             ; work         ;
;          |lpm_divide:Mod0|                            ; 48 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Alarm:alm|Bin2BCD1:a_bin2BCD|lpm_divide:Mod0                                                                                                    ; lpm_divide           ; work         ;
;             |lpm_divide_q9m:auto_generated|           ; 48 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Alarm:alm|Bin2BCD1:a_bin2BCD|lpm_divide:Mod0|lpm_divide_q9m:auto_generated                                                                      ; lpm_divide_q9m       ; work         ;
;                |sign_div_unsign_fkh:divider|          ; 48 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Alarm:alm|Bin2BCD1:a_bin2BCD|lpm_divide:Mod0|lpm_divide_q9m:auto_generated|sign_div_unsign_fkh:divider                                          ; sign_div_unsign_fkh  ; work         ;
;                   |alt_u_div_i4f:divider|             ; 48 (48)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Alarm:alm|Bin2BCD1:a_bin2BCD|lpm_divide:Mod0|lpm_divide_q9m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider                    ; alt_u_div_i4f        ; work         ;
;          |lpm_divide:Mod1|                            ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Alarm:alm|Bin2BCD1:a_bin2BCD|lpm_divide:Mod1                                                                                                    ; lpm_divide           ; work         ;
;             |lpm_divide_q9m:auto_generated|           ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Alarm:alm|Bin2BCD1:a_bin2BCD|lpm_divide:Mod1|lpm_divide_q9m:auto_generated                                                                      ; lpm_divide_q9m       ; work         ;
;                |sign_div_unsign_fkh:divider|          ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Alarm:alm|Bin2BCD1:a_bin2BCD|lpm_divide:Mod1|lpm_divide_q9m:auto_generated|sign_div_unsign_fkh:divider                                          ; sign_div_unsign_fkh  ; work         ;
;                   |alt_u_div_i4f:divider|             ; 29 (29)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Alarm:alm|Bin2BCD1:a_bin2BCD|lpm_divide:Mod1|lpm_divide_q9m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider                    ; alt_u_div_i4f        ; work         ;
;       |Bin7SegDecoder:a_b7segH1|                      ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Alarm:alm|Bin7SegDecoder:a_b7segH1                                                                                                              ; Bin7SegDecoder       ; work         ;
;       |Bin7SegDecoder:a_b7segH2|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Alarm:alm|Bin7SegDecoder:a_b7segH2                                                                                                              ; Bin7SegDecoder       ; work         ;
;       |Bin7SegDecoder:a_b7segL1|                      ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Alarm:alm|Bin7SegDecoder:a_b7segL1                                                                                                              ; Bin7SegDecoder       ; work         ;
;       |Bin7SegDecoder:a_b7segL2|                      ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Alarm:alm|Bin7SegDecoder:a_b7segL2                                                                                                              ; Bin7SegDecoder       ; work         ;
;       |Clock:clkIn|                                   ; 86 (44)             ; 43 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Alarm:alm|Clock:clkIn                                                                                                                           ; Clock                ; work         ;
;          |freqDivider:freqDiv|                        ; 42 (42)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Alarm:alm|Clock:clkIn|freqDivider:freqDiv                                                                                                       ; freqDivider          ; work         ;
;       |Set:almsetHour|                                ; 141 (141)           ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Alarm:alm|Set:almsetHour                                                                                                                        ; Set                  ; work         ;
;       |Set:almsetMin|                                 ; 143 (143)           ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Alarm:alm|Set:almsetMin                                                                                                                         ; Set                  ; work         ;
;       |audio_tl:audio|                                ; 295 (50)            ; 408 (50)                  ; 8192        ; 4            ; 0       ; 2         ; 0    ; 0            ; |baseClock|Alarm:alm|audio_tl:audio                                                                                                                        ; audio_tl             ; work         ;
;          |audio_controller:ac|                        ; 136 (66)            ; 82 (36)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Alarm:alm|audio_tl:audio|audio_controller:ac                                                                                                    ; audio_controller     ; work         ;
;             |audio_i2c_controller:i2c|                ; 70 (70)             ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Alarm:alm|audio_tl:audio|audio_controller:ac|audio_i2c_controller:i2c                                                                           ; audio_i2c_controller ; work         ;
;          |audio_io:aio|                               ; 47 (47)             ; 108 (108)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Alarm:alm|audio_tl:audio|audio_io:aio                                                                                                           ; audio_io             ; work         ;
;             |clock_generator:c|                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Alarm:alm|audio_tl:audio|audio_io:aio|clock_generator:c                                                                                         ; clock_generator      ; work         ;
;                |altpll:PLL|                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Alarm:alm|audio_tl:audio|audio_io:aio|clock_generator:c|altpll:PLL                                                                              ; altpll               ; work         ;
;                   |clock_auto_altpll1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Alarm:alm|audio_tl:audio|audio_io:aio|clock_generator:c|altpll:PLL|clock_auto_altpll1:auto_generated                                            ; clock_auto_altpll1   ; work         ;
;          |clock_generator:clk|                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Alarm:alm|audio_tl:audio|clock_generator:clk                                                                                                    ; clock_generator      ; work         ;
;             |altpll:PLL|                              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Alarm:alm|audio_tl:audio|clock_generator:clk|altpll:PLL                                                                                         ; altpll               ; work         ;
;                |clock_auto_altpll:auto_generated|     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Alarm:alm|audio_tl:audio|clock_generator:clk|altpll:PLL|clock_auto_altpll:auto_generated                                                        ; clock_auto_altpll    ; work         ;
;          |sin_function:wave|                          ; 62 (62)             ; 168 (168)                 ; 8192        ; 4            ; 0       ; 2         ; 0    ; 0            ; |baseClock|Alarm:alm|audio_tl:audio|sin_function:wave                                                                                                      ; sin_function         ; work         ;
;             |altsyncram:rom_rtl_0|                    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Alarm:alm|audio_tl:audio|sin_function:wave|altsyncram:rom_rtl_0                                                                                 ; altsyncram           ; work         ;
;                |altsyncram_2gp1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Alarm:alm|audio_tl:audio|sin_function:wave|altsyncram:rom_rtl_0|altsyncram_2gp1:auto_generated                                                  ; altsyncram_2gp1      ; work         ;
;             |lpm_mult:Mult0|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |baseClock|Alarm:alm|audio_tl:audio|sin_function:wave|lpm_mult:Mult0                                                                                       ; lpm_mult             ; work         ;
;                |mult_06t:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |baseClock|Alarm:alm|audio_tl:audio|sin_function:wave|lpm_mult:Mult0|mult_06t:auto_generated                                                               ; mult_06t             ; work         ;
;             |lpm_mult:Mult1|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |baseClock|Alarm:alm|audio_tl:audio|sin_function:wave|lpm_mult:Mult1                                                                                       ; lpm_mult             ; work         ;
;                |mult_06t:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |baseClock|Alarm:alm|audio_tl:audio|sin_function:wave|lpm_mult:Mult1|mult_06t:auto_generated                                                               ; mult_06t             ; work         ;
;       |debouncer:db0|                                 ; 1 (1)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Alarm:alm|debouncer:db0                                                                                                                         ; debouncer            ; work         ;
;       |debouncer:db1|                                 ; 1 (1)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Alarm:alm|debouncer:db1                                                                                                                         ; debouncer            ; work         ;
;       |debouncer:db3|                                 ; 1 (1)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Alarm:alm|debouncer:db3                                                                                                                         ; debouncer            ; work         ;
;       |freqDivider:freqDiv2|                          ; 41 (41)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Alarm:alm|freqDivider:freqDiv2                                                                                                                  ; freqDivider          ; work         ;
;       |freqDivider:freqDiv3|                          ; 51 (51)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Alarm:alm|freqDivider:freqDiv3                                                                                                                  ; freqDivider          ; work         ;
;       |freqDivider:freqDiv|                           ; 12 (12)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Alarm:alm|freqDivider:freqDiv                                                                                                                   ; freqDivider          ; work         ;
;    |Chronometer:chronometer|                          ; 1151 (382)          ; 114 (85)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Chronometer:chronometer                                                                                                                         ; Chronometer          ; work         ;
;       |Bin2BCD1:bin2BCD3|                             ; 108 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Chronometer:chronometer|Bin2BCD1:bin2BCD3                                                                                                       ; Bin2BCD1             ; work         ;
;          |lpm_divide:Div0|                            ; 44 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Chronometer:chronometer|Bin2BCD1:bin2BCD3|lpm_divide:Div0                                                                                       ; lpm_divide           ; work         ;
;             |lpm_divide_jhm:auto_generated|           ; 44 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Chronometer:chronometer|Bin2BCD1:bin2BCD3|lpm_divide:Div0|lpm_divide_jhm:auto_generated                                                         ; lpm_divide_jhm       ; work         ;
;                |sign_div_unsign_bkh:divider|          ; 44 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Chronometer:chronometer|Bin2BCD1:bin2BCD3|lpm_divide:Div0|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider                             ; sign_div_unsign_bkh  ; work         ;
;                   |alt_u_div_a4f:divider|             ; 44 (44)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Chronometer:chronometer|Bin2BCD1:bin2BCD3|lpm_divide:Div0|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider       ; alt_u_div_a4f        ; work         ;
;          |lpm_divide:Mod0|                            ; 64 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Chronometer:chronometer|Bin2BCD1:bin2BCD3|lpm_divide:Mod0                                                                                       ; lpm_divide           ; work         ;
;             |lpm_divide_q9m:auto_generated|           ; 64 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Chronometer:chronometer|Bin2BCD1:bin2BCD3|lpm_divide:Mod0|lpm_divide_q9m:auto_generated                                                         ; lpm_divide_q9m       ; work         ;
;                |sign_div_unsign_fkh:divider|          ; 64 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Chronometer:chronometer|Bin2BCD1:bin2BCD3|lpm_divide:Mod0|lpm_divide_q9m:auto_generated|sign_div_unsign_fkh:divider                             ; sign_div_unsign_fkh  ; work         ;
;                   |alt_u_div_i4f:divider|             ; 64 (64)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Chronometer:chronometer|Bin2BCD1:bin2BCD3|lpm_divide:Mod0|lpm_divide_q9m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider       ; alt_u_div_i4f        ; work         ;
;       |Bin2BCD:bin2BCD2|                              ; 266 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Chronometer:chronometer|Bin2BCD:bin2BCD2                                                                                                        ; Bin2BCD              ; work         ;
;          |lpm_divide:Div0|                            ; 31 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Chronometer:chronometer|Bin2BCD:bin2BCD2|lpm_divide:Div0                                                                                        ; lpm_divide           ; work         ;
;             |lpm_divide_jhm:auto_generated|           ; 31 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Chronometer:chronometer|Bin2BCD:bin2BCD2|lpm_divide:Div0|lpm_divide_jhm:auto_generated                                                          ; lpm_divide_jhm       ; work         ;
;                |sign_div_unsign_bkh:divider|          ; 31 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Chronometer:chronometer|Bin2BCD:bin2BCD2|lpm_divide:Div0|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider                              ; sign_div_unsign_bkh  ; work         ;
;                   |alt_u_div_a4f:divider|             ; 31 (31)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Chronometer:chronometer|Bin2BCD:bin2BCD2|lpm_divide:Div0|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider        ; alt_u_div_a4f        ; work         ;
;          |lpm_divide:Div1|                            ; 31 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Chronometer:chronometer|Bin2BCD:bin2BCD2|lpm_divide:Div1                                                                                        ; lpm_divide           ; work         ;
;             |lpm_divide_jhm:auto_generated|           ; 31 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Chronometer:chronometer|Bin2BCD:bin2BCD2|lpm_divide:Div1|lpm_divide_jhm:auto_generated                                                          ; lpm_divide_jhm       ; work         ;
;                |sign_div_unsign_bkh:divider|          ; 31 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Chronometer:chronometer|Bin2BCD:bin2BCD2|lpm_divide:Div1|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider                              ; sign_div_unsign_bkh  ; work         ;
;                   |alt_u_div_a4f:divider|             ; 31 (31)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Chronometer:chronometer|Bin2BCD:bin2BCD2|lpm_divide:Div1|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider        ; alt_u_div_a4f        ; work         ;
;          |lpm_divide:Div2|                            ; 44 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Chronometer:chronometer|Bin2BCD:bin2BCD2|lpm_divide:Div2                                                                                        ; lpm_divide           ; work         ;
;             |lpm_divide_jhm:auto_generated|           ; 44 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Chronometer:chronometer|Bin2BCD:bin2BCD2|lpm_divide:Div2|lpm_divide_jhm:auto_generated                                                          ; lpm_divide_jhm       ; work         ;
;                |sign_div_unsign_bkh:divider|          ; 44 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Chronometer:chronometer|Bin2BCD:bin2BCD2|lpm_divide:Div2|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider                              ; sign_div_unsign_bkh  ; work         ;
;                   |alt_u_div_a4f:divider|             ; 44 (44)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Chronometer:chronometer|Bin2BCD:bin2BCD2|lpm_divide:Div2|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider        ; alt_u_div_a4f        ; work         ;
;          |lpm_divide:Mod0|                            ; 48 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Chronometer:chronometer|Bin2BCD:bin2BCD2|lpm_divide:Mod0                                                                                        ; lpm_divide           ; work         ;
;             |lpm_divide_q9m:auto_generated|           ; 48 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Chronometer:chronometer|Bin2BCD:bin2BCD2|lpm_divide:Mod0|lpm_divide_q9m:auto_generated                                                          ; lpm_divide_q9m       ; work         ;
;                |sign_div_unsign_fkh:divider|          ; 48 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Chronometer:chronometer|Bin2BCD:bin2BCD2|lpm_divide:Mod0|lpm_divide_q9m:auto_generated|sign_div_unsign_fkh:divider                              ; sign_div_unsign_fkh  ; work         ;
;                   |alt_u_div_i4f:divider|             ; 48 (48)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Chronometer:chronometer|Bin2BCD:bin2BCD2|lpm_divide:Mod0|lpm_divide_q9m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider        ; alt_u_div_i4f        ; work         ;
;          |lpm_divide:Mod1|                            ; 48 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Chronometer:chronometer|Bin2BCD:bin2BCD2|lpm_divide:Mod1                                                                                        ; lpm_divide           ; work         ;
;             |lpm_divide_q9m:auto_generated|           ; 48 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Chronometer:chronometer|Bin2BCD:bin2BCD2|lpm_divide:Mod1|lpm_divide_q9m:auto_generated                                                          ; lpm_divide_q9m       ; work         ;
;                |sign_div_unsign_fkh:divider|          ; 48 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Chronometer:chronometer|Bin2BCD:bin2BCD2|lpm_divide:Mod1|lpm_divide_q9m:auto_generated|sign_div_unsign_fkh:divider                              ; sign_div_unsign_fkh  ; work         ;
;                   |alt_u_div_i4f:divider|             ; 48 (48)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Chronometer:chronometer|Bin2BCD:bin2BCD2|lpm_divide:Mod1|lpm_divide_q9m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider        ; alt_u_div_i4f        ; work         ;
;          |lpm_divide:Mod2|                            ; 64 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Chronometer:chronometer|Bin2BCD:bin2BCD2|lpm_divide:Mod2                                                                                        ; lpm_divide           ; work         ;
;             |lpm_divide_q9m:auto_generated|           ; 64 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Chronometer:chronometer|Bin2BCD:bin2BCD2|lpm_divide:Mod2|lpm_divide_q9m:auto_generated                                                          ; lpm_divide_q9m       ; work         ;
;                |sign_div_unsign_fkh:divider|          ; 64 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Chronometer:chronometer|Bin2BCD:bin2BCD2|lpm_divide:Mod2|lpm_divide_q9m:auto_generated|sign_div_unsign_fkh:divider                              ; sign_div_unsign_fkh  ; work         ;
;                   |alt_u_div_i4f:divider|             ; 64 (64)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Chronometer:chronometer|Bin2BCD:bin2BCD2|lpm_divide:Mod2|lpm_divide_q9m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider        ; alt_u_div_i4f        ; work         ;
;       |Bin2BCD:bin2BCD|                               ; 204 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Chronometer:chronometer|Bin2BCD:bin2BCD                                                                                                         ; Bin2BCD              ; work         ;
;          |lpm_divide:Div2|                            ; 44 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Chronometer:chronometer|Bin2BCD:bin2BCD|lpm_divide:Div2                                                                                         ; lpm_divide           ; work         ;
;             |lpm_divide_jhm:auto_generated|           ; 44 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Chronometer:chronometer|Bin2BCD:bin2BCD|lpm_divide:Div2|lpm_divide_jhm:auto_generated                                                           ; lpm_divide_jhm       ; work         ;
;                |sign_div_unsign_bkh:divider|          ; 44 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Chronometer:chronometer|Bin2BCD:bin2BCD|lpm_divide:Div2|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider                               ; sign_div_unsign_bkh  ; work         ;
;                   |alt_u_div_a4f:divider|             ; 44 (44)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Chronometer:chronometer|Bin2BCD:bin2BCD|lpm_divide:Div2|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider         ; alt_u_div_a4f        ; work         ;
;          |lpm_divide:Mod0|                            ; 48 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Chronometer:chronometer|Bin2BCD:bin2BCD|lpm_divide:Mod0                                                                                         ; lpm_divide           ; work         ;
;             |lpm_divide_q9m:auto_generated|           ; 48 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Chronometer:chronometer|Bin2BCD:bin2BCD|lpm_divide:Mod0|lpm_divide_q9m:auto_generated                                                           ; lpm_divide_q9m       ; work         ;
;                |sign_div_unsign_fkh:divider|          ; 48 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Chronometer:chronometer|Bin2BCD:bin2BCD|lpm_divide:Mod0|lpm_divide_q9m:auto_generated|sign_div_unsign_fkh:divider                               ; sign_div_unsign_fkh  ; work         ;
;                   |alt_u_div_i4f:divider|             ; 48 (48)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Chronometer:chronometer|Bin2BCD:bin2BCD|lpm_divide:Mod0|lpm_divide_q9m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider         ; alt_u_div_i4f        ; work         ;
;          |lpm_divide:Mod1|                            ; 48 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Chronometer:chronometer|Bin2BCD:bin2BCD|lpm_divide:Mod1                                                                                         ; lpm_divide           ; work         ;
;             |lpm_divide_q9m:auto_generated|           ; 48 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Chronometer:chronometer|Bin2BCD:bin2BCD|lpm_divide:Mod1|lpm_divide_q9m:auto_generated                                                           ; lpm_divide_q9m       ; work         ;
;                |sign_div_unsign_fkh:divider|          ; 48 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Chronometer:chronometer|Bin2BCD:bin2BCD|lpm_divide:Mod1|lpm_divide_q9m:auto_generated|sign_div_unsign_fkh:divider                               ; sign_div_unsign_fkh  ; work         ;
;                   |alt_u_div_i4f:divider|             ; 48 (48)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Chronometer:chronometer|Bin2BCD:bin2BCD|lpm_divide:Mod1|lpm_divide_q9m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider         ; alt_u_div_i4f        ; work         ;
;          |lpm_divide:Mod2|                            ; 64 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Chronometer:chronometer|Bin2BCD:bin2BCD|lpm_divide:Mod2                                                                                         ; lpm_divide           ; work         ;
;             |lpm_divide_q9m:auto_generated|           ; 64 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Chronometer:chronometer|Bin2BCD:bin2BCD|lpm_divide:Mod2|lpm_divide_q9m:auto_generated                                                           ; lpm_divide_q9m       ; work         ;
;                |sign_div_unsign_fkh:divider|          ; 64 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Chronometer:chronometer|Bin2BCD:bin2BCD|lpm_divide:Mod2|lpm_divide_q9m:auto_generated|sign_div_unsign_fkh:divider                               ; sign_div_unsign_fkh  ; work         ;
;                   |alt_u_div_i4f:divider|             ; 64 (64)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Chronometer:chronometer|Bin2BCD:bin2BCD|lpm_divide:Mod2|lpm_divide_q9m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider         ; alt_u_div_i4f        ; work         ;
;       |Bin7SegDecoder:b7segH1|                        ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Chronometer:chronometer|Bin7SegDecoder:b7segH1                                                                                                  ; Bin7SegDecoder       ; work         ;
;       |Bin7SegDecoder:b7segH2|                        ; 23 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Chronometer:chronometer|Bin7SegDecoder:b7segH2                                                                                                  ; Bin7SegDecoder       ; work         ;
;       |Bin7SegDecoder:b7segH3|                        ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Chronometer:chronometer|Bin7SegDecoder:b7segH3                                                                                                  ; Bin7SegDecoder       ; work         ;
;       |Bin7SegDecoder:b7segH4|                        ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Chronometer:chronometer|Bin7SegDecoder:b7segH4                                                                                                  ; Bin7SegDecoder       ; work         ;
;       |Bin7SegDecoder:b7segH5|                        ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Chronometer:chronometer|Bin7SegDecoder:b7segH5                                                                                                  ; Bin7SegDecoder       ; work         ;
;       |Bin7SegDecoder:b7segH6|                        ; 41 (41)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Chronometer:chronometer|Bin7SegDecoder:b7segH6                                                                                                  ; Bin7SegDecoder       ; work         ;
;       |Bin7SegDecoder:b7segH|                         ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Chronometer:chronometer|Bin7SegDecoder:b7segH                                                                                                   ; Bin7SegDecoder       ; work         ;
;       |Bin7SegDecoder:b7segL1|                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Chronometer:chronometer|Bin7SegDecoder:b7segL1                                                                                                  ; Bin7SegDecoder       ; work         ;
;       |Bin7SegDecoder:b7segL2|                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Chronometer:chronometer|Bin7SegDecoder:b7segL2                                                                                                  ; Bin7SegDecoder       ; work         ;
;       |Bin7SegDecoder:b7segL3|                        ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Chronometer:chronometer|Bin7SegDecoder:b7segL3                                                                                                  ; Bin7SegDecoder       ; work         ;
;       |Bin7SegDecoder:b7segL4|                        ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Chronometer:chronometer|Bin7SegDecoder:b7segL4                                                                                                  ; Bin7SegDecoder       ; work         ;
;       |Bin7SegDecoder:b7segL5|                        ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Chronometer:chronometer|Bin7SegDecoder:b7segL5                                                                                                  ; Bin7SegDecoder       ; work         ;
;       |Bin7SegDecoder:b7segL6|                        ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Chronometer:chronometer|Bin7SegDecoder:b7segL6                                                                                                  ; Bin7SegDecoder       ; work         ;
;       |Bin7SegDecoder:b7segL|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Chronometer:chronometer|Bin7SegDecoder:b7segL                                                                                                   ; Bin7SegDecoder       ; work         ;
;       |debouncer:db0|                                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Chronometer:chronometer|debouncer:db0                                                                                                           ; debouncer            ; work         ;
;       |freqDivider:freqDiv2|                          ; 50 (50)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Chronometer:chronometer|freqDivider:freqDiv2                                                                                                    ; freqDivider          ; work         ;
;       |freqDivider:freqDiv|                           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Chronometer:chronometer|freqDivider:freqDiv                                                                                                     ; freqDivider          ; work         ;
;    |ChronometerDown:chronometerDown|                  ; 1168 (156)          ; 530 (23)                  ; 8192        ; 4            ; 0       ; 2         ; 0    ; 0            ; |baseClock|ChronometerDown:chronometerDown                                                                                                                 ; ChronometerDown      ; work         ;
;       |Bin2BCD:bin2BCD|                               ; 204 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|ChronometerDown:chronometerDown|Bin2BCD:bin2BCD                                                                                                 ; Bin2BCD              ; work         ;
;          |lpm_divide:Div2|                            ; 44 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|ChronometerDown:chronometerDown|Bin2BCD:bin2BCD|lpm_divide:Div2                                                                                 ; lpm_divide           ; work         ;
;             |lpm_divide_jhm:auto_generated|           ; 44 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|ChronometerDown:chronometerDown|Bin2BCD:bin2BCD|lpm_divide:Div2|lpm_divide_jhm:auto_generated                                                   ; lpm_divide_jhm       ; work         ;
;                |sign_div_unsign_bkh:divider|          ; 44 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|ChronometerDown:chronometerDown|Bin2BCD:bin2BCD|lpm_divide:Div2|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider                       ; sign_div_unsign_bkh  ; work         ;
;                   |alt_u_div_a4f:divider|             ; 44 (44)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|ChronometerDown:chronometerDown|Bin2BCD:bin2BCD|lpm_divide:Div2|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider ; alt_u_div_a4f        ; work         ;
;          |lpm_divide:Mod0|                            ; 48 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|ChronometerDown:chronometerDown|Bin2BCD:bin2BCD|lpm_divide:Mod0                                                                                 ; lpm_divide           ; work         ;
;             |lpm_divide_q9m:auto_generated|           ; 48 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|ChronometerDown:chronometerDown|Bin2BCD:bin2BCD|lpm_divide:Mod0|lpm_divide_q9m:auto_generated                                                   ; lpm_divide_q9m       ; work         ;
;                |sign_div_unsign_fkh:divider|          ; 48 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|ChronometerDown:chronometerDown|Bin2BCD:bin2BCD|lpm_divide:Mod0|lpm_divide_q9m:auto_generated|sign_div_unsign_fkh:divider                       ; sign_div_unsign_fkh  ; work         ;
;                   |alt_u_div_i4f:divider|             ; 48 (48)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|ChronometerDown:chronometerDown|Bin2BCD:bin2BCD|lpm_divide:Mod0|lpm_divide_q9m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider ; alt_u_div_i4f        ; work         ;
;          |lpm_divide:Mod1|                            ; 48 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|ChronometerDown:chronometerDown|Bin2BCD:bin2BCD|lpm_divide:Mod1                                                                                 ; lpm_divide           ; work         ;
;             |lpm_divide_q9m:auto_generated|           ; 48 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|ChronometerDown:chronometerDown|Bin2BCD:bin2BCD|lpm_divide:Mod1|lpm_divide_q9m:auto_generated                                                   ; lpm_divide_q9m       ; work         ;
;                |sign_div_unsign_fkh:divider|          ; 48 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|ChronometerDown:chronometerDown|Bin2BCD:bin2BCD|lpm_divide:Mod1|lpm_divide_q9m:auto_generated|sign_div_unsign_fkh:divider                       ; sign_div_unsign_fkh  ; work         ;
;                   |alt_u_div_i4f:divider|             ; 48 (48)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|ChronometerDown:chronometerDown|Bin2BCD:bin2BCD|lpm_divide:Mod1|lpm_divide_q9m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider ; alt_u_div_i4f        ; work         ;
;          |lpm_divide:Mod2|                            ; 64 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|ChronometerDown:chronometerDown|Bin2BCD:bin2BCD|lpm_divide:Mod2                                                                                 ; lpm_divide           ; work         ;
;             |lpm_divide_q9m:auto_generated|           ; 64 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|ChronometerDown:chronometerDown|Bin2BCD:bin2BCD|lpm_divide:Mod2|lpm_divide_q9m:auto_generated                                                   ; lpm_divide_q9m       ; work         ;
;                |sign_div_unsign_fkh:divider|          ; 64 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|ChronometerDown:chronometerDown|Bin2BCD:bin2BCD|lpm_divide:Mod2|lpm_divide_q9m:auto_generated|sign_div_unsign_fkh:divider                       ; sign_div_unsign_fkh  ; work         ;
;                   |alt_u_div_i4f:divider|             ; 64 (64)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|ChronometerDown:chronometerDown|Bin2BCD:bin2BCD|lpm_divide:Mod2|lpm_divide_q9m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider ; alt_u_div_i4f        ; work         ;
;       |Bin7SegDecoder:b7segH1|                        ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|ChronometerDown:chronometerDown|Bin7SegDecoder:b7segH1                                                                                          ; Bin7SegDecoder       ; work         ;
;       |Bin7SegDecoder:b7segH2|                        ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|ChronometerDown:chronometerDown|Bin7SegDecoder:b7segH2                                                                                          ; Bin7SegDecoder       ; work         ;
;       |Bin7SegDecoder:b7segH|                         ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|ChronometerDown:chronometerDown|Bin7SegDecoder:b7segH                                                                                           ; Bin7SegDecoder       ; work         ;
;       |Bin7SegDecoder:b7segL1|                        ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|ChronometerDown:chronometerDown|Bin7SegDecoder:b7segL1                                                                                          ; Bin7SegDecoder       ; work         ;
;       |Bin7SegDecoder:b7segL2|                        ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|ChronometerDown:chronometerDown|Bin7SegDecoder:b7segL2                                                                                          ; Bin7SegDecoder       ; work         ;
;       |Bin7SegDecoder:b7segL|                         ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|ChronometerDown:chronometerDown|Bin7SegDecoder:b7segL                                                                                           ; Bin7SegDecoder       ; work         ;
;       |Set:setHours|                                  ; 143 (143)           ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|ChronometerDown:chronometerDown|Set:setHours                                                                                                    ; Set                  ; work         ;
;       |Set:setMins|                                   ; 142 (142)           ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|ChronometerDown:chronometerDown|Set:setMins                                                                                                     ; Set                  ; work         ;
;       |Set:setSecs|                                   ; 142 (142)           ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|ChronometerDown:chronometerDown|Set:setSecs                                                                                                     ; Set                  ; work         ;
;       |audio_tl:audio|                                ; 300 (50)            ; 408 (50)                  ; 8192        ; 4            ; 0       ; 2         ; 0    ; 0            ; |baseClock|ChronometerDown:chronometerDown|audio_tl:audio                                                                                                  ; audio_tl             ; work         ;
;          |audio_controller:ac|                        ; 141 (66)            ; 82 (36)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac                                                                              ; audio_controller     ; work         ;
;             |audio_i2c_controller:i2c|                ; 75 (75)             ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac|audio_i2c_controller:i2c                                                     ; audio_i2c_controller ; work         ;
;          |audio_io:aio|                               ; 47 (47)             ; 108 (108)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|ChronometerDown:chronometerDown|audio_tl:audio|audio_io:aio                                                                                     ; audio_io             ; work         ;
;             |clock_generator:c|                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|ChronometerDown:chronometerDown|audio_tl:audio|audio_io:aio|clock_generator:c                                                                   ; clock_generator      ; work         ;
;                |altpll:PLL|                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|ChronometerDown:chronometerDown|audio_tl:audio|audio_io:aio|clock_generator:c|altpll:PLL                                                        ; altpll               ; work         ;
;                   |clock_auto_altpll1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|ChronometerDown:chronometerDown|audio_tl:audio|audio_io:aio|clock_generator:c|altpll:PLL|clock_auto_altpll1:auto_generated                      ; clock_auto_altpll1   ; work         ;
;          |clock_generator:clk|                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|ChronometerDown:chronometerDown|audio_tl:audio|clock_generator:clk                                                                              ; clock_generator      ; work         ;
;             |altpll:PLL|                              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|ChronometerDown:chronometerDown|audio_tl:audio|clock_generator:clk|altpll:PLL                                                                   ; altpll               ; work         ;
;                |clock_auto_altpll:auto_generated|     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|ChronometerDown:chronometerDown|audio_tl:audio|clock_generator:clk|altpll:PLL|clock_auto_altpll:auto_generated                                  ; clock_auto_altpll    ; work         ;
;          |sin_function:wave|                          ; 62 (62)             ; 168 (168)                 ; 8192        ; 4            ; 0       ; 2         ; 0    ; 0            ; |baseClock|ChronometerDown:chronometerDown|audio_tl:audio|sin_function:wave                                                                                ; sin_function         ; work         ;
;             |altsyncram:rom_rtl_0|                    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|ChronometerDown:chronometerDown|audio_tl:audio|sin_function:wave|altsyncram:rom_rtl_0                                                           ; altsyncram           ; work         ;
;                |altsyncram_2gp1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|ChronometerDown:chronometerDown|audio_tl:audio|sin_function:wave|altsyncram:rom_rtl_0|altsyncram_2gp1:auto_generated                            ; altsyncram_2gp1      ; work         ;
;             |lpm_mult:Mult0|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |baseClock|ChronometerDown:chronometerDown|audio_tl:audio|sin_function:wave|lpm_mult:Mult0                                                                 ; lpm_mult             ; work         ;
;                |mult_06t:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |baseClock|ChronometerDown:chronometerDown|audio_tl:audio|sin_function:wave|lpm_mult:Mult0|mult_06t:auto_generated                                         ; mult_06t             ; work         ;
;             |lpm_mult:Mult1|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |baseClock|ChronometerDown:chronometerDown|audio_tl:audio|sin_function:wave|lpm_mult:Mult1                                                                 ; lpm_mult             ; work         ;
;                |mult_06t:auto_generated|              ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |baseClock|ChronometerDown:chronometerDown|audio_tl:audio|sin_function:wave|lpm_mult:Mult1|mult_06t:auto_generated                                         ; mult_06t             ; work         ;
;       |freqDivider:freqDiv2|                          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|ChronometerDown:chronometerDown|freqDivider:freqDiv2                                                                                            ; freqDivider          ; work         ;
;       |freqDivider:freqDiv3|                          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|ChronometerDown:chronometerDown|freqDivider:freqDiv3                                                                                            ; freqDivider          ; work         ;
;       |freqDivider:freqDiv|                           ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|ChronometerDown:chronometerDown|freqDivider:freqDiv                                                                                             ; freqDivider          ; work         ;
;    |Clock:clk|                                        ; 610 (426)           ; 59 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Clock:clk                                                                                                                                       ; Clock                ; work         ;
;       |Bin2BCD:bin2BCD|                               ; 125 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Clock:clk|Bin2BCD:bin2BCD                                                                                                                       ; Bin2BCD              ; work         ;
;          |lpm_divide:Mod0|                            ; 48 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Clock:clk|Bin2BCD:bin2BCD|lpm_divide:Mod0                                                                                                       ; lpm_divide           ; work         ;
;             |lpm_divide_q9m:auto_generated|           ; 48 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Clock:clk|Bin2BCD:bin2BCD|lpm_divide:Mod0|lpm_divide_q9m:auto_generated                                                                         ; lpm_divide_q9m       ; work         ;
;                |sign_div_unsign_fkh:divider|          ; 48 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Clock:clk|Bin2BCD:bin2BCD|lpm_divide:Mod0|lpm_divide_q9m:auto_generated|sign_div_unsign_fkh:divider                                             ; sign_div_unsign_fkh  ; work         ;
;                   |alt_u_div_i4f:divider|             ; 48 (48)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Clock:clk|Bin2BCD:bin2BCD|lpm_divide:Mod0|lpm_divide_q9m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider                       ; alt_u_div_i4f        ; work         ;
;          |lpm_divide:Mod1|                            ; 48 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Clock:clk|Bin2BCD:bin2BCD|lpm_divide:Mod1                                                                                                       ; lpm_divide           ; work         ;
;             |lpm_divide_q9m:auto_generated|           ; 48 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Clock:clk|Bin2BCD:bin2BCD|lpm_divide:Mod1|lpm_divide_q9m:auto_generated                                                                         ; lpm_divide_q9m       ; work         ;
;                |sign_div_unsign_fkh:divider|          ; 48 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Clock:clk|Bin2BCD:bin2BCD|lpm_divide:Mod1|lpm_divide_q9m:auto_generated|sign_div_unsign_fkh:divider                                             ; sign_div_unsign_fkh  ; work         ;
;                   |alt_u_div_i4f:divider|             ; 48 (48)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Clock:clk|Bin2BCD:bin2BCD|lpm_divide:Mod1|lpm_divide_q9m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider                       ; alt_u_div_i4f        ; work         ;
;          |lpm_divide:Mod2|                            ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Clock:clk|Bin2BCD:bin2BCD|lpm_divide:Mod2                                                                                                       ; lpm_divide           ; work         ;
;             |lpm_divide_q9m:auto_generated|           ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Clock:clk|Bin2BCD:bin2BCD|lpm_divide:Mod2|lpm_divide_q9m:auto_generated                                                                         ; lpm_divide_q9m       ; work         ;
;                |sign_div_unsign_fkh:divider|          ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Clock:clk|Bin2BCD:bin2BCD|lpm_divide:Mod2|lpm_divide_q9m:auto_generated|sign_div_unsign_fkh:divider                                             ; sign_div_unsign_fkh  ; work         ;
;                   |alt_u_div_i4f:divider|             ; 29 (29)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Clock:clk|Bin2BCD:bin2BCD|lpm_divide:Mod2|lpm_divide_q9m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider                       ; alt_u_div_i4f        ; work         ;
;       |Bin7SegDecoder:b7segH1|                        ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Clock:clk|Bin7SegDecoder:b7segH1                                                                                                                ; Bin7SegDecoder       ; work         ;
;       |Bin7SegDecoder:b7segH2|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Clock:clk|Bin7SegDecoder:b7segH2                                                                                                                ; Bin7SegDecoder       ; work         ;
;       |Bin7SegDecoder:b7segH|                         ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Clock:clk|Bin7SegDecoder:b7segH                                                                                                                 ; Bin7SegDecoder       ; work         ;
;       |Bin7SegDecoder:b7segL1|                        ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Clock:clk|Bin7SegDecoder:b7segL1                                                                                                                ; Bin7SegDecoder       ; work         ;
;       |Bin7SegDecoder:b7segL2|                        ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Clock:clk|Bin7SegDecoder:b7segL2                                                                                                                ; Bin7SegDecoder       ; work         ;
;       |Bin7SegDecoder:b7segL|                         ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Clock:clk|Bin7SegDecoder:b7segL                                                                                                                 ; Bin7SegDecoder       ; work         ;
;       |freqDivider:freqDiv2|                          ; 12 (12)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Clock:clk|freqDivider:freqDiv2                                                                                                                  ; freqDivider          ; work         ;
;       |freqDivider:freqDiv|                           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|Clock:clk|freqDivider:freqDiv                                                                                                                   ; freqDivider          ; work         ;
;    |freqDivider:freqDiv|                              ; 52 (52)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|freqDivider:freqDiv                                                                                                                             ; freqDivider          ; work         ;
;    |lcd_tl:lcd|                                       ; 259 (118)           ; 104 (30)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|lcd_tl:lcd                                                                                                                                      ; lcd_tl               ; work         ;
;       |lcd_controller:c|                              ; 141 (141)           ; 74 (74)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |baseClock|lcd_tl:lcd|lcd_controller:c                                                                                                                     ; lcd_controller       ; work         ;
+-------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+-------------------------------------------------+
; Name                                                                                                                            ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                             ;
+---------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+-------------------------------------------------+
; Alarm:alm|audio_tl:audio|sin_function:wave|altsyncram:rom_rtl_0|altsyncram_2gp1:auto_generated|ALTSYNCRAM                       ; AUTO ; True Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192 ; db/baseClock.ram0_sin_function_a757bb03.hdl.mif ;
; ChronometerDown:chronometerDown|audio_tl:audio|sin_function:wave|altsyncram:rom_rtl_0|altsyncram_2gp1:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192 ; db/baseClock.ram0_sin_function_a757bb03.hdl.mif ;
+---------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+-------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 4           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 8           ;
; Signed Embedded Multipliers           ; 4           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type: Safe One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |baseClock|lcd_tl:lcd|lcd_controller:c|state                                                                                                                                                                                            ;
+----------------------------+----------------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+
; Name                       ; state.process_txd_requests ; state.power_on_phase8 ; state.power_on_phase7 ; state.power_on_phase6 ; state.power_on_phase5 ; state.power_on_phase4 ; state.power_on_phase3 ; state.power_on_phase2 ; state.power_on_phase1 ;
+----------------------------+----------------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+
; state.power_on_phase1      ; 0                          ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ;
; state.power_on_phase2      ; 0                          ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 1                     ;
; state.power_on_phase3      ; 0                          ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 1                     ;
; state.power_on_phase4      ; 0                          ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 1                     ;
; state.power_on_phase5      ; 0                          ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; state.power_on_phase6      ; 0                          ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; state.power_on_phase7      ; 0                          ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; state.power_on_phase8      ; 0                          ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
; state.process_txd_requests ; 1                          ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ;
+----------------------------+----------------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+


Encoding Type: Safe One-Hot
+--------------------------------------------------------------------------------------------------------+
; State Machine - |baseClock|Alarm:alm|audio_tl:audio|audio_controller:ac|audio_i2c_controller:i2c|state ;
+-----------------------+----------------------+-------------------+-----------------------+-------------+
; Name                  ; state.stop_condition ; state.in_progress ; state.start_condition ; state.idle  ;
+-----------------------+----------------------+-------------------+-----------------------+-------------+
; state.idle            ; 0                    ; 0                 ; 0                     ; 0           ;
; state.start_condition ; 0                    ; 0                 ; 1                     ; 1           ;
; state.in_progress     ; 0                    ; 1                 ; 0                     ; 1           ;
; state.stop_condition  ; 1                    ; 0                 ; 0                     ; 1           ;
+-----------------------+----------------------+-------------------+-----------------------+-------------+


Encoding Type: Safe One-Hot
+------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |baseClock|ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac|audio_i2c_controller:i2c|state ;
+-----------------------+----------------------+-------------------+-----------------------+-----------------------------------+
; Name                  ; state.stop_condition ; state.in_progress ; state.start_condition ; state.idle                        ;
+-----------------------+----------------------+-------------------+-----------------------+-----------------------------------+
; state.idle            ; 0                    ; 0                 ; 0                     ; 0                                 ;
; state.start_condition ; 0                    ; 0                 ; 1                     ; 1                                 ;
; state.in_progress     ; 0                    ; 1                 ; 0                     ; 1                                 ;
; state.stop_condition  ; 1                    ; 0                 ; 0                     ; 1                                 ;
+-----------------------+----------------------+-------------------+-----------------------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                     ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; lcd_tl:lcd|lcd_controller:c|state.process_txd_requests                                                            ; no                                                               ; yes                                        ;
; lcd_tl:lcd|lcd_controller:c|state.power_on_phase8                                                                 ; no                                                               ; yes                                        ;
; lcd_tl:lcd|lcd_controller:c|state.power_on_phase1                                                                 ; no                                                               ; yes                                        ;
; lcd_tl:lcd|lcd_controller:c|state.power_on_phase2                                                                 ; no                                                               ; yes                                        ;
; lcd_tl:lcd|lcd_controller:c|state.power_on_phase3                                                                 ; no                                                               ; yes                                        ;
; lcd_tl:lcd|lcd_controller:c|state.power_on_phase4                                                                 ; no                                                               ; yes                                        ;
; lcd_tl:lcd|lcd_controller:c|state.power_on_phase5                                                                 ; no                                                               ; yes                                        ;
; lcd_tl:lcd|lcd_controller:c|state.power_on_phase6                                                                 ; no                                                               ; yes                                        ;
; lcd_tl:lcd|lcd_controller:c|state.power_on_phase7                                                                 ; no                                                               ; yes                                        ;
; ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac|audio_i2c_controller:i2c|state.in_progress     ; no                                                               ; yes                                        ;
; ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac|audio_i2c_controller:i2c|state.stop_condition  ; no                                                               ; yes                                        ;
; ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac|audio_i2c_controller:i2c|state.start_condition ; no                                                               ; yes                                        ;
; Alarm:alm|audio_tl:audio|audio_controller:ac|audio_i2c_controller:i2c|state.in_progress                           ; no                                                               ; yes                                        ;
; Alarm:alm|audio_tl:audio|audio_controller:ac|audio_i2c_controller:i2c|state.stop_condition                        ; no                                                               ; yes                                        ;
; Alarm:alm|audio_tl:audio|audio_controller:ac|audio_i2c_controller:i2c|state.start_condition                       ; no                                                               ; yes                                        ;
; ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac|audio_i2c_controller:i2c|state.idle            ; no                                                               ; yes                                        ;
; Alarm:alm|audio_tl:audio|audio_controller:ac|audio_i2c_controller:i2c|state.idle                                  ; no                                                               ; yes                                        ;
; Total number of protected registers is 17                                                                         ;                                                                  ;                                            ;
+-------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                 ;
+------------------------------------------------------+---------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal ; Free of Timing Hazards ;
+------------------------------------------------------+---------------------+------------------------+
; Alarm:alm|LEDG[8]                                    ; Alarm:alm|LEDG[8]   ; yes                    ;
; aud_xck$latch                                        ; enable[1]           ; yes                    ;
; aud_dacdat$latch                                     ; enable[1]           ; yes                    ;
; Chronometer:chronometer|HEX0[0]                      ; Equal2              ; yes                    ;
; Alarm:alm|HEX0[0]                                    ; HEX2[6]             ; yes                    ;
; Chronometer:chronometer|HEX0[1]                      ; Equal2              ; yes                    ;
; Clock:clk|HEX0[2]                                    ; LEDR[3]             ; yes                    ;
; Chronometer:chronometer|HEX0[2]                      ; Equal2              ; yes                    ;
; Alarm:alm|HEX0[2]                                    ; HEX2[6]             ; yes                    ;
; Chronometer:chronometer|HEX0[3]                      ; Equal2              ; yes                    ;
; Clock:clk|HEX0[4]                                    ; LEDR[3]             ; yes                    ;
; Chronometer:chronometer|HEX0[4]                      ; Equal2              ; yes                    ;
; Chronometer:chronometer|HEX0[5]                      ; Equal2              ; yes                    ;
; Alarm:alm|HEX0[5]                                    ; HEX2[6]             ; yes                    ;
; Clock:clk|HEX0[6]                                    ; LEDR[3]             ; yes                    ;
; Chronometer:chronometer|HEX0[6]                      ; Equal2              ; yes                    ;
; Clock:clk|HEX1[0]                                    ; LEDR[3]             ; yes                    ;
; Chronometer:chronometer|HEX1[0]                      ; Equal2              ; yes                    ;
; Clock:clk|HEX1[1]                                    ; LEDR[3]             ; yes                    ;
; Chronometer:chronometer|HEX1[1]                      ; Equal2              ; yes                    ;
; Alarm:alm|HEX1[1]                                    ; HEX2[6]             ; yes                    ;
; Clock:clk|HEX1[2]                                    ; LEDR[3]             ; yes                    ;
; Chronometer:chronometer|HEX1[2]                      ; Equal2              ; yes                    ;
; Alarm:alm|HEX1[2]                                    ; HEX2[6]             ; yes                    ;
; Chronometer:chronometer|HEX1[3]                      ; Equal2              ; yes                    ;
; Alarm:alm|HEX1[3]                                    ; HEX2[6]             ; yes                    ;
; Clock:clk|HEX1[4]                                    ; LEDR[3]             ; yes                    ;
; Chronometer:chronometer|HEX1[4]                      ; Equal2              ; yes                    ;
; Clock:clk|HEX1[5]                                    ; LEDR[3]             ; yes                    ;
; Chronometer:chronometer|HEX1[5]                      ; Equal2              ; yes                    ;
; Clock:clk|HEX1[6]                                    ; LEDR[3]             ; yes                    ;
; Chronometer:chronometer|HEX1[6]                      ; Equal2              ; yes                    ;
; Alarm:alm|HEX1[6]                                    ; HEX2[6]             ; yes                    ;
; Chronometer:chronometer|HEX2[0]                      ; Equal2              ; yes                    ;
; ChronometerDown:chronometerDown|HEX2[0]              ; Equal2              ; yes                    ;
; Clock:clk|HEX2[0]                                    ; LEDR[3]             ; yes                    ;
; Alarm:alm|HEX2[0]                                    ; HEX2[6]             ; yes                    ;
; ChronometerDown:chronometerDown|HEX2[1]              ; Equal2              ; yes                    ;
; Chronometer:chronometer|HEX2[1]                      ; Equal2              ; yes                    ;
; Clock:clk|HEX2[1]                                    ; LEDR[3]             ; yes                    ;
; Alarm:alm|HEX2[1]                                    ; HEX2[6]             ; yes                    ;
; Chronometer:chronometer|HEX2[2]                      ; Equal2              ; yes                    ;
; ChronometerDown:chronometerDown|HEX2[2]              ; Equal2              ; yes                    ;
; Clock:clk|HEX2[2]                                    ; LEDR[3]             ; yes                    ;
; Alarm:alm|HEX2[2]                                    ; HEX2[6]             ; yes                    ;
; ChronometerDown:chronometerDown|HEX2[3]              ; Equal2              ; yes                    ;
; Chronometer:chronometer|HEX2[3]                      ; Equal2              ; yes                    ;
; Clock:clk|HEX2[3]                                    ; LEDR[3]             ; yes                    ;
; Alarm:alm|HEX2[3]                                    ; HEX2[6]             ; yes                    ;
; Chronometer:chronometer|HEX2[4]                      ; Equal2              ; yes                    ;
; ChronometerDown:chronometerDown|HEX2[4]              ; Equal2              ; yes                    ;
; Clock:clk|HEX2[4]                                    ; LEDR[3]             ; yes                    ;
; Alarm:alm|HEX2[4]                                    ; HEX2[6]             ; yes                    ;
; ChronometerDown:chronometerDown|HEX2[5]              ; Equal2              ; yes                    ;
; Chronometer:chronometer|HEX2[5]                      ; Equal2              ; yes                    ;
; Clock:clk|HEX2[5]                                    ; LEDR[3]             ; yes                    ;
; Alarm:alm|HEX2[5]                                    ; HEX2[6]             ; yes                    ;
; Clock:clk|HEX2[6]                                    ; LEDR[3]             ; yes                    ;
; Chronometer:chronometer|HEX2[6]                      ; Equal2              ; yes                    ;
; ChronometerDown:chronometerDown|HEX2[6]              ; Equal2              ; yes                    ;
; Clock:clk|HEX3[0]                                    ; LEDR[3]             ; yes                    ;
; Chronometer:chronometer|HEX3[0]                      ; Equal2              ; yes                    ;
; ChronometerDown:chronometerDown|HEX3[0]              ; Equal2              ; yes                    ;
; Clock:clk|HEX3[1]                                    ; LEDR[3]             ; yes                    ;
; Chronometer:chronometer|HEX3[1]                      ; Equal2              ; yes                    ;
; ChronometerDown:chronometerDown|HEX3[1]              ; Equal2              ; yes                    ;
; Clock:clk|HEX3[2]                                    ; LEDR[3]             ; yes                    ;
; Chronometer:chronometer|HEX3[2]                      ; Equal2              ; yes                    ;
; ChronometerDown:chronometerDown|HEX3[2]              ; Equal2              ; yes                    ;
; Clock:clk|HEX3[3]                                    ; LEDR[3]             ; yes                    ;
; Chronometer:chronometer|HEX3[3]                      ; Equal2              ; yes                    ;
; ChronometerDown:chronometerDown|HEX3[3]              ; Equal2              ; yes                    ;
; Clock:clk|HEX3[4]                                    ; LEDR[3]             ; yes                    ;
; Chronometer:chronometer|HEX3[4]                      ; Equal2              ; yes                    ;
; ChronometerDown:chronometerDown|HEX3[4]              ; Equal2              ; yes                    ;
; Clock:clk|HEX3[5]                                    ; LEDR[3]             ; yes                    ;
; Chronometer:chronometer|HEX3[5]                      ; Equal2              ; yes                    ;
; ChronometerDown:chronometerDown|HEX3[5]              ; Equal2              ; yes                    ;
; Clock:clk|HEX3[6]                                    ; LEDR[3]             ; yes                    ;
; Chronometer:chronometer|HEX3[6]                      ; Equal2              ; yes                    ;
; ChronometerDown:chronometerDown|HEX3[6]              ; Equal2              ; yes                    ;
; Chronometer:chronometer|HEX4[0]                      ; Equal2              ; yes                    ;
; ChronometerDown:chronometerDown|HEX4[0]              ; Equal2              ; yes                    ;
; Clock:clk|HEX4[0]                                    ; LEDR[3]             ; yes                    ;
; Alarm:alm|HEX4[0]                                    ; HEX2[6]             ; yes                    ;
; ChronometerDown:chronometerDown|HEX4[1]              ; Equal2              ; yes                    ;
; Chronometer:chronometer|HEX4[1]                      ; Equal2              ; yes                    ;
; Clock:clk|HEX4[1]                                    ; LEDR[3]             ; yes                    ;
; Alarm:alm|HEX4[1]                                    ; HEX2[6]             ; yes                    ;
; Chronometer:chronometer|HEX4[2]                      ; Equal2              ; yes                    ;
; ChronometerDown:chronometerDown|HEX4[2]              ; Equal2              ; yes                    ;
; Clock:clk|HEX4[2]                                    ; LEDR[3]             ; yes                    ;
; Alarm:alm|HEX4[2]                                    ; HEX2[6]             ; yes                    ;
; ChronometerDown:chronometerDown|HEX4[3]              ; Equal2              ; yes                    ;
; Chronometer:chronometer|HEX4[3]                      ; Equal2              ; yes                    ;
; Clock:clk|HEX4[3]                                    ; LEDR[3]             ; yes                    ;
; Alarm:alm|HEX4[3]                                    ; HEX2[6]             ; yes                    ;
; Chronometer:chronometer|HEX4[4]                      ; Equal2              ; yes                    ;
; ChronometerDown:chronometerDown|HEX4[4]              ; Equal2              ; yes                    ;
; Clock:clk|HEX4[4]                                    ; LEDR[3]             ; yes                    ;
; Number of user-specified and inferred latches = 193  ;                     ;                        ;
+------------------------------------------------------+---------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                            ; Reason for Removal                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+
; lcd_tl:lcd|txd_request                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                        ;
; Alarm:alm|audio_tl:audio|sin_function:wave|factor_q_1[8,9]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                        ;
; Alarm:alm|audio_tl:audio|audio_controller:ac|desired_config.volume[4]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; Alarm:alm|audio_tl:audio|audio_controller:ac|desired_config.volume[5]                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                        ;
; Alarm:alm|audio_tl:audio|audio_controller:ac|desired_config.mic_bypass                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                        ;
; Alarm:alm|audio_tl:audio|audio_controller:ac|desired_config.line_bypass                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                        ;
; Alarm:alm|audio_tl:audio|audio_controller:ac|desired_config.mic_boost                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; Alarm:alm|audio_tl:audio|audio_controller:ac|desired_config.use_mic                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                        ;
; Alarm:alm|audio_tl:audio|audio_controller:ac|desired_config.line_in_gain[0..3]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                        ;
; Alarm:alm|audio_tl:audio|audio_controller:ac|desired_config.line_in_gain[4]                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                        ;
; Alarm:alm|audio_tl:audio|audio_controller:ac|desired_config.use_line_in                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                        ;
; Alarm:alm|Clock:clkIn|cur_sel[0..31]                                                                                                                                                     ; Lost fanout                                                                                                   ;
; ChronometerDown:chronometerDown|audio_tl:audio|sin_function:wave|factor_q_1[8,9]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                        ;
; ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac|desired_config.volume[4]                                                                                              ; Stuck at GND due to stuck port data_in                                                                        ;
; ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac|desired_config.volume[5]                                                                                              ; Stuck at VCC due to stuck port data_in                                                                        ;
; ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac|desired_config.mic_bypass                                                                                             ; Stuck at GND due to stuck port data_in                                                                        ;
; ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac|desired_config.line_bypass                                                                                            ; Stuck at GND due to stuck port data_in                                                                        ;
; ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac|desired_config.mic_boost                                                                                              ; Stuck at GND due to stuck port data_in                                                                        ;
; ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac|desired_config.use_mic                                                                                                ; Stuck at GND due to stuck port data_in                                                                        ;
; ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac|desired_config.line_in_gain[0..3]                                                                                     ; Stuck at GND due to stuck port data_in                                                                        ;
; ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac|desired_config.line_in_gain[4]                                                                                        ; Stuck at VCC due to stuck port data_in                                                                        ;
; ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac|desired_config.use_line_in                                                                                            ; Stuck at VCC due to stuck port data_in                                                                        ;
; Alarm:alm|Clock:clkIn|press[0..6]                                                                                                                                                        ; Lost fanout                                                                                                   ;
; Alarm:alm|Clock:clkIn|debouncer:db3|level                                                                                                                                                ; Lost fanout                                                                                                   ;
; Alarm:alm|Clock:clkIn|debouncer:db3|timer_counter                                                                                                                                        ; Lost fanout                                                                                                   ;
; Alarm:alm|Clock:clkIn|debouncer:db3|sampled_dirty                                                                                                                                        ; Lost fanout                                                                                                   ;
; Alarm:alm|Clock:clkIn|debouncer:db1|level                                                                                                                                                ; Lost fanout                                                                                                   ;
; Alarm:alm|Clock:clkIn|debouncer:db1|timer_counter                                                                                                                                        ; Lost fanout                                                                                                   ;
; Alarm:alm|Clock:clkIn|debouncer:db1|sampled_dirty                                                                                                                                        ; Lost fanout                                                                                                   ;
; Alarm:alm|Clock:clkIn|debouncer:db0|level                                                                                                                                                ; Lost fanout                                                                                                   ;
; Alarm:alm|Clock:clkIn|debouncer:db0|timer_counter                                                                                                                                        ; Lost fanout                                                                                                   ;
; Alarm:alm|Clock:clkIn|debouncer:db0|sampled_dirty                                                                                                                                        ; Lost fanout                                                                                                   ;
; Alarm:alm|Clock:clkIn|freqDivider:freqDiv2|s_count[0..30]                                                                                                                                ; Lost fanout                                                                                                   ;
; Alarm:alm|Clock:clkIn|freqDivider:freqDiv2|clkOut                                                                                                                                        ; Lost fanout                                                                                                   ;
; Alarm:alm|audio_tl:audio|audio_controller:ac|txd_data[13..15]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                        ;
; ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac|txd_data[13..15]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                        ;
; Alarm:alm|audio_tl:audio|sin_function:wave|prod_q_4[24,25]                                                                                                                               ; Lost fanout                                                                                                   ;
; Alarm:alm|audio_tl:audio|sin_function:wave|prod_p_4[24,25]                                                                                                                               ; Lost fanout                                                                                                   ;
; ChronometerDown:chronometerDown|audio_tl:audio|sin_function:wave|prod_q_4[24,25]                                                                                                         ; Lost fanout                                                                                                   ;
; ChronometerDown:chronometerDown|audio_tl:audio|sin_function:wave|prod_p_4[24,25]                                                                                                         ; Lost fanout                                                                                                   ;
; debouncer:db3|timer_counter                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                        ;
; Alarm:alm|debouncer:db3|timer_counter                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; Alarm:alm|debouncer:db1|timer_counter                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; Alarm:alm|debouncer:db0|timer_counter                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; ChronometerDown:chronometerDown|debouncer:db3|timer_counter                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                        ;
; ChronometerDown:chronometerDown|debouncer:db1|timer_counter                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                        ;
; ChronometerDown:chronometerDown|debouncer:db0|timer_counter                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                        ;
; Chronometer:chronometer|debouncer:db1|timer_counter                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                        ;
; Chronometer:chronometer|debouncer:db0|timer_counter                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                        ;
; Clock:clk|debouncer:db3|timer_counter                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; Clock:clk|debouncer:db1|timer_counter                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; Clock:clk|debouncer:db0|timer_counter                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; Alarm:alm|audio_tl:audio|audio_controller:ac|desired_config.volume[1..3,6]                                                                                                               ; Merged with Alarm:alm|audio_tl:audio|audio_controller:ac|desired_config.volume[0]                             ;
; ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac|desired_config.volume[1..3,6]                                                                                         ; Merged with ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac|desired_config.volume[0]       ;
; ChronometerDown:chronometerDown|debouncer:db0|level                                                                                                                                      ; Merged with Alarm:alm|debouncer:db0|level                                                                     ;
; Clock:clk|debouncer:db0|level                                                                                                                                                            ; Merged with Alarm:alm|debouncer:db0|level                                                                     ;
; Chronometer:chronometer|debouncer:db1|level                                                                                                                                              ; Merged with Alarm:alm|debouncer:db1|level                                                                     ;
; ChronometerDown:chronometerDown|debouncer:db1|level                                                                                                                                      ; Merged with Alarm:alm|debouncer:db1|level                                                                     ;
; Clock:clk|debouncer:db1|level                                                                                                                                                            ; Merged with Alarm:alm|debouncer:db1|level                                                                     ;
; ChronometerDown:chronometerDown|debouncer:db3|level                                                                                                                                      ; Merged with Alarm:alm|debouncer:db3|level                                                                     ;
; Clock:clk|debouncer:db3|level                                                                                                                                                            ; Merged with Alarm:alm|debouncer:db3|level                                                                     ;
; debouncer:db3|level                                                                                                                                                                      ; Merged with Alarm:alm|debouncer:db3|level                                                                     ;
; Chronometer:chronometer|debouncer:db0|sampled_dirty                                                                                                                                      ; Merged with Alarm:alm|debouncer:db0|sampled_dirty                                                             ;
; ChronometerDown:chronometerDown|debouncer:db0|sampled_dirty                                                                                                                              ; Merged with Alarm:alm|debouncer:db0|sampled_dirty                                                             ;
; Clock:clk|debouncer:db0|sampled_dirty                                                                                                                                                    ; Merged with Alarm:alm|debouncer:db0|sampled_dirty                                                             ;
; Chronometer:chronometer|debouncer:db1|sampled_dirty                                                                                                                                      ; Merged with Alarm:alm|debouncer:db1|sampled_dirty                                                             ;
; ChronometerDown:chronometerDown|debouncer:db1|sampled_dirty                                                                                                                              ; Merged with Alarm:alm|debouncer:db1|sampled_dirty                                                             ;
; Clock:clk|debouncer:db1|sampled_dirty                                                                                                                                                    ; Merged with Alarm:alm|debouncer:db1|sampled_dirty                                                             ;
; ChronometerDown:chronometerDown|debouncer:db3|sampled_dirty                                                                                                                              ; Merged with Alarm:alm|debouncer:db3|sampled_dirty                                                             ;
; Clock:clk|debouncer:db3|sampled_dirty                                                                                                                                                    ; Merged with Alarm:alm|debouncer:db3|sampled_dirty                                                             ;
; debouncer:db3|sampled_dirty                                                                                                                                                              ; Merged with Alarm:alm|debouncer:db3|sampled_dirty                                                             ;
; Alarm:alm|freqDivider:freqDiv|s_count[30]                                                                                                                                                ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[30]                                             ;
; Chronometer:chronometer|freqDivider:freqDiv|s_count[30]                                                                                                                                  ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[30]                                             ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv|s_count[30]                                                                                                                          ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[30]                                             ;
; Clock:clk|freqDivider:freqDiv|s_count[30]                                                                                                                                                ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[30]                                             ;
; Alarm:alm|freqDivider:freqDiv|s_count[29]                                                                                                                                                ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[29]                                             ;
; Chronometer:chronometer|freqDivider:freqDiv|s_count[29]                                                                                                                                  ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[29]                                             ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv|s_count[29]                                                                                                                          ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[29]                                             ;
; Clock:clk|freqDivider:freqDiv|s_count[29]                                                                                                                                                ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[29]                                             ;
; Alarm:alm|freqDivider:freqDiv|s_count[28]                                                                                                                                                ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[28]                                             ;
; Chronometer:chronometer|freqDivider:freqDiv|s_count[28]                                                                                                                                  ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[28]                                             ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv|s_count[28]                                                                                                                          ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[28]                                             ;
; Clock:clk|freqDivider:freqDiv|s_count[28]                                                                                                                                                ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[28]                                             ;
; Alarm:alm|freqDivider:freqDiv|s_count[27]                                                                                                                                                ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[27]                                             ;
; Chronometer:chronometer|freqDivider:freqDiv|s_count[27]                                                                                                                                  ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[27]                                             ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv|s_count[27]                                                                                                                          ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[27]                                             ;
; Clock:clk|freqDivider:freqDiv|s_count[27]                                                                                                                                                ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[27]                                             ;
; Alarm:alm|freqDivider:freqDiv|s_count[26]                                                                                                                                                ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[26]                                             ;
; Chronometer:chronometer|freqDivider:freqDiv|s_count[26]                                                                                                                                  ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[26]                                             ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv|s_count[26]                                                                                                                          ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[26]                                             ;
; Clock:clk|freqDivider:freqDiv|s_count[26]                                                                                                                                                ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[26]                                             ;
; Alarm:alm|freqDivider:freqDiv|s_count[25]                                                                                                                                                ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[25]                                             ;
; Chronometer:chronometer|freqDivider:freqDiv|s_count[25]                                                                                                                                  ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[25]                                             ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv|s_count[25]                                                                                                                          ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[25]                                             ;
; Clock:clk|freqDivider:freqDiv|s_count[25]                                                                                                                                                ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[25]                                             ;
; Alarm:alm|freqDivider:freqDiv|s_count[23]                                                                                                                                                ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[23]                                             ;
; Chronometer:chronometer|freqDivider:freqDiv|s_count[23]                                                                                                                                  ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[23]                                             ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv|s_count[23]                                                                                                                          ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[23]                                             ;
; Clock:clk|freqDivider:freqDiv|s_count[23]                                                                                                                                                ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[23]                                             ;
; Alarm:alm|freqDivider:freqDiv|s_count[17]                                                                                                                                                ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[17]                                             ;
; Chronometer:chronometer|freqDivider:freqDiv|s_count[17]                                                                                                                                  ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[17]                                             ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv|s_count[17]                                                                                                                          ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[17]                                             ;
; Clock:clk|freqDivider:freqDiv|s_count[17]                                                                                                                                                ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[17]                                             ;
; Alarm:alm|freqDivider:freqDiv|s_count[15]                                                                                                                                                ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[15]                                             ;
; Chronometer:chronometer|freqDivider:freqDiv|s_count[15]                                                                                                                                  ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[15]                                             ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv|s_count[15]                                                                                                                          ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[15]                                             ;
; Clock:clk|freqDivider:freqDiv|s_count[15]                                                                                                                                                ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[15]                                             ;
; Alarm:alm|freqDivider:freqDiv|s_count[10]                                                                                                                                                ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[10]                                             ;
; Chronometer:chronometer|freqDivider:freqDiv|s_count[10]                                                                                                                                  ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[10]                                             ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv|s_count[10]                                                                                                                          ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[10]                                             ;
; Clock:clk|freqDivider:freqDiv|s_count[10]                                                                                                                                                ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[10]                                             ;
; Alarm:alm|freqDivider:freqDiv|s_count[9]                                                                                                                                                 ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[9]                                              ;
; Chronometer:chronometer|freqDivider:freqDiv|s_count[9]                                                                                                                                   ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[9]                                              ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv|s_count[9]                                                                                                                           ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[9]                                              ;
; Clock:clk|freqDivider:freqDiv|s_count[9]                                                                                                                                                 ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[9]                                              ;
; Alarm:alm|freqDivider:freqDiv|s_count[8]                                                                                                                                                 ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[8]                                              ;
; Chronometer:chronometer|freqDivider:freqDiv|s_count[8]                                                                                                                                   ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[8]                                              ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv|s_count[8]                                                                                                                           ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[8]                                              ;
; Clock:clk|freqDivider:freqDiv|s_count[8]                                                                                                                                                 ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[8]                                              ;
; Alarm:alm|freqDivider:freqDiv|s_count[7]                                                                                                                                                 ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[7]                                              ;
; Chronometer:chronometer|freqDivider:freqDiv|s_count[7]                                                                                                                                   ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[7]                                              ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv|s_count[7]                                                                                                                           ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[7]                                              ;
; Clock:clk|freqDivider:freqDiv|s_count[7]                                                                                                                                                 ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[7]                                              ;
; Alarm:alm|freqDivider:freqDiv|s_count[6]                                                                                                                                                 ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[6]                                              ;
; Chronometer:chronometer|freqDivider:freqDiv|s_count[6]                                                                                                                                   ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[6]                                              ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv|s_count[6]                                                                                                                           ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[6]                                              ;
; Clock:clk|freqDivider:freqDiv|s_count[6]                                                                                                                                                 ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[6]                                              ;
; Alarm:alm|freqDivider:freqDiv|s_count[24]                                                                                                                                                ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[24]                                             ;
; Chronometer:chronometer|freqDivider:freqDiv|s_count[24]                                                                                                                                  ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[24]                                             ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv|s_count[24]                                                                                                                          ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[24]                                             ;
; Clock:clk|freqDivider:freqDiv|s_count[24]                                                                                                                                                ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[24]                                             ;
; Alarm:alm|freqDivider:freqDiv|s_count[22]                                                                                                                                                ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[22]                                             ;
; Chronometer:chronometer|freqDivider:freqDiv|s_count[22]                                                                                                                                  ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[22]                                             ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv|s_count[22]                                                                                                                          ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[22]                                             ;
; Clock:clk|freqDivider:freqDiv|s_count[22]                                                                                                                                                ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[22]                                             ;
; Alarm:alm|freqDivider:freqDiv|s_count[21]                                                                                                                                                ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[21]                                             ;
; Chronometer:chronometer|freqDivider:freqDiv|s_count[21]                                                                                                                                  ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[21]                                             ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv|s_count[21]                                                                                                                          ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[21]                                             ;
; Clock:clk|freqDivider:freqDiv|s_count[21]                                                                                                                                                ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[21]                                             ;
; Alarm:alm|freqDivider:freqDiv|s_count[20]                                                                                                                                                ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[20]                                             ;
; Chronometer:chronometer|freqDivider:freqDiv|s_count[20]                                                                                                                                  ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[20]                                             ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv|s_count[20]                                                                                                                          ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[20]                                             ;
; Clock:clk|freqDivider:freqDiv|s_count[20]                                                                                                                                                ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[20]                                             ;
; Alarm:alm|freqDivider:freqDiv|s_count[19]                                                                                                                                                ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[19]                                             ;
; Chronometer:chronometer|freqDivider:freqDiv|s_count[19]                                                                                                                                  ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[19]                                             ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv|s_count[19]                                                                                                                          ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[19]                                             ;
; Clock:clk|freqDivider:freqDiv|s_count[19]                                                                                                                                                ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[19]                                             ;
; Alarm:alm|freqDivider:freqDiv|s_count[18]                                                                                                                                                ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[18]                                             ;
; Chronometer:chronometer|freqDivider:freqDiv|s_count[18]                                                                                                                                  ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[18]                                             ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv|s_count[18]                                                                                                                          ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[18]                                             ;
; Clock:clk|freqDivider:freqDiv|s_count[18]                                                                                                                                                ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[18]                                             ;
; Alarm:alm|freqDivider:freqDiv|s_count[16]                                                                                                                                                ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[16]                                             ;
; Chronometer:chronometer|freqDivider:freqDiv|s_count[16]                                                                                                                                  ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[16]                                             ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv|s_count[16]                                                                                                                          ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[16]                                             ;
; Clock:clk|freqDivider:freqDiv|s_count[16]                                                                                                                                                ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[16]                                             ;
; Alarm:alm|freqDivider:freqDiv|s_count[14]                                                                                                                                                ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[14]                                             ;
; Chronometer:chronometer|freqDivider:freqDiv|s_count[14]                                                                                                                                  ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[14]                                             ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv|s_count[14]                                                                                                                          ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[14]                                             ;
; Clock:clk|freqDivider:freqDiv|s_count[14]                                                                                                                                                ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[14]                                             ;
; Alarm:alm|freqDivider:freqDiv|s_count[13]                                                                                                                                                ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[13]                                             ;
; Chronometer:chronometer|freqDivider:freqDiv|s_count[13]                                                                                                                                  ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[13]                                             ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv|s_count[13]                                                                                                                          ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[13]                                             ;
; Clock:clk|freqDivider:freqDiv|s_count[13]                                                                                                                                                ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[13]                                             ;
; Alarm:alm|freqDivider:freqDiv|s_count[12]                                                                                                                                                ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[12]                                             ;
; Chronometer:chronometer|freqDivider:freqDiv|s_count[12]                                                                                                                                  ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[12]                                             ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv|s_count[12]                                                                                                                          ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[12]                                             ;
; Clock:clk|freqDivider:freqDiv|s_count[12]                                                                                                                                                ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[12]                                             ;
; Alarm:alm|freqDivider:freqDiv|s_count[11]                                                                                                                                                ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[11]                                             ;
; Chronometer:chronometer|freqDivider:freqDiv|s_count[11]                                                                                                                                  ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[11]                                             ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv|s_count[11]                                                                                                                          ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[11]                                             ;
; Clock:clk|freqDivider:freqDiv|s_count[11]                                                                                                                                                ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[11]                                             ;
; Alarm:alm|freqDivider:freqDiv|s_count[5]                                                                                                                                                 ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[5]                                              ;
; Chronometer:chronometer|freqDivider:freqDiv|s_count[5]                                                                                                                                   ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[5]                                              ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv|s_count[5]                                                                                                                           ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[5]                                              ;
; Clock:clk|freqDivider:freqDiv|s_count[5]                                                                                                                                                 ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[5]                                              ;
; Alarm:alm|freqDivider:freqDiv|s_count[4]                                                                                                                                                 ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[4]                                              ;
; Chronometer:chronometer|freqDivider:freqDiv|s_count[4]                                                                                                                                   ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[4]                                              ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv|s_count[4]                                                                                                                           ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[4]                                              ;
; Clock:clk|freqDivider:freqDiv|s_count[4]                                                                                                                                                 ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[4]                                              ;
; Alarm:alm|freqDivider:freqDiv|s_count[3]                                                                                                                                                 ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[3]                                              ;
; Chronometer:chronometer|freqDivider:freqDiv|s_count[3]                                                                                                                                   ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[3]                                              ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv|s_count[3]                                                                                                                           ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[3]                                              ;
; Clock:clk|freqDivider:freqDiv|s_count[3]                                                                                                                                                 ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[3]                                              ;
; Alarm:alm|freqDivider:freqDiv|s_count[2]                                                                                                                                                 ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[2]                                              ;
; Chronometer:chronometer|freqDivider:freqDiv|s_count[2]                                                                                                                                   ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[2]                                              ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv|s_count[2]                                                                                                                           ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[2]                                              ;
; Clock:clk|freqDivider:freqDiv|s_count[2]                                                                                                                                                 ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[2]                                              ;
; Alarm:alm|freqDivider:freqDiv|s_count[1]                                                                                                                                                 ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[1]                                              ;
; Chronometer:chronometer|freqDivider:freqDiv|s_count[1]                                                                                                                                   ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[1]                                              ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv|s_count[1]                                                                                                                           ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[1]                                              ;
; Clock:clk|freqDivider:freqDiv|s_count[1]                                                                                                                                                 ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[1]                                              ;
; Alarm:alm|freqDivider:freqDiv|s_count[0]                                                                                                                                                 ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[0]                                              ;
; Chronometer:chronometer|freqDivider:freqDiv|s_count[0]                                                                                                                                   ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[0]                                              ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv|s_count[0]                                                                                                                           ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[0]                                              ;
; Clock:clk|freqDivider:freqDiv|s_count[0]                                                                                                                                                 ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[0]                                              ;
; lcd_tl:lcd|line0[48,58,66,70,72,91,97]                                                                                                                                                   ; Merged with lcd_tl:lcd|line0[120]                                                                             ;
; lcd_tl:lcd|line0[92,112,122]                                                                                                                                                             ; Merged with lcd_tl:lcd|line0[106]                                                                             ;
; lcd_tl:lcd|line0[49,59,67,73,88,114]                                                                                                                                                     ; Merged with lcd_tl:lcd|line0[100]                                                                             ;
; lcd_tl:lcd|line0[50,74,75,80,86,99]                                                                                                                                                      ; Merged with lcd_tl:lcd|line0[105]                                                                             ;
; lcd_tl:lcd|line0[44,60,64,81..83,121]                                                                                                                                                    ; Merged with lcd_tl:lcd|line0[108]                                                                             ;
; lcd_tl:lcd|line0[43,56,57]                                                                                                                                                               ; Merged with lcd_tl:lcd|line0[40]                                                                              ;
; lcd_tl:lcd|line0[25,27,30,32,33,38,42,51]                                                                                                                                                ; Merged with lcd_tl:lcd|line0[24]                                                                              ;
; lcd_tl:lcd|line0[1..4,6..12,14..20,22,23,26,28,31,34..36,39,47,52,55,63,65,68,71,76,79,84,87,95,103,111,113,116,119,123,127]                                                             ; Merged with lcd_tl:lcd|line0[0]                                                                               ;
; lcd_tl:lcd|line1[0..4,6..12,14,15,17,19,20,23,27,28,31,32,36,39,41..44,47..50,52,55,58..60,63..68,70,71,76,79..81,83,87..92,94,95,98,99,102,103,105,106,111,113,115,116,119,122,124,127] ; Merged with lcd_tl:lcd|line0[0]                                                                               ;
; lcd_tl:lcd|line0[94,110,115,118,126]                                                                                                                                                     ; Merged with lcd_tl:lcd|line0[102]                                                                             ;
; lcd_tl:lcd|line1[16,18,22,24..26,30,33..35,38,40,46,51,54,56,57,62,72..75,78,82,84,86,96,97,100,104,107,108,110,112,114,118,120,121,123,126]                                             ; Merged with lcd_tl:lcd|line0[102]                                                                             ;
; lcd_tl:lcd|line0[46,54,62,78,90]                                                                                                                                                         ; Merged with lcd_tl:lcd|line0[41]                                                                              ;
; lcd_tl:lcd|line0[53,61,77]                                                                                                                                                               ; Merged with lcd_tl:lcd|line0[45]                                                                              ;
; lcd_tl:lcd|line0[37]                                                                                                                                                                     ; Merged with lcd_tl:lcd|line0[29]                                                                              ;
; lcd_tl:lcd|line0[98]                                                                                                                                                                     ; Merged with lcd_tl:lcd|line0[89]                                                                              ;
; Alarm:alm|audio_tl:audio|audio_controller:ac|current_config.use_line_in                                                                                                                  ; Merged with Alarm:alm|audio_tl:audio|audio_controller:ac|current_config.line_in_gain[4]                       ;
; Alarm:alm|audio_tl:audio|audio_controller:ac|current_config.volume[5]                                                                                                                    ; Merged with Alarm:alm|audio_tl:audio|audio_controller:ac|current_config.line_in_gain[4]                       ;
; Alarm:alm|audio_tl:audio|audio_controller:ac|current_config.line_in_gain[2]                                                                                                              ; Merged with Alarm:alm|audio_tl:audio|audio_controller:ac|current_config.line_bypass                           ;
; Alarm:alm|audio_tl:audio|audio_controller:ac|current_config.mic_boost                                                                                                                    ; Merged with Alarm:alm|audio_tl:audio|audio_controller:ac|current_config.line_bypass                           ;
; Alarm:alm|audio_tl:audio|audio_controller:ac|current_config.mic_bypass                                                                                                                   ; Merged with Alarm:alm|audio_tl:audio|audio_controller:ac|current_config.line_bypass                           ;
; Alarm:alm|audio_tl:audio|audio_controller:ac|current_config.use_mic                                                                                                                      ; Merged with Alarm:alm|audio_tl:audio|audio_controller:ac|current_config.line_bypass                           ;
; Alarm:alm|audio_tl:audio|audio_controller:ac|current_config.volume[4]                                                                                                                    ; Merged with Alarm:alm|audio_tl:audio|audio_controller:ac|current_config.line_bypass                           ;
; Alarm:alm|audio_tl:audio|audio_controller:ac|current_config.volume[3]                                                                                                                    ; Merged with Alarm:alm|audio_tl:audio|audio_controller:ac|current_config.volume[1]                             ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv3|s_count[30]                                                                                                                         ; Merged with Alarm:alm|freqDivider:freqDiv3|s_count[30]                                                        ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv3|s_count[29]                                                                                                                         ; Merged with Alarm:alm|freqDivider:freqDiv3|s_count[29]                                                        ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv3|s_count[28]                                                                                                                         ; Merged with Alarm:alm|freqDivider:freqDiv3|s_count[28]                                                        ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv3|s_count[27]                                                                                                                         ; Merged with Alarm:alm|freqDivider:freqDiv3|s_count[27]                                                        ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv3|s_count[26]                                                                                                                         ; Merged with Alarm:alm|freqDivider:freqDiv3|s_count[26]                                                        ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv3|s_count[25]                                                                                                                         ; Merged with Alarm:alm|freqDivider:freqDiv3|s_count[25]                                                        ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv3|s_count[24]                                                                                                                         ; Merged with Alarm:alm|freqDivider:freqDiv3|s_count[24]                                                        ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv3|s_count[23]                                                                                                                         ; Merged with Alarm:alm|freqDivider:freqDiv3|s_count[23]                                                        ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv3|s_count[21]                                                                                                                         ; Merged with Alarm:alm|freqDivider:freqDiv3|s_count[21]                                                        ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv3|s_count[20]                                                                                                                         ; Merged with Alarm:alm|freqDivider:freqDiv3|s_count[20]                                                        ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv3|s_count[17]                                                                                                                         ; Merged with Alarm:alm|freqDivider:freqDiv3|s_count[17]                                                        ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv3|s_count[16]                                                                                                                         ; Merged with Alarm:alm|freqDivider:freqDiv3|s_count[16]                                                        ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv3|s_count[15]                                                                                                                         ; Merged with Alarm:alm|freqDivider:freqDiv3|s_count[15]                                                        ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv3|s_count[13]                                                                                                                         ; Merged with Alarm:alm|freqDivider:freqDiv3|s_count[13]                                                        ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv3|s_count[12]                                                                                                                         ; Merged with Alarm:alm|freqDivider:freqDiv3|s_count[12]                                                        ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv3|s_count[10]                                                                                                                         ; Merged with Alarm:alm|freqDivider:freqDiv3|s_count[10]                                                        ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv3|s_count[7]                                                                                                                          ; Merged with Alarm:alm|freqDivider:freqDiv3|s_count[7]                                                         ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv3|s_count[6]                                                                                                                          ; Merged with Alarm:alm|freqDivider:freqDiv3|s_count[6]                                                         ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv3|s_count[22]                                                                                                                         ; Merged with Alarm:alm|freqDivider:freqDiv3|s_count[22]                                                        ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv3|s_count[19]                                                                                                                         ; Merged with Alarm:alm|freqDivider:freqDiv3|s_count[19]                                                        ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv3|s_count[18]                                                                                                                         ; Merged with Alarm:alm|freqDivider:freqDiv3|s_count[18]                                                        ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv3|s_count[14]                                                                                                                         ; Merged with Alarm:alm|freqDivider:freqDiv3|s_count[14]                                                        ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv3|s_count[11]                                                                                                                         ; Merged with Alarm:alm|freqDivider:freqDiv3|s_count[11]                                                        ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv3|s_count[9]                                                                                                                          ; Merged with Alarm:alm|freqDivider:freqDiv3|s_count[9]                                                         ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv3|s_count[8]                                                                                                                          ; Merged with Alarm:alm|freqDivider:freqDiv3|s_count[8]                                                         ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv3|s_count[5]                                                                                                                          ; Merged with Alarm:alm|freqDivider:freqDiv3|s_count[5]                                                         ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv3|s_count[4]                                                                                                                          ; Merged with Alarm:alm|freqDivider:freqDiv3|s_count[4]                                                         ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv3|s_count[3]                                                                                                                          ; Merged with Alarm:alm|freqDivider:freqDiv3|s_count[3]                                                         ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv3|s_count[2]                                                                                                                          ; Merged with Alarm:alm|freqDivider:freqDiv3|s_count[2]                                                         ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv3|s_count[1]                                                                                                                          ; Merged with Alarm:alm|freqDivider:freqDiv3|s_count[1]                                                         ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv3|s_count[0]                                                                                                                          ; Merged with Alarm:alm|freqDivider:freqDiv3|s_count[0]                                                         ;
; lcd_tl:lcd|line0[93,109,117,125]                                                                                                                                                         ; Merged with lcd_tl:lcd|line0[101]                                                                             ;
; lcd_tl:lcd|line1[21,29,37,45,53,61,77,85,109,117,125]                                                                                                                                    ; Merged with lcd_tl:lcd|line0[101]                                                                             ;
; lcd_tl:lcd|line0[5,21]                                                                                                                                                                   ; Merged with lcd_tl:lcd|line0[13]                                                                              ;
; lcd_tl:lcd|line1[5,13,69,93,101]                                                                                                                                                         ; Merged with lcd_tl:lcd|line0[13]                                                                              ;
; lcd_tl:lcd|line0[124]                                                                                                                                                                    ; Merged with lcd_tl:lcd|line0[107]                                                                             ;
; Alarm:alm|audio_tl:audio|audio_controller:ac|current_config.volume[2]                                                                                                                    ; Merged with Alarm:alm|audio_tl:audio|audio_controller:ac|current_config.volume[0]                             ;
; Alarm:alm|audio_tl:audio|audio_controller:ac|current_config.line_in_gain[1,3]                                                                                                            ; Merged with Alarm:alm|audio_tl:audio|audio_controller:ac|current_config.line_in_gain[0]                       ;
; ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac|current_config.use_line_in                                                                                            ; Merged with ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac|current_config.line_in_gain[4] ;
; ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac|current_config.volume[5]                                                                                              ; Merged with ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac|current_config.line_in_gain[4] ;
; ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac|current_config.line_in_gain[2]                                                                                        ; Merged with ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac|current_config.line_bypass     ;
; ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac|current_config.mic_boost                                                                                              ; Merged with ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac|current_config.line_bypass     ;
; ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac|current_config.mic_bypass                                                                                             ; Merged with ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac|current_config.line_bypass     ;
; ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac|current_config.use_mic                                                                                                ; Merged with ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac|current_config.line_bypass     ;
; ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac|current_config.volume[4]                                                                                              ; Merged with ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac|current_config.line_bypass     ;
; ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac|current_config.volume[3]                                                                                              ; Merged with ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac|current_config.volume[1]       ;
; ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac|current_config.volume[2]                                                                                              ; Merged with ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac|current_config.volume[0]       ;
; ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac|current_config.line_in_gain[1,3]                                                                                      ; Merged with ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac|current_config.line_in_gain[0] ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv2|s_count[30]                                                                                                                         ; Merged with Alarm:alm|freqDivider:freqDiv2|s_count[30]                                                        ;
; Clock:clk|freqDivider:freqDiv2|s_count[30]                                                                                                                                               ; Merged with Alarm:alm|freqDivider:freqDiv2|s_count[30]                                                        ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv2|s_count[29]                                                                                                                         ; Merged with Alarm:alm|freqDivider:freqDiv2|s_count[29]                                                        ;
; Clock:clk|freqDivider:freqDiv2|s_count[29]                                                                                                                                               ; Merged with Alarm:alm|freqDivider:freqDiv2|s_count[29]                                                        ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv2|s_count[28]                                                                                                                         ; Merged with Alarm:alm|freqDivider:freqDiv2|s_count[28]                                                        ;
; Clock:clk|freqDivider:freqDiv2|s_count[28]                                                                                                                                               ; Merged with Alarm:alm|freqDivider:freqDiv2|s_count[28]                                                        ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv2|s_count[27]                                                                                                                         ; Merged with Alarm:alm|freqDivider:freqDiv2|s_count[27]                                                        ;
; Clock:clk|freqDivider:freqDiv2|s_count[27]                                                                                                                                               ; Merged with Alarm:alm|freqDivider:freqDiv2|s_count[27]                                                        ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv2|s_count[26]                                                                                                                         ; Merged with Alarm:alm|freqDivider:freqDiv2|s_count[26]                                                        ;
; Clock:clk|freqDivider:freqDiv2|s_count[26]                                                                                                                                               ; Merged with Alarm:alm|freqDivider:freqDiv2|s_count[26]                                                        ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv2|s_count[25]                                                                                                                         ; Merged with Alarm:alm|freqDivider:freqDiv2|s_count[25]                                                        ;
; Clock:clk|freqDivider:freqDiv2|s_count[25]                                                                                                                                               ; Merged with Alarm:alm|freqDivider:freqDiv2|s_count[25]                                                        ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv2|s_count[24]                                                                                                                         ; Merged with Alarm:alm|freqDivider:freqDiv2|s_count[24]                                                        ;
; Clock:clk|freqDivider:freqDiv2|s_count[24]                                                                                                                                               ; Merged with Alarm:alm|freqDivider:freqDiv2|s_count[24]                                                        ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv2|s_count[23]                                                                                                                         ; Merged with Alarm:alm|freqDivider:freqDiv2|s_count[23]                                                        ;
; Clock:clk|freqDivider:freqDiv2|s_count[23]                                                                                                                                               ; Merged with Alarm:alm|freqDivider:freqDiv2|s_count[23]                                                        ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv2|s_count[19]                                                                                                                         ; Merged with Alarm:alm|freqDivider:freqDiv2|s_count[19]                                                        ;
; Clock:clk|freqDivider:freqDiv2|s_count[19]                                                                                                                                               ; Merged with Alarm:alm|freqDivider:freqDiv2|s_count[19]                                                        ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv2|s_count[18]                                                                                                                         ; Merged with Alarm:alm|freqDivider:freqDiv2|s_count[18]                                                        ;
; Clock:clk|freqDivider:freqDiv2|s_count[18]                                                                                                                                               ; Merged with Alarm:alm|freqDivider:freqDiv2|s_count[18]                                                        ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv2|s_count[16]                                                                                                                         ; Merged with Alarm:alm|freqDivider:freqDiv2|s_count[16]                                                        ;
; Clock:clk|freqDivider:freqDiv2|s_count[16]                                                                                                                                               ; Merged with Alarm:alm|freqDivider:freqDiv2|s_count[16]                                                        ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv2|s_count[15]                                                                                                                         ; Merged with Alarm:alm|freqDivider:freqDiv2|s_count[15]                                                        ;
; Clock:clk|freqDivider:freqDiv2|s_count[15]                                                                                                                                               ; Merged with Alarm:alm|freqDivider:freqDiv2|s_count[15]                                                        ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv2|s_count[11]                                                                                                                         ; Merged with Alarm:alm|freqDivider:freqDiv2|s_count[11]                                                        ;
; Clock:clk|freqDivider:freqDiv2|s_count[11]                                                                                                                                               ; Merged with Alarm:alm|freqDivider:freqDiv2|s_count[11]                                                        ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv2|s_count[10]                                                                                                                         ; Merged with Alarm:alm|freqDivider:freqDiv2|s_count[10]                                                        ;
; Clock:clk|freqDivider:freqDiv2|s_count[10]                                                                                                                                               ; Merged with Alarm:alm|freqDivider:freqDiv2|s_count[10]                                                        ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv2|s_count[9]                                                                                                                          ; Merged with Alarm:alm|freqDivider:freqDiv2|s_count[9]                                                         ;
; Clock:clk|freqDivider:freqDiv2|s_count[9]                                                                                                                                                ; Merged with Alarm:alm|freqDivider:freqDiv2|s_count[9]                                                         ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv2|s_count[8]                                                                                                                          ; Merged with Alarm:alm|freqDivider:freqDiv2|s_count[8]                                                         ;
; Clock:clk|freqDivider:freqDiv2|s_count[8]                                                                                                                                                ; Merged with Alarm:alm|freqDivider:freqDiv2|s_count[8]                                                         ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv2|s_count[5]                                                                                                                          ; Merged with Alarm:alm|freqDivider:freqDiv2|s_count[5]                                                         ;
; Clock:clk|freqDivider:freqDiv2|s_count[5]                                                                                                                                                ; Merged with Alarm:alm|freqDivider:freqDiv2|s_count[5]                                                         ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv2|s_count[22]                                                                                                                         ; Merged with Alarm:alm|freqDivider:freqDiv2|s_count[22]                                                        ;
; Clock:clk|freqDivider:freqDiv2|s_count[22]                                                                                                                                               ; Merged with Alarm:alm|freqDivider:freqDiv2|s_count[22]                                                        ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv2|s_count[21]                                                                                                                         ; Merged with Alarm:alm|freqDivider:freqDiv2|s_count[21]                                                        ;
; Clock:clk|freqDivider:freqDiv2|s_count[21]                                                                                                                                               ; Merged with Alarm:alm|freqDivider:freqDiv2|s_count[21]                                                        ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv2|s_count[20]                                                                                                                         ; Merged with Alarm:alm|freqDivider:freqDiv2|s_count[20]                                                        ;
; Clock:clk|freqDivider:freqDiv2|s_count[20]                                                                                                                                               ; Merged with Alarm:alm|freqDivider:freqDiv2|s_count[20]                                                        ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv2|s_count[17]                                                                                                                         ; Merged with Alarm:alm|freqDivider:freqDiv2|s_count[17]                                                        ;
; Clock:clk|freqDivider:freqDiv2|s_count[17]                                                                                                                                               ; Merged with Alarm:alm|freqDivider:freqDiv2|s_count[17]                                                        ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv2|s_count[14]                                                                                                                         ; Merged with Alarm:alm|freqDivider:freqDiv2|s_count[14]                                                        ;
; Clock:clk|freqDivider:freqDiv2|s_count[14]                                                                                                                                               ; Merged with Alarm:alm|freqDivider:freqDiv2|s_count[14]                                                        ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv2|s_count[13]                                                                                                                         ; Merged with Alarm:alm|freqDivider:freqDiv2|s_count[13]                                                        ;
; Clock:clk|freqDivider:freqDiv2|s_count[13]                                                                                                                                               ; Merged with Alarm:alm|freqDivider:freqDiv2|s_count[13]                                                        ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv2|s_count[12]                                                                                                                         ; Merged with Alarm:alm|freqDivider:freqDiv2|s_count[12]                                                        ;
; Clock:clk|freqDivider:freqDiv2|s_count[12]                                                                                                                                               ; Merged with Alarm:alm|freqDivider:freqDiv2|s_count[12]                                                        ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv2|s_count[7]                                                                                                                          ; Merged with Alarm:alm|freqDivider:freqDiv2|s_count[7]                                                         ;
; Clock:clk|freqDivider:freqDiv2|s_count[7]                                                                                                                                                ; Merged with Alarm:alm|freqDivider:freqDiv2|s_count[7]                                                         ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv2|s_count[6]                                                                                                                          ; Merged with Alarm:alm|freqDivider:freqDiv2|s_count[6]                                                         ;
; Clock:clk|freqDivider:freqDiv2|s_count[6]                                                                                                                                                ; Merged with Alarm:alm|freqDivider:freqDiv2|s_count[6]                                                         ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv2|s_count[4]                                                                                                                          ; Merged with Alarm:alm|freqDivider:freqDiv2|s_count[4]                                                         ;
; Clock:clk|freqDivider:freqDiv2|s_count[4]                                                                                                                                                ; Merged with Alarm:alm|freqDivider:freqDiv2|s_count[4]                                                         ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv2|s_count[3]                                                                                                                          ; Merged with Alarm:alm|freqDivider:freqDiv2|s_count[3]                                                         ;
; Clock:clk|freqDivider:freqDiv2|s_count[3]                                                                                                                                                ; Merged with Alarm:alm|freqDivider:freqDiv2|s_count[3]                                                         ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv2|s_count[2]                                                                                                                          ; Merged with Alarm:alm|freqDivider:freqDiv2|s_count[2]                                                         ;
; Clock:clk|freqDivider:freqDiv2|s_count[2]                                                                                                                                                ; Merged with Alarm:alm|freqDivider:freqDiv2|s_count[2]                                                         ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv2|s_count[1]                                                                                                                          ; Merged with Alarm:alm|freqDivider:freqDiv2|s_count[1]                                                         ;
; Clock:clk|freqDivider:freqDiv2|s_count[1]                                                                                                                                                ; Merged with Alarm:alm|freqDivider:freqDiv2|s_count[1]                                                         ;
; ChronometerDown:chronometerDown|freqDivider:freqDiv2|s_count[0]                                                                                                                          ; Merged with Alarm:alm|freqDivider:freqDiv2|s_count[0]                                                         ;
; Clock:clk|freqDivider:freqDiv2|s_count[0]                                                                                                                                                ; Merged with Alarm:alm|freqDivider:freqDiv2|s_count[0]                                                         ;
; lcd_tl:lcd|line0[0]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                        ;
; Alarm:alm|audio_tl:audio|audio_controller:ac|desired_config.volume[0]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac|desired_config.volume[0]                                                                                              ; Stuck at GND due to stuck port data_in                                                                        ;
; Alarm:alm|audio_tl:audio|sin_function:wave|factor_p_1[9]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                        ;
; ChronometerDown:chronometerDown|audio_tl:audio|sin_function:wave|factor_p_1[9]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                        ;
; Alarm:alm|audio_tl:audio|sin_function:wave|factor_p_1[0]                                                                                                                                 ; Merged with Alarm:alm|audio_tl:audio|sin_function:wave|factor_q_1[0]                                          ;
; Alarm:alm|audio_tl:audio|sin_function:wave|factor_p_2[0]                                                                                                                                 ; Merged with Alarm:alm|audio_tl:audio|sin_function:wave|factor_q_2[0]                                          ;
; Alarm:alm|audio_tl:audio|sin_function:wave|factor_p_3[0]                                                                                                                                 ; Merged with Alarm:alm|audio_tl:audio|sin_function:wave|factor_q_3[0]                                          ;
; Alarm:alm|audio_tl:audio|sin_function:wave|addr_p_1[0]                                                                                                                                   ; Merged with Alarm:alm|audio_tl:audio|sin_function:wave|addr_q_1[0]                                            ;
; Alarm:alm|audio_tl:audio|audio_controller:ac|current_config.line_in_gain[0]                                                                                                              ; Merged with Alarm:alm|audio_tl:audio|audio_controller:ac|current_config.volume[0]                             ;
; Alarm:alm|audio_tl:audio|audio_controller:ac|current_config.line_bypass                                                                                                                  ; Merged with Alarm:alm|audio_tl:audio|audio_controller:ac|current_config.volume[1]                             ;
; Alarm:alm|audio_tl:audio|audio_controller:ac|current_config.line_in_gain[4]                                                                                                              ; Merged with Alarm:alm|audio_tl:audio|audio_controller:ac|current_config.volume[6]                             ;
; ChronometerDown:chronometerDown|audio_tl:audio|sin_function:wave|factor_p_1[0]                                                                                                           ; Merged with ChronometerDown:chronometerDown|audio_tl:audio|sin_function:wave|factor_q_1[0]                    ;
; ChronometerDown:chronometerDown|audio_tl:audio|sin_function:wave|factor_p_2[0]                                                                                                           ; Merged with ChronometerDown:chronometerDown|audio_tl:audio|sin_function:wave|factor_q_2[0]                    ;
; ChronometerDown:chronometerDown|audio_tl:audio|sin_function:wave|factor_p_3[0]                                                                                                           ; Merged with ChronometerDown:chronometerDown|audio_tl:audio|sin_function:wave|factor_q_3[0]                    ;
; ChronometerDown:chronometerDown|audio_tl:audio|sin_function:wave|addr_p_1[0]                                                                                                             ; Merged with ChronometerDown:chronometerDown|audio_tl:audio|sin_function:wave|addr_q_1[0]                      ;
; ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac|current_config.line_in_gain[0]                                                                                        ; Merged with ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac|current_config.volume[0]       ;
; ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac|current_config.line_bypass                                                                                            ; Merged with ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac|current_config.volume[1]       ;
; ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac|current_config.line_in_gain[4]                                                                                        ; Merged with ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac|current_config.volume[6]       ;
; Alarm:alm|audio_tl:audio|audio_controller:ac|audio_i2c_controller:i2c|data_to_write[0]                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                        ;
; ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac|audio_i2c_controller:i2c|data_to_write[0]                                                                             ; Stuck at VCC due to stuck port data_in                                                                        ;
; Alarm:alm|audio_tl:audio|audio_controller:ac|current_config.volume[1]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                        ;
; ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac|current_config.volume[1]                                                                                              ; Stuck at GND due to stuck port data_in                                                                        ;
; Alarm:alm|audio_tl:audio|audio_controller:ac|current_config.volume[6]                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                        ;
; ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac|current_config.volume[6]                                                                                              ; Stuck at VCC due to stuck port data_in                                                                        ;
; lcd_tl:lcd|line0[13]                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                        ;
; lcd_tl:lcd|line0[69]                                                                                                                                                                     ; Merged with lcd_tl:lcd|line0[120]                                                                             ;
; lcd_tl:lcd|line0[85]                                                                                                                                                                     ; Merged with lcd_tl:lcd|line0[105]                                                                             ;
; lcd_tl:lcd|line0[29]                                                                                                                                                                     ; Merged with lcd_tl:lcd|line0[24]                                                                              ;
; Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[0]                                                                                                                                     ; Merged with freqDivider:freqDiv|s_count[0]                                                                    ;
; Alarm:alm|freqDivider:freqDiv2|s_count[0]                                                                                                                                                ; Merged with freqDivider:freqDiv|s_count[0]                                                                    ;
; Alarm:alm|freqDivider:freqDiv3|s_count[0]                                                                                                                                                ; Merged with freqDivider:freqDiv|s_count[0]                                                                    ;
; Chronometer:chronometer|freqDivider:freqDiv2|s_count[0]                                                                                                                                  ; Merged with freqDivider:freqDiv|s_count[0]                                                                    ;
; Alarm:alm|freqDivider:freqDiv2|s_count[1]                                                                                                                                                ; Merged with freqDivider:freqDiv|s_count[1]                                                                    ;
; Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[1]                                                                                                                                     ; Merged with freqDivider:freqDiv|s_count[1]                                                                    ;
; Alarm:alm|freqDivider:freqDiv3|s_count[1]                                                                                                                                                ; Merged with freqDivider:freqDiv|s_count[1]                                                                    ;
; Chronometer:chronometer|freqDivider:freqDiv2|s_count[1]                                                                                                                                  ; Merged with freqDivider:freqDiv|s_count[1]                                                                    ;
; Alarm:alm|freqDivider:freqDiv2|s_count[2]                                                                                                                                                ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[2]                                              ;
; Alarm:alm|freqDivider:freqDiv3|s_count[2]                                                                                                                                                ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[2]                                              ;
; Chronometer:chronometer|freqDivider:freqDiv2|s_count[2]                                                                                                                                  ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[2]                                              ;
; Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[2]                                                                                                                                     ; Merged with freqDivider:freqDiv|s_count[2]                                                                    ;
; Chronometer:chronometer|freqDivider:freqDiv2|s_count[3]                                                                                                                                  ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[3]                                              ;
; Alarm:alm|freqDivider:freqDiv2|s_count[3]                                                                                                                                                ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[3]                                              ;
; Alarm:alm|freqDivider:freqDiv3|s_count[3]                                                                                                                                                ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[3]                                              ;
; Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[3]                                                                                                                                     ; Merged with freqDivider:freqDiv|s_count[3]                                                                    ;
; Alarm:alm|freqDivider:freqDiv2|s_count[4]                                                                                                                                                ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[4]                                              ;
; Chronometer:chronometer|freqDivider:freqDiv2|s_count[4]                                                                                                                                  ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[4]                                              ;
; Alarm:alm|freqDivider:freqDiv3|s_count[4]                                                                                                                                                ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[4]                                              ;
; Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[4]                                                                                                                                     ; Merged with freqDivider:freqDiv|s_count[4]                                                                    ;
; Alarm:alm|freqDivider:freqDiv3|s_count[5]                                                                                                                                                ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[5]                                              ;
; Alarm:alm|freqDivider:freqDiv2|s_count[5]                                                                                                                                                ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[5]                                              ;
; Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[5]                                                                                                                                     ; Merged with freqDivider:freqDiv|s_count[5]                                                                    ;
; Alarm:alm|freqDivider:freqDiv3|s_count[6]                                                                                                                                                ; Merged with Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[6]                                              ;
; Alarm:alm|Clock:clkIn|freqDivider:freqDiv|s_count[6]                                                                                                                                     ; Merged with freqDivider:freqDiv|s_count[6]                                                                    ;
; Total Number of Removed Registers = 689                                                                                                                                                  ;                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------+
; Register name                                                                               ; Reason for Removal        ; Registers Removed due to This Register                                                       ;
+---------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------+
; Alarm:alm|Clock:clkIn|freqDivider:freqDiv2|s_count[28]                                      ; Lost Fanouts              ; Alarm:alm|Clock:clkIn|freqDivider:freqDiv2|s_count[27],                                      ;
;                                                                                             ;                           ; Alarm:alm|Clock:clkIn|freqDivider:freqDiv2|s_count[26],                                      ;
;                                                                                             ;                           ; Alarm:alm|Clock:clkIn|freqDivider:freqDiv2|s_count[25],                                      ;
;                                                                                             ;                           ; Alarm:alm|Clock:clkIn|freqDivider:freqDiv2|s_count[29],                                      ;
;                                                                                             ;                           ; Alarm:alm|Clock:clkIn|freqDivider:freqDiv2|s_count[30]                                       ;
; Alarm:alm|audio_tl:audio|audio_controller:ac|desired_config.volume[4]                       ; Stuck at GND              ; Alarm:alm|audio_tl:audio|audio_controller:ac|current_config.volume[1],                       ;
;                                                                                             ; due to stuck port data_in ; Alarm:alm|audio_tl:audio|audio_controller:ac|current_config.volume[6]                        ;
; ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac|desired_config.volume[4] ; Stuck at GND              ; ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac|current_config.volume[1], ;
;                                                                                             ; due to stuck port data_in ; ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac|current_config.volume[6]  ;
; Alarm:alm|Clock:clkIn|debouncer:db3|level                                                   ; Lost Fanouts              ; Alarm:alm|Clock:clkIn|debouncer:db3|timer_counter,                                           ;
;                                                                                             ;                           ; Alarm:alm|Clock:clkIn|debouncer:db3|sampled_dirty                                            ;
; Alarm:alm|Clock:clkIn|debouncer:db1|level                                                   ; Lost Fanouts              ; Alarm:alm|Clock:clkIn|debouncer:db1|timer_counter,                                           ;
;                                                                                             ;                           ; Alarm:alm|Clock:clkIn|debouncer:db1|sampled_dirty                                            ;
; Alarm:alm|Clock:clkIn|debouncer:db0|level                                                   ; Lost Fanouts              ; Alarm:alm|Clock:clkIn|debouncer:db0|timer_counter,                                           ;
;                                                                                             ;                           ; Alarm:alm|Clock:clkIn|debouncer:db0|sampled_dirty                                            ;
; Alarm:alm|Clock:clkIn|cur_sel[0]                                                            ; Lost Fanouts              ; Alarm:alm|Clock:clkIn|freqDivider:freqDiv2|clkOut                                            ;
+---------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1418  ;
; Number of registers using Synchronous Clear  ; 57    ;
; Number of registers using Synchronous Load   ; 186   ;
; Number of registers using Asynchronous Clear ; 2     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 662   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                          ;
+---------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                           ; Fan out ;
+---------------------------------------------------------------------------------------------+---------+
; lcd_tl:lcd|lcd_controller:c|reset_counter[16]                                               ; 2       ;
; lcd_tl:lcd|lcd_controller:c|reset_counter[17]                                               ; 2       ;
; lcd_tl:lcd|lcd_controller:c|reset_counter[18]                                               ; 2       ;
; lcd_tl:lcd|lcd_controller:c|reset_counter[19]                                               ; 2       ;
; lcd_tl:lcd|lcd_controller:c|reset_counter[6]                                                ; 2       ;
; lcd_tl:lcd|lcd_controller:c|reset_counter[9]                                                ; 2       ;
; lcd_tl:lcd|lcd_controller:c|reset_counter[14]                                               ; 2       ;
; Chronometer:chronometer|set[0]                                                              ; 2       ;
; Chronometer:chronometer|set[31]                                                             ; 37      ;
; Clock:clk|am                                                                                ; 8       ;
; ChronometerDown:chronometerDown|sec[5]                                                      ; 16      ;
; ChronometerDown:chronometerDown|sec[4]                                                      ; 15      ;
; ChronometerDown:chronometerDown|sec[3]                                                      ; 13      ;
; ChronometerDown:chronometerDown|sec[1]                                                      ; 12      ;
; ChronometerDown:chronometerDown|sec[0]                                                      ; 12      ;
; ChronometerDown:chronometerDown|min[5]                                                      ; 16      ;
; ChronometerDown:chronometerDown|min[4]                                                      ; 15      ;
; ChronometerDown:chronometerDown|min[3]                                                      ; 14      ;
; ChronometerDown:chronometerDown|min[1]                                                      ; 9       ;
; ChronometerDown:chronometerDown|min[0]                                                      ; 11      ;
; ChronometerDown:chronometerDown|hour[6]                                                     ; 20      ;
; ChronometerDown:chronometerDown|hour[5]                                                     ; 26      ;
; ChronometerDown:chronometerDown|hour[1]                                                     ; 20      ;
; ChronometerDown:chronometerDown|hour[0]                                                     ; 12      ;
; Alarm:alm|Clock:clkIn|am                                                                    ; 4       ;
; lcd_tl:lcd|line0[101]                                                                       ; 3       ;
; lcd_tl:lcd|line0[45]                                                                        ; 2       ;
; ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac|delay[16]                ; 21      ;
; ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac|delay[5]                 ; 2       ;
; ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac|delay[7]                 ; 2       ;
; ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac|delay[9]                 ; 2       ;
; ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac|delay[10]                ; 2       ;
; ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac|delay[15]                ; 2       ;
; Alarm:alm|audio_tl:audio|audio_controller:ac|delay[16]                                      ; 21      ;
; Alarm:alm|audio_tl:audio|audio_controller:ac|delay[5]                                       ; 2       ;
; Alarm:alm|audio_tl:audio|audio_controller:ac|delay[7]                                       ; 2       ;
; Alarm:alm|audio_tl:audio|audio_controller:ac|delay[9]                                       ; 2       ;
; Alarm:alm|audio_tl:audio|audio_controller:ac|delay[10]                                      ; 2       ;
; Alarm:alm|audio_tl:audio|audio_controller:ac|delay[15]                                      ; 2       ;
; ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac|current_config.volume[0] ; 6       ;
; Alarm:alm|audio_tl:audio|audio_controller:ac|current_config.volume[0]                       ; 6       ;
; Total number of inverted registers = 41                                                     ;         ;
+---------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                          ;
+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------+------+
; Register Name                                                                     ; Megafunction                                                               ; Type ;
+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------+------+
; Alarm:alm|audio_tl:audio|sin_function:wave|value_p_2[0..15]                       ; Alarm:alm|audio_tl:audio|sin_function:wave|rom_rtl_0                       ; RAM  ;
; Alarm:alm|audio_tl:audio|sin_function:wave|value_q_2[0..15]                       ; Alarm:alm|audio_tl:audio|sin_function:wave|rom_rtl_0                       ; RAM  ;
; ChronometerDown:chronometerDown|audio_tl:audio|sin_function:wave|value_p_2[0..15] ; ChronometerDown:chronometerDown|audio_tl:audio|sin_function:wave|rom_rtl_0 ; RAM  ;
; ChronometerDown:chronometerDown|audio_tl:audio|sin_function:wave|value_q_2[0..15] ; ChronometerDown:chronometerDown|audio_tl:audio|sin_function:wave|rom_rtl_0 ; RAM  ;
+-----------------------------------------------------------------------------------+----------------------------------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |baseClock|Alarm:alm|audio_tl:audio|audio_controller:ac|audio_i2c_controller:i2c|data_to_write[9]                        ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |baseClock|Alarm:alm|audio_tl:audio|audio_controller:ac|audio_i2c_controller:i2c|data_to_write[12]                       ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |baseClock|ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac|audio_i2c_controller:i2c|data_to_write[24] ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |baseClock|ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac|audio_i2c_controller:i2c|data_to_write[11] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |baseClock|ChronometerDown:chronometerDown|freqDivider:freqDiv|clkOut                                                    ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |baseClock|Alarm:alm|audio_tl:audio|audio_io:aio|dac_data[29]                                                            ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |baseClock|ChronometerDown:chronometerDown|audio_tl:audio|audio_io:aio|dac_data[31]                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |baseClock|Alarm:alm|freqDivider:freqDiv3|clkOut                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |baseClock|Alarm:alm|freqDivider:freqDiv2|clkOut                                                                         ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |baseClock|Alarm:alm|audio_tl:audio|audio_io:aio|n_bits[5]                                                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |baseClock|ChronometerDown:chronometerDown|audio_tl:audio|audio_io:aio|n_bits[0]                                         ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |baseClock|Chronometer:chronometer|lap[6]                                                                                ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |baseClock|Clock:clk|press[4]                                                                                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |baseClock|Chronometer:chronometer|press[6]                                                                              ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |baseClock|Chronometer:chronometer|set[26]                                                                               ;
; 5:1                ; 11 bits   ; 33 LEs        ; 22 LEs               ; 11 LEs                 ; Yes        ; |baseClock|lcd_tl:lcd|line0[96]                                                                                          ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |baseClock|Chronometer:chronometer|cs[1]                                                                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |baseClock|Alarm:alm|setMin                                                                                              ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |baseClock|Chronometer:chronometer|sec[5]                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |baseClock|Chronometer:chronometer|min[5]                                                                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |baseClock|ChronometerDown:chronometerDown|hour[2]                                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |baseClock|lcd_tl:lcd|lcd_controller:c|enable_counter[0]                                                                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |baseClock|lcd_tl:lcd|lcd_controller:c|delay_counter[13]                                                                 ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |baseClock|lcd_tl:lcd|lcd_controller:c|delay_counter[3]                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |baseClock|Alarm:alm|audio_tl:audio|audio_controller:ac|audio_i2c_controller:i2c|phase[1]                                ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |baseClock|Alarm:alm|audio_tl:audio|audio_controller:ac|audio_i2c_controller:i2c|counter[5]                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |baseClock|ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac|audio_i2c_controller:i2c|phase[1]          ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |baseClock|ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac|audio_i2c_controller:i2c|counter[3]        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |baseClock|ChronometerDown:chronometerDown|setSec                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |baseClock|Clock:clk|cur_sel[4]                                                                                          ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |baseClock|Alarm:alm|Set:almsetMin|s_count[5]                                                                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |baseClock|Alarm:alm|Set:almsetHour|s_count[19]                                                                          ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |baseClock|ChronometerDown:chronometerDown|Set:setSecs|s_count[0]                                                        ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |baseClock|ChronometerDown:chronometerDown|Set:setMins|s_count[14]                                                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |baseClock|ChronometerDown:chronometerDown|Set:setHours|s_count[16]                                                      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |baseClock|Alarm:alm|audio_tl:audio|audio_controller:ac|state[2]                                                         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |baseClock|ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac|state[1]                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |baseClock|Alarm:alm|Clock:clkIn|hour[1]                                                                                 ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |baseClock|Alarm:alm|Clock:clkIn|hour[4]                                                                                 ;
; 13:1               ; 5 bits    ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |baseClock|Clock:clk|sec[1]                                                                                              ;
; 14:1               ; 5 bits    ; 45 LEs        ; 20 LEs               ; 25 LEs                 ; Yes        ; |baseClock|Clock:clk|min[5]                                                                                              ;
; 23:1               ; 2 bits    ; 30 LEs        ; 16 LEs               ; 14 LEs                 ; Yes        ; |baseClock|Clock:clk|hour[4]                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |baseClock|Chronometer:chronometer|set[0]                                                                                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |baseClock|lcd_tl:lcd|line0[85]                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |baseClock|ChronometerDown:chronometerDown|hour[0]                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |baseClock|Alarm:alm|audio_tl:audio|audio_controller:ac|current_config.volume[0]                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |baseClock|ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac|current_config.volume[0]                   ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |baseClock|ChronometerDown:chronometerDown|sec[4]                                                                        ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |baseClock|ChronometerDown:chronometerDown|min[3]                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |baseClock|Alarm:alm|audio_tl:audio|audio_controller:ac|audio_i2c_controller:i2c|i2c_sclk                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |baseClock|ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac|audio_i2c_controller:i2c|i2c_sclk          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |baseClock|HEX0[0]                                                                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |baseClock|HEX0[2]                                                                                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |baseClock|HEX3[5]                                                                                                       ;
; 4:1                ; 34 bits   ; 68 LEs        ; 68 LEs               ; 0 LEs                  ; No         ; |baseClock|HEX5[3]                                                                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |baseClock|lcd_tl:lcd|lcd_controller:c|state                                                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |baseClock|HEX1[0]                                                                                                       ;
; 16:1               ; 2 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |baseClock|Chronometer:chronometer|Bin7SegDecoder:b7segL6|decOut_n[6]                                                    ;
; 17:1               ; 2 bits    ; 22 LEs        ; 16 LEs               ; 6 LEs                  ; No         ; |baseClock|Clock:clk|HEX2                                                                                                ;
; 17:1               ; 2 bits    ; 22 LEs        ; 16 LEs               ; 6 LEs                  ; No         ; |baseClock|ChronometerDown:chronometerDown|HEX2                                                                          ;
; 17:1               ; 2 bits    ; 22 LEs        ; 16 LEs               ; 6 LEs                  ; No         ; |baseClock|Clock:clk|HEX4                                                                                                ;
; 17:1               ; 2 bits    ; 22 LEs        ; 16 LEs               ; 6 LEs                  ; No         ; |baseClock|ChronometerDown:chronometerDown|HEX4                                                                          ;
; 17:1               ; 2 bits    ; 22 LEs        ; 16 LEs               ; 6 LEs                  ; No         ; |baseClock|Alarm:alm|HEX4                                                                                                ;
; 17:1               ; 5 bits    ; 55 LEs        ; 25 LEs               ; 30 LEs                 ; No         ; |baseClock|Clock:clk|HEX7                                                                                                ;
; 17:1               ; 2 bits    ; 22 LEs        ; 16 LEs               ; 6 LEs                  ; No         ; |baseClock|Clock:clk|HEX6                                                                                                ;
; 17:1               ; 2 bits    ; 22 LEs        ; 16 LEs               ; 6 LEs                  ; No         ; |baseClock|ChronometerDown:chronometerDown|HEX6                                                                          ;
; 17:1               ; 5 bits    ; 55 LEs        ; 25 LEs               ; 30 LEs                 ; No         ; |baseClock|Alarm:alm|HEX7                                                                                                ;
; 17:1               ; 2 bits    ; 22 LEs        ; 16 LEs               ; 6 LEs                  ; No         ; |baseClock|Alarm:alm|HEX6                                                                                                ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |baseClock|Alarm:alm|audio_tl:audio|audio_controller:ac|audio_i2c_controller:i2c|state                                   ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |baseClock|ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac|audio_i2c_controller:i2c|state             ;
; 33:1               ; 3 bits    ; 66 LEs        ; 39 LEs               ; 27 LEs                 ; No         ; |baseClock|Clock:clk|HEX3                                                                                                ;
; 33:1               ; 3 bits    ; 66 LEs        ; 39 LEs               ; 27 LEs                 ; No         ; |baseClock|ChronometerDown:chronometerDown|HEX3                                                                          ;
; 33:1               ; 3 bits    ; 66 LEs        ; 39 LEs               ; 27 LEs                 ; No         ; |baseClock|Clock:clk|HEX5                                                                                                ;
; 33:1               ; 3 bits    ; 66 LEs        ; 39 LEs               ; 27 LEs                 ; No         ; |baseClock|ChronometerDown:chronometerDown|HEX5                                                                          ;
; 33:1               ; 3 bits    ; 66 LEs        ; 39 LEs               ; 27 LEs                 ; No         ; |baseClock|Alarm:alm|HEX5                                                                                                ;
; 64:1               ; 2 bits    ; 84 LEs        ; 44 LEs               ; 40 LEs                 ; No         ; |baseClock|Chronometer:chronometer|Bin7SegDecoder:b7segH6|decOut_n[3]                                                    ;
; 65:1               ; 2 bits    ; 86 LEs        ; 46 LEs               ; 40 LEs                 ; No         ; |baseClock|ChronometerDown:chronometerDown|HEX7                                                                          ;
; 32:1               ; 2 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; No         ; |baseClock|Chronometer:chronometer|HEX0                                                                                  ;
; 32:1               ; 2 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; No         ; |baseClock|Chronometer:chronometer|HEX2                                                                                  ;
; 32:1               ; 2 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; No         ; |baseClock|Chronometer:chronometer|HEX4                                                                                  ;
; 48:1               ; 2 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; No         ; |baseClock|Chronometer:chronometer|HEX3                                                                                  ;
; 48:1               ; 2 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; No         ; |baseClock|Chronometer:chronometer|HEX5                                                                                  ;
; 80:1               ; 2 bits    ; 106 LEs       ; 64 LEs               ; 42 LEs                 ; No         ; |baseClock|Chronometer:chronometer|HEX1                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac|audio_i2c_controller:i2c ;
+--------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment         ; Value ; From ; To                                                                             ;
+--------------------+-------+------+--------------------------------------------------------------------------------+
; SAFE_STATE_MACHINE ; on    ; -    ; state                                                                          ;
+--------------------+-------+------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for Alarm:alm|audio_tl:audio|audio_controller:ac|audio_i2c_controller:i2c ;
+--------------------+-------+------+----------------------------------------------------------+
; Assignment         ; Value ; From ; To                                                       ;
+--------------------+-------+------+----------------------------------------------------------+
; SAFE_STATE_MACHINE ; on    ; -    ; state                                                    ;
+--------------------+-------+------+----------------------------------------------------------+


+----------------------------------------------------+
; Source assignments for lcd_tl:lcd|lcd_controller:c ;
+--------------------+-------+------+----------------+
; Assignment         ; Value ; From ; To             ;
+--------------------+-------+------+----------------+
; SAFE_STATE_MACHINE ; on    ; -    ; state          ;
+--------------------+-------+------+----------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Alarm:alm|audio_tl:audio|sin_function:wave|altsyncram:rom_rtl_0|altsyncram_2gp1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ChronometerDown:chronometerDown|audio_tl:audio|sin_function:wave|altsyncram:rom_rtl_0|altsyncram_2gp1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Clock:clk|freqDivider:freqDiv ;
+----------------+----------+------------------------------------------------+
; Parameter Name ; Value    ; Type                                           ;
+----------------+----------+------------------------------------------------+
; div_factor     ; 50000000 ; Signed Integer                                 ;
+----------------+----------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Clock:clk|freqDivider:freqDiv2 ;
+----------------+----------+-------------------------------------------------+
; Parameter Name ; Value    ; Type                                            ;
+----------------+----------+-------------------------------------------------+
; div_factor     ; 15000000 ; Signed Integer                                  ;
+----------------+----------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Clock:clk|debouncer:db0 ;
+-----------------+------------+---------------------------------------+
; Parameter Name  ; Value      ; Type                                  ;
+-----------------+------------+---------------------------------------+
; clock_frequency ; 50000000.0 ; Signed Float                          ;
; window_duration ; 0.0        ; Signed Float                          ;
; initial_level   ; '0'        ; Enumerated                            ;
+-----------------+------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Clock:clk|debouncer:db1 ;
+-----------------+------------+---------------------------------------+
; Parameter Name  ; Value      ; Type                                  ;
+-----------------+------------+---------------------------------------+
; clock_frequency ; 50000000.0 ; Signed Float                          ;
; window_duration ; 0.0        ; Signed Float                          ;
; initial_level   ; '0'        ; Enumerated                            ;
+-----------------+------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Clock:clk|debouncer:db3 ;
+-----------------+------------+---------------------------------------+
; Parameter Name  ; Value      ; Type                                  ;
+-----------------+------------+---------------------------------------+
; clock_frequency ; 50000000.0 ; Signed Float                          ;
; window_duration ; 0.0        ; Signed Float                          ;
; initial_level   ; '0'        ; Enumerated                            ;
+-----------------+------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Chronometer:chronometer|freqDivider:freqDiv ;
+----------------+----------+--------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                         ;
+----------------+----------+--------------------------------------------------------------+
; div_factor     ; 50000000 ; Signed Integer                                               ;
+----------------+----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Chronometer:chronometer|freqDivider:freqDiv2 ;
+----------------+--------+-----------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                            ;
+----------------+--------+-----------------------------------------------------------------+
; div_factor     ; 500000 ; Signed Integer                                                  ;
+----------------+--------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Chronometer:chronometer|debouncer:db0 ;
+-----------------+------------+-----------------------------------------------------+
; Parameter Name  ; Value      ; Type                                                ;
+-----------------+------------+-----------------------------------------------------+
; clock_frequency ; 50000000.0 ; Signed Float                                        ;
; window_duration ; 0.0        ; Signed Float                                        ;
; initial_level   ; '0'        ; Enumerated                                          ;
+-----------------+------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Chronometer:chronometer|debouncer:db1 ;
+-----------------+------------+-----------------------------------------------------+
; Parameter Name  ; Value      ; Type                                                ;
+-----------------+------------+-----------------------------------------------------+
; clock_frequency ; 50000000.0 ; Signed Float                                        ;
; window_duration ; 0.0        ; Signed Float                                        ;
; initial_level   ; '0'        ; Enumerated                                          ;
+-----------------+------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ChronometerDown:chronometerDown|freqDivider:freqDiv ;
+----------------+----------+----------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                 ;
+----------------+----------+----------------------------------------------------------------------+
; div_factor     ; 50000000 ; Signed Integer                                                       ;
+----------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ChronometerDown:chronometerDown|freqDivider:freqDiv2 ;
+----------------+----------+-----------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                  ;
+----------------+----------+-----------------------------------------------------------------------+
; div_factor     ; 15000000 ; Signed Integer                                                        ;
+----------------+----------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ChronometerDown:chronometerDown|freqDivider:freqDiv3 ;
+----------------+----------+-----------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                  ;
+----------------+----------+-----------------------------------------------------------------------+
; div_factor     ; 10000000 ; Signed Integer                                                        ;
+----------------+----------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ChronometerDown:chronometerDown|debouncer:db0 ;
+-----------------+------------+-------------------------------------------------------------+
; Parameter Name  ; Value      ; Type                                                        ;
+-----------------+------------+-------------------------------------------------------------+
; clock_frequency ; 50000000.0 ; Signed Float                                                ;
; window_duration ; 0.0        ; Signed Float                                                ;
; initial_level   ; '0'        ; Enumerated                                                  ;
+-----------------+------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ChronometerDown:chronometerDown|debouncer:db1 ;
+-----------------+------------+-------------------------------------------------------------+
; Parameter Name  ; Value      ; Type                                                        ;
+-----------------+------------+-------------------------------------------------------------+
; clock_frequency ; 50000000.0 ; Signed Float                                                ;
; window_duration ; 0.0        ; Signed Float                                                ;
; initial_level   ; '0'        ; Enumerated                                                  ;
+-----------------+------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ChronometerDown:chronometerDown|debouncer:db3 ;
+-----------------+------------+-------------------------------------------------------------+
; Parameter Name  ; Value      ; Type                                                        ;
+-----------------+------------+-------------------------------------------------------------+
; clock_frequency ; 50000000.0 ; Signed Float                                                ;
; window_duration ; 0.0        ; Signed Float                                                ;
; initial_level   ; '0'        ; Enumerated                                                  ;
+-----------------+------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ChronometerDown:chronometerDown|Set:setSecs ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; max            ; 59    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ChronometerDown:chronometerDown|Set:setMins ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; max            ; 59    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ChronometerDown:chronometerDown|Set:setHours ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; max            ; 99    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ChronometerDown:chronometerDown|audio_tl:audio|clock_generator:clk ;
+----------------+-------------+----------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                             ;
+----------------+-------------+----------------------------------------------------------------------------------+
; frequency      ; 100000000.0 ; Signed Float                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ChronometerDown:chronometerDown|audio_tl:audio|clock_generator:clk|altpll:PLL ;
+-------------------------------+------------------------------+-------------------------------------------------------------+
; Parameter Name                ; Value                        ; Type                                                        ;
+-------------------------------+------------------------------+-------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                       ; Untyped                                                     ;
; PLL_TYPE                      ; AUTO                         ; Untyped                                                     ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=clock_auto ; Untyped                                                     ;
; QUALIFY_CONF_DONE             ; OFF                          ; Untyped                                                     ;
; COMPENSATE_CLOCK              ; CLK0                         ; Untyped                                                     ;
; SCAN_CHAIN                    ; LONG                         ; Untyped                                                     ;
; PRIMARY_CLOCK                 ; INCLK0                       ; Untyped                                                     ;
; INCLK0_INPUT_FREQUENCY        ; 20000                        ; Signed Integer                                              ;
; INCLK1_INPUT_FREQUENCY        ; 0                            ; Untyped                                                     ;
; GATE_LOCK_SIGNAL              ; NO                           ; Untyped                                                     ;
; GATE_LOCK_COUNTER             ; 0                            ; Untyped                                                     ;
; LOCK_HIGH                     ; 1                            ; Untyped                                                     ;
; LOCK_LOW                      ; 1                            ; Untyped                                                     ;
; VALID_LOCK_MULTIPLIER         ; 1                            ; Untyped                                                     ;
; INVALID_LOCK_MULTIPLIER       ; 5                            ; Untyped                                                     ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                          ; Untyped                                                     ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                          ; Untyped                                                     ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                          ; Untyped                                                     ;
; SKIP_VCO                      ; OFF                          ; Untyped                                                     ;
; SWITCH_OVER_COUNTER           ; 0                            ; Untyped                                                     ;
; SWITCH_OVER_TYPE              ; AUTO                         ; Untyped                                                     ;
; FEEDBACK_SOURCE               ; EXTCLK0                      ; Untyped                                                     ;
; BANDWIDTH                     ; 0                            ; Untyped                                                     ;
; BANDWIDTH_TYPE                ; AUTO                         ; Untyped                                                     ;
; SPREAD_FREQUENCY              ; 0                            ; Untyped                                                     ;
; DOWN_SPREAD                   ; 0                            ; Untyped                                                     ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                          ; Untyped                                                     ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                          ; Untyped                                                     ;
; CLK9_MULTIPLY_BY              ; 0                            ; Untyped                                                     ;
; CLK8_MULTIPLY_BY              ; 0                            ; Untyped                                                     ;
; CLK7_MULTIPLY_BY              ; 0                            ; Untyped                                                     ;
; CLK6_MULTIPLY_BY              ; 0                            ; Untyped                                                     ;
; CLK5_MULTIPLY_BY              ; 1                            ; Untyped                                                     ;
; CLK4_MULTIPLY_BY              ; 1                            ; Untyped                                                     ;
; CLK3_MULTIPLY_BY              ; 1                            ; Untyped                                                     ;
; CLK2_MULTIPLY_BY              ; 1                            ; Untyped                                                     ;
; CLK1_MULTIPLY_BY              ; 1                            ; Untyped                                                     ;
; CLK0_MULTIPLY_BY              ; 100000000                    ; Signed Integer                                              ;
; CLK9_DIVIDE_BY                ; 0                            ; Untyped                                                     ;
; CLK8_DIVIDE_BY                ; 0                            ; Untyped                                                     ;
; CLK7_DIVIDE_BY                ; 0                            ; Untyped                                                     ;
; CLK6_DIVIDE_BY                ; 0                            ; Untyped                                                     ;
; CLK5_DIVIDE_BY                ; 1                            ; Untyped                                                     ;
; CLK4_DIVIDE_BY                ; 1                            ; Untyped                                                     ;
; CLK3_DIVIDE_BY                ; 1                            ; Untyped                                                     ;
; CLK2_DIVIDE_BY                ; 1                            ; Untyped                                                     ;
; CLK1_DIVIDE_BY                ; 1                            ; Untyped                                                     ;
; CLK0_DIVIDE_BY                ; 50000000                     ; Signed Integer                                              ;
; CLK9_PHASE_SHIFT              ; 0                            ; Untyped                                                     ;
; CLK8_PHASE_SHIFT              ; 0                            ; Untyped                                                     ;
; CLK7_PHASE_SHIFT              ; 0                            ; Untyped                                                     ;
; CLK6_PHASE_SHIFT              ; 0                            ; Untyped                                                     ;
; CLK5_PHASE_SHIFT              ; 0                            ; Untyped                                                     ;
; CLK4_PHASE_SHIFT              ; 0                            ; Untyped                                                     ;
; CLK3_PHASE_SHIFT              ; 0                            ; Untyped                                                     ;
; CLK2_PHASE_SHIFT              ; 0                            ; Untyped                                                     ;
; CLK1_PHASE_SHIFT              ; 0                            ; Untyped                                                     ;
; CLK0_PHASE_SHIFT              ; 0                            ; Untyped                                                     ;
; CLK5_TIME_DELAY               ; 0                            ; Untyped                                                     ;
; CLK4_TIME_DELAY               ; 0                            ; Untyped                                                     ;
; CLK3_TIME_DELAY               ; 0                            ; Untyped                                                     ;
; CLK2_TIME_DELAY               ; 0                            ; Untyped                                                     ;
; CLK1_TIME_DELAY               ; 0                            ; Untyped                                                     ;
; CLK0_TIME_DELAY               ; 0                            ; Untyped                                                     ;
; CLK9_DUTY_CYCLE               ; 50                           ; Untyped                                                     ;
; CLK8_DUTY_CYCLE               ; 50                           ; Untyped                                                     ;
; CLK7_DUTY_CYCLE               ; 50                           ; Untyped                                                     ;
; CLK6_DUTY_CYCLE               ; 50                           ; Untyped                                                     ;
; CLK5_DUTY_CYCLE               ; 50                           ; Untyped                                                     ;
; CLK4_DUTY_CYCLE               ; 50                           ; Untyped                                                     ;
; CLK3_DUTY_CYCLE               ; 50                           ; Untyped                                                     ;
; CLK2_DUTY_CYCLE               ; 50                           ; Untyped                                                     ;
; CLK1_DUTY_CYCLE               ; 50                           ; Untyped                                                     ;
; CLK0_DUTY_CYCLE               ; 50                           ; Signed Integer                                              ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                                     ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                                     ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                                     ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                                     ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                                     ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                                     ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                                     ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                                     ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                                     ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                                     ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                                     ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                                     ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                                     ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                                     ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                                     ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                                     ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                                     ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                                     ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                                     ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                                     ;
; LOCK_WINDOW_UI                ;  0.05                        ; Untyped                                                     ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                       ; Untyped                                                     ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                       ; Untyped                                                     ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                       ; Untyped                                                     ;
; DPA_MULTIPLY_BY               ; 0                            ; Untyped                                                     ;
; DPA_DIVIDE_BY                 ; 1                            ; Untyped                                                     ;
; DPA_DIVIDER                   ; 0                            ; Untyped                                                     ;
; EXTCLK3_MULTIPLY_BY           ; 1                            ; Untyped                                                     ;
; EXTCLK2_MULTIPLY_BY           ; 1                            ; Untyped                                                     ;
; EXTCLK1_MULTIPLY_BY           ; 1                            ; Untyped                                                     ;
; EXTCLK0_MULTIPLY_BY           ; 1                            ; Untyped                                                     ;
; EXTCLK3_DIVIDE_BY             ; 1                            ; Untyped                                                     ;
; EXTCLK2_DIVIDE_BY             ; 1                            ; Untyped                                                     ;
; EXTCLK1_DIVIDE_BY             ; 1                            ; Untyped                                                     ;
; EXTCLK0_DIVIDE_BY             ; 1                            ; Untyped                                                     ;
; EXTCLK3_PHASE_SHIFT           ; 0                            ; Untyped                                                     ;
; EXTCLK2_PHASE_SHIFT           ; 0                            ; Untyped                                                     ;
; EXTCLK1_PHASE_SHIFT           ; 0                            ; Untyped                                                     ;
; EXTCLK0_PHASE_SHIFT           ; 0                            ; Untyped                                                     ;
; EXTCLK3_TIME_DELAY            ; 0                            ; Untyped                                                     ;
; EXTCLK2_TIME_DELAY            ; 0                            ; Untyped                                                     ;
; EXTCLK1_TIME_DELAY            ; 0                            ; Untyped                                                     ;
; EXTCLK0_TIME_DELAY            ; 0                            ; Untyped                                                     ;
; EXTCLK3_DUTY_CYCLE            ; 50                           ; Untyped                                                     ;
; EXTCLK2_DUTY_CYCLE            ; 50                           ; Untyped                                                     ;
; EXTCLK1_DUTY_CYCLE            ; 50                           ; Untyped                                                     ;
; EXTCLK0_DUTY_CYCLE            ; 50                           ; Untyped                                                     ;
; VCO_MULTIPLY_BY               ; 0                            ; Untyped                                                     ;
; VCO_DIVIDE_BY                 ; 0                            ; Untyped                                                     ;
; SCLKOUT0_PHASE_SHIFT          ; 0                            ; Untyped                                                     ;
; SCLKOUT1_PHASE_SHIFT          ; 0                            ; Untyped                                                     ;
; VCO_MIN                       ; 0                            ; Untyped                                                     ;
; VCO_MAX                       ; 0                            ; Untyped                                                     ;
; VCO_CENTER                    ; 0                            ; Untyped                                                     ;
; PFD_MIN                       ; 0                            ; Untyped                                                     ;
; PFD_MAX                       ; 0                            ; Untyped                                                     ;
; M_INITIAL                     ; 0                            ; Untyped                                                     ;
; M                             ; 0                            ; Untyped                                                     ;
; N                             ; 1                            ; Untyped                                                     ;
; M2                            ; 1                            ; Untyped                                                     ;
; N2                            ; 1                            ; Untyped                                                     ;
; SS                            ; 1                            ; Untyped                                                     ;
; C0_HIGH                       ; 0                            ; Untyped                                                     ;
; C1_HIGH                       ; 0                            ; Untyped                                                     ;
; C2_HIGH                       ; 0                            ; Untyped                                                     ;
; C3_HIGH                       ; 0                            ; Untyped                                                     ;
; C4_HIGH                       ; 0                            ; Untyped                                                     ;
; C5_HIGH                       ; 0                            ; Untyped                                                     ;
; C6_HIGH                       ; 0                            ; Untyped                                                     ;
; C7_HIGH                       ; 0                            ; Untyped                                                     ;
; C8_HIGH                       ; 0                            ; Untyped                                                     ;
; C9_HIGH                       ; 0                            ; Untyped                                                     ;
; C0_LOW                        ; 0                            ; Untyped                                                     ;
; C1_LOW                        ; 0                            ; Untyped                                                     ;
; C2_LOW                        ; 0                            ; Untyped                                                     ;
; C3_LOW                        ; 0                            ; Untyped                                                     ;
; C4_LOW                        ; 0                            ; Untyped                                                     ;
; C5_LOW                        ; 0                            ; Untyped                                                     ;
; C6_LOW                        ; 0                            ; Untyped                                                     ;
; C7_LOW                        ; 0                            ; Untyped                                                     ;
; C8_LOW                        ; 0                            ; Untyped                                                     ;
; C9_LOW                        ; 0                            ; Untyped                                                     ;
; C0_INITIAL                    ; 0                            ; Untyped                                                     ;
; C1_INITIAL                    ; 0                            ; Untyped                                                     ;
; C2_INITIAL                    ; 0                            ; Untyped                                                     ;
; C3_INITIAL                    ; 0                            ; Untyped                                                     ;
; C4_INITIAL                    ; 0                            ; Untyped                                                     ;
; C5_INITIAL                    ; 0                            ; Untyped                                                     ;
; C6_INITIAL                    ; 0                            ; Untyped                                                     ;
; C7_INITIAL                    ; 0                            ; Untyped                                                     ;
; C8_INITIAL                    ; 0                            ; Untyped                                                     ;
; C9_INITIAL                    ; 0                            ; Untyped                                                     ;
; C0_MODE                       ; BYPASS                       ; Untyped                                                     ;
; C1_MODE                       ; BYPASS                       ; Untyped                                                     ;
; C2_MODE                       ; BYPASS                       ; Untyped                                                     ;
; C3_MODE                       ; BYPASS                       ; Untyped                                                     ;
; C4_MODE                       ; BYPASS                       ; Untyped                                                     ;
; C5_MODE                       ; BYPASS                       ; Untyped                                                     ;
; C6_MODE                       ; BYPASS                       ; Untyped                                                     ;
; C7_MODE                       ; BYPASS                       ; Untyped                                                     ;
; C8_MODE                       ; BYPASS                       ; Untyped                                                     ;
; C9_MODE                       ; BYPASS                       ; Untyped                                                     ;
; C0_PH                         ; 0                            ; Untyped                                                     ;
; C1_PH                         ; 0                            ; Untyped                                                     ;
; C2_PH                         ; 0                            ; Untyped                                                     ;
; C3_PH                         ; 0                            ; Untyped                                                     ;
; C4_PH                         ; 0                            ; Untyped                                                     ;
; C5_PH                         ; 0                            ; Untyped                                                     ;
; C6_PH                         ; 0                            ; Untyped                                                     ;
; C7_PH                         ; 0                            ; Untyped                                                     ;
; C8_PH                         ; 0                            ; Untyped                                                     ;
; C9_PH                         ; 0                            ; Untyped                                                     ;
; L0_HIGH                       ; 1                            ; Untyped                                                     ;
; L1_HIGH                       ; 1                            ; Untyped                                                     ;
; G0_HIGH                       ; 1                            ; Untyped                                                     ;
; G1_HIGH                       ; 1                            ; Untyped                                                     ;
; G2_HIGH                       ; 1                            ; Untyped                                                     ;
; G3_HIGH                       ; 1                            ; Untyped                                                     ;
; E0_HIGH                       ; 1                            ; Untyped                                                     ;
; E1_HIGH                       ; 1                            ; Untyped                                                     ;
; E2_HIGH                       ; 1                            ; Untyped                                                     ;
; E3_HIGH                       ; 1                            ; Untyped                                                     ;
; L0_LOW                        ; 1                            ; Untyped                                                     ;
; L1_LOW                        ; 1                            ; Untyped                                                     ;
; G0_LOW                        ; 1                            ; Untyped                                                     ;
; G1_LOW                        ; 1                            ; Untyped                                                     ;
; G2_LOW                        ; 1                            ; Untyped                                                     ;
; G3_LOW                        ; 1                            ; Untyped                                                     ;
; E0_LOW                        ; 1                            ; Untyped                                                     ;
; E1_LOW                        ; 1                            ; Untyped                                                     ;
; E2_LOW                        ; 1                            ; Untyped                                                     ;
; E3_LOW                        ; 1                            ; Untyped                                                     ;
; L0_INITIAL                    ; 1                            ; Untyped                                                     ;
; L1_INITIAL                    ; 1                            ; Untyped                                                     ;
; G0_INITIAL                    ; 1                            ; Untyped                                                     ;
; G1_INITIAL                    ; 1                            ; Untyped                                                     ;
; G2_INITIAL                    ; 1                            ; Untyped                                                     ;
; G3_INITIAL                    ; 1                            ; Untyped                                                     ;
; E0_INITIAL                    ; 1                            ; Untyped                                                     ;
; E1_INITIAL                    ; 1                            ; Untyped                                                     ;
; E2_INITIAL                    ; 1                            ; Untyped                                                     ;
; E3_INITIAL                    ; 1                            ; Untyped                                                     ;
; L0_MODE                       ; BYPASS                       ; Untyped                                                     ;
; L1_MODE                       ; BYPASS                       ; Untyped                                                     ;
; G0_MODE                       ; BYPASS                       ; Untyped                                                     ;
; G1_MODE                       ; BYPASS                       ; Untyped                                                     ;
; G2_MODE                       ; BYPASS                       ; Untyped                                                     ;
; G3_MODE                       ; BYPASS                       ; Untyped                                                     ;
; E0_MODE                       ; BYPASS                       ; Untyped                                                     ;
; E1_MODE                       ; BYPASS                       ; Untyped                                                     ;
; E2_MODE                       ; BYPASS                       ; Untyped                                                     ;
; E3_MODE                       ; BYPASS                       ; Untyped                                                     ;
; L0_PH                         ; 0                            ; Untyped                                                     ;
; L1_PH                         ; 0                            ; Untyped                                                     ;
; G0_PH                         ; 0                            ; Untyped                                                     ;
; G1_PH                         ; 0                            ; Untyped                                                     ;
; G2_PH                         ; 0                            ; Untyped                                                     ;
; G3_PH                         ; 0                            ; Untyped                                                     ;
; E0_PH                         ; 0                            ; Untyped                                                     ;
; E1_PH                         ; 0                            ; Untyped                                                     ;
; E2_PH                         ; 0                            ; Untyped                                                     ;
; E3_PH                         ; 0                            ; Untyped                                                     ;
; M_PH                          ; 0                            ; Untyped                                                     ;
; C1_USE_CASC_IN                ; OFF                          ; Untyped                                                     ;
; C2_USE_CASC_IN                ; OFF                          ; Untyped                                                     ;
; C3_USE_CASC_IN                ; OFF                          ; Untyped                                                     ;
; C4_USE_CASC_IN                ; OFF                          ; Untyped                                                     ;
; C5_USE_CASC_IN                ; OFF                          ; Untyped                                                     ;
; C6_USE_CASC_IN                ; OFF                          ; Untyped                                                     ;
; C7_USE_CASC_IN                ; OFF                          ; Untyped                                                     ;
; C8_USE_CASC_IN                ; OFF                          ; Untyped                                                     ;
; C9_USE_CASC_IN                ; OFF                          ; Untyped                                                     ;
; CLK0_COUNTER                  ; G0                           ; Untyped                                                     ;
; CLK1_COUNTER                  ; G0                           ; Untyped                                                     ;
; CLK2_COUNTER                  ; G0                           ; Untyped                                                     ;
; CLK3_COUNTER                  ; G0                           ; Untyped                                                     ;
; CLK4_COUNTER                  ; G0                           ; Untyped                                                     ;
; CLK5_COUNTER                  ; G0                           ; Untyped                                                     ;
; CLK6_COUNTER                  ; E0                           ; Untyped                                                     ;
; CLK7_COUNTER                  ; E1                           ; Untyped                                                     ;
; CLK8_COUNTER                  ; E2                           ; Untyped                                                     ;
; CLK9_COUNTER                  ; E3                           ; Untyped                                                     ;
; L0_TIME_DELAY                 ; 0                            ; Untyped                                                     ;
; L1_TIME_DELAY                 ; 0                            ; Untyped                                                     ;
; G0_TIME_DELAY                 ; 0                            ; Untyped                                                     ;
; G1_TIME_DELAY                 ; 0                            ; Untyped                                                     ;
; G2_TIME_DELAY                 ; 0                            ; Untyped                                                     ;
; G3_TIME_DELAY                 ; 0                            ; Untyped                                                     ;
; E0_TIME_DELAY                 ; 0                            ; Untyped                                                     ;
; E1_TIME_DELAY                 ; 0                            ; Untyped                                                     ;
; E2_TIME_DELAY                 ; 0                            ; Untyped                                                     ;
; E3_TIME_DELAY                 ; 0                            ; Untyped                                                     ;
; M_TIME_DELAY                  ; 0                            ; Untyped                                                     ;
; N_TIME_DELAY                  ; 0                            ; Untyped                                                     ;
; EXTCLK3_COUNTER               ; E3                           ; Untyped                                                     ;
; EXTCLK2_COUNTER               ; E2                           ; Untyped                                                     ;
; EXTCLK1_COUNTER               ; E1                           ; Untyped                                                     ;
; EXTCLK0_COUNTER               ; E0                           ; Untyped                                                     ;
; ENABLE0_COUNTER               ; L0                           ; Untyped                                                     ;
; ENABLE1_COUNTER               ; L0                           ; Untyped                                                     ;
; CHARGE_PUMP_CURRENT           ; 2                            ; Untyped                                                     ;
; LOOP_FILTER_R                 ;  1.000000                    ; Untyped                                                     ;
; LOOP_FILTER_C                 ; 5                            ; Untyped                                                     ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                         ; Untyped                                                     ;
; LOOP_FILTER_R_BITS            ; 9999                         ; Untyped                                                     ;
; LOOP_FILTER_C_BITS            ; 9999                         ; Untyped                                                     ;
; VCO_POST_SCALE                ; 0                            ; Untyped                                                     ;
; CLK2_OUTPUT_FREQUENCY         ; 0                            ; Untyped                                                     ;
; CLK1_OUTPUT_FREQUENCY         ; 0                            ; Untyped                                                     ;
; CLK0_OUTPUT_FREQUENCY         ; 0                            ; Untyped                                                     ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                 ; Untyped                                                     ;
; PORT_CLKENA0                  ; PORT_UNUSED                  ; Untyped                                                     ;
; PORT_CLKENA1                  ; PORT_UNUSED                  ; Untyped                                                     ;
; PORT_CLKENA2                  ; PORT_UNUSED                  ; Untyped                                                     ;
; PORT_CLKENA3                  ; PORT_UNUSED                  ; Untyped                                                     ;
; PORT_CLKENA4                  ; PORT_UNUSED                  ; Untyped                                                     ;
; PORT_CLKENA5                  ; PORT_UNUSED                  ; Untyped                                                     ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY            ; Untyped                                                     ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY            ; Untyped                                                     ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY            ; Untyped                                                     ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY            ; Untyped                                                     ;
; PORT_EXTCLK0                  ; PORT_UNUSED                  ; Untyped                                                     ;
; PORT_EXTCLK1                  ; PORT_UNUSED                  ; Untyped                                                     ;
; PORT_EXTCLK2                  ; PORT_UNUSED                  ; Untyped                                                     ;
; PORT_EXTCLK3                  ; PORT_UNUSED                  ; Untyped                                                     ;
; PORT_CLKBAD0                  ; PORT_UNUSED                  ; Untyped                                                     ;
; PORT_CLKBAD1                  ; PORT_UNUSED                  ; Untyped                                                     ;
; PORT_CLK0                     ; PORT_USED                    ; Untyped                                                     ;
; PORT_CLK1                     ; PORT_UNUSED                  ; Untyped                                                     ;
; PORT_CLK2                     ; PORT_UNUSED                  ; Untyped                                                     ;
; PORT_CLK3                     ; PORT_UNUSED                  ; Untyped                                                     ;
; PORT_CLK4                     ; PORT_UNUSED                  ; Untyped                                                     ;
; PORT_CLK5                     ; PORT_UNUSED                  ; Untyped                                                     ;
; PORT_CLK6                     ; PORT_UNUSED                  ; Untyped                                                     ;
; PORT_CLK7                     ; PORT_UNUSED                  ; Untyped                                                     ;
; PORT_CLK8                     ; PORT_UNUSED                  ; Untyped                                                     ;
; PORT_CLK9                     ; PORT_UNUSED                  ; Untyped                                                     ;
; PORT_SCANDATA                 ; PORT_UNUSED                  ; Untyped                                                     ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                  ; Untyped                                                     ;
; PORT_SCANDONE                 ; PORT_UNUSED                  ; Untyped                                                     ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY            ; Untyped                                                     ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY            ; Untyped                                                     ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                  ; Untyped                                                     ;
; PORT_CLKLOSS                  ; PORT_UNUSED                  ; Untyped                                                     ;
; PORT_INCLK1                   ; PORT_UNUSED                  ; Untyped                                                     ;
; PORT_INCLK0                   ; PORT_USED                    ; Untyped                                                     ;
; PORT_FBIN                     ; PORT_UNUSED                  ; Untyped                                                     ;
; PORT_PLLENA                   ; PORT_UNUSED                  ; Untyped                                                     ;
; PORT_CLKSWITCH                ; PORT_UNUSED                  ; Untyped                                                     ;
; PORT_ARESET                   ; PORT_UNUSED                  ; Untyped                                                     ;
; PORT_PFDENA                   ; PORT_UNUSED                  ; Untyped                                                     ;
; PORT_SCANCLK                  ; PORT_UNUSED                  ; Untyped                                                     ;
; PORT_SCANACLR                 ; PORT_UNUSED                  ; Untyped                                                     ;
; PORT_SCANREAD                 ; PORT_UNUSED                  ; Untyped                                                     ;
; PORT_SCANWRITE                ; PORT_UNUSED                  ; Untyped                                                     ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY            ; Untyped                                                     ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY            ; Untyped                                                     ;
; PORT_LOCKED                   ; PORT_USED                    ; Untyped                                                     ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                  ; Untyped                                                     ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY            ; Untyped                                                     ;
; PORT_PHASEDONE                ; PORT_UNUSED                  ; Untyped                                                     ;
; PORT_PHASESTEP                ; PORT_UNUSED                  ; Untyped                                                     ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                  ; Untyped                                                     ;
; PORT_SCANCLKENA               ; PORT_UNUSED                  ; Untyped                                                     ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                  ; Untyped                                                     ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY            ; Untyped                                                     ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY            ; Untyped                                                     ;
; M_TEST_SOURCE                 ; 5                            ; Untyped                                                     ;
; C0_TEST_SOURCE                ; 5                            ; Untyped                                                     ;
; C1_TEST_SOURCE                ; 5                            ; Untyped                                                     ;
; C2_TEST_SOURCE                ; 5                            ; Untyped                                                     ;
; C3_TEST_SOURCE                ; 5                            ; Untyped                                                     ;
; C4_TEST_SOURCE                ; 5                            ; Untyped                                                     ;
; C5_TEST_SOURCE                ; 5                            ; Untyped                                                     ;
; C6_TEST_SOURCE                ; 5                            ; Untyped                                                     ;
; C7_TEST_SOURCE                ; 5                            ; Untyped                                                     ;
; C8_TEST_SOURCE                ; 5                            ; Untyped                                                     ;
; C9_TEST_SOURCE                ; 5                            ; Untyped                                                     ;
; CBXI_PARAMETER                ; clock_auto_altpll            ; Untyped                                                     ;
; VCO_FREQUENCY_CONTROL         ; AUTO                         ; Untyped                                                     ;
; VCO_PHASE_SHIFT_STEP          ; 0                            ; Untyped                                                     ;
; WIDTH_CLOCK                   ; 5                            ; Signed Integer                                              ;
; WIDTH_PHASECOUNTERSELECT      ; 4                            ; Untyped                                                     ;
; USING_FBMIMICBIDIR_PORT       ; OFF                          ; Untyped                                                     ;
; DEVICE_FAMILY                 ; Cyclone IV E                 ; Untyped                                                     ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                       ; Untyped                                                     ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                          ; Untyped                                                     ;
; AUTO_CARRY_CHAINS             ; ON                           ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS          ; OFF                          ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS           ; ON                           ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS        ; OFF                          ; IGNORE_CASCADE                                              ;
+-------------------------------+------------------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac ;
+-----------------+-------------+---------------------------------------------------------------------------------+
; Parameter Name  ; Value       ; Type                                                                            ;
+-----------------+-------------+---------------------------------------------------------------------------------+
; clock_frequency ; 100000000.0 ; Signed Float                                                                    ;
+-----------------+-------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac|audio_i2c_controller:i2c ;
+-----------------+-------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value       ; Type                                                                                                     ;
+-----------------+-------------+----------------------------------------------------------------------------------------------------------+
; clock_frequency ; 100000000.0 ; Signed Float                                                                                             ;
+-----------------+-------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ChronometerDown:chronometerDown|audio_tl:audio|audio_io:aio ;
+-----------------+-------------+--------------------------------------------------------------------------+
; Parameter Name  ; Value       ; Type                                                                     ;
+-----------------+-------------+--------------------------------------------------------------------------+
; clock_frequency ; 100000000.0 ; Signed Float                                                             ;
+-----------------+-------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ChronometerDown:chronometerDown|audio_tl:audio|audio_io:aio|clock_generator:c ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                         ;
+----------------+------------+----------------------------------------------------------------------------------------------+
; frequency      ; 12288000.0 ; Signed Float                                                                                 ;
+----------------+------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ChronometerDown:chronometerDown|audio_tl:audio|audio_io:aio|clock_generator:c|altpll:PLL ;
+-------------------------------+------------------------------+------------------------------------------------------------------------+
; Parameter Name                ; Value                        ; Type                                                                   ;
+-------------------------------+------------------------------+------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                       ; Untyped                                                                ;
; PLL_TYPE                      ; AUTO                         ; Untyped                                                                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=clock_auto ; Untyped                                                                ;
; QUALIFY_CONF_DONE             ; OFF                          ; Untyped                                                                ;
; COMPENSATE_CLOCK              ; CLK0                         ; Untyped                                                                ;
; SCAN_CHAIN                    ; LONG                         ; Untyped                                                                ;
; PRIMARY_CLOCK                 ; INCLK0                       ; Untyped                                                                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                        ; Signed Integer                                                         ;
; INCLK1_INPUT_FREQUENCY        ; 0                            ; Untyped                                                                ;
; GATE_LOCK_SIGNAL              ; NO                           ; Untyped                                                                ;
; GATE_LOCK_COUNTER             ; 0                            ; Untyped                                                                ;
; LOCK_HIGH                     ; 1                            ; Untyped                                                                ;
; LOCK_LOW                      ; 1                            ; Untyped                                                                ;
; VALID_LOCK_MULTIPLIER         ; 1                            ; Untyped                                                                ;
; INVALID_LOCK_MULTIPLIER       ; 5                            ; Untyped                                                                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                          ; Untyped                                                                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                          ; Untyped                                                                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                          ; Untyped                                                                ;
; SKIP_VCO                      ; OFF                          ; Untyped                                                                ;
; SWITCH_OVER_COUNTER           ; 0                            ; Untyped                                                                ;
; SWITCH_OVER_TYPE              ; AUTO                         ; Untyped                                                                ;
; FEEDBACK_SOURCE               ; EXTCLK0                      ; Untyped                                                                ;
; BANDWIDTH                     ; 0                            ; Untyped                                                                ;
; BANDWIDTH_TYPE                ; AUTO                         ; Untyped                                                                ;
; SPREAD_FREQUENCY              ; 0                            ; Untyped                                                                ;
; DOWN_SPREAD                   ; 0                            ; Untyped                                                                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                          ; Untyped                                                                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                          ; Untyped                                                                ;
; CLK9_MULTIPLY_BY              ; 0                            ; Untyped                                                                ;
; CLK8_MULTIPLY_BY              ; 0                            ; Untyped                                                                ;
; CLK7_MULTIPLY_BY              ; 0                            ; Untyped                                                                ;
; CLK6_MULTIPLY_BY              ; 0                            ; Untyped                                                                ;
; CLK5_MULTIPLY_BY              ; 1                            ; Untyped                                                                ;
; CLK4_MULTIPLY_BY              ; 1                            ; Untyped                                                                ;
; CLK3_MULTIPLY_BY              ; 1                            ; Untyped                                                                ;
; CLK2_MULTIPLY_BY              ; 1                            ; Untyped                                                                ;
; CLK1_MULTIPLY_BY              ; 1                            ; Untyped                                                                ;
; CLK0_MULTIPLY_BY              ; 12288000                     ; Signed Integer                                                         ;
; CLK9_DIVIDE_BY                ; 0                            ; Untyped                                                                ;
; CLK8_DIVIDE_BY                ; 0                            ; Untyped                                                                ;
; CLK7_DIVIDE_BY                ; 0                            ; Untyped                                                                ;
; CLK6_DIVIDE_BY                ; 0                            ; Untyped                                                                ;
; CLK5_DIVIDE_BY                ; 1                            ; Untyped                                                                ;
; CLK4_DIVIDE_BY                ; 1                            ; Untyped                                                                ;
; CLK3_DIVIDE_BY                ; 1                            ; Untyped                                                                ;
; CLK2_DIVIDE_BY                ; 1                            ; Untyped                                                                ;
; CLK1_DIVIDE_BY                ; 1                            ; Untyped                                                                ;
; CLK0_DIVIDE_BY                ; 50000000                     ; Signed Integer                                                         ;
; CLK9_PHASE_SHIFT              ; 0                            ; Untyped                                                                ;
; CLK8_PHASE_SHIFT              ; 0                            ; Untyped                                                                ;
; CLK7_PHASE_SHIFT              ; 0                            ; Untyped                                                                ;
; CLK6_PHASE_SHIFT              ; 0                            ; Untyped                                                                ;
; CLK5_PHASE_SHIFT              ; 0                            ; Untyped                                                                ;
; CLK4_PHASE_SHIFT              ; 0                            ; Untyped                                                                ;
; CLK3_PHASE_SHIFT              ; 0                            ; Untyped                                                                ;
; CLK2_PHASE_SHIFT              ; 0                            ; Untyped                                                                ;
; CLK1_PHASE_SHIFT              ; 0                            ; Untyped                                                                ;
; CLK0_PHASE_SHIFT              ; 0                            ; Untyped                                                                ;
; CLK5_TIME_DELAY               ; 0                            ; Untyped                                                                ;
; CLK4_TIME_DELAY               ; 0                            ; Untyped                                                                ;
; CLK3_TIME_DELAY               ; 0                            ; Untyped                                                                ;
; CLK2_TIME_DELAY               ; 0                            ; Untyped                                                                ;
; CLK1_TIME_DELAY               ; 0                            ; Untyped                                                                ;
; CLK0_TIME_DELAY               ; 0                            ; Untyped                                                                ;
; CLK9_DUTY_CYCLE               ; 50                           ; Untyped                                                                ;
; CLK8_DUTY_CYCLE               ; 50                           ; Untyped                                                                ;
; CLK7_DUTY_CYCLE               ; 50                           ; Untyped                                                                ;
; CLK6_DUTY_CYCLE               ; 50                           ; Untyped                                                                ;
; CLK5_DUTY_CYCLE               ; 50                           ; Untyped                                                                ;
; CLK4_DUTY_CYCLE               ; 50                           ; Untyped                                                                ;
; CLK3_DUTY_CYCLE               ; 50                           ; Untyped                                                                ;
; CLK2_DUTY_CYCLE               ; 50                           ; Untyped                                                                ;
; CLK1_DUTY_CYCLE               ; 50                           ; Untyped                                                                ;
; CLK0_DUTY_CYCLE               ; 50                           ; Signed Integer                                                         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                                                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                                                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                                                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                                                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                                                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                                                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                                                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                                                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                                                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                                                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                                                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                                                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                                                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                                                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                                                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                                                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                                                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                                                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                                                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                                                ;
; LOCK_WINDOW_UI                ;  0.05                        ; Untyped                                                                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                       ; Untyped                                                                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                       ; Untyped                                                                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                       ; Untyped                                                                ;
; DPA_MULTIPLY_BY               ; 0                            ; Untyped                                                                ;
; DPA_DIVIDE_BY                 ; 1                            ; Untyped                                                                ;
; DPA_DIVIDER                   ; 0                            ; Untyped                                                                ;
; EXTCLK3_MULTIPLY_BY           ; 1                            ; Untyped                                                                ;
; EXTCLK2_MULTIPLY_BY           ; 1                            ; Untyped                                                                ;
; EXTCLK1_MULTIPLY_BY           ; 1                            ; Untyped                                                                ;
; EXTCLK0_MULTIPLY_BY           ; 1                            ; Untyped                                                                ;
; EXTCLK3_DIVIDE_BY             ; 1                            ; Untyped                                                                ;
; EXTCLK2_DIVIDE_BY             ; 1                            ; Untyped                                                                ;
; EXTCLK1_DIVIDE_BY             ; 1                            ; Untyped                                                                ;
; EXTCLK0_DIVIDE_BY             ; 1                            ; Untyped                                                                ;
; EXTCLK3_PHASE_SHIFT           ; 0                            ; Untyped                                                                ;
; EXTCLK2_PHASE_SHIFT           ; 0                            ; Untyped                                                                ;
; EXTCLK1_PHASE_SHIFT           ; 0                            ; Untyped                                                                ;
; EXTCLK0_PHASE_SHIFT           ; 0                            ; Untyped                                                                ;
; EXTCLK3_TIME_DELAY            ; 0                            ; Untyped                                                                ;
; EXTCLK2_TIME_DELAY            ; 0                            ; Untyped                                                                ;
; EXTCLK1_TIME_DELAY            ; 0                            ; Untyped                                                                ;
; EXTCLK0_TIME_DELAY            ; 0                            ; Untyped                                                                ;
; EXTCLK3_DUTY_CYCLE            ; 50                           ; Untyped                                                                ;
; EXTCLK2_DUTY_CYCLE            ; 50                           ; Untyped                                                                ;
; EXTCLK1_DUTY_CYCLE            ; 50                           ; Untyped                                                                ;
; EXTCLK0_DUTY_CYCLE            ; 50                           ; Untyped                                                                ;
; VCO_MULTIPLY_BY               ; 0                            ; Untyped                                                                ;
; VCO_DIVIDE_BY                 ; 0                            ; Untyped                                                                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                            ; Untyped                                                                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                            ; Untyped                                                                ;
; VCO_MIN                       ; 0                            ; Untyped                                                                ;
; VCO_MAX                       ; 0                            ; Untyped                                                                ;
; VCO_CENTER                    ; 0                            ; Untyped                                                                ;
; PFD_MIN                       ; 0                            ; Untyped                                                                ;
; PFD_MAX                       ; 0                            ; Untyped                                                                ;
; M_INITIAL                     ; 0                            ; Untyped                                                                ;
; M                             ; 0                            ; Untyped                                                                ;
; N                             ; 1                            ; Untyped                                                                ;
; M2                            ; 1                            ; Untyped                                                                ;
; N2                            ; 1                            ; Untyped                                                                ;
; SS                            ; 1                            ; Untyped                                                                ;
; C0_HIGH                       ; 0                            ; Untyped                                                                ;
; C1_HIGH                       ; 0                            ; Untyped                                                                ;
; C2_HIGH                       ; 0                            ; Untyped                                                                ;
; C3_HIGH                       ; 0                            ; Untyped                                                                ;
; C4_HIGH                       ; 0                            ; Untyped                                                                ;
; C5_HIGH                       ; 0                            ; Untyped                                                                ;
; C6_HIGH                       ; 0                            ; Untyped                                                                ;
; C7_HIGH                       ; 0                            ; Untyped                                                                ;
; C8_HIGH                       ; 0                            ; Untyped                                                                ;
; C9_HIGH                       ; 0                            ; Untyped                                                                ;
; C0_LOW                        ; 0                            ; Untyped                                                                ;
; C1_LOW                        ; 0                            ; Untyped                                                                ;
; C2_LOW                        ; 0                            ; Untyped                                                                ;
; C3_LOW                        ; 0                            ; Untyped                                                                ;
; C4_LOW                        ; 0                            ; Untyped                                                                ;
; C5_LOW                        ; 0                            ; Untyped                                                                ;
; C6_LOW                        ; 0                            ; Untyped                                                                ;
; C7_LOW                        ; 0                            ; Untyped                                                                ;
; C8_LOW                        ; 0                            ; Untyped                                                                ;
; C9_LOW                        ; 0                            ; Untyped                                                                ;
; C0_INITIAL                    ; 0                            ; Untyped                                                                ;
; C1_INITIAL                    ; 0                            ; Untyped                                                                ;
; C2_INITIAL                    ; 0                            ; Untyped                                                                ;
; C3_INITIAL                    ; 0                            ; Untyped                                                                ;
; C4_INITIAL                    ; 0                            ; Untyped                                                                ;
; C5_INITIAL                    ; 0                            ; Untyped                                                                ;
; C6_INITIAL                    ; 0                            ; Untyped                                                                ;
; C7_INITIAL                    ; 0                            ; Untyped                                                                ;
; C8_INITIAL                    ; 0                            ; Untyped                                                                ;
; C9_INITIAL                    ; 0                            ; Untyped                                                                ;
; C0_MODE                       ; BYPASS                       ; Untyped                                                                ;
; C1_MODE                       ; BYPASS                       ; Untyped                                                                ;
; C2_MODE                       ; BYPASS                       ; Untyped                                                                ;
; C3_MODE                       ; BYPASS                       ; Untyped                                                                ;
; C4_MODE                       ; BYPASS                       ; Untyped                                                                ;
; C5_MODE                       ; BYPASS                       ; Untyped                                                                ;
; C6_MODE                       ; BYPASS                       ; Untyped                                                                ;
; C7_MODE                       ; BYPASS                       ; Untyped                                                                ;
; C8_MODE                       ; BYPASS                       ; Untyped                                                                ;
; C9_MODE                       ; BYPASS                       ; Untyped                                                                ;
; C0_PH                         ; 0                            ; Untyped                                                                ;
; C1_PH                         ; 0                            ; Untyped                                                                ;
; C2_PH                         ; 0                            ; Untyped                                                                ;
; C3_PH                         ; 0                            ; Untyped                                                                ;
; C4_PH                         ; 0                            ; Untyped                                                                ;
; C5_PH                         ; 0                            ; Untyped                                                                ;
; C6_PH                         ; 0                            ; Untyped                                                                ;
; C7_PH                         ; 0                            ; Untyped                                                                ;
; C8_PH                         ; 0                            ; Untyped                                                                ;
; C9_PH                         ; 0                            ; Untyped                                                                ;
; L0_HIGH                       ; 1                            ; Untyped                                                                ;
; L1_HIGH                       ; 1                            ; Untyped                                                                ;
; G0_HIGH                       ; 1                            ; Untyped                                                                ;
; G1_HIGH                       ; 1                            ; Untyped                                                                ;
; G2_HIGH                       ; 1                            ; Untyped                                                                ;
; G3_HIGH                       ; 1                            ; Untyped                                                                ;
; E0_HIGH                       ; 1                            ; Untyped                                                                ;
; E1_HIGH                       ; 1                            ; Untyped                                                                ;
; E2_HIGH                       ; 1                            ; Untyped                                                                ;
; E3_HIGH                       ; 1                            ; Untyped                                                                ;
; L0_LOW                        ; 1                            ; Untyped                                                                ;
; L1_LOW                        ; 1                            ; Untyped                                                                ;
; G0_LOW                        ; 1                            ; Untyped                                                                ;
; G1_LOW                        ; 1                            ; Untyped                                                                ;
; G2_LOW                        ; 1                            ; Untyped                                                                ;
; G3_LOW                        ; 1                            ; Untyped                                                                ;
; E0_LOW                        ; 1                            ; Untyped                                                                ;
; E1_LOW                        ; 1                            ; Untyped                                                                ;
; E2_LOW                        ; 1                            ; Untyped                                                                ;
; E3_LOW                        ; 1                            ; Untyped                                                                ;
; L0_INITIAL                    ; 1                            ; Untyped                                                                ;
; L1_INITIAL                    ; 1                            ; Untyped                                                                ;
; G0_INITIAL                    ; 1                            ; Untyped                                                                ;
; G1_INITIAL                    ; 1                            ; Untyped                                                                ;
; G2_INITIAL                    ; 1                            ; Untyped                                                                ;
; G3_INITIAL                    ; 1                            ; Untyped                                                                ;
; E0_INITIAL                    ; 1                            ; Untyped                                                                ;
; E1_INITIAL                    ; 1                            ; Untyped                                                                ;
; E2_INITIAL                    ; 1                            ; Untyped                                                                ;
; E3_INITIAL                    ; 1                            ; Untyped                                                                ;
; L0_MODE                       ; BYPASS                       ; Untyped                                                                ;
; L1_MODE                       ; BYPASS                       ; Untyped                                                                ;
; G0_MODE                       ; BYPASS                       ; Untyped                                                                ;
; G1_MODE                       ; BYPASS                       ; Untyped                                                                ;
; G2_MODE                       ; BYPASS                       ; Untyped                                                                ;
; G3_MODE                       ; BYPASS                       ; Untyped                                                                ;
; E0_MODE                       ; BYPASS                       ; Untyped                                                                ;
; E1_MODE                       ; BYPASS                       ; Untyped                                                                ;
; E2_MODE                       ; BYPASS                       ; Untyped                                                                ;
; E3_MODE                       ; BYPASS                       ; Untyped                                                                ;
; L0_PH                         ; 0                            ; Untyped                                                                ;
; L1_PH                         ; 0                            ; Untyped                                                                ;
; G0_PH                         ; 0                            ; Untyped                                                                ;
; G1_PH                         ; 0                            ; Untyped                                                                ;
; G2_PH                         ; 0                            ; Untyped                                                                ;
; G3_PH                         ; 0                            ; Untyped                                                                ;
; E0_PH                         ; 0                            ; Untyped                                                                ;
; E1_PH                         ; 0                            ; Untyped                                                                ;
; E2_PH                         ; 0                            ; Untyped                                                                ;
; E3_PH                         ; 0                            ; Untyped                                                                ;
; M_PH                          ; 0                            ; Untyped                                                                ;
; C1_USE_CASC_IN                ; OFF                          ; Untyped                                                                ;
; C2_USE_CASC_IN                ; OFF                          ; Untyped                                                                ;
; C3_USE_CASC_IN                ; OFF                          ; Untyped                                                                ;
; C4_USE_CASC_IN                ; OFF                          ; Untyped                                                                ;
; C5_USE_CASC_IN                ; OFF                          ; Untyped                                                                ;
; C6_USE_CASC_IN                ; OFF                          ; Untyped                                                                ;
; C7_USE_CASC_IN                ; OFF                          ; Untyped                                                                ;
; C8_USE_CASC_IN                ; OFF                          ; Untyped                                                                ;
; C9_USE_CASC_IN                ; OFF                          ; Untyped                                                                ;
; CLK0_COUNTER                  ; G0                           ; Untyped                                                                ;
; CLK1_COUNTER                  ; G0                           ; Untyped                                                                ;
; CLK2_COUNTER                  ; G0                           ; Untyped                                                                ;
; CLK3_COUNTER                  ; G0                           ; Untyped                                                                ;
; CLK4_COUNTER                  ; G0                           ; Untyped                                                                ;
; CLK5_COUNTER                  ; G0                           ; Untyped                                                                ;
; CLK6_COUNTER                  ; E0                           ; Untyped                                                                ;
; CLK7_COUNTER                  ; E1                           ; Untyped                                                                ;
; CLK8_COUNTER                  ; E2                           ; Untyped                                                                ;
; CLK9_COUNTER                  ; E3                           ; Untyped                                                                ;
; L0_TIME_DELAY                 ; 0                            ; Untyped                                                                ;
; L1_TIME_DELAY                 ; 0                            ; Untyped                                                                ;
; G0_TIME_DELAY                 ; 0                            ; Untyped                                                                ;
; G1_TIME_DELAY                 ; 0                            ; Untyped                                                                ;
; G2_TIME_DELAY                 ; 0                            ; Untyped                                                                ;
; G3_TIME_DELAY                 ; 0                            ; Untyped                                                                ;
; E0_TIME_DELAY                 ; 0                            ; Untyped                                                                ;
; E1_TIME_DELAY                 ; 0                            ; Untyped                                                                ;
; E2_TIME_DELAY                 ; 0                            ; Untyped                                                                ;
; E3_TIME_DELAY                 ; 0                            ; Untyped                                                                ;
; M_TIME_DELAY                  ; 0                            ; Untyped                                                                ;
; N_TIME_DELAY                  ; 0                            ; Untyped                                                                ;
; EXTCLK3_COUNTER               ; E3                           ; Untyped                                                                ;
; EXTCLK2_COUNTER               ; E2                           ; Untyped                                                                ;
; EXTCLK1_COUNTER               ; E1                           ; Untyped                                                                ;
; EXTCLK0_COUNTER               ; E0                           ; Untyped                                                                ;
; ENABLE0_COUNTER               ; L0                           ; Untyped                                                                ;
; ENABLE1_COUNTER               ; L0                           ; Untyped                                                                ;
; CHARGE_PUMP_CURRENT           ; 2                            ; Untyped                                                                ;
; LOOP_FILTER_R                 ;  1.000000                    ; Untyped                                                                ;
; LOOP_FILTER_C                 ; 5                            ; Untyped                                                                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                         ; Untyped                                                                ;
; LOOP_FILTER_R_BITS            ; 9999                         ; Untyped                                                                ;
; LOOP_FILTER_C_BITS            ; 9999                         ; Untyped                                                                ;
; VCO_POST_SCALE                ; 0                            ; Untyped                                                                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                            ; Untyped                                                                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                            ; Untyped                                                                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                            ; Untyped                                                                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                 ; Untyped                                                                ;
; PORT_CLKENA0                  ; PORT_UNUSED                  ; Untyped                                                                ;
; PORT_CLKENA1                  ; PORT_UNUSED                  ; Untyped                                                                ;
; PORT_CLKENA2                  ; PORT_UNUSED                  ; Untyped                                                                ;
; PORT_CLKENA3                  ; PORT_UNUSED                  ; Untyped                                                                ;
; PORT_CLKENA4                  ; PORT_UNUSED                  ; Untyped                                                                ;
; PORT_CLKENA5                  ; PORT_UNUSED                  ; Untyped                                                                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY            ; Untyped                                                                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY            ; Untyped                                                                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY            ; Untyped                                                                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY            ; Untyped                                                                ;
; PORT_EXTCLK0                  ; PORT_UNUSED                  ; Untyped                                                                ;
; PORT_EXTCLK1                  ; PORT_UNUSED                  ; Untyped                                                                ;
; PORT_EXTCLK2                  ; PORT_UNUSED                  ; Untyped                                                                ;
; PORT_EXTCLK3                  ; PORT_UNUSED                  ; Untyped                                                                ;
; PORT_CLKBAD0                  ; PORT_UNUSED                  ; Untyped                                                                ;
; PORT_CLKBAD1                  ; PORT_UNUSED                  ; Untyped                                                                ;
; PORT_CLK0                     ; PORT_USED                    ; Untyped                                                                ;
; PORT_CLK1                     ; PORT_UNUSED                  ; Untyped                                                                ;
; PORT_CLK2                     ; PORT_UNUSED                  ; Untyped                                                                ;
; PORT_CLK3                     ; PORT_UNUSED                  ; Untyped                                                                ;
; PORT_CLK4                     ; PORT_UNUSED                  ; Untyped                                                                ;
; PORT_CLK5                     ; PORT_UNUSED                  ; Untyped                                                                ;
; PORT_CLK6                     ; PORT_UNUSED                  ; Untyped                                                                ;
; PORT_CLK7                     ; PORT_UNUSED                  ; Untyped                                                                ;
; PORT_CLK8                     ; PORT_UNUSED                  ; Untyped                                                                ;
; PORT_CLK9                     ; PORT_UNUSED                  ; Untyped                                                                ;
; PORT_SCANDATA                 ; PORT_UNUSED                  ; Untyped                                                                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                  ; Untyped                                                                ;
; PORT_SCANDONE                 ; PORT_UNUSED                  ; Untyped                                                                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY            ; Untyped                                                                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY            ; Untyped                                                                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                  ; Untyped                                                                ;
; PORT_CLKLOSS                  ; PORT_UNUSED                  ; Untyped                                                                ;
; PORT_INCLK1                   ; PORT_UNUSED                  ; Untyped                                                                ;
; PORT_INCLK0                   ; PORT_USED                    ; Untyped                                                                ;
; PORT_FBIN                     ; PORT_UNUSED                  ; Untyped                                                                ;
; PORT_PLLENA                   ; PORT_UNUSED                  ; Untyped                                                                ;
; PORT_CLKSWITCH                ; PORT_UNUSED                  ; Untyped                                                                ;
; PORT_ARESET                   ; PORT_UNUSED                  ; Untyped                                                                ;
; PORT_PFDENA                   ; PORT_UNUSED                  ; Untyped                                                                ;
; PORT_SCANCLK                  ; PORT_UNUSED                  ; Untyped                                                                ;
; PORT_SCANACLR                 ; PORT_UNUSED                  ; Untyped                                                                ;
; PORT_SCANREAD                 ; PORT_UNUSED                  ; Untyped                                                                ;
; PORT_SCANWRITE                ; PORT_UNUSED                  ; Untyped                                                                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY            ; Untyped                                                                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY            ; Untyped                                                                ;
; PORT_LOCKED                   ; PORT_USED                    ; Untyped                                                                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                  ; Untyped                                                                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY            ; Untyped                                                                ;
; PORT_PHASEDONE                ; PORT_UNUSED                  ; Untyped                                                                ;
; PORT_PHASESTEP                ; PORT_UNUSED                  ; Untyped                                                                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                  ; Untyped                                                                ;
; PORT_SCANCLKENA               ; PORT_UNUSED                  ; Untyped                                                                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                  ; Untyped                                                                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY            ; Untyped                                                                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY            ; Untyped                                                                ;
; M_TEST_SOURCE                 ; 5                            ; Untyped                                                                ;
; C0_TEST_SOURCE                ; 5                            ; Untyped                                                                ;
; C1_TEST_SOURCE                ; 5                            ; Untyped                                                                ;
; C2_TEST_SOURCE                ; 5                            ; Untyped                                                                ;
; C3_TEST_SOURCE                ; 5                            ; Untyped                                                                ;
; C4_TEST_SOURCE                ; 5                            ; Untyped                                                                ;
; C5_TEST_SOURCE                ; 5                            ; Untyped                                                                ;
; C6_TEST_SOURCE                ; 5                            ; Untyped                                                                ;
; C7_TEST_SOURCE                ; 5                            ; Untyped                                                                ;
; C8_TEST_SOURCE                ; 5                            ; Untyped                                                                ;
; C9_TEST_SOURCE                ; 5                            ; Untyped                                                                ;
; CBXI_PARAMETER                ; clock_auto_altpll1           ; Untyped                                                                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                         ; Untyped                                                                ;
; VCO_PHASE_SHIFT_STEP          ; 0                            ; Untyped                                                                ;
; WIDTH_CLOCK                   ; 5                            ; Signed Integer                                                         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                            ; Untyped                                                                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                          ; Untyped                                                                ;
; DEVICE_FAMILY                 ; Cyclone IV E                 ; Untyped                                                                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                       ; Untyped                                                                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                          ; Untyped                                                                ;
; AUTO_CARRY_CHAINS             ; ON                           ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS          ; OFF                          ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS           ; ON                           ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                          ; IGNORE_CASCADE                                                         ;
+-------------------------------+------------------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alarm:alm|freqDivider:freqDiv ;
+----------------+----------+------------------------------------------------+
; Parameter Name ; Value    ; Type                                           ;
+----------------+----------+------------------------------------------------+
; div_factor     ; 50000000 ; Signed Integer                                 ;
+----------------+----------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alarm:alm|freqDivider:freqDiv2 ;
+----------------+----------+-------------------------------------------------+
; Parameter Name ; Value    ; Type                                            ;
+----------------+----------+-------------------------------------------------+
; div_factor     ; 15000000 ; Signed Integer                                  ;
+----------------+----------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alarm:alm|freqDivider:freqDiv3 ;
+----------------+----------+-------------------------------------------------+
; Parameter Name ; Value    ; Type                                            ;
+----------------+----------+-------------------------------------------------+
; div_factor     ; 10000000 ; Signed Integer                                  ;
+----------------+----------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alarm:alm|debouncer:db0 ;
+-----------------+------------+---------------------------------------+
; Parameter Name  ; Value      ; Type                                  ;
+-----------------+------------+---------------------------------------+
; clock_frequency ; 50000000.0 ; Signed Float                          ;
; window_duration ; 0.0        ; Signed Float                          ;
; initial_level   ; '0'        ; Enumerated                            ;
+-----------------+------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alarm:alm|debouncer:db1 ;
+-----------------+------------+---------------------------------------+
; Parameter Name  ; Value      ; Type                                  ;
+-----------------+------------+---------------------------------------+
; clock_frequency ; 50000000.0 ; Signed Float                          ;
; window_duration ; 0.0        ; Signed Float                          ;
; initial_level   ; '0'        ; Enumerated                            ;
+-----------------+------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alarm:alm|debouncer:db3 ;
+-----------------+------------+---------------------------------------+
; Parameter Name  ; Value      ; Type                                  ;
+-----------------+------------+---------------------------------------+
; clock_frequency ; 50000000.0 ; Signed Float                          ;
; window_duration ; 0.0        ; Signed Float                          ;
; initial_level   ; '0'        ; Enumerated                            ;
+-----------------+------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alarm:alm|Set:almsetMin ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; max            ; 59    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alarm:alm|Set:almsetHour ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; max            ; 23    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alarm:alm|Clock:clkIn|freqDivider:freqDiv ;
+----------------+----------+------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                       ;
+----------------+----------+------------------------------------------------------------+
; div_factor     ; 50000000 ; Signed Integer                                             ;
+----------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alarm:alm|Clock:clkIn|freqDivider:freqDiv2 ;
+----------------+----------+-------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                        ;
+----------------+----------+-------------------------------------------------------------+
; div_factor     ; 15000000 ; Signed Integer                                              ;
+----------------+----------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alarm:alm|Clock:clkIn|debouncer:db0 ;
+-----------------+------------+---------------------------------------------------+
; Parameter Name  ; Value      ; Type                                              ;
+-----------------+------------+---------------------------------------------------+
; clock_frequency ; 50000000.0 ; Signed Float                                      ;
; window_duration ; 0.0        ; Signed Float                                      ;
; initial_level   ; '0'        ; Enumerated                                        ;
+-----------------+------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alarm:alm|Clock:clkIn|debouncer:db1 ;
+-----------------+------------+---------------------------------------------------+
; Parameter Name  ; Value      ; Type                                              ;
+-----------------+------------+---------------------------------------------------+
; clock_frequency ; 50000000.0 ; Signed Float                                      ;
; window_duration ; 0.0        ; Signed Float                                      ;
; initial_level   ; '0'        ; Enumerated                                        ;
+-----------------+------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alarm:alm|Clock:clkIn|debouncer:db3 ;
+-----------------+------------+---------------------------------------------------+
; Parameter Name  ; Value      ; Type                                              ;
+-----------------+------------+---------------------------------------------------+
; clock_frequency ; 50000000.0 ; Signed Float                                      ;
; window_duration ; 0.0        ; Signed Float                                      ;
; initial_level   ; '0'        ; Enumerated                                        ;
+-----------------+------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alarm:alm|audio_tl:audio|clock_generator:clk ;
+----------------+-------------+------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                       ;
+----------------+-------------+------------------------------------------------------------+
; frequency      ; 100000000.0 ; Signed Float                                               ;
+----------------+-------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alarm:alm|audio_tl:audio|clock_generator:clk|altpll:PLL ;
+-------------------------------+------------------------------+---------------------------------------+
; Parameter Name                ; Value                        ; Type                                  ;
+-------------------------------+------------------------------+---------------------------------------+
; OPERATION_MODE                ; NORMAL                       ; Untyped                               ;
; PLL_TYPE                      ; AUTO                         ; Untyped                               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=clock_auto ; Untyped                               ;
; QUALIFY_CONF_DONE             ; OFF                          ; Untyped                               ;
; COMPENSATE_CLOCK              ; CLK0                         ; Untyped                               ;
; SCAN_CHAIN                    ; LONG                         ; Untyped                               ;
; PRIMARY_CLOCK                 ; INCLK0                       ; Untyped                               ;
; INCLK0_INPUT_FREQUENCY        ; 20000                        ; Signed Integer                        ;
; INCLK1_INPUT_FREQUENCY        ; 0                            ; Untyped                               ;
; GATE_LOCK_SIGNAL              ; NO                           ; Untyped                               ;
; GATE_LOCK_COUNTER             ; 0                            ; Untyped                               ;
; LOCK_HIGH                     ; 1                            ; Untyped                               ;
; LOCK_LOW                      ; 1                            ; Untyped                               ;
; VALID_LOCK_MULTIPLIER         ; 1                            ; Untyped                               ;
; INVALID_LOCK_MULTIPLIER       ; 5                            ; Untyped                               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                          ; Untyped                               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                          ; Untyped                               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                          ; Untyped                               ;
; SKIP_VCO                      ; OFF                          ; Untyped                               ;
; SWITCH_OVER_COUNTER           ; 0                            ; Untyped                               ;
; SWITCH_OVER_TYPE              ; AUTO                         ; Untyped                               ;
; FEEDBACK_SOURCE               ; EXTCLK0                      ; Untyped                               ;
; BANDWIDTH                     ; 0                            ; Untyped                               ;
; BANDWIDTH_TYPE                ; AUTO                         ; Untyped                               ;
; SPREAD_FREQUENCY              ; 0                            ; Untyped                               ;
; DOWN_SPREAD                   ; 0                            ; Untyped                               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                          ; Untyped                               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                          ; Untyped                               ;
; CLK9_MULTIPLY_BY              ; 0                            ; Untyped                               ;
; CLK8_MULTIPLY_BY              ; 0                            ; Untyped                               ;
; CLK7_MULTIPLY_BY              ; 0                            ; Untyped                               ;
; CLK6_MULTIPLY_BY              ; 0                            ; Untyped                               ;
; CLK5_MULTIPLY_BY              ; 1                            ; Untyped                               ;
; CLK4_MULTIPLY_BY              ; 1                            ; Untyped                               ;
; CLK3_MULTIPLY_BY              ; 1                            ; Untyped                               ;
; CLK2_MULTIPLY_BY              ; 1                            ; Untyped                               ;
; CLK1_MULTIPLY_BY              ; 1                            ; Untyped                               ;
; CLK0_MULTIPLY_BY              ; 100000000                    ; Signed Integer                        ;
; CLK9_DIVIDE_BY                ; 0                            ; Untyped                               ;
; CLK8_DIVIDE_BY                ; 0                            ; Untyped                               ;
; CLK7_DIVIDE_BY                ; 0                            ; Untyped                               ;
; CLK6_DIVIDE_BY                ; 0                            ; Untyped                               ;
; CLK5_DIVIDE_BY                ; 1                            ; Untyped                               ;
; CLK4_DIVIDE_BY                ; 1                            ; Untyped                               ;
; CLK3_DIVIDE_BY                ; 1                            ; Untyped                               ;
; CLK2_DIVIDE_BY                ; 1                            ; Untyped                               ;
; CLK1_DIVIDE_BY                ; 1                            ; Untyped                               ;
; CLK0_DIVIDE_BY                ; 50000000                     ; Signed Integer                        ;
; CLK9_PHASE_SHIFT              ; 0                            ; Untyped                               ;
; CLK8_PHASE_SHIFT              ; 0                            ; Untyped                               ;
; CLK7_PHASE_SHIFT              ; 0                            ; Untyped                               ;
; CLK6_PHASE_SHIFT              ; 0                            ; Untyped                               ;
; CLK5_PHASE_SHIFT              ; 0                            ; Untyped                               ;
; CLK4_PHASE_SHIFT              ; 0                            ; Untyped                               ;
; CLK3_PHASE_SHIFT              ; 0                            ; Untyped                               ;
; CLK2_PHASE_SHIFT              ; 0                            ; Untyped                               ;
; CLK1_PHASE_SHIFT              ; 0                            ; Untyped                               ;
; CLK0_PHASE_SHIFT              ; 0                            ; Untyped                               ;
; CLK5_TIME_DELAY               ; 0                            ; Untyped                               ;
; CLK4_TIME_DELAY               ; 0                            ; Untyped                               ;
; CLK3_TIME_DELAY               ; 0                            ; Untyped                               ;
; CLK2_TIME_DELAY               ; 0                            ; Untyped                               ;
; CLK1_TIME_DELAY               ; 0                            ; Untyped                               ;
; CLK0_TIME_DELAY               ; 0                            ; Untyped                               ;
; CLK9_DUTY_CYCLE               ; 50                           ; Untyped                               ;
; CLK8_DUTY_CYCLE               ; 50                           ; Untyped                               ;
; CLK7_DUTY_CYCLE               ; 50                           ; Untyped                               ;
; CLK6_DUTY_CYCLE               ; 50                           ; Untyped                               ;
; CLK5_DUTY_CYCLE               ; 50                           ; Untyped                               ;
; CLK4_DUTY_CYCLE               ; 50                           ; Untyped                               ;
; CLK3_DUTY_CYCLE               ; 50                           ; Untyped                               ;
; CLK2_DUTY_CYCLE               ; 50                           ; Untyped                               ;
; CLK1_DUTY_CYCLE               ; 50                           ; Untyped                               ;
; CLK0_DUTY_CYCLE               ; 50                           ; Signed Integer                        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                               ;
; LOCK_WINDOW_UI                ;  0.05                        ; Untyped                               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                       ; Untyped                               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                       ; Untyped                               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                       ; Untyped                               ;
; DPA_MULTIPLY_BY               ; 0                            ; Untyped                               ;
; DPA_DIVIDE_BY                 ; 1                            ; Untyped                               ;
; DPA_DIVIDER                   ; 0                            ; Untyped                               ;
; EXTCLK3_MULTIPLY_BY           ; 1                            ; Untyped                               ;
; EXTCLK2_MULTIPLY_BY           ; 1                            ; Untyped                               ;
; EXTCLK1_MULTIPLY_BY           ; 1                            ; Untyped                               ;
; EXTCLK0_MULTIPLY_BY           ; 1                            ; Untyped                               ;
; EXTCLK3_DIVIDE_BY             ; 1                            ; Untyped                               ;
; EXTCLK2_DIVIDE_BY             ; 1                            ; Untyped                               ;
; EXTCLK1_DIVIDE_BY             ; 1                            ; Untyped                               ;
; EXTCLK0_DIVIDE_BY             ; 1                            ; Untyped                               ;
; EXTCLK3_PHASE_SHIFT           ; 0                            ; Untyped                               ;
; EXTCLK2_PHASE_SHIFT           ; 0                            ; Untyped                               ;
; EXTCLK1_PHASE_SHIFT           ; 0                            ; Untyped                               ;
; EXTCLK0_PHASE_SHIFT           ; 0                            ; Untyped                               ;
; EXTCLK3_TIME_DELAY            ; 0                            ; Untyped                               ;
; EXTCLK2_TIME_DELAY            ; 0                            ; Untyped                               ;
; EXTCLK1_TIME_DELAY            ; 0                            ; Untyped                               ;
; EXTCLK0_TIME_DELAY            ; 0                            ; Untyped                               ;
; EXTCLK3_DUTY_CYCLE            ; 50                           ; Untyped                               ;
; EXTCLK2_DUTY_CYCLE            ; 50                           ; Untyped                               ;
; EXTCLK1_DUTY_CYCLE            ; 50                           ; Untyped                               ;
; EXTCLK0_DUTY_CYCLE            ; 50                           ; Untyped                               ;
; VCO_MULTIPLY_BY               ; 0                            ; Untyped                               ;
; VCO_DIVIDE_BY                 ; 0                            ; Untyped                               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                            ; Untyped                               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                            ; Untyped                               ;
; VCO_MIN                       ; 0                            ; Untyped                               ;
; VCO_MAX                       ; 0                            ; Untyped                               ;
; VCO_CENTER                    ; 0                            ; Untyped                               ;
; PFD_MIN                       ; 0                            ; Untyped                               ;
; PFD_MAX                       ; 0                            ; Untyped                               ;
; M_INITIAL                     ; 0                            ; Untyped                               ;
; M                             ; 0                            ; Untyped                               ;
; N                             ; 1                            ; Untyped                               ;
; M2                            ; 1                            ; Untyped                               ;
; N2                            ; 1                            ; Untyped                               ;
; SS                            ; 1                            ; Untyped                               ;
; C0_HIGH                       ; 0                            ; Untyped                               ;
; C1_HIGH                       ; 0                            ; Untyped                               ;
; C2_HIGH                       ; 0                            ; Untyped                               ;
; C3_HIGH                       ; 0                            ; Untyped                               ;
; C4_HIGH                       ; 0                            ; Untyped                               ;
; C5_HIGH                       ; 0                            ; Untyped                               ;
; C6_HIGH                       ; 0                            ; Untyped                               ;
; C7_HIGH                       ; 0                            ; Untyped                               ;
; C8_HIGH                       ; 0                            ; Untyped                               ;
; C9_HIGH                       ; 0                            ; Untyped                               ;
; C0_LOW                        ; 0                            ; Untyped                               ;
; C1_LOW                        ; 0                            ; Untyped                               ;
; C2_LOW                        ; 0                            ; Untyped                               ;
; C3_LOW                        ; 0                            ; Untyped                               ;
; C4_LOW                        ; 0                            ; Untyped                               ;
; C5_LOW                        ; 0                            ; Untyped                               ;
; C6_LOW                        ; 0                            ; Untyped                               ;
; C7_LOW                        ; 0                            ; Untyped                               ;
; C8_LOW                        ; 0                            ; Untyped                               ;
; C9_LOW                        ; 0                            ; Untyped                               ;
; C0_INITIAL                    ; 0                            ; Untyped                               ;
; C1_INITIAL                    ; 0                            ; Untyped                               ;
; C2_INITIAL                    ; 0                            ; Untyped                               ;
; C3_INITIAL                    ; 0                            ; Untyped                               ;
; C4_INITIAL                    ; 0                            ; Untyped                               ;
; C5_INITIAL                    ; 0                            ; Untyped                               ;
; C6_INITIAL                    ; 0                            ; Untyped                               ;
; C7_INITIAL                    ; 0                            ; Untyped                               ;
; C8_INITIAL                    ; 0                            ; Untyped                               ;
; C9_INITIAL                    ; 0                            ; Untyped                               ;
; C0_MODE                       ; BYPASS                       ; Untyped                               ;
; C1_MODE                       ; BYPASS                       ; Untyped                               ;
; C2_MODE                       ; BYPASS                       ; Untyped                               ;
; C3_MODE                       ; BYPASS                       ; Untyped                               ;
; C4_MODE                       ; BYPASS                       ; Untyped                               ;
; C5_MODE                       ; BYPASS                       ; Untyped                               ;
; C6_MODE                       ; BYPASS                       ; Untyped                               ;
; C7_MODE                       ; BYPASS                       ; Untyped                               ;
; C8_MODE                       ; BYPASS                       ; Untyped                               ;
; C9_MODE                       ; BYPASS                       ; Untyped                               ;
; C0_PH                         ; 0                            ; Untyped                               ;
; C1_PH                         ; 0                            ; Untyped                               ;
; C2_PH                         ; 0                            ; Untyped                               ;
; C3_PH                         ; 0                            ; Untyped                               ;
; C4_PH                         ; 0                            ; Untyped                               ;
; C5_PH                         ; 0                            ; Untyped                               ;
; C6_PH                         ; 0                            ; Untyped                               ;
; C7_PH                         ; 0                            ; Untyped                               ;
; C8_PH                         ; 0                            ; Untyped                               ;
; C9_PH                         ; 0                            ; Untyped                               ;
; L0_HIGH                       ; 1                            ; Untyped                               ;
; L1_HIGH                       ; 1                            ; Untyped                               ;
; G0_HIGH                       ; 1                            ; Untyped                               ;
; G1_HIGH                       ; 1                            ; Untyped                               ;
; G2_HIGH                       ; 1                            ; Untyped                               ;
; G3_HIGH                       ; 1                            ; Untyped                               ;
; E0_HIGH                       ; 1                            ; Untyped                               ;
; E1_HIGH                       ; 1                            ; Untyped                               ;
; E2_HIGH                       ; 1                            ; Untyped                               ;
; E3_HIGH                       ; 1                            ; Untyped                               ;
; L0_LOW                        ; 1                            ; Untyped                               ;
; L1_LOW                        ; 1                            ; Untyped                               ;
; G0_LOW                        ; 1                            ; Untyped                               ;
; G1_LOW                        ; 1                            ; Untyped                               ;
; G2_LOW                        ; 1                            ; Untyped                               ;
; G3_LOW                        ; 1                            ; Untyped                               ;
; E0_LOW                        ; 1                            ; Untyped                               ;
; E1_LOW                        ; 1                            ; Untyped                               ;
; E2_LOW                        ; 1                            ; Untyped                               ;
; E3_LOW                        ; 1                            ; Untyped                               ;
; L0_INITIAL                    ; 1                            ; Untyped                               ;
; L1_INITIAL                    ; 1                            ; Untyped                               ;
; G0_INITIAL                    ; 1                            ; Untyped                               ;
; G1_INITIAL                    ; 1                            ; Untyped                               ;
; G2_INITIAL                    ; 1                            ; Untyped                               ;
; G3_INITIAL                    ; 1                            ; Untyped                               ;
; E0_INITIAL                    ; 1                            ; Untyped                               ;
; E1_INITIAL                    ; 1                            ; Untyped                               ;
; E2_INITIAL                    ; 1                            ; Untyped                               ;
; E3_INITIAL                    ; 1                            ; Untyped                               ;
; L0_MODE                       ; BYPASS                       ; Untyped                               ;
; L1_MODE                       ; BYPASS                       ; Untyped                               ;
; G0_MODE                       ; BYPASS                       ; Untyped                               ;
; G1_MODE                       ; BYPASS                       ; Untyped                               ;
; G2_MODE                       ; BYPASS                       ; Untyped                               ;
; G3_MODE                       ; BYPASS                       ; Untyped                               ;
; E0_MODE                       ; BYPASS                       ; Untyped                               ;
; E1_MODE                       ; BYPASS                       ; Untyped                               ;
; E2_MODE                       ; BYPASS                       ; Untyped                               ;
; E3_MODE                       ; BYPASS                       ; Untyped                               ;
; L0_PH                         ; 0                            ; Untyped                               ;
; L1_PH                         ; 0                            ; Untyped                               ;
; G0_PH                         ; 0                            ; Untyped                               ;
; G1_PH                         ; 0                            ; Untyped                               ;
; G2_PH                         ; 0                            ; Untyped                               ;
; G3_PH                         ; 0                            ; Untyped                               ;
; E0_PH                         ; 0                            ; Untyped                               ;
; E1_PH                         ; 0                            ; Untyped                               ;
; E2_PH                         ; 0                            ; Untyped                               ;
; E3_PH                         ; 0                            ; Untyped                               ;
; M_PH                          ; 0                            ; Untyped                               ;
; C1_USE_CASC_IN                ; OFF                          ; Untyped                               ;
; C2_USE_CASC_IN                ; OFF                          ; Untyped                               ;
; C3_USE_CASC_IN                ; OFF                          ; Untyped                               ;
; C4_USE_CASC_IN                ; OFF                          ; Untyped                               ;
; C5_USE_CASC_IN                ; OFF                          ; Untyped                               ;
; C6_USE_CASC_IN                ; OFF                          ; Untyped                               ;
; C7_USE_CASC_IN                ; OFF                          ; Untyped                               ;
; C8_USE_CASC_IN                ; OFF                          ; Untyped                               ;
; C9_USE_CASC_IN                ; OFF                          ; Untyped                               ;
; CLK0_COUNTER                  ; G0                           ; Untyped                               ;
; CLK1_COUNTER                  ; G0                           ; Untyped                               ;
; CLK2_COUNTER                  ; G0                           ; Untyped                               ;
; CLK3_COUNTER                  ; G0                           ; Untyped                               ;
; CLK4_COUNTER                  ; G0                           ; Untyped                               ;
; CLK5_COUNTER                  ; G0                           ; Untyped                               ;
; CLK6_COUNTER                  ; E0                           ; Untyped                               ;
; CLK7_COUNTER                  ; E1                           ; Untyped                               ;
; CLK8_COUNTER                  ; E2                           ; Untyped                               ;
; CLK9_COUNTER                  ; E3                           ; Untyped                               ;
; L0_TIME_DELAY                 ; 0                            ; Untyped                               ;
; L1_TIME_DELAY                 ; 0                            ; Untyped                               ;
; G0_TIME_DELAY                 ; 0                            ; Untyped                               ;
; G1_TIME_DELAY                 ; 0                            ; Untyped                               ;
; G2_TIME_DELAY                 ; 0                            ; Untyped                               ;
; G3_TIME_DELAY                 ; 0                            ; Untyped                               ;
; E0_TIME_DELAY                 ; 0                            ; Untyped                               ;
; E1_TIME_DELAY                 ; 0                            ; Untyped                               ;
; E2_TIME_DELAY                 ; 0                            ; Untyped                               ;
; E3_TIME_DELAY                 ; 0                            ; Untyped                               ;
; M_TIME_DELAY                  ; 0                            ; Untyped                               ;
; N_TIME_DELAY                  ; 0                            ; Untyped                               ;
; EXTCLK3_COUNTER               ; E3                           ; Untyped                               ;
; EXTCLK2_COUNTER               ; E2                           ; Untyped                               ;
; EXTCLK1_COUNTER               ; E1                           ; Untyped                               ;
; EXTCLK0_COUNTER               ; E0                           ; Untyped                               ;
; ENABLE0_COUNTER               ; L0                           ; Untyped                               ;
; ENABLE1_COUNTER               ; L0                           ; Untyped                               ;
; CHARGE_PUMP_CURRENT           ; 2                            ; Untyped                               ;
; LOOP_FILTER_R                 ;  1.000000                    ; Untyped                               ;
; LOOP_FILTER_C                 ; 5                            ; Untyped                               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                         ; Untyped                               ;
; LOOP_FILTER_R_BITS            ; 9999                         ; Untyped                               ;
; LOOP_FILTER_C_BITS            ; 9999                         ; Untyped                               ;
; VCO_POST_SCALE                ; 0                            ; Untyped                               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                            ; Untyped                               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                            ; Untyped                               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                            ; Untyped                               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                 ; Untyped                               ;
; PORT_CLKENA0                  ; PORT_UNUSED                  ; Untyped                               ;
; PORT_CLKENA1                  ; PORT_UNUSED                  ; Untyped                               ;
; PORT_CLKENA2                  ; PORT_UNUSED                  ; Untyped                               ;
; PORT_CLKENA3                  ; PORT_UNUSED                  ; Untyped                               ;
; PORT_CLKENA4                  ; PORT_UNUSED                  ; Untyped                               ;
; PORT_CLKENA5                  ; PORT_UNUSED                  ; Untyped                               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY            ; Untyped                               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY            ; Untyped                               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY            ; Untyped                               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY            ; Untyped                               ;
; PORT_EXTCLK0                  ; PORT_UNUSED                  ; Untyped                               ;
; PORT_EXTCLK1                  ; PORT_UNUSED                  ; Untyped                               ;
; PORT_EXTCLK2                  ; PORT_UNUSED                  ; Untyped                               ;
; PORT_EXTCLK3                  ; PORT_UNUSED                  ; Untyped                               ;
; PORT_CLKBAD0                  ; PORT_UNUSED                  ; Untyped                               ;
; PORT_CLKBAD1                  ; PORT_UNUSED                  ; Untyped                               ;
; PORT_CLK0                     ; PORT_USED                    ; Untyped                               ;
; PORT_CLK1                     ; PORT_UNUSED                  ; Untyped                               ;
; PORT_CLK2                     ; PORT_UNUSED                  ; Untyped                               ;
; PORT_CLK3                     ; PORT_UNUSED                  ; Untyped                               ;
; PORT_CLK4                     ; PORT_UNUSED                  ; Untyped                               ;
; PORT_CLK5                     ; PORT_UNUSED                  ; Untyped                               ;
; PORT_CLK6                     ; PORT_UNUSED                  ; Untyped                               ;
; PORT_CLK7                     ; PORT_UNUSED                  ; Untyped                               ;
; PORT_CLK8                     ; PORT_UNUSED                  ; Untyped                               ;
; PORT_CLK9                     ; PORT_UNUSED                  ; Untyped                               ;
; PORT_SCANDATA                 ; PORT_UNUSED                  ; Untyped                               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                  ; Untyped                               ;
; PORT_SCANDONE                 ; PORT_UNUSED                  ; Untyped                               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY            ; Untyped                               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY            ; Untyped                               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                  ; Untyped                               ;
; PORT_CLKLOSS                  ; PORT_UNUSED                  ; Untyped                               ;
; PORT_INCLK1                   ; PORT_UNUSED                  ; Untyped                               ;
; PORT_INCLK0                   ; PORT_USED                    ; Untyped                               ;
; PORT_FBIN                     ; PORT_UNUSED                  ; Untyped                               ;
; PORT_PLLENA                   ; PORT_UNUSED                  ; Untyped                               ;
; PORT_CLKSWITCH                ; PORT_UNUSED                  ; Untyped                               ;
; PORT_ARESET                   ; PORT_UNUSED                  ; Untyped                               ;
; PORT_PFDENA                   ; PORT_UNUSED                  ; Untyped                               ;
; PORT_SCANCLK                  ; PORT_UNUSED                  ; Untyped                               ;
; PORT_SCANACLR                 ; PORT_UNUSED                  ; Untyped                               ;
; PORT_SCANREAD                 ; PORT_UNUSED                  ; Untyped                               ;
; PORT_SCANWRITE                ; PORT_UNUSED                  ; Untyped                               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY            ; Untyped                               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY            ; Untyped                               ;
; PORT_LOCKED                   ; PORT_USED                    ; Untyped                               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                  ; Untyped                               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY            ; Untyped                               ;
; PORT_PHASEDONE                ; PORT_UNUSED                  ; Untyped                               ;
; PORT_PHASESTEP                ; PORT_UNUSED                  ; Untyped                               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                  ; Untyped                               ;
; PORT_SCANCLKENA               ; PORT_UNUSED                  ; Untyped                               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                  ; Untyped                               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY            ; Untyped                               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY            ; Untyped                               ;
; M_TEST_SOURCE                 ; 5                            ; Untyped                               ;
; C0_TEST_SOURCE                ; 5                            ; Untyped                               ;
; C1_TEST_SOURCE                ; 5                            ; Untyped                               ;
; C2_TEST_SOURCE                ; 5                            ; Untyped                               ;
; C3_TEST_SOURCE                ; 5                            ; Untyped                               ;
; C4_TEST_SOURCE                ; 5                            ; Untyped                               ;
; C5_TEST_SOURCE                ; 5                            ; Untyped                               ;
; C6_TEST_SOURCE                ; 5                            ; Untyped                               ;
; C7_TEST_SOURCE                ; 5                            ; Untyped                               ;
; C8_TEST_SOURCE                ; 5                            ; Untyped                               ;
; C9_TEST_SOURCE                ; 5                            ; Untyped                               ;
; CBXI_PARAMETER                ; clock_auto_altpll            ; Untyped                               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                         ; Untyped                               ;
; VCO_PHASE_SHIFT_STEP          ; 0                            ; Untyped                               ;
; WIDTH_CLOCK                   ; 5                            ; Signed Integer                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                            ; Untyped                               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                          ; Untyped                               ;
; DEVICE_FAMILY                 ; Cyclone IV E                 ; Untyped                               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                       ; Untyped                               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                          ; Untyped                               ;
; AUTO_CARRY_CHAINS             ; ON                           ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS          ; OFF                          ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS           ; ON                           ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                          ; IGNORE_CASCADE                        ;
+-------------------------------+------------------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alarm:alm|audio_tl:audio|audio_controller:ac ;
+-----------------+-------------+-----------------------------------------------------------+
; Parameter Name  ; Value       ; Type                                                      ;
+-----------------+-------------+-----------------------------------------------------------+
; clock_frequency ; 100000000.0 ; Signed Float                                              ;
+-----------------+-------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alarm:alm|audio_tl:audio|audio_controller:ac|audio_i2c_controller:i2c ;
+-----------------+-------------+------------------------------------------------------------------------------------+
; Parameter Name  ; Value       ; Type                                                                               ;
+-----------------+-------------+------------------------------------------------------------------------------------+
; clock_frequency ; 100000000.0 ; Signed Float                                                                       ;
+-----------------+-------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alarm:alm|audio_tl:audio|audio_io:aio ;
+-----------------+-------------+----------------------------------------------------+
; Parameter Name  ; Value       ; Type                                               ;
+-----------------+-------------+----------------------------------------------------+
; clock_frequency ; 100000000.0 ; Signed Float                                       ;
+-----------------+-------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alarm:alm|audio_tl:audio|audio_io:aio|clock_generator:c ;
+----------------+------------+------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                   ;
+----------------+------------+------------------------------------------------------------------------+
; frequency      ; 12288000.0 ; Signed Float                                                           ;
+----------------+------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alarm:alm|audio_tl:audio|audio_io:aio|clock_generator:c|altpll:PLL ;
+-------------------------------+------------------------------+--------------------------------------------------+
; Parameter Name                ; Value                        ; Type                                             ;
+-------------------------------+------------------------------+--------------------------------------------------+
; OPERATION_MODE                ; NORMAL                       ; Untyped                                          ;
; PLL_TYPE                      ; AUTO                         ; Untyped                                          ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=clock_auto ; Untyped                                          ;
; QUALIFY_CONF_DONE             ; OFF                          ; Untyped                                          ;
; COMPENSATE_CLOCK              ; CLK0                         ; Untyped                                          ;
; SCAN_CHAIN                    ; LONG                         ; Untyped                                          ;
; PRIMARY_CLOCK                 ; INCLK0                       ; Untyped                                          ;
; INCLK0_INPUT_FREQUENCY        ; 20000                        ; Signed Integer                                   ;
; INCLK1_INPUT_FREQUENCY        ; 0                            ; Untyped                                          ;
; GATE_LOCK_SIGNAL              ; NO                           ; Untyped                                          ;
; GATE_LOCK_COUNTER             ; 0                            ; Untyped                                          ;
; LOCK_HIGH                     ; 1                            ; Untyped                                          ;
; LOCK_LOW                      ; 1                            ; Untyped                                          ;
; VALID_LOCK_MULTIPLIER         ; 1                            ; Untyped                                          ;
; INVALID_LOCK_MULTIPLIER       ; 5                            ; Untyped                                          ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                          ; Untyped                                          ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                          ; Untyped                                          ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                          ; Untyped                                          ;
; SKIP_VCO                      ; OFF                          ; Untyped                                          ;
; SWITCH_OVER_COUNTER           ; 0                            ; Untyped                                          ;
; SWITCH_OVER_TYPE              ; AUTO                         ; Untyped                                          ;
; FEEDBACK_SOURCE               ; EXTCLK0                      ; Untyped                                          ;
; BANDWIDTH                     ; 0                            ; Untyped                                          ;
; BANDWIDTH_TYPE                ; AUTO                         ; Untyped                                          ;
; SPREAD_FREQUENCY              ; 0                            ; Untyped                                          ;
; DOWN_SPREAD                   ; 0                            ; Untyped                                          ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                          ; Untyped                                          ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                          ; Untyped                                          ;
; CLK9_MULTIPLY_BY              ; 0                            ; Untyped                                          ;
; CLK8_MULTIPLY_BY              ; 0                            ; Untyped                                          ;
; CLK7_MULTIPLY_BY              ; 0                            ; Untyped                                          ;
; CLK6_MULTIPLY_BY              ; 0                            ; Untyped                                          ;
; CLK5_MULTIPLY_BY              ; 1                            ; Untyped                                          ;
; CLK4_MULTIPLY_BY              ; 1                            ; Untyped                                          ;
; CLK3_MULTIPLY_BY              ; 1                            ; Untyped                                          ;
; CLK2_MULTIPLY_BY              ; 1                            ; Untyped                                          ;
; CLK1_MULTIPLY_BY              ; 1                            ; Untyped                                          ;
; CLK0_MULTIPLY_BY              ; 12288000                     ; Signed Integer                                   ;
; CLK9_DIVIDE_BY                ; 0                            ; Untyped                                          ;
; CLK8_DIVIDE_BY                ; 0                            ; Untyped                                          ;
; CLK7_DIVIDE_BY                ; 0                            ; Untyped                                          ;
; CLK6_DIVIDE_BY                ; 0                            ; Untyped                                          ;
; CLK5_DIVIDE_BY                ; 1                            ; Untyped                                          ;
; CLK4_DIVIDE_BY                ; 1                            ; Untyped                                          ;
; CLK3_DIVIDE_BY                ; 1                            ; Untyped                                          ;
; CLK2_DIVIDE_BY                ; 1                            ; Untyped                                          ;
; CLK1_DIVIDE_BY                ; 1                            ; Untyped                                          ;
; CLK0_DIVIDE_BY                ; 50000000                     ; Signed Integer                                   ;
; CLK9_PHASE_SHIFT              ; 0                            ; Untyped                                          ;
; CLK8_PHASE_SHIFT              ; 0                            ; Untyped                                          ;
; CLK7_PHASE_SHIFT              ; 0                            ; Untyped                                          ;
; CLK6_PHASE_SHIFT              ; 0                            ; Untyped                                          ;
; CLK5_PHASE_SHIFT              ; 0                            ; Untyped                                          ;
; CLK4_PHASE_SHIFT              ; 0                            ; Untyped                                          ;
; CLK3_PHASE_SHIFT              ; 0                            ; Untyped                                          ;
; CLK2_PHASE_SHIFT              ; 0                            ; Untyped                                          ;
; CLK1_PHASE_SHIFT              ; 0                            ; Untyped                                          ;
; CLK0_PHASE_SHIFT              ; 0                            ; Untyped                                          ;
; CLK5_TIME_DELAY               ; 0                            ; Untyped                                          ;
; CLK4_TIME_DELAY               ; 0                            ; Untyped                                          ;
; CLK3_TIME_DELAY               ; 0                            ; Untyped                                          ;
; CLK2_TIME_DELAY               ; 0                            ; Untyped                                          ;
; CLK1_TIME_DELAY               ; 0                            ; Untyped                                          ;
; CLK0_TIME_DELAY               ; 0                            ; Untyped                                          ;
; CLK9_DUTY_CYCLE               ; 50                           ; Untyped                                          ;
; CLK8_DUTY_CYCLE               ; 50                           ; Untyped                                          ;
; CLK7_DUTY_CYCLE               ; 50                           ; Untyped                                          ;
; CLK6_DUTY_CYCLE               ; 50                           ; Untyped                                          ;
; CLK5_DUTY_CYCLE               ; 50                           ; Untyped                                          ;
; CLK4_DUTY_CYCLE               ; 50                           ; Untyped                                          ;
; CLK3_DUTY_CYCLE               ; 50                           ; Untyped                                          ;
; CLK2_DUTY_CYCLE               ; 50                           ; Untyped                                          ;
; CLK1_DUTY_CYCLE               ; 50                           ; Untyped                                          ;
; CLK0_DUTY_CYCLE               ; 50                           ; Signed Integer                                   ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                          ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                          ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                          ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                          ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                          ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                          ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                          ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                          ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                          ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                          ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                          ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                          ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                          ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                          ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                          ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                          ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                          ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                          ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                          ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                          ;
; LOCK_WINDOW_UI                ;  0.05                        ; Untyped                                          ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                       ; Untyped                                          ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                       ; Untyped                                          ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                       ; Untyped                                          ;
; DPA_MULTIPLY_BY               ; 0                            ; Untyped                                          ;
; DPA_DIVIDE_BY                 ; 1                            ; Untyped                                          ;
; DPA_DIVIDER                   ; 0                            ; Untyped                                          ;
; EXTCLK3_MULTIPLY_BY           ; 1                            ; Untyped                                          ;
; EXTCLK2_MULTIPLY_BY           ; 1                            ; Untyped                                          ;
; EXTCLK1_MULTIPLY_BY           ; 1                            ; Untyped                                          ;
; EXTCLK0_MULTIPLY_BY           ; 1                            ; Untyped                                          ;
; EXTCLK3_DIVIDE_BY             ; 1                            ; Untyped                                          ;
; EXTCLK2_DIVIDE_BY             ; 1                            ; Untyped                                          ;
; EXTCLK1_DIVIDE_BY             ; 1                            ; Untyped                                          ;
; EXTCLK0_DIVIDE_BY             ; 1                            ; Untyped                                          ;
; EXTCLK3_PHASE_SHIFT           ; 0                            ; Untyped                                          ;
; EXTCLK2_PHASE_SHIFT           ; 0                            ; Untyped                                          ;
; EXTCLK1_PHASE_SHIFT           ; 0                            ; Untyped                                          ;
; EXTCLK0_PHASE_SHIFT           ; 0                            ; Untyped                                          ;
; EXTCLK3_TIME_DELAY            ; 0                            ; Untyped                                          ;
; EXTCLK2_TIME_DELAY            ; 0                            ; Untyped                                          ;
; EXTCLK1_TIME_DELAY            ; 0                            ; Untyped                                          ;
; EXTCLK0_TIME_DELAY            ; 0                            ; Untyped                                          ;
; EXTCLK3_DUTY_CYCLE            ; 50                           ; Untyped                                          ;
; EXTCLK2_DUTY_CYCLE            ; 50                           ; Untyped                                          ;
; EXTCLK1_DUTY_CYCLE            ; 50                           ; Untyped                                          ;
; EXTCLK0_DUTY_CYCLE            ; 50                           ; Untyped                                          ;
; VCO_MULTIPLY_BY               ; 0                            ; Untyped                                          ;
; VCO_DIVIDE_BY                 ; 0                            ; Untyped                                          ;
; SCLKOUT0_PHASE_SHIFT          ; 0                            ; Untyped                                          ;
; SCLKOUT1_PHASE_SHIFT          ; 0                            ; Untyped                                          ;
; VCO_MIN                       ; 0                            ; Untyped                                          ;
; VCO_MAX                       ; 0                            ; Untyped                                          ;
; VCO_CENTER                    ; 0                            ; Untyped                                          ;
; PFD_MIN                       ; 0                            ; Untyped                                          ;
; PFD_MAX                       ; 0                            ; Untyped                                          ;
; M_INITIAL                     ; 0                            ; Untyped                                          ;
; M                             ; 0                            ; Untyped                                          ;
; N                             ; 1                            ; Untyped                                          ;
; M2                            ; 1                            ; Untyped                                          ;
; N2                            ; 1                            ; Untyped                                          ;
; SS                            ; 1                            ; Untyped                                          ;
; C0_HIGH                       ; 0                            ; Untyped                                          ;
; C1_HIGH                       ; 0                            ; Untyped                                          ;
; C2_HIGH                       ; 0                            ; Untyped                                          ;
; C3_HIGH                       ; 0                            ; Untyped                                          ;
; C4_HIGH                       ; 0                            ; Untyped                                          ;
; C5_HIGH                       ; 0                            ; Untyped                                          ;
; C6_HIGH                       ; 0                            ; Untyped                                          ;
; C7_HIGH                       ; 0                            ; Untyped                                          ;
; C8_HIGH                       ; 0                            ; Untyped                                          ;
; C9_HIGH                       ; 0                            ; Untyped                                          ;
; C0_LOW                        ; 0                            ; Untyped                                          ;
; C1_LOW                        ; 0                            ; Untyped                                          ;
; C2_LOW                        ; 0                            ; Untyped                                          ;
; C3_LOW                        ; 0                            ; Untyped                                          ;
; C4_LOW                        ; 0                            ; Untyped                                          ;
; C5_LOW                        ; 0                            ; Untyped                                          ;
; C6_LOW                        ; 0                            ; Untyped                                          ;
; C7_LOW                        ; 0                            ; Untyped                                          ;
; C8_LOW                        ; 0                            ; Untyped                                          ;
; C9_LOW                        ; 0                            ; Untyped                                          ;
; C0_INITIAL                    ; 0                            ; Untyped                                          ;
; C1_INITIAL                    ; 0                            ; Untyped                                          ;
; C2_INITIAL                    ; 0                            ; Untyped                                          ;
; C3_INITIAL                    ; 0                            ; Untyped                                          ;
; C4_INITIAL                    ; 0                            ; Untyped                                          ;
; C5_INITIAL                    ; 0                            ; Untyped                                          ;
; C6_INITIAL                    ; 0                            ; Untyped                                          ;
; C7_INITIAL                    ; 0                            ; Untyped                                          ;
; C8_INITIAL                    ; 0                            ; Untyped                                          ;
; C9_INITIAL                    ; 0                            ; Untyped                                          ;
; C0_MODE                       ; BYPASS                       ; Untyped                                          ;
; C1_MODE                       ; BYPASS                       ; Untyped                                          ;
; C2_MODE                       ; BYPASS                       ; Untyped                                          ;
; C3_MODE                       ; BYPASS                       ; Untyped                                          ;
; C4_MODE                       ; BYPASS                       ; Untyped                                          ;
; C5_MODE                       ; BYPASS                       ; Untyped                                          ;
; C6_MODE                       ; BYPASS                       ; Untyped                                          ;
; C7_MODE                       ; BYPASS                       ; Untyped                                          ;
; C8_MODE                       ; BYPASS                       ; Untyped                                          ;
; C9_MODE                       ; BYPASS                       ; Untyped                                          ;
; C0_PH                         ; 0                            ; Untyped                                          ;
; C1_PH                         ; 0                            ; Untyped                                          ;
; C2_PH                         ; 0                            ; Untyped                                          ;
; C3_PH                         ; 0                            ; Untyped                                          ;
; C4_PH                         ; 0                            ; Untyped                                          ;
; C5_PH                         ; 0                            ; Untyped                                          ;
; C6_PH                         ; 0                            ; Untyped                                          ;
; C7_PH                         ; 0                            ; Untyped                                          ;
; C8_PH                         ; 0                            ; Untyped                                          ;
; C9_PH                         ; 0                            ; Untyped                                          ;
; L0_HIGH                       ; 1                            ; Untyped                                          ;
; L1_HIGH                       ; 1                            ; Untyped                                          ;
; G0_HIGH                       ; 1                            ; Untyped                                          ;
; G1_HIGH                       ; 1                            ; Untyped                                          ;
; G2_HIGH                       ; 1                            ; Untyped                                          ;
; G3_HIGH                       ; 1                            ; Untyped                                          ;
; E0_HIGH                       ; 1                            ; Untyped                                          ;
; E1_HIGH                       ; 1                            ; Untyped                                          ;
; E2_HIGH                       ; 1                            ; Untyped                                          ;
; E3_HIGH                       ; 1                            ; Untyped                                          ;
; L0_LOW                        ; 1                            ; Untyped                                          ;
; L1_LOW                        ; 1                            ; Untyped                                          ;
; G0_LOW                        ; 1                            ; Untyped                                          ;
; G1_LOW                        ; 1                            ; Untyped                                          ;
; G2_LOW                        ; 1                            ; Untyped                                          ;
; G3_LOW                        ; 1                            ; Untyped                                          ;
; E0_LOW                        ; 1                            ; Untyped                                          ;
; E1_LOW                        ; 1                            ; Untyped                                          ;
; E2_LOW                        ; 1                            ; Untyped                                          ;
; E3_LOW                        ; 1                            ; Untyped                                          ;
; L0_INITIAL                    ; 1                            ; Untyped                                          ;
; L1_INITIAL                    ; 1                            ; Untyped                                          ;
; G0_INITIAL                    ; 1                            ; Untyped                                          ;
; G1_INITIAL                    ; 1                            ; Untyped                                          ;
; G2_INITIAL                    ; 1                            ; Untyped                                          ;
; G3_INITIAL                    ; 1                            ; Untyped                                          ;
; E0_INITIAL                    ; 1                            ; Untyped                                          ;
; E1_INITIAL                    ; 1                            ; Untyped                                          ;
; E2_INITIAL                    ; 1                            ; Untyped                                          ;
; E3_INITIAL                    ; 1                            ; Untyped                                          ;
; L0_MODE                       ; BYPASS                       ; Untyped                                          ;
; L1_MODE                       ; BYPASS                       ; Untyped                                          ;
; G0_MODE                       ; BYPASS                       ; Untyped                                          ;
; G1_MODE                       ; BYPASS                       ; Untyped                                          ;
; G2_MODE                       ; BYPASS                       ; Untyped                                          ;
; G3_MODE                       ; BYPASS                       ; Untyped                                          ;
; E0_MODE                       ; BYPASS                       ; Untyped                                          ;
; E1_MODE                       ; BYPASS                       ; Untyped                                          ;
; E2_MODE                       ; BYPASS                       ; Untyped                                          ;
; E3_MODE                       ; BYPASS                       ; Untyped                                          ;
; L0_PH                         ; 0                            ; Untyped                                          ;
; L1_PH                         ; 0                            ; Untyped                                          ;
; G0_PH                         ; 0                            ; Untyped                                          ;
; G1_PH                         ; 0                            ; Untyped                                          ;
; G2_PH                         ; 0                            ; Untyped                                          ;
; G3_PH                         ; 0                            ; Untyped                                          ;
; E0_PH                         ; 0                            ; Untyped                                          ;
; E1_PH                         ; 0                            ; Untyped                                          ;
; E2_PH                         ; 0                            ; Untyped                                          ;
; E3_PH                         ; 0                            ; Untyped                                          ;
; M_PH                          ; 0                            ; Untyped                                          ;
; C1_USE_CASC_IN                ; OFF                          ; Untyped                                          ;
; C2_USE_CASC_IN                ; OFF                          ; Untyped                                          ;
; C3_USE_CASC_IN                ; OFF                          ; Untyped                                          ;
; C4_USE_CASC_IN                ; OFF                          ; Untyped                                          ;
; C5_USE_CASC_IN                ; OFF                          ; Untyped                                          ;
; C6_USE_CASC_IN                ; OFF                          ; Untyped                                          ;
; C7_USE_CASC_IN                ; OFF                          ; Untyped                                          ;
; C8_USE_CASC_IN                ; OFF                          ; Untyped                                          ;
; C9_USE_CASC_IN                ; OFF                          ; Untyped                                          ;
; CLK0_COUNTER                  ; G0                           ; Untyped                                          ;
; CLK1_COUNTER                  ; G0                           ; Untyped                                          ;
; CLK2_COUNTER                  ; G0                           ; Untyped                                          ;
; CLK3_COUNTER                  ; G0                           ; Untyped                                          ;
; CLK4_COUNTER                  ; G0                           ; Untyped                                          ;
; CLK5_COUNTER                  ; G0                           ; Untyped                                          ;
; CLK6_COUNTER                  ; E0                           ; Untyped                                          ;
; CLK7_COUNTER                  ; E1                           ; Untyped                                          ;
; CLK8_COUNTER                  ; E2                           ; Untyped                                          ;
; CLK9_COUNTER                  ; E3                           ; Untyped                                          ;
; L0_TIME_DELAY                 ; 0                            ; Untyped                                          ;
; L1_TIME_DELAY                 ; 0                            ; Untyped                                          ;
; G0_TIME_DELAY                 ; 0                            ; Untyped                                          ;
; G1_TIME_DELAY                 ; 0                            ; Untyped                                          ;
; G2_TIME_DELAY                 ; 0                            ; Untyped                                          ;
; G3_TIME_DELAY                 ; 0                            ; Untyped                                          ;
; E0_TIME_DELAY                 ; 0                            ; Untyped                                          ;
; E1_TIME_DELAY                 ; 0                            ; Untyped                                          ;
; E2_TIME_DELAY                 ; 0                            ; Untyped                                          ;
; E3_TIME_DELAY                 ; 0                            ; Untyped                                          ;
; M_TIME_DELAY                  ; 0                            ; Untyped                                          ;
; N_TIME_DELAY                  ; 0                            ; Untyped                                          ;
; EXTCLK3_COUNTER               ; E3                           ; Untyped                                          ;
; EXTCLK2_COUNTER               ; E2                           ; Untyped                                          ;
; EXTCLK1_COUNTER               ; E1                           ; Untyped                                          ;
; EXTCLK0_COUNTER               ; E0                           ; Untyped                                          ;
; ENABLE0_COUNTER               ; L0                           ; Untyped                                          ;
; ENABLE1_COUNTER               ; L0                           ; Untyped                                          ;
; CHARGE_PUMP_CURRENT           ; 2                            ; Untyped                                          ;
; LOOP_FILTER_R                 ;  1.000000                    ; Untyped                                          ;
; LOOP_FILTER_C                 ; 5                            ; Untyped                                          ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                         ; Untyped                                          ;
; LOOP_FILTER_R_BITS            ; 9999                         ; Untyped                                          ;
; LOOP_FILTER_C_BITS            ; 9999                         ; Untyped                                          ;
; VCO_POST_SCALE                ; 0                            ; Untyped                                          ;
; CLK2_OUTPUT_FREQUENCY         ; 0                            ; Untyped                                          ;
; CLK1_OUTPUT_FREQUENCY         ; 0                            ; Untyped                                          ;
; CLK0_OUTPUT_FREQUENCY         ; 0                            ; Untyped                                          ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                 ; Untyped                                          ;
; PORT_CLKENA0                  ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_CLKENA1                  ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_CLKENA2                  ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_CLKENA3                  ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_CLKENA4                  ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_CLKENA5                  ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY            ; Untyped                                          ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY            ; Untyped                                          ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY            ; Untyped                                          ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY            ; Untyped                                          ;
; PORT_EXTCLK0                  ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_EXTCLK1                  ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_EXTCLK2                  ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_EXTCLK3                  ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_CLKBAD0                  ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_CLKBAD1                  ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_CLK0                     ; PORT_USED                    ; Untyped                                          ;
; PORT_CLK1                     ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_CLK2                     ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_CLK3                     ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_CLK4                     ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_CLK5                     ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_CLK6                     ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_CLK7                     ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_CLK8                     ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_CLK9                     ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_SCANDATA                 ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_SCANDONE                 ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY            ; Untyped                                          ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY            ; Untyped                                          ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_CLKLOSS                  ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_INCLK1                   ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_INCLK0                   ; PORT_USED                    ; Untyped                                          ;
; PORT_FBIN                     ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_PLLENA                   ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_CLKSWITCH                ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_ARESET                   ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_PFDENA                   ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_SCANCLK                  ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_SCANACLR                 ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_SCANREAD                 ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_SCANWRITE                ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY            ; Untyped                                          ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY            ; Untyped                                          ;
; PORT_LOCKED                   ; PORT_USED                    ; Untyped                                          ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY            ; Untyped                                          ;
; PORT_PHASEDONE                ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_PHASESTEP                ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_SCANCLKENA               ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                  ; Untyped                                          ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY            ; Untyped                                          ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY            ; Untyped                                          ;
; M_TEST_SOURCE                 ; 5                            ; Untyped                                          ;
; C0_TEST_SOURCE                ; 5                            ; Untyped                                          ;
; C1_TEST_SOURCE                ; 5                            ; Untyped                                          ;
; C2_TEST_SOURCE                ; 5                            ; Untyped                                          ;
; C3_TEST_SOURCE                ; 5                            ; Untyped                                          ;
; C4_TEST_SOURCE                ; 5                            ; Untyped                                          ;
; C5_TEST_SOURCE                ; 5                            ; Untyped                                          ;
; C6_TEST_SOURCE                ; 5                            ; Untyped                                          ;
; C7_TEST_SOURCE                ; 5                            ; Untyped                                          ;
; C8_TEST_SOURCE                ; 5                            ; Untyped                                          ;
; C9_TEST_SOURCE                ; 5                            ; Untyped                                          ;
; CBXI_PARAMETER                ; clock_auto_altpll1           ; Untyped                                          ;
; VCO_FREQUENCY_CONTROL         ; AUTO                         ; Untyped                                          ;
; VCO_PHASE_SHIFT_STEP          ; 0                            ; Untyped                                          ;
; WIDTH_CLOCK                   ; 5                            ; Signed Integer                                   ;
; WIDTH_PHASECOUNTERSELECT      ; 4                            ; Untyped                                          ;
; USING_FBMIMICBIDIR_PORT       ; OFF                          ; Untyped                                          ;
; DEVICE_FAMILY                 ; Cyclone IV E                 ; Untyped                                          ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                       ; Untyped                                          ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                          ; Untyped                                          ;
; AUTO_CARRY_CHAINS             ; ON                           ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS          ; OFF                          ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS           ; ON                           ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS        ; OFF                          ; IGNORE_CASCADE                                   ;
+-------------------------------+------------------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lcd_tl:lcd|lcd_controller:c ;
+-----------------+------------+-------------------------------------------+
; Parameter Name  ; Value      ; Type                                      ;
+-----------------+------------+-------------------------------------------+
; clock_frequency ; 50000000.0 ; Signed Float                              ;
+-----------------+------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debouncer:db3 ;
+-----------------+------------+-----------------------------+
; Parameter Name  ; Value      ; Type                        ;
+-----------------+------------+-----------------------------+
; clock_frequency ; 50000000.0 ; Signed Float                ;
; window_duration ; 0.0        ; Signed Float                ;
; initial_level   ; '0'        ; Enumerated                  ;
+-----------------+------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: freqDivider:freqDiv ;
+----------------+---------+---------------------------------------+
; Parameter Name ; Value   ; Type                                  ;
+----------------+---------+---------------------------------------+
; div_factor     ; 8000000 ; Signed Integer                        ;
+----------------+---------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Alarm:alm|audio_tl:audio|sin_function:wave|altsyncram:rom_rtl_0 ;
+------------------------------------+-------------------------------------------------+---------------------------+
; Parameter Name                     ; Value                                           ; Type                      ;
+------------------------------------+-------------------------------------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped                   ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                                 ; Untyped                   ;
; WIDTH_A                            ; 16                                              ; Untyped                   ;
; WIDTHAD_A                          ; 9                                               ; Untyped                   ;
; NUMWORDS_A                         ; 512                                             ; Untyped                   ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped                   ;
; WIDTH_B                            ; 16                                              ; Untyped                   ;
; WIDTHAD_B                          ; 9                                               ; Untyped                   ;
; NUMWORDS_B                         ; 512                                             ; Untyped                   ;
; INDATA_REG_B                       ; CLOCK0                                          ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                                          ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1                                          ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK0                                          ; Untyped                   ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Untyped                   ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped                   ;
; RAM_BLOCK_TYPE                     ; AUTO                                            ; Untyped                   ;
; BYTE_SIZE                          ; 8                                               ; Untyped                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                            ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                            ; Untyped                   ;
; INIT_FILE                          ; db/baseClock.ram0_sin_function_a757bb03.hdl.mif ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                          ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                          ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped                   ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped                   ;
; DEVICE_FAMILY                      ; Cyclone IV E                                    ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_2gp1                                 ; Untyped                   ;
+------------------------------------+-------------------------------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ChronometerDown:chronometerDown|audio_tl:audio|sin_function:wave|altsyncram:rom_rtl_0 ;
+------------------------------------+-------------------------------------------------+-------------------------------------------------+
; Parameter Name                     ; Value                                           ; Type                                            ;
+------------------------------------+-------------------------------------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped                                         ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                                 ; Untyped                                         ;
; WIDTH_A                            ; 16                                              ; Untyped                                         ;
; WIDTHAD_A                          ; 9                                               ; Untyped                                         ;
; NUMWORDS_A                         ; 512                                             ; Untyped                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped                                         ;
; WIDTH_B                            ; 16                                              ; Untyped                                         ;
; WIDTHAD_B                          ; 9                                               ; Untyped                                         ;
; NUMWORDS_B                         ; 512                                             ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK0                                          ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                                          ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                                          ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK0                                          ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Untyped                                         ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                                            ; Untyped                                         ;
; BYTE_SIZE                          ; 8                                               ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                            ; Untyped                                         ;
; INIT_FILE                          ; db/baseClock.ram0_sin_function_a757bb03.hdl.mif ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                          ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                          ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E                                    ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_2gp1                                 ; Untyped                                         ;
+------------------------------------+-------------------------------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Chronometer:chronometer|Bin2BCD:bin2BCD|lpm_divide:Mod2 ;
+------------------------+----------------+----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                           ;
+------------------------+----------------+----------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                        ;
; LPM_WIDTHD             ; 8              ; Untyped                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                        ;
; CBXI_PARAMETER         ; lpm_divide_q9m ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                 ;
+------------------------+----------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Chronometer:chronometer|Bin2BCD:bin2BCD2|lpm_divide:Mod2 ;
+------------------------+----------------+-----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                            ;
+------------------------+----------------+-----------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                         ;
; LPM_WIDTHD             ; 8              ; Untyped                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                         ;
; CBXI_PARAMETER         ; lpm_divide_q9m ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                  ;
+------------------------+----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Chronometer:chronometer|Bin2BCD:bin2BCD|lpm_divide:Div2 ;
+------------------------+----------------+----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                           ;
+------------------------+----------------+----------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                        ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                 ;
+------------------------+----------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Chronometer:chronometer|Bin2BCD:bin2BCD2|lpm_divide:Div2 ;
+------------------------+----------------+-----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                            ;
+------------------------+----------------+-----------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                         ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                  ;
+------------------------+----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Chronometer:chronometer|Bin2BCD:bin2BCD|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                           ;
+------------------------+----------------+----------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                        ;
; LPM_WIDTHD             ; 8              ; Untyped                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                        ;
; CBXI_PARAMETER         ; lpm_divide_q9m ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                 ;
+------------------------+----------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Chronometer:chronometer|Bin2BCD:bin2BCD2|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                            ;
+------------------------+----------------+-----------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                         ;
; LPM_WIDTHD             ; 8              ; Untyped                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                         ;
; CBXI_PARAMETER         ; lpm_divide_q9m ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                  ;
+------------------------+----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ChronometerDown:chronometerDown|Bin2BCD:bin2BCD|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                   ;
+------------------------+----------------+------------------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                                ;
; LPM_WIDTHD             ; 8              ; Untyped                                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                ;
; CBXI_PARAMETER         ; lpm_divide_q9m ; Untyped                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                         ;
+------------------------+----------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Clock:clk|Bin2BCD:bin2BCD|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                          ;
; LPM_WIDTHD             ; 8              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_q9m ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Clock:clk|Bin2BCD:bin2BCD|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Chronometer:chronometer|Bin2BCD:bin2BCD|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                           ;
+------------------------+----------------+----------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                        ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                 ;
+------------------------+----------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Chronometer:chronometer|Bin2BCD:bin2BCD2|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                            ;
+------------------------+----------------+-----------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                         ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                  ;
+------------------------+----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ChronometerDown:chronometerDown|Bin2BCD:bin2BCD|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                   ;
+------------------------+----------------+------------------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                                ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                         ;
+------------------------+----------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Chronometer:chronometer|Bin2BCD:bin2BCD|lpm_divide:Mod1 ;
+------------------------+----------------+----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                           ;
+------------------------+----------------+----------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                        ;
; LPM_WIDTHD             ; 8              ; Untyped                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                        ;
; CBXI_PARAMETER         ; lpm_divide_q9m ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                 ;
+------------------------+----------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Chronometer:chronometer|Bin2BCD:bin2BCD2|lpm_divide:Mod1 ;
+------------------------+----------------+-----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                            ;
+------------------------+----------------+-----------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                         ;
; LPM_WIDTHD             ; 8              ; Untyped                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                         ;
; CBXI_PARAMETER         ; lpm_divide_q9m ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                  ;
+------------------------+----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ChronometerDown:chronometerDown|Bin2BCD:bin2BCD|lpm_divide:Mod1 ;
+------------------------+----------------+------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                   ;
+------------------------+----------------+------------------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                                ;
; LPM_WIDTHD             ; 8              ; Untyped                                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                ;
; CBXI_PARAMETER         ; lpm_divide_q9m ; Untyped                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                         ;
+------------------------+----------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Clock:clk|Bin2BCD:bin2BCD|lpm_divide:Mod1 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                          ;
; LPM_WIDTHD             ; 8              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_q9m ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Alarm:alm|Bin2BCD1:a_bin2BCD|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                             ;
; LPM_WIDTHD             ; 8              ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_q9m ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ChronometerDown:chronometerDown|Bin2BCD:bin2BCD|lpm_divide:Div1 ;
+------------------------+----------------+------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                   ;
+------------------------+----------------+------------------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                                ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                         ;
+------------------------+----------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Chronometer:chronometer|Bin2BCD:bin2BCD|lpm_divide:Div1 ;
+------------------------+----------------+----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                           ;
+------------------------+----------------+----------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                        ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                 ;
+------------------------+----------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Chronometer:chronometer|Bin2BCD:bin2BCD2|lpm_divide:Div1 ;
+------------------------+----------------+-----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                            ;
+------------------------+----------------+-----------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                         ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                  ;
+------------------------+----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Clock:clk|Bin2BCD:bin2BCD|lpm_divide:Div1 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Alarm:alm|Bin2BCD1:a_bin2BCD|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                             ;
; LPM_WIDTHD             ; 4              ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Chronometer:chronometer|Bin2BCD1:bin2BCD3|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                             ;
+------------------------+----------------+------------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                          ;
; LPM_WIDTHD             ; 8              ; Untyped                                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                          ;
; CBXI_PARAMETER         ; lpm_divide_q9m ; Untyped                                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                   ;
+------------------------+----------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ChronometerDown:chronometerDown|Bin2BCD:bin2BCD|lpm_divide:Mod2 ;
+------------------------+----------------+------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                   ;
+------------------------+----------------+------------------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                                ;
; LPM_WIDTHD             ; 8              ; Untyped                                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                ;
; CBXI_PARAMETER         ; lpm_divide_q9m ; Untyped                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                         ;
+------------------------+----------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Clock:clk|Bin2BCD:bin2BCD|lpm_divide:Mod2 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                          ;
; LPM_WIDTHD             ; 8              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_q9m ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Alarm:alm|Bin2BCD1:a_bin2BCD|lpm_divide:Mod1 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                             ;
; LPM_WIDTHD             ; 8              ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_q9m ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ChronometerDown:chronometerDown|Bin2BCD:bin2BCD|lpm_divide:Div2 ;
+------------------------+----------------+------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                   ;
+------------------------+----------------+------------------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                                ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                         ;
+------------------------+----------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Chronometer:chronometer|Bin2BCD1:bin2BCD3|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                             ;
+------------------------+----------------+------------------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                          ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                   ;
+------------------------+----------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Clock:clk|Bin2BCD:bin2BCD|lpm_divide:Div2 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Alarm:alm|Bin2BCD1:a_bin2BCD|lpm_divide:Div1 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                             ;
; LPM_WIDTHD             ; 4              ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Alarm:alm|audio_tl:audio|sin_function:wave|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                       ;
+------------------------------------------------+--------------+--------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                             ;
; LPM_WIDTHA                                     ; 10           ; Untyped                                    ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHP                                     ; 26           ; Untyped                                    ;
; LPM_WIDTHR                                     ; 26           ; Untyped                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                    ;
; LATENCY                                        ; 0            ; Untyped                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                    ;
; CBXI_PARAMETER                                 ; mult_06t     ; Untyped                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                    ;
+------------------------------------------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Alarm:alm|audio_tl:audio|sin_function:wave|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+--------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                       ;
+------------------------------------------------+--------------+--------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                             ;
; LPM_WIDTHA                                     ; 10           ; Untyped                                    ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                    ;
; LPM_WIDTHP                                     ; 26           ; Untyped                                    ;
; LPM_WIDTHR                                     ; 26           ; Untyped                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                    ;
; LATENCY                                        ; 0            ; Untyped                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                    ;
; CBXI_PARAMETER                                 ; mult_06t     ; Untyped                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                    ;
+------------------------------------------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ChronometerDown:chronometerDown|audio_tl:audio|sin_function:wave|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                             ;
+------------------------------------------------+--------------+------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                   ;
; LPM_WIDTHA                                     ; 10           ; Untyped                                                          ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                                          ;
; LPM_WIDTHP                                     ; 26           ; Untyped                                                          ;
; LPM_WIDTHR                                     ; 26           ; Untyped                                                          ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                          ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                          ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                          ;
; LATENCY                                        ; 0            ; Untyped                                                          ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                          ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                          ;
; USE_EAB                                        ; OFF          ; Untyped                                                          ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                          ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                          ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                          ;
; CBXI_PARAMETER                                 ; mult_06t     ; Untyped                                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                          ;
+------------------------------------------------+--------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ChronometerDown:chronometerDown|audio_tl:audio|sin_function:wave|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                             ;
+------------------------------------------------+--------------+------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                   ;
; LPM_WIDTHA                                     ; 10           ; Untyped                                                          ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                                          ;
; LPM_WIDTHP                                     ; 26           ; Untyped                                                          ;
; LPM_WIDTHR                                     ; 26           ; Untyped                                                          ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                          ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                          ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                          ;
; LATENCY                                        ; 0            ; Untyped                                                          ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                          ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                          ;
; USE_EAB                                        ; OFF          ; Untyped                                                          ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                          ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                          ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                          ;
; CBXI_PARAMETER                                 ; mult_06t     ; Untyped                                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                          ;
+------------------------------------------------+--------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                             ;
+-------------------------------+------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                    ;
+-------------------------------+------------------------------------------------------------------------------------------+
; Number of entity instances    ; 4                                                                                        ;
; Entity Instance               ; ChronometerDown:chronometerDown|audio_tl:audio|clock_generator:clk|altpll:PLL            ;
;     -- OPERATION_MODE         ; NORMAL                                                                                   ;
;     -- PLL_TYPE               ; AUTO                                                                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                        ;
; Entity Instance               ; ChronometerDown:chronometerDown|audio_tl:audio|audio_io:aio|clock_generator:c|altpll:PLL ;
;     -- OPERATION_MODE         ; NORMAL                                                                                   ;
;     -- PLL_TYPE               ; AUTO                                                                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                        ;
; Entity Instance               ; Alarm:alm|audio_tl:audio|clock_generator:clk|altpll:PLL                                  ;
;     -- OPERATION_MODE         ; NORMAL                                                                                   ;
;     -- PLL_TYPE               ; AUTO                                                                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                        ;
; Entity Instance               ; Alarm:alm|audio_tl:audio|audio_io:aio|clock_generator:c|altpll:PLL                       ;
;     -- OPERATION_MODE         ; NORMAL                                                                                   ;
;     -- PLL_TYPE               ; AUTO                                                                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                        ;
+-------------------------------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                  ;
+-------------------------------------------+---------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                 ;
+-------------------------------------------+---------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                     ;
; Entity Instance                           ; Alarm:alm|audio_tl:audio|sin_function:wave|altsyncram:rom_rtl_0                       ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                       ;
;     -- WIDTH_A                            ; 16                                                                                    ;
;     -- NUMWORDS_A                         ; 512                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 16                                                                                    ;
;     -- NUMWORDS_B                         ; 512                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
; Entity Instance                           ; ChronometerDown:chronometerDown|audio_tl:audio|sin_function:wave|altsyncram:rom_rtl_0 ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                       ;
;     -- WIDTH_A                            ; 16                                                                                    ;
;     -- NUMWORDS_A                         ; 512                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 16                                                                                    ;
;     -- NUMWORDS_B                         ; 512                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
+-------------------------------------------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                          ;
+---------------------------------------+---------------------------------------------------------------------------------+
; Name                                  ; Value                                                                           ;
+---------------------------------------+---------------------------------------------------------------------------------+
; Number of entity instances            ; 4                                                                               ;
; Entity Instance                       ; Alarm:alm|audio_tl:audio|sin_function:wave|lpm_mult:Mult0                       ;
;     -- LPM_WIDTHA                     ; 10                                                                              ;
;     -- LPM_WIDTHB                     ; 16                                                                              ;
;     -- LPM_WIDTHP                     ; 26                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                              ;
;     -- USE_EAB                        ; OFF                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                              ;
; Entity Instance                       ; Alarm:alm|audio_tl:audio|sin_function:wave|lpm_mult:Mult1                       ;
;     -- LPM_WIDTHA                     ; 10                                                                              ;
;     -- LPM_WIDTHB                     ; 16                                                                              ;
;     -- LPM_WIDTHP                     ; 26                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                              ;
;     -- USE_EAB                        ; OFF                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                              ;
; Entity Instance                       ; ChronometerDown:chronometerDown|audio_tl:audio|sin_function:wave|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 10                                                                              ;
;     -- LPM_WIDTHB                     ; 16                                                                              ;
;     -- LPM_WIDTHP                     ; 26                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                              ;
;     -- USE_EAB                        ; OFF                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                              ;
; Entity Instance                       ; ChronometerDown:chronometerDown|audio_tl:audio|sin_function:wave|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 10                                                                              ;
;     -- LPM_WIDTHB                     ; 16                                                                              ;
;     -- LPM_WIDTHP                     ; 26                                                                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                              ;
;     -- USE_EAB                        ; OFF                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                              ;
+---------------------------------------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "debouncer:db3"                                                                                   ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; zero_to_one_pulse ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; one_to_zero_pulse ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "lcd_tl:lcd|lcd_controller:c" ;
+-------+-------+----------+------------------------------+
; Port  ; Type  ; Severity ; Details                      ;
+-------+-------+----------+------------------------------+
; reset ; Input ; Info     ; Stuck at GND                 ;
+-------+-------+----------+------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Alarm:alm|Clock:clkIn"                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; enable         ; Input  ; Info     ; Stuck at GND                                                                        ;
; sw[1..0]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; hex0           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; hex1           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; hex2           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; hex3           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; hex4           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; hex5           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; hex6           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; hex7           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ledg           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; secout         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; minout[31..6]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; hourout[31..5] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Alarm:alm|Set:almsetHour"                                                                   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; count[31..5] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Alarm:alm|Set:almsetMin"                                                                    ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; count[31..6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Alarm:alm|debouncer:db3"                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; zero_to_one_pulse ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; one_to_zero_pulse ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Alarm:alm|debouncer:db1"                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; zero_to_one_pulse ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; one_to_zero_pulse ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Alarm:alm|debouncer:db0"                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; zero_to_one_pulse ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; one_to_zero_pulse ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Alarm:alm|Bin2BCD1:a_bin2BCD"                                                               ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; binin[7..6]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; binin1[7..5] ; Input  ; Info     ; Stuck at GND                                                                        ;
; bcdms[7..4]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bcdls[7..4]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bcdms1[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bcdls1[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac" ;
+--------------------+-------+----------+--------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                ;
+--------------------+-------+----------+--------------------------------------------------------+
; reset              ; Input ; Info     ; Stuck at GND                                           ;
; use_line_in        ; Input ; Info     ; Stuck at VCC                                           ;
; line_in_gain[3..0] ; Input ; Info     ; Stuck at GND                                           ;
; line_in_gain[4]    ; Input ; Info     ; Stuck at VCC                                           ;
; use_mic            ; Input ; Info     ; Stuck at GND                                           ;
; mic_boost          ; Input ; Info     ; Stuck at GND                                           ;
; line_bypass        ; Input ; Info     ; Stuck at GND                                           ;
; mic_bypass         ; Input ; Info     ; Stuck at GND                                           ;
; volume[6..5]       ; Input ; Info     ; Stuck at VCC                                           ;
; volume[4..0]       ; Input ; Info     ; Stuck at GND                                           ;
+--------------------+-------+----------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ChronometerDown:chronometerDown|Set:setHours"                                               ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; count[31..7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ChronometerDown:chronometerDown|Set:setMins"                                                ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; count[31..6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ChronometerDown:chronometerDown|Set:setSecs"                                                ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; count[31..6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ChronometerDown:chronometerDown|debouncer:db3"                                                   ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; zero_to_one_pulse ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; one_to_zero_pulse ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ChronometerDown:chronometerDown|debouncer:db1"                                                   ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; zero_to_one_pulse ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; one_to_zero_pulse ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ChronometerDown:chronometerDown|debouncer:db0"                                                   ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; zero_to_one_pulse ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; one_to_zero_pulse ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ChronometerDown:chronometerDown|Bin2BCD:bin2BCD"                                            ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; binin[7..6]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; binin1[7..6] ; Input  ; Info     ; Stuck at GND                                                                        ;
; binin2[7]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; bcdms[7..4]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bcdls[7..4]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bcdms1[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bcdls1[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bcdms2[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bcdls2[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ChronometerDown:chronometerDown"                                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; ledg ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Chronometer:chronometer|debouncer:db1"                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; zero_to_one_pulse ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; one_to_zero_pulse ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Chronometer:chronometer|debouncer:db0"                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; zero_to_one_pulse ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; one_to_zero_pulse ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Chronometer:chronometer|Bin2BCD1:bin2BCD3"                                                 ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; binin[7]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; bcdms[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bcdls[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bcdms1      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bcdls1      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Chronometer:chronometer|Bin2BCD:bin2BCD2"                                                   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; binin[7..6]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; binin1[7..6] ; Input  ; Info     ; Stuck at GND                                                                        ;
; binin2[7]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; bcdms[7..4]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bcdls[7..4]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bcdms1[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bcdls1[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bcdms2[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bcdls2[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Chronometer:chronometer|Bin2BCD:bin2BCD"                                                    ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; binin[7..6]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; binin1[7..6] ; Input  ; Info     ; Stuck at GND                                                                        ;
; binin2[7]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; bcdms[7..4]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bcdls[7..4]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bcdms1[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bcdls1[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bcdms2[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bcdls2[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Chronometer:chronometer"                                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; ledg ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Clock:clk|debouncer:db3"                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; zero_to_one_pulse ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; one_to_zero_pulse ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Clock:clk|debouncer:db1"                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; zero_to_one_pulse ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; one_to_zero_pulse ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Clock:clk|debouncer:db0"                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; zero_to_one_pulse ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; one_to_zero_pulse ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Clock:clk|Bin2BCD:bin2BCD"                                                                  ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; binin[7..6]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; binin1[7..6] ; Input  ; Info     ; Stuck at GND                                                                        ;
; binin2[7..5] ; Input  ; Info     ; Stuck at GND                                                                        ;
; bcdms[7..4]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bcdls[7..4]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bcdms1[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bcdls1[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bcdms2[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bcdls2[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Clock:clk"                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; ledg    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; secout  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; minout  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; hourout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 98                          ;
; cycloneiii_ff         ; 1418                        ;
;     ENA               ; 576                         ;
;     ENA CLR           ; 2                           ;
;     ENA SCLR          ; 51                          ;
;     ENA SLD           ; 33                          ;
;     SCLR              ; 6                           ;
;     SLD               ; 153                         ;
;     plain             ; 597                         ;
; cycloneiii_io_obuf    ; 10                          ;
; cycloneiii_lcell_comb ; 4310                        ;
;     arith             ; 1227                        ;
;         1 data inputs ; 34                          ;
;         2 data inputs ; 880                         ;
;         3 data inputs ; 313                         ;
;     normal            ; 3083                        ;
;         0 data inputs ; 74                          ;
;         1 data inputs ; 88                          ;
;         2 data inputs ; 631                         ;
;         3 data inputs ; 751                         ;
;         4 data inputs ; 1539                        ;
; cycloneiii_mac_mult   ; 4                           ;
; cycloneiii_mac_out    ; 4                           ;
; cycloneiii_pll        ; 4                           ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 15.60                       ;
; Average LUT depth     ; 5.42                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:12     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Fri Jun 02 23:20:48 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off baseClock -c baseClock
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file freqdivider.vhd
    Info (12022): Found design unit 1: freqDivider-Behavioral File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/freqDivider.vhd Line: 11
    Info (12023): Found entity 1: freqDivider File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/freqDivider.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file bin7segdecoder.vhd
    Info (12022): Found design unit 1: Bin7SegDecoder-Behavioral File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin7SegDecoder.vhd Line: 10
    Info (12023): Found entity 1: Bin7SegDecoder File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin7SegDecoder.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file bin2bcd.vhd
    Info (12022): Found design unit 1: Bin2BCD-Behavioral File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd Line: 17
    Info (12023): Found entity 1: Bin2BCD File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file clock.vhd
    Info (12022): Found design unit 1: Clock-Behavioral File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 41
    Info (12023): Found entity 1: Clock File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file debouncer.vhd
    Info (12022): Found design unit 1: debouncer-v1 File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/debouncer.vhd Line: 32
    Info (12023): Found entity 1: debouncer File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/debouncer.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file chronometer.vhd
    Info (12022): Found design unit 1: Chronometer-Behavioral File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 30
    Info (12023): Found entity 1: Chronometer File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file bin2bcd1.vhd
    Info (12022): Found design unit 1: Bin2BCD1-Behavioral File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD1.vhd Line: 14
    Info (12023): Found entity 1: Bin2BCD1 File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file alarm.vhd
    Info (12022): Found design unit 1: Alarm-Behavioral File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 45
    Info (12023): Found entity 1: Alarm File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file set.vhd
    Info (12022): Found design unit 1: Set-Behavioral File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Set.vhd Line: 13
    Info (12023): Found entity 1: Set File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Set.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file chronometerdown.vhd
    Info (12022): Found design unit 1: ChronometerDown-Behavioral File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd Line: 42
    Info (12023): Found entity 1: ChronometerDown File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd Line: 5
Info (12021): Found 6 design units, including 3 entities, in source file audio/audio_controller.vhd
    Info (12022): Found design unit 1: audio_io-v1 File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/audio_controller.vhd Line: 60
    Info (12022): Found design unit 2: audio_controller-v1 File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/audio_controller.vhd Line: 175
    Info (12022): Found design unit 3: audio_i2c_controller-v1 File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/audio_controller.vhd Line: 369
    Info (12023): Found entity 1: audio_io File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/audio_controller.vhd Line: 35
    Info (12023): Found entity 2: audio_controller File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/audio_controller.vhd Line: 150
    Info (12023): Found entity 3: audio_i2c_controller File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/audio_controller.vhd Line: 351
Info (12021): Found 2 design units, including 1 entities, in source file audio/clock_generator.vhd
    Info (12022): Found design unit 1: clock_generator-cyclone4e File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/clock_generator.vhd Line: 35
    Info (12023): Found entity 1: clock_generator File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/clock_generator.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file audio/pulse_generator.vhd
    Info (12022): Found design unit 1: pulse_generator-v1 File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/pulse_generator.vhd Line: 28
    Info (12023): Found entity 1: pulse_generator File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/pulse_generator.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file audio/sin_function.vhd
    Info (12022): Found design unit 1: sin_function-v1 File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/sin_function.vhd Line: 34
    Info (12023): Found entity 1: sin_function File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/sin_function.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file audio/audio_tl.vhd
    Info (12022): Found design unit 1: audio_tl-v1 File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/audio_tl.vhd Line: 52
    Info (12023): Found entity 1: audio_tl File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/audio_tl.vhd Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file baseclock.vhd
    Info (12022): Found design unit 1: baseClock-RTL File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 45
    Info (12023): Found entity 1: baseClock File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file lcd/lcd_tl.vhd
    Info (12022): Found design unit 1: lcd_tl-v1 File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/lcd/lcd_tl.vhd Line: 36
    Info (12023): Found entity 1: lcd_tl File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/lcd/lcd_tl.vhd Line: 17
Info (15248): File "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/lcd/debouncer.vhd" is a duplicate of already analyzed file "C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/debouncer.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file lcd/debouncer.vhd
Info (12021): Found 2 design units, including 1 entities, in source file lcd/lcd_controller.vhd
    Info (12022): Found design unit 1: lcd_controller-v1 File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/lcd/lcd_controller.vhd Line: 41
    Info (12023): Found entity 1: lcd_controller File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/lcd/lcd_controller.vhd Line: 18
Info (12127): Elaborating entity "baseClock" for the top level hierarchy
Warning (10492): VHDL Process Statement warning at baseClock.vhd(183): signal "s_HEX0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 183
Warning (10492): VHDL Process Statement warning at baseClock.vhd(184): signal "s_HEX1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 184
Warning (10492): VHDL Process Statement warning at baseClock.vhd(185): signal "s_HEX2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 185
Warning (10492): VHDL Process Statement warning at baseClock.vhd(186): signal "s_HEX3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 186
Warning (10492): VHDL Process Statement warning at baseClock.vhd(187): signal "s_HEX4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 187
Warning (10492): VHDL Process Statement warning at baseClock.vhd(188): signal "s_HEX5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 188
Warning (10492): VHDL Process Statement warning at baseClock.vhd(189): signal "s_HEX6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 189
Warning (10492): VHDL Process Statement warning at baseClock.vhd(190): signal "s_HEX7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 190
Warning (10492): VHDL Process Statement warning at baseClock.vhd(197): signal "a_HEX0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 197
Warning (10492): VHDL Process Statement warning at baseClock.vhd(198): signal "a_HEX1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 198
Warning (10492): VHDL Process Statement warning at baseClock.vhd(199): signal "a_HEX2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 199
Warning (10492): VHDL Process Statement warning at baseClock.vhd(200): signal "a_HEX3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 200
Warning (10492): VHDL Process Statement warning at baseClock.vhd(201): signal "a_HEX4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 201
Warning (10492): VHDL Process Statement warning at baseClock.vhd(202): signal "a_HEX5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 202
Warning (10492): VHDL Process Statement warning at baseClock.vhd(203): signal "a_HEX6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 203
Warning (10492): VHDL Process Statement warning at baseClock.vhd(204): signal "a_HEX7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 204
Warning (10492): VHDL Process Statement warning at baseClock.vhd(213): signal "b_HEX2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 213
Warning (10492): VHDL Process Statement warning at baseClock.vhd(214): signal "b_HEX3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 214
Warning (10492): VHDL Process Statement warning at baseClock.vhd(215): signal "b_HEX4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 215
Warning (10492): VHDL Process Statement warning at baseClock.vhd(216): signal "b_HEX5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 216
Warning (10492): VHDL Process Statement warning at baseClock.vhd(217): signal "b_HEX6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 217
Warning (10492): VHDL Process Statement warning at baseClock.vhd(218): signal "b_HEX7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 218
Warning (10492): VHDL Process Statement warning at baseClock.vhd(219): signal "xck_buf1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 219
Warning (10492): VHDL Process Statement warning at baseClock.vhd(220): signal "dacdat_buf1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 220
Warning (10492): VHDL Process Statement warning at baseClock.vhd(227): signal "c_HEX0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 227
Warning (10492): VHDL Process Statement warning at baseClock.vhd(228): signal "c_HEX1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 228
Warning (10492): VHDL Process Statement warning at baseClock.vhd(229): signal "c_HEX2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 229
Warning (10492): VHDL Process Statement warning at baseClock.vhd(231): signal "c_HEX4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 231
Warning (10492): VHDL Process Statement warning at baseClock.vhd(232): signal "c_HEX5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 232
Warning (10492): VHDL Process Statement warning at baseClock.vhd(233): signal "c_HEX6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 233
Warning (10492): VHDL Process Statement warning at baseClock.vhd(234): signal "c_HEX7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 234
Warning (10492): VHDL Process Statement warning at baseClock.vhd(235): signal "xck_buf" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 235
Warning (10492): VHDL Process Statement warning at baseClock.vhd(236): signal "dacdat_buf" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 236
Warning (10631): VHDL Process Statement warning at baseClock.vhd(156): inferring latch(es) for signal or variable "HEX0", which holds its previous value in one or more paths through the process File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Warning (10631): VHDL Process Statement warning at baseClock.vhd(156): inferring latch(es) for signal or variable "HEX1", which holds its previous value in one or more paths through the process File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Warning (10631): VHDL Process Statement warning at baseClock.vhd(156): inferring latch(es) for signal or variable "HEX2", which holds its previous value in one or more paths through the process File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Warning (10631): VHDL Process Statement warning at baseClock.vhd(156): inferring latch(es) for signal or variable "HEX3", which holds its previous value in one or more paths through the process File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Warning (10631): VHDL Process Statement warning at baseClock.vhd(156): inferring latch(es) for signal or variable "HEX4", which holds its previous value in one or more paths through the process File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Warning (10631): VHDL Process Statement warning at baseClock.vhd(156): inferring latch(es) for signal or variable "HEX5", which holds its previous value in one or more paths through the process File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Warning (10631): VHDL Process Statement warning at baseClock.vhd(156): inferring latch(es) for signal or variable "HEX6", which holds its previous value in one or more paths through the process File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Warning (10631): VHDL Process Statement warning at baseClock.vhd(156): inferring latch(es) for signal or variable "HEX7", which holds its previous value in one or more paths through the process File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Warning (10631): VHDL Process Statement warning at baseClock.vhd(156): inferring latch(es) for signal or variable "LEDR", which holds its previous value in one or more paths through the process File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Warning (10631): VHDL Process Statement warning at baseClock.vhd(156): inferring latch(es) for signal or variable "aud_xck", which holds its previous value in one or more paths through the process File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Warning (10631): VHDL Process Statement warning at baseClock.vhd(156): inferring latch(es) for signal or variable "aud_dacdat", which holds its previous value in one or more paths through the process File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Info (10041): Inferred latch for "aud_dacdat" at baseClock.vhd(156) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Info (10041): Inferred latch for "aud_xck" at baseClock.vhd(156) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Info (10041): Inferred latch for "LEDR[0]" at baseClock.vhd(156) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Info (10041): Inferred latch for "LEDR[1]" at baseClock.vhd(156) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Info (10041): Inferred latch for "LEDR[2]" at baseClock.vhd(156) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Info (10041): Inferred latch for "LEDR[3]" at baseClock.vhd(156) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Info (10041): Inferred latch for "HEX7[0]" at baseClock.vhd(156) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Info (10041): Inferred latch for "HEX7[1]" at baseClock.vhd(156) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Info (10041): Inferred latch for "HEX7[2]" at baseClock.vhd(156) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Info (10041): Inferred latch for "HEX7[3]" at baseClock.vhd(156) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Info (10041): Inferred latch for "HEX7[4]" at baseClock.vhd(156) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Info (10041): Inferred latch for "HEX7[5]" at baseClock.vhd(156) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Info (10041): Inferred latch for "HEX7[6]" at baseClock.vhd(156) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Info (10041): Inferred latch for "HEX6[0]" at baseClock.vhd(156) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Info (10041): Inferred latch for "HEX6[1]" at baseClock.vhd(156) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Info (10041): Inferred latch for "HEX6[2]" at baseClock.vhd(156) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Info (10041): Inferred latch for "HEX6[3]" at baseClock.vhd(156) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Info (10041): Inferred latch for "HEX6[4]" at baseClock.vhd(156) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Info (10041): Inferred latch for "HEX6[5]" at baseClock.vhd(156) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Info (10041): Inferred latch for "HEX6[6]" at baseClock.vhd(156) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Info (10041): Inferred latch for "HEX5[0]" at baseClock.vhd(156) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Info (10041): Inferred latch for "HEX5[1]" at baseClock.vhd(156) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Info (10041): Inferred latch for "HEX5[2]" at baseClock.vhd(156) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Info (10041): Inferred latch for "HEX5[3]" at baseClock.vhd(156) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Info (10041): Inferred latch for "HEX5[4]" at baseClock.vhd(156) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Info (10041): Inferred latch for "HEX5[5]" at baseClock.vhd(156) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Info (10041): Inferred latch for "HEX5[6]" at baseClock.vhd(156) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Info (10041): Inferred latch for "HEX4[0]" at baseClock.vhd(156) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Info (10041): Inferred latch for "HEX4[1]" at baseClock.vhd(156) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Info (10041): Inferred latch for "HEX4[2]" at baseClock.vhd(156) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Info (10041): Inferred latch for "HEX4[3]" at baseClock.vhd(156) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Info (10041): Inferred latch for "HEX4[4]" at baseClock.vhd(156) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Info (10041): Inferred latch for "HEX4[5]" at baseClock.vhd(156) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Info (10041): Inferred latch for "HEX4[6]" at baseClock.vhd(156) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Info (10041): Inferred latch for "HEX3[0]" at baseClock.vhd(156) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Info (10041): Inferred latch for "HEX3[1]" at baseClock.vhd(156) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Info (10041): Inferred latch for "HEX3[2]" at baseClock.vhd(156) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Info (10041): Inferred latch for "HEX3[3]" at baseClock.vhd(156) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Info (10041): Inferred latch for "HEX3[4]" at baseClock.vhd(156) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Info (10041): Inferred latch for "HEX3[5]" at baseClock.vhd(156) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Info (10041): Inferred latch for "HEX3[6]" at baseClock.vhd(156) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Info (10041): Inferred latch for "HEX2[0]" at baseClock.vhd(156) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Info (10041): Inferred latch for "HEX2[1]" at baseClock.vhd(156) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Info (10041): Inferred latch for "HEX2[2]" at baseClock.vhd(156) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Info (10041): Inferred latch for "HEX2[3]" at baseClock.vhd(156) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Info (10041): Inferred latch for "HEX2[4]" at baseClock.vhd(156) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Info (10041): Inferred latch for "HEX2[5]" at baseClock.vhd(156) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Info (10041): Inferred latch for "HEX2[6]" at baseClock.vhd(156) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Info (10041): Inferred latch for "HEX1[0]" at baseClock.vhd(156) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Info (10041): Inferred latch for "HEX1[1]" at baseClock.vhd(156) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Info (10041): Inferred latch for "HEX1[2]" at baseClock.vhd(156) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Info (10041): Inferred latch for "HEX1[3]" at baseClock.vhd(156) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Info (10041): Inferred latch for "HEX1[4]" at baseClock.vhd(156) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Info (10041): Inferred latch for "HEX1[5]" at baseClock.vhd(156) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Info (10041): Inferred latch for "HEX1[6]" at baseClock.vhd(156) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Info (10041): Inferred latch for "HEX0[0]" at baseClock.vhd(156) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Info (10041): Inferred latch for "HEX0[1]" at baseClock.vhd(156) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Info (10041): Inferred latch for "HEX0[2]" at baseClock.vhd(156) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Info (10041): Inferred latch for "HEX0[3]" at baseClock.vhd(156) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Info (10041): Inferred latch for "HEX0[4]" at baseClock.vhd(156) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Info (10041): Inferred latch for "HEX0[5]" at baseClock.vhd(156) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Info (10041): Inferred latch for "HEX0[6]" at baseClock.vhd(156) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Info (12129): Elaborating entity "Clock" using architecture "A:behavioral" for hierarchy "Clock:clk" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 58
Warning (10492): VHDL Process Statement warning at Clock.vhd(133): signal "enable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 133
Warning (10492): VHDL Process Statement warning at Clock.vhd(508): signal "SW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 508
Warning (10492): VHDL Process Statement warning at Clock.vhd(508): signal "cur_sel" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 508
Warning (10492): VHDL Process Statement warning at Clock.vhd(512): signal "h2Dis1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 512
Warning (10492): VHDL Process Statement warning at Clock.vhd(513): signal "h2Dis" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 513
Warning (10492): VHDL Process Statement warning at Clock.vhd(517): signal "SW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 517
Warning (10492): VHDL Process Statement warning at Clock.vhd(517): signal "cur_sel" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 517
Warning (10492): VHDL Process Statement warning at Clock.vhd(521): signal "m2Dis1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 521
Warning (10492): VHDL Process Statement warning at Clock.vhd(522): signal "m2Dis" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 522
Warning (10492): VHDL Process Statement warning at Clock.vhd(526): signal "SW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 526
Warning (10492): VHDL Process Statement warning at Clock.vhd(526): signal "cur_sel" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 526
Warning (10492): VHDL Process Statement warning at Clock.vhd(530): signal "s2Dis1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 530
Warning (10492): VHDL Process Statement warning at Clock.vhd(531): signal "s2Dis" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 531
Warning (10492): VHDL Process Statement warning at Clock.vhd(535): signal "SW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 535
Warning (10492): VHDL Process Statement warning at Clock.vhd(537): signal "am" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 537
Warning (10492): VHDL Process Statement warning at Clock.vhd(548): signal "sec" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 548
Warning (10492): VHDL Process Statement warning at Clock.vhd(549): signal "min" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 549
Warning (10492): VHDL Process Statement warning at Clock.vhd(550): signal "hour" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 550
Warning (10631): VHDL Process Statement warning at Clock.vhd(129): inferring latch(es) for signal or variable "HEX7", which holds its previous value in one or more paths through the process File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Warning (10631): VHDL Process Statement warning at Clock.vhd(129): inferring latch(es) for signal or variable "HEX6", which holds its previous value in one or more paths through the process File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Warning (10631): VHDL Process Statement warning at Clock.vhd(129): inferring latch(es) for signal or variable "HEX5", which holds its previous value in one or more paths through the process File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Warning (10631): VHDL Process Statement warning at Clock.vhd(129): inferring latch(es) for signal or variable "HEX4", which holds its previous value in one or more paths through the process File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Warning (10631): VHDL Process Statement warning at Clock.vhd(129): inferring latch(es) for signal or variable "HEX3", which holds its previous value in one or more paths through the process File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Warning (10631): VHDL Process Statement warning at Clock.vhd(129): inferring latch(es) for signal or variable "HEX2", which holds its previous value in one or more paths through the process File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Warning (10631): VHDL Process Statement warning at Clock.vhd(129): inferring latch(es) for signal or variable "HEX1", which holds its previous value in one or more paths through the process File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Warning (10631): VHDL Process Statement warning at Clock.vhd(129): inferring latch(es) for signal or variable "HEX0", which holds its previous value in one or more paths through the process File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Warning (10631): VHDL Process Statement warning at Clock.vhd(129): inferring latch(es) for signal or variable "secOut", which holds its previous value in one or more paths through the process File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Warning (10631): VHDL Process Statement warning at Clock.vhd(129): inferring latch(es) for signal or variable "minOut", which holds its previous value in one or more paths through the process File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Warning (10631): VHDL Process Statement warning at Clock.vhd(129): inferring latch(es) for signal or variable "hourOut", which holds its previous value in one or more paths through the process File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Warning (10873): Using initial value X (don't care) for net "LEDG[7]" at Clock.vhd(33) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 33
Warning (10873): Using initial value X (don't care) for net "LEDG[5..3]" at Clock.vhd(33) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 33
Warning (10873): Using initial value X (don't care) for net "LEDG[1]" at Clock.vhd(33) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 33
Info (10041): Inferred latch for "hourOut[0]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "hourOut[1]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "hourOut[2]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "hourOut[3]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "hourOut[4]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "hourOut[5]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "hourOut[6]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "hourOut[7]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "hourOut[8]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "hourOut[9]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "hourOut[10]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "hourOut[11]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "hourOut[12]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "hourOut[13]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "hourOut[14]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "hourOut[15]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "hourOut[16]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "hourOut[17]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "hourOut[18]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "hourOut[19]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "hourOut[20]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "hourOut[21]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "hourOut[22]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "hourOut[23]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "hourOut[24]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "hourOut[25]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "hourOut[26]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "hourOut[27]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "hourOut[28]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "hourOut[29]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "hourOut[30]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "hourOut[31]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "minOut[0]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "minOut[1]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "minOut[2]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "minOut[3]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "minOut[4]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "minOut[5]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "minOut[6]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "minOut[7]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "minOut[8]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "minOut[9]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "minOut[10]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "minOut[11]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "minOut[12]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "minOut[13]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "minOut[14]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "minOut[15]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "minOut[16]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "minOut[17]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "minOut[18]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "minOut[19]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "minOut[20]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "minOut[21]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "minOut[22]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "minOut[23]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "minOut[24]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "minOut[25]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "minOut[26]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "minOut[27]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "minOut[28]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "minOut[29]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "minOut[30]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "minOut[31]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "secOut[0]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "secOut[1]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "secOut[2]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "secOut[3]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "secOut[4]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "secOut[5]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "secOut[6]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "secOut[7]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "secOut[8]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "secOut[9]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "secOut[10]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "secOut[11]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "secOut[12]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "secOut[13]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "secOut[14]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "secOut[15]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "secOut[16]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "secOut[17]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "secOut[18]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "secOut[19]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "secOut[20]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "secOut[21]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "secOut[22]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "secOut[23]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "secOut[24]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "secOut[25]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "secOut[26]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "secOut[27]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "secOut[28]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "secOut[29]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "secOut[30]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "secOut[31]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "HEX0[0]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "HEX0[1]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "HEX0[2]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "HEX0[3]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "HEX0[4]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "HEX0[5]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "HEX0[6]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "HEX1[0]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "HEX1[1]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "HEX1[2]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "HEX1[3]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "HEX1[4]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "HEX1[5]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "HEX1[6]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "HEX2[0]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "HEX2[1]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "HEX2[2]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "HEX2[3]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "HEX2[4]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "HEX2[5]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "HEX2[6]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "HEX3[0]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "HEX3[1]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "HEX3[2]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "HEX3[3]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "HEX3[4]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "HEX3[5]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "HEX3[6]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "HEX4[0]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "HEX4[1]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "HEX4[2]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "HEX4[3]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "HEX4[4]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "HEX4[5]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "HEX4[6]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "HEX5[0]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "HEX5[1]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "HEX5[2]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "HEX5[3]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "HEX5[4]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "HEX5[5]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "HEX5[6]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "HEX6[0]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "HEX6[1]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "HEX6[2]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "HEX6[3]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "HEX6[4]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "HEX6[5]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "HEX6[6]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "HEX7[0]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "HEX7[1]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "HEX7[2]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "HEX7[3]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "HEX7[4]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "HEX7[5]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (10041): Inferred latch for "HEX7[6]" at Clock.vhd(129) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Info (12129): Elaborating entity "Bin2BCD" using architecture "A:behavioral" for hierarchy "Clock:clk|Bin2BCD:bin2BCD" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 55
Info (12129): Elaborating entity "Bin7SegDecoder" using architecture "A:behavioral" for hierarchy "Clock:clk|Bin7SegDecoder:b7segH" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 66
Info (12129): Elaborating entity "freqDivider" using architecture "A:behavioral" for hierarchy "Clock:clk|freqDivider:freqDiv" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 93
Info (12129): Elaborating entity "freqDivider" using architecture "A:behavioral" for hierarchy "Clock:clk|freqDivider:freqDiv2" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 98
Info (12129): Elaborating entity "debouncer" using architecture "A:v1" for hierarchy "Clock:clk|debouncer:db0" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 106
Info (12129): Elaborating entity "Chronometer" using architecture "A:behavioral" for hierarchy "Chronometer:chronometer" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 73
Warning (10492): VHDL Process Statement warning at Chronometer.vhd(190): signal "enable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 190
Warning (10492): VHDL Process Statement warning at Chronometer.vhd(191): signal "clk" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 191
Warning (10492): VHDL Process Statement warning at Chronometer.vhd(264): signal "set" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 264
Warning (10492): VHDL Process Statement warning at Chronometer.vhd(264): signal "press" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 264
Warning (10492): VHDL Process Statement warning at Chronometer.vhd(265): signal "clk" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 265
Warning (10492): VHDL Process Statement warning at Chronometer.vhd(273): signal "svm2Dis1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 273
Warning (10492): VHDL Process Statement warning at Chronometer.vhd(274): signal "svm2Dis" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 274
Warning (10492): VHDL Process Statement warning at Chronometer.vhd(275): signal "svs2Dis1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 275
Warning (10492): VHDL Process Statement warning at Chronometer.vhd(276): signal "svs2Dis" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 276
Warning (10492): VHDL Process Statement warning at Chronometer.vhd(277): signal "svcs2Dis1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 277
Warning (10492): VHDL Process Statement warning at Chronometer.vhd(278): signal "svcs2Dis" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 278
Warning (10492): VHDL Process Statement warning at Chronometer.vhd(282): signal "m2Dis1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 282
Warning (10492): VHDL Process Statement warning at Chronometer.vhd(283): signal "m2Dis" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 283
Warning (10492): VHDL Process Statement warning at Chronometer.vhd(284): signal "s2Dis1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 284
Warning (10492): VHDL Process Statement warning at Chronometer.vhd(285): signal "s2Dis" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 285
Warning (10492): VHDL Process Statement warning at Chronometer.vhd(286): signal "cs2Dis1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 286
Warning (10492): VHDL Process Statement warning at Chronometer.vhd(287): signal "cs2Dis" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 287
Warning (10492): VHDL Process Statement warning at Chronometer.vhd(291): signal "msLap2Dis" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 291
Warning (10492): VHDL Process Statement warning at Chronometer.vhd(292): signal "lsLap2Dis" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 292
Warning (10631): VHDL Process Statement warning at Chronometer.vhd(186): inferring latch(es) for signal or variable "HEX5", which holds its previous value in one or more paths through the process File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 186
Warning (10631): VHDL Process Statement warning at Chronometer.vhd(186): inferring latch(es) for signal or variable "HEX4", which holds its previous value in one or more paths through the process File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 186
Warning (10631): VHDL Process Statement warning at Chronometer.vhd(186): inferring latch(es) for signal or variable "HEX3", which holds its previous value in one or more paths through the process File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 186
Warning (10631): VHDL Process Statement warning at Chronometer.vhd(186): inferring latch(es) for signal or variable "HEX2", which holds its previous value in one or more paths through the process File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 186
Warning (10631): VHDL Process Statement warning at Chronometer.vhd(186): inferring latch(es) for signal or variable "HEX1", which holds its previous value in one or more paths through the process File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 186
Warning (10631): VHDL Process Statement warning at Chronometer.vhd(186): inferring latch(es) for signal or variable "HEX0", which holds its previous value in one or more paths through the process File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 186
Warning (10631): VHDL Process Statement warning at Chronometer.vhd(186): inferring latch(es) for signal or variable "HEX7", which holds its previous value in one or more paths through the process File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 186
Warning (10631): VHDL Process Statement warning at Chronometer.vhd(186): inferring latch(es) for signal or variable "HEX6", which holds its previous value in one or more paths through the process File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 186
Warning (10873): Using initial value X (don't care) for net "LEDG[6..3]" at Chronometer.vhd(27) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 27
Warning (10873): Using initial value X (don't care) for net "LEDG[1]" at Chronometer.vhd(27) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 27
Info (10041): Inferred latch for "HEX6[0]" at Chronometer.vhd(186) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 186
Info (10041): Inferred latch for "HEX6[1]" at Chronometer.vhd(186) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 186
Info (10041): Inferred latch for "HEX6[2]" at Chronometer.vhd(186) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 186
Info (10041): Inferred latch for "HEX6[3]" at Chronometer.vhd(186) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 186
Info (10041): Inferred latch for "HEX6[4]" at Chronometer.vhd(186) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 186
Info (10041): Inferred latch for "HEX6[5]" at Chronometer.vhd(186) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 186
Info (10041): Inferred latch for "HEX6[6]" at Chronometer.vhd(186) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 186
Info (10041): Inferred latch for "HEX7[0]" at Chronometer.vhd(186) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 186
Info (10041): Inferred latch for "HEX7[1]" at Chronometer.vhd(186) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 186
Info (10041): Inferred latch for "HEX7[2]" at Chronometer.vhd(186) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 186
Info (10041): Inferred latch for "HEX7[3]" at Chronometer.vhd(186) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 186
Info (10041): Inferred latch for "HEX7[4]" at Chronometer.vhd(186) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 186
Info (10041): Inferred latch for "HEX7[5]" at Chronometer.vhd(186) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 186
Info (10041): Inferred latch for "HEX7[6]" at Chronometer.vhd(186) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 186
Info (10041): Inferred latch for "HEX0[0]" at Chronometer.vhd(186) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 186
Info (10041): Inferred latch for "HEX0[1]" at Chronometer.vhd(186) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 186
Info (10041): Inferred latch for "HEX0[2]" at Chronometer.vhd(186) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 186
Info (10041): Inferred latch for "HEX0[3]" at Chronometer.vhd(186) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 186
Info (10041): Inferred latch for "HEX0[4]" at Chronometer.vhd(186) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 186
Info (10041): Inferred latch for "HEX0[5]" at Chronometer.vhd(186) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 186
Info (10041): Inferred latch for "HEX0[6]" at Chronometer.vhd(186) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 186
Info (10041): Inferred latch for "HEX1[0]" at Chronometer.vhd(186) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 186
Info (10041): Inferred latch for "HEX1[1]" at Chronometer.vhd(186) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 186
Info (10041): Inferred latch for "HEX1[2]" at Chronometer.vhd(186) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 186
Info (10041): Inferred latch for "HEX1[3]" at Chronometer.vhd(186) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 186
Info (10041): Inferred latch for "HEX1[4]" at Chronometer.vhd(186) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 186
Info (10041): Inferred latch for "HEX1[5]" at Chronometer.vhd(186) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 186
Info (10041): Inferred latch for "HEX1[6]" at Chronometer.vhd(186) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 186
Info (10041): Inferred latch for "HEX2[0]" at Chronometer.vhd(186) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 186
Info (10041): Inferred latch for "HEX2[1]" at Chronometer.vhd(186) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 186
Info (10041): Inferred latch for "HEX2[2]" at Chronometer.vhd(186) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 186
Info (10041): Inferred latch for "HEX2[3]" at Chronometer.vhd(186) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 186
Info (10041): Inferred latch for "HEX2[4]" at Chronometer.vhd(186) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 186
Info (10041): Inferred latch for "HEX2[5]" at Chronometer.vhd(186) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 186
Info (10041): Inferred latch for "HEX2[6]" at Chronometer.vhd(186) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 186
Info (10041): Inferred latch for "HEX3[0]" at Chronometer.vhd(186) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 186
Info (10041): Inferred latch for "HEX3[1]" at Chronometer.vhd(186) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 186
Info (10041): Inferred latch for "HEX3[2]" at Chronometer.vhd(186) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 186
Info (10041): Inferred latch for "HEX3[3]" at Chronometer.vhd(186) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 186
Info (10041): Inferred latch for "HEX3[4]" at Chronometer.vhd(186) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 186
Info (10041): Inferred latch for "HEX3[5]" at Chronometer.vhd(186) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 186
Info (10041): Inferred latch for "HEX3[6]" at Chronometer.vhd(186) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 186
Info (10041): Inferred latch for "HEX4[0]" at Chronometer.vhd(186) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 186
Info (10041): Inferred latch for "HEX4[1]" at Chronometer.vhd(186) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 186
Info (10041): Inferred latch for "HEX4[2]" at Chronometer.vhd(186) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 186
Info (10041): Inferred latch for "HEX4[3]" at Chronometer.vhd(186) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 186
Info (10041): Inferred latch for "HEX4[4]" at Chronometer.vhd(186) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 186
Info (10041): Inferred latch for "HEX4[5]" at Chronometer.vhd(186) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 186
Info (10041): Inferred latch for "HEX4[6]" at Chronometer.vhd(186) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 186
Info (10041): Inferred latch for "HEX5[0]" at Chronometer.vhd(186) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 186
Info (10041): Inferred latch for "HEX5[1]" at Chronometer.vhd(186) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 186
Info (10041): Inferred latch for "HEX5[2]" at Chronometer.vhd(186) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 186
Info (10041): Inferred latch for "HEX5[3]" at Chronometer.vhd(186) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 186
Info (10041): Inferred latch for "HEX5[4]" at Chronometer.vhd(186) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 186
Info (10041): Inferred latch for "HEX5[5]" at Chronometer.vhd(186) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 186
Info (10041): Inferred latch for "HEX5[6]" at Chronometer.vhd(186) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 186
Info (12129): Elaborating entity "Bin2BCD1" using architecture "A:behavioral" for hierarchy "Chronometer:chronometer|Bin2BCD1:bin2BCD3" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 122
Info (12129): Elaborating entity "freqDivider" using architecture "A:behavioral" for hierarchy "Chronometer:chronometer|freqDivider:freqDiv2" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Chronometer.vhd Line: 144
Info (12129): Elaborating entity "ChronometerDown" using architecture "A:behavioral" for hierarchy "ChronometerDown:chronometerDown" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 87
Warning (10492): VHDL Process Statement warning at ChronometerDown.vhd(203): signal "enable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd Line: 203
Warning (10492): VHDL Process Statement warning at ChronometerDown.vhd(235): signal "SW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd Line: 235
Warning (10492): VHDL Process Statement warning at ChronometerDown.vhd(235): signal "setHour" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd Line: 235
Warning (10492): VHDL Process Statement warning at ChronometerDown.vhd(239): signal "h2Dis1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd Line: 239
Warning (10492): VHDL Process Statement warning at ChronometerDown.vhd(240): signal "h2Dis" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd Line: 240
Warning (10492): VHDL Process Statement warning at ChronometerDown.vhd(244): signal "SW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd Line: 244
Warning (10492): VHDL Process Statement warning at ChronometerDown.vhd(244): signal "setMin" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd Line: 244
Warning (10492): VHDL Process Statement warning at ChronometerDown.vhd(248): signal "m2Dis1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd Line: 248
Warning (10492): VHDL Process Statement warning at ChronometerDown.vhd(249): signal "m2Dis" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd Line: 249
Warning (10492): VHDL Process Statement warning at ChronometerDown.vhd(253): signal "SW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd Line: 253
Warning (10492): VHDL Process Statement warning at ChronometerDown.vhd(253): signal "setSec" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd Line: 253
Warning (10492): VHDL Process Statement warning at ChronometerDown.vhd(257): signal "s2Dis1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd Line: 257
Warning (10492): VHDL Process Statement warning at ChronometerDown.vhd(258): signal "s2Dis" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd Line: 258
Warning (10631): VHDL Process Statement warning at ChronometerDown.vhd(199): inferring latch(es) for signal or variable "HEX7", which holds its previous value in one or more paths through the process File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd Line: 199
Warning (10631): VHDL Process Statement warning at ChronometerDown.vhd(199): inferring latch(es) for signal or variable "HEX6", which holds its previous value in one or more paths through the process File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd Line: 199
Warning (10631): VHDL Process Statement warning at ChronometerDown.vhd(199): inferring latch(es) for signal or variable "HEX5", which holds its previous value in one or more paths through the process File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd Line: 199
Warning (10631): VHDL Process Statement warning at ChronometerDown.vhd(199): inferring latch(es) for signal or variable "HEX4", which holds its previous value in one or more paths through the process File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd Line: 199
Warning (10631): VHDL Process Statement warning at ChronometerDown.vhd(199): inferring latch(es) for signal or variable "HEX3", which holds its previous value in one or more paths through the process File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd Line: 199
Warning (10631): VHDL Process Statement warning at ChronometerDown.vhd(199): inferring latch(es) for signal or variable "HEX2", which holds its previous value in one or more paths through the process File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd Line: 199
Warning (10873): Using initial value X (don't care) for net "LEDG[6..3]" at ChronometerDown.vhd(30) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd Line: 30
Warning (10873): Using initial value X (don't care) for net "LEDG[1]" at ChronometerDown.vhd(30) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd Line: 30
Info (10041): Inferred latch for "HEX2[0]" at ChronometerDown.vhd(199) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd Line: 199
Info (10041): Inferred latch for "HEX2[1]" at ChronometerDown.vhd(199) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd Line: 199
Info (10041): Inferred latch for "HEX2[2]" at ChronometerDown.vhd(199) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd Line: 199
Info (10041): Inferred latch for "HEX2[3]" at ChronometerDown.vhd(199) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd Line: 199
Info (10041): Inferred latch for "HEX2[4]" at ChronometerDown.vhd(199) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd Line: 199
Info (10041): Inferred latch for "HEX2[5]" at ChronometerDown.vhd(199) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd Line: 199
Info (10041): Inferred latch for "HEX2[6]" at ChronometerDown.vhd(199) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd Line: 199
Info (10041): Inferred latch for "HEX3[0]" at ChronometerDown.vhd(199) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd Line: 199
Info (10041): Inferred latch for "HEX3[1]" at ChronometerDown.vhd(199) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd Line: 199
Info (10041): Inferred latch for "HEX3[2]" at ChronometerDown.vhd(199) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd Line: 199
Info (10041): Inferred latch for "HEX3[3]" at ChronometerDown.vhd(199) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd Line: 199
Info (10041): Inferred latch for "HEX3[4]" at ChronometerDown.vhd(199) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd Line: 199
Info (10041): Inferred latch for "HEX3[5]" at ChronometerDown.vhd(199) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd Line: 199
Info (10041): Inferred latch for "HEX3[6]" at ChronometerDown.vhd(199) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd Line: 199
Info (10041): Inferred latch for "HEX4[0]" at ChronometerDown.vhd(199) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd Line: 199
Info (10041): Inferred latch for "HEX4[1]" at ChronometerDown.vhd(199) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd Line: 199
Info (10041): Inferred latch for "HEX4[2]" at ChronometerDown.vhd(199) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd Line: 199
Info (10041): Inferred latch for "HEX4[3]" at ChronometerDown.vhd(199) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd Line: 199
Info (10041): Inferred latch for "HEX4[4]" at ChronometerDown.vhd(199) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd Line: 199
Info (10041): Inferred latch for "HEX4[5]" at ChronometerDown.vhd(199) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd Line: 199
Info (10041): Inferred latch for "HEX4[6]" at ChronometerDown.vhd(199) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd Line: 199
Info (10041): Inferred latch for "HEX5[0]" at ChronometerDown.vhd(199) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd Line: 199
Info (10041): Inferred latch for "HEX5[1]" at ChronometerDown.vhd(199) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd Line: 199
Info (10041): Inferred latch for "HEX5[2]" at ChronometerDown.vhd(199) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd Line: 199
Info (10041): Inferred latch for "HEX5[3]" at ChronometerDown.vhd(199) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd Line: 199
Info (10041): Inferred latch for "HEX5[4]" at ChronometerDown.vhd(199) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd Line: 199
Info (10041): Inferred latch for "HEX5[5]" at ChronometerDown.vhd(199) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd Line: 199
Info (10041): Inferred latch for "HEX5[6]" at ChronometerDown.vhd(199) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd Line: 199
Info (10041): Inferred latch for "HEX6[0]" at ChronometerDown.vhd(199) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd Line: 199
Info (10041): Inferred latch for "HEX6[1]" at ChronometerDown.vhd(199) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd Line: 199
Info (10041): Inferred latch for "HEX6[2]" at ChronometerDown.vhd(199) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd Line: 199
Info (10041): Inferred latch for "HEX6[3]" at ChronometerDown.vhd(199) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd Line: 199
Info (10041): Inferred latch for "HEX6[4]" at ChronometerDown.vhd(199) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd Line: 199
Info (10041): Inferred latch for "HEX6[5]" at ChronometerDown.vhd(199) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd Line: 199
Info (10041): Inferred latch for "HEX6[6]" at ChronometerDown.vhd(199) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd Line: 199
Info (10041): Inferred latch for "HEX7[0]" at ChronometerDown.vhd(199) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd Line: 199
Info (10041): Inferred latch for "HEX7[1]" at ChronometerDown.vhd(199) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd Line: 199
Info (10041): Inferred latch for "HEX7[2]" at ChronometerDown.vhd(199) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd Line: 199
Info (10041): Inferred latch for "HEX7[3]" at ChronometerDown.vhd(199) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd Line: 199
Info (10041): Inferred latch for "HEX7[4]" at ChronometerDown.vhd(199) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd Line: 199
Info (10041): Inferred latch for "HEX7[5]" at ChronometerDown.vhd(199) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd Line: 199
Info (10041): Inferred latch for "HEX7[6]" at ChronometerDown.vhd(199) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd Line: 199
Info (12129): Elaborating entity "freqDivider" using architecture "A:behavioral" for hierarchy "ChronometerDown:chronometerDown|freqDivider:freqDiv3" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd Line: 102
Info (12129): Elaborating entity "Set" using architecture "A:behavioral" for hierarchy "ChronometerDown:chronometerDown|Set:setSecs" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd Line: 131
Warning (10492): VHDL Process Statement warning at Set.vhd(21): signal "s_count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Set.vhd Line: 21
Info (12129): Elaborating entity "Set" using architecture "A:behavioral" for hierarchy "ChronometerDown:chronometerDown|Set:setHours" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd Line: 147
Warning (10492): VHDL Process Statement warning at Set.vhd(21): signal "s_count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Set.vhd Line: 21
Info (12129): Elaborating entity "audio_tl" using architecture "A:v1" for hierarchy "ChronometerDown:chronometerDown|audio_tl:audio" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/ChronometerDown.vhd Line: 155
Info (12129): Elaborating entity "clock_generator" using architecture "A:cyclone4e" for hierarchy "ChronometerDown:chronometerDown|audio_tl:audio|clock_generator:clk" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/audio_tl.vhd Line: 81
Info (12128): Elaborating entity "altpll" for hierarchy "ChronometerDown:chronometerDown|audio_tl:audio|clock_generator:clk|altpll:PLL" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/clock_generator.vhd Line: 127
Info (12130): Elaborated megafunction instantiation "ChronometerDown:chronometerDown|audio_tl:audio|clock_generator:clk|altpll:PLL" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/clock_generator.vhd Line: 127
Info (12133): Instantiated megafunction "ChronometerDown:chronometerDown|audio_tl:audio|clock_generator:clk|altpll:PLL" with the following parameter: File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/clock_generator.vhd Line: 127
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "50000000"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "100000000"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=clock_auto"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clock_auto_altpll.v
    Info (12023): Found entity 1: clock_auto_altpll File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/db/clock_auto_altpll.v Line: 30
Info (12128): Elaborating entity "clock_auto_altpll" for hierarchy "ChronometerDown:chronometerDown|audio_tl:audio|clock_generator:clk|altpll:PLL|clock_auto_altpll:auto_generated" File: d:/programas/altera_lite/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12129): Elaborating entity "audio_controller" using architecture "A:v1" for hierarchy "ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/audio_tl.vhd Line: 89
Info (12129): Elaborating entity "audio_i2c_controller" using architecture "A:v1" for hierarchy "ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac|audio_i2c_controller:i2c" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/audio_controller.vhd Line: 212
Info (12129): Elaborating entity "audio_io" using architecture "A:v1" for hierarchy "ChronometerDown:chronometerDown|audio_tl:audio|audio_io:aio" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/audio_tl.vhd Line: 100
Info (12129): Elaborating entity "clock_generator" using architecture "A:cyclone4e" for hierarchy "ChronometerDown:chronometerDown|audio_tl:audio|audio_io:aio|clock_generator:c" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/audio_controller.vhd Line: 80
Info (12128): Elaborating entity "altpll" for hierarchy "ChronometerDown:chronometerDown|audio_tl:audio|audio_io:aio|clock_generator:c|altpll:PLL" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/clock_generator.vhd Line: 127
Info (12130): Elaborated megafunction instantiation "ChronometerDown:chronometerDown|audio_tl:audio|audio_io:aio|clock_generator:c|altpll:PLL" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/clock_generator.vhd Line: 127
Info (12133): Instantiated megafunction "ChronometerDown:chronometerDown|audio_tl:audio|audio_io:aio|clock_generator:c|altpll:PLL" with the following parameter: File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/clock_generator.vhd Line: 127
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "50000000"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "12288000"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=clock_auto"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clock_auto_altpll1.v
    Info (12023): Found entity 1: clock_auto_altpll1 File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/db/clock_auto_altpll1.v Line: 30
Info (12128): Elaborating entity "clock_auto_altpll1" for hierarchy "ChronometerDown:chronometerDown|audio_tl:audio|audio_io:aio|clock_generator:c|altpll:PLL|clock_auto_altpll1:auto_generated" File: d:/programas/altera_lite/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12129): Elaborating entity "sin_function" using architecture "A:v1" for hierarchy "ChronometerDown:chronometerDown|audio_tl:audio|sin_function:wave" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/audio_tl.vhd Line: 106
Warning (10542): VHDL Variable Declaration warning at math_real_vhdl1993.vhd(3004): used initial value expression for variable "NEGATIVE" because variable was never assigned a value File: d:/programas/altera_lite/quartus/libraries/vhdl/ieee/1993/math_real_vhdl1993.vhd Line: 3004
Info (12129): Elaborating entity "Alarm" using architecture "A:behavioral" for hierarchy "Alarm:alm" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 107
Warning (10036): Verilog HDL or VHDL warning at Alarm.vhd(48): object "sec" assigned a value but never read File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 48
Critical Warning (10920): VHDL Incomplete Partial Association warning at Alarm.vhd(146): port or argument "SW" has 2/4 unassociated elements File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 146
Warning (10492): VHDL Process Statement warning at Alarm.vhd(197): signal "enable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 197
Warning (10492): VHDL Process Statement warning at Alarm.vhd(219): signal "SW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 219
Warning (10492): VHDL Process Statement warning at Alarm.vhd(221): signal "al_bip" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 221
Warning (10492): VHDL Process Statement warning at Alarm.vhd(221): signal "clk" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 221
Warning (10492): VHDL Process Statement warning at Alarm.vhd(230): signal "a_h2Dis1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 230
Warning (10492): VHDL Process Statement warning at Alarm.vhd(231): signal "a_h2Dis" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 231
Warning (10492): VHDL Process Statement warning at Alarm.vhd(232): signal "a_m2Dis1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 232
Warning (10492): VHDL Process Statement warning at Alarm.vhd(233): signal "a_m2Dis" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 233
Warning (10492): VHDL Process Statement warning at Alarm.vhd(242): signal "SW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 242
Warning (10492): VHDL Process Statement warning at Alarm.vhd(242): signal "clk" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 242
Warning (10492): VHDL Process Statement warning at Alarm.vhd(242): signal "setHour" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 242
Warning (10492): VHDL Process Statement warning at Alarm.vhd(246): signal "a_h2Dis1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 246
Warning (10492): VHDL Process Statement warning at Alarm.vhd(247): signal "a_h2Dis" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 247
Warning (10492): VHDL Process Statement warning at Alarm.vhd(251): signal "SW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 251
Warning (10492): VHDL Process Statement warning at Alarm.vhd(251): signal "clk" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 251
Warning (10492): VHDL Process Statement warning at Alarm.vhd(251): signal "setMin" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 251
Warning (10492): VHDL Process Statement warning at Alarm.vhd(255): signal "a_m2Dis1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 255
Warning (10492): VHDL Process Statement warning at Alarm.vhd(256): signal "a_m2Dis" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 256
Warning (10631): VHDL Process Statement warning at Alarm.vhd(195): inferring latch(es) for signal or variable "HEX7", which holds its previous value in one or more paths through the process File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 195
Warning (10631): VHDL Process Statement warning at Alarm.vhd(195): inferring latch(es) for signal or variable "HEX6", which holds its previous value in one or more paths through the process File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 195
Warning (10631): VHDL Process Statement warning at Alarm.vhd(195): inferring latch(es) for signal or variable "HEX5", which holds its previous value in one or more paths through the process File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 195
Warning (10631): VHDL Process Statement warning at Alarm.vhd(195): inferring latch(es) for signal or variable "HEX4", which holds its previous value in one or more paths through the process File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 195
Warning (10631): VHDL Process Statement warning at Alarm.vhd(195): inferring latch(es) for signal or variable "LEDG", which holds its previous value in one or more paths through the process File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 195
Warning (10631): VHDL Process Statement warning at Alarm.vhd(195): inferring latch(es) for signal or variable "HEX2", which holds its previous value in one or more paths through the process File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 195
Warning (10631): VHDL Process Statement warning at Alarm.vhd(195): inferring latch(es) for signal or variable "HEX1", which holds its previous value in one or more paths through the process File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 195
Warning (10631): VHDL Process Statement warning at Alarm.vhd(195): inferring latch(es) for signal or variable "HEX0", which holds its previous value in one or more paths through the process File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 195
Warning (10873): Using initial value X (don't care) for net "LEDG[7]" at Alarm.vhd(33) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 33
Warning (10873): Using initial value X (don't care) for net "LEDG[5..3]" at Alarm.vhd(33) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 33
Warning (10873): Using initial value X (don't care) for net "LEDG[1]" at Alarm.vhd(33) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 33
Info (10041): Inferred latch for "HEX0[0]" at Alarm.vhd(195) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 195
Info (10041): Inferred latch for "HEX0[1]" at Alarm.vhd(195) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 195
Info (10041): Inferred latch for "HEX0[2]" at Alarm.vhd(195) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 195
Info (10041): Inferred latch for "HEX0[3]" at Alarm.vhd(195) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 195
Info (10041): Inferred latch for "HEX0[4]" at Alarm.vhd(195) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 195
Info (10041): Inferred latch for "HEX0[5]" at Alarm.vhd(195) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 195
Info (10041): Inferred latch for "HEX0[6]" at Alarm.vhd(195) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 195
Info (10041): Inferred latch for "HEX1[0]" at Alarm.vhd(195) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 195
Info (10041): Inferred latch for "HEX1[1]" at Alarm.vhd(195) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 195
Info (10041): Inferred latch for "HEX1[2]" at Alarm.vhd(195) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 195
Info (10041): Inferred latch for "HEX1[3]" at Alarm.vhd(195) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 195
Info (10041): Inferred latch for "HEX1[4]" at Alarm.vhd(195) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 195
Info (10041): Inferred latch for "HEX1[5]" at Alarm.vhd(195) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 195
Info (10041): Inferred latch for "HEX1[6]" at Alarm.vhd(195) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 195
Info (10041): Inferred latch for "HEX2[0]" at Alarm.vhd(195) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 195
Info (10041): Inferred latch for "HEX2[1]" at Alarm.vhd(195) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 195
Info (10041): Inferred latch for "HEX2[2]" at Alarm.vhd(195) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 195
Info (10041): Inferred latch for "HEX2[3]" at Alarm.vhd(195) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 195
Info (10041): Inferred latch for "HEX2[4]" at Alarm.vhd(195) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 195
Info (10041): Inferred latch for "HEX2[5]" at Alarm.vhd(195) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 195
Info (10041): Inferred latch for "HEX2[6]" at Alarm.vhd(195) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 195
Info (10041): Inferred latch for "LEDG[8]" at Alarm.vhd(195) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 195
Info (10041): Inferred latch for "HEX4[0]" at Alarm.vhd(195) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 195
Info (10041): Inferred latch for "HEX4[1]" at Alarm.vhd(195) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 195
Info (10041): Inferred latch for "HEX4[2]" at Alarm.vhd(195) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 195
Info (10041): Inferred latch for "HEX4[3]" at Alarm.vhd(195) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 195
Info (10041): Inferred latch for "HEX4[4]" at Alarm.vhd(195) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 195
Info (10041): Inferred latch for "HEX4[5]" at Alarm.vhd(195) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 195
Info (10041): Inferred latch for "HEX4[6]" at Alarm.vhd(195) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 195
Info (10041): Inferred latch for "HEX5[0]" at Alarm.vhd(195) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 195
Info (10041): Inferred latch for "HEX5[1]" at Alarm.vhd(195) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 195
Info (10041): Inferred latch for "HEX5[2]" at Alarm.vhd(195) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 195
Info (10041): Inferred latch for "HEX5[3]" at Alarm.vhd(195) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 195
Info (10041): Inferred latch for "HEX5[4]" at Alarm.vhd(195) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 195
Info (10041): Inferred latch for "HEX5[5]" at Alarm.vhd(195) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 195
Info (10041): Inferred latch for "HEX5[6]" at Alarm.vhd(195) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 195
Info (10041): Inferred latch for "HEX6[0]" at Alarm.vhd(195) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 195
Info (10041): Inferred latch for "HEX6[1]" at Alarm.vhd(195) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 195
Info (10041): Inferred latch for "HEX6[2]" at Alarm.vhd(195) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 195
Info (10041): Inferred latch for "HEX6[3]" at Alarm.vhd(195) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 195
Info (10041): Inferred latch for "HEX6[4]" at Alarm.vhd(195) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 195
Info (10041): Inferred latch for "HEX6[5]" at Alarm.vhd(195) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 195
Info (10041): Inferred latch for "HEX6[6]" at Alarm.vhd(195) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 195
Info (10041): Inferred latch for "HEX7[0]" at Alarm.vhd(195) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 195
Info (10041): Inferred latch for "HEX7[1]" at Alarm.vhd(195) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 195
Info (10041): Inferred latch for "HEX7[2]" at Alarm.vhd(195) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 195
Info (10041): Inferred latch for "HEX7[3]" at Alarm.vhd(195) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 195
Info (10041): Inferred latch for "HEX7[4]" at Alarm.vhd(195) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 195
Info (10041): Inferred latch for "HEX7[5]" at Alarm.vhd(195) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 195
Info (10041): Inferred latch for "HEX7[6]" at Alarm.vhd(195) File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 195
Info (12129): Elaborating entity "Set" using architecture "A:behavioral" for hierarchy "Alarm:alm|Set:almsetHour" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 137
Warning (10492): VHDL Process Statement warning at Set.vhd(21): signal "s_count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Set.vhd Line: 21
Info (12129): Elaborating entity "lcd_tl" using architecture "A:v1" for hierarchy "lcd_tl:lcd" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 129
Info (12129): Elaborating entity "lcd_controller" using architecture "A:v1" for hierarchy "lcd_tl:lcd|lcd_controller:c" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/lcd/lcd_tl.vhd Line: 60
Info (12129): Elaborating entity "freqDivider" using architecture "A:behavioral" for hierarchy "freqDivider:freqDiv" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 150
Warning (14026): LATCH primitive "Alarm:alm|Clock:clkIn|minOut[5]" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Warning (14026): LATCH primitive "Alarm:alm|Clock:clkIn|minOut[4]" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Warning (14026): LATCH primitive "Alarm:alm|Clock:clkIn|minOut[3]" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Warning (14026): LATCH primitive "Alarm:alm|Clock:clkIn|minOut[2]" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Warning (14026): LATCH primitive "Alarm:alm|Clock:clkIn|minOut[1]" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Warning (14026): LATCH primitive "Alarm:alm|Clock:clkIn|minOut[0]" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Warning (14026): LATCH primitive "Alarm:alm|Clock:clkIn|hourOut[4]" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Warning (14026): LATCH primitive "Alarm:alm|Clock:clkIn|hourOut[3]" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Warning (14026): LATCH primitive "Alarm:alm|Clock:clkIn|hourOut[2]" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Warning (14026): LATCH primitive "Alarm:alm|Clock:clkIn|hourOut[1]" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Warning (14026): LATCH primitive "Alarm:alm|Clock:clkIn|hourOut[0]" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Warning (14026): LATCH primitive "Alarm:alm|Clock:clkIn|minOut[5]" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Warning (14026): LATCH primitive "Alarm:alm|Clock:clkIn|minOut[4]" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Warning (14026): LATCH primitive "Alarm:alm|Clock:clkIn|minOut[3]" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Warning (14026): LATCH primitive "Alarm:alm|Clock:clkIn|minOut[2]" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Warning (14026): LATCH primitive "Alarm:alm|Clock:clkIn|minOut[1]" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Warning (14026): LATCH primitive "Alarm:alm|Clock:clkIn|minOut[0]" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Warning (14026): LATCH primitive "Alarm:alm|Clock:clkIn|hourOut[4]" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Warning (14026): LATCH primitive "Alarm:alm|Clock:clkIn|hourOut[3]" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Warning (14026): LATCH primitive "Alarm:alm|Clock:clkIn|hourOut[2]" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Warning (14026): LATCH primitive "Alarm:alm|Clock:clkIn|hourOut[1]" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Warning (14026): LATCH primitive "Alarm:alm|Clock:clkIn|hourOut[0]" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
Warning (14026): LATCH primitive "HEX7[0]$latch" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Warning (14026): LATCH primitive "HEX7[1]$latch" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Warning (14026): LATCH primitive "HEX7[2]$latch" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Warning (14026): LATCH primitive "HEX7[3]$latch" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Warning (14026): LATCH primitive "HEX7[4]$latch" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Warning (14026): LATCH primitive "HEX7[5]$latch" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Warning (14026): LATCH primitive "HEX7[6]$latch" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Warning (14026): LATCH primitive "HEX6[0]$latch" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Warning (14026): LATCH primitive "HEX6[1]$latch" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Warning (14026): LATCH primitive "HEX6[2]$latch" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Warning (14026): LATCH primitive "HEX6[3]$latch" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Warning (14026): LATCH primitive "HEX6[4]$latch" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Warning (14026): LATCH primitive "HEX6[5]$latch" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Warning (14026): LATCH primitive "HEX6[6]$latch" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Warning (14026): LATCH primitive "HEX5[0]$latch" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Warning (14026): LATCH primitive "HEX5[1]$latch" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Warning (14026): LATCH primitive "HEX5[2]$latch" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Warning (14026): LATCH primitive "HEX5[3]$latch" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Warning (14026): LATCH primitive "HEX5[4]$latch" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Warning (14026): LATCH primitive "HEX5[5]$latch" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Warning (14026): LATCH primitive "HEX5[6]$latch" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Warning (14026): LATCH primitive "HEX4[0]$latch" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Warning (14026): LATCH primitive "HEX4[1]$latch" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Warning (14026): LATCH primitive "HEX4[2]$latch" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Warning (14026): LATCH primitive "HEX4[3]$latch" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Warning (14026): LATCH primitive "HEX4[4]$latch" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Warning (14026): LATCH primitive "HEX4[5]$latch" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Warning (14026): LATCH primitive "HEX4[6]$latch" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Warning (14026): LATCH primitive "HEX3[0]$latch" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Warning (14026): LATCH primitive "HEX3[1]$latch" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Warning (14026): LATCH primitive "HEX3[2]$latch" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Warning (14026): LATCH primitive "HEX3[3]$latch" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Warning (14026): LATCH primitive "HEX3[4]$latch" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Warning (14026): LATCH primitive "HEX3[5]$latch" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Warning (14026): LATCH primitive "HEX3[6]$latch" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Warning (14026): LATCH primitive "HEX2[0]$latch" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Warning (14026): LATCH primitive "HEX2[1]$latch" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Warning (14026): LATCH primitive "HEX2[2]$latch" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Warning (14026): LATCH primitive "HEX2[3]$latch" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Warning (14026): LATCH primitive "HEX2[4]$latch" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Warning (14026): LATCH primitive "HEX2[5]$latch" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Warning (14026): LATCH primitive "HEX2[6]$latch" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Warning (14026): LATCH primitive "HEX1[0]$latch" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Warning (14026): LATCH primitive "HEX1[1]$latch" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Warning (14026): LATCH primitive "HEX1[2]$latch" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Warning (14026): LATCH primitive "HEX1[3]$latch" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Warning (14026): LATCH primitive "HEX1[4]$latch" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Warning (14026): LATCH primitive "HEX1[5]$latch" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Warning (14026): LATCH primitive "HEX1[6]$latch" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Warning (14026): LATCH primitive "HEX0[0]$latch" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Warning (14026): LATCH primitive "HEX0[1]$latch" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Warning (14026): LATCH primitive "HEX0[2]$latch" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Warning (14026): LATCH primitive "HEX0[3]$latch" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Warning (14026): LATCH primitive "HEX0[4]$latch" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Warning (14026): LATCH primitive "HEX0[5]$latch" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Warning (14026): LATCH primitive "HEX0[6]$latch" is permanently enabled File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 156
Info (284007): State machine "|baseClock|lcd_tl:lcd|lcd_controller:c|state" will be implemented as a safe state machine. File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/lcd/lcd_controller.vhd Line: 69
Info (284007): State machine "|baseClock|Alarm:alm|audio_tl:audio|audio_controller:ac|audio_i2c_controller:i2c|state" will be implemented as a safe state machine. File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/audio_controller.vhd Line: 401
Info (284007): State machine "|baseClock|ChronometerDown:chronometerDown|audio_tl:audio|audio_controller:ac|audio_i2c_controller:i2c|state" will be implemented as a safe state machine. File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/audio_controller.vhd Line: 401
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Alarm:alm|audio_tl:audio|sin_function:wave|rom_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter INIT_FILE set to db/baseClock.ram0_sin_function_a757bb03.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ChronometerDown:chronometerDown|audio_tl:audio|sin_function:wave|rom_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter INIT_FILE set to db/baseClock.ram0_sin_function_a757bb03.hdl.mif
Info (278001): Inferred 34 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Chronometer:chronometer|Bin2BCD:bin2BCD|Mod2" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd Line: 24
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Chronometer:chronometer|Bin2BCD:bin2BCD2|Mod2" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd Line: 24
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Chronometer:chronometer|Bin2BCD:bin2BCD|Div2" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd Line: 23
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Chronometer:chronometer|Bin2BCD:bin2BCD2|Div2" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd Line: 23
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Chronometer:chronometer|Bin2BCD:bin2BCD|Mod0" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd Line: 20
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Chronometer:chronometer|Bin2BCD:bin2BCD2|Mod0" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd Line: 20
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ChronometerDown:chronometerDown|Bin2BCD:bin2BCD|Mod0" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd Line: 20
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Clock:clk|Bin2BCD:bin2BCD|Mod0" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd Line: 20
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Clock:clk|Bin2BCD:bin2BCD|Div0" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd Line: 19
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Chronometer:chronometer|Bin2BCD:bin2BCD|Div0" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd Line: 19
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Chronometer:chronometer|Bin2BCD:bin2BCD2|Div0" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd Line: 19
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ChronometerDown:chronometerDown|Bin2BCD:bin2BCD|Div0" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd Line: 19
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Chronometer:chronometer|Bin2BCD:bin2BCD|Mod1" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd Line: 22
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Chronometer:chronometer|Bin2BCD:bin2BCD2|Mod1" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd Line: 22
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ChronometerDown:chronometerDown|Bin2BCD:bin2BCD|Mod1" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd Line: 22
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Clock:clk|Bin2BCD:bin2BCD|Mod1" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd Line: 22
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Alarm:alm|Bin2BCD1:a_bin2BCD|Mod0" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD1.vhd Line: 17
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ChronometerDown:chronometerDown|Bin2BCD:bin2BCD|Div1" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd Line: 21
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Chronometer:chronometer|Bin2BCD:bin2BCD|Div1" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd Line: 21
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Chronometer:chronometer|Bin2BCD:bin2BCD2|Div1" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd Line: 21
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Clock:clk|Bin2BCD:bin2BCD|Div1" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd Line: 21
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Alarm:alm|Bin2BCD1:a_bin2BCD|Div0" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD1.vhd Line: 16
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Chronometer:chronometer|Bin2BCD1:bin2BCD3|Mod0" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD1.vhd Line: 17
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ChronometerDown:chronometerDown|Bin2BCD:bin2BCD|Mod2" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd Line: 24
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Clock:clk|Bin2BCD:bin2BCD|Mod2" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd Line: 24
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Alarm:alm|Bin2BCD1:a_bin2BCD|Mod1" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD1.vhd Line: 19
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ChronometerDown:chronometerDown|Bin2BCD:bin2BCD|Div2" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd Line: 23
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Chronometer:chronometer|Bin2BCD1:bin2BCD3|Div0" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD1.vhd Line: 16
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Clock:clk|Bin2BCD:bin2BCD|Div2" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd Line: 23
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Alarm:alm|Bin2BCD1:a_bin2BCD|Div1" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD1.vhd Line: 18
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Alarm:alm|audio_tl:audio|sin_function:wave|Mult0" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/sin_function.vhd Line: 120
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Alarm:alm|audio_tl:audio|sin_function:wave|Mult1" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/sin_function.vhd Line: 121
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ChronometerDown:chronometerDown|audio_tl:audio|sin_function:wave|Mult0" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/sin_function.vhd Line: 120
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ChronometerDown:chronometerDown|audio_tl:audio|sin_function:wave|Mult1" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/sin_function.vhd Line: 121
Info (12130): Elaborated megafunction instantiation "Alarm:alm|audio_tl:audio|sin_function:wave|altsyncram:rom_rtl_0"
Info (12133): Instantiated megafunction "Alarm:alm|audio_tl:audio|sin_function:wave|altsyncram:rom_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/baseClock.ram0_sin_function_a757bb03.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2gp1.tdf
    Info (12023): Found entity 1: altsyncram_2gp1 File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/db/altsyncram_2gp1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "Chronometer:chronometer|Bin2BCD:bin2BCD|lpm_divide:Mod2" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd Line: 24
Info (12133): Instantiated megafunction "Chronometer:chronometer|Bin2BCD:bin2BCD|lpm_divide:Mod2" with the following parameter: File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd Line: 24
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_q9m.tdf
    Info (12023): Found entity 1: lpm_divide_q9m File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/db/lpm_divide_q9m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_fkh File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/db/sign_div_unsign_fkh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_i4f.tdf
    Info (12023): Found entity 1: alt_u_div_i4f File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/db/alt_u_div_i4f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/db/add_sub_8pc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "Chronometer:chronometer|Bin2BCD:bin2BCD|lpm_divide:Div2" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd Line: 23
Info (12133): Instantiated megafunction "Chronometer:chronometer|Bin2BCD:bin2BCD|lpm_divide:Div2" with the following parameter: File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd Line: 23
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf
    Info (12023): Found entity 1: lpm_divide_jhm File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/db/lpm_divide_jhm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bkh File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/db/sign_div_unsign_bkh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf
    Info (12023): Found entity 1: alt_u_div_a4f File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/db/alt_u_div_a4f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "Chronometer:chronometer|Bin2BCD:bin2BCD|lpm_divide:Mod0" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd Line: 20
Info (12133): Instantiated megafunction "Chronometer:chronometer|Bin2BCD:bin2BCD|lpm_divide:Mod0" with the following parameter: File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd Line: 20
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "Clock:clk|Bin2BCD:bin2BCD|lpm_divide:Div0" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd Line: 19
Info (12133): Instantiated megafunction "Clock:clk|Bin2BCD:bin2BCD|lpm_divide:Div0" with the following parameter: File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd Line: 19
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "Clock:clk|Bin2BCD:bin2BCD|lpm_divide:Mod2" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd Line: 24
Info (12133): Instantiated megafunction "Clock:clk|Bin2BCD:bin2BCD|lpm_divide:Mod2" with the following parameter: File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd Line: 24
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "Clock:clk|Bin2BCD:bin2BCD|lpm_divide:Div2" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd Line: 23
Info (12133): Instantiated megafunction "Clock:clk|Bin2BCD:bin2BCD|lpm_divide:Div2" with the following parameter: File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Bin2BCD.vhd Line: 23
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "Alarm:alm|audio_tl:audio|sin_function:wave|lpm_mult:Mult0" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/sin_function.vhd Line: 120
Info (12133): Instantiated megafunction "Alarm:alm|audio_tl:audio|sin_function:wave|lpm_mult:Mult0" with the following parameter: File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/audio/sin_function.vhd Line: 120
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "26"
    Info (12134): Parameter "LPM_WIDTHR" = "26"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_06t.tdf
    Info (12023): Found entity 1: mult_06t File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/db/mult_06t.tdf Line: 29
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "Alarm:alm|HEX1[6]" merged with LATCH primitive "Alarm:alm|HEX0[0]" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 195
    Info (13026): Duplicate LATCH primitive "Alarm:alm|HEX0[5]" merged with LATCH primitive "Alarm:alm|HEX0[0]" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 195
    Info (13026): Duplicate LATCH primitive "Alarm:alm|HEX2[0]" merged with LATCH primitive "Alarm:alm|HEX0[0]" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 195
    Info (13026): Duplicate LATCH primitive "Alarm:alm|HEX2[1]" merged with LATCH primitive "Alarm:alm|HEX0[0]" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 195
    Info (13026): Duplicate LATCH primitive "Alarm:alm|HEX2[2]" merged with LATCH primitive "Alarm:alm|HEX0[0]" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 195
    Info (13026): Duplicate LATCH primitive "Alarm:alm|HEX2[3]" merged with LATCH primitive "Alarm:alm|HEX0[0]" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 195
    Info (13026): Duplicate LATCH primitive "Alarm:alm|HEX2[4]" merged with LATCH primitive "Alarm:alm|HEX0[0]" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 195
    Info (13026): Duplicate LATCH primitive "Alarm:alm|HEX2[5]" merged with LATCH primitive "Alarm:alm|HEX0[0]" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 195
    Info (13026): Duplicate LATCH primitive "Clock:clk|HEX0[6]" merged with LATCH primitive "Clock:clk|HEX0[2]" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
    Info (13026): Duplicate LATCH primitive "Clock:clk|HEX0[4]" merged with LATCH primitive "Clock:clk|HEX0[2]" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
    Info (13026): Duplicate LATCH primitive "Clock:clk|HEX1[6]" merged with LATCH primitive "Clock:clk|HEX0[2]" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
    Info (13026): Duplicate LATCH primitive "Clock:clk|HEX1[5]" merged with LATCH primitive "Clock:clk|HEX0[2]" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
    Info (13026): Duplicate LATCH primitive "Clock:clk|HEX1[4]" merged with LATCH primitive "Clock:clk|HEX0[2]" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
    Info (13026): Duplicate LATCH primitive "Clock:clk|HEX1[1]" merged with LATCH primitive "Clock:clk|HEX0[2]" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
    Info (13026): Duplicate LATCH primitive "Clock:clk|HEX1[0]" merged with LATCH primitive "Clock:clk|HEX0[2]" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
    Info (13026): Duplicate LATCH primitive "Alarm:alm|HEX1[3]" merged with LATCH primitive "Alarm:alm|HEX0[2]" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 195
    Info (13026): Duplicate LATCH primitive "Alarm:alm|HEX1[2]" merged with LATCH primitive "Alarm:alm|HEX0[2]" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 195
    Info (13026): Duplicate LATCH primitive "Alarm:alm|HEX1[1]" merged with LATCH primitive "Alarm:alm|HEX0[2]" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 195
    Info (13026): Duplicate LATCH primitive "Clock:clk|HEX7[3]" merged with LATCH primitive "Clock:clk|HEX7[0]" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Clock.vhd Line: 129
    Info (13026): Duplicate LATCH primitive "Alarm:alm|HEX7[3]" merged with LATCH primitive "Alarm:alm|HEX7[0]" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/Alarm.vhd Line: 195
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[1]" is stuck at GND File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 16
    Warning (13410): Pin "LEDG[3]" is stuck at GND File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 16
    Warning (13410): Pin "LEDG[4]" is stuck at GND File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 16
    Warning (13410): Pin "LEDG[5]" is stuck at GND File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 16
    Warning (13410): Pin "LEDG[7]" is stuck at GND File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 16
    Warning (13410): Pin "lcd_blon" is stuck at GND File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 20
Info (286030): Timing-Driven Synthesis is running
Info (17049): 88 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 4 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 9
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 11
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/masil/Desktop/UA/1ano/2semestre/LSD/ProjetoFinal/Final/phase3/baseClock.vhd Line: 11
Info (21057): Implemented 4873 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 76 output pins
    Info (21060): Implemented 10 bidirectional pins
    Info (21061): Implemented 4731 logic cells
    Info (21064): Implemented 32 RAM segments
    Info (21065): Implemented 4 PLLs
    Info (21062): Implemented 8 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 251 warnings
    Info: Peak virtual memory: 751 megabytes
    Info: Processing ended: Fri Jun 02 23:21:13 2017
    Info: Elapsed time: 00:00:25
    Info: Total CPU time (on all processors): 00:00:38


