

================================================================
== Vivado HLS Report for 'softmax_SM'
================================================================
* Date:           Thu Mar 19 10:56:38 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lenet_cnn
* Solution:       solution4_demo2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   93|   93|   93|   93|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- DEN     |   57|   57|        13|          5|          1|    10|    yes   |
        |- OUT     |   28|   28|        20|          1|          1|    10|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    585|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|    1109|   1705|    -|
|Memory           |        2|      -|      64|      5|    0|
|Multiplexer      |        -|      -|       -|    197|    -|
|Register         |        0|      -|     405|     64|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      5|    1578|   2556|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      2|       1|      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-----+-----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +---------------------------+----------------------+---------+-------+-----+-----+-----+
    |lenet_fadd_32ns_3xdS_U260  |lenet_fadd_32ns_3xdS  |        0|      2|  205|  390|    0|
    |lenet_fdiv_32ns_3cwx_U262  |lenet_fdiv_32ns_3cwx  |        0|      0|  761|  994|    0|
    |lenet_fmul_32ns_3yd2_U261  |lenet_fmul_32ns_3yd2  |        0|      3|  143|  321|    0|
    +---------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                      |                      |        0|      5| 1109| 1705|    0|
    +---------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory   |        Module       | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |expTable_U  |softmax_SM_expTable  |        2|   0|   0|    0|   800|   32|     1|        25600|
    |idx_U       |softmax_SM_idx       |        0|  64|   5|    0|    10|   32|     1|          320|
    +------------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total       |                     |        2|  64|   5|    0|   810|   64|     2|        25920|
    +------------+---------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+-----+------------+------------+
    |add_ln14_fu_464_p2         |     +    |      0|  0|   39|           9|          32|
    |add_ln339_fu_354_p2        |     +    |      0|  0|   15|           8|           9|
    |p_1_fu_492_p2              |     +    |      0|  0|   13|           4|           1|
    |p_fu_284_p2                |     +    |      0|  0|   13|           4|           1|
    |result_V_1_fu_452_p2       |     -    |      0|  0|   39|           1|          32|
    |sub_ln1311_fu_368_p2       |     -    |      0|  0|   15|           7|           8|
    |ap_block_pp1_stage0_11001  |    and   |      0|  0|    2|           1|           1|
    |ap_block_state35_io        |    and   |      0|  0|    2|           1|           1|
    |icmp_ln12_fu_278_p2        |   icmp   |      0|  0|    9|           4|           4|
    |icmp_ln18_fu_486_p2        |   icmp   |      0|  0|    9|           4|           4|
    |r_V_fu_398_p2              |   lshr   |      0|  0|   73|          25|          25|
    |ap_block_state1            |    or    |      0|  0|    2|           1|           1|
    |grp_fu_252_p0              |  select  |      0|  0|   32|           1|          32|
    |p_Val2_5_fu_432_p3         |  select  |      0|  0|   32|           1|          32|
    |p_Val2_6_fu_457_p3         |  select  |      0|  0|   32|           1|          32|
    |ush_fu_378_p3              |  select  |      0|  0|    9|           1|           9|
    |r_V_1_fu_404_p2            |    shl   |      0|  0|  243|          79|          79|
    |ap_enable_pp0              |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_pp1              |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_reg_pp1_iter1    |    xor   |      0|  0|    2|           2|           1|
    +---------------------------+----------+-------+---+-----+------------+------------+
    |Total                      |          |      0|  0|  585|         156|         308|
    +---------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  59|         14|    1|         14|
    |ap_done                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2         |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter19        |   9|          2|    1|          2|
    |ap_phi_mux_p_0_i_phi_fu_228_p4  |   9|          2|    4|          8|
    |denom_0_i_reg_212               |   9|          2|   32|         64|
    |expTable_address0               |  15|          3|   10|         30|
    |idx_address0                    |  15|          3|    4|         12|
    |out_offset_blk_n                |   9|          2|    1|          2|
    |out_r_blk_n_AW                  |   9|          2|    1|          2|
    |out_r_blk_n_B                   |   9|          2|    1|          2|
    |out_r_blk_n_W                   |   9|          2|    1|          2|
    |p1_0_i_reg_236                  |   9|          2|    4|          8|
    |p_0_i_reg_224                   |   9|          2|    4|          8|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 197|         44|   67|        160|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |  13|   0|   13|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter10     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter11     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter12     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter13     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter14     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter15     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter16     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter17     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter18     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter19     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9      |   1|   0|    1|          0|
    |denom_0_i_reg_212            |  32|   0|   32|          0|
    |icmp_ln12_reg_513            |   1|   0|    1|          0|
    |icmp_ln18_reg_569            |   1|   0|    1|          0|
    |out_offset1_i_reg_508        |  30|   0|   30|          0|
    |p1_0_i_reg_236               |   4|   0|    4|          0|
    |p_0_i_reg_224                |   4|   0|    4|          0|
    |p_0_i_reg_224_pp0_iter1_reg  |   4|   0|    4|          0|
    |p_Val2_5_reg_547             |  32|   0|   32|          0|
    |p_Val2_s_reg_542             |  32|   0|   32|          0|
    |p_reg_517                    |   4|   0|    4|          0|
    |reg_262                      |  32|   0|   32|          0|
    |tmp_3_i_reg_588              |  32|   0|   32|          0|
    |x_assign_i_reg_537           |  32|   0|   32|          0|
    |icmp_ln12_reg_513            |  64|  32|    1|          0|
    |icmp_ln18_reg_569            |  64|  32|    1|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 405|  64|  279|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |  softmax_SM  | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |  softmax_SM  | return value |
|ap_start              |  in |    1| ap_ctrl_hs |  softmax_SM  | return value |
|ap_done               | out |    1| ap_ctrl_hs |  softmax_SM  | return value |
|ap_continue           |  in |    1| ap_ctrl_hs |  softmax_SM  | return value |
|ap_idle               | out |    1| ap_ctrl_hs |  softmax_SM  | return value |
|ap_ready              | out |    1| ap_ctrl_hs |  softmax_SM  | return value |
|in_0_address0         | out |    3|  ap_memory |     in_0     |     array    |
|in_0_ce0              | out |    1|  ap_memory |     in_0     |     array    |
|in_0_q0               |  in |   32|  ap_memory |     in_0     |     array    |
|in_1_address0         | out |    3|  ap_memory |     in_1     |     array    |
|in_1_ce0              | out |    1|  ap_memory |     in_1     |     array    |
|in_1_q0               |  in |   32|  ap_memory |     in_1     |     array    |
|m_axi_out_r_AWVALID   | out |    1|    m_axi   |     out_r    |    pointer   |
|m_axi_out_r_AWREADY   |  in |    1|    m_axi   |     out_r    |    pointer   |
|m_axi_out_r_AWADDR    | out |   32|    m_axi   |     out_r    |    pointer   |
|m_axi_out_r_AWID      | out |    1|    m_axi   |     out_r    |    pointer   |
|m_axi_out_r_AWLEN     | out |   32|    m_axi   |     out_r    |    pointer   |
|m_axi_out_r_AWSIZE    | out |    3|    m_axi   |     out_r    |    pointer   |
|m_axi_out_r_AWBURST   | out |    2|    m_axi   |     out_r    |    pointer   |
|m_axi_out_r_AWLOCK    | out |    2|    m_axi   |     out_r    |    pointer   |
|m_axi_out_r_AWCACHE   | out |    4|    m_axi   |     out_r    |    pointer   |
|m_axi_out_r_AWPROT    | out |    3|    m_axi   |     out_r    |    pointer   |
|m_axi_out_r_AWQOS     | out |    4|    m_axi   |     out_r    |    pointer   |
|m_axi_out_r_AWREGION  | out |    4|    m_axi   |     out_r    |    pointer   |
|m_axi_out_r_AWUSER    | out |    1|    m_axi   |     out_r    |    pointer   |
|m_axi_out_r_WVALID    | out |    1|    m_axi   |     out_r    |    pointer   |
|m_axi_out_r_WREADY    |  in |    1|    m_axi   |     out_r    |    pointer   |
|m_axi_out_r_WDATA     | out |   32|    m_axi   |     out_r    |    pointer   |
|m_axi_out_r_WSTRB     | out |    4|    m_axi   |     out_r    |    pointer   |
|m_axi_out_r_WLAST     | out |    1|    m_axi   |     out_r    |    pointer   |
|m_axi_out_r_WID       | out |    1|    m_axi   |     out_r    |    pointer   |
|m_axi_out_r_WUSER     | out |    1|    m_axi   |     out_r    |    pointer   |
|m_axi_out_r_ARVALID   | out |    1|    m_axi   |     out_r    |    pointer   |
|m_axi_out_r_ARREADY   |  in |    1|    m_axi   |     out_r    |    pointer   |
|m_axi_out_r_ARADDR    | out |   32|    m_axi   |     out_r    |    pointer   |
|m_axi_out_r_ARID      | out |    1|    m_axi   |     out_r    |    pointer   |
|m_axi_out_r_ARLEN     | out |   32|    m_axi   |     out_r    |    pointer   |
|m_axi_out_r_ARSIZE    | out |    3|    m_axi   |     out_r    |    pointer   |
|m_axi_out_r_ARBURST   | out |    2|    m_axi   |     out_r    |    pointer   |
|m_axi_out_r_ARLOCK    | out |    2|    m_axi   |     out_r    |    pointer   |
|m_axi_out_r_ARCACHE   | out |    4|    m_axi   |     out_r    |    pointer   |
|m_axi_out_r_ARPROT    | out |    3|    m_axi   |     out_r    |    pointer   |
|m_axi_out_r_ARQOS     | out |    4|    m_axi   |     out_r    |    pointer   |
|m_axi_out_r_ARREGION  | out |    4|    m_axi   |     out_r    |    pointer   |
|m_axi_out_r_ARUSER    | out |    1|    m_axi   |     out_r    |    pointer   |
|m_axi_out_r_RVALID    |  in |    1|    m_axi   |     out_r    |    pointer   |
|m_axi_out_r_RREADY    | out |    1|    m_axi   |     out_r    |    pointer   |
|m_axi_out_r_RDATA     |  in |   32|    m_axi   |     out_r    |    pointer   |
|m_axi_out_r_RLAST     |  in |    1|    m_axi   |     out_r    |    pointer   |
|m_axi_out_r_RID       |  in |    1|    m_axi   |     out_r    |    pointer   |
|m_axi_out_r_RUSER     |  in |    1|    m_axi   |     out_r    |    pointer   |
|m_axi_out_r_RRESP     |  in |    2|    m_axi   |     out_r    |    pointer   |
|m_axi_out_r_BVALID    |  in |    1|    m_axi   |     out_r    |    pointer   |
|m_axi_out_r_BREADY    | out |    1|    m_axi   |     out_r    |    pointer   |
|m_axi_out_r_BRESP     |  in |    2|    m_axi   |     out_r    |    pointer   |
|m_axi_out_r_BID       |  in |    1|    m_axi   |     out_r    |    pointer   |
|m_axi_out_r_BUSER     |  in |    1|    m_axi   |     out_r    |    pointer   |
|out_offset_dout       |  in |   32|   ap_fifo  |  out_offset  |    pointer   |
|out_offset_empty_n    |  in |    1|   ap_fifo  |  out_offset  |    pointer   |
|out_offset_read       | out |    1|   ap_fifo  |  out_offset  |    pointer   |
+----------------------+-----+-----+------------+--------------+--------------+

