[2025-09-18 01:35:13] START suite=qualcomm_srv trace=srv254_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv254_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2578790 heartbeat IPC: 3.878 cumulative IPC: 3.878 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5000636 heartbeat IPC: 4.129 cumulative IPC: 3.999 (Simulation time: 00 hr 01 min 18 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5000636 cumulative IPC: 3.999 (Simulation time: 00 hr 01 min 18 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5000636 cumulative IPC: 3.999 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 12962578 heartbeat IPC: 1.256 cumulative IPC: 1.256 (Simulation time: 00 hr 02 min 26 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 20916789 heartbeat IPC: 1.257 cumulative IPC: 1.257 (Simulation time: 00 hr 03 min 35 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 28847327 heartbeat IPC: 1.261 cumulative IPC: 1.258 (Simulation time: 00 hr 04 min 42 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 36770276 heartbeat IPC: 1.262 cumulative IPC: 1.259 (Simulation time: 00 hr 05 min 48 sec)
Heartbeat CPU 0 instructions: 70000007 cycles: 44666510 heartbeat IPC: 1.266 cumulative IPC: 1.261 (Simulation time: 00 hr 06 min 55 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 52616005 heartbeat IPC: 1.258 cumulative IPC: 1.26 (Simulation time: 00 hr 08 min 03 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv254_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000013 cycles: 60675883 heartbeat IPC: 1.241 cumulative IPC: 1.257 (Simulation time: 00 hr 09 min 11 sec)
Heartbeat CPU 0 instructions: 100000016 cycles: 68757076 heartbeat IPC: 1.237 cumulative IPC: 1.255 (Simulation time: 00 hr 10 min 18 sec)
Heartbeat CPU 0 instructions: 110000019 cycles: 76839235 heartbeat IPC: 1.237 cumulative IPC: 1.253 (Simulation time: 00 hr 11 min 28 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 79932790 cumulative IPC: 1.251 (Simulation time: 00 hr 12 min 33 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 79932790 cumulative IPC: 1.251 (Simulation time: 00 hr 12 min 33 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv254_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.251 instructions: 100000001 cycles: 79932790
CPU 0 Branch Prediction Accuracy: 92.63% MPKI: 13.08 Average ROB Occupancy at Mispredict: 31.53
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08584
BRANCH_INDIRECT: 0.3717
BRANCH_CONDITIONAL: 11.25
BRANCH_DIRECT_CALL: 0.4211
BRANCH_INDIRECT_CALL: 0.5449
BRANCH_RETURN: 0.4063


====Backend Stall Breakdown====
ROB_STALL: 2151
LQ_STALL: 0
SQ_STALL: 33515


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 74
REPLAY_LOAD: 52.5
NON_REPLAY_LOAD: 4.8452086

== Total ==
ADDR_TRANS: 74
REPLAY_LOAD: 105
NON_REPLAY_LOAD: 1972

== Counts ==
ADDR_TRANS: 1
REPLAY_LOAD: 2
NON_REPLAY_LOAD: 407

cpu0->cpu0_STLB TOTAL        ACCESS:    2127296 HIT:    2126513 MISS:        783 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2127296 HIT:    2126513 MISS:        783 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 130.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9655629 HIT:    9096410 MISS:     559219 MSHR_MERGE:      37358
cpu0->cpu0_L2C LOAD         ACCESS:    7756574 HIT:    7319157 MISS:     437417 MSHR_MERGE:        476
cpu0->cpu0_L2C RFO          ACCESS:     582019 HIT:     535499 MISS:      46520 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     163185 HIT:     106020 MISS:      57165 MSHR_MERGE:      36882
cpu0->cpu0_L2C WRITE        ACCESS:    1152446 HIT:    1135205 MISS:      17241 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1405 HIT:        529 MISS:        876 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     112532 ISSUED:     105688 USEFUL:       1429 USELESS:       5320
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.85 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15872530 HIT:    7709657 MISS:    8162873 MSHR_MERGE:    2044287
cpu0->cpu0_L1I LOAD         ACCESS:   15872530 HIT:    7709657 MISS:    8162873 MSHR_MERGE:    2044287
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 12.65 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30860087 HIT:   26850407 MISS:    4009680 MSHR_MERGE:    1730647
cpu0->cpu0_L1D LOAD         ACCESS:   16637891 HIT:   14492837 MISS:    2145054 MSHR_MERGE:     507066
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     343011 HIT:     245185 MISS:      97826 MSHR_MERGE:      40205
cpu0->cpu0_L1D WRITE        ACCESS:   13877600 HIT:   12112235 MISS:    1765365 MSHR_MERGE:    1183346
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1585 HIT:        150 MISS:       1435 MSHR_MERGE:         30
cpu0->cpu0_L1D PREFETCH REQUESTED:     537849 ISSUED:     343011 USEFUL:      13244 USELESS:      36784
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 15.25 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13010897 HIT:   10727276 MISS:    2283621 MSHR_MERGE:    1150926
cpu0->cpu0_ITLB LOAD         ACCESS:   13010897 HIT:   10727276 MISS:    2283621 MSHR_MERGE:    1150926
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.02 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28955988 HIT:   27609792 MISS:    1346196 MSHR_MERGE:     351594
cpu0->cpu0_DTLB LOAD         ACCESS:   28955988 HIT:   27609792 MISS:    1346196 MSHR_MERGE:     351594
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.093 cycles
cpu0->LLC TOTAL        ACCESS:     589027 HIT:     578112 MISS:      10915 MSHR_MERGE:        281
cpu0->LLC LOAD         ACCESS:     436941 HIT:     428994 MISS:       7947 MSHR_MERGE:         32
cpu0->LLC RFO          ACCESS:      46520 HIT:      46501 MISS:         19 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      20283 HIT:      17593 MISS:       2690 MSHR_MERGE:        249
cpu0->LLC WRITE        ACCESS:      84407 HIT:      84389 MISS:         18 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        876 HIT:        635 MISS:        241 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 111.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         24
  ROW_BUFFER_MISS:      10592
  AVG DBUS CONGESTED CYCLE: 2.987
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:         11
  FULL:          0
Channel 0 REFRESHES ISSUED:       6661

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       544754       544524        66423          536
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4           61           61           24
  STLB miss resolved @ L2C                0           57          245          309           27
  STLB miss resolved @ LLC                0           21          185          399           54
  STLB miss resolved @ MEM                0            0           63          156           93

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             203460        52222      1601659        67218           15
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0           18            6            9
  STLB miss resolved @ L2C                0            2           14            3            0
  STLB miss resolved @ LLC                0           19           57           41            4
  STLB miss resolved @ MEM                0            0           15           27           20
[2025-09-18 01:47:46] END   suite=qualcomm_srv trace=srv254_ap (rc=0)
