{
  "module_name": "global2.h",
  "hash_id": "fdac6da884931fb8fda74302533e382ba698b38f90d89d0ce7ade2bd8e03cbbc",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/dsa/mv88e6xxx/global2.h",
  "human_readable_source": " \n \n\n#ifndef _MV88E6XXX_GLOBAL2_H\n#define _MV88E6XXX_GLOBAL2_H\n\n#include \"chip.h\"\n\n \n#define MV88E6XXX_G2_INT_SRC\t\t\t0x00\n#define MV88E6XXX_G2_INT_SRC_WDOG\t\t0x8000\n#define MV88E6XXX_G2_INT_SRC_JAM_LIMIT\t\t0x4000\n#define MV88E6XXX_G2_INT_SRC_DUPLEX_MISMATCH\t0x2000\n#define MV88E6XXX_G2_INT_SRC_WAKE_EVENT\t\t0x1000\n#define MV88E6352_G2_INT_SRC_SERDES\t\t0x0800\n#define MV88E6352_G2_INT_SRC_PHY\t\t0x001f\n#define MV88E6390_G2_INT_SRC_PHY\t\t0x07fe\n\n#define MV88E6XXX_G2_INT_SOURCE_WATCHDOG\t15\n\n \n#define MV88E6XXX_G2_INT_MASK\t\t\t0x01\n#define MV88E6XXX_G2_INT_MASK_WDOG\t\t0x8000\n#define MV88E6XXX_G2_INT_MASK_JAM_LIMIT\t\t0x4000\n#define MV88E6XXX_G2_INT_MASK_DUPLEX_MISMATCH\t0x2000\n#define MV88E6XXX_G2_INT_MASK_WAKE_EVENT\t0x1000\n#define MV88E6352_G2_INT_MASK_SERDES\t\t0x0800\n#define MV88E6352_G2_INT_MASK_PHY\t\t0x001f\n#define MV88E6390_G2_INT_MASK_PHY\t\t0x07fe\n\n \n#define MV88E6XXX_G2_MGMT_EN_2X\t\t0x02\n\n \n#define MV88E6393X_G2_MACLINK_INT_SRC\t\t0x02\n\n \n#define MV88E6XXX_G2_MGMT_EN_0X\t\t0x03\n\n \n#define MV88E6393X_G2_MACLINK_INT_MASK\t\t0x03\n\n \n#define MV88E6XXX_G2_FLOW_CTL\t0x04\n\n \n#define MV88E6XXX_G2_SWITCH_MGMT\t\t\t0x05\n#define MV88E6XXX_G2_SWITCH_MGMT_USE_DOUBLE_TAG_DATA\t0x8000\n#define MV88E6XXX_G2_SWITCH_MGMT_PREVENT_LOOPS\t\t0x4000\n#define MV88E6XXX_G2_SWITCH_MGMT_FLOW_CTL_MSG\t\t0x2000\n#define MV88E6XXX_G2_SWITCH_MGMT_FORCE_FLOW_CTL_PRI\t0x0080\n#define MV88E6XXX_G2_SWITCH_MGMT_RSVD2CPU\t\t0x0008\n\n#define MV88E6393X_G2_EGRESS_MONITOR_DEST\t\t0x05\n\n \n#define MV88E6XXX_G2_DEVICE_MAPPING\t\t0x06\n#define MV88E6XXX_G2_DEVICE_MAPPING_UPDATE\t0x8000\n#define MV88E6XXX_G2_DEVICE_MAPPING_DEV_MASK\t0x1f00\n#define MV88E6352_G2_DEVICE_MAPPING_PORT_MASK\t0x000f\n#define MV88E6390_G2_DEVICE_MAPPING_PORT_MASK\t0x001f\n\n \n#define MV88E6XXX_G2_TRUNK_MASK\t\t\t0x07\n#define MV88E6XXX_G2_TRUNK_MASK_UPDATE\t\t0x8000\n#define MV88E6XXX_G2_TRUNK_MASK_NUM_MASK\t0x7000\n#define MV88E6XXX_G2_TRUNK_MASK_HASH\t\t0x0800\n\n \n#define MV88E6XXX_G2_TRUNK_MAPPING\t\t0x08\n#define MV88E6XXX_G2_TRUNK_MAPPING_UPDATE\t0x8000\n#define MV88E6XXX_G2_TRUNK_MAPPING_ID_MASK\t0x7800\n\n \n#define MV88E6XXX_G2_IRL_CMD\t\t\t0x09\n#define MV88E6XXX_G2_IRL_CMD_BUSY\t\t0x8000\n#define MV88E6352_G2_IRL_CMD_OP_MASK\t\t0x7000\n#define MV88E6352_G2_IRL_CMD_OP_NOOP\t\t0x0000\n#define MV88E6352_G2_IRL_CMD_OP_INIT_ALL\t0x1000\n#define MV88E6352_G2_IRL_CMD_OP_INIT_RES\t0x2000\n#define MV88E6352_G2_IRL_CMD_OP_WRITE_REG\t0x3000\n#define MV88E6352_G2_IRL_CMD_OP_READ_REG\t0x4000\n#define MV88E6390_G2_IRL_CMD_OP_MASK\t\t0x6000\n#define MV88E6390_G2_IRL_CMD_OP_READ_REG\t0x0000\n#define MV88E6390_G2_IRL_CMD_OP_INIT_ALL\t0x2000\n#define MV88E6390_G2_IRL_CMD_OP_INIT_RES\t0x4000\n#define MV88E6390_G2_IRL_CMD_OP_WRITE_REG\t0x6000\n#define MV88E6352_G2_IRL_CMD_PORT_MASK\t\t0x0f00\n#define MV88E6390_G2_IRL_CMD_PORT_MASK\t\t0x1f00\n#define MV88E6XXX_G2_IRL_CMD_RES_MASK\t\t0x00e0\n#define MV88E6XXX_G2_IRL_CMD_REG_MASK\t\t0x000f\n\n \n#define MV88E6XXX_G2_IRL_DATA\t\t0x0a\n#define MV88E6XXX_G2_IRL_DATA_MASK\t0xffff\n\n \n#define MV88E6XXX_G2_PVT_ADDR\t\t\t0x0b\n#define MV88E6XXX_G2_PVT_ADDR_BUSY\t\t0x8000\n#define MV88E6XXX_G2_PVT_ADDR_OP_MASK\t\t0x7000\n#define MV88E6XXX_G2_PVT_ADDR_OP_INIT_ONES\t0x1000\n#define MV88E6XXX_G2_PVT_ADDR_OP_WRITE_PVLAN\t0x3000\n#define MV88E6XXX_G2_PVT_ADDR_OP_READ\t\t0x4000\n#define MV88E6XXX_G2_PVT_ADDR_PTR_MASK\t\t0x01ff\n#define MV88E6XXX_G2_PVT_ADDR_DEV_TRUNK\t\t0x1f\n\n \n#define MV88E6XXX_G2_PVT_DATA\t\t0x0c\n#define MV88E6XXX_G2_PVT_DATA_MASK\t0x7f\n\n \n#define MV88E6XXX_G2_SWITCH_MAC\t\t\t0x0d\n#define MV88E6XXX_G2_SWITCH_MAC_UPDATE\t\t0x8000\n#define MV88E6XXX_G2_SWITCH_MAC_PTR_MASK\t0x1f00\n#define MV88E6XXX_G2_SWITCH_MAC_DATA_MASK\t0x00ff\n\n \n#define MV88E6XXX_G2_ATU_STATS\t\t\t\t0x0e\n#define MV88E6XXX_G2_ATU_STATS_BIN_0\t\t\t(0x0 << 14)\n#define MV88E6XXX_G2_ATU_STATS_BIN_1\t\t\t(0x1 << 14)\n#define MV88E6XXX_G2_ATU_STATS_BIN_2\t\t\t(0x2 << 14)\n#define MV88E6XXX_G2_ATU_STATS_BIN_3\t\t\t(0x3 << 14)\n#define MV88E6XXX_G2_ATU_STATS_MODE_ALL\t\t\t(0x0 << 12)\n#define MV88E6XXX_G2_ATU_STATS_MODE_ALL_DYNAMIC\t\t(0x1 << 12)\n#define MV88E6XXX_G2_ATU_STATS_MODE_FID_ALL\t\t(0x2 << 12)\n#define MV88E6XXX_G2_ATU_STATS_MODE_FID_ALL_DYNAMIC\t(0x3 << 12)\n#define MV88E6XXX_G2_ATU_STATS_MASK\t\t\t0x0fff\n\n \n#define MV88E6XXX_G2_PRIO_OVERRIDE\t\t0x0f\n#define MV88E6XXX_G2_PRIO_OVERRIDE_UPDATE\t0x8000\n#define MV88E6XXX_G2_PRIO_OVERRIDE_FPRISET\t0x1000\n#define MV88E6XXX_G2_PRIO_OVERRIDE_PTR_MASK\t0x0f00\n#define MV88E6352_G2_PRIO_OVERRIDE_QPRIAVBEN\t0x0080\n#define MV88E6352_G2_PRIO_OVERRIDE_DATAAVB_MASK\t0x0030\n#define MV88E6XXX_G2_PRIO_OVERRIDE_QFPRIEN\t0x0008\n#define MV88E6XXX_G2_PRIO_OVERRIDE_DATA_MASK\t0x0007\n\n \n#define MV88E6XXX_G2_EEPROM_CMD\t\t\t0x14\n#define MV88E6XXX_G2_EEPROM_CMD_BUSY\t\t0x8000\n#define MV88E6XXX_G2_EEPROM_CMD_OP_MASK\t\t0x7000\n#define MV88E6XXX_G2_EEPROM_CMD_OP_WRITE\t0x3000\n#define MV88E6XXX_G2_EEPROM_CMD_OP_READ\t\t0x4000\n#define MV88E6XXX_G2_EEPROM_CMD_OP_LOAD\t\t0x6000\n#define MV88E6XXX_G2_EEPROM_CMD_RUNNING\t\t0x0800\n#define MV88E6XXX_G2_EEPROM_CMD_WRITE_EN\t0x0400\n#define MV88E6352_G2_EEPROM_CMD_ADDR_MASK\t0x00ff\n#define MV88E6390_G2_EEPROM_CMD_DATA_MASK\t0x00ff\n\n \n#define MV88E6352_G2_EEPROM_DATA\t0x15\n#define MV88E6352_G2_EEPROM_DATA_MASK\t0xffff\n\n \n#define MV88E6390_G2_EEPROM_ADDR\t0x15\n#define MV88E6390_G2_EEPROM_ADDR_MASK\t0xffff\n\n \n#define MV88E6352_G2_AVB_CMD\t\t\t0x16\n#define MV88E6352_G2_AVB_CMD_BUSY\t\t0x8000\n#define MV88E6352_G2_AVB_CMD_OP_READ\t\t0x4000\n#define MV88E6352_G2_AVB_CMD_OP_READ_INCR\t0x6000\n#define MV88E6352_G2_AVB_CMD_OP_WRITE\t\t0x3000\n#define MV88E6390_G2_AVB_CMD_OP_READ\t\t0x0000\n#define MV88E6390_G2_AVB_CMD_OP_READ_INCR\t0x4000\n#define MV88E6390_G2_AVB_CMD_OP_WRITE\t\t0x6000\n#define MV88E6352_G2_AVB_CMD_PORT_MASK\t\t0x0f00\n#define MV88E6352_G2_AVB_CMD_PORT_TAIGLOBAL\t0xe\n#define MV88E6165_G2_AVB_CMD_PORT_PTPGLOBAL\t0xf\n#define MV88E6352_G2_AVB_CMD_PORT_PTPGLOBAL\t0xf\n#define MV88E6390_G2_AVB_CMD_PORT_MASK\t\t0x1f00\n#define MV88E6390_G2_AVB_CMD_PORT_TAIGLOBAL\t0x1e\n#define MV88E6390_G2_AVB_CMD_PORT_PTPGLOBAL\t0x1f\n#define MV88E6352_G2_AVB_CMD_BLOCK_PTP\t\t0\n#define MV88E6352_G2_AVB_CMD_BLOCK_AVB\t\t1\n#define MV88E6352_G2_AVB_CMD_BLOCK_QAV\t\t2\n#define MV88E6352_G2_AVB_CMD_BLOCK_QVB\t\t3\n#define MV88E6352_G2_AVB_CMD_BLOCK_MASK\t\t0x00e0\n#define MV88E6352_G2_AVB_CMD_ADDR_MASK\t\t0x001f\n\n \n#define MV88E6352_G2_AVB_DATA\t\t0x17\n\n \n#define MV88E6XXX_G2_SMI_PHY_CMD\t\t\t0x18\n#define MV88E6XXX_G2_SMI_PHY_CMD_BUSY\t\t\t0x8000\n#define MV88E6390_G2_SMI_PHY_CMD_FUNC_MASK\t\t0x6000\n#define MV88E6390_G2_SMI_PHY_CMD_FUNC_INTERNAL\t\t0x0000\n#define MV88E6390_G2_SMI_PHY_CMD_FUNC_EXTERNAL\t\t0x2000\n#define MV88E6390_G2_SMI_PHY_CMD_FUNC_SETUP\t\t0x4000\n#define MV88E6XXX_G2_SMI_PHY_CMD_MODE_MASK\t\t0x1000\n#define MV88E6XXX_G2_SMI_PHY_CMD_MODE_45\t\t0x0000\n#define MV88E6XXX_G2_SMI_PHY_CMD_MODE_22\t\t0x1000\n#define MV88E6XXX_G2_SMI_PHY_CMD_OP_MASK\t\t0x0c00\n#define MV88E6XXX_G2_SMI_PHY_CMD_OP_22_WRITE_DATA\t0x0400\n#define MV88E6XXX_G2_SMI_PHY_CMD_OP_22_READ_DATA\t0x0800\n#define MV88E6XXX_G2_SMI_PHY_CMD_OP_45_WRITE_ADDR\t0x0000\n#define MV88E6XXX_G2_SMI_PHY_CMD_OP_45_WRITE_DATA\t0x0400\n#define MV88E6XXX_G2_SMI_PHY_CMD_OP_45_READ_DATA_INC\t0x0800\n#define MV88E6XXX_G2_SMI_PHY_CMD_OP_45_READ_DATA\t0x0c00\n#define MV88E6XXX_G2_SMI_PHY_CMD_DEV_ADDR_MASK\t\t0x03e0\n#define MV88E6XXX_G2_SMI_PHY_CMD_REG_ADDR_MASK\t\t0x001f\n#define MV88E6XXX_G2_SMI_PHY_CMD_SETUP_PTR_MASK\t\t0x03ff\n\n \n#define MV88E6XXX_G2_SMI_PHY_DATA\t0x19\n\n \n#define MV88E6XXX_G2_SCRATCH_MISC_MISC\t\t0x1a\n#define MV88E6XXX_G2_SCRATCH_MISC_UPDATE\t0x8000\n#define MV88E6XXX_G2_SCRATCH_MISC_PTR_MASK\t0x7f00\n#define MV88E6XXX_G2_SCRATCH_MISC_DATA_MASK\t0x00ff\n\n \n#define MV88E6250_G2_WDOG_CTL\t\t\t0x1b\n#define MV88E6250_G2_WDOG_CTL_QC_HISTORY\t0x0100\n#define MV88E6250_G2_WDOG_CTL_QC_EVENT\t\t0x0080\n#define MV88E6250_G2_WDOG_CTL_QC_ENABLE\t\t0x0040\n#define MV88E6250_G2_WDOG_CTL_EGRESS_HISTORY\t0x0020\n#define MV88E6250_G2_WDOG_CTL_EGRESS_EVENT\t0x0010\n#define MV88E6250_G2_WDOG_CTL_EGRESS_ENABLE\t0x0008\n#define MV88E6250_G2_WDOG_CTL_FORCE_IRQ\t\t0x0004\n#define MV88E6250_G2_WDOG_CTL_HISTORY\t\t0x0002\n#define MV88E6250_G2_WDOG_CTL_SWRESET\t\t0x0001\n\n \n#define MV88E6352_G2_WDOG_CTL\t\t\t0x1b\n#define MV88E6352_G2_WDOG_CTL_EGRESS_EVENT\t0x0080\n#define MV88E6352_G2_WDOG_CTL_RMU_TIMEOUT\t0x0040\n#define MV88E6352_G2_WDOG_CTL_QC_ENABLE\t\t0x0020\n#define MV88E6352_G2_WDOG_CTL_EGRESS_HISTORY\t0x0010\n#define MV88E6352_G2_WDOG_CTL_EGRESS_ENABLE\t0x0008\n#define MV88E6352_G2_WDOG_CTL_FORCE_IRQ\t\t0x0004\n#define MV88E6352_G2_WDOG_CTL_HISTORY\t\t0x0002\n#define MV88E6352_G2_WDOG_CTL_SWRESET\t\t0x0001\n\n \n#define MV88E6390_G2_WDOG_CTL\t\t\t\t0x1b\n#define MV88E6390_G2_WDOG_CTL_UPDATE\t\t\t0x8000\n#define MV88E6390_G2_WDOG_CTL_PTR_MASK\t\t\t0x7f00\n#define MV88E6390_G2_WDOG_CTL_PTR_INT_SOURCE\t\t0x0000\n#define MV88E6390_G2_WDOG_CTL_PTR_INT_STS\t\t0x1000\n#define MV88E6390_G2_WDOG_CTL_PTR_INT_ENABLE\t\t0x1100\n#define MV88E6390_G2_WDOG_CTL_PTR_EVENT\t\t\t0x1200\n#define MV88E6390_G2_WDOG_CTL_PTR_HISTORY\t\t0x1300\n#define MV88E6390_G2_WDOG_CTL_DATA_MASK\t\t\t0x00ff\n#define MV88E6390_G2_WDOG_CTL_CUT_THROUGH\t\t0x0008\n#define MV88E6390_G2_WDOG_CTL_QUEUE_CONTROLLER\t\t0x0004\n#define MV88E6390_G2_WDOG_CTL_EGRESS\t\t\t0x0002\n#define MV88E6390_G2_WDOG_CTL_FORCE_IRQ\t\t\t0x0001\n\n \n#define MV88E6XXX_G2_QOS_WEIGHTS\t\t0x1c\n#define MV88E6XXX_G2_QOS_WEIGHTS_UPDATE\t\t0x8000\n#define MV88E6352_G2_QOS_WEIGHTS_PTR_MASK\t0x3f00\n#define MV88E6390_G2_QOS_WEIGHTS_PTR_MASK\t0x7f00\n#define MV88E6XXX_G2_QOS_WEIGHTS_DATA_MASK\t0x00ff\n\n \n#define MV88E6XXX_G2_MISC\t\t0x1d\n#define MV88E6XXX_G2_MISC_5_BIT_PORT\t0x4000\n#define MV88E6352_G2_NOEGR_POLICY\t0x2000\n#define MV88E6390_G2_LAG_ID_4\t\t0x2000\n\n \n \n#define MV88E6352_G2_SCRATCH_MISC_CFG\t\t0x02\n#define MV88E6352_G2_SCRATCH_MISC_CFG_NORMALSMI\t0x80\n \n#define MV88E6352_G2_SCRATCH_GPIO_CFG0\t\t0x60\n#define MV88E6352_G2_SCRATCH_GPIO_CFG1\t\t0x61\n \n#define MV88E6352_G2_SCRATCH_GPIO_DIR0\t\t0x62\n#define MV88E6352_G2_SCRATCH_GPIO_DIR1\t\t0x63\n#define MV88E6352_G2_SCRATCH_GPIO_DIR_OUT\t0\n#define MV88E6352_G2_SCRATCH_GPIO_DIR_IN\t1\n \n#define MV88E6352_G2_SCRATCH_GPIO_DATA0\t\t0x64\n#define MV88E6352_G2_SCRATCH_GPIO_DATA1\t\t0x65\n \n#define MV88E6352_G2_SCRATCH_GPIO_PCTL0\t\t0x68\n#define MV88E6352_G2_SCRATCH_GPIO_PCTL1\t\t0x69\n#define MV88E6352_G2_SCRATCH_GPIO_PCTL2\t\t0x6A\n#define MV88E6352_G2_SCRATCH_GPIO_PCTL3\t\t0x6B\n#define MV88E6352_G2_SCRATCH_GPIO_PCTL4\t\t0x6C\n#define MV88E6352_G2_SCRATCH_GPIO_PCTL5\t\t0x6D\n#define MV88E6352_G2_SCRATCH_GPIO_PCTL6\t\t0x6E\n#define MV88E6352_G2_SCRATCH_GPIO_PCTL7\t\t0x6F\n#define MV88E6352_G2_SCRATCH_CONFIG_DATA0\t0x70\n#define MV88E6352_G2_SCRATCH_CONFIG_DATA1\t0x71\n#define MV88E6352_G2_SCRATCH_CONFIG_DATA1_NO_CPU\tBIT(2)\n#define MV88E6352_G2_SCRATCH_CONFIG_DATA2\t0x72\n#define MV88E6352_G2_SCRATCH_CONFIG_DATA2_P0_MODE_MASK\t0xf\n#define MV88E6352_G2_SCRATCH_CONFIG_DATA3\t0x73\n#define MV88E6352_G2_SCRATCH_CONFIG_DATA3_S_SEL\t\tBIT(1)\n\n#define MV88E6352_G2_SCRATCH_GPIO_PCTL_GPIO\t0\n#define MV88E6352_G2_SCRATCH_GPIO_PCTL_TRIG\t1\n#define MV88E6352_G2_SCRATCH_GPIO_PCTL_EVREQ\t2\n\nint mv88e6xxx_g2_read(struct mv88e6xxx_chip *chip, int reg, u16 *val);\nint mv88e6xxx_g2_write(struct mv88e6xxx_chip *chip, int reg, u16 val);\nint mv88e6xxx_g2_wait_bit(struct mv88e6xxx_chip *chip, int reg,\n\t\t\t  int bit, int val);\n\nint mv88e6352_g2_irl_init_all(struct mv88e6xxx_chip *chip, int port);\nint mv88e6390_g2_irl_init_all(struct mv88e6xxx_chip *chip, int port);\n\nint mv88e6xxx_g2_smi_phy_read_c22(struct mv88e6xxx_chip *chip,\n\t\t\t\t  struct mii_bus *bus,\n\t\t\t\t  int addr, int reg, u16 *val);\nint mv88e6xxx_g2_smi_phy_write_c22(struct mv88e6xxx_chip *chip,\n\t\t\t\t   struct mii_bus *bus,\n\t\t\t\t   int addr, int reg, u16 val);\nint mv88e6xxx_g2_smi_phy_read_c45(struct mv88e6xxx_chip *chip,\n\t\t\t\t  struct mii_bus *bus,\n\t\t\t\t  int addr, int devad, int reg, u16 *val);\nint mv88e6xxx_g2_smi_phy_write_c45(struct mv88e6xxx_chip *chip,\n\t\t\t\t   struct mii_bus *bus,\n\t\t\t\t   int addr, int devad, int reg, u16 val);\nint mv88e6xxx_g2_set_switch_mac(struct mv88e6xxx_chip *chip, u8 *addr);\n\nint mv88e6xxx_g2_get_eeprom8(struct mv88e6xxx_chip *chip,\n\t\t\t     struct ethtool_eeprom *eeprom, u8 *data);\nint mv88e6xxx_g2_set_eeprom8(struct mv88e6xxx_chip *chip,\n\t\t\t     struct ethtool_eeprom *eeprom, u8 *data);\n\nint mv88e6xxx_g2_get_eeprom16(struct mv88e6xxx_chip *chip,\n\t\t\t      struct ethtool_eeprom *eeprom, u8 *data);\nint mv88e6xxx_g2_set_eeprom16(struct mv88e6xxx_chip *chip,\n\t\t\t      struct ethtool_eeprom *eeprom, u8 *data);\n\nint mv88e6xxx_g2_pvt_read(struct mv88e6xxx_chip *chip, int src_dev,\n\t\t\t  int src_port, u16 *data);\nint mv88e6xxx_g2_pvt_write(struct mv88e6xxx_chip *chip, int src_dev,\n\t\t\t   int src_port, u16 data);\nint mv88e6xxx_g2_misc_4_bit_port(struct mv88e6xxx_chip *chip);\n\nint mv88e6xxx_g2_irq_setup(struct mv88e6xxx_chip *chip);\nvoid mv88e6xxx_g2_irq_free(struct mv88e6xxx_chip *chip);\n\nint mv88e6xxx_g2_irq_mdio_setup(struct mv88e6xxx_chip *chip,\n\t\t\t\tstruct mii_bus *bus);\nvoid mv88e6xxx_g2_irq_mdio_free(struct mv88e6xxx_chip *chip,\n\t\t\t\tstruct mii_bus *bus);\n\nint mv88e6185_g2_mgmt_rsvd2cpu(struct mv88e6xxx_chip *chip);\nint mv88e6352_g2_mgmt_rsvd2cpu(struct mv88e6xxx_chip *chip);\n\nint mv88e6xxx_g2_pot_clear(struct mv88e6xxx_chip *chip);\n\nint mv88e6xxx_g2_trunk_mask_write(struct mv88e6xxx_chip *chip, int num,\n\t\t\t\t  bool hash, u16 mask);\nint mv88e6xxx_g2_trunk_mapping_write(struct mv88e6xxx_chip *chip, int id,\n\t\t\t\t     u16 map);\nint mv88e6xxx_g2_trunk_clear(struct mv88e6xxx_chip *chip);\n\nint mv88e6xxx_g2_device_mapping_write(struct mv88e6xxx_chip *chip, int target,\n\t\t\t\t      int port);\nint mv88e6xxx_g2_eeprom_wait(struct mv88e6xxx_chip *chip);\n\nextern const struct mv88e6xxx_irq_ops mv88e6097_watchdog_ops;\nextern const struct mv88e6xxx_irq_ops mv88e6250_watchdog_ops;\nextern const struct mv88e6xxx_irq_ops mv88e6390_watchdog_ops;\nextern const struct mv88e6xxx_irq_ops mv88e6393x_watchdog_ops;\n\nextern const struct mv88e6xxx_avb_ops mv88e6165_avb_ops;\nextern const struct mv88e6xxx_avb_ops mv88e6352_avb_ops;\nextern const struct mv88e6xxx_avb_ops mv88e6390_avb_ops;\n\nextern const struct mv88e6xxx_gpio_ops mv88e6352_gpio_ops;\n\nint mv88e6xxx_g2_scratch_gpio_set_smi(struct mv88e6xxx_chip *chip,\n\t\t\t\t      bool external);\nint mv88e6352_g2_scratch_port_has_serdes(struct mv88e6xxx_chip *chip, int port);\nint mv88e6xxx_g2_atu_stats_set(struct mv88e6xxx_chip *chip, u16 kind, u16 bin);\nint mv88e6xxx_g2_atu_stats_get(struct mv88e6xxx_chip *chip, u16 *stats);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}