Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Sep 20 17:38:09 2020
| Host         : duskmoonG3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_rebuild_imp -file D:/Files/Programs/vivadoProject/MIPS32_pipeline/assets/timing_report_imp_rebuild.txt
| Design       : CPU
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

reset

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

led[0]
led[1]
led[2]
led[3]
led[4]
led[5]
led[6]
led[7]
ssdt[0]
ssdt[10]
ssdt[11]
ssdt[1]
ssdt[2]
ssdt[3]
ssdt[4]
ssdt[5]
ssdt[6]
ssdt[7]
ssdt[8]
ssdt[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.512        0.000                      0                 5420        0.085        0.000                      0                 5420        3.750        0.000                       0                  1840  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 0.512        0.000                      0                 5420        0.085        0.000                      0                 5420        3.750        0.000                       0                  1840  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        CLK                         
(none)                      CLK           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.512ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.512ns  (required time - arrival time)
  Source:                 mem_wb/Rd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_mem/alu_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        9.361ns  (logic 1.448ns (15.469%)  route 7.913ns (84.531%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 14.801 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.537     5.083    mem_wb/clk_IBUF_BUFG
    SLICE_X43Y77         FDRE                                         r  mem_wb/Rd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  mem_wb/Rd_reg[1]/Q
                         net (fo=37, routed)          0.882     6.421    ex_mem/rt_data[31]_i_3_1[1]
    SLICE_X41Y77                                                      r  ex_mem/rt_data[31]_i_7/I1
    SLICE_X41Y77         LUT6 (Prop_lut6_I1_O)        0.124     6.545 r  ex_mem/rt_data[31]_i_7/O
                         net (fo=2, routed)           0.801     7.346    ex_mem/EX_Forward_ctrl/p_4_in
    SLICE_X43Y77                                                      r  ex_mem/rt_data[31]_i_3/I1
    SLICE_X43Y77         LUT6 (Prop_lut6_I1_O)        0.124     7.470 r  ex_mem/rt_data[31]_i_3/O
                         net (fo=32, routed)          0.840     8.310    ex_mem/ex_forward_2[1]
    SLICE_X46Y82                                                      r  ex_mem/rt_data[27]_i_1__0/I3
    SLICE_X46Y82         LUT5 (Prop_lut5_I3_O)        0.124     8.434 r  ex_mem/rt_data[27]_i_1__0/O
                         net (fo=3, routed)           1.122     9.555    ex_mem/D[27]
    SLICE_X48Y79                                                      r  ex_mem/alu_out[27]_i_5/I2
    SLICE_X48Y79         LUT3 (Prop_lut3_I2_O)        0.124     9.679 r  ex_mem/alu_out[27]_i_5/O
                         net (fo=19, routed)          1.515    11.194    ex_mem/alu_src2[27]
    SLICE_X64Y83                                                      r  ex_mem/alu_out[11]_i_14/I3
    SLICE_X64Y83         LUT6 (Prop_lut6_I3_O)        0.124    11.318 r  ex_mem/alu_out[11]_i_14/O
                         net (fo=4, routed)           0.834    12.152    ex_mem/alu_out[11]_i_14_n_0
    SLICE_X63Y83                                                      r  ex_mem/alu_out[7]_i_8/I0
    SLICE_X63Y83         LUT6 (Prop_lut6_I0_O)        0.124    12.276 r  ex_mem/alu_out[7]_i_8/O
                         net (fo=2, routed)           0.469    12.745    ex_mem/alu_out[7]_i_8_n_0
    SLICE_X58Y82                                                      r  ex_mem/alu_out[7]_i_2/I2
    SLICE_X58Y82         LUT6 (Prop_lut6_I2_O)        0.124    12.869 r  ex_mem/alu_out[7]_i_2/O
                         net (fo=1, routed)           1.071    13.941    ex_mem/alu_out[7]_i_2_n_0
    SLICE_X53Y82                                                      r  ex_mem/alu_out[7]_i_1/I0
    SLICE_X53Y82         LUT6 (Prop_lut6_I0_O)        0.124    14.065 r  ex_mem/alu_out[7]_i_1/O
                         net (fo=1, routed)           0.379    14.444    ex_mem/alu_out[7]_i_1_n_0
    SLICE_X53Y82         FDRE                                         r  ex_mem/alu_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.434    14.801    ex_mem/clk_IBUF_BUFG
    SLICE_X53Y82         FDRE                                         r  ex_mem/alu_out_reg[7]/C
                         clock pessimism              0.257    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X53Y82         FDRE (Setup_fdre_C_D)       -0.067    14.956    ex_mem/alu_out_reg[7]
  -------------------------------------------------------------------
                         required time                         14.956    
                         arrival time                         -14.444    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.554ns  (required time - arrival time)
  Source:                 mem_wb/Rd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            if_id/Instruction_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.852ns  (logic 2.529ns (28.571%)  route 6.323ns (71.429%))
  Logic Levels:           11  (CARRY4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.540     5.086    mem_wb/clk_IBUF_BUFG
    SLICE_X43Y78         FDRE                                         r  mem_wb/Rd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  mem_wb/Rd_reg[3]/Q
                         net (fo=37, routed)          1.104     6.646    ex_mem/rt_data[31]_i_3_1[3]
    SLICE_X43Y77                                                      r  ex_mem/alu_out[27]_i_31/I3
    SLICE_X43Y77         LUT6 (Prop_lut6_I3_O)        0.124     6.770 r  ex_mem/alu_out[27]_i_31/O
                         net (fo=1, routed)           0.798     7.567    ex_mem/alu_out[27]_i_31_n_0
    SLICE_X43Y78                                                      r  ex_mem/alu_out[27]_i_25/I0
    SLICE_X43Y78         LUT6 (Prop_lut6_I0_O)        0.124     7.691 r  ex_mem/alu_out[27]_i_25/O
                         net (fo=33, routed)          0.877     8.568    ex_mem/ex_forward_1[1]
    SLICE_X48Y78                                                      r  ex_mem/alu_out[5]_i_13/I3
    SLICE_X48Y78         LUT5 (Prop_lut5_I3_O)        0.124     8.692 r  ex_mem/alu_out[5]_i_13/O
                         net (fo=3, routed)           0.924     9.616    rs_data_forward_ex[5]
    SLICE_X47Y78                                                      r  MemRead_i_32/I1
    SLICE_X47Y78         LUT6 (Prop_lut6_I1_O)        0.124     9.740 r  MemRead_i_32/O
                         net (fo=1, routed)           0.000     9.740    MemRead_i_32_n_0
    SLICE_X47Y78                                                      r  MemRead_reg_i_25/S[1]
    SLICE_X47Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.290 r  MemRead_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.290    MemRead_reg_i_25_n_0
    SLICE_X47Y79                                                      r  MemRead_reg_i_19/CI
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.404 r  MemRead_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.404    MemRead_reg_i_19_n_0
    SLICE_X47Y80                                                      r  MemRead_reg_i_8/CI
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.632 r  MemRead_reg_i_8/CO[2]
                         net (fo=1, routed)           0.591    11.222    program_counter/CO[0]
    SLICE_X47Y76                                                      r  program_counter/MemRead_i_3/I2
    SLICE_X47Y76         LUT6 (Prop_lut6_I2_O)        0.313    11.535 r  program_counter/MemRead_i_3/O
                         net (fo=1, routed)           0.264    11.800    program_counter/MemRead_i_3_n_0
    SLICE_X47Y76                                                      r  program_counter/MemRead_i_2/I0
    SLICE_X47Y76         LUT5 (Prop_lut5_I0_O)        0.124    11.924 r  program_counter/MemRead_i_2/O
                         net (fo=65, routed)          0.582    12.505    if_id/branch_hazard
    SLICE_X47Y72                                                      r  if_id/Instruction[31]_i_2/I5
    SLICE_X47Y72         LUT6 (Prop_lut6_I5_O)        0.124    12.629 r  if_id/Instruction[31]_i_2/O
                         net (fo=1, routed)           0.407    13.036    program_counter/Instruction_reg[31]
    SLICE_X47Y72                                                      r  program_counter/Instruction[31]_i_1/I1
    SLICE_X47Y72         LUT6 (Prop_lut6_I1_O)        0.124    13.160 r  program_counter/Instruction[31]_i_1/O
                         net (fo=31, routed)          0.777    13.937    if_id/Instruction_reg[31]_0
    SLICE_X46Y69         FDRE                                         r  if_id/Instruction_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.427    14.794    if_id/clk_IBUF_BUFG
    SLICE_X46Y69         FDRE                                         r  if_id/Instruction_reg[16]/C
                         clock pessimism              0.257    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X46Y69         FDRE (Setup_fdre_C_R)       -0.524    14.492    if_id/Instruction_reg[16]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -13.937    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.554ns  (required time - arrival time)
  Source:                 mem_wb/Rd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            if_id/Instruction_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.852ns  (logic 2.529ns (28.571%)  route 6.323ns (71.429%))
  Logic Levels:           11  (CARRY4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.540     5.086    mem_wb/clk_IBUF_BUFG
    SLICE_X43Y78         FDRE                                         r  mem_wb/Rd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  mem_wb/Rd_reg[3]/Q
                         net (fo=37, routed)          1.104     6.646    ex_mem/rt_data[31]_i_3_1[3]
    SLICE_X43Y77                                                      r  ex_mem/alu_out[27]_i_31/I3
    SLICE_X43Y77         LUT6 (Prop_lut6_I3_O)        0.124     6.770 r  ex_mem/alu_out[27]_i_31/O
                         net (fo=1, routed)           0.798     7.567    ex_mem/alu_out[27]_i_31_n_0
    SLICE_X43Y78                                                      r  ex_mem/alu_out[27]_i_25/I0
    SLICE_X43Y78         LUT6 (Prop_lut6_I0_O)        0.124     7.691 r  ex_mem/alu_out[27]_i_25/O
                         net (fo=33, routed)          0.877     8.568    ex_mem/ex_forward_1[1]
    SLICE_X48Y78                                                      r  ex_mem/alu_out[5]_i_13/I3
    SLICE_X48Y78         LUT5 (Prop_lut5_I3_O)        0.124     8.692 r  ex_mem/alu_out[5]_i_13/O
                         net (fo=3, routed)           0.924     9.616    rs_data_forward_ex[5]
    SLICE_X47Y78                                                      r  MemRead_i_32/I1
    SLICE_X47Y78         LUT6 (Prop_lut6_I1_O)        0.124     9.740 r  MemRead_i_32/O
                         net (fo=1, routed)           0.000     9.740    MemRead_i_32_n_0
    SLICE_X47Y78                                                      r  MemRead_reg_i_25/S[1]
    SLICE_X47Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.290 r  MemRead_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.290    MemRead_reg_i_25_n_0
    SLICE_X47Y79                                                      r  MemRead_reg_i_19/CI
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.404 r  MemRead_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.404    MemRead_reg_i_19_n_0
    SLICE_X47Y80                                                      r  MemRead_reg_i_8/CI
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.632 r  MemRead_reg_i_8/CO[2]
                         net (fo=1, routed)           0.591    11.222    program_counter/CO[0]
    SLICE_X47Y76                                                      r  program_counter/MemRead_i_3/I2
    SLICE_X47Y76         LUT6 (Prop_lut6_I2_O)        0.313    11.535 r  program_counter/MemRead_i_3/O
                         net (fo=1, routed)           0.264    11.800    program_counter/MemRead_i_3_n_0
    SLICE_X47Y76                                                      r  program_counter/MemRead_i_2/I0
    SLICE_X47Y76         LUT5 (Prop_lut5_I0_O)        0.124    11.924 r  program_counter/MemRead_i_2/O
                         net (fo=65, routed)          0.582    12.505    if_id/branch_hazard
    SLICE_X47Y72                                                      r  if_id/Instruction[31]_i_2/I5
    SLICE_X47Y72         LUT6 (Prop_lut6_I5_O)        0.124    12.629 r  if_id/Instruction[31]_i_2/O
                         net (fo=1, routed)           0.407    13.036    program_counter/Instruction_reg[31]
    SLICE_X47Y72                                                      r  program_counter/Instruction[31]_i_1/I1
    SLICE_X47Y72         LUT6 (Prop_lut6_I1_O)        0.124    13.160 r  program_counter/Instruction[31]_i_1/O
                         net (fo=31, routed)          0.777    13.937    if_id/Instruction_reg[31]_0
    SLICE_X46Y69         FDRE                                         r  if_id/Instruction_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.427    14.794    if_id/clk_IBUF_BUFG
    SLICE_X46Y69         FDRE                                         r  if_id/Instruction_reg[5]/C
                         clock pessimism              0.257    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X46Y69         FDRE (Setup_fdre_C_R)       -0.524    14.492    if_id/Instruction_reg[5]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                         -13.937    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.584ns  (required time - arrival time)
  Source:                 ex_mem/Rd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_mem/alu_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        9.311ns  (logic 1.510ns (16.217%)  route 7.801ns (83.783%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 14.804 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.537     5.083    ex_mem/clk_IBUF_BUFG
    SLICE_X42Y77         FDRE                                         r  ex_mem/Rd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  ex_mem/Rd_reg[3]/Q
                         net (fo=8, routed)           1.032     6.633    ex_mem/rt_data[31]_i_3_0[3]
    SLICE_X43Y78                                                      r  ex_mem/alu_out[27]_i_30/I3
    SLICE_X43Y78         LUT6 (Prop_lut6_I3_O)        0.124     6.757 r  ex_mem/alu_out[27]_i_30/O
                         net (fo=2, routed)           0.602     7.359    ex_mem/alu_out[27]_i_30_n_0
    SLICE_X42Y79                                                      r  ex_mem/alu_out[27]_i_24/I5
    SLICE_X42Y79         LUT6 (Prop_lut6_I5_O)        0.124     7.483 r  ex_mem/alu_out[27]_i_24/O
                         net (fo=33, routed)          0.993     8.476    ex_mem/ex_forward_1[0]
    SLICE_X48Y78                                                      r  ex_mem/alu_out[30]_i_21/I1
    SLICE_X48Y78         LUT5 (Prop_lut5_I1_O)        0.124     8.600 r  ex_mem/alu_out[30]_i_21/O
                         net (fo=7, routed)           0.592     9.192    ex_mem/rs_data_forward_ex[9]
    SLICE_X48Y80                                                      r  ex_mem/alu_out[9]_i_10/I2
    SLICE_X48Y80         LUT4 (Prop_lut4_I2_O)        0.124     9.316 r  ex_mem/alu_out[9]_i_10/O
                         net (fo=26, routed)          1.649    10.966    ex_mem/alu_src1[9]
    SLICE_X64Y83                                                      r  ex_mem/alu_out[4]_i_14/I3
    SLICE_X64Y83         LUT6 (Prop_lut6_I3_O)        0.124    11.090 r  ex_mem/alu_out[4]_i_14/O
                         net (fo=6, routed)           0.842    11.931    ex_mem/alu_out[4]_i_14_n_0
    SLICE_X64Y84                                                      r  ex_mem/alu_out[3]_i_12/I2
    SLICE_X64Y84         LUT6 (Prop_lut6_I2_O)        0.124    12.055 r  ex_mem/alu_out[3]_i_12/O
                         net (fo=3, routed)           0.828    12.883    ex_mem/alu_out[3]_i_12_n_0
    SLICE_X58Y85                                                      r  ex_mem/alu_out[2]_i_7/I1
    SLICE_X58Y85         LUT6 (Prop_lut6_I1_O)        0.124    13.007 r  ex_mem/alu_out[2]_i_7/O
                         net (fo=1, routed)           0.640    13.647    ex_mem/alu_out[2]_i_7_n_0
    SLICE_X57Y83                                                      r  ex_mem/alu_out[2]_i_1/I5
    SLICE_X57Y83         LUT6 (Prop_lut6_I5_O)        0.124    13.771 r  ex_mem/alu_out[2]_i_1/O
                         net (fo=1, routed)           0.623    14.394    ex_mem/alu_out[2]_i_1_n_0
    SLICE_X57Y84         FDRE                                         r  ex_mem/alu_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.437    14.804    ex_mem/clk_IBUF_BUFG
    SLICE_X57Y84         FDRE                                         r  ex_mem/alu_out_reg[2]/C
                         clock pessimism              0.257    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X57Y84         FDRE (Setup_fdre_C_D)       -0.047    14.979    ex_mem/alu_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.979    
                         arrival time                         -14.394    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.602ns  (required time - arrival time)
  Source:                 ex_mem/Rd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex_mem/alu_out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        9.420ns  (logic 1.510ns (16.030%)  route 7.910ns (83.970%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.537     5.083    ex_mem/clk_IBUF_BUFG
    SLICE_X42Y77         FDRE                                         r  ex_mem/Rd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  ex_mem/Rd_reg[3]/Q
                         net (fo=8, routed)           1.032     6.633    ex_mem/rt_data[31]_i_3_0[3]
    SLICE_X43Y78                                                      r  ex_mem/alu_out[27]_i_30/I3
    SLICE_X43Y78         LUT6 (Prop_lut6_I3_O)        0.124     6.757 r  ex_mem/alu_out[27]_i_30/O
                         net (fo=2, routed)           0.602     7.359    ex_mem/alu_out[27]_i_30_n_0
    SLICE_X42Y79                                                      r  ex_mem/alu_out[27]_i_24/I5
    SLICE_X42Y79         LUT6 (Prop_lut6_I5_O)        0.124     7.483 r  ex_mem/alu_out[27]_i_24/O
                         net (fo=33, routed)          0.993     8.476    ex_mem/ex_forward_1[0]
    SLICE_X48Y78                                                      r  ex_mem/alu_out[30]_i_21/I1
    SLICE_X48Y78         LUT5 (Prop_lut5_I1_O)        0.124     8.600 f  ex_mem/alu_out[30]_i_21/O
                         net (fo=7, routed)           0.623     9.223    ex_mem/rs_data_forward_ex[9]
    SLICE_X52Y79                                                      f  ex_mem/alu_out[30]_i_16/I0
    SLICE_X52Y79         LUT6 (Prop_lut6_I0_O)        0.124     9.347 f  ex_mem/alu_out[30]_i_16/O
                         net (fo=95, routed)          1.674    11.020    ex_mem/alu_out[30]_i_16_n_0
    SLICE_X58Y86                                                      f  ex_mem/alu_out[30]_i_8/I1
    SLICE_X58Y86         LUT6 (Prop_lut6_I1_O)        0.124    11.144 r  ex_mem/alu_out[30]_i_8/O
                         net (fo=5, routed)           1.248    12.393    ex_mem/alu_out[30]_i_8_n_0
    SLICE_X54Y87                                                      r  ex_mem/alu_out[24]_i_6/I2
    SLICE_X54Y87         LUT6 (Prop_lut6_I2_O)        0.124    12.517 r  ex_mem/alu_out[24]_i_6/O
                         net (fo=2, routed)           0.996    13.513    ex_mem/alu_out[24]_i_6_n_0
    SLICE_X50Y86                                                      r  ex_mem/alu_out[24]_i_2/I1
    SLICE_X50Y86         LUT6 (Prop_lut6_I1_O)        0.124    13.637 r  ex_mem/alu_out[24]_i_2/O
                         net (fo=1, routed)           0.742    14.379    ex_mem/alu_out[24]_i_2_n_0
    SLICE_X52Y88                                                      r  ex_mem/alu_out[24]_i_1/I1
    SLICE_X52Y88         LUT4 (Prop_lut4_I1_O)        0.124    14.503 r  ex_mem/alu_out[24]_i_1/O
                         net (fo=1, routed)           0.000    14.503    ex_mem/alu_out[24]_i_1_n_0
    SLICE_X52Y88         FDRE                                         r  ex_mem/alu_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.439    14.806    ex_mem/clk_IBUF_BUFG
    SLICE_X52Y88         FDRE                                         r  ex_mem/alu_out_reg[24]/C
                         clock pessimism              0.257    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X52Y88         FDRE (Setup_fdre_C_D)        0.077    15.105    ex_mem/alu_out_reg[24]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                         -14.503    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.607ns  (required time - arrival time)
  Source:                 mem_wb/Rd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            if_id/Instruction_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.897ns  (logic 2.529ns (28.427%)  route 6.368ns (71.573%))
  Logic Levels:           11  (CARRY4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 14.797 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.540     5.086    mem_wb/clk_IBUF_BUFG
    SLICE_X43Y78         FDRE                                         r  mem_wb/Rd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  mem_wb/Rd_reg[3]/Q
                         net (fo=37, routed)          1.104     6.646    ex_mem/rt_data[31]_i_3_1[3]
    SLICE_X43Y77                                                      r  ex_mem/alu_out[27]_i_31/I3
    SLICE_X43Y77         LUT6 (Prop_lut6_I3_O)        0.124     6.770 r  ex_mem/alu_out[27]_i_31/O
                         net (fo=1, routed)           0.798     7.567    ex_mem/alu_out[27]_i_31_n_0
    SLICE_X43Y78                                                      r  ex_mem/alu_out[27]_i_25/I0
    SLICE_X43Y78         LUT6 (Prop_lut6_I0_O)        0.124     7.691 r  ex_mem/alu_out[27]_i_25/O
                         net (fo=33, routed)          0.877     8.568    ex_mem/ex_forward_1[1]
    SLICE_X48Y78                                                      r  ex_mem/alu_out[5]_i_13/I3
    SLICE_X48Y78         LUT5 (Prop_lut5_I3_O)        0.124     8.692 r  ex_mem/alu_out[5]_i_13/O
                         net (fo=3, routed)           0.924     9.616    rs_data_forward_ex[5]
    SLICE_X47Y78                                                      r  MemRead_i_32/I1
    SLICE_X47Y78         LUT6 (Prop_lut6_I1_O)        0.124     9.740 r  MemRead_i_32/O
                         net (fo=1, routed)           0.000     9.740    MemRead_i_32_n_0
    SLICE_X47Y78                                                      r  MemRead_reg_i_25/S[1]
    SLICE_X47Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.290 r  MemRead_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.290    MemRead_reg_i_25_n_0
    SLICE_X47Y79                                                      r  MemRead_reg_i_19/CI
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.404 r  MemRead_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.404    MemRead_reg_i_19_n_0
    SLICE_X47Y80                                                      r  MemRead_reg_i_8/CI
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.632 r  MemRead_reg_i_8/CO[2]
                         net (fo=1, routed)           0.591    11.222    program_counter/CO[0]
    SLICE_X47Y76                                                      r  program_counter/MemRead_i_3/I2
    SLICE_X47Y76         LUT6 (Prop_lut6_I2_O)        0.313    11.535 r  program_counter/MemRead_i_3/O
                         net (fo=1, routed)           0.264    11.800    program_counter/MemRead_i_3_n_0
    SLICE_X47Y76                                                      r  program_counter/MemRead_i_2/I0
    SLICE_X47Y76         LUT5 (Prop_lut5_I0_O)        0.124    11.924 r  program_counter/MemRead_i_2/O
                         net (fo=65, routed)          0.582    12.505    if_id/branch_hazard
    SLICE_X47Y72                                                      r  if_id/Instruction[31]_i_2/I5
    SLICE_X47Y72         LUT6 (Prop_lut6_I5_O)        0.124    12.629 r  if_id/Instruction[31]_i_2/O
                         net (fo=1, routed)           0.407    13.036    program_counter/Instruction_reg[31]
    SLICE_X47Y72                                                      r  program_counter/Instruction[31]_i_1/I1
    SLICE_X47Y72         LUT6 (Prop_lut6_I1_O)        0.124    13.160 r  program_counter/Instruction[31]_i_1/O
                         net (fo=31, routed)          0.822    13.982    if_id/Instruction_reg[31]_0
    SLICE_X48Y70         FDRE                                         r  if_id/Instruction_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.430    14.797    if_id/clk_IBUF_BUFG
    SLICE_X48Y70         FDRE                                         r  if_id/Instruction_reg[23]/C
                         clock pessimism              0.257    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X48Y70         FDRE (Setup_fdre_C_R)       -0.429    14.590    if_id/Instruction_reg[23]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                         -13.982    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.611ns  (required time - arrival time)
  Source:                 mem_wb/Rd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            if_id/Instruction_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.892ns  (logic 2.529ns (28.440%)  route 6.363ns (71.560%))
  Logic Levels:           11  (CARRY4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 14.797 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.540     5.086    mem_wb/clk_IBUF_BUFG
    SLICE_X43Y78         FDRE                                         r  mem_wb/Rd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  mem_wb/Rd_reg[3]/Q
                         net (fo=37, routed)          1.104     6.646    ex_mem/rt_data[31]_i_3_1[3]
    SLICE_X43Y77                                                      r  ex_mem/alu_out[27]_i_31/I3
    SLICE_X43Y77         LUT6 (Prop_lut6_I3_O)        0.124     6.770 r  ex_mem/alu_out[27]_i_31/O
                         net (fo=1, routed)           0.798     7.567    ex_mem/alu_out[27]_i_31_n_0
    SLICE_X43Y78                                                      r  ex_mem/alu_out[27]_i_25/I0
    SLICE_X43Y78         LUT6 (Prop_lut6_I0_O)        0.124     7.691 r  ex_mem/alu_out[27]_i_25/O
                         net (fo=33, routed)          0.877     8.568    ex_mem/ex_forward_1[1]
    SLICE_X48Y78                                                      r  ex_mem/alu_out[5]_i_13/I3
    SLICE_X48Y78         LUT5 (Prop_lut5_I3_O)        0.124     8.692 r  ex_mem/alu_out[5]_i_13/O
                         net (fo=3, routed)           0.924     9.616    rs_data_forward_ex[5]
    SLICE_X47Y78                                                      r  MemRead_i_32/I1
    SLICE_X47Y78         LUT6 (Prop_lut6_I1_O)        0.124     9.740 r  MemRead_i_32/O
                         net (fo=1, routed)           0.000     9.740    MemRead_i_32_n_0
    SLICE_X47Y78                                                      r  MemRead_reg_i_25/S[1]
    SLICE_X47Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.290 r  MemRead_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.290    MemRead_reg_i_25_n_0
    SLICE_X47Y79                                                      r  MemRead_reg_i_19/CI
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.404 r  MemRead_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.404    MemRead_reg_i_19_n_0
    SLICE_X47Y80                                                      r  MemRead_reg_i_8/CI
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.632 r  MemRead_reg_i_8/CO[2]
                         net (fo=1, routed)           0.591    11.222    program_counter/CO[0]
    SLICE_X47Y76                                                      r  program_counter/MemRead_i_3/I2
    SLICE_X47Y76         LUT6 (Prop_lut6_I2_O)        0.313    11.535 r  program_counter/MemRead_i_3/O
                         net (fo=1, routed)           0.264    11.800    program_counter/MemRead_i_3_n_0
    SLICE_X47Y76                                                      r  program_counter/MemRead_i_2/I0
    SLICE_X47Y76         LUT5 (Prop_lut5_I0_O)        0.124    11.924 r  program_counter/MemRead_i_2/O
                         net (fo=65, routed)          0.582    12.505    if_id/branch_hazard
    SLICE_X47Y72                                                      r  if_id/Instruction[31]_i_2/I5
    SLICE_X47Y72         LUT6 (Prop_lut6_I5_O)        0.124    12.629 r  if_id/Instruction[31]_i_2/O
                         net (fo=1, routed)           0.407    13.036    program_counter/Instruction_reg[31]
    SLICE_X47Y72                                                      r  program_counter/Instruction[31]_i_1/I1
    SLICE_X47Y72         LUT6 (Prop_lut6_I1_O)        0.124    13.160 r  program_counter/Instruction[31]_i_1/O
                         net (fo=31, routed)          0.818    13.978    if_id/Instruction_reg[31]_0
    SLICE_X48Y69         FDRE                                         r  if_id/Instruction_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.430    14.797    if_id/clk_IBUF_BUFG
    SLICE_X48Y69         FDRE                                         r  if_id/Instruction_reg[22]/C
                         clock pessimism              0.257    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X48Y69         FDRE (Setup_fdre_C_R)       -0.429    14.590    if_id/Instruction_reg[22]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                         -13.978    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.611ns  (required time - arrival time)
  Source:                 mem_wb/Rd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            if_id/Instruction_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.892ns  (logic 2.529ns (28.440%)  route 6.363ns (71.560%))
  Logic Levels:           11  (CARRY4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 14.797 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.540     5.086    mem_wb/clk_IBUF_BUFG
    SLICE_X43Y78         FDRE                                         r  mem_wb/Rd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  mem_wb/Rd_reg[3]/Q
                         net (fo=37, routed)          1.104     6.646    ex_mem/rt_data[31]_i_3_1[3]
    SLICE_X43Y77                                                      r  ex_mem/alu_out[27]_i_31/I3
    SLICE_X43Y77         LUT6 (Prop_lut6_I3_O)        0.124     6.770 r  ex_mem/alu_out[27]_i_31/O
                         net (fo=1, routed)           0.798     7.567    ex_mem/alu_out[27]_i_31_n_0
    SLICE_X43Y78                                                      r  ex_mem/alu_out[27]_i_25/I0
    SLICE_X43Y78         LUT6 (Prop_lut6_I0_O)        0.124     7.691 r  ex_mem/alu_out[27]_i_25/O
                         net (fo=33, routed)          0.877     8.568    ex_mem/ex_forward_1[1]
    SLICE_X48Y78                                                      r  ex_mem/alu_out[5]_i_13/I3
    SLICE_X48Y78         LUT5 (Prop_lut5_I3_O)        0.124     8.692 r  ex_mem/alu_out[5]_i_13/O
                         net (fo=3, routed)           0.924     9.616    rs_data_forward_ex[5]
    SLICE_X47Y78                                                      r  MemRead_i_32/I1
    SLICE_X47Y78         LUT6 (Prop_lut6_I1_O)        0.124     9.740 r  MemRead_i_32/O
                         net (fo=1, routed)           0.000     9.740    MemRead_i_32_n_0
    SLICE_X47Y78                                                      r  MemRead_reg_i_25/S[1]
    SLICE_X47Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.290 r  MemRead_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.290    MemRead_reg_i_25_n_0
    SLICE_X47Y79                                                      r  MemRead_reg_i_19/CI
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.404 r  MemRead_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.404    MemRead_reg_i_19_n_0
    SLICE_X47Y80                                                      r  MemRead_reg_i_8/CI
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.632 r  MemRead_reg_i_8/CO[2]
                         net (fo=1, routed)           0.591    11.222    program_counter/CO[0]
    SLICE_X47Y76                                                      r  program_counter/MemRead_i_3/I2
    SLICE_X47Y76         LUT6 (Prop_lut6_I2_O)        0.313    11.535 r  program_counter/MemRead_i_3/O
                         net (fo=1, routed)           0.264    11.800    program_counter/MemRead_i_3_n_0
    SLICE_X47Y76                                                      r  program_counter/MemRead_i_2/I0
    SLICE_X47Y76         LUT5 (Prop_lut5_I0_O)        0.124    11.924 r  program_counter/MemRead_i_2/O
                         net (fo=65, routed)          0.582    12.505    if_id/branch_hazard
    SLICE_X47Y72                                                      r  if_id/Instruction[31]_i_2/I5
    SLICE_X47Y72         LUT6 (Prop_lut6_I5_O)        0.124    12.629 r  if_id/Instruction[31]_i_2/O
                         net (fo=1, routed)           0.407    13.036    program_counter/Instruction_reg[31]
    SLICE_X47Y72                                                      r  program_counter/Instruction[31]_i_1/I1
    SLICE_X47Y72         LUT6 (Prop_lut6_I1_O)        0.124    13.160 r  program_counter/Instruction[31]_i_1/O
                         net (fo=31, routed)          0.818    13.978    if_id/Instruction_reg[31]_0
    SLICE_X48Y69         FDRE                                         r  if_id/Instruction_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.430    14.797    if_id/clk_IBUF_BUFG
    SLICE_X48Y69         FDRE                                         r  if_id/Instruction_reg[31]/C
                         clock pessimism              0.257    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X48Y69         FDRE (Setup_fdre_C_R)       -0.429    14.590    if_id/Instruction_reg[31]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                         -13.978    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.611ns  (required time - arrival time)
  Source:                 mem_wb/Rd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            if_id/Instruction_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.892ns  (logic 2.529ns (28.441%)  route 6.363ns (71.559%))
  Logic Levels:           11  (CARRY4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 14.797 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.540     5.086    mem_wb/clk_IBUF_BUFG
    SLICE_X43Y78         FDRE                                         r  mem_wb/Rd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  mem_wb/Rd_reg[3]/Q
                         net (fo=37, routed)          1.104     6.646    ex_mem/rt_data[31]_i_3_1[3]
    SLICE_X43Y77                                                      r  ex_mem/alu_out[27]_i_31/I3
    SLICE_X43Y77         LUT6 (Prop_lut6_I3_O)        0.124     6.770 r  ex_mem/alu_out[27]_i_31/O
                         net (fo=1, routed)           0.798     7.567    ex_mem/alu_out[27]_i_31_n_0
    SLICE_X43Y78                                                      r  ex_mem/alu_out[27]_i_25/I0
    SLICE_X43Y78         LUT6 (Prop_lut6_I0_O)        0.124     7.691 r  ex_mem/alu_out[27]_i_25/O
                         net (fo=33, routed)          0.877     8.568    ex_mem/ex_forward_1[1]
    SLICE_X48Y78                                                      r  ex_mem/alu_out[5]_i_13/I3
    SLICE_X48Y78         LUT5 (Prop_lut5_I3_O)        0.124     8.692 r  ex_mem/alu_out[5]_i_13/O
                         net (fo=3, routed)           0.924     9.616    rs_data_forward_ex[5]
    SLICE_X47Y78                                                      r  MemRead_i_32/I1
    SLICE_X47Y78         LUT6 (Prop_lut6_I1_O)        0.124     9.740 r  MemRead_i_32/O
                         net (fo=1, routed)           0.000     9.740    MemRead_i_32_n_0
    SLICE_X47Y78                                                      r  MemRead_reg_i_25/S[1]
    SLICE_X47Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.290 r  MemRead_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.290    MemRead_reg_i_25_n_0
    SLICE_X47Y79                                                      r  MemRead_reg_i_19/CI
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.404 r  MemRead_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.404    MemRead_reg_i_19_n_0
    SLICE_X47Y80                                                      r  MemRead_reg_i_8/CI
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.632 r  MemRead_reg_i_8/CO[2]
                         net (fo=1, routed)           0.591    11.222    program_counter/CO[0]
    SLICE_X47Y76                                                      r  program_counter/MemRead_i_3/I2
    SLICE_X47Y76         LUT6 (Prop_lut6_I2_O)        0.313    11.535 r  program_counter/MemRead_i_3/O
                         net (fo=1, routed)           0.264    11.800    program_counter/MemRead_i_3_n_0
    SLICE_X47Y76                                                      r  program_counter/MemRead_i_2/I0
    SLICE_X47Y76         LUT5 (Prop_lut5_I0_O)        0.124    11.924 r  program_counter/MemRead_i_2/O
                         net (fo=65, routed)          0.582    12.505    if_id/branch_hazard
    SLICE_X47Y72                                                      r  if_id/Instruction[31]_i_2/I5
    SLICE_X47Y72         LUT6 (Prop_lut6_I5_O)        0.124    12.629 r  if_id/Instruction[31]_i_2/O
                         net (fo=1, routed)           0.407    13.036    program_counter/Instruction_reg[31]
    SLICE_X47Y72                                                      r  program_counter/Instruction[31]_i_1/I1
    SLICE_X47Y72         LUT6 (Prop_lut6_I1_O)        0.124    13.160 r  program_counter/Instruction[31]_i_1/O
                         net (fo=31, routed)          0.818    13.978    if_id/Instruction_reg[31]_0
    SLICE_X49Y70         FDRE                                         r  if_id/Instruction_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.430    14.797    if_id/clk_IBUF_BUFG
    SLICE_X49Y70         FDRE                                         r  if_id/Instruction_reg[28]/C
                         clock pessimism              0.257    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X49Y70         FDRE (Setup_fdre_C_R)       -0.429    14.590    if_id/Instruction_reg[28]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                         -13.978    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.649ns  (required time - arrival time)
  Source:                 mem_wb/Rd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            if_id/Instruction_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.852ns  (logic 2.529ns (28.571%)  route 6.323ns (71.429%))
  Logic Levels:           11  (CARRY4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.540     5.086    mem_wb/clk_IBUF_BUFG
    SLICE_X43Y78         FDRE                                         r  mem_wb/Rd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  mem_wb/Rd_reg[3]/Q
                         net (fo=37, routed)          1.104     6.646    ex_mem/rt_data[31]_i_3_1[3]
    SLICE_X43Y77                                                      r  ex_mem/alu_out[27]_i_31/I3
    SLICE_X43Y77         LUT6 (Prop_lut6_I3_O)        0.124     6.770 r  ex_mem/alu_out[27]_i_31/O
                         net (fo=1, routed)           0.798     7.567    ex_mem/alu_out[27]_i_31_n_0
    SLICE_X43Y78                                                      r  ex_mem/alu_out[27]_i_25/I0
    SLICE_X43Y78         LUT6 (Prop_lut6_I0_O)        0.124     7.691 r  ex_mem/alu_out[27]_i_25/O
                         net (fo=33, routed)          0.877     8.568    ex_mem/ex_forward_1[1]
    SLICE_X48Y78                                                      r  ex_mem/alu_out[5]_i_13/I3
    SLICE_X48Y78         LUT5 (Prop_lut5_I3_O)        0.124     8.692 r  ex_mem/alu_out[5]_i_13/O
                         net (fo=3, routed)           0.924     9.616    rs_data_forward_ex[5]
    SLICE_X47Y78                                                      r  MemRead_i_32/I1
    SLICE_X47Y78         LUT6 (Prop_lut6_I1_O)        0.124     9.740 r  MemRead_i_32/O
                         net (fo=1, routed)           0.000     9.740    MemRead_i_32_n_0
    SLICE_X47Y78                                                      r  MemRead_reg_i_25/S[1]
    SLICE_X47Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.290 r  MemRead_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.290    MemRead_reg_i_25_n_0
    SLICE_X47Y79                                                      r  MemRead_reg_i_19/CI
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.404 r  MemRead_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.404    MemRead_reg_i_19_n_0
    SLICE_X47Y80                                                      r  MemRead_reg_i_8/CI
    SLICE_X47Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.632 r  MemRead_reg_i_8/CO[2]
                         net (fo=1, routed)           0.591    11.222    program_counter/CO[0]
    SLICE_X47Y76                                                      r  program_counter/MemRead_i_3/I2
    SLICE_X47Y76         LUT6 (Prop_lut6_I2_O)        0.313    11.535 r  program_counter/MemRead_i_3/O
                         net (fo=1, routed)           0.264    11.800    program_counter/MemRead_i_3_n_0
    SLICE_X47Y76                                                      r  program_counter/MemRead_i_2/I0
    SLICE_X47Y76         LUT5 (Prop_lut5_I0_O)        0.124    11.924 r  program_counter/MemRead_i_2/O
                         net (fo=65, routed)          0.582    12.505    if_id/branch_hazard
    SLICE_X47Y72                                                      r  if_id/Instruction[31]_i_2/I5
    SLICE_X47Y72         LUT6 (Prop_lut6_I5_O)        0.124    12.629 r  if_id/Instruction[31]_i_2/O
                         net (fo=1, routed)           0.407    13.036    program_counter/Instruction_reg[31]
    SLICE_X47Y72                                                      r  program_counter/Instruction[31]_i_1/I1
    SLICE_X47Y72         LUT6 (Prop_lut6_I1_O)        0.124    13.160 r  program_counter/Instruction[31]_i_1/O
                         net (fo=31, routed)          0.777    13.937    if_id/Instruction_reg[31]_0
    SLICE_X47Y69         FDRE                                         r  if_id/Instruction_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.427    14.794    if_id/clk_IBUF_BUFG
    SLICE_X47Y69         FDRE                                         r  if_id/Instruction_reg[25]/C
                         clock pessimism              0.257    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X47Y69         FDRE (Setup_fdre_C_R)       -0.429    14.587    if_id/Instruction_reg[25]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                         -13.937    
  -------------------------------------------------------------------
                         slack                                  0.649    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ex_mem/rt_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.309%)  route 0.123ns (46.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.551     1.457    ex_mem/clk_IBUF_BUFG
    SLICE_X55Y74         FDRE                                         r  ex_mem/rt_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y74         FDRE (Prop_fdre_C_Q)         0.141     1.598 r  ex_mem/rt_data_reg[15]/Q
                         net (fo=12, routed)          0.123     1.722    bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/D
    SLICE_X56Y73         RAMS64E                                      r  bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.819     1.971    bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/WCLK
    SLICE_X56Y73         RAMS64E                                      r  bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_D/CLK
                         clock pessimism             -0.479     1.492    
    SLICE_X56Y73         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.636    bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 ex_mem/rt_data_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_27_27/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.634%)  route 0.112ns (44.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.555     1.461    ex_mem/clk_IBUF_BUFG
    SLICE_X51Y79         FDRE                                         r  ex_mem/rt_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDRE (Prop_fdre_C_Q)         0.141     1.602 r  ex_mem/rt_data_reg[27]/Q
                         net (fo=12, routed)          0.112     1.714    bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_27_27/D
    SLICE_X52Y80         RAMS64E                                      r  bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_27_27/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.824     1.976    bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_27_27/WCLK
    SLICE_X52Y80         RAMS64E                                      r  bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_27_27/RAMS64E_D/CLK
                         clock pessimism             -0.500     1.476    
    SLICE_X52Y80         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.620    bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_27_27/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 ex_mem/rt_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.309%)  route 0.123ns (46.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.551     1.457    ex_mem/clk_IBUF_BUFG
    SLICE_X55Y74         FDRE                                         r  ex_mem/rt_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y74         FDRE (Prop_fdre_C_Q)         0.141     1.598 r  ex_mem/rt_data_reg[15]/Q
                         net (fo=12, routed)          0.123     1.722    bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/D
    SLICE_X56Y73         RAMS64E                                      r  bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.819     1.971    bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/WCLK
    SLICE_X56Y73         RAMS64E                                      r  bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_B/CLK
                         clock pessimism             -0.479     1.492    
    SLICE_X56Y73         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.105     1.597    bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 ex_mem/rt_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.309%)  route 0.123ns (46.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.551     1.457    ex_mem/clk_IBUF_BUFG
    SLICE_X55Y74         FDRE                                         r  ex_mem/rt_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y74         FDRE (Prop_fdre_C_Q)         0.141     1.598 r  ex_mem/rt_data_reg[15]/Q
                         net (fo=12, routed)          0.123     1.722    bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/D
    SLICE_X56Y73         RAMS64E                                      r  bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.819     1.971    bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/WCLK
    SLICE_X56Y73         RAMS64E                                      r  bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_C/CLK
                         clock pessimism             -0.479     1.492    
    SLICE_X56Y73         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.101     1.593    bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 ex_mem/rt_data_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.670%)  route 0.149ns (51.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.587     1.493    ex_mem/clk_IBUF_BUFG
    SLICE_X61Y83         FDRE                                         r  ex_mem/rt_data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  ex_mem/rt_data_reg[31]/Q
                         net (fo=12, routed)          0.149     1.783    bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/D
    SLICE_X60Y83         RAMS64E                                      r  bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.855     2.006    bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/WCLK
    SLICE_X60Y83         RAMS64E                                      r  bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/RAMS64E_D/CLK
                         clock pessimism             -0.500     1.506    
    SLICE_X60Y83         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.650    bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 ex_mem/rt_data_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_27_27/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.634%)  route 0.112ns (44.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.555     1.461    ex_mem/clk_IBUF_BUFG
    SLICE_X51Y79         FDRE                                         r  ex_mem/rt_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDRE (Prop_fdre_C_Q)         0.141     1.602 r  ex_mem/rt_data_reg[27]/Q
                         net (fo=12, routed)          0.112     1.714    bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_27_27/D
    SLICE_X52Y80         RAMS64E                                      r  bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_27_27/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.824     1.976    bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_27_27/WCLK
    SLICE_X52Y80         RAMS64E                                      r  bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_27_27/RAMS64E_B/CLK
                         clock pessimism             -0.500     1.476    
    SLICE_X52Y80         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.105     1.581    bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_27_27/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 ex_mem/rt_data_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_27_27/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.634%)  route 0.112ns (44.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.555     1.461    ex_mem/clk_IBUF_BUFG
    SLICE_X51Y79         FDRE                                         r  ex_mem/rt_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDRE (Prop_fdre_C_Q)         0.141     1.602 r  ex_mem/rt_data_reg[27]/Q
                         net (fo=12, routed)          0.112     1.714    bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_27_27/D
    SLICE_X52Y80         RAMS64E                                      r  bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_27_27/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.824     1.976    bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_27_27/WCLK
    SLICE_X52Y80         RAMS64E                                      r  bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_27_27/RAMS64E_C/CLK
                         clock pessimism             -0.500     1.476    
    SLICE_X52Y80         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.101     1.577    bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_27_27/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 ex_mem/alu_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_25_25/RAMS64E_A/ADR1
                            (rising edge-triggered cell RAMS64E clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.619%)  route 0.320ns (69.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.586     1.492    ex_mem/clk_IBUF_BUFG
    SLICE_X59Y82         FDRE                                         r  ex_mem/alu_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y82         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  ex_mem/alu_out_reg[3]/Q
                         net (fo=271, routed)         0.320     1.953    bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_25_25/A1
    SLICE_X60Y81         RAMS64E                                      r  bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_25_25/RAMS64E_A/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.853     2.004    bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_25_25/WCLK
    SLICE_X60Y81         RAMS64E                                      r  bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_25_25/RAMS64E_A/CLK
                         clock pessimism             -0.499     1.505    
    SLICE_X60Y81         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     1.814    bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_25_25/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 ex_mem/alu_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_25_25/RAMS64E_B/ADR1
                            (rising edge-triggered cell RAMS64E clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.619%)  route 0.320ns (69.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.586     1.492    ex_mem/clk_IBUF_BUFG
    SLICE_X59Y82         FDRE                                         r  ex_mem/alu_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y82         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  ex_mem/alu_out_reg[3]/Q
                         net (fo=271, routed)         0.320     1.953    bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_25_25/A1
    SLICE_X60Y81         RAMS64E                                      r  bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_25_25/RAMS64E_B/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.853     2.004    bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_25_25/WCLK
    SLICE_X60Y81         RAMS64E                                      r  bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_25_25/RAMS64E_B/CLK
                         clock pessimism             -0.499     1.505    
    SLICE_X60Y81         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     1.814    bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_25_25/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 ex_mem/alu_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_25_25/RAMS64E_C/ADR1
                            (rising edge-triggered cell RAMS64E clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.619%)  route 0.320ns (69.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.586     1.492    ex_mem/clk_IBUF_BUFG
    SLICE_X59Y82         FDRE                                         r  ex_mem/alu_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y82         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  ex_mem/alu_out_reg[3]/Q
                         net (fo=271, routed)         0.320     1.953    bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_25_25/A1
    SLICE_X60Y81         RAMS64E                                      r  bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_25_25/RAMS64E_C/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.853     2.004    bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_25_25/WCLK
    SLICE_X60Y81         RAMS64E                                      r  bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_25_25/RAMS64E_C/CLK
                         clock pessimism             -0.499     1.505    
    SLICE_X60Y81         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     1.814    bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_25_25/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X58Y70   bus/leds/led_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X64Y69   bus/leds/led_reg[0]_lopt_replica/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X59Y74   bus/leds/led_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X59Y74   bus/leds/led_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X62Y76   bus/leds/led_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X58Y75   bus/leds/led_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X62Y75   bus/leds/led_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X62Y74   bus/leds/led_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X62Y75   bus/leds/led_reg[16]/C
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y69   bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y69   bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y69   bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y72   bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y72   bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y72   bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y72   bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_8_8/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y78   bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_24_24/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y78   bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_24_24/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y78   bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_24_24/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y69   bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y69   bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y69   bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y78   bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_23_23/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y78   bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_23_23/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y78   bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_23_23/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y78   bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_23_23/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y78   bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_21_21/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y78   bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_21_21/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y78   bus/data_mem/data_mem/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_21_21/RAMS64E_C/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bus/leds/led_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.259ns  (logic 4.036ns (64.488%)  route 2.223ns (35.512%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.615     5.161    bus/leds/clk_IBUF_BUFG
    SLICE_X64Y68         FDRE                                         r  bus/leds/led_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDRE (Prop_fdre_C_Q)         0.518     5.679 r  bus/leds/led_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           2.223     7.901    lopt_6
    J2                                                                r  led_OBUF[6]_inst/I
    J2                   OBUF (Prop_obuf_I_O)         3.518    11.420 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.420    led[6]
    J2                                                                r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/leds/led_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.256ns  (logic 4.042ns (64.612%)  route 2.214ns (35.388%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.615     5.161    bus/leds/clk_IBUF_BUFG
    SLICE_X64Y68         FDRE                                         r  bus/leds/led_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDRE (Prop_fdre_C_Q)         0.518     5.679 r  bus/leds/led_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           2.214     7.893    lopt_7
    K2                                                                r  led_OBUF[7]_inst/I
    K2                   OBUF (Prop_obuf_I_O)         3.524    11.417 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.417    led[7]
    K2                                                                r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/ssdt_0/ssdt_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdt[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.138ns  (logic 4.081ns (66.485%)  route 2.057ns (33.515%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.606     5.152    bus/ssdt_0/clk_IBUF_BUFG
    SLICE_X64Y75         FDSE                                         r  bus/ssdt_0/ssdt_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDSE (Prop_fdse_C_Q)         0.518     5.670 r  bus/ssdt_0/ssdt_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           2.057     7.727    lopt_8
    B4                                                                r  ssdt_OBUF[0]_inst/I
    B4                   OBUF (Prop_obuf_I_O)         3.563    11.290 r  ssdt_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.290    ssdt[0]
    B4                                                                r  ssdt[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/leds/led_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.106ns  (logic 4.048ns (66.297%)  route 2.058ns (33.703%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.615     5.161    bus/leds/clk_IBUF_BUFG
    SLICE_X64Y68         FDRE                                         r  bus/leds/led_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDRE (Prop_fdre_C_Q)         0.518     5.679 r  bus/leds/led_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           2.058     7.737    lopt_4
    H4                                                                r  led_OBUF[4]_inst/I
    H4                   OBUF (Prop_obuf_I_O)         3.530    11.267 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.267    led[4]
    H4                                                                r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/ssdt_0/ssdt_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdt[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.994ns  (logic 4.083ns (68.119%)  route 1.911ns (31.881%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.608     5.154    bus/ssdt_0/clk_IBUF_BUFG
    SLICE_X64Y73         FDSE                                         r  bus/ssdt_0/ssdt_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y73         FDSE (Prop_fdse_C_Q)         0.518     5.672 r  bus/ssdt_0/ssdt_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           1.911     7.583    lopt_15
    B3                                                                r  ssdt_OBUF[5]_inst/I
    B3                   OBUF (Prop_obuf_I_O)         3.565    11.148 r  ssdt_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.148    ssdt[5]
    B3                                                                r  ssdt[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/ssdt_0/ssdt_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdt[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.989ns  (logic 4.078ns (68.094%)  route 1.911ns (31.906%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.606     5.152    bus/ssdt_0/clk_IBUF_BUFG
    SLICE_X64Y74         FDSE                                         r  bus/ssdt_0/ssdt_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDSE (Prop_fdse_C_Q)         0.518     5.670 r  bus/ssdt_0/ssdt_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           1.911     7.581    lopt_14
    A1                                                                r  ssdt_OBUF[4]_inst/I
    A1                   OBUF (Prop_obuf_I_O)         3.560    11.141 r  ssdt_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.141    ssdt[4]
    A1                                                                r  ssdt[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/leds/led_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.973ns  (logic 4.038ns (67.603%)  route 1.935ns (32.397%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.615     5.161    bus/leds/clk_IBUF_BUFG
    SLICE_X64Y68         FDRE                                         r  bus/leds/led_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDRE (Prop_fdre_C_Q)         0.518     5.679 r  bus/leds/led_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           1.935     7.614    lopt_5
    J3                                                                r  led_OBUF[5]_inst/I
    J3                   OBUF (Prop_obuf_I_O)         3.520    11.134 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.134    led[5]
    J3                                                                r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/leds/led_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.961ns  (logic 4.053ns (67.998%)  route 1.908ns (32.002%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.614     5.160    bus/leds/clk_IBUF_BUFG
    SLICE_X64Y69         FDRE                                         r  bus/leds/led_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.518     5.678 r  bus/leds/led_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.908     7.586    lopt
    F6                                                                r  led_OBUF[0]_inst/I
    F6                   OBUF (Prop_obuf_I_O)         3.535    11.121 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.121    led[0]
    F6                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/ssdt_0/ssdt_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdt[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.949ns  (logic 4.085ns (68.665%)  route 1.864ns (31.335%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.606     5.152    bus/ssdt_0/clk_IBUF_BUFG
    SLICE_X64Y75         FDSE                                         r  bus/ssdt_0/ssdt_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDSE (Prop_fdse_C_Q)         0.518     5.670 r  bus/ssdt_0/ssdt_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.864     7.534    lopt_12
    A3                                                                r  ssdt_OBUF[2]_inst/I
    A3                   OBUF (Prop_obuf_I_O)         3.567    11.101 r  ssdt_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.101    ssdt[2]
    A3                                                                r  ssdt[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/ssdt_0/ssdt_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdt[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.948ns  (logic 4.077ns (68.546%)  route 1.871ns (31.454%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.606     5.152    bus/ssdt_0/clk_IBUF_BUFG
    SLICE_X64Y75         FDSE                                         r  bus/ssdt_0/ssdt_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDSE (Prop_fdse_C_Q)         0.518     5.670 r  bus/ssdt_0/ssdt_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.871     7.541    lopt_13
    B1                                                                r  ssdt_OBUF[3]_inst/I
    B1                   OBUF (Prop_obuf_I_O)         3.559    11.100 r  ssdt_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.100    ssdt[3]
    B1                                                                r  ssdt[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bus/ssdt_0/ssdt_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdt[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.727ns  (logic 1.394ns (80.754%)  route 0.332ns (19.246%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.585     1.491    bus/ssdt_0/clk_IBUF_BUFG
    SLICE_X65Y69         FDSE                                         r  bus/ssdt_0/ssdt_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDSE (Prop_fdse_C_Q)         0.141     1.632 r  bus/ssdt_0/ssdt_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           0.332     1.964    lopt_18
    G2                                                                r  ssdt_OBUF[8]_inst/I
    G2                   OBUF (Prop_obuf_I_O)         1.253     3.218 r  ssdt_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.218    ssdt[8]
    G2                                                                r  ssdt[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/ssdt_0/ssdt_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdt[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.745ns  (logic 1.410ns (80.812%)  route 0.335ns (19.188%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.585     1.491    bus/ssdt_0/clk_IBUF_BUFG
    SLICE_X65Y69         FDSE                                         r  bus/ssdt_0/ssdt_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDSE (Prop_fdse_C_Q)         0.141     1.632 r  bus/ssdt_0/ssdt_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           0.335     1.967    lopt_19
    C2                                                                r  ssdt_OBUF[9]_inst/I
    C2                   OBUF (Prop_obuf_I_O)         1.269     3.236 r  ssdt_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.236    ssdt[9]
    C2                                                                r  ssdt[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/ssdt_0/ssdt_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdt[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.786ns  (logic 1.406ns (78.735%)  route 0.380ns (21.265%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.584     1.490    bus/ssdt_0/clk_IBUF_BUFG
    SLICE_X65Y70         FDSE                                         r  bus/ssdt_0/ssdt_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y70         FDSE (Prop_fdse_C_Q)         0.141     1.631 r  bus/ssdt_0/ssdt_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           0.380     2.011    lopt_9
    C1                                                                r  ssdt_OBUF[10]_inst/I
    C1                   OBUF (Prop_obuf_I_O)         1.266     3.276 r  ssdt_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.276    ssdt[10]
    C1                                                                r  ssdt[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/ssdt_0/ssdt_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdt[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.790ns  (logic 1.385ns (77.350%)  route 0.405ns (22.650%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.584     1.490    bus/ssdt_0/clk_IBUF_BUFG
    SLICE_X65Y70         FDSE                                         r  bus/ssdt_0/ssdt_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y70         FDSE (Prop_fdse_C_Q)         0.141     1.631 r  bus/ssdt_0/ssdt_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           0.405     2.036    lopt_10
    H1                                                                r  ssdt_OBUF[11]_inst/I
    H1                   OBUF (Prop_obuf_I_O)         1.244     3.280 r  ssdt_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.280    ssdt[11]
    H1                                                                r  ssdt[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/leds/led_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.811ns  (logic 1.370ns (75.649%)  route 0.441ns (24.351%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.586     1.492    bus/leds/clk_IBUF_BUFG
    SLICE_X65Y68         FDRE                                         r  bus/leds/led_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y68         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  bus/leds/led_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.441     2.074    lopt_3
    J4                                                                r  led_OBUF[3]_inst/I
    J4                   OBUF (Prop_obuf_I_O)         1.229     3.303 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.303    led[3]
    J4                                                                r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/ssdt_0/ssdt_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdt[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.816ns  (logic 1.402ns (77.231%)  route 0.413ns (22.769%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.585     1.491    bus/ssdt_0/clk_IBUF_BUFG
    SLICE_X65Y80         FDSE                                         r  bus/ssdt_0/ssdt_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDSE (Prop_fdse_C_Q)         0.141     1.632 r  bus/ssdt_0/ssdt_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.413     2.045    lopt_11
    A4                                                                r  ssdt_OBUF[1]_inst/I
    A4                   OBUF (Prop_obuf_I_O)         1.261     3.307 r  ssdt_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.307    ssdt[1]
    A4                                                                r  ssdt[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/ssdt_0/ssdt_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdt[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.822ns  (logic 1.428ns (78.358%)  route 0.394ns (21.642%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.580     1.486    bus/ssdt_0/clk_IBUF_BUFG
    SLICE_X64Y74         FDSE                                         r  bus/ssdt_0/ssdt_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDSE (Prop_fdse_C_Q)         0.164     1.650 r  bus/ssdt_0/ssdt_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.394     2.044    lopt_16
    B2                                                                r  ssdt_OBUF[6]_inst/I
    B2                   OBUF (Prop_obuf_I_O)         1.264     3.308 r  ssdt_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.308    ssdt[6]
    B2                                                                r  ssdt[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/ssdt_0/ssdt_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdt[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.824ns  (logic 1.410ns (77.325%)  route 0.413ns (22.675%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.580     1.486    bus/ssdt_0/clk_IBUF_BUFG
    SLICE_X64Y75         FDSE                                         r  bus/ssdt_0/ssdt_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDSE (Prop_fdse_C_Q)         0.164     1.650 r  bus/ssdt_0/ssdt_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.413     2.064    lopt_17
    D5                                                                r  ssdt_OBUF[7]_inst/I
    D5                   OBUF (Prop_obuf_I_O)         1.246     3.310 r  ssdt_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.310    ssdt[7]
    D5                                                                r  ssdt[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/leds/led_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.823ns  (logic 1.388ns (76.108%)  route 0.436ns (23.892%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.586     1.492    bus/leds/clk_IBUF_BUFG
    SLICE_X65Y68         FDRE                                         r  bus/leds/led_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y68         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  bus/leds/led_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.436     2.069    lopt_1
    G4                                                                r  led_OBUF[1]_inst/I
    G4                   OBUF (Prop_obuf_I_O)         1.247     3.315 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.315    led[1]
    G4                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bus/ssdt_0/ssdt_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdt[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.833ns  (logic 1.424ns (77.687%)  route 0.409ns (22.313%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.580     1.486    bus/ssdt_0/clk_IBUF_BUFG
    SLICE_X64Y75         FDSE                                         r  bus/ssdt_0/ssdt_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDSE (Prop_fdse_C_Q)         0.164     1.650 r  bus/ssdt_0/ssdt_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.409     2.059    lopt_13
    B1                                                                r  ssdt_OBUF[3]_inst/I
    B1                   OBUF (Prop_obuf_I_O)         1.260     3.319 r  ssdt_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.319    ssdt[3]
    B1                                                                r  ssdt[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK

Max Delay          1678 Endpoints
Min Delay          1678 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            regs/registers_reg[13][6]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.231ns  (logic 1.519ns (10.672%)  route 12.712ns (89.328%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                                                                f  reset_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         1.519     1.519 f  reset_IBUF_inst/O
                         net (fo=1554, routed)       12.712    14.231    regs/reset_IBUF
    SLICE_X51Y66         FDCE                                         f  regs/registers_reg[13][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.276    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.435     4.802    regs/clk_IBUF_BUFG
    SLICE_X51Y66         FDCE                                         r  regs/registers_reg[13][6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            regs/registers_reg[9][6]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.231ns  (logic 1.519ns (10.672%)  route 12.712ns (89.328%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                                                                f  reset_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         1.519     1.519 f  reset_IBUF_inst/O
                         net (fo=1554, routed)       12.712    14.231    regs/reset_IBUF
    SLICE_X50Y66         FDCE                                         f  regs/registers_reg[9][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.276    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.435     4.802    regs/clk_IBUF_BUFG
    SLICE_X50Y66         FDCE                                         r  regs/registers_reg[9][6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            regs/registers_reg[11][6]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.085ns  (logic 1.519ns (10.782%)  route 12.566ns (89.218%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                                                                f  reset_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         1.519     1.519 f  reset_IBUF_inst/O
                         net (fo=1554, routed)       12.566    14.085    regs/reset_IBUF
    SLICE_X51Y65         FDCE                                         f  regs/registers_reg[11][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.276    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.436     4.803    regs/clk_IBUF_BUFG
    SLICE_X51Y65         FDCE                                         r  regs/registers_reg[11][6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            regs/registers_reg[15][6]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.085ns  (logic 1.519ns (10.782%)  route 12.566ns (89.218%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                                                                f  reset_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         1.519     1.519 f  reset_IBUF_inst/O
                         net (fo=1554, routed)       12.566    14.085    regs/reset_IBUF
    SLICE_X50Y65         FDCE                                         f  regs/registers_reg[15][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.276    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.436     4.803    regs/clk_IBUF_BUFG
    SLICE_X50Y65         FDCE                                         r  regs/registers_reg[15][6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            regs/registers_reg[1][6]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.909ns  (logic 1.519ns (10.919%)  route 12.390ns (89.081%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                                                                f  reset_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         1.519     1.519 f  reset_IBUF_inst/O
                         net (fo=1554, routed)       12.390    13.909    regs/reset_IBUF
    SLICE_X54Y65         FDCE                                         f  regs/registers_reg[1][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.276    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.436     4.803    regs/clk_IBUF_BUFG
    SLICE_X54Y65         FDCE                                         r  regs/registers_reg[1][6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            regs/registers_reg[23][5]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.900ns  (logic 1.519ns (10.926%)  route 12.381ns (89.074%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.797ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                                                                f  reset_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         1.519     1.519 f  reset_IBUF_inst/O
                         net (fo=1554, routed)       12.381    13.900    regs/reset_IBUF
    SLICE_X40Y66         FDCE                                         f  regs/registers_reg[23][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.276    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.430     4.797    regs/clk_IBUF_BUFG
    SLICE_X40Y66         FDCE                                         r  regs/registers_reg[23][5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            regs/registers_reg[24][3]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.896ns  (logic 1.519ns (10.929%)  route 12.377ns (89.071%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.797ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                                                                f  reset_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         1.519     1.519 f  reset_IBUF_inst/O
                         net (fo=1554, routed)       12.377    13.896    regs/reset_IBUF
    SLICE_X41Y66         FDCE                                         f  regs/registers_reg[24][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.276    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.430     4.797    regs/clk_IBUF_BUFG
    SLICE_X41Y66         FDCE                                         r  regs/registers_reg[24][3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            regs/registers_reg[24][5]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.896ns  (logic 1.519ns (10.929%)  route 12.377ns (89.071%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.797ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                                                                f  reset_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         1.519     1.519 f  reset_IBUF_inst/O
                         net (fo=1554, routed)       12.377    13.896    regs/reset_IBUF
    SLICE_X41Y66         FDCE                                         f  regs/registers_reg[24][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.276    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.430     4.797    regs/clk_IBUF_BUFG
    SLICE_X41Y66         FDCE                                         r  regs/registers_reg[24][5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            regs/registers_reg[24][8]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.896ns  (logic 1.519ns (10.929%)  route 12.377ns (89.071%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.797ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                                                                f  reset_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         1.519     1.519 f  reset_IBUF_inst/O
                         net (fo=1554, routed)       12.377    13.896    regs/reset_IBUF
    SLICE_X41Y66         FDCE                                         f  regs/registers_reg[24][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.276    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.430     4.797    regs/clk_IBUF_BUFG
    SLICE_X41Y66         FDCE                                         r  regs/registers_reg[24][8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            regs/registers_reg[24][9]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.896ns  (logic 1.519ns (10.929%)  route 12.377ns (89.071%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.797ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                                                                f  reset_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         1.519     1.519 f  reset_IBUF_inst/O
                         net (fo=1554, routed)       12.377    13.896    regs/reset_IBUF
    SLICE_X41Y66         FDCE                                         f  regs/registers_reg[24][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.276    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        1.430     4.797    regs/clk_IBUF_BUFG
    SLICE_X41Y66         FDCE                                         r  regs/registers_reg[24][9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bus/leds/led_reg[0]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.056ns  (logic 0.286ns (27.087%)  route 0.770ns (72.913%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                                                                r  reset_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  reset_IBUF_inst/O
                         net (fo=1554, routed)        0.770     1.056    bus/leds/reset_IBUF
    SLICE_X64Y69         FDRE                                         r  bus/leds/led_reg[0]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.853     2.005    bus/leds/clk_IBUF_BUFG
    SLICE_X64Y69         FDRE                                         r  bus/leds/led_reg[0]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bus/ssdt_0/ssdt_reg[8]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.056ns  (logic 0.286ns (27.087%)  route 0.770ns (72.913%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                                                                r  reset_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  reset_IBUF_inst/O
                         net (fo=1554, routed)        0.770     1.056    bus/ssdt_0/reset_IBUF
    SLICE_X65Y69         FDSE                                         r  bus/ssdt_0/ssdt_reg[8]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.853     2.005    bus/ssdt_0/clk_IBUF_BUFG
    SLICE_X65Y69         FDSE                                         r  bus/ssdt_0/ssdt_reg[8]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bus/ssdt_0/ssdt_reg[9]_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.056ns  (logic 0.286ns (27.087%)  route 0.770ns (72.913%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                                                                r  reset_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  reset_IBUF_inst/O
                         net (fo=1554, routed)        0.770     1.056    bus/ssdt_0/reset_IBUF
    SLICE_X65Y69         FDSE                                         r  bus/ssdt_0/ssdt_reg[9]_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.853     2.005    bus/ssdt_0/clk_IBUF_BUFG
    SLICE_X65Y69         FDSE                                         r  bus/ssdt_0/ssdt_reg[9]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bus/leds/led_reg[1]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.156ns  (logic 0.286ns (24.746%)  route 0.870ns (75.254%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                                                                r  reset_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  reset_IBUF_inst/O
                         net (fo=1554, routed)        0.870     1.156    bus/leds/reset_IBUF
    SLICE_X65Y68         FDRE                                         r  bus/leds/led_reg[1]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.854     2.006    bus/leds/clk_IBUF_BUFG
    SLICE_X65Y68         FDRE                                         r  bus/leds/led_reg[1]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bus/leds/led_reg[2]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.156ns  (logic 0.286ns (24.746%)  route 0.870ns (75.254%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                                                                r  reset_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  reset_IBUF_inst/O
                         net (fo=1554, routed)        0.870     1.156    bus/leds/reset_IBUF
    SLICE_X65Y68         FDRE                                         r  bus/leds/led_reg[2]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.854     2.006    bus/leds/clk_IBUF_BUFG
    SLICE_X65Y68         FDRE                                         r  bus/leds/led_reg[2]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bus/leds/led_reg[3]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.156ns  (logic 0.286ns (24.746%)  route 0.870ns (75.254%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                                                                r  reset_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  reset_IBUF_inst/O
                         net (fo=1554, routed)        0.870     1.156    bus/leds/reset_IBUF
    SLICE_X65Y68         FDRE                                         r  bus/leds/led_reg[3]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.854     2.006    bus/leds/clk_IBUF_BUFG
    SLICE_X65Y68         FDRE                                         r  bus/leds/led_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bus/leds/led_reg[4]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.156ns  (logic 0.286ns (24.746%)  route 0.870ns (75.254%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                                                                r  reset_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  reset_IBUF_inst/O
                         net (fo=1554, routed)        0.870     1.156    bus/leds/reset_IBUF
    SLICE_X64Y68         FDRE                                         r  bus/leds/led_reg[4]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.854     2.006    bus/leds/clk_IBUF_BUFG
    SLICE_X64Y68         FDRE                                         r  bus/leds/led_reg[4]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bus/leds/led_reg[5]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.156ns  (logic 0.286ns (24.746%)  route 0.870ns (75.254%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                                                                r  reset_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  reset_IBUF_inst/O
                         net (fo=1554, routed)        0.870     1.156    bus/leds/reset_IBUF
    SLICE_X64Y68         FDRE                                         r  bus/leds/led_reg[5]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.854     2.006    bus/leds/clk_IBUF_BUFG
    SLICE_X64Y68         FDRE                                         r  bus/leds/led_reg[5]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bus/leds/led_reg[6]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.156ns  (logic 0.286ns (24.746%)  route 0.870ns (75.254%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                                                                r  reset_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  reset_IBUF_inst/O
                         net (fo=1554, routed)        0.870     1.156    bus/leds/reset_IBUF
    SLICE_X64Y68         FDRE                                         r  bus/leds/led_reg[6]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.854     2.006    bus/leds/clk_IBUF_BUFG
    SLICE_X64Y68         FDRE                                         r  bus/leds/led_reg[6]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            bus/leds/led_reg[7]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.156ns  (logic 0.286ns (24.746%)  route 0.870ns (75.254%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                                                                r  reset_IBUF_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  reset_IBUF_inst/O
                         net (fo=1554, routed)        0.870     1.156    bus/leds/reset_IBUF
    SLICE_X64Y68         FDRE                                         r  bus/leds/led_reg[7]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                                                               r  clk_IBUF_inst/I
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=1839, routed)        0.854     2.006    bus/leds/clk_IBUF_BUFG
    SLICE_X64Y68         FDRE                                         r  bus/leds/led_reg[7]_lopt_replica/C





