{"vcs1":{"timestamp_begin":1739192057.280369015, "rt":0.25, "ut":0.11, "st":0.11}}
{"vcselab":{"timestamp_begin":1739192057.608485543, "rt":0.24, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1739192057.913523907, "rt":0.15, "ut":0.08, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739192057.047854911}
{"VCS_COMP_START_TIME": 1739192057.047854911}
{"VCS_COMP_END_TIME": 1739192058.128142857}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265396}}
{"vcselab": {"peak_mem": 150356}}
