{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1649873888934 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1649873888934 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 13 23:48:08 2022 " "Processing started: Wed Apr 13 23:48:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1649873888934 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1649873888934 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE2_Default -c DE2_Default " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE2_Default -c DE2_Default" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1649873888934 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1649873889089 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "DE2_Default EP4CE30F29C6 " "Automatically selected device EP4CE30F29C6 for design DE2_Default" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1 1649873889430 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "" 0 -1 1649873889430 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1 1649873889471 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1 1649873889471 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll Cyclone IV E PLL " "Implemented PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 14 15 0 0 " "Implementing clock multiplication of 14, clock division of 15, and phase shift of 0 degrees (0 ps) for VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 543 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1649873889619 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 2 3 0 0 " "Implementing clock multiplication of 2, clock division of 3, and phase shift of 0 degrees (0 ps) for VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } } { "" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 544 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1649873889619 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2 14 15 -90 -9921 " "Implementing clock multiplication of 14, clock division of 15, and phase shift of -90 degrees (-9921 ps) for VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2 port" {  } { { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } } { "" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 545 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1649873889619 ""}  } { { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 543 8288 9036 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1649873889619 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1649873889780 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C6 " "Device EP4CE40F29C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1649873890071 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C6 " "Device EP4CE55F29C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1649873890071 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C6 " "Device EP4CE75F29C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1649873890071 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1649873890071 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 1357 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1649873890071 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 1359 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1649873890071 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 1361 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1649873890071 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 1363 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1649873890071 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1649873890071 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1649873890079 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "425 425 " "No exact pin location assignment(s) for 425 pins of 425 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EXT_CLOCK " "Pin EXT_CLOCK not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { EXT_CLOCK } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 170 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EXT_CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 388 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY\[0\] " "Pin KEY\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 172 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 179 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY\[3\] " "Pin KEY\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { KEY[3] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 172 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 182 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[16\] " "Pin SW\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SW[16] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 174 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 199 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[17\] " "Pin SW\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SW[17] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 174 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 200 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[0\] " "Pin HEX0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { HEX0[0] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 176 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 201 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[1\] " "Pin HEX0\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { HEX0[1] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 176 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 202 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[2\] " "Pin HEX0\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { HEX0[2] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 176 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 203 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[3\] " "Pin HEX0\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { HEX0[3] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 176 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 204 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[4\] " "Pin HEX0\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { HEX0[4] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 176 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 205 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[5\] " "Pin HEX0\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { HEX0[5] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 176 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 206 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[6\] " "Pin HEX0\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { HEX0[6] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 176 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 207 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[0\] " "Pin HEX1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { HEX1[0] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 177 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 208 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[1\] " "Pin HEX1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { HEX1[1] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 177 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 209 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[2\] " "Pin HEX1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { HEX1[2] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 177 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 210 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[3\] " "Pin HEX1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { HEX1[3] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 177 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 211 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[4\] " "Pin HEX1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { HEX1[4] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 177 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 212 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[5\] " "Pin HEX1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { HEX1[5] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 177 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 213 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[6\] " "Pin HEX1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { HEX1[6] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 177 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 214 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[0\] " "Pin HEX2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { HEX2[0] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 178 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 215 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[1\] " "Pin HEX2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { HEX2[1] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 178 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 216 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[2\] " "Pin HEX2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { HEX2[2] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 178 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 217 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[3\] " "Pin HEX2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { HEX2[3] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 178 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 218 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[4\] " "Pin HEX2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { HEX2[4] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 178 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 219 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[5\] " "Pin HEX2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { HEX2[5] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 178 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 220 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[6\] " "Pin HEX2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { HEX2[6] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 178 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 221 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[0\] " "Pin HEX3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { HEX3[0] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 179 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 222 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[1\] " "Pin HEX3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { HEX3[1] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 179 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 223 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[2\] " "Pin HEX3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { HEX3[2] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 179 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 224 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[3\] " "Pin HEX3\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { HEX3[3] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 179 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 225 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[4\] " "Pin HEX3\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { HEX3[4] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 179 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 226 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[5\] " "Pin HEX3\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { HEX3[5] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 179 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 227 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[6\] " "Pin HEX3\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { HEX3[6] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 179 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 228 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX4\[0\] " "Pin HEX4\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { HEX4[0] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 180 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 229 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX4\[1\] " "Pin HEX4\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { HEX4[1] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 180 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 230 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX4\[2\] " "Pin HEX4\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { HEX4[2] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 180 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 231 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX4\[3\] " "Pin HEX4\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { HEX4[3] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 180 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 232 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX4\[4\] " "Pin HEX4\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { HEX4[4] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 180 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 233 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX4\[5\] " "Pin HEX4\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { HEX4[5] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 180 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 234 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX4\[6\] " "Pin HEX4\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { HEX4[6] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 180 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 235 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX5\[0\] " "Pin HEX5\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { HEX5[0] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 181 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 236 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX5\[1\] " "Pin HEX5\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { HEX5[1] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 181 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 237 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX5\[2\] " "Pin HEX5\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { HEX5[2] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 181 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 238 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX5\[3\] " "Pin HEX5\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { HEX5[3] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 181 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 239 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX5\[4\] " "Pin HEX5\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { HEX5[4] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 181 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 240 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX5\[5\] " "Pin HEX5\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { HEX5[5] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 181 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 241 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX5\[6\] " "Pin HEX5\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { HEX5[6] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 181 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 242 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX6\[0\] " "Pin HEX6\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { HEX6[0] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 182 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX6[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 243 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX6\[1\] " "Pin HEX6\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { HEX6[1] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 182 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX6[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 244 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX6\[2\] " "Pin HEX6\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { HEX6[2] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 182 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX6[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 245 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX6\[3\] " "Pin HEX6\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { HEX6[3] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 182 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX6[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 246 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX6\[4\] " "Pin HEX6\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { HEX6[4] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 182 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX6[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 247 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX6\[5\] " "Pin HEX6\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { HEX6[5] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 182 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX6[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 248 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX6\[6\] " "Pin HEX6\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { HEX6[6] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 182 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX6[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 249 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX7\[0\] " "Pin HEX7\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { HEX7[0] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 183 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX7[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 250 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX7\[1\] " "Pin HEX7\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { HEX7[1] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 183 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX7[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 251 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX7\[2\] " "Pin HEX7\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { HEX7[2] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 183 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX7[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 252 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX7\[3\] " "Pin HEX7\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { HEX7[3] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 183 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX7[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 253 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX7\[4\] " "Pin HEX7\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { HEX7[4] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 183 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX7[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 254 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX7\[5\] " "Pin HEX7\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { HEX7[5] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 183 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX7[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 255 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX7\[6\] " "Pin HEX7\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { HEX7[6] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 183 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX7[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 256 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[0\] " "Pin LEDG\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LEDG[0] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 185 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 257 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[1\] " "Pin LEDG\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LEDG[1] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 185 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 258 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[2\] " "Pin LEDG\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LEDG[2] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 185 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 259 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[3\] " "Pin LEDG\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LEDG[3] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 185 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 260 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[4\] " "Pin LEDG\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LEDG[4] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 185 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 261 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[5\] " "Pin LEDG\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LEDG[5] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 185 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 262 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[6\] " "Pin LEDG\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LEDG[6] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 185 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 263 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[7\] " "Pin LEDG\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LEDG[7] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 185 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 264 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[8\] " "Pin LEDG\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LEDG[8] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 185 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 265 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[0\] " "Pin LEDR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LEDR[0] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 186 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 266 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[1\] " "Pin LEDR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LEDR[1] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 186 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 267 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[2\] " "Pin LEDR\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LEDR[2] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 186 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 268 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[3\] " "Pin LEDR\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LEDR[3] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 186 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 269 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[4\] " "Pin LEDR\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LEDR[4] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 186 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 270 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[5\] " "Pin LEDR\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LEDR[5] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 186 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 271 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[6\] " "Pin LEDR\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LEDR[6] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 186 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 272 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[7\] " "Pin LEDR\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LEDR[7] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 186 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 273 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[8\] " "Pin LEDR\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LEDR[8] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 186 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 274 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[9\] " "Pin LEDR\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LEDR[9] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 186 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 275 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[10\] " "Pin LEDR\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LEDR[10] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 186 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 276 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[11\] " "Pin LEDR\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LEDR[11] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 186 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 277 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[12\] " "Pin LEDR\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LEDR[12] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 186 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 278 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[13\] " "Pin LEDR\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LEDR[13] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 186 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 279 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[14\] " "Pin LEDR\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LEDR[14] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 186 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 280 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[15\] " "Pin LEDR\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LEDR[15] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 186 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 281 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[16\] " "Pin LEDR\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LEDR[16] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 186 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 282 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[17\] " "Pin LEDR\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LEDR[17] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 186 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 283 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "UART_TXD " "Pin UART_TXD not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { UART_TXD } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 188 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_TXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 389 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "UART_RXD " "Pin UART_RXD not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { UART_RXD } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 189 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_RXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 390 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRDA_TXD " "Pin IRDA_TXD not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRDA_TXD } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 191 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRDA_TXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 391 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRDA_RXD " "Pin IRDA_RXD not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRDA_RXD } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 192 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRDA_RXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 392 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_ADDR\[0\] " "Pin DRAM_ADDR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[0] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 195 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 284 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_ADDR\[1\] " "Pin DRAM_ADDR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[1] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 195 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 285 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_ADDR\[2\] " "Pin DRAM_ADDR\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[2] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 195 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 286 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_ADDR\[3\] " "Pin DRAM_ADDR\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[3] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 195 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 287 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_ADDR\[4\] " "Pin DRAM_ADDR\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[4] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 195 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 288 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_ADDR\[5\] " "Pin DRAM_ADDR\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[5] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 195 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 289 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_ADDR\[6\] " "Pin DRAM_ADDR\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[6] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 195 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 290 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_ADDR\[7\] " "Pin DRAM_ADDR\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[7] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 195 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 291 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_ADDR\[8\] " "Pin DRAM_ADDR\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[8] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 195 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 292 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_ADDR\[9\] " "Pin DRAM_ADDR\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[9] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 195 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 293 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_ADDR\[10\] " "Pin DRAM_ADDR\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[10] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 195 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 294 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_ADDR\[11\] " "Pin DRAM_ADDR\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[11] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 195 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 295 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_LDQM " "Pin DRAM_LDQM not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DRAM_LDQM } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 196 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_LDQM } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 393 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_UDQM " "Pin DRAM_UDQM not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DRAM_UDQM } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 197 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_UDQM } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 394 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_WE_N " "Pin DRAM_WE_N not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DRAM_WE_N } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 198 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_WE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 395 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_CAS_N " "Pin DRAM_CAS_N not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DRAM_CAS_N } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 199 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_CAS_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 396 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_RAS_N " "Pin DRAM_RAS_N not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DRAM_RAS_N } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 200 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_RAS_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 397 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_CS_N " "Pin DRAM_CS_N not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DRAM_CS_N } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 201 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_CS_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 398 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_BA_0 " "Pin DRAM_BA_0 not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DRAM_BA_0 } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 202 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_BA_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 399 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_BA_1 " "Pin DRAM_BA_1 not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DRAM_BA_1 } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 203 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_BA_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 400 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_CLK " "Pin DRAM_CLK not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DRAM_CLK } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 204 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 401 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_CKE " "Pin DRAM_CKE not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DRAM_CKE } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 205 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_CKE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 402 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL_ADDR\[0\] " "Pin FL_ADDR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[0] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 208 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_ADDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 296 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL_ADDR\[1\] " "Pin FL_ADDR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[1] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 208 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_ADDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 297 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL_ADDR\[2\] " "Pin FL_ADDR\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[2] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 208 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_ADDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 298 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL_ADDR\[3\] " "Pin FL_ADDR\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[3] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 208 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_ADDR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 299 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL_ADDR\[4\] " "Pin FL_ADDR\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[4] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 208 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_ADDR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 300 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL_ADDR\[5\] " "Pin FL_ADDR\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[5] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 208 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_ADDR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 301 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL_ADDR\[6\] " "Pin FL_ADDR\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[6] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 208 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_ADDR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 302 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL_ADDR\[7\] " "Pin FL_ADDR\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[7] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 208 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_ADDR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 303 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL_ADDR\[8\] " "Pin FL_ADDR\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[8] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 208 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_ADDR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 304 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL_ADDR\[9\] " "Pin FL_ADDR\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[9] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 208 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_ADDR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 305 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL_ADDR\[10\] " "Pin FL_ADDR\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[10] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 208 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_ADDR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 306 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL_ADDR\[11\] " "Pin FL_ADDR\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[11] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 208 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_ADDR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 307 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL_ADDR\[12\] " "Pin FL_ADDR\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[12] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 208 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_ADDR[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 308 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL_ADDR\[13\] " "Pin FL_ADDR\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[13] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 208 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_ADDR[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 309 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL_ADDR\[14\] " "Pin FL_ADDR\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[14] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 208 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_ADDR[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 310 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL_ADDR\[15\] " "Pin FL_ADDR\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[15] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 208 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_ADDR[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 311 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL_ADDR\[16\] " "Pin FL_ADDR\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[16] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 208 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_ADDR[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 312 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL_ADDR\[17\] " "Pin FL_ADDR\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[17] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 208 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_ADDR[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 313 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL_ADDR\[18\] " "Pin FL_ADDR\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[18] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 208 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_ADDR[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 314 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL_ADDR\[19\] " "Pin FL_ADDR\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[19] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 208 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_ADDR[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 315 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL_ADDR\[20\] " "Pin FL_ADDR\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[20] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 208 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_ADDR[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 316 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL_ADDR\[21\] " "Pin FL_ADDR\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { FL_ADDR[21] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 208 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_ADDR[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 317 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL_WE_N " "Pin FL_WE_N not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { FL_WE_N } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 209 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_WE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 403 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL_RST_N " "Pin FL_RST_N not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { FL_RST_N } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 210 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_RST_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 404 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL_OE_N " "Pin FL_OE_N not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { FL_OE_N } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 211 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_OE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 405 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL_CE_N " "Pin FL_CE_N not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { FL_CE_N } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 212 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_CE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 406 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[0\] " "Pin SRAM_ADDR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[0] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 215 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 318 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[1\] " "Pin SRAM_ADDR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[1] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 215 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 319 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[2\] " "Pin SRAM_ADDR\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[2] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 215 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 320 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[3\] " "Pin SRAM_ADDR\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[3] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 215 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 321 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[4\] " "Pin SRAM_ADDR\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[4] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 215 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 322 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[5\] " "Pin SRAM_ADDR\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[5] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 215 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 323 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[6\] " "Pin SRAM_ADDR\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[6] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 215 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 324 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[7\] " "Pin SRAM_ADDR\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[7] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 215 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 325 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[8\] " "Pin SRAM_ADDR\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[8] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 215 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 326 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[9\] " "Pin SRAM_ADDR\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[9] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 215 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 327 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[10\] " "Pin SRAM_ADDR\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[10] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 215 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 328 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[11\] " "Pin SRAM_ADDR\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[11] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 215 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 329 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[12\] " "Pin SRAM_ADDR\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[12] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 215 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 330 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[13\] " "Pin SRAM_ADDR\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[13] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 215 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 331 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[14\] " "Pin SRAM_ADDR\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[14] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 215 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 332 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[15\] " "Pin SRAM_ADDR\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[15] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 215 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 333 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[16\] " "Pin SRAM_ADDR\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[16] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 215 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 334 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_ADDR\[17\] " "Pin SRAM_ADDR\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SRAM_ADDR[17] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 215 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_ADDR[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 335 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_UB_N " "Pin SRAM_UB_N not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SRAM_UB_N } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 216 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_UB_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 407 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_LB_N " "Pin SRAM_LB_N not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SRAM_LB_N } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 217 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_LB_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 408 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_WE_N " "Pin SRAM_WE_N not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SRAM_WE_N } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 218 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_WE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 409 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_CE_N " "Pin SRAM_CE_N not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SRAM_CE_N } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 219 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_CE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 410 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_OE_N " "Pin SRAM_OE_N not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SRAM_OE_N } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 220 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_OE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 411 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OTG_ADDR\[0\] " "Pin OTG_ADDR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { OTG_ADDR[0] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 223 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_ADDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 336 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OTG_ADDR\[1\] " "Pin OTG_ADDR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { OTG_ADDR[1] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 223 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_ADDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 337 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OTG_CS_N " "Pin OTG_CS_N not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { OTG_CS_N } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 224 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_CS_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 412 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OTG_RD_N " "Pin OTG_RD_N not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { OTG_RD_N } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 225 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_RD_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 413 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OTG_WR_N " "Pin OTG_WR_N not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { OTG_WR_N } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 226 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_WR_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 414 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OTG_RST_N " "Pin OTG_RST_N not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { OTG_RST_N } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 227 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_RST_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 415 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OTG_FSPEED " "Pin OTG_FSPEED not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { OTG_FSPEED } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 228 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_FSPEED } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 416 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OTG_LSPEED " "Pin OTG_LSPEED not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { OTG_LSPEED } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 229 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_LSPEED } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 417 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OTG_INT0 " "Pin OTG_INT0 not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { OTG_INT0 } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 230 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_INT0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 418 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OTG_INT1 " "Pin OTG_INT1 not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { OTG_INT1 } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 231 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_INT1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 419 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OTG_DREQ0 " "Pin OTG_DREQ0 not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { OTG_DREQ0 } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 232 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DREQ0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 420 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OTG_DREQ1 " "Pin OTG_DREQ1 not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { OTG_DREQ1 } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 233 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DREQ1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 421 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OTG_DACK0_N " "Pin OTG_DACK0_N not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { OTG_DACK0_N } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 234 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DACK0_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 422 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OTG_DACK1_N " "Pin OTG_DACK1_N not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { OTG_DACK1_N } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 235 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DACK1_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 423 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LCD_ON " "Pin LCD_ON not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LCD_ON } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 238 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_ON } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 424 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LCD_BLON " "Pin LCD_BLON not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LCD_BLON } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 239 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_BLON } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 425 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LCD_RW " "Pin LCD_RW not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LCD_RW } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 240 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_RW } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 426 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LCD_EN " "Pin LCD_EN not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LCD_EN } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 241 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_EN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 427 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LCD_RS " "Pin LCD_RS not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LCD_RS } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 242 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_RS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 428 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SD_CLK " "Pin SD_CLK not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SD_CLK } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 247 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 431 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TDI " "Pin TDI not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { TDI } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 255 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TDI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 432 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TCK " "Pin TCK not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { TCK } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 256 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 433 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TCS " "Pin TCS not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { TCS } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 257 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TCS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 434 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TDO " "Pin TDO not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { TDO } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 258 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 435 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I2C_SCLK " "Pin I2C_SCLK not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { I2C_SCLK } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 250 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_SCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 437 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PS2_DAT " "Pin PS2_DAT not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 252 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 438 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PS2_CLK " "Pin PS2_CLK not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 253 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 439 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_CLK " "Pin VGA_CLK not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { VGA_CLK } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 260 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 440 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_HS " "Pin VGA_HS not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { VGA_HS } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 261 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_HS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 441 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_VS " "Pin VGA_VS not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { VGA_VS } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 262 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_VS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 442 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_BLANK " "Pin VGA_BLANK not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { VGA_BLANK } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 263 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_BLANK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 443 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_SYNC " "Pin VGA_SYNC not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { VGA_SYNC } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 264 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_SYNC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 444 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_R\[0\] " "Pin VGA_R\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { VGA_R[0] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 265 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_R[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 346 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_R\[1\] " "Pin VGA_R\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { VGA_R[1] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 265 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_R[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 347 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_R\[2\] " "Pin VGA_R\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { VGA_R[2] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 265 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_R[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 348 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_R\[3\] " "Pin VGA_R\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { VGA_R[3] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 265 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_R[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 349 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_R\[4\] " "Pin VGA_R\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { VGA_R[4] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 265 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_R[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 350 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_R\[5\] " "Pin VGA_R\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { VGA_R[5] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 265 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_R[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 351 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_R\[6\] " "Pin VGA_R\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { VGA_R[6] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 265 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_R[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 352 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_R\[7\] " "Pin VGA_R\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { VGA_R[7] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 265 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_R[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 353 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_R\[8\] " "Pin VGA_R\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { VGA_R[8] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 265 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_R[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 354 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_R\[9\] " "Pin VGA_R\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { VGA_R[9] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 265 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_R[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 355 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_G\[0\] " "Pin VGA_G\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { VGA_G[0] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 266 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_G[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 356 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_G\[1\] " "Pin VGA_G\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { VGA_G[1] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 266 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_G[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 357 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_G\[2\] " "Pin VGA_G\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { VGA_G[2] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 266 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_G[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 358 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_G\[3\] " "Pin VGA_G\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { VGA_G[3] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 266 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_G[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 359 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_G\[4\] " "Pin VGA_G\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { VGA_G[4] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 266 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_G[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 360 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_G\[5\] " "Pin VGA_G\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { VGA_G[5] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 266 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_G[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 361 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_G\[6\] " "Pin VGA_G\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { VGA_G[6] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 266 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_G[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 362 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_G\[7\] " "Pin VGA_G\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { VGA_G[7] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 266 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_G[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 363 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_G\[8\] " "Pin VGA_G\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { VGA_G[8] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 266 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_G[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 364 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_G\[9\] " "Pin VGA_G\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { VGA_G[9] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 266 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_G[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 365 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_B\[0\] " "Pin VGA_B\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { VGA_B[0] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 267 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 366 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_B\[1\] " "Pin VGA_B\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { VGA_B[1] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 267 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_B[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 367 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_B\[2\] " "Pin VGA_B\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { VGA_B[2] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 267 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_B[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 368 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_B\[3\] " "Pin VGA_B\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { VGA_B[3] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 267 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_B[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 369 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_B\[4\] " "Pin VGA_B\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { VGA_B[4] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 267 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_B[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 370 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_B\[5\] " "Pin VGA_B\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { VGA_B[5] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 267 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_B[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 371 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_B\[6\] " "Pin VGA_B\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { VGA_B[6] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 267 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_B[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 372 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_B\[7\] " "Pin VGA_B\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { VGA_B[7] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 267 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_B[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 373 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_B\[8\] " "Pin VGA_B\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { VGA_B[8] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 267 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_B[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 374 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_B\[9\] " "Pin VGA_B\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { VGA_B[9] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 267 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_B[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 375 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ENET_CMD " "Pin ENET_CMD not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ENET_CMD } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 270 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 445 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ENET_CS_N " "Pin ENET_CS_N not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ENET_CS_N } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 271 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_CS_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 446 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ENET_WR_N " "Pin ENET_WR_N not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ENET_WR_N } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 272 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_WR_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 447 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ENET_RD_N " "Pin ENET_RD_N not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ENET_RD_N } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 273 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_RD_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 448 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ENET_RST_N " "Pin ENET_RST_N not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ENET_RST_N } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 274 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_RST_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 449 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ENET_INT " "Pin ENET_INT not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ENET_INT } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 275 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_INT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 450 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ENET_CLK " "Pin ENET_CLK not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ENET_CLK } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 276 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 451 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AUD_ADCLRCK " "Pin AUD_ADCLRCK not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 278 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 384 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AUD_ADCDAT " "Pin AUD_ADCDAT not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { AUD_ADCDAT } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 279 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_ADCDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 452 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AUD_DACDAT " "Pin AUD_DACDAT not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { AUD_DACDAT } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 281 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_DACDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 454 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AUD_XCK " "Pin AUD_XCK not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { AUD_XCK } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 283 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_XCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 456 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TD_DATA\[0\] " "Pin TD_DATA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { TD_DATA[0] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 285 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 376 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TD_DATA\[1\] " "Pin TD_DATA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { TD_DATA[1] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 285 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 377 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TD_DATA\[2\] " "Pin TD_DATA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { TD_DATA[2] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 285 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 378 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TD_DATA\[3\] " "Pin TD_DATA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { TD_DATA[3] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 285 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 379 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TD_DATA\[4\] " "Pin TD_DATA\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { TD_DATA[4] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 285 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 380 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TD_DATA\[5\] " "Pin TD_DATA\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { TD_DATA[5] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 285 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 381 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TD_DATA\[6\] " "Pin TD_DATA\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { TD_DATA[6] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 285 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 382 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TD_DATA\[7\] " "Pin TD_DATA\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { TD_DATA[7] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 285 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 383 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TD_HS " "Pin TD_HS not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { TD_HS } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 286 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TD_HS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 457 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TD_VS " "Pin TD_VS not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { TD_VS } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 287 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TD_VS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 458 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TD_RESET " "Pin TD_RESET not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { TD_RESET } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 288 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TD_RESET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 459 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LCD_DATA\[0\] " "Pin LCD_DATA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 237 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 338 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LCD_DATA\[1\] " "Pin LCD_DATA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 237 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 339 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LCD_DATA\[2\] " "Pin LCD_DATA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 237 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 340 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LCD_DATA\[3\] " "Pin LCD_DATA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 237 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 341 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LCD_DATA\[4\] " "Pin LCD_DATA\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 237 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 342 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LCD_DATA\[5\] " "Pin LCD_DATA\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 237 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 343 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LCD_DATA\[6\] " "Pin LCD_DATA\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 237 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 344 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LCD_DATA\[7\] " "Pin LCD_DATA\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 237 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 345 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SD_DAT3 " "Pin SD_DAT3 not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SD_DAT3 } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 245 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 429 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SD_CMD " "Pin SD_CMD not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 246 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 430 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I2C_SDAT " "Pin I2C_SDAT not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 249 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 436 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AUD_BCLK " "Pin AUD_BCLK not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 282 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 455 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[0\] " "Pin DRAM_DQ\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 194 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 163 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[1\] " "Pin DRAM_DQ\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 194 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 164 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[2\] " "Pin DRAM_DQ\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 194 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 165 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[3\] " "Pin DRAM_DQ\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 194 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 166 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[4\] " "Pin DRAM_DQ\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 194 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 167 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[5\] " "Pin DRAM_DQ\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 194 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 168 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[6\] " "Pin DRAM_DQ\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 194 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 169 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[7\] " "Pin DRAM_DQ\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 194 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 170 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[8\] " "Pin DRAM_DQ\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 194 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 171 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[9\] " "Pin DRAM_DQ\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 194 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 172 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[10\] " "Pin DRAM_DQ\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 194 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 173 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[11\] " "Pin DRAM_DQ\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 194 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 174 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[12\] " "Pin DRAM_DQ\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 194 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 175 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[13\] " "Pin DRAM_DQ\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 194 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 176 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[14\] " "Pin DRAM_DQ\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 194 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 177 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[15\] " "Pin DRAM_DQ\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 194 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 178 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL_DQ\[0\] " "Pin FL_DQ\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { FL_DQ[0] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 207 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 155 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL_DQ\[1\] " "Pin FL_DQ\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { FL_DQ[1] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 207 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 156 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL_DQ\[2\] " "Pin FL_DQ\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { FL_DQ[2] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 207 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 157 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL_DQ\[3\] " "Pin FL_DQ\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { FL_DQ[3] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 207 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 158 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL_DQ\[4\] " "Pin FL_DQ\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { FL_DQ[4] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 207 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 159 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL_DQ\[5\] " "Pin FL_DQ\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { FL_DQ[5] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 207 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 160 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL_DQ\[6\] " "Pin FL_DQ\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { FL_DQ[6] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 207 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 161 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL_DQ\[7\] " "Pin FL_DQ\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { FL_DQ[7] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 207 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 162 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[0\] " "Pin SRAM_DQ\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 214 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 35 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[1\] " "Pin SRAM_DQ\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 214 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 36 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[2\] " "Pin SRAM_DQ\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 214 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 37 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[3\] " "Pin SRAM_DQ\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 214 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 38 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[4\] " "Pin SRAM_DQ\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 214 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 39 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[5\] " "Pin SRAM_DQ\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 214 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 40 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[6\] " "Pin SRAM_DQ\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 214 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 41 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[7\] " "Pin SRAM_DQ\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 214 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 42 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[8\] " "Pin SRAM_DQ\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 214 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 43 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[9\] " "Pin SRAM_DQ\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 214 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 44 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[10\] " "Pin SRAM_DQ\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 214 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 45 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[11\] " "Pin SRAM_DQ\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 214 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 46 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[12\] " "Pin SRAM_DQ\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 214 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 47 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[13\] " "Pin SRAM_DQ\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 214 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 48 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[14\] " "Pin SRAM_DQ\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 214 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 49 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRAM_DQ\[15\] " "Pin SRAM_DQ\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 214 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 50 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OTG_DATA\[0\] " "Pin OTG_DATA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[0] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 222 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 139 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OTG_DATA\[1\] " "Pin OTG_DATA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[1] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 222 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 140 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OTG_DATA\[2\] " "Pin OTG_DATA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[2] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 222 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 141 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OTG_DATA\[3\] " "Pin OTG_DATA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[3] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 222 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 142 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OTG_DATA\[4\] " "Pin OTG_DATA\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[4] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 222 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 143 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OTG_DATA\[5\] " "Pin OTG_DATA\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[5] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 222 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 144 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OTG_DATA\[6\] " "Pin OTG_DATA\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[6] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 222 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 145 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OTG_DATA\[7\] " "Pin OTG_DATA\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[7] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 222 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 146 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OTG_DATA\[8\] " "Pin OTG_DATA\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[8] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 222 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 147 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OTG_DATA\[9\] " "Pin OTG_DATA\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[9] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 222 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 148 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OTG_DATA\[10\] " "Pin OTG_DATA\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[10] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 222 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 149 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OTG_DATA\[11\] " "Pin OTG_DATA\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[11] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 222 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 150 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OTG_DATA\[12\] " "Pin OTG_DATA\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[12] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 222 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 151 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OTG_DATA\[13\] " "Pin OTG_DATA\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[13] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 222 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 152 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OTG_DATA\[14\] " "Pin OTG_DATA\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[14] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 222 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 153 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OTG_DATA\[15\] " "Pin OTG_DATA\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[15] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 222 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 154 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SD_DAT " "Pin SD_DAT not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SD_DAT } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 244 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 385 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ENET_DATA\[0\] " "Pin ENET_DATA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ENET_DATA[0] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 269 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 123 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ENET_DATA\[1\] " "Pin ENET_DATA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ENET_DATA[1] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 269 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 124 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ENET_DATA\[2\] " "Pin ENET_DATA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ENET_DATA[2] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 269 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 125 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ENET_DATA\[3\] " "Pin ENET_DATA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ENET_DATA[3] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 269 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 126 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ENET_DATA\[4\] " "Pin ENET_DATA\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ENET_DATA[4] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 269 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 127 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ENET_DATA\[5\] " "Pin ENET_DATA\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ENET_DATA[5] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 269 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 128 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ENET_DATA\[6\] " "Pin ENET_DATA\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ENET_DATA[6] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 269 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 129 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ENET_DATA\[7\] " "Pin ENET_DATA\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ENET_DATA[7] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 269 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 130 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ENET_DATA\[8\] " "Pin ENET_DATA\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ENET_DATA[8] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 269 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 131 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ENET_DATA\[9\] " "Pin ENET_DATA\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ENET_DATA[9] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 269 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 132 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ENET_DATA\[10\] " "Pin ENET_DATA\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ENET_DATA[10] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 269 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 133 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ENET_DATA\[11\] " "Pin ENET_DATA\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ENET_DATA[11] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 269 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 134 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ENET_DATA\[12\] " "Pin ENET_DATA\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ENET_DATA[12] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 269 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 135 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ENET_DATA\[13\] " "Pin ENET_DATA\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ENET_DATA[13] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 269 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 136 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ENET_DATA\[14\] " "Pin ENET_DATA\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ENET_DATA[14] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 269 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 137 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ENET_DATA\[15\] " "Pin ENET_DATA\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ENET_DATA[15] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 269 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 138 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AUD_DACLRCK " "Pin AUD_DACLRCK not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 280 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 453 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[0\] " "Pin GPIO_0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 87 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[1\] " "Pin GPIO_0\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 88 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[2\] " "Pin GPIO_0\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 89 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[3\] " "Pin GPIO_0\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 90 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[4\] " "Pin GPIO_0\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 91 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[5\] " "Pin GPIO_0\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 92 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[6\] " "Pin GPIO_0\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 93 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[7\] " "Pin GPIO_0\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 94 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[8\] " "Pin GPIO_0\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 95 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[9\] " "Pin GPIO_0\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 96 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[10\] " "Pin GPIO_0\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 97 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[11\] " "Pin GPIO_0\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 98 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[12\] " "Pin GPIO_0\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 99 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[13\] " "Pin GPIO_0\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 100 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[14\] " "Pin GPIO_0\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 101 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[15\] " "Pin GPIO_0\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 102 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[16\] " "Pin GPIO_0\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 103 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[17\] " "Pin GPIO_0\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 104 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[18\] " "Pin GPIO_0\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 105 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[19\] " "Pin GPIO_0\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 106 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[20\] " "Pin GPIO_0\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 107 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[21\] " "Pin GPIO_0\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 108 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[22\] " "Pin GPIO_0\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 109 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[23\] " "Pin GPIO_0\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 110 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[24\] " "Pin GPIO_0\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 111 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[25\] " "Pin GPIO_0\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 112 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[26\] " "Pin GPIO_0\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 113 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[27\] " "Pin GPIO_0\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 114 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[28\] " "Pin GPIO_0\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 115 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[29\] " "Pin GPIO_0\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 116 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[30\] " "Pin GPIO_0\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 117 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[31\] " "Pin GPIO_0\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 118 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[32\] " "Pin GPIO_0\[32\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 119 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[33\] " "Pin GPIO_0\[33\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 120 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[34\] " "Pin GPIO_0\[34\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 121 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_0\[35\] " "Pin GPIO_0\[35\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 122 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[0\] " "Pin GPIO_1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 51 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[1\] " "Pin GPIO_1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 52 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[2\] " "Pin GPIO_1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 53 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[3\] " "Pin GPIO_1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 54 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[4\] " "Pin GPIO_1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 55 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[5\] " "Pin GPIO_1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 56 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[6\] " "Pin GPIO_1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 57 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[7\] " "Pin GPIO_1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 58 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[8\] " "Pin GPIO_1\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 59 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[9\] " "Pin GPIO_1\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 60 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[10\] " "Pin GPIO_1\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 61 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[11\] " "Pin GPIO_1\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 62 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[12\] " "Pin GPIO_1\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 63 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[13\] " "Pin GPIO_1\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 64 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[14\] " "Pin GPIO_1\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 65 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[15\] " "Pin GPIO_1\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 66 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[16\] " "Pin GPIO_1\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 67 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[17\] " "Pin GPIO_1\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 68 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[18\] " "Pin GPIO_1\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 69 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[19\] " "Pin GPIO_1\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 70 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[20\] " "Pin GPIO_1\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 71 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[21\] " "Pin GPIO_1\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 72 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[22\] " "Pin GPIO_1\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 73 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[23\] " "Pin GPIO_1\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 74 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[24\] " "Pin GPIO_1\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 75 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[25\] " "Pin GPIO_1\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 76 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[26\] " "Pin GPIO_1\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 77 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[27\] " "Pin GPIO_1\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 78 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[28\] " "Pin GPIO_1\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 79 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[29\] " "Pin GPIO_1\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 80 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[30\] " "Pin GPIO_1\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 81 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[31\] " "Pin GPIO_1\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 82 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[32\] " "Pin GPIO_1\[32\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 83 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[33\] " "Pin GPIO_1\[33\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 84 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[34\] " "Pin GPIO_1\[34\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 85 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO_1\[35\] " "Pin GPIO_1\[35\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 86 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY\[1\] " "Pin KEY\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 172 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 180 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLOCK_27 " "Pin CLOCK_27 not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { CLOCK_27 } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 168 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 386 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLOCK_50 " "Pin CLOCK_50 not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 169 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 387 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[0\] " "Pin SW\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 174 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 183 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY\[2\] " "Pin KEY\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { KEY[2] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 172 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 181 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[1\] " "Pin SW\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 174 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 184 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[2\] " "Pin SW\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 174 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 185 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[3\] " "Pin SW\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 174 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 186 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[4\] " "Pin SW\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 174 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 187 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[5\] " "Pin SW\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 174 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 188 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[6\] " "Pin SW\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 174 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 189 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[7\] " "Pin SW\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 174 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 190 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[8\] " "Pin SW\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 174 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 191 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[9\] " "Pin SW\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 174 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 192 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[10\] " "Pin SW\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SW[10] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 174 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 193 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[11\] " "Pin SW\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SW[11] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 174 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 194 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[12\] " "Pin SW\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SW[12] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 174 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 195 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[13\] " "Pin SW\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SW[13] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 174 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 196 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[14\] " "Pin SW\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SW[14] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 174 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 197 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[15\] " "Pin SW\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SW[15] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 174 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 198 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1649873891192 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1649873891192 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE2_Default.sdc " "Synopsys Design Constraints File file not found: 'DE2_Default.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1649873891890 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1649873891890 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1649873891890 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1649873891898 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1649873891898 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1649873891898 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 (placed in counter C2 of PLL_1) " "Automatically promoted node VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1649873891920 ""}  } { { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 543 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1649873891920 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 (placed in counter C0 of PLL_1) " "Automatically promoted node VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1649873891920 ""}  } { { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 543 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1649873891920 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2 (placed in counter C1 of PLL_1) " "Automatically promoted node VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2 (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1649873891920 ""}  } { { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 543 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1649873891920 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN AH14 (CLK14, DIFFCLK_6n)) " "Automatically promoted node CLOCK_50~input (placed in PIN AH14 (CLK14, DIFFCLK_6n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1649873891920 ""}  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 169 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 1329 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1649873891920 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1649873892500 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1649873892500 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1649873892500 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1649873892500 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1649873892500 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1649873892509 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1649873892509 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1649873892509 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1649873892519 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1649873892527 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1649873892527 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "422 unused 3.3V 46 218 158 " "Number of I/O pins in group: 422 (unused VREF, 3.3V VCCIO, 46 input, 218 output, 158 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1649873892535 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1649873892535 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1649873892535 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 54 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  54 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1649873892535 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 73 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1649873892535 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 2 63 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1649873892535 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 67 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  67 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1649873892535 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 71 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1649873892535 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 65 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1649873892535 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 67 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  67 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1649873892535 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 66 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  66 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1649873892535 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1649873892535 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1649873892535 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll clk\[2\] VGA_CLK~output " "PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" output port clk\[2\] feeds output pin \"VGA_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "VGA_Audio_PLL.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/VGA_Audio_PLL.v" 89 0 0 } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 340 0 0 } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 260 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1 1649873892833 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1649873892853 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1649873894575 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1649873894672 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1649873894679 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1649873909379 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:15 " "Fitter placement operations ending: elapsed time is 00:00:15" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1649873909379 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1649873910241 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X56_Y22 X67_Y32 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X56_Y22 to location X67_Y32" {  } { { "loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X56_Y22 to location X67_Y32"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X56_Y22 to location X67_Y32"} 56 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1649873911271 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1649873911271 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1649873911747 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1649873911749 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1649873911749 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1649873911957 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1649873912394 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1649873912459 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1649873912879 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1649873914067 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "206 Cyclone IV E " "206 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EXT_CLOCK 3.3-V LVTTL A14 " "Pin EXT_CLOCK uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { EXT_CLOCK } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 170 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EXT_CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 388 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL B14 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 172 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 179 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[3\] 3.3-V LVTTL D5 " "Pin KEY\[3\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { KEY[3] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 172 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 182 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[16\] 3.3-V LVTTL AE28 " "Pin SW\[16\] uses I/O standard 3.3-V LVTTL at AE28" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SW[16] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 174 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 199 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[17\] 3.3-V LVTTL W25 " "Pin SW\[17\] uses I/O standard 3.3-V LVTTL at W25" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SW[17] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 174 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 200 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL V2 " "Pin UART_RXD uses I/O standard 3.3-V LVTTL at V2" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { UART_RXD } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 189 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_RXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 390 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IRDA_RXD 3.3-V LVTTL D23 " "Pin IRDA_RXD uses I/O standard 3.3-V LVTTL at D23" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { IRDA_RXD } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 192 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRDA_RXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 392 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_INT0 3.3-V LVTTL F18 " "Pin OTG_INT0 uses I/O standard 3.3-V LVTTL at F18" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { OTG_INT0 } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 230 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_INT0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 418 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_INT1 3.3-V LVTTL Y15 " "Pin OTG_INT1 uses I/O standard 3.3-V LVTTL at Y15" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { OTG_INT1 } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 231 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_INT1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 419 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DREQ0 3.3-V LVTTL AE3 " "Pin OTG_DREQ0 uses I/O standard 3.3-V LVTTL at AE3" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { OTG_DREQ0 } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 232 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DREQ0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 420 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DREQ1 3.3-V LVTTL AH4 " "Pin OTG_DREQ1 uses I/O standard 3.3-V LVTTL at AH4" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { OTG_DREQ1 } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 233 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DREQ1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 421 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TDI 3.3-V LVTTL Y23 " "Pin TDI uses I/O standard 3.3-V LVTTL at Y23" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { TDI } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 255 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TDI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 432 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TCK 3.3-V LVTTL AC7 " "Pin TCK uses I/O standard 3.3-V LVTTL at AC7" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { TCK } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 256 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 433 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TCS 3.3-V LVTTL AA19 " "Pin TCS uses I/O standard 3.3-V LVTTL at AA19" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { TCS } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 257 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TCS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 434 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT 3.3-V LVTTL AF24 " "Pin PS2_DAT uses I/O standard 3.3-V LVTTL at AF24" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 252 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 438 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK 3.3-V LVTTL E11 " "Pin PS2_CLK uses I/O standard 3.3-V LVTTL at E11" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 253 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PS2_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 439 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_INT 3.3-V LVTTL AE24 " "Pin ENET_INT uses I/O standard 3.3-V LVTTL at AE24" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ENET_INT } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 275 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_INT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 450 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCDAT 3.3-V LVTTL AB28 " "Pin AUD_ADCDAT uses I/O standard 3.3-V LVTTL at AB28" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { AUD_ADCDAT } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 279 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_ADCDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 452 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[0\] 3.3-V LVTTL M8 " "Pin TD_DATA\[0\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { TD_DATA[0] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 285 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 376 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[1\] 3.3-V LVTTL AD14 " "Pin TD_DATA\[1\] uses I/O standard 3.3-V LVTTL at AD14" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { TD_DATA[1] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 285 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 377 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[2\] 3.3-V LVTTL M4 " "Pin TD_DATA\[2\] uses I/O standard 3.3-V LVTTL at M4" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { TD_DATA[2] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 285 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 378 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[3\] 3.3-V LVTTL G20 " "Pin TD_DATA\[3\] uses I/O standard 3.3-V LVTTL at G20" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { TD_DATA[3] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 285 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 379 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[4\] 3.3-V LVTTL A7 " "Pin TD_DATA\[4\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { TD_DATA[4] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 285 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 380 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[5\] 3.3-V LVTTL M9 " "Pin TD_DATA\[5\] uses I/O standard 3.3-V LVTTL at M9" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { TD_DATA[5] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 285 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 381 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[6\] 3.3-V LVTTL AH26 " "Pin TD_DATA\[6\] uses I/O standard 3.3-V LVTTL at AH26" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { TD_DATA[6] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 285 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 382 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[7\] 3.3-V LVTTL A12 " "Pin TD_DATA\[7\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { TD_DATA[7] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 285 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 383 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_HS 3.3-V LVTTL AH21 " "Pin TD_HS uses I/O standard 3.3-V LVTTL at AH21" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { TD_HS } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 286 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TD_HS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 457 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_VS 3.3-V LVTTL D8 " "Pin TD_VS uses I/O standard 3.3-V LVTTL at D8" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { TD_VS } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 287 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TD_VS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 458 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[0\] 3.3-V LVTTL C11 " "Pin LCD_DATA\[0\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 237 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 338 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[1\] 3.3-V LVTTL AF25 " "Pin LCD_DATA\[1\] uses I/O standard 3.3-V LVTTL at AF25" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 237 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 339 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[2\] 3.3-V LVTTL B7 " "Pin LCD_DATA\[2\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 237 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 340 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[3\] 3.3-V LVTTL B3 " "Pin LCD_DATA\[3\] uses I/O standard 3.3-V LVTTL at B3" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 237 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 341 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[4\] 3.3-V LVTTL K13 " "Pin LCD_DATA\[4\] uses I/O standard 3.3-V LVTTL at K13" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 237 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 342 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[5\] 3.3-V LVTTL AB19 " "Pin LCD_DATA\[5\] uses I/O standard 3.3-V LVTTL at AB19" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 237 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 343 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[6\] 3.3-V LVTTL A17 " "Pin LCD_DATA\[6\] uses I/O standard 3.3-V LVTTL at A17" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 237 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 344 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[7\] 3.3-V LVTTL L1 " "Pin LCD_DATA\[7\] uses I/O standard 3.3-V LVTTL at L1" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 237 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 345 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT3 3.3-V LVTTL AC27 " "Pin SD_DAT3 uses I/O standard 3.3-V LVTTL at AC27" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SD_DAT3 } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 245 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 429 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_CMD 3.3-V LVTTL AA7 " "Pin SD_CMD uses I/O standard 3.3-V LVTTL at AA7" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 246 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 430 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL AH7 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at AH7" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 249 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 436 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_BCLK 3.3-V LVTTL AB20 " "Pin AUD_BCLK uses I/O standard 3.3-V LVTTL at AB20" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 282 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 455 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL E22 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at E22" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 194 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 163 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL R2 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at R2" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 194 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 164 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL AF26 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AF26" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 194 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 165 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL D16 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at D16" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 194 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 166 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL AC10 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at AC10" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 194 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 167 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL W26 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at W26" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 194 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 168 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL AH11 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH11" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 194 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 169 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL AH22 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at AH22" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 194 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 170 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL AF19 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at AF19" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 194 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 171 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL Y10 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 194 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 172 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL G16 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at G16" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 194 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 173 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL AB5 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 194 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 174 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL C4 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at C4" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 194 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 175 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL AF14 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AF14" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 194 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 176 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL W28 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at W28" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 194 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 177 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL U20 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at U20" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 194 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 178 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[0\] 3.3-V LVTTL W10 " "Pin FL_DQ\[0\] uses I/O standard 3.3-V LVTTL at W10" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { FL_DQ[0] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 207 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 155 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[1\] 3.3-V LVTTL G9 " "Pin FL_DQ\[1\] uses I/O standard 3.3-V LVTTL at G9" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { FL_DQ[1] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 207 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 156 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[2\] 3.3-V LVTTL AA3 " "Pin FL_DQ\[2\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { FL_DQ[2] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 207 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 157 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[3\] 3.3-V LVTTL J7 " "Pin FL_DQ\[3\] uses I/O standard 3.3-V LVTTL at J7" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { FL_DQ[3] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 207 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 158 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[4\] 3.3-V LVTTL C18 " "Pin FL_DQ\[4\] uses I/O standard 3.3-V LVTTL at C18" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { FL_DQ[4] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 207 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 159 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[5\] 3.3-V LVTTL U3 " "Pin FL_DQ\[5\] uses I/O standard 3.3-V LVTTL at U3" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { FL_DQ[5] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 207 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 160 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[6\] 3.3-V LVTTL E24 " "Pin FL_DQ\[6\] uses I/O standard 3.3-V LVTTL at E24" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { FL_DQ[6] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 207 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 161 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[7\] 3.3-V LVTTL AC11 " "Pin FL_DQ\[7\] uses I/O standard 3.3-V LVTTL at AC11" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { FL_DQ[7] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 207 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 162 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[0\] 3.3-V LVTTL G27 " "Pin SRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at G27" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 214 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 35 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[1\] 3.3-V LVTTL H23 " "Pin SRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at H23" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 214 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 36 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[2\] 3.3-V LVTTL F24 " "Pin SRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at F24" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 214 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 37 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[3\] 3.3-V LVTTL K27 " "Pin SRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at K27" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 214 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 38 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[4\] 3.3-V LVTTL M28 " "Pin SRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at M28" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 214 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 39 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[5\] 3.3-V LVTTL H25 " "Pin SRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at H25" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 214 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 40 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[6\] 3.3-V LVTTL M23 " "Pin SRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at M23" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 214 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 41 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[7\] 3.3-V LVTTL L23 " "Pin SRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at L23" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 214 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 42 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[8\] 3.3-V LVTTL N26 " "Pin SRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at N26" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 214 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 43 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[9\] 3.3-V LVTTL N25 " "Pin SRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at N25" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 214 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 44 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[10\] 3.3-V LVTTL G24 " "Pin SRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at G24" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 214 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 45 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[11\] 3.3-V LVTTL J26 " "Pin SRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at J26" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 214 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 46 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[12\] 3.3-V LVTTL J23 " "Pin SRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at J23" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 214 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 47 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[13\] 3.3-V LVTTL N21 " "Pin SRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at N21" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 214 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 48 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[14\] 3.3-V LVTTL P27 " "Pin SRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at P27" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 214 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 49 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[15\] 3.3-V LVTTL E25 " "Pin SRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at E25" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 214 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 50 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[0\] 3.3-V LVTTL AG23 " "Pin OTG_DATA\[0\] uses I/O standard 3.3-V LVTTL at AG23" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[0] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 222 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 139 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[1\] 3.3-V LVTTL AD17 " "Pin OTG_DATA\[1\] uses I/O standard 3.3-V LVTTL at AD17" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[1] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 222 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 140 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[2\] 3.3-V LVTTL AH3 " "Pin OTG_DATA\[2\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[2] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 222 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 141 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[3\] 3.3-V LVTTL AB25 " "Pin OTG_DATA\[3\] uses I/O standard 3.3-V LVTTL at AB25" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[3] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 222 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 142 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[4\] 3.3-V LVTTL W9 " "Pin OTG_DATA\[4\] uses I/O standard 3.3-V LVTTL at W9" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[4] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 222 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 143 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[5\] 3.3-V LVTTL C10 " "Pin OTG_DATA\[5\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[5] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 222 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 144 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[6\] 3.3-V LVTTL C7 " "Pin OTG_DATA\[6\] uses I/O standard 3.3-V LVTTL at C7" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[6] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 222 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 145 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[7\] 3.3-V LVTTL AE9 " "Pin OTG_DATA\[7\] uses I/O standard 3.3-V LVTTL at AE9" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[7] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 222 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 146 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[8\] 3.3-V LVTTL AF18 " "Pin OTG_DATA\[8\] uses I/O standard 3.3-V LVTTL at AF18" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[8] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 222 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 147 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[9\] 3.3-V LVTTL AE14 " "Pin OTG_DATA\[9\] uses I/O standard 3.3-V LVTTL at AE14" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[9] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 222 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 148 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[10\] 3.3-V LVTTL AE12 " "Pin OTG_DATA\[10\] uses I/O standard 3.3-V LVTTL at AE12" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[10] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 222 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 149 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[11\] 3.3-V LVTTL AD28 " "Pin OTG_DATA\[11\] uses I/O standard 3.3-V LVTTL at AD28" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[11] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 222 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 150 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[12\] 3.3-V LVTTL AH17 " "Pin OTG_DATA\[12\] uses I/O standard 3.3-V LVTTL at AH17" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[12] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 222 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 151 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[13\] 3.3-V LVTTL C21 " "Pin OTG_DATA\[13\] uses I/O standard 3.3-V LVTTL at C21" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[13] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 222 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 152 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[14\] 3.3-V LVTTL AB2 " "Pin OTG_DATA\[14\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[14] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 222 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 153 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[15\] 3.3-V LVTTL AG12 " "Pin OTG_DATA\[15\] uses I/O standard 3.3-V LVTTL at AG12" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[15] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 222 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 154 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT 3.3-V LVTTL AF12 " "Pin SD_DAT uses I/O standard 3.3-V LVTTL at AF12" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SD_DAT } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 244 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 385 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[0\] 3.3-V LVTTL AC19 " "Pin ENET_DATA\[0\] uses I/O standard 3.3-V LVTTL at AC19" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ENET_DATA[0] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 269 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 123 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[1\] 3.3-V LVTTL AC8 " "Pin ENET_DATA\[1\] uses I/O standard 3.3-V LVTTL at AC8" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ENET_DATA[1] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 269 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 124 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[2\] 3.3-V LVTTL AA17 " "Pin ENET_DATA\[2\] uses I/O standard 3.3-V LVTTL at AA17" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ENET_DATA[2] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 269 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 125 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[3\] 3.3-V LVTTL C9 " "Pin ENET_DATA\[3\] uses I/O standard 3.3-V LVTTL at C9" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ENET_DATA[3] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 269 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 126 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[4\] 3.3-V LVTTL W27 " "Pin ENET_DATA\[4\] uses I/O standard 3.3-V LVTTL at W27" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ENET_DATA[4] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 269 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 127 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[5\] 3.3-V LVTTL F2 " "Pin ENET_DATA\[5\] uses I/O standard 3.3-V LVTTL at F2" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ENET_DATA[5] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 269 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 128 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[6\] 3.3-V LVTTL AE26 " "Pin ENET_DATA\[6\] uses I/O standard 3.3-V LVTTL at AE26" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ENET_DATA[6] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 269 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 129 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[7\] 3.3-V LVTTL AH8 " "Pin ENET_DATA\[7\] uses I/O standard 3.3-V LVTTL at AH8" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ENET_DATA[7] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 269 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 130 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[8\] 3.3-V LVTTL AC22 " "Pin ENET_DATA\[8\] uses I/O standard 3.3-V LVTTL at AC22" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ENET_DATA[8] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 269 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 131 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[9\] 3.3-V LVTTL D2 " "Pin ENET_DATA\[9\] uses I/O standard 3.3-V LVTTL at D2" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ENET_DATA[9] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 269 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 132 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[10\] 3.3-V LVTTL AE11 " "Pin ENET_DATA\[10\] uses I/O standard 3.3-V LVTTL at AE11" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ENET_DATA[10] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 269 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 133 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[11\] 3.3-V LVTTL AF8 " "Pin ENET_DATA\[11\] uses I/O standard 3.3-V LVTTL at AF8" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ENET_DATA[11] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 269 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 134 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[12\] 3.3-V LVTTL V9 " "Pin ENET_DATA\[12\] uses I/O standard 3.3-V LVTTL at V9" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ENET_DATA[12] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 269 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 135 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[13\] 3.3-V LVTTL C6 " "Pin ENET_DATA\[13\] uses I/O standard 3.3-V LVTTL at C6" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ENET_DATA[13] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 269 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 136 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[14\] 3.3-V LVTTL R1 " "Pin ENET_DATA\[14\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ENET_DATA[14] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 269 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 137 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[15\] 3.3-V LVTTL AC14 " "Pin ENET_DATA\[15\] uses I/O standard 3.3-V LVTTL at AC14" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ENET_DATA[15] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 269 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 138 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_DACLRCK 3.3-V LVTTL D17 " "Pin AUD_DACLRCK uses I/O standard 3.3-V LVTTL at D17" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 280 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 453 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[0\] 3.3-V LVTTL B8 " "Pin GPIO_0\[0\] uses I/O standard 3.3-V LVTTL at B8" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 87 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[1\] 3.3-V LVTTL AA13 " "Pin GPIO_0\[1\] uses I/O standard 3.3-V LVTTL at AA13" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 88 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[2\] 3.3-V LVTTL AG21 " "Pin GPIO_0\[2\] uses I/O standard 3.3-V LVTTL at AG21" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 89 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[3\] 3.3-V LVTTL B22 " "Pin GPIO_0\[3\] uses I/O standard 3.3-V LVTTL at B22" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 90 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[4\] 3.3-V LVTTL AA4 " "Pin GPIO_0\[4\] uses I/O standard 3.3-V LVTTL at AA4" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 91 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[5\] 3.3-V LVTTL F3 " "Pin GPIO_0\[5\] uses I/O standard 3.3-V LVTTL at F3" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 92 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[6\] 3.3-V LVTTL E7 " "Pin GPIO_0\[6\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 93 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[7\] 3.3-V LVTTL AF7 " "Pin GPIO_0\[7\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 94 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[8\] 3.3-V LVTTL AH18 " "Pin GPIO_0\[8\] uses I/O standard 3.3-V LVTTL at AH18" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 95 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[9\] 3.3-V LVTTL AG18 " "Pin GPIO_0\[9\] uses I/O standard 3.3-V LVTTL at AG18" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 96 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[10\] 3.3-V LVTTL F14 " "Pin GPIO_0\[10\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 97 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[11\] 3.3-V LVTTL AF21 " "Pin GPIO_0\[11\] uses I/O standard 3.3-V LVTTL at AF21" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 98 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[12\] 3.3-V LVTTL H16 " "Pin GPIO_0\[12\] uses I/O standard 3.3-V LVTTL at H16" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 99 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[13\] 3.3-V LVTTL E5 " "Pin GPIO_0\[13\] uses I/O standard 3.3-V LVTTL at E5" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 100 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[14\] 3.3-V LVTTL V4 " "Pin GPIO_0\[14\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 101 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[15\] 3.3-V LVTTL F19 " "Pin GPIO_0\[15\] uses I/O standard 3.3-V LVTTL at F19" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 102 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[16\] 3.3-V LVTTL AB24 " "Pin GPIO_0\[16\] uses I/O standard 3.3-V LVTTL at AB24" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 103 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[17\] 3.3-V LVTTL E17 " "Pin GPIO_0\[17\] uses I/O standard 3.3-V LVTTL at E17" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 104 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[18\] 3.3-V LVTTL V8 " "Pin GPIO_0\[18\] uses I/O standard 3.3-V LVTTL at V8" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 105 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[19\] 3.3-V LVTTL C20 " "Pin GPIO_0\[19\] uses I/O standard 3.3-V LVTTL at C20" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 106 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[20\] 3.3-V LVTTL J14 " "Pin GPIO_0\[20\] uses I/O standard 3.3-V LVTTL at J14" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 107 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[21\] 3.3-V LVTTL AH19 " "Pin GPIO_0\[21\] uses I/O standard 3.3-V LVTTL at AH19" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 108 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[22\] 3.3-V LVTTL J12 " "Pin GPIO_0\[22\] uses I/O standard 3.3-V LVTTL at J12" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 109 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[23\] 3.3-V LVTTL D11 " "Pin GPIO_0\[23\] uses I/O standard 3.3-V LVTTL at D11" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 110 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[24\] 3.3-V LVTTL AA23 " "Pin GPIO_0\[24\] uses I/O standard 3.3-V LVTTL at AA23" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 111 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[25\] 3.3-V LVTTL D27 " "Pin GPIO_0\[25\] uses I/O standard 3.3-V LVTTL at D27" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 112 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[26\] 3.3-V LVTTL A23 " "Pin GPIO_0\[26\] uses I/O standard 3.3-V LVTTL at A23" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 113 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[27\] 3.3-V LVTTL E3 " "Pin GPIO_0\[27\] uses I/O standard 3.3-V LVTTL at E3" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 114 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[28\] 3.3-V LVTTL D26 " "Pin GPIO_0\[28\] uses I/O standard 3.3-V LVTTL at D26" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 115 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[29\] 3.3-V LVTTL J3 " "Pin GPIO_0\[29\] uses I/O standard 3.3-V LVTTL at J3" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 116 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[30\] 3.3-V LVTTL G22 " "Pin GPIO_0\[30\] uses I/O standard 3.3-V LVTTL at G22" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 117 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[31\] 3.3-V LVTTL AD25 " "Pin GPIO_0\[31\] uses I/O standard 3.3-V LVTTL at AD25" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 118 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[32\] 3.3-V LVTTL AF20 " "Pin GPIO_0\[32\] uses I/O standard 3.3-V LVTTL at AF20" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 119 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[33\] 3.3-V LVTTL E21 " "Pin GPIO_0\[33\] uses I/O standard 3.3-V LVTTL at E21" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 120 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[34\] 3.3-V LVTTL N8 " "Pin GPIO_0\[34\] uses I/O standard 3.3-V LVTTL at N8" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 121 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[35\] 3.3-V LVTTL M5 " "Pin GPIO_0\[35\] uses I/O standard 3.3-V LVTTL at M5" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 122 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[0\] 3.3-V LVTTL AA16 " "Pin GPIO_1\[0\] uses I/O standard 3.3-V LVTTL at AA16" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 51 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[1\] 3.3-V LVTTL H21 " "Pin GPIO_1\[1\] uses I/O standard 3.3-V LVTTL at H21" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 52 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[2\] 3.3-V LVTTL AC12 " "Pin GPIO_1\[2\] uses I/O standard 3.3-V LVTTL at AC12" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 53 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[3\] 3.3-V LVTTL R3 " "Pin GPIO_1\[3\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 54 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[4\] 3.3-V LVTTL AA15 " "Pin GPIO_1\[4\] uses I/O standard 3.3-V LVTTL at AA15" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 55 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[5\] 3.3-V LVTTL H6 " "Pin GPIO_1\[5\] uses I/O standard 3.3-V LVTTL at H6" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 56 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[6\] 3.3-V LVTTL AB18 " "Pin GPIO_1\[6\] uses I/O standard 3.3-V LVTTL at AB18" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 57 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[7\] 3.3-V LVTTL AF5 " "Pin GPIO_1\[7\] uses I/O standard 3.3-V LVTTL at AF5" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 58 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[8\] 3.3-V LVTTL C19 " "Pin GPIO_1\[8\] uses I/O standard 3.3-V LVTTL at C19" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 59 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[9\] 3.3-V LVTTL B23 " "Pin GPIO_1\[9\] uses I/O standard 3.3-V LVTTL at B23" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 60 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[10\] 3.3-V LVTTL AC24 " "Pin GPIO_1\[10\] uses I/O standard 3.3-V LVTTL at AC24" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 61 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[11\] 3.3-V LVTTL V3 " "Pin GPIO_1\[11\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 62 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[12\] 3.3-V LVTTL AE16 " "Pin GPIO_1\[12\] uses I/O standard 3.3-V LVTTL at AE16" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 63 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[13\] 3.3-V LVTTL C25 " "Pin GPIO_1\[13\] uses I/O standard 3.3-V LVTTL at C25" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 64 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[14\] 3.3-V LVTTL AB1 " "Pin GPIO_1\[14\] uses I/O standard 3.3-V LVTTL at AB1" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 65 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[15\] 3.3-V LVTTL AE25 " "Pin GPIO_1\[15\] uses I/O standard 3.3-V LVTTL at AE25" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 66 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[16\] 3.3-V LVTTL C24 " "Pin GPIO_1\[16\] uses I/O standard 3.3-V LVTTL at C24" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 67 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[17\] 3.3-V LVTTL E18 " "Pin GPIO_1\[17\] uses I/O standard 3.3-V LVTTL at E18" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 68 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[18\] 3.3-V LVTTL AE22 " "Pin GPIO_1\[18\] uses I/O standard 3.3-V LVTTL at AE22" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 69 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[19\] 3.3-V LVTTL A26 " "Pin GPIO_1\[19\] uses I/O standard 3.3-V LVTTL at A26" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 70 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[20\] 3.3-V LVTTL AG3 " "Pin GPIO_1\[20\] uses I/O standard 3.3-V LVTTL at AG3" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 71 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[21\] 3.3-V LVTTL E12 " "Pin GPIO_1\[21\] uses I/O standard 3.3-V LVTTL at E12" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 72 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[22\] 3.3-V LVTTL E14 " "Pin GPIO_1\[22\] uses I/O standard 3.3-V LVTTL at E14" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 73 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[23\] 3.3-V LVTTL AD7 " "Pin GPIO_1\[23\] uses I/O standard 3.3-V LVTTL at AD7" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 74 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[24\] 3.3-V LVTTL E10 " "Pin GPIO_1\[24\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 75 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[25\] 3.3-V LVTTL C2 " "Pin GPIO_1\[25\] uses I/O standard 3.3-V LVTTL at C2" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 76 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[26\] 3.3-V LVTTL AH6 " "Pin GPIO_1\[26\] uses I/O standard 3.3-V LVTTL at AH6" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 77 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[27\] 3.3-V LVTTL G15 " "Pin GPIO_1\[27\] uses I/O standard 3.3-V LVTTL at G15" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 78 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[28\] 3.3-V LVTTL H5 " "Pin GPIO_1\[28\] uses I/O standard 3.3-V LVTTL at H5" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 79 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[29\] 3.3-V LVTTL V7 " "Pin GPIO_1\[29\] uses I/O standard 3.3-V LVTTL at V7" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 80 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[30\] 3.3-V LVTTL AB16 " "Pin GPIO_1\[30\] uses I/O standard 3.3-V LVTTL at AB16" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 81 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[31\] 3.3-V LVTTL AE6 " "Pin GPIO_1\[31\] uses I/O standard 3.3-V LVTTL at AE6" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 82 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[32\] 3.3-V LVTTL J10 " "Pin GPIO_1\[32\] uses I/O standard 3.3-V LVTTL at J10" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 83 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[33\] 3.3-V LVTTL M2 " "Pin GPIO_1\[33\] uses I/O standard 3.3-V LVTTL at M2" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 84 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[34\] 3.3-V LVTTL Y19 " "Pin GPIO_1\[34\] uses I/O standard 3.3-V LVTTL at Y19" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 85 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[35\] 3.3-V LVTTL G2 " "Pin GPIO_1\[35\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 86 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL K26 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at K26" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 172 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 180 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_27 3.3-V LVTTL J1 " "Pin CLOCK_27 uses I/O standard 3.3-V LVTTL at J1" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { CLOCK_27 } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 168 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 386 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL AH14 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at AH14" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 169 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 387 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL J25 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at J25" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 174 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 183 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 3.3-V LVTTL M21 " "Pin KEY\[2\] uses I/O standard 3.3-V LVTTL at M21" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { KEY[2] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 172 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 181 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL G28 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at G28" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 174 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 184 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL G26 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at G26" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 174 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 185 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL L26 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at L26" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 174 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 186 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL K21 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at K21" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 174 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 187 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL G23 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at G23" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 174 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 188 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL L24 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at L24" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 174 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 189 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL L27 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at L27" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 174 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 190 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL H22 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at H22" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 174 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 191 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL H24 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at H24" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 174 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 192 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[10\] 3.3-V LVTTL J24 " "Pin SW\[10\] uses I/O standard 3.3-V LVTTL at J24" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SW[10] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 174 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 193 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[11\] 3.3-V LVTTL M25 " "Pin SW\[11\] uses I/O standard 3.3-V LVTTL at M25" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SW[11] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 174 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 194 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[12\] 3.3-V LVTTL L28 " "Pin SW\[12\] uses I/O standard 3.3-V LVTTL at L28" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SW[12] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 174 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 195 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[13\] 3.3-V LVTTL H26 " "Pin SW\[13\] uses I/O standard 3.3-V LVTTL at H26" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SW[13] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 174 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 196 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[14\] 3.3-V LVTTL P28 " "Pin SW\[14\] uses I/O standard 3.3-V LVTTL at P28" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SW[14] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 174 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 197 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[15\] 3.3-V LVTTL K28 " "Pin SW\[15\] uses I/O standard 3.3-V LVTTL at K28" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SW[15] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 174 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 198 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1649873915451 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "" 0 -1 1649873915451 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "142 " "Following 142 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently disabled " "Pin LCD_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 237 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 338 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently disabled " "Pin LCD_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 237 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 339 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently disabled " "Pin LCD_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 237 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 340 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently disabled " "Pin LCD_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 237 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 341 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently disabled " "Pin LCD_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 237 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 342 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently disabled " "Pin LCD_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 237 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 343 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently disabled " "Pin LCD_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 237 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 344 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently disabled " "Pin LCD_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 237 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 345 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT3 a permanently disabled " "Pin SD_DAT3 has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SD_DAT3 } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 245 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 429 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 246 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 430 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 249 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 436 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 282 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 455 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 194 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 163 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 194 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 164 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 194 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 165 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 194 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 166 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 194 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 167 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 194 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 168 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 194 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 169 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 194 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 170 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 194 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 171 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 194 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 172 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 194 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 173 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 194 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 174 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 194 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 175 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 194 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 176 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 194 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 177 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 194 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 178 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { FL_DQ[0] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 207 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 155 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { FL_DQ[1] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 207 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 156 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { FL_DQ[2] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 207 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 157 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { FL_DQ[3] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 207 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 158 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { FL_DQ[4] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 207 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 159 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { FL_DQ[5] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 207 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 160 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { FL_DQ[6] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 207 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 161 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { FL_DQ[7] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 207 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 162 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[0\] a permanently disabled " "Pin OTG_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[0] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 222 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 139 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[1\] a permanently disabled " "Pin OTG_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[1] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 222 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 140 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[2\] a permanently disabled " "Pin OTG_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[2] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 222 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 141 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[3\] a permanently disabled " "Pin OTG_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[3] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 222 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 142 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[4\] a permanently disabled " "Pin OTG_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[4] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 222 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 143 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[5\] a permanently disabled " "Pin OTG_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[5] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 222 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 144 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[6\] a permanently disabled " "Pin OTG_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[6] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 222 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 145 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[7\] a permanently disabled " "Pin OTG_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[7] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 222 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 146 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[8\] a permanently disabled " "Pin OTG_DATA\[8\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[8] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 222 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 147 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[9\] a permanently disabled " "Pin OTG_DATA\[9\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[9] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 222 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 148 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[10\] a permanently disabled " "Pin OTG_DATA\[10\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[10] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 222 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 149 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[11\] a permanently disabled " "Pin OTG_DATA\[11\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[11] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 222 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 150 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[12\] a permanently disabled " "Pin OTG_DATA\[12\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[12] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 222 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 151 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[13\] a permanently disabled " "Pin OTG_DATA\[13\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[13] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 222 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 152 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[14\] a permanently disabled " "Pin OTG_DATA\[14\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[14] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 222 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 153 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[15\] a permanently disabled " "Pin OTG_DATA\[15\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[15] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 222 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OTG_DATA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 154 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT a permanently disabled " "Pin SD_DAT has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { SD_DAT } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 244 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 385 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[0\] a permanently disabled " "Pin ENET_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ENET_DATA[0] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 269 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 123 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[1\] a permanently disabled " "Pin ENET_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ENET_DATA[1] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 269 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 124 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[2\] a permanently disabled " "Pin ENET_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ENET_DATA[2] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 269 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 125 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[3\] a permanently disabled " "Pin ENET_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ENET_DATA[3] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 269 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 126 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[4\] a permanently disabled " "Pin ENET_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ENET_DATA[4] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 269 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 127 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[5\] a permanently disabled " "Pin ENET_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ENET_DATA[5] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 269 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 128 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[6\] a permanently disabled " "Pin ENET_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ENET_DATA[6] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 269 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 129 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[7\] a permanently disabled " "Pin ENET_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ENET_DATA[7] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 269 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 130 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[8\] a permanently disabled " "Pin ENET_DATA\[8\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ENET_DATA[8] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 269 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 131 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[9\] a permanently disabled " "Pin ENET_DATA\[9\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ENET_DATA[9] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 269 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 132 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[10\] a permanently disabled " "Pin ENET_DATA\[10\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ENET_DATA[10] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 269 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 133 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[11\] a permanently disabled " "Pin ENET_DATA\[11\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ENET_DATA[11] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 269 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 134 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[12\] a permanently disabled " "Pin ENET_DATA\[12\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ENET_DATA[12] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 269 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 135 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[13\] a permanently disabled " "Pin ENET_DATA\[13\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ENET_DATA[13] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 269 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 136 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[14\] a permanently disabled " "Pin ENET_DATA\[14\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ENET_DATA[14] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 269 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 137 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[15\] a permanently disabled " "Pin ENET_DATA\[15\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ENET_DATA[15] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 269 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENET_DATA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 138 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 280 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 453 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 87 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 88 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 89 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 90 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 91 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 92 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 93 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 94 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 95 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 96 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 97 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 98 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 99 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 100 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 101 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 102 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 103 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 104 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 105 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 106 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 107 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 108 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 109 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 110 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 111 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 112 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 113 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 114 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 115 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 116 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 117 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 118 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 119 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 120 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 121 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 290 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 122 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 51 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 52 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 53 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 54 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 55 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 56 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 57 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 58 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 59 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 60 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 61 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 62 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 63 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 64 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 65 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 66 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 67 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 68 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 69 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 70 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 71 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 72 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 73 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 74 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 75 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 76 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 77 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 78 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 79 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 80 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 81 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 82 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 83 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 84 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 85 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 291 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_1[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/" { { 0 { 0 ""} 0 86 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1649873915474 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1 1649873915474 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.fit.smsg " "Generated suppressed messages file C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1649873915738 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4948 " "Peak virtual memory: 4948 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1649873916140 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 13 23:48:36 2022 " "Processing ended: Wed Apr 13 23:48:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1649873916140 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1649873916140 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1649873916140 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1649873916140 ""}
