
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns -0.04

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns -0.02

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack -0.02

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.07 source latency state$_DFF_PP0_/CK ^
  -0.07 target latency product[15]$_DFFE_PP0P_/CK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by core_clock)
Endpoint: start_r$_DFF_PP0_ (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    2.19    0.00    0.00    0.20 v rst (in)
                                         rst (net)
                  0.00    0.00    0.20 v input2/A (CLKBUF_X3)
     1   22.22    0.02    0.04    0.24 v input2/Z (CLKBUF_X3)
                                         net3 (net)
                  0.02    0.01    0.25 v _505_/A (INV_X8)
    19   56.29    0.02    0.03    0.28 ^ _505_/ZN (INV_X8)
                                         _001_ (net)
                  0.02    0.01    0.28 ^ start_r$_DFF_PP0_/RN (DFFR_X1)
                                  0.28   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   19.61    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.13    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_0__f_clk/A (CLKBUF_X3)
    12   16.74    0.02    0.04    0.07 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk (net)
                  0.02    0.00    0.07 ^ start_r$_DFF_PP0_/CK (DFFR_X1)
                          0.00    0.07   clock reconvergence pessimism
                          0.21    0.28   library removal time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.28   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)


Startpoint: done$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: state$_DFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   19.61    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.13    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_0__f_clk/A (CLKBUF_X3)
    12   16.74    0.02    0.04    0.07 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk (net)
                  0.02    0.00    0.07 ^ done$_DFFE_PP0P_/CK (DFFR_X2)
     1    1.89    0.01    0.08    0.15 ^ done$_DFFE_PP0P_/QN (DFFR_X2)
                                         _000_ (net)
                  0.01    0.00    0.15 ^ _428_/B1 (AOI21_X1)
     1    1.72    0.01    0.01    0.16 v _428_/ZN (AOI21_X1)
                                         _023_ (net)
                  0.01    0.00    0.16 v _429_/A (INV_X1)
     1    1.65    0.01    0.01    0.17 ^ _429_/ZN (INV_X1)
                                         _423_ (net)
                  0.01    0.00    0.17 ^ state$_DFF_PP0_/D (DFFR_X1)
                                  0.17   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   19.61    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.13    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_0__f_clk/A (CLKBUF_X3)
    12   16.74    0.02    0.04    0.07 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk (net)
                  0.02    0.00    0.07 ^ state$_DFF_PP0_/CK (DFFR_X1)
                          0.00    0.07   clock reconvergence pessimism
                          0.01    0.08   library hold time
                                  0.08   data required time
-----------------------------------------------------------------------------
                                  0.08   data required time
                                 -0.17   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by core_clock)
Endpoint: start_r$_DFF_PP0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    2.19    0.00    0.00    0.20 v rst (in)
                                         rst (net)
                  0.00    0.00    0.20 v input2/A (CLKBUF_X3)
     1   22.22    0.02    0.04    0.24 v input2/Z (CLKBUF_X3)
                                         net3 (net)
                  0.02    0.01    0.25 v _505_/A (INV_X8)
    19   56.29    0.02    0.03    0.28 ^ _505_/ZN (INV_X8)
                                         _001_ (net)
                  0.02    0.01    0.28 ^ start_r$_DFF_PP0_/RN (DFFR_X1)
                                  0.28   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1   19.61    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.13    0.01    0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    1.03 ^ clkbuf_1_0__f_clk/A (CLKBUF_X3)
    12   16.74    0.02    0.04    1.07 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk (net)
                  0.02    0.00    1.07 ^ start_r$_DFF_PP0_/CK (DFFR_X1)
                          0.00    1.07   clock reconvergence pessimism
                          0.06    1.13   library recovery time
                                  1.13   data required time
-----------------------------------------------------------------------------
                                  1.13   data required time
                                 -0.28   data arrival time
-----------------------------------------------------------------------------
                                  0.84   slack (MET)


Startpoint: multiplier[1] (input port clocked by core_clock)
Endpoint: product[15]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     2   24.37    0.00    0.00    0.20 ^ multiplier[1] (in)
                                         multiplier[1] (net)
                  0.01    0.01    0.21 ^ _434_/A (BUF_X8)
     5   11.63    0.01    0.02    0.23 ^ _434_/Z (BUF_X8)
                                         _027_ (net)
                  0.01    0.00    0.23 ^ _554_/A (XOR2_X2)
     1    3.88    0.02    0.05    0.28 ^ _554_/Z (XOR2_X2)
                                         _040_ (net)
                  0.02    0.00    0.28 ^ _555_/A2 (AND2_X4)
     2    7.74    0.01    0.03    0.31 ^ _555_/ZN (AND2_X4)
                                         _369_ (net)
                  0.01    0.00    0.31 ^ _729_/B (HA_X1)
     1    3.54    0.03    0.05    0.36 ^ _729_/S (HA_X1)
                                         _380_ (net)
                  0.03    0.00    0.36 ^ _568_/A (INV_X2)
     4   14.70    0.01    0.02    0.39 v _568_/ZN (INV_X2)
                                         _239_ (net)
                  0.01    0.00    0.39 v _692_/B (FA_X1)
     1    3.29    0.01    0.12    0.51 ^ _692_/S (FA_X1)
                                         _261_ (net)
                  0.01    0.00    0.51 ^ _694_/CI (FA_X1)
     1    3.21    0.02    0.09    0.60 v _694_/S (FA_X1)
                                         _269_ (net)
                  0.02    0.00    0.60 v _695_/CI (FA_X1)
     1    3.64    0.01    0.12    0.72 ^ _695_/S (FA_X1)
                                         _272_ (net)
                  0.01    0.00    0.72 ^ _540_/A (INV_X2)
     1    3.64    0.01    0.01    0.73 v _540_/ZN (INV_X2)
                                         _388_ (net)
                  0.01    0.00    0.73 v _733_/B (HA_X1)
     4    5.66    0.02    0.06    0.79 v _733_/S (HA_X1)
                                         _391_ (net)
                  0.02    0.00    0.79 v _596_/A2 (NAND3_X1)
     1    1.83    0.01    0.02    0.81 ^ _596_/ZN (NAND3_X1)
                                         _062_ (net)
                  0.01    0.00    0.81 ^ _597_/A2 (NAND2_X1)
     1    3.76    0.01    0.02    0.83 v _597_/ZN (NAND2_X1)
                                         _063_ (net)
                  0.01    0.00    0.83 v _600_/B (AOI211_X2)
     3    9.61    0.06    0.09    0.92 ^ _600_/ZN (AOI211_X2)
                                         _066_ (net)
                  0.06    0.00    0.92 ^ _644_/B2 (AOI221_X2)
     1    2.73    0.02    0.03    0.95 v _644_/ZN (AOI221_X2)
                                         _106_ (net)
                  0.02    0.00    0.95 v _645_/A (XNOR2_X1)
     1    1.32    0.01    0.04    1.00 v _645_/ZN (XNOR2_X1)
                                         _107_ (net)
                  0.01    0.00    1.00 v _646_/B (MUX2_X1)
     1    1.21    0.01    0.06    1.05 v _646_/Z (MUX2_X1)
                                         _009_ (net)
                  0.01    0.00    1.05 v product[15]$_DFFE_PP0P_/D (DFFR_X2)
                                  1.05   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1   19.61    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.13    0.01    0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    1.03 ^ clkbuf_1_0__f_clk/A (CLKBUF_X3)
    12   16.74    0.02    0.04    1.07 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk (net)
                  0.02    0.00    1.07 ^ product[15]$_DFFE_PP0P_/CK (DFFR_X2)
                          0.00    1.07   clock reconvergence pessimism
                         -0.04    1.03   library setup time
                                  1.03   data required time
-----------------------------------------------------------------------------
                                  1.03   data required time
                                 -1.05   data arrival time
-----------------------------------------------------------------------------
                                 -0.02   slack (VIOLATED)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by core_clock)
Endpoint: start_r$_DFF_PP0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    2.19    0.00    0.00    0.20 v rst (in)
                                         rst (net)
                  0.00    0.00    0.20 v input2/A (CLKBUF_X3)
     1   22.22    0.02    0.04    0.24 v input2/Z (CLKBUF_X3)
                                         net3 (net)
                  0.02    0.01    0.25 v _505_/A (INV_X8)
    19   56.29    0.02    0.03    0.28 ^ _505_/ZN (INV_X8)
                                         _001_ (net)
                  0.02    0.01    0.28 ^ start_r$_DFF_PP0_/RN (DFFR_X1)
                                  0.28   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1   19.61    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.13    0.01    0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    1.03 ^ clkbuf_1_0__f_clk/A (CLKBUF_X3)
    12   16.74    0.02    0.04    1.07 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk (net)
                  0.02    0.00    1.07 ^ start_r$_DFF_PP0_/CK (DFFR_X1)
                          0.00    1.07   clock reconvergence pessimism
                          0.06    1.13   library recovery time
                                  1.13   data required time
-----------------------------------------------------------------------------
                                  1.13   data required time
                                 -0.28   data arrival time
-----------------------------------------------------------------------------
                                  0.84   slack (MET)


Startpoint: multiplier[1] (input port clocked by core_clock)
Endpoint: product[15]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     2   24.37    0.00    0.00    0.20 ^ multiplier[1] (in)
                                         multiplier[1] (net)
                  0.01    0.01    0.21 ^ _434_/A (BUF_X8)
     5   11.63    0.01    0.02    0.23 ^ _434_/Z (BUF_X8)
                                         _027_ (net)
                  0.01    0.00    0.23 ^ _554_/A (XOR2_X2)
     1    3.88    0.02    0.05    0.28 ^ _554_/Z (XOR2_X2)
                                         _040_ (net)
                  0.02    0.00    0.28 ^ _555_/A2 (AND2_X4)
     2    7.74    0.01    0.03    0.31 ^ _555_/ZN (AND2_X4)
                                         _369_ (net)
                  0.01    0.00    0.31 ^ _729_/B (HA_X1)
     1    3.54    0.03    0.05    0.36 ^ _729_/S (HA_X1)
                                         _380_ (net)
                  0.03    0.00    0.36 ^ _568_/A (INV_X2)
     4   14.70    0.01    0.02    0.39 v _568_/ZN (INV_X2)
                                         _239_ (net)
                  0.01    0.00    0.39 v _692_/B (FA_X1)
     1    3.29    0.01    0.12    0.51 ^ _692_/S (FA_X1)
                                         _261_ (net)
                  0.01    0.00    0.51 ^ _694_/CI (FA_X1)
     1    3.21    0.02    0.09    0.60 v _694_/S (FA_X1)
                                         _269_ (net)
                  0.02    0.00    0.60 v _695_/CI (FA_X1)
     1    3.64    0.01    0.12    0.72 ^ _695_/S (FA_X1)
                                         _272_ (net)
                  0.01    0.00    0.72 ^ _540_/A (INV_X2)
     1    3.64    0.01    0.01    0.73 v _540_/ZN (INV_X2)
                                         _388_ (net)
                  0.01    0.00    0.73 v _733_/B (HA_X1)
     4    5.66    0.02    0.06    0.79 v _733_/S (HA_X1)
                                         _391_ (net)
                  0.02    0.00    0.79 v _596_/A2 (NAND3_X1)
     1    1.83    0.01    0.02    0.81 ^ _596_/ZN (NAND3_X1)
                                         _062_ (net)
                  0.01    0.00    0.81 ^ _597_/A2 (NAND2_X1)
     1    3.76    0.01    0.02    0.83 v _597_/ZN (NAND2_X1)
                                         _063_ (net)
                  0.01    0.00    0.83 v _600_/B (AOI211_X2)
     3    9.61    0.06    0.09    0.92 ^ _600_/ZN (AOI211_X2)
                                         _066_ (net)
                  0.06    0.00    0.92 ^ _644_/B2 (AOI221_X2)
     1    2.73    0.02    0.03    0.95 v _644_/ZN (AOI221_X2)
                                         _106_ (net)
                  0.02    0.00    0.95 v _645_/A (XNOR2_X1)
     1    1.32    0.01    0.04    1.00 v _645_/ZN (XNOR2_X1)
                                         _107_ (net)
                  0.01    0.00    1.00 v _646_/B (MUX2_X1)
     1    1.21    0.01    0.06    1.05 v _646_/Z (MUX2_X1)
                                         _009_ (net)
                  0.01    0.00    1.05 v product[15]$_DFFE_PP0P_/D (DFFR_X2)
                                  1.05   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1   19.61    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.13    0.01    0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    1.03 ^ clkbuf_1_0__f_clk/A (CLKBUF_X3)
    12   16.74    0.02    0.04    1.07 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk (net)
                  0.02    0.00    1.07 ^ product[15]$_DFFE_PP0P_/CK (DFFR_X2)
                          0.00    1.07   clock reconvergence pessimism
                         -0.04    1.03   library setup time
                                  1.03   data required time
-----------------------------------------------------------------------------
                                  1.03   data required time
                                 -1.05   data arrival time
-----------------------------------------------------------------------------
                                 -0.02   slack (VIOLATED)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
0.13888779282569885

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6996

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
11.66254711151123

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
13.809200286865234

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8445

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 2

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: state$_DFF_PP0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: product[13]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ state$_DFF_PP0_/CK (DFFR_X1)
   0.09    0.16 v state$_DFF_PP0_/Q (DFFR_X1)
   0.03    0.19 ^ _424_/ZN (INV_X1)
   0.05    0.24 ^ _425_/ZN (AND2_X1)
   0.04    0.27 ^ _426_/Z (BUF_X4)
   0.04    0.31 ^ _427_/Z (BUF_X4)
   0.06    0.37 v _619_/Z (MUX2_X1)
   0.00    0.37 v product[13]$_DFFE_PP0P_/D (DFFR_X2)
           0.37   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    1.07 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
   0.00    1.07 ^ product[13]$_DFFE_PP0P_/CK (DFFR_X2)
   0.00    1.07   clock reconvergence pessimism
  -0.04    1.03   library setup time
           1.03   data required time
---------------------------------------------------------
           1.03   data required time
          -0.37   data arrival time
---------------------------------------------------------
           0.66   slack (MET)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: done$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: state$_DFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ done$_DFFE_PP0P_/CK (DFFR_X2)
   0.08    0.15 ^ done$_DFFE_PP0P_/QN (DFFR_X2)
   0.01    0.16 v _428_/ZN (AOI21_X1)
   0.01    0.17 ^ _429_/ZN (INV_X1)
   0.00    0.17 ^ state$_DFF_PP0_/D (DFFR_X1)
           0.17   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ state$_DFF_PP0_/CK (DFFR_X1)
   0.00    0.07   clock reconvergence pessimism
   0.01    0.08   library hold time
           0.08   data required time
---------------------------------------------------------
           0.08   data required time
          -0.17   data arrival time
---------------------------------------------------------
           0.10   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
0.0699

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
0.0699

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
1.0547

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
-0.0214

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
-2.029013

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.54e-04   1.41e-04   2.30e-06   4.97e-04  21.5%
Combinational          9.55e-04   7.63e-04   1.37e-05   1.73e-03  74.9%
Clock                  3.76e-05   4.56e-05   1.49e-07   8.33e-05   3.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.35e-03   9.50e-04   1.61e-05   2.31e-03 100.0%
                          58.2%      41.1%       0.7%
