INFO: [VRFC 10-163] Analyzing VHDL file "E:/01. Engineering UOM/2. Second Semester/3. CS1050 - Computer Organization and Digital Design/2. Labs/Mux_8_way_4_bit_1/Mux_8_way_4_bit_1.srcs/sources_1/new/Mux_8_way_4_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_8_way_4_bit
INFO: [VRFC 10-163] Analyzing VHDL file "E:/01. Engineering UOM/2. Second Semester/3. CS1050 - Computer Organization and Digital Design/2. Labs/Mux_8_way_4_bit_1/Mux_8_way_4_bit_1.srcs/sim_1/new/Mux_8_way_Sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_8_way_Sim
