{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 02 14:21:25 2021 " "Info: Processing started: Tue Mar 02 14:21:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off dataBus -c dataBus --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off dataBus -c dataBus --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk " "Info: Assuming node \"Clk\" is an undefined clock" {  } { { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 4 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clk register r1\[4\] register r3\[4\] 486.85 MHz 2.054 ns Internal " "Info: Clock \"Clk\" has Internal fmax of 486.85 MHz between source register \"r1\[4\]\" and destination register \"r3\[4\]\" (period= 2.054 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.870 ns + Longest register register " "Info: + Longest register to register delay is 1.870 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns r1\[4\] 1 REG LCFF_X31_Y1_N27 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y1_N27; Fanout = 2; REG Node = 'r1\[4\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { r1[4] } "NODE_NAME" } } { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.505 ns) + CELL(0.053 ns) 0.558 ns bus_Reg\[4\]~41 2 COMB LCCOMB_X31_Y1_N10 1 " "Info: 2: + IC(0.505 ns) + CELL(0.053 ns) = 0.558 ns; Loc. = LCCOMB_X31_Y1_N10; Fanout = 1; COMB Node = 'bus_Reg\[4\]~41'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.558 ns" { r1[4] bus_Reg[4]~41 } "NODE_NAME" } } { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.053 ns) 0.811 ns bus_Reg\[4\]~42 3 COMB LCCOMB_X31_Y1_N26 4 " "Info: 3: + IC(0.200 ns) + CELL(0.053 ns) = 0.811 ns; Loc. = LCCOMB_X31_Y1_N26; Fanout = 4; COMB Node = 'bus_Reg\[4\]~42'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.253 ns" { bus_Reg[4]~41 bus_Reg[4]~42 } "NODE_NAME" } } { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.750 ns) + CELL(0.309 ns) 1.870 ns r3\[4\] 4 REG LCFF_X31_Y1_N11 2 " "Info: 4: + IC(0.750 ns) + CELL(0.309 ns) = 1.870 ns; Loc. = LCFF_X31_Y1_N11; Fanout = 2; REG Node = 'r3\[4\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.059 ns" { bus_Reg[4]~42 r3[4] } "NODE_NAME" } } { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.415 ns ( 22.19 % ) " "Info: Total cell delay = 0.415 ns ( 22.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.455 ns ( 77.81 % ) " "Info: Total interconnect delay = 1.455 ns ( 77.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.870 ns" { r1[4] bus_Reg[4]~41 bus_Reg[4]~42 r3[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "1.870 ns" { r1[4] {} bus_Reg[4]~41 {} bus_Reg[4]~42 {} r3[4] {} } { 0.000ns 0.505ns 0.200ns 0.750ns } { 0.000ns 0.053ns 0.053ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.492 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk\" to destination register is 2.492 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clk~clkctrl 2 COMB CLKCTRL_G3 25 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'Clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.618 ns) 2.492 ns r3\[4\] 3 REG LCFF_X31_Y1_N11 2 " "Info: 3: + IC(0.677 ns) + CELL(0.618 ns) = 2.492 ns; Loc. = LCFF_X31_Y1_N11; Fanout = 2; REG Node = 'r3\[4\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { Clk~clkctrl r3[4] } "NODE_NAME" } } { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.07 % ) " "Info: Total cell delay = 1.472 ns ( 59.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.020 ns ( 40.93 % ) " "Info: Total interconnect delay = 1.020 ns ( 40.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.492 ns" { Clk Clk~clkctrl r3[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.492 ns" { Clk {} Clk~combout {} Clk~clkctrl {} r3[4] {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 2.492 ns - Longest register " "Info: - Longest clock path from clock \"Clk\" to source register is 2.492 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clk~clkctrl 2 COMB CLKCTRL_G3 25 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'Clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.618 ns) 2.492 ns r1\[4\] 3 REG LCFF_X31_Y1_N27 2 " "Info: 3: + IC(0.677 ns) + CELL(0.618 ns) = 2.492 ns; Loc. = LCFF_X31_Y1_N27; Fanout = 2; REG Node = 'r1\[4\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { Clk~clkctrl r1[4] } "NODE_NAME" } } { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.07 % ) " "Info: Total cell delay = 1.472 ns ( 59.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.020 ns ( 40.93 % ) " "Info: Total interconnect delay = 1.020 ns ( 40.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.492 ns" { Clk Clk~clkctrl r1[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.492 ns" { Clk {} Clk~combout {} Clk~clkctrl {} r1[4] {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.492 ns" { Clk Clk~clkctrl r3[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.492 ns" { Clk {} Clk~combout {} Clk~clkctrl {} r3[4] {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.492 ns" { Clk Clk~clkctrl r1[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.492 ns" { Clk {} Clk~combout {} Clk~clkctrl {} r1[4] {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.870 ns" { r1[4] bus_Reg[4]~41 bus_Reg[4]~42 r3[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "1.870 ns" { r1[4] {} bus_Reg[4]~41 {} bus_Reg[4]~42 {} r3[4] {} } { 0.000ns 0.505ns 0.200ns 0.750ns } { 0.000ns 0.053ns 0.053ns 0.309ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.492 ns" { Clk Clk~clkctrl r3[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.492 ns" { Clk {} Clk~combout {} Clk~clkctrl {} r3[4] {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.492 ns" { Clk Clk~clkctrl r1[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.492 ns" { Clk {} Clk~combout {} Clk~clkctrl {} r1[4] {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "r3\[4\] sw_bus Clk 5.834 ns register " "Info: tsu for register \"r3\[4\]\" (data pin = \"sw_bus\", clock pin = \"Clk\") is 5.834 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.236 ns + Longest pin register " "Info: + Longest pin to register delay is 8.236 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns sw_bus 1 PIN PIN_B6 13 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_B6; Fanout = 13; PIN Node = 'sw_bus'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_bus } "NODE_NAME" } } { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.151 ns) + CELL(0.228 ns) 6.236 ns bus_Reg\[0\]~36 2 COMB LCCOMB_X31_Y1_N18 7 " "Info: 2: + IC(5.151 ns) + CELL(0.228 ns) = 6.236 ns; Loc. = LCCOMB_X31_Y1_N18; Fanout = 7; COMB Node = 'bus_Reg\[0\]~36'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.379 ns" { sw_bus bus_Reg[0]~36 } "NODE_NAME" } } { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.575 ns) + CELL(0.366 ns) 7.177 ns bus_Reg\[4\]~42 3 COMB LCCOMB_X31_Y1_N26 4 " "Info: 3: + IC(0.575 ns) + CELL(0.366 ns) = 7.177 ns; Loc. = LCCOMB_X31_Y1_N26; Fanout = 4; COMB Node = 'bus_Reg\[4\]~42'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.941 ns" { bus_Reg[0]~36 bus_Reg[4]~42 } "NODE_NAME" } } { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.750 ns) + CELL(0.309 ns) 8.236 ns r3\[4\] 4 REG LCFF_X31_Y1_N11 2 " "Info: 4: + IC(0.750 ns) + CELL(0.309 ns) = 8.236 ns; Loc. = LCFF_X31_Y1_N11; Fanout = 2; REG Node = 'r3\[4\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.059 ns" { bus_Reg[4]~42 r3[4] } "NODE_NAME" } } { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.760 ns ( 21.37 % ) " "Info: Total cell delay = 1.760 ns ( 21.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.476 ns ( 78.63 % ) " "Info: Total interconnect delay = 6.476 ns ( 78.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.236 ns" { sw_bus bus_Reg[0]~36 bus_Reg[4]~42 r3[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.236 ns" { sw_bus {} sw_bus~combout {} bus_Reg[0]~36 {} bus_Reg[4]~42 {} r3[4] {} } { 0.000ns 0.000ns 5.151ns 0.575ns 0.750ns } { 0.000ns 0.857ns 0.228ns 0.366ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.492 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk\" to destination register is 2.492 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clk~clkctrl 2 COMB CLKCTRL_G3 25 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'Clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.618 ns) 2.492 ns r3\[4\] 3 REG LCFF_X31_Y1_N11 2 " "Info: 3: + IC(0.677 ns) + CELL(0.618 ns) = 2.492 ns; Loc. = LCFF_X31_Y1_N11; Fanout = 2; REG Node = 'r3\[4\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { Clk~clkctrl r3[4] } "NODE_NAME" } } { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.07 % ) " "Info: Total cell delay = 1.472 ns ( 59.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.020 ns ( 40.93 % ) " "Info: Total interconnect delay = 1.020 ns ( 40.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.492 ns" { Clk Clk~clkctrl r3[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.492 ns" { Clk {} Clk~combout {} Clk~clkctrl {} r3[4] {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.236 ns" { sw_bus bus_Reg[0]~36 bus_Reg[4]~42 r3[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.236 ns" { sw_bus {} sw_bus~combout {} bus_Reg[0]~36 {} bus_Reg[4]~42 {} r3[4] {} } { 0.000ns 0.000ns 5.151ns 0.575ns 0.750ns } { 0.000ns 0.857ns 0.228ns 0.366ns 0.309ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.492 ns" { Clk Clk~clkctrl r3[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.492 ns" { Clk {} Clk~combout {} Clk~clkctrl {} r3[4] {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk l\[3\] r3\[3\] 7.727 ns register " "Info: tco from clock \"Clk\" to destination pin \"l\[3\]\" through register \"r3\[3\]\" is 7.727 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 2.492 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to source register is 2.492 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clk~clkctrl 2 COMB CLKCTRL_G3 25 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'Clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.618 ns) 2.492 ns r3\[3\] 3 REG LCFF_X31_Y1_N19 2 " "Info: 3: + IC(0.677 ns) + CELL(0.618 ns) = 2.492 ns; Loc. = LCFF_X31_Y1_N19; Fanout = 2; REG Node = 'r3\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { Clk~clkctrl r3[3] } "NODE_NAME" } } { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.07 % ) " "Info: Total cell delay = 1.472 ns ( 59.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.020 ns ( 40.93 % ) " "Info: Total interconnect delay = 1.020 ns ( 40.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.492 ns" { Clk Clk~clkctrl r3[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.492 ns" { Clk {} Clk~combout {} Clk~clkctrl {} r3[3] {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.141 ns + Longest register pin " "Info: + Longest register to pin delay is 5.141 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns r3\[3\] 1 REG LCFF_X31_Y1_N19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y1_N19; Fanout = 2; REG Node = 'r3\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { r3[3] } "NODE_NAME" } } { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.230 ns) + CELL(0.154 ns) 0.384 ns bus_Reg\[3\]~43 2 COMB LCCOMB_X31_Y1_N2 1 " "Info: 2: + IC(0.230 ns) + CELL(0.154 ns) = 0.384 ns; Loc. = LCCOMB_X31_Y1_N2; Fanout = 1; COMB Node = 'bus_Reg\[3\]~43'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.384 ns" { r3[3] bus_Reg[3]~43 } "NODE_NAME" } } { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.053 ns) 0.807 ns bus_Reg\[3\]~44 3 COMB LCCOMB_X31_Y1_N22 4 " "Info: 3: + IC(0.370 ns) + CELL(0.053 ns) = 0.807 ns; Loc. = LCCOMB_X31_Y1_N22; Fanout = 4; COMB Node = 'bus_Reg\[3\]~44'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.423 ns" { bus_Reg[3]~43 bus_Reg[3]~44 } "NODE_NAME" } } { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.342 ns) + CELL(1.992 ns) 5.141 ns l\[3\] 4 PIN PIN_A5 0 " "Info: 4: + IC(2.342 ns) + CELL(1.992 ns) = 5.141 ns; Loc. = PIN_A5; Fanout = 0; PIN Node = 'l\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.334 ns" { bus_Reg[3]~44 l[3] } "NODE_NAME" } } { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.199 ns ( 42.77 % ) " "Info: Total cell delay = 2.199 ns ( 42.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.942 ns ( 57.23 % ) " "Info: Total interconnect delay = 2.942 ns ( 57.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.141 ns" { r3[3] bus_Reg[3]~43 bus_Reg[3]~44 l[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.141 ns" { r3[3] {} bus_Reg[3]~43 {} bus_Reg[3]~44 {} l[3] {} } { 0.000ns 0.230ns 0.370ns 2.342ns } { 0.000ns 0.154ns 0.053ns 1.992ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.492 ns" { Clk Clk~clkctrl r3[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.492 ns" { Clk {} Clk~combout {} Clk~clkctrl {} r3[3] {} } { 0.000ns 0.000ns 0.343ns 0.677ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.141 ns" { r3[3] bus_Reg[3]~43 bus_Reg[3]~44 l[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.141 ns" { r3[3] {} bus_Reg[3]~43 {} bus_Reg[3]~44 {} l[3] {} } { 0.000ns 0.230ns 0.370ns 2.342ns } { 0.000ns 0.154ns 0.053ns 1.992ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "sw_bus l\[3\] 11.392 ns Longest " "Info: Longest tpd from source pin \"sw_bus\" to destination pin \"l\[3\]\" is 11.392 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns sw_bus 1 PIN PIN_B6 13 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_B6; Fanout = 13; PIN Node = 'sw_bus'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_bus } "NODE_NAME" } } { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.151 ns) + CELL(0.228 ns) 6.236 ns bus_Reg\[0\]~36 2 COMB LCCOMB_X31_Y1_N18 7 " "Info: 2: + IC(5.151 ns) + CELL(0.228 ns) = 6.236 ns; Loc. = LCCOMB_X31_Y1_N18; Fanout = 7; COMB Node = 'bus_Reg\[0\]~36'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.379 ns" { sw_bus bus_Reg[0]~36 } "NODE_NAME" } } { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.272 ns) 7.058 ns bus_Reg\[3\]~44 3 COMB LCCOMB_X31_Y1_N22 4 " "Info: 3: + IC(0.550 ns) + CELL(0.272 ns) = 7.058 ns; Loc. = LCCOMB_X31_Y1_N22; Fanout = 4; COMB Node = 'bus_Reg\[3\]~44'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.822 ns" { bus_Reg[0]~36 bus_Reg[3]~44 } "NODE_NAME" } } { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.342 ns) + CELL(1.992 ns) 11.392 ns l\[3\] 4 PIN PIN_A5 0 " "Info: 4: + IC(2.342 ns) + CELL(1.992 ns) = 11.392 ns; Loc. = PIN_A5; Fanout = 0; PIN Node = 'l\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.334 ns" { bus_Reg[3]~44 l[3] } "NODE_NAME" } } { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.349 ns ( 29.40 % ) " "Info: Total cell delay = 3.349 ns ( 29.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.043 ns ( 70.60 % ) " "Info: Total interconnect delay = 8.043 ns ( 70.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "11.392 ns" { sw_bus bus_Reg[0]~36 bus_Reg[3]~44 l[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "11.392 ns" { sw_bus {} sw_bus~combout {} bus_Reg[0]~36 {} bus_Reg[3]~44 {} l[3] {} } { 0.000ns 0.000ns 5.151ns 0.550ns 2.342ns } { 0.000ns 0.857ns 0.228ns 0.272ns 1.992ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "r3\[6\] k\[6\] Clk -2.844 ns register " "Info: th for register \"r3\[6\]\" (data pin = \"k\[6\]\", clock pin = \"Clk\") is -2.844 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.490 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to destination register is 2.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns Clk~clkctrl 2 COMB CLKCTRL_G3 25 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'Clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.618 ns) 2.490 ns r3\[6\] 3 REG LCFF_X30_Y1_N19 2 " "Info: 3: + IC(0.675 ns) + CELL(0.618 ns) = 2.490 ns; Loc. = LCFF_X30_Y1_N19; Fanout = 2; REG Node = 'r3\[6\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { Clk~clkctrl r3[6] } "NODE_NAME" } } { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.12 % ) " "Info: Total cell delay = 1.472 ns ( 59.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.018 ns ( 40.88 % ) " "Info: Total interconnect delay = 1.018 ns ( 40.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { Clk Clk~clkctrl r3[6] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { Clk {} Clk~combout {} Clk~clkctrl {} r3[6] {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.483 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns k\[6\] 1 PIN PIN_V8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V8; Fanout = 1; PIN Node = 'k\[6\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { k[6] } "NODE_NAME" } } { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.974 ns) + CELL(0.272 ns) 5.073 ns bus_Reg\[6\]~52 2 COMB LCCOMB_X30_Y1_N10 1 " "Info: 2: + IC(3.974 ns) + CELL(0.272 ns) = 5.073 ns; Loc. = LCCOMB_X30_Y1_N10; Fanout = 1; COMB Node = 'bus_Reg\[6\]~52'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.246 ns" { k[6] bus_Reg[6]~52 } "NODE_NAME" } } { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.202 ns) + CELL(0.053 ns) 5.328 ns bus_Reg\[6\]~38 3 COMB LCCOMB_X30_Y1_N18 4 " "Info: 3: + IC(0.202 ns) + CELL(0.053 ns) = 5.328 ns; Loc. = LCCOMB_X30_Y1_N18; Fanout = 4; COMB Node = 'bus_Reg\[6\]~38'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.255 ns" { bus_Reg[6]~52 bus_Reg[6]~38 } "NODE_NAME" } } { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.483 ns r3\[6\] 4 REG LCFF_X30_Y1_N19 2 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 5.483 ns; Loc. = LCFF_X30_Y1_N19; Fanout = 2; REG Node = 'r3\[6\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { bus_Reg[6]~38 r3[6] } "NODE_NAME" } } { "dataBus.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/新建文件夹/dataBus.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.307 ns ( 23.84 % ) " "Info: Total cell delay = 1.307 ns ( 23.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.176 ns ( 76.16 % ) " "Info: Total interconnect delay = 4.176 ns ( 76.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.483 ns" { k[6] bus_Reg[6]~52 bus_Reg[6]~38 r3[6] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.483 ns" { k[6] {} k[6]~combout {} bus_Reg[6]~52 {} bus_Reg[6]~38 {} r3[6] {} } { 0.000ns 0.000ns 3.974ns 0.202ns 0.000ns } { 0.000ns 0.827ns 0.272ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { Clk Clk~clkctrl r3[6] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { Clk {} Clk~combout {} Clk~clkctrl {} r3[6] {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.483 ns" { k[6] bus_Reg[6]~52 bus_Reg[6]~38 r3[6] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.483 ns" { k[6] {} k[6]~combout {} bus_Reg[6]~52 {} bus_Reg[6]~38 {} r3[6] {} } { 0.000ns 0.000ns 3.974ns 0.202ns 0.000ns } { 0.000ns 0.827ns 0.272ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 02 14:21:25 2021 " "Info: Processing ended: Tue Mar 02 14:21:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
