HelpInfo,D:\Microsemi\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,D:\Microsemi\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:andgate
Implementation;Synthesis||null||@N: Running in 64-bit mode||andgate.srr(11);liberoaction://cross_probe/hdl/file/'D:\Codes_MEB\All_programs\A3PE1500\andgate_evalboard\synthesis\andgate.srr'/linenumber/11||null;null
Implementation;Synthesis||null||@N: Running in 64-bit mode||andgate.srr(15);liberoaction://cross_probe/hdl/file/'D:\Codes_MEB\All_programs\A3PE1500\andgate_evalboard\synthesis\andgate.srr'/linenumber/15||null;null
Implementation;Synthesis|| CG364 ||@N: Synthesizing module andgate in library work.||andgate.srr(26);liberoaction://cross_probe/hdl/file/'D:\Codes_MEB\All_programs\A3PE1500\andgate_evalboard\synthesis\andgate.srr'/linenumber/26||and_gate.v(13);liberoaction://cross_probe/hdl/file/'D:\Codes_MEB\All_programs\A3PE1500\andgate_evalboard\hdl\and_gate.v'/linenumber/13
Implementation;Synthesis||null||@N: Running in 64-bit mode||andgate.srr(38);liberoaction://cross_probe/hdl/file/'D:\Codes_MEB\All_programs\A3PE1500\andgate_evalboard\synthesis\andgate.srr'/linenumber/38||null;null
Implementation;Synthesis||null||@N: Running in 64-bit mode||andgate.srr(59);liberoaction://cross_probe/hdl/file/'D:\Codes_MEB\All_programs\A3PE1500\andgate_evalboard\synthesis\andgate.srr'/linenumber/59||null;null
Implementation;Synthesis|| MF248 ||@N: Running in 64-bit mode.||andgate.srr(82);liberoaction://cross_probe/hdl/file/'D:\Codes_MEB\All_programs\A3PE1500\andgate_evalboard\synthesis\andgate.srr'/linenumber/82||null;null
Implementation;Synthesis|| MF667 ||@N: Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)||andgate.srr(83);liberoaction://cross_probe/hdl/file/'D:\Codes_MEB\All_programs\A3PE1500\andgate_evalboard\synthesis\andgate.srr'/linenumber/83||null;null
Implementation;Synthesis|| BN225 ||@N: Writing default property annotation file D:\Codes_MEB\All_programs\A3PE1500\andgate_evalboard\synthesis\andgate.sap.||andgate.srr(104);liberoaction://cross_probe/hdl/file/'D:\Codes_MEB\All_programs\A3PE1500\andgate_evalboard\synthesis\andgate.srr'/linenumber/104||null;null
Implementation;Synthesis|| MF248 ||@N: Running in 64-bit mode.||andgate.srr(131);liberoaction://cross_probe/hdl/file/'D:\Codes_MEB\All_programs\A3PE1500\andgate_evalboard\synthesis\andgate.srr'/linenumber/131||null;null
Implementation;Synthesis|| MF667 ||@N: Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)||andgate.srr(132);liberoaction://cross_probe/hdl/file/'D:\Codes_MEB\All_programs\A3PE1500\andgate_evalboard\synthesis\andgate.srr'/linenumber/132||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||andgate.srr(237);liberoaction://cross_probe/hdl/file/'D:\Codes_MEB\All_programs\A3PE1500\andgate_evalboard\synthesis\andgate.srr'/linenumber/237||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||andgate.srr(239);liberoaction://cross_probe/hdl/file/'D:\Codes_MEB\All_programs\A3PE1500\andgate_evalboard\synthesis\andgate.srr'/linenumber/239||null;null
Implementation;Compile;RootName:andgate
