// Seed: 705174310
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  input id_21;
  inout id_20;
  input id_19;
  inout id_18;
  output id_17;
  output id_16;
  input id_15;
  output id_14;
  inout id_13;
  input id_12;
  inout id_11;
  inout id_10;
  output id_9;
  inout id_8;
  output id_7;
  input id_6;
  inout id_5;
  input id_4;
  input id_3;
  inout id_2;
  input id_1;
  logic id_21;
  logic id_22 = id_15;
  assign id_13 = 0 - id_6;
  type_26 id_23 (
      .id_0(1),
      .id_1(1'h0),
      .id_2(1)
  );
endmodule
