<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>sumod.h source code [netbsd/sys/external/bsd/drm2/dist/drm/radeon/sumod.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/external/bsd/drm2/dist/drm/radeon/sumod.h'; var root_path = '../../../../../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../../../..'>netbsd</a>/<a href='../../../../../..'>sys</a>/<a href='../../../../..'>external</a>/<a href='../../../..'>bsd</a>/<a href='../../..'>drm2</a>/<a href='../..'>dist</a>/<a href='..'>drm</a>/<a href='./'>radeon</a>/<a href='sumod.h.html'>sumod.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: sumod.h,v 1.2 2018/08/27 04:58:36 riastradh Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright 2012 Advanced Micro Devices, Inc.</i></td></tr>
<tr><th id="5">5</th><td><i> *</i></td></tr>
<tr><th id="6">6</th><td><i> * Permission is hereby granted, free of charge, to any person obtaining a</i></td></tr>
<tr><th id="7">7</th><td><i> * copy of this software and associated documentation files (the "Software"),</i></td></tr>
<tr><th id="8">8</th><td><i> * to deal in the Software without restriction, including without limitation</i></td></tr>
<tr><th id="9">9</th><td><i> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</i></td></tr>
<tr><th id="10">10</th><td><i> * and/or sell copies of the Software, and to permit persons to whom the</i></td></tr>
<tr><th id="11">11</th><td><i> * Software is furnished to do so, subject to the following conditions:</i></td></tr>
<tr><th id="12">12</th><td><i> *</i></td></tr>
<tr><th id="13">13</th><td><i> * The above copyright notice and this permission notice shall be included in</i></td></tr>
<tr><th id="14">14</th><td><i> * all copies or substantial portions of the Software.</i></td></tr>
<tr><th id="15">15</th><td><i> *</i></td></tr>
<tr><th id="16">16</th><td><i> * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</i></td></tr>
<tr><th id="17">17</th><td><i> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</i></td></tr>
<tr><th id="18">18</th><td><i> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</i></td></tr>
<tr><th id="19">19</th><td><i> * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</i></td></tr>
<tr><th id="20">20</th><td><i> * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</i></td></tr>
<tr><th id="21">21</th><td><i> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</i></td></tr>
<tr><th id="22">22</th><td><i> * OTHER DEALINGS IN THE SOFTWARE.</i></td></tr>
<tr><th id="23">23</th><td><i> *</i></td></tr>
<tr><th id="24">24</th><td><i> * Authors: Alex Deucher</i></td></tr>
<tr><th id="25">25</th><td><i> */</i></td></tr>
<tr><th id="26">26</th><td><u>#<span data-ppcond="26">ifndef</span> <span class="macro" data-ref="_M/_SUMOD_H_">_SUMOD_H_</span></u></td></tr>
<tr><th id="27">27</th><td><u>#define <dfn class="macro" id="_M/_SUMOD_H_" data-ref="_M/_SUMOD_H_">_SUMOD_H_</dfn></u></td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><i>/* pm registers */</i></td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><i>/* rcu */</i></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/RCU_FW_VERSION" data-ref="_M/RCU_FW_VERSION">RCU_FW_VERSION</dfn>                                  0x30c</u></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/RCU_PWR_GATING_SEQ0" data-ref="_M/RCU_PWR_GATING_SEQ0">RCU_PWR_GATING_SEQ0</dfn>                             0x408</u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/RCU_PWR_GATING_SEQ1" data-ref="_M/RCU_PWR_GATING_SEQ1">RCU_PWR_GATING_SEQ1</dfn>                             0x40c</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/RCU_PWR_GATING_CNTL" data-ref="_M/RCU_PWR_GATING_CNTL">RCU_PWR_GATING_CNTL</dfn>                             0x410</u></td></tr>
<tr><th id="37">37</th><td><u>#       define <dfn class="macro" id="_M/PWR_GATING_EN" data-ref="_M/PWR_GATING_EN">PWR_GATING_EN</dfn>                            (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="38">38</th><td><u>#       define <dfn class="macro" id="_M/RSVD_MASK" data-ref="_M/RSVD_MASK">RSVD_MASK</dfn>                                (0x3 &lt;&lt; 1)</u></td></tr>
<tr><th id="39">39</th><td><u>#       define <dfn class="macro" id="_M/PCV" data-ref="_M/PCV">PCV</dfn>(x)                                   ((x) &lt;&lt; 3)</u></td></tr>
<tr><th id="40">40</th><td><u>#       define <dfn class="macro" id="_M/PCV_MASK" data-ref="_M/PCV_MASK">PCV_MASK</dfn>                                 (0x1f &lt;&lt; 3)</u></td></tr>
<tr><th id="41">41</th><td><u>#       define <dfn class="macro" id="_M/PCV_SHIFT" data-ref="_M/PCV_SHIFT">PCV_SHIFT</dfn>                                3</u></td></tr>
<tr><th id="42">42</th><td><u>#       define <dfn class="macro" id="_M/PCP" data-ref="_M/PCP">PCP</dfn>(x)                                   ((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="43">43</th><td><u>#       define <dfn class="macro" id="_M/PCP_MASK" data-ref="_M/PCP_MASK">PCP_MASK</dfn>                                 (0xf &lt;&lt; 8)</u></td></tr>
<tr><th id="44">44</th><td><u>#       define <dfn class="macro" id="_M/PCP_SHIFT" data-ref="_M/PCP_SHIFT">PCP_SHIFT</dfn>                                8</u></td></tr>
<tr><th id="45">45</th><td><u>#       define <dfn class="macro" id="_M/RPW" data-ref="_M/RPW">RPW</dfn>(x)                                   ((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="46">46</th><td><u>#       define <dfn class="macro" id="_M/RPW_MASK" data-ref="_M/RPW_MASK">RPW_MASK</dfn>                                 (0xf &lt;&lt; 16)</u></td></tr>
<tr><th id="47">47</th><td><u>#       define <dfn class="macro" id="_M/RPW_SHIFT" data-ref="_M/RPW_SHIFT">RPW_SHIFT</dfn>                                16</u></td></tr>
<tr><th id="48">48</th><td><u>#       define <dfn class="macro" id="_M/ID" data-ref="_M/ID">ID</dfn>(x)                                    ((x) &lt;&lt; 24)</u></td></tr>
<tr><th id="49">49</th><td><u>#       define <dfn class="macro" id="_M/ID_MASK" data-ref="_M/ID_MASK">ID_MASK</dfn>                                  (0xf &lt;&lt; 24)</u></td></tr>
<tr><th id="50">50</th><td><u>#       define <dfn class="macro" id="_M/ID_SHIFT" data-ref="_M/ID_SHIFT">ID_SHIFT</dfn>                                 24</u></td></tr>
<tr><th id="51">51</th><td><u>#       define <dfn class="macro" id="_M/PGS" data-ref="_M/PGS">PGS</dfn>(x)                                   ((x) &lt;&lt; 28)</u></td></tr>
<tr><th id="52">52</th><td><u>#       define <dfn class="macro" id="_M/PGS_MASK" data-ref="_M/PGS_MASK">PGS_MASK</dfn>                                 (0xf &lt;&lt; 28)</u></td></tr>
<tr><th id="53">53</th><td><u>#       define <dfn class="macro" id="_M/PGS_SHIFT" data-ref="_M/PGS_SHIFT">PGS_SHIFT</dfn>                                28</u></td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/RCU_ALTVDDNB_NOTIFY" data-ref="_M/RCU_ALTVDDNB_NOTIFY">RCU_ALTVDDNB_NOTIFY</dfn>                             0x430</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/RCU_LCLK_SCALING_CNTL" data-ref="_M/RCU_LCLK_SCALING_CNTL">RCU_LCLK_SCALING_CNTL</dfn>                           0x434</u></td></tr>
<tr><th id="57">57</th><td><u>#       define <dfn class="macro" id="_M/LCLK_SCALING_EN" data-ref="_M/LCLK_SCALING_EN">LCLK_SCALING_EN</dfn>                          (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="58">58</th><td><u>#       define <dfn class="macro" id="_M/LCLK_SCALING_TYPE" data-ref="_M/LCLK_SCALING_TYPE">LCLK_SCALING_TYPE</dfn>                        (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="59">59</th><td><u>#       define <dfn class="macro" id="_M/LCLK_SCALING_TIMER_PRESCALER" data-ref="_M/LCLK_SCALING_TIMER_PRESCALER">LCLK_SCALING_TIMER_PRESCALER</dfn>(x)          ((x) &lt;&lt; 4)</u></td></tr>
<tr><th id="60">60</th><td><u>#       define <dfn class="macro" id="_M/LCLK_SCALING_TIMER_PRESCALER_MASK" data-ref="_M/LCLK_SCALING_TIMER_PRESCALER_MASK">LCLK_SCALING_TIMER_PRESCALER_MASK</dfn>        (0xf &lt;&lt; 4)</u></td></tr>
<tr><th id="61">61</th><td><u>#       define <dfn class="macro" id="_M/LCLK_SCALING_TIMER_PRESCALER_SHIFT" data-ref="_M/LCLK_SCALING_TIMER_PRESCALER_SHIFT">LCLK_SCALING_TIMER_PRESCALER_SHIFT</dfn>       4</u></td></tr>
<tr><th id="62">62</th><td><u>#       define <dfn class="macro" id="_M/LCLK_SCALING_TIMER_PERIOD" data-ref="_M/LCLK_SCALING_TIMER_PERIOD">LCLK_SCALING_TIMER_PERIOD</dfn>(x)             ((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="63">63</th><td><u>#       define <dfn class="macro" id="_M/LCLK_SCALING_TIMER_PERIOD_MASK" data-ref="_M/LCLK_SCALING_TIMER_PERIOD_MASK">LCLK_SCALING_TIMER_PERIOD_MASK</dfn>           (0xf &lt;&lt; 16)</u></td></tr>
<tr><th id="64">64</th><td><u>#       define <dfn class="macro" id="_M/LCLK_SCALING_TIMER_PERIOD_SHIFT" data-ref="_M/LCLK_SCALING_TIMER_PERIOD_SHIFT">LCLK_SCALING_TIMER_PERIOD_SHIFT</dfn>          16</u></td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/RCU_PWR_GATING_CNTL_2" data-ref="_M/RCU_PWR_GATING_CNTL_2">RCU_PWR_GATING_CNTL_2</dfn>                           0x4a0</u></td></tr>
<tr><th id="67">67</th><td><u>#       define <dfn class="macro" id="_M/MPPU" data-ref="_M/MPPU">MPPU</dfn>(x)                                  ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="68">68</th><td><u>#       define <dfn class="macro" id="_M/MPPU_MASK" data-ref="_M/MPPU_MASK">MPPU_MASK</dfn>                                (0xffff &lt;&lt; 0)</u></td></tr>
<tr><th id="69">69</th><td><u>#       define <dfn class="macro" id="_M/MPPU_SHIFT" data-ref="_M/MPPU_SHIFT">MPPU_SHIFT</dfn>                               0</u></td></tr>
<tr><th id="70">70</th><td><u>#       define <dfn class="macro" id="_M/MPPD" data-ref="_M/MPPD">MPPD</dfn>(x)                                  ((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="71">71</th><td><u>#       define <dfn class="macro" id="_M/MPPD_MASK" data-ref="_M/MPPD_MASK">MPPD_MASK</dfn>                                (0xffff &lt;&lt; 16)</u></td></tr>
<tr><th id="72">72</th><td><u>#       define <dfn class="macro" id="_M/MPPD_SHIFT" data-ref="_M/MPPD_SHIFT">MPPD_SHIFT</dfn>                               16</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/RCU_PWR_GATING_CNTL_3" data-ref="_M/RCU_PWR_GATING_CNTL_3">RCU_PWR_GATING_CNTL_3</dfn>                           0x4a4</u></td></tr>
<tr><th id="74">74</th><td><u>#       define <dfn class="macro" id="_M/DPPU" data-ref="_M/DPPU">DPPU</dfn>(x)                                  ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="75">75</th><td><u>#       define <dfn class="macro" id="_M/DPPU_MASK" data-ref="_M/DPPU_MASK">DPPU_MASK</dfn>                                (0xffff &lt;&lt; 0)</u></td></tr>
<tr><th id="76">76</th><td><u>#       define <dfn class="macro" id="_M/DPPU_SHIFT" data-ref="_M/DPPU_SHIFT">DPPU_SHIFT</dfn>                               0</u></td></tr>
<tr><th id="77">77</th><td><u>#       define <dfn class="macro" id="_M/DPPD" data-ref="_M/DPPD">DPPD</dfn>(x)                                  ((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="78">78</th><td><u>#       define <dfn class="macro" id="_M/DPPD_MASK" data-ref="_M/DPPD_MASK">DPPD_MASK</dfn>                                (0xffff &lt;&lt; 16)</u></td></tr>
<tr><th id="79">79</th><td><u>#       define <dfn class="macro" id="_M/DPPD_SHIFT" data-ref="_M/DPPD_SHIFT">DPPD_SHIFT</dfn>                               16</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/RCU_PWR_GATING_CNTL_4" data-ref="_M/RCU_PWR_GATING_CNTL_4">RCU_PWR_GATING_CNTL_4</dfn>                           0x4a8</u></td></tr>
<tr><th id="81">81</th><td><u>#       define <dfn class="macro" id="_M/RT" data-ref="_M/RT">RT</dfn>(x)                                    ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="82">82</th><td><u>#       define <dfn class="macro" id="_M/RT_MASK" data-ref="_M/RT_MASK">RT_MASK</dfn>                                  (0xffff &lt;&lt; 0)</u></td></tr>
<tr><th id="83">83</th><td><u>#       define <dfn class="macro" id="_M/RT_SHIFT" data-ref="_M/RT_SHIFT">RT_SHIFT</dfn>                                 0</u></td></tr>
<tr><th id="84">84</th><td><u>#       define <dfn class="macro" id="_M/IT" data-ref="_M/IT">IT</dfn>(x)                                    ((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="85">85</th><td><u>#       define <dfn class="macro" id="_M/IT_MASK" data-ref="_M/IT_MASK">IT_MASK</dfn>                                  (0xffff &lt;&lt; 16)</u></td></tr>
<tr><th id="86">86</th><td><u>#       define <dfn class="macro" id="_M/IT_SHIFT" data-ref="_M/IT_SHIFT">IT_SHIFT</dfn>                                 16</u></td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td><i>/* yes these two have the same address */</i></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/RCU_PWR_GATING_CNTL_5" data-ref="_M/RCU_PWR_GATING_CNTL_5">RCU_PWR_GATING_CNTL_5</dfn>                           0x504</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/RCU_GPU_BOOST_DISABLE" data-ref="_M/RCU_GPU_BOOST_DISABLE">RCU_GPU_BOOST_DISABLE</dfn>                           0x508</u></td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/MCU_M3ARB_INDEX" data-ref="_M/MCU_M3ARB_INDEX">MCU_M3ARB_INDEX</dfn>                                 0x504</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/MCU_M3ARB_PARAMS" data-ref="_M/MCU_M3ARB_PARAMS">MCU_M3ARB_PARAMS</dfn>                                0x508</u></td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/RCU_GNB_PWR_REP_TIMER_CNTL" data-ref="_M/RCU_GNB_PWR_REP_TIMER_CNTL">RCU_GNB_PWR_REP_TIMER_CNTL</dfn>                      0x50C</u></td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/RCU_SclkDpmTdpLimit01" data-ref="_M/RCU_SclkDpmTdpLimit01">RCU_SclkDpmTdpLimit01</dfn>                           0x514</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/RCU_SclkDpmTdpLimit23" data-ref="_M/RCU_SclkDpmTdpLimit23">RCU_SclkDpmTdpLimit23</dfn>                           0x518</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/RCU_SclkDpmTdpLimit47" data-ref="_M/RCU_SclkDpmTdpLimit47">RCU_SclkDpmTdpLimit47</dfn>                           0x51C</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/RCU_SclkDpmTdpLimitPG" data-ref="_M/RCU_SclkDpmTdpLimitPG">RCU_SclkDpmTdpLimitPG</dfn>                           0x520</u></td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/GNB_TDP_LIMIT" data-ref="_M/GNB_TDP_LIMIT">GNB_TDP_LIMIT</dfn>                                   0x540</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/RCU_BOOST_MARGIN" data-ref="_M/RCU_BOOST_MARGIN">RCU_BOOST_MARGIN</dfn>                                0x544</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/RCU_THROTTLE_MARGIN" data-ref="_M/RCU_THROTTLE_MARGIN">RCU_THROTTLE_MARGIN</dfn>                             0x548</u></td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/SMU_PCIE_PG_ARGS" data-ref="_M/SMU_PCIE_PG_ARGS">SMU_PCIE_PG_ARGS</dfn>                                0x58C</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/SMU_PCIE_PG_ARGS_2" data-ref="_M/SMU_PCIE_PG_ARGS_2">SMU_PCIE_PG_ARGS_2</dfn>                              0x598</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/SMU_PCIE_PG_ARGS_3" data-ref="_M/SMU_PCIE_PG_ARGS_3">SMU_PCIE_PG_ARGS_3</dfn>                              0x59C</u></td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td><i>/* mmio */</i></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/RCU_STATUS" data-ref="_M/RCU_STATUS">RCU_STATUS</dfn>                                      0x11c</u></td></tr>
<tr><th id="112">112</th><td><u>#       define <dfn class="macro" id="_M/GMC_PWR_GATER_BUSY" data-ref="_M/GMC_PWR_GATER_BUSY">GMC_PWR_GATER_BUSY</dfn>                       (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="113">113</th><td><u>#       define <dfn class="macro" id="_M/GFX_PWR_GATER_BUSY" data-ref="_M/GFX_PWR_GATER_BUSY">GFX_PWR_GATER_BUSY</dfn>                       (1 &lt;&lt; 9)</u></td></tr>
<tr><th id="114">114</th><td><u>#       define <dfn class="macro" id="_M/UVD_PWR_GATER_BUSY" data-ref="_M/UVD_PWR_GATER_BUSY">UVD_PWR_GATER_BUSY</dfn>                       (1 &lt;&lt; 10)</u></td></tr>
<tr><th id="115">115</th><td><u>#       define <dfn class="macro" id="_M/PCIE_PWR_GATER_BUSY" data-ref="_M/PCIE_PWR_GATER_BUSY">PCIE_PWR_GATER_BUSY</dfn>                      (1 &lt;&lt; 11)</u></td></tr>
<tr><th id="116">116</th><td><u>#       define <dfn class="macro" id="_M/GMC_PWR_GATER_STATE" data-ref="_M/GMC_PWR_GATER_STATE">GMC_PWR_GATER_STATE</dfn>                      (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="117">117</th><td><u>#       define <dfn class="macro" id="_M/GFX_PWR_GATER_STATE" data-ref="_M/GFX_PWR_GATER_STATE">GFX_PWR_GATER_STATE</dfn>                      (1 &lt;&lt; 13)</u></td></tr>
<tr><th id="118">118</th><td><u>#       define <dfn class="macro" id="_M/UVD_PWR_GATER_STATE" data-ref="_M/UVD_PWR_GATER_STATE">UVD_PWR_GATER_STATE</dfn>                      (1 &lt;&lt; 14)</u></td></tr>
<tr><th id="119">119</th><td><u>#       define <dfn class="macro" id="_M/PCIE_PWR_GATER_STATE" data-ref="_M/PCIE_PWR_GATER_STATE">PCIE_PWR_GATER_STATE</dfn>                     (1 &lt;&lt; 15)</u></td></tr>
<tr><th id="120">120</th><td><u>#       define <dfn class="macro" id="_M/GFX1_PWR_GATER_BUSY" data-ref="_M/GFX1_PWR_GATER_BUSY">GFX1_PWR_GATER_BUSY</dfn>                      (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="121">121</th><td><u>#       define <dfn class="macro" id="_M/GFX2_PWR_GATER_BUSY" data-ref="_M/GFX2_PWR_GATER_BUSY">GFX2_PWR_GATER_BUSY</dfn>                      (1 &lt;&lt; 17)</u></td></tr>
<tr><th id="122">122</th><td><u>#       define <dfn class="macro" id="_M/GFX1_PWR_GATER_STATE" data-ref="_M/GFX1_PWR_GATER_STATE">GFX1_PWR_GATER_STATE</dfn>                     (1 &lt;&lt; 18)</u></td></tr>
<tr><th id="123">123</th><td><u>#       define <dfn class="macro" id="_M/GFX2_PWR_GATER_STATE" data-ref="_M/GFX2_PWR_GATER_STATE">GFX2_PWR_GATER_STATE</dfn>                     (1 &lt;&lt; 19)</u></td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/GFX_INT_REQ" data-ref="_M/GFX_INT_REQ">GFX_INT_REQ</dfn>                                     0x120</u></td></tr>
<tr><th id="126">126</th><td><u>#       define <dfn class="macro" id="_M/INT_REQ" data-ref="_M/INT_REQ">INT_REQ</dfn>                                  (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="127">127</th><td><u>#       define <dfn class="macro" id="_M/SERV_INDEX" data-ref="_M/SERV_INDEX">SERV_INDEX</dfn>(x)                            ((x) &lt;&lt; 1)</u></td></tr>
<tr><th id="128">128</th><td><u>#       define <dfn class="macro" id="_M/SERV_INDEX_MASK" data-ref="_M/SERV_INDEX_MASK">SERV_INDEX_MASK</dfn>                          (0xff &lt;&lt; 1)</u></td></tr>
<tr><th id="129">129</th><td><u>#       define <dfn class="macro" id="_M/SERV_INDEX_SHIFT" data-ref="_M/SERV_INDEX_SHIFT">SERV_INDEX_SHIFT</dfn>                         1</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/GFX_INT_STATUS" data-ref="_M/GFX_INT_STATUS">GFX_INT_STATUS</dfn>                                  0x124</u></td></tr>
<tr><th id="131">131</th><td><u>#       define <dfn class="macro" id="_M/INT_ACK" data-ref="_M/INT_ACK">INT_ACK</dfn>                                  (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="132">132</th><td><u>#       define <dfn class="macro" id="_M/INT_DONE" data-ref="_M/INT_DONE">INT_DONE</dfn>                                 (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/CG_SCLK_CNTL" data-ref="_M/CG_SCLK_CNTL">CG_SCLK_CNTL</dfn>                                    0x600</u></td></tr>
<tr><th id="135">135</th><td><u>#       define <dfn class="macro" id="_M/SCLK_DIVIDER" data-ref="_M/SCLK_DIVIDER">SCLK_DIVIDER</dfn>(x)                          ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="136">136</th><td><u>#       define <dfn class="macro" id="_M/SCLK_DIVIDER_MASK" data-ref="_M/SCLK_DIVIDER_MASK">SCLK_DIVIDER_MASK</dfn>                        (0x7f &lt;&lt; 0)</u></td></tr>
<tr><th id="137">137</th><td><u>#       define <dfn class="macro" id="_M/SCLK_DIVIDER_SHIFT" data-ref="_M/SCLK_DIVIDER_SHIFT">SCLK_DIVIDER_SHIFT</dfn>                       0</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/CG_SCLK_STATUS" data-ref="_M/CG_SCLK_STATUS">CG_SCLK_STATUS</dfn>                                  0x604</u></td></tr>
<tr><th id="139">139</th><td><u>#       define <dfn class="macro" id="_M/SCLK_OVERCLK_DETECT" data-ref="_M/SCLK_OVERCLK_DETECT">SCLK_OVERCLK_DETECT</dfn>                      (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/CG_DCLK_CNTL" data-ref="_M/CG_DCLK_CNTL">CG_DCLK_CNTL</dfn>                                    0x610</u></td></tr>
<tr><th id="142">142</th><td><u>#       define <dfn class="macro" id="_M/DCLK_DIVIDER_MASK" data-ref="_M/DCLK_DIVIDER_MASK">DCLK_DIVIDER_MASK</dfn>                        0x7f</u></td></tr>
<tr><th id="143">143</th><td><u>#       define <dfn class="macro" id="_M/DCLK_DIR_CNTL_EN" data-ref="_M/DCLK_DIR_CNTL_EN">DCLK_DIR_CNTL_EN</dfn>                         (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/CG_DCLK_STATUS" data-ref="_M/CG_DCLK_STATUS">CG_DCLK_STATUS</dfn>                                  0x614</u></td></tr>
<tr><th id="145">145</th><td><u>#       define <dfn class="macro" id="_M/DCLK_STATUS" data-ref="_M/DCLK_STATUS">DCLK_STATUS</dfn>                              (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/CG_VCLK_CNTL" data-ref="_M/CG_VCLK_CNTL">CG_VCLK_CNTL</dfn>                                    0x618</u></td></tr>
<tr><th id="147">147</th><td><u>#       define <dfn class="macro" id="_M/VCLK_DIVIDER_MASK" data-ref="_M/VCLK_DIVIDER_MASK">VCLK_DIVIDER_MASK</dfn>                        0x7f</u></td></tr>
<tr><th id="148">148</th><td><u>#       define <dfn class="macro" id="_M/VCLK_DIR_CNTL_EN" data-ref="_M/VCLK_DIR_CNTL_EN">VCLK_DIR_CNTL_EN</dfn>                         (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/CG_VCLK_STATUS" data-ref="_M/CG_VCLK_STATUS">CG_VCLK_STATUS</dfn>                                  0x61c</u></td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/GENERAL_PWRMGT" data-ref="_M/GENERAL_PWRMGT">GENERAL_PWRMGT</dfn>                                  0x63c</u></td></tr>
<tr><th id="152">152</th><td><u>#       define <dfn class="macro" id="_M/STATIC_PM_EN" data-ref="_M/STATIC_PM_EN">STATIC_PM_EN</dfn>                             (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/SCLK_PWRMGT_CNTL" data-ref="_M/SCLK_PWRMGT_CNTL">SCLK_PWRMGT_CNTL</dfn>                                0x644</u></td></tr>
<tr><th id="155">155</th><td><u>#       define <dfn class="macro" id="_M/SCLK_PWRMGT_OFF" data-ref="_M/SCLK_PWRMGT_OFF">SCLK_PWRMGT_OFF</dfn>                          (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="156">156</th><td><u>#       define <dfn class="macro" id="_M/SCLK_LOW_D1" data-ref="_M/SCLK_LOW_D1">SCLK_LOW_D1</dfn>                              (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="157">157</th><td><u>#       define <dfn class="macro" id="_M/FIR_RESET" data-ref="_M/FIR_RESET">FIR_RESET</dfn>                                (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="158">158</th><td><u>#       define <dfn class="macro" id="_M/FIR_FORCE_TREND_SEL" data-ref="_M/FIR_FORCE_TREND_SEL">FIR_FORCE_TREND_SEL</dfn>                      (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="159">159</th><td><u>#       define <dfn class="macro" id="_M/FIR_TREND_MODE" data-ref="_M/FIR_TREND_MODE">FIR_TREND_MODE</dfn>                           (1 &lt;&lt; 6)</u></td></tr>
<tr><th id="160">160</th><td><u>#       define <dfn class="macro" id="_M/DYN_GFX_CLK_OFF_EN" data-ref="_M/DYN_GFX_CLK_OFF_EN">DYN_GFX_CLK_OFF_EN</dfn>                       (1 &lt;&lt; 7)</u></td></tr>
<tr><th id="161">161</th><td><u>#       define <dfn class="macro" id="_M/GFX_CLK_FORCE_ON" data-ref="_M/GFX_CLK_FORCE_ON">GFX_CLK_FORCE_ON</dfn>                         (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="162">162</th><td><u>#       define <dfn class="macro" id="_M/GFX_CLK_REQUEST_OFF" data-ref="_M/GFX_CLK_REQUEST_OFF">GFX_CLK_REQUEST_OFF</dfn>                      (1 &lt;&lt; 9)</u></td></tr>
<tr><th id="163">163</th><td><u>#       define <dfn class="macro" id="_M/GFX_CLK_FORCE_OFF" data-ref="_M/GFX_CLK_FORCE_OFF">GFX_CLK_FORCE_OFF</dfn>                        (1 &lt;&lt; 10)</u></td></tr>
<tr><th id="164">164</th><td><u>#       define <dfn class="macro" id="_M/GFX_CLK_OFF_ACPI_D1" data-ref="_M/GFX_CLK_OFF_ACPI_D1">GFX_CLK_OFF_ACPI_D1</dfn>                      (1 &lt;&lt; 11)</u></td></tr>
<tr><th id="165">165</th><td><u>#       define <dfn class="macro" id="_M/GFX_CLK_OFF_ACPI_D2" data-ref="_M/GFX_CLK_OFF_ACPI_D2">GFX_CLK_OFF_ACPI_D2</dfn>                      (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="166">166</th><td><u>#       define <dfn class="macro" id="_M/GFX_CLK_OFF_ACPI_D3" data-ref="_M/GFX_CLK_OFF_ACPI_D3">GFX_CLK_OFF_ACPI_D3</dfn>                      (1 &lt;&lt; 13)</u></td></tr>
<tr><th id="167">167</th><td><u>#       define <dfn class="macro" id="_M/GFX_VOLTAGE_CHANGE_EN" data-ref="_M/GFX_VOLTAGE_CHANGE_EN">GFX_VOLTAGE_CHANGE_EN</dfn>                    (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="168">168</th><td><u>#       define <dfn class="macro" id="_M/GFX_VOLTAGE_CHANGE_MODE" data-ref="_M/GFX_VOLTAGE_CHANGE_MODE">GFX_VOLTAGE_CHANGE_MODE</dfn>                  (1 &lt;&lt; 17)</u></td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/TARGET_AND_CURRENT_PROFILE_INDEX" data-ref="_M/TARGET_AND_CURRENT_PROFILE_INDEX">TARGET_AND_CURRENT_PROFILE_INDEX</dfn>                0x66c</u></td></tr>
<tr><th id="171">171</th><td><u>#       define <dfn class="macro" id="_M/TARG_SCLK_INDEX" data-ref="_M/TARG_SCLK_INDEX">TARG_SCLK_INDEX</dfn>(x)                       ((x) &lt;&lt; 6)</u></td></tr>
<tr><th id="172">172</th><td><u>#       define <dfn class="macro" id="_M/TARG_SCLK_INDEX_MASK" data-ref="_M/TARG_SCLK_INDEX_MASK">TARG_SCLK_INDEX_MASK</dfn>                     (0x7 &lt;&lt; 6)</u></td></tr>
<tr><th id="173">173</th><td><u>#       define <dfn class="macro" id="_M/TARG_SCLK_INDEX_SHIFT" data-ref="_M/TARG_SCLK_INDEX_SHIFT">TARG_SCLK_INDEX_SHIFT</dfn>                    6</u></td></tr>
<tr><th id="174">174</th><td><u>#       define <dfn class="macro" id="_M/CURR_SCLK_INDEX" data-ref="_M/CURR_SCLK_INDEX">CURR_SCLK_INDEX</dfn>(x)                       ((x) &lt;&lt; 9)</u></td></tr>
<tr><th id="175">175</th><td><u>#       define <dfn class="macro" id="_M/CURR_SCLK_INDEX_MASK" data-ref="_M/CURR_SCLK_INDEX_MASK">CURR_SCLK_INDEX_MASK</dfn>                     (0x7 &lt;&lt; 9)</u></td></tr>
<tr><th id="176">176</th><td><u>#       define <dfn class="macro" id="_M/CURR_SCLK_INDEX_SHIFT" data-ref="_M/CURR_SCLK_INDEX_SHIFT">CURR_SCLK_INDEX_SHIFT</dfn>                    9</u></td></tr>
<tr><th id="177">177</th><td><u>#       define <dfn class="macro" id="_M/TARG_INDEX" data-ref="_M/TARG_INDEX">TARG_INDEX</dfn>(x)                            ((x) &lt;&lt; 12)</u></td></tr>
<tr><th id="178">178</th><td><u>#       define <dfn class="macro" id="_M/TARG_INDEX_MASK" data-ref="_M/TARG_INDEX_MASK">TARG_INDEX_MASK</dfn>                          (0x7 &lt;&lt; 12)</u></td></tr>
<tr><th id="179">179</th><td><u>#       define <dfn class="macro" id="_M/TARG_INDEX_SHIFT" data-ref="_M/TARG_INDEX_SHIFT">TARG_INDEX_SHIFT</dfn>                         12</u></td></tr>
<tr><th id="180">180</th><td><u>#       define <dfn class="macro" id="_M/CURR_INDEX" data-ref="_M/CURR_INDEX">CURR_INDEX</dfn>(x)                            ((x) &lt;&lt; 15)</u></td></tr>
<tr><th id="181">181</th><td><u>#       define <dfn class="macro" id="_M/CURR_INDEX_MASK" data-ref="_M/CURR_INDEX_MASK">CURR_INDEX_MASK</dfn>                          (0x7 &lt;&lt; 15)</u></td></tr>
<tr><th id="182">182</th><td><u>#       define <dfn class="macro" id="_M/CURR_INDEX_SHIFT" data-ref="_M/CURR_INDEX_SHIFT">CURR_INDEX_SHIFT</dfn>                         15</u></td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/CG_SCLK_DPM_CTRL" data-ref="_M/CG_SCLK_DPM_CTRL">CG_SCLK_DPM_CTRL</dfn>                                0x684</u></td></tr>
<tr><th id="185">185</th><td><u>#       define <dfn class="macro" id="_M/SCLK_FSTATE_0_DIV" data-ref="_M/SCLK_FSTATE_0_DIV">SCLK_FSTATE_0_DIV</dfn>(x)                     ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="186">186</th><td><u>#       define <dfn class="macro" id="_M/SCLK_FSTATE_0_DIV_MASK" data-ref="_M/SCLK_FSTATE_0_DIV_MASK">SCLK_FSTATE_0_DIV_MASK</dfn>                   (0x7f &lt;&lt; 0)</u></td></tr>
<tr><th id="187">187</th><td><u>#       define <dfn class="macro" id="_M/SCLK_FSTATE_0_DIV_SHIFT" data-ref="_M/SCLK_FSTATE_0_DIV_SHIFT">SCLK_FSTATE_0_DIV_SHIFT</dfn>                  0</u></td></tr>
<tr><th id="188">188</th><td><u>#       define <dfn class="macro" id="_M/SCLK_FSTATE_0_VLD" data-ref="_M/SCLK_FSTATE_0_VLD">SCLK_FSTATE_0_VLD</dfn>                        (1 &lt;&lt; 7)</u></td></tr>
<tr><th id="189">189</th><td><u>#       define <dfn class="macro" id="_M/SCLK_FSTATE_1_DIV" data-ref="_M/SCLK_FSTATE_1_DIV">SCLK_FSTATE_1_DIV</dfn>(x)                     ((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="190">190</th><td><u>#       define <dfn class="macro" id="_M/SCLK_FSTATE_1_DIV_MASK" data-ref="_M/SCLK_FSTATE_1_DIV_MASK">SCLK_FSTATE_1_DIV_MASK</dfn>                   (0x7f &lt;&lt; 8)</u></td></tr>
<tr><th id="191">191</th><td><u>#       define <dfn class="macro" id="_M/SCLK_FSTATE_1_DIV_SHIFT" data-ref="_M/SCLK_FSTATE_1_DIV_SHIFT">SCLK_FSTATE_1_DIV_SHIFT</dfn>                  8</u></td></tr>
<tr><th id="192">192</th><td><u>#       define <dfn class="macro" id="_M/SCLK_FSTATE_1_VLD" data-ref="_M/SCLK_FSTATE_1_VLD">SCLK_FSTATE_1_VLD</dfn>                        (1 &lt;&lt; 15)</u></td></tr>
<tr><th id="193">193</th><td><u>#       define <dfn class="macro" id="_M/SCLK_FSTATE_2_DIV" data-ref="_M/SCLK_FSTATE_2_DIV">SCLK_FSTATE_2_DIV</dfn>(x)                     ((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="194">194</th><td><u>#       define <dfn class="macro" id="_M/SCLK_FSTATE_2_DIV_MASK" data-ref="_M/SCLK_FSTATE_2_DIV_MASK">SCLK_FSTATE_2_DIV_MASK</dfn>                   (0x7f &lt;&lt; 16)</u></td></tr>
<tr><th id="195">195</th><td><u>#       define <dfn class="macro" id="_M/SCLK_FSTATE_2_DIV_SHIFT" data-ref="_M/SCLK_FSTATE_2_DIV_SHIFT">SCLK_FSTATE_2_DIV_SHIFT</dfn>                  16</u></td></tr>
<tr><th id="196">196</th><td><u>#       define <dfn class="macro" id="_M/SCLK_FSTATE_2_VLD" data-ref="_M/SCLK_FSTATE_2_VLD">SCLK_FSTATE_2_VLD</dfn>                        (1 &lt;&lt; 23)</u></td></tr>
<tr><th id="197">197</th><td><u>#       define <dfn class="macro" id="_M/SCLK_FSTATE_3_DIV" data-ref="_M/SCLK_FSTATE_3_DIV">SCLK_FSTATE_3_DIV</dfn>(x)                     ((x) &lt;&lt; 24)</u></td></tr>
<tr><th id="198">198</th><td><u>#       define <dfn class="macro" id="_M/SCLK_FSTATE_3_DIV_MASK" data-ref="_M/SCLK_FSTATE_3_DIV_MASK">SCLK_FSTATE_3_DIV_MASK</dfn>                   (0x7f &lt;&lt; 24)</u></td></tr>
<tr><th id="199">199</th><td><u>#       define <dfn class="macro" id="_M/SCLK_FSTATE_3_DIV_SHIFT" data-ref="_M/SCLK_FSTATE_3_DIV_SHIFT">SCLK_FSTATE_3_DIV_SHIFT</dfn>                  24</u></td></tr>
<tr><th id="200">200</th><td><u>#       define <dfn class="macro" id="_M/SCLK_FSTATE_3_VLD" data-ref="_M/SCLK_FSTATE_3_VLD">SCLK_FSTATE_3_VLD</dfn>                        (1 &lt;&lt; 31)</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/CG_SCLK_DPM_CTRL_2" data-ref="_M/CG_SCLK_DPM_CTRL_2">CG_SCLK_DPM_CTRL_2</dfn>                              0x688</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/CG_GCOOR" data-ref="_M/CG_GCOOR">CG_GCOOR</dfn>                                        0x68c</u></td></tr>
<tr><th id="203">203</th><td><u>#       define <dfn class="macro" id="_M/PHC" data-ref="_M/PHC">PHC</dfn>(x)                                   ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="204">204</th><td><u>#       define <dfn class="macro" id="_M/PHC_MASK" data-ref="_M/PHC_MASK">PHC_MASK</dfn>                                 (0x1f &lt;&lt; 0)</u></td></tr>
<tr><th id="205">205</th><td><u>#       define <dfn class="macro" id="_M/PHC_SHIFT" data-ref="_M/PHC_SHIFT">PHC_SHIFT</dfn>                                0</u></td></tr>
<tr><th id="206">206</th><td><u>#       define <dfn class="macro" id="_M/SDC" data-ref="_M/SDC">SDC</dfn>(x)                                   ((x) &lt;&lt; 9)</u></td></tr>
<tr><th id="207">207</th><td><u>#       define <dfn class="macro" id="_M/SDC_MASK" data-ref="_M/SDC_MASK">SDC_MASK</dfn>                                 (0x3ff &lt;&lt; 9)</u></td></tr>
<tr><th id="208">208</th><td><u>#       define <dfn class="macro" id="_M/SDC_SHIFT" data-ref="_M/SDC_SHIFT">SDC_SHIFT</dfn>                                9</u></td></tr>
<tr><th id="209">209</th><td><u>#       define <dfn class="macro" id="_M/SU" data-ref="_M/SU">SU</dfn>(x)                                    ((x) &lt;&lt; 23)</u></td></tr>
<tr><th id="210">210</th><td><u>#       define <dfn class="macro" id="_M/SU_MASK" data-ref="_M/SU_MASK">SU_MASK</dfn>                                  (0xf &lt;&lt; 23)</u></td></tr>
<tr><th id="211">211</th><td><u>#       define <dfn class="macro" id="_M/SU_SHIFT" data-ref="_M/SU_SHIFT">SU_SHIFT</dfn>                                 23</u></td></tr>
<tr><th id="212">212</th><td><u>#       define <dfn class="macro" id="_M/DIV_ID" data-ref="_M/DIV_ID">DIV_ID</dfn>(x)                                ((x) &lt;&lt; 28)</u></td></tr>
<tr><th id="213">213</th><td><u>#       define <dfn class="macro" id="_M/DIV_ID_MASK" data-ref="_M/DIV_ID_MASK">DIV_ID_MASK</dfn>                              (0x7 &lt;&lt; 28)</u></td></tr>
<tr><th id="214">214</th><td><u>#       define <dfn class="macro" id="_M/DIV_ID_SHIFT" data-ref="_M/DIV_ID_SHIFT">DIV_ID_SHIFT</dfn>                             28</u></td></tr>
<tr><th id="215">215</th><td></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/CG_FTV" data-ref="_M/CG_FTV">CG_FTV</dfn>                                          0x690</u></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/CG_FFCT_0" data-ref="_M/CG_FFCT_0">CG_FFCT_0</dfn>                                       0x694</u></td></tr>
<tr><th id="218">218</th><td><u>#       define <dfn class="macro" id="_M/UTC_0" data-ref="_M/UTC_0">UTC_0</dfn>(x)                                 ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="219">219</th><td><u>#       define <dfn class="macro" id="_M/UTC_0_MASK" data-ref="_M/UTC_0_MASK">UTC_0_MASK</dfn>                               (0x3ff &lt;&lt; 0)</u></td></tr>
<tr><th id="220">220</th><td><u>#       define <dfn class="macro" id="_M/UTC_0_SHIFT" data-ref="_M/UTC_0_SHIFT">UTC_0_SHIFT</dfn>                              0</u></td></tr>
<tr><th id="221">221</th><td><u>#       define <dfn class="macro" id="_M/DTC_0" data-ref="_M/DTC_0">DTC_0</dfn>(x)                                 ((x) &lt;&lt; 10)</u></td></tr>
<tr><th id="222">222</th><td><u>#       define <dfn class="macro" id="_M/DTC_0_MASK" data-ref="_M/DTC_0_MASK">DTC_0_MASK</dfn>                               (0x3ff &lt;&lt; 10)</u></td></tr>
<tr><th id="223">223</th><td><u>#       define <dfn class="macro" id="_M/DTC_0_SHIFT" data-ref="_M/DTC_0_SHIFT">DTC_0_SHIFT</dfn>                              10</u></td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td><u>#define <dfn class="macro" id="_M/CG_GIT" data-ref="_M/CG_GIT">CG_GIT</dfn>                                          0x6d8</u></td></tr>
<tr><th id="226">226</th><td><u>#       define <dfn class="macro" id="_M/CG_GICST" data-ref="_M/CG_GICST">CG_GICST</dfn>(x)                              ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="227">227</th><td><u>#       define <dfn class="macro" id="_M/CG_GICST_MASK" data-ref="_M/CG_GICST_MASK">CG_GICST_MASK</dfn>                            (0xffff &lt;&lt; 0)</u></td></tr>
<tr><th id="228">228</th><td><u>#       define <dfn class="macro" id="_M/CG_GICST_SHIFT" data-ref="_M/CG_GICST_SHIFT">CG_GICST_SHIFT</dfn>                           0</u></td></tr>
<tr><th id="229">229</th><td><u>#       define <dfn class="macro" id="_M/CG_GIPOT" data-ref="_M/CG_GIPOT">CG_GIPOT</dfn>(x)                              ((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="230">230</th><td><u>#       define <dfn class="macro" id="_M/CG_GIPOT_MASK" data-ref="_M/CG_GIPOT_MASK">CG_GIPOT_MASK</dfn>                            (0xffff &lt;&lt; 16)</u></td></tr>
<tr><th id="231">231</th><td><u>#       define <dfn class="macro" id="_M/CG_GIPOT_SHIFT" data-ref="_M/CG_GIPOT_SHIFT">CG_GIPOT_SHIFT</dfn>                           16</u></td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/CG_SCLK_DPM_CTRL_3" data-ref="_M/CG_SCLK_DPM_CTRL_3">CG_SCLK_DPM_CTRL_3</dfn>                              0x6e0</u></td></tr>
<tr><th id="234">234</th><td><u>#       define <dfn class="macro" id="_M/FORCE_SCLK_STATE" data-ref="_M/FORCE_SCLK_STATE">FORCE_SCLK_STATE</dfn>(x)                      ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="235">235</th><td><u>#       define <dfn class="macro" id="_M/FORCE_SCLK_STATE_MASK" data-ref="_M/FORCE_SCLK_STATE_MASK">FORCE_SCLK_STATE_MASK</dfn>                    (0x7 &lt;&lt; 0)</u></td></tr>
<tr><th id="236">236</th><td><u>#       define <dfn class="macro" id="_M/FORCE_SCLK_STATE_SHIFT" data-ref="_M/FORCE_SCLK_STATE_SHIFT">FORCE_SCLK_STATE_SHIFT</dfn>                   0</u></td></tr>
<tr><th id="237">237</th><td><u>#       define <dfn class="macro" id="_M/FORCE_SCLK_STATE_EN" data-ref="_M/FORCE_SCLK_STATE_EN">FORCE_SCLK_STATE_EN</dfn>                      (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="238">238</th><td><u>#       define <dfn class="macro" id="_M/GNB_TT" data-ref="_M/GNB_TT">GNB_TT</dfn>(x)                                ((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="239">239</th><td><u>#       define <dfn class="macro" id="_M/GNB_TT_MASK" data-ref="_M/GNB_TT_MASK">GNB_TT_MASK</dfn>                              (0xff &lt;&lt; 8)</u></td></tr>
<tr><th id="240">240</th><td><u>#       define <dfn class="macro" id="_M/GNB_TT_SHIFT" data-ref="_M/GNB_TT_SHIFT">GNB_TT_SHIFT</dfn>                             8</u></td></tr>
<tr><th id="241">241</th><td><u>#       define <dfn class="macro" id="_M/GNB_THERMTHRO_MASK" data-ref="_M/GNB_THERMTHRO_MASK">GNB_THERMTHRO_MASK</dfn>                       (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="242">242</th><td><u>#       define <dfn class="macro" id="_M/CNB_THERMTHRO_MASK_SCLK" data-ref="_M/CNB_THERMTHRO_MASK_SCLK">CNB_THERMTHRO_MASK_SCLK</dfn>                  (1 &lt;&lt; 17)</u></td></tr>
<tr><th id="243">243</th><td><u>#       define <dfn class="macro" id="_M/DPM_SCLK_ENABLE" data-ref="_M/DPM_SCLK_ENABLE">DPM_SCLK_ENABLE</dfn>                          (1 &lt;&lt; 18)</u></td></tr>
<tr><th id="244">244</th><td><u>#       define <dfn class="macro" id="_M/GNB_SLOW_FSTATE_0_MASK" data-ref="_M/GNB_SLOW_FSTATE_0_MASK">GNB_SLOW_FSTATE_0_MASK</dfn>                   (1 &lt;&lt; 23)</u></td></tr>
<tr><th id="245">245</th><td><u>#       define <dfn class="macro" id="_M/GNB_SLOW_FSTATE_0_SHIFT" data-ref="_M/GNB_SLOW_FSTATE_0_SHIFT">GNB_SLOW_FSTATE_0_SHIFT</dfn>                  23</u></td></tr>
<tr><th id="246">246</th><td><u>#       define <dfn class="macro" id="_M/FORCE_NB_PSTATE_1" data-ref="_M/FORCE_NB_PSTATE_1">FORCE_NB_PSTATE_1</dfn>                        (1 &lt;&lt; 31)</u></td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/CG_SSP" data-ref="_M/CG_SSP">CG_SSP</dfn>                                          0x6e8</u></td></tr>
<tr><th id="249">249</th><td><u>#       define <dfn class="macro" id="_M/SST" data-ref="_M/SST">SST</dfn>(x)                                   ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="250">250</th><td><u>#       define <dfn class="macro" id="_M/SST_MASK" data-ref="_M/SST_MASK">SST_MASK</dfn>                                 (0xffff &lt;&lt; 0)</u></td></tr>
<tr><th id="251">251</th><td><u>#       define <dfn class="macro" id="_M/SST_SHIFT" data-ref="_M/SST_SHIFT">SST_SHIFT</dfn>                                0</u></td></tr>
<tr><th id="252">252</th><td><u>#       define <dfn class="macro" id="_M/SSTU" data-ref="_M/SSTU">SSTU</dfn>(x)                                  ((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="253">253</th><td><u>#       define <dfn class="macro" id="_M/SSTU_MASK" data-ref="_M/SSTU_MASK">SSTU_MASK</dfn>                                (0xffff &lt;&lt; 16)</u></td></tr>
<tr><th id="254">254</th><td><u>#       define <dfn class="macro" id="_M/SSTU_SHIFT" data-ref="_M/SSTU_SHIFT">SSTU_SHIFT</dfn>                               16</u></td></tr>
<tr><th id="255">255</th><td></td></tr>
<tr><th id="256">256</th><td><u>#define <dfn class="macro" id="_M/CG_ACPI_CNTL" data-ref="_M/CG_ACPI_CNTL">CG_ACPI_CNTL</dfn>                                    0x70c</u></td></tr>
<tr><th id="257">257</th><td><u>#       define <dfn class="macro" id="_M/SCLK_ACPI_DIV" data-ref="_M/SCLK_ACPI_DIV">SCLK_ACPI_DIV</dfn>(x)                         ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="258">258</th><td><u>#       define <dfn class="macro" id="_M/SCLK_ACPI_DIV_MASK" data-ref="_M/SCLK_ACPI_DIV_MASK">SCLK_ACPI_DIV_MASK</dfn>                       (0x7f &lt;&lt; 0)</u></td></tr>
<tr><th id="259">259</th><td><u>#       define <dfn class="macro" id="_M/SCLK_ACPI_DIV_SHIFT" data-ref="_M/SCLK_ACPI_DIV_SHIFT">SCLK_ACPI_DIV_SHIFT</dfn>                      0</u></td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td><u>#define <dfn class="macro" id="_M/CG_SCLK_DPM_CTRL_4" data-ref="_M/CG_SCLK_DPM_CTRL_4">CG_SCLK_DPM_CTRL_4</dfn>                              0x71c</u></td></tr>
<tr><th id="262">262</th><td><u>#       define <dfn class="macro" id="_M/DC_HDC" data-ref="_M/DC_HDC">DC_HDC</dfn>(x)                                ((x) &lt;&lt; 14)</u></td></tr>
<tr><th id="263">263</th><td><u>#       define <dfn class="macro" id="_M/DC_HDC_MASK" data-ref="_M/DC_HDC_MASK">DC_HDC_MASK</dfn>                              (0x3fff &lt;&lt; 14)</u></td></tr>
<tr><th id="264">264</th><td><u>#       define <dfn class="macro" id="_M/DC_HDC_SHIFT" data-ref="_M/DC_HDC_SHIFT">DC_HDC_SHIFT</dfn>                             14</u></td></tr>
<tr><th id="265">265</th><td><u>#       define <dfn class="macro" id="_M/DC_HU" data-ref="_M/DC_HU">DC_HU</dfn>(x)                                 ((x) &lt;&lt; 28)</u></td></tr>
<tr><th id="266">266</th><td><u>#       define <dfn class="macro" id="_M/DC_HU_MASK" data-ref="_M/DC_HU_MASK">DC_HU_MASK</dfn>                               (0xf &lt;&lt; 28)</u></td></tr>
<tr><th id="267">267</th><td><u>#       define <dfn class="macro" id="_M/DC_HU_SHIFT" data-ref="_M/DC_HU_SHIFT">DC_HU_SHIFT</dfn>                              28</u></td></tr>
<tr><th id="268">268</th><td><u>#define <dfn class="macro" id="_M/CG_SCLK_DPM_CTRL_5" data-ref="_M/CG_SCLK_DPM_CTRL_5">CG_SCLK_DPM_CTRL_5</dfn>                              0x720</u></td></tr>
<tr><th id="269">269</th><td><u>#       define <dfn class="macro" id="_M/SCLK_FSTATE_BOOTUP" data-ref="_M/SCLK_FSTATE_BOOTUP">SCLK_FSTATE_BOOTUP</dfn>(x)                    ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="270">270</th><td><u>#       define <dfn class="macro" id="_M/SCLK_FSTATE_BOOTUP_MASK" data-ref="_M/SCLK_FSTATE_BOOTUP_MASK">SCLK_FSTATE_BOOTUP_MASK</dfn>                  (0x7 &lt;&lt; 0)</u></td></tr>
<tr><th id="271">271</th><td><u>#       define <dfn class="macro" id="_M/SCLK_FSTATE_BOOTUP_SHIFT" data-ref="_M/SCLK_FSTATE_BOOTUP_SHIFT">SCLK_FSTATE_BOOTUP_SHIFT</dfn>                 0</u></td></tr>
<tr><th id="272">272</th><td><u>#       define <dfn class="macro" id="_M/TT_TP" data-ref="_M/TT_TP">TT_TP</dfn>(x)                                 ((x) &lt;&lt; 3)</u></td></tr>
<tr><th id="273">273</th><td><u>#       define <dfn class="macro" id="_M/TT_TP_MASK" data-ref="_M/TT_TP_MASK">TT_TP_MASK</dfn>                               (0xffff &lt;&lt; 3)</u></td></tr>
<tr><th id="274">274</th><td><u>#       define <dfn class="macro" id="_M/TT_TP_SHIFT" data-ref="_M/TT_TP_SHIFT">TT_TP_SHIFT</dfn>                              3</u></td></tr>
<tr><th id="275">275</th><td><u>#       define <dfn class="macro" id="_M/TT_TU" data-ref="_M/TT_TU">TT_TU</dfn>(x)                                 ((x) &lt;&lt; 19)</u></td></tr>
<tr><th id="276">276</th><td><u>#       define <dfn class="macro" id="_M/TT_TU_MASK" data-ref="_M/TT_TU_MASK">TT_TU_MASK</dfn>                               (0xff &lt;&lt; 19)</u></td></tr>
<tr><th id="277">277</th><td><u>#       define <dfn class="macro" id="_M/TT_TU_SHIFT" data-ref="_M/TT_TU_SHIFT">TT_TU_SHIFT</dfn>                              19</u></td></tr>
<tr><th id="278">278</th><td><u>#define <dfn class="macro" id="_M/CG_SCLK_DPM_CTRL_6" data-ref="_M/CG_SCLK_DPM_CTRL_6">CG_SCLK_DPM_CTRL_6</dfn>                              0x724</u></td></tr>
<tr><th id="279">279</th><td><u>#define <dfn class="macro" id="_M/CG_AT_0" data-ref="_M/CG_AT_0">CG_AT_0</dfn>                                         0x728</u></td></tr>
<tr><th id="280">280</th><td><u>#       define <dfn class="macro" id="_M/CG_R" data-ref="_M/CG_R">CG_R</dfn>(x)                                  ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="281">281</th><td><u>#       define <dfn class="macro" id="_M/CG_R_MASK" data-ref="_M/CG_R_MASK">CG_R_MASK</dfn>                                (0xffff &lt;&lt; 0)</u></td></tr>
<tr><th id="282">282</th><td><u>#       define <dfn class="macro" id="_M/CG_R_SHIFT" data-ref="_M/CG_R_SHIFT">CG_R_SHIFT</dfn>                               0</u></td></tr>
<tr><th id="283">283</th><td><u>#       define <dfn class="macro" id="_M/CG_L" data-ref="_M/CG_L">CG_L</dfn>(x)                                  ((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="284">284</th><td><u>#       define <dfn class="macro" id="_M/CG_L_MASK" data-ref="_M/CG_L_MASK">CG_L_MASK</dfn>                                (0xffff &lt;&lt; 16)</u></td></tr>
<tr><th id="285">285</th><td><u>#       define <dfn class="macro" id="_M/CG_L_SHIFT" data-ref="_M/CG_L_SHIFT">CG_L_SHIFT</dfn>                               16</u></td></tr>
<tr><th id="286">286</th><td><u>#define <dfn class="macro" id="_M/CG_AT_1" data-ref="_M/CG_AT_1">CG_AT_1</dfn>                                         0x72c</u></td></tr>
<tr><th id="287">287</th><td><u>#define <dfn class="macro" id="_M/CG_AT_2" data-ref="_M/CG_AT_2">CG_AT_2</dfn>                                         0x730</u></td></tr>
<tr><th id="288">288</th><td><u>#define	<dfn class="macro" id="_M/CG_THERMAL_INT" data-ref="_M/CG_THERMAL_INT">CG_THERMAL_INT</dfn>					0x734</u></td></tr>
<tr><th id="289">289</th><td><u>#define		<dfn class="macro" id="_M/DIG_THERM_INTH" data-ref="_M/DIG_THERM_INTH">DIG_THERM_INTH</dfn>(x)			((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="290">290</th><td><u>#define		<dfn class="macro" id="_M/DIG_THERM_INTH_MASK" data-ref="_M/DIG_THERM_INTH_MASK">DIG_THERM_INTH_MASK</dfn>			0x0000FF00</u></td></tr>
<tr><th id="291">291</th><td><u>#define		<dfn class="macro" id="_M/DIG_THERM_INTH_SHIFT" data-ref="_M/DIG_THERM_INTH_SHIFT">DIG_THERM_INTH_SHIFT</dfn>			8</u></td></tr>
<tr><th id="292">292</th><td><u>#define		<dfn class="macro" id="_M/DIG_THERM_INTL" data-ref="_M/DIG_THERM_INTL">DIG_THERM_INTL</dfn>(x)			((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="293">293</th><td><u>#define		<dfn class="macro" id="_M/DIG_THERM_INTL_MASK" data-ref="_M/DIG_THERM_INTL_MASK">DIG_THERM_INTL_MASK</dfn>			0x00FF0000</u></td></tr>
<tr><th id="294">294</th><td><u>#define		<dfn class="macro" id="_M/DIG_THERM_INTL_SHIFT" data-ref="_M/DIG_THERM_INTL_SHIFT">DIG_THERM_INTL_SHIFT</dfn>			16</u></td></tr>
<tr><th id="295">295</th><td><u>#define 	<dfn class="macro" id="_M/THERM_INT_MASK_HIGH" data-ref="_M/THERM_INT_MASK_HIGH">THERM_INT_MASK_HIGH</dfn>			(1 &lt;&lt; 24)</u></td></tr>
<tr><th id="296">296</th><td><u>#define 	<dfn class="macro" id="_M/THERM_INT_MASK_LOW" data-ref="_M/THERM_INT_MASK_LOW">THERM_INT_MASK_LOW</dfn>			(1 &lt;&lt; 25)</u></td></tr>
<tr><th id="297">297</th><td><u>#define <dfn class="macro" id="_M/CG_AT_3" data-ref="_M/CG_AT_3">CG_AT_3</dfn>                                         0x738</u></td></tr>
<tr><th id="298">298</th><td><u>#define <dfn class="macro" id="_M/CG_AT_4" data-ref="_M/CG_AT_4">CG_AT_4</dfn>                                         0x73c</u></td></tr>
<tr><th id="299">299</th><td><u>#define <dfn class="macro" id="_M/CG_AT_5" data-ref="_M/CG_AT_5">CG_AT_5</dfn>                                         0x740</u></td></tr>
<tr><th id="300">300</th><td><u>#define <dfn class="macro" id="_M/CG_AT_6" data-ref="_M/CG_AT_6">CG_AT_6</dfn>                                         0x744</u></td></tr>
<tr><th id="301">301</th><td><u>#define <dfn class="macro" id="_M/CG_AT_7" data-ref="_M/CG_AT_7">CG_AT_7</dfn>                                         0x748</u></td></tr>
<tr><th id="302">302</th><td></td></tr>
<tr><th id="303">303</th><td><u>#define <dfn class="macro" id="_M/CG_BSP_0" data-ref="_M/CG_BSP_0">CG_BSP_0</dfn>                                        0x750</u></td></tr>
<tr><th id="304">304</th><td><u>#       define <dfn class="macro" id="_M/BSP" data-ref="_M/BSP">BSP</dfn>(x)                                   ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="305">305</th><td><u>#       define <dfn class="macro" id="_M/BSP_MASK" data-ref="_M/BSP_MASK">BSP_MASK</dfn>                                 (0xffff &lt;&lt; 0)</u></td></tr>
<tr><th id="306">306</th><td><u>#       define <dfn class="macro" id="_M/BSP_SHIFT" data-ref="_M/BSP_SHIFT">BSP_SHIFT</dfn>                                0</u></td></tr>
<tr><th id="307">307</th><td><u>#       define <dfn class="macro" id="_M/BSU" data-ref="_M/BSU">BSU</dfn>(x)                                   ((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="308">308</th><td><u>#       define <dfn class="macro" id="_M/BSU_MASK" data-ref="_M/BSU_MASK">BSU_MASK</dfn>                                 (0xf &lt;&lt; 16)</u></td></tr>
<tr><th id="309">309</th><td><u>#       define <dfn class="macro" id="_M/BSU_SHIFT" data-ref="_M/BSU_SHIFT">BSU_SHIFT</dfn>                                16</u></td></tr>
<tr><th id="310">310</th><td></td></tr>
<tr><th id="311">311</th><td><u>#define <dfn class="macro" id="_M/CG_CG_VOLTAGE_CNTL" data-ref="_M/CG_CG_VOLTAGE_CNTL">CG_CG_VOLTAGE_CNTL</dfn>                              0x770</u></td></tr>
<tr><th id="312">312</th><td><u>#       define <dfn class="macro" id="_M/REQ" data-ref="_M/REQ">REQ</dfn>                                      (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="313">313</th><td><u>#       define <dfn class="macro" id="_M/LEVEL" data-ref="_M/LEVEL">LEVEL</dfn>(x)                                 ((x) &lt;&lt; 1)</u></td></tr>
<tr><th id="314">314</th><td><u>#       define <dfn class="macro" id="_M/LEVEL_MASK" data-ref="_M/LEVEL_MASK">LEVEL_MASK</dfn>                               (0x3 &lt;&lt; 1)</u></td></tr>
<tr><th id="315">315</th><td><u>#       define <dfn class="macro" id="_M/LEVEL_SHIFT" data-ref="_M/LEVEL_SHIFT">LEVEL_SHIFT</dfn>                              1</u></td></tr>
<tr><th id="316">316</th><td><u>#       define <dfn class="macro" id="_M/CG_VOLTAGE_EN" data-ref="_M/CG_VOLTAGE_EN">CG_VOLTAGE_EN</dfn>                            (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="317">317</th><td><u>#       define <dfn class="macro" id="_M/FORCE" data-ref="_M/FORCE">FORCE</dfn>                                    (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="318">318</th><td><u>#       define <dfn class="macro" id="_M/PERIOD" data-ref="_M/PERIOD">PERIOD</dfn>(x)                                ((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="319">319</th><td><u>#       define <dfn class="macro" id="_M/PERIOD_MASK" data-ref="_M/PERIOD_MASK">PERIOD_MASK</dfn>                              (0xffff &lt;&lt; 8)</u></td></tr>
<tr><th id="320">320</th><td><u>#       define <dfn class="macro" id="_M/PERIOD_SHIFT" data-ref="_M/PERIOD_SHIFT">PERIOD_SHIFT</dfn>                             8</u></td></tr>
<tr><th id="321">321</th><td><u>#       define <dfn class="macro" id="_M/UNIT" data-ref="_M/UNIT">UNIT</dfn>(x)                                  ((x) &lt;&lt; 24)</u></td></tr>
<tr><th id="322">322</th><td><u>#       define <dfn class="macro" id="_M/UNIT_MASK" data-ref="_M/UNIT_MASK">UNIT_MASK</dfn>                                (0xf &lt;&lt; 24)</u></td></tr>
<tr><th id="323">323</th><td><u>#       define <dfn class="macro" id="_M/UNIT_SHIFT" data-ref="_M/UNIT_SHIFT">UNIT_SHIFT</dfn>                               24</u></td></tr>
<tr><th id="324">324</th><td></td></tr>
<tr><th id="325">325</th><td><u>#define <dfn class="macro" id="_M/CG_ACPI_VOLTAGE_CNTL" data-ref="_M/CG_ACPI_VOLTAGE_CNTL">CG_ACPI_VOLTAGE_CNTL</dfn>                            0x780</u></td></tr>
<tr><th id="326">326</th><td><u>#       define <dfn class="macro" id="_M/ACPI_VOLTAGE_EN" data-ref="_M/ACPI_VOLTAGE_EN">ACPI_VOLTAGE_EN</dfn>                          (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="327">327</th><td></td></tr>
<tr><th id="328">328</th><td><u>#define <dfn class="macro" id="_M/CG_DPM_VOLTAGE_CNTL" data-ref="_M/CG_DPM_VOLTAGE_CNTL">CG_DPM_VOLTAGE_CNTL</dfn>                             0x788</u></td></tr>
<tr><th id="329">329</th><td><u>#       define <dfn class="macro" id="_M/DPM_STATE0_LEVEL_MASK" data-ref="_M/DPM_STATE0_LEVEL_MASK">DPM_STATE0_LEVEL_MASK</dfn>                    (0x3 &lt;&lt; 0)</u></td></tr>
<tr><th id="330">330</th><td><u>#       define <dfn class="macro" id="_M/DPM_STATE0_LEVEL_SHIFT" data-ref="_M/DPM_STATE0_LEVEL_SHIFT">DPM_STATE0_LEVEL_SHIFT</dfn>                   0</u></td></tr>
<tr><th id="331">331</th><td><u>#       define <dfn class="macro" id="_M/DPM_VOLTAGE_EN" data-ref="_M/DPM_VOLTAGE_EN">DPM_VOLTAGE_EN</dfn>                           (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="332">332</th><td></td></tr>
<tr><th id="333">333</th><td><u>#define <dfn class="macro" id="_M/CG_PWR_GATING_CNTL" data-ref="_M/CG_PWR_GATING_CNTL">CG_PWR_GATING_CNTL</dfn>                              0x7ac</u></td></tr>
<tr><th id="334">334</th><td><u>#       define <dfn class="macro" id="_M/DYN_PWR_DOWN_EN" data-ref="_M/DYN_PWR_DOWN_EN">DYN_PWR_DOWN_EN</dfn>                          (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="335">335</th><td><u>#       define <dfn class="macro" id="_M/ACPI_PWR_DOWN_EN" data-ref="_M/ACPI_PWR_DOWN_EN">ACPI_PWR_DOWN_EN</dfn>                         (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="336">336</th><td><u>#       define <dfn class="macro" id="_M/GFX_CLK_OFF_PWR_DOWN_EN" data-ref="_M/GFX_CLK_OFF_PWR_DOWN_EN">GFX_CLK_OFF_PWR_DOWN_EN</dfn>                  (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="337">337</th><td><u>#       define <dfn class="macro" id="_M/IOC_DISGPU_PWR_DOWN_EN" data-ref="_M/IOC_DISGPU_PWR_DOWN_EN">IOC_DISGPU_PWR_DOWN_EN</dfn>                   (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="338">338</th><td><u>#       define <dfn class="macro" id="_M/FORCE_POWR_ON" data-ref="_M/FORCE_POWR_ON">FORCE_POWR_ON</dfn>                            (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="339">339</th><td><u>#       define <dfn class="macro" id="_M/PGP" data-ref="_M/PGP">PGP</dfn>(x)                                   ((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="340">340</th><td><u>#       define <dfn class="macro" id="_M/PGP_MASK" data-ref="_M/PGP_MASK">PGP_MASK</dfn>                                 (0xffff &lt;&lt; 8)</u></td></tr>
<tr><th id="341">341</th><td><u>#       define <dfn class="macro" id="_M/PGP_SHIFT" data-ref="_M/PGP_SHIFT">PGP_SHIFT</dfn>                                8</u></td></tr>
<tr><th id="342">342</th><td><u>#       define <dfn class="macro" id="_M/PGU" data-ref="_M/PGU">PGU</dfn>(x)                                   ((x) &lt;&lt; 24)</u></td></tr>
<tr><th id="343">343</th><td><u>#       define <dfn class="macro" id="_M/PGU_MASK" data-ref="_M/PGU_MASK">PGU_MASK</dfn>                                 (0xf &lt;&lt; 24)</u></td></tr>
<tr><th id="344">344</th><td><u>#       define <dfn class="macro" id="_M/PGU_SHIFT" data-ref="_M/PGU_SHIFT">PGU_SHIFT</dfn>                                24</u></td></tr>
<tr><th id="345">345</th><td></td></tr>
<tr><th id="346">346</th><td><u>#define <dfn class="macro" id="_M/CG_CGTT_LOCAL_0" data-ref="_M/CG_CGTT_LOCAL_0">CG_CGTT_LOCAL_0</dfn>                                 0x7d0</u></td></tr>
<tr><th id="347">347</th><td><u>#define <dfn class="macro" id="_M/CG_CGTT_LOCAL_1" data-ref="_M/CG_CGTT_LOCAL_1">CG_CGTT_LOCAL_1</dfn>                                 0x7d4</u></td></tr>
<tr><th id="348">348</th><td></td></tr>
<tr><th id="349">349</th><td><u>#define <dfn class="macro" id="_M/DEEP_SLEEP_CNTL" data-ref="_M/DEEP_SLEEP_CNTL">DEEP_SLEEP_CNTL</dfn>                                 0x818</u></td></tr>
<tr><th id="350">350</th><td><u>#       define <dfn class="macro" id="_M/R_DIS" data-ref="_M/R_DIS">R_DIS</dfn>                                    (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="351">351</th><td><u>#       define <dfn class="macro" id="_M/HS" data-ref="_M/HS">HS</dfn>(x)                                    ((x) &lt;&lt; 4)</u></td></tr>
<tr><th id="352">352</th><td><u>#       define <dfn class="macro" id="_M/HS_MASK" data-ref="_M/HS_MASK">HS_MASK</dfn>                                  (0xfff &lt;&lt; 4)</u></td></tr>
<tr><th id="353">353</th><td><u>#       define <dfn class="macro" id="_M/HS_SHIFT" data-ref="_M/HS_SHIFT">HS_SHIFT</dfn>                                 4</u></td></tr>
<tr><th id="354">354</th><td><u>#       define <dfn class="macro" id="_M/ENABLE_DS" data-ref="_M/ENABLE_DS">ENABLE_DS</dfn>                                (1 &lt;&lt; 31)</u></td></tr>
<tr><th id="355">355</th><td><u>#define <dfn class="macro" id="_M/DEEP_SLEEP_CNTL2" data-ref="_M/DEEP_SLEEP_CNTL2">DEEP_SLEEP_CNTL2</dfn>                                0x81c</u></td></tr>
<tr><th id="356">356</th><td><u>#       define <dfn class="macro" id="_M/LB_UFP_EN" data-ref="_M/LB_UFP_EN">LB_UFP_EN</dfn>                                (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="357">357</th><td><u>#       define <dfn class="macro" id="_M/INOUT_C" data-ref="_M/INOUT_C">INOUT_C</dfn>(x)                               ((x) &lt;&lt; 4)</u></td></tr>
<tr><th id="358">358</th><td><u>#       define <dfn class="macro" id="_M/INOUT_C_MASK" data-ref="_M/INOUT_C_MASK">INOUT_C_MASK</dfn>                             (0xff &lt;&lt; 4)</u></td></tr>
<tr><th id="359">359</th><td><u>#       define <dfn class="macro" id="_M/INOUT_C_SHIFT" data-ref="_M/INOUT_C_SHIFT">INOUT_C_SHIFT</dfn>                            4</u></td></tr>
<tr><th id="360">360</th><td></td></tr>
<tr><th id="361">361</th><td><u>#define <dfn class="macro" id="_M/CG_SCRATCH2" data-ref="_M/CG_SCRATCH2">CG_SCRATCH2</dfn>                                     0x824</u></td></tr>
<tr><th id="362">362</th><td></td></tr>
<tr><th id="363">363</th><td><u>#define <dfn class="macro" id="_M/CG_SCLK_DPM_CTRL_11" data-ref="_M/CG_SCLK_DPM_CTRL_11">CG_SCLK_DPM_CTRL_11</dfn>                             0x830</u></td></tr>
<tr><th id="364">364</th><td></td></tr>
<tr><th id="365">365</th><td><u>#define <dfn class="macro" id="_M/HW_REV" data-ref="_M/HW_REV">HW_REV</dfn>   					0x5564</u></td></tr>
<tr><th id="366">366</th><td><u>#       define <dfn class="macro" id="_M/ATI_REV_ID_MASK" data-ref="_M/ATI_REV_ID_MASK">ATI_REV_ID_MASK</dfn>                          (0xf &lt;&lt; 28)</u></td></tr>
<tr><th id="367">367</th><td><u>#       define <dfn class="macro" id="_M/ATI_REV_ID_SHIFT" data-ref="_M/ATI_REV_ID_SHIFT">ATI_REV_ID_SHIFT</dfn>                         28</u></td></tr>
<tr><th id="368">368</th><td><i>/* 0 = A0, 1 = A1, 2 = B0, 3 = C0, etc. */</i></td></tr>
<tr><th id="369">369</th><td></td></tr>
<tr><th id="370">370</th><td><u>#define <dfn class="macro" id="_M/DOUT_SCRATCH3" data-ref="_M/DOUT_SCRATCH3">DOUT_SCRATCH3</dfn>   				0x611c</u></td></tr>
<tr><th id="371">371</th><td></td></tr>
<tr><th id="372">372</th><td><u>#define <dfn class="macro" id="_M/GB_ADDR_CONFIG" data-ref="_M/GB_ADDR_CONFIG">GB_ADDR_CONFIG</dfn>  				0x98f8</u></td></tr>
<tr><th id="373">373</th><td></td></tr>
<tr><th id="374">374</th><td><u>#<span data-ppcond="26">endif</span></u></td></tr>
<tr><th id="375">375</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='radeon_sumo_dpm.c.html'>netbsd/sys/external/bsd/drm2/dist/drm/radeon/radeon_sumo_dpm.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
