{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1660348293491 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1660348293492 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 12 20:51:33 2022 " "Processing started: Fri Aug 12 20:51:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1660348293492 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1660348293492 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DetectorAndGenerator -c DetectorAndGenerator " "Command: quartus_map --read_settings_files=on --write_settings_files=off DetectorAndGenerator -c DetectorAndGenerator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1660348293492 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1660348293946 ""}
{ "Warning" "WSGN_SEARCH_FILE" "detectorandgenerator.vhd 2 1 " "Using design file detectorandgenerator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DetectorAndGenerator-arch " "Found design unit 1: DetectorAndGenerator-arch" {  } { { "detectorandgenerator.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/detectorandgenerator.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660348294501 ""} { "Info" "ISGN_ENTITY_NAME" "1 DetectorAndGenerator " "Found entity 1: DetectorAndGenerator" {  } { { "detectorandgenerator.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/detectorandgenerator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660348294501 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1660348294501 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DetectorAndGenerator " "Elaborating entity \"DetectorAndGenerator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1660348294507 ""}
{ "Warning" "WSGN_SEARCH_FILE" "gerador.vhd 2 1 " "Using design file gerador.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gerador-arch " "Found design unit 1: gerador-arch" {  } { { "gerador.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/gerador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660348294520 ""} { "Info" "ISGN_ENTITY_NAME" "1 gerador " "Found entity 1: gerador" {  } { { "gerador.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/gerador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660348294520 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1660348294520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gerador gerador:g " "Elaborating entity \"gerador\" for hierarchy \"gerador:g\"" {  } { { "detectorandgenerator.vhd" "g" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/detectorandgenerator.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660348294522 ""}
{ "Warning" "WSGN_SEARCH_FILE" "generatorcontroller.vhd 2 1 " "Using design file generatorcontroller.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GeneratorController-arch " "Found design unit 1: GeneratorController-arch" {  } { { "generatorcontroller.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/generatorcontroller.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660348294535 ""} { "Info" "ISGN_ENTITY_NAME" "1 GeneratorController " "Found entity 1: GeneratorController" {  } { { "generatorcontroller.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/generatorcontroller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660348294535 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1660348294535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GeneratorController gerador:g\|GeneratorController:control " "Elaborating entity \"GeneratorController\" for hierarchy \"gerador:g\|GeneratorController:control\"" {  } { { "gerador.vhd" "control" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/gerador.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660348294536 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resetn generatorcontroller.vhd(18) " "VHDL Process Statement warning at generatorcontroller.vhd(18): signal \"resetn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "generatorcontroller.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/generatorcontroller.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1660348294537 "|DetectorAndGenerator|gerador:g|GeneratorController:control"}
{ "Warning" "WSGN_SEARCH_FILE" "message.vhd 2 1 " "Using design file message.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Message-arch " "Found design unit 1: Message-arch" {  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660348294549 ""} { "Info" "ISGN_ENTITY_NAME" "1 Message " "Found entity 1: Message" {  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660348294549 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1660348294549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Message gerador:g\|Message:m " "Elaborating entity \"Message\" for hierarchy \"gerador:g\|Message:m\"" {  } { { "gerador.vhd" "m" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/gerador.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660348294551 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "message1 message.vhd(16) " "VHDL Variable Declaration warning at message.vhd(16): used initial value expression for variable \"message1\" because variable was never assigned a value" {  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 16 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Quartus II" 0 -1 1660348294553 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "message2 message.vhd(17) " "VHDL Variable Declaration warning at message.vhd(17): used initial value expression for variable \"message2\" because variable was never assigned a value" {  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 17 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Quartus II" 0 -1 1660348294553 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "message3 message.vhd(18) " "VHDL Variable Declaration warning at message.vhd(18): used initial value expression for variable \"message3\" because variable was never assigned a value" {  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 18 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Quartus II" 0 -1 1660348294553 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "message4 message.vhd(19) " "VHDL Variable Declaration warning at message.vhd(19): used initial value expression for variable \"message4\" because variable was never assigned a value" {  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 19 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Quartus II" 0 -1 1660348294553 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "message5 message.vhd(20) " "VHDL Variable Declaration warning at message.vhd(20): used initial value expression for variable \"message5\" because variable was never assigned a value" {  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 20 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Quartus II" 0 -1 1660348294553 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "message6 message.vhd(21) " "VHDL Variable Declaration warning at message.vhd(21): used initial value expression for variable \"message6\" because variable was never assigned a value" {  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 21 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Quartus II" 0 -1 1660348294553 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "headerInData message.vhd(22) " "VHDL Variable Declaration warning at message.vhd(22): used initial value expression for variable \"headerInData\" because variable was never assigned a value" {  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 22 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Quartus II" 0 -1 1660348294553 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "counter message.vhd(14) " "VHDL Process Statement warning at message.vhd(14): inferring latch(es) for signal or variable \"counter\", which holds its previous value in one or more paths through the process" {  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1660348294553 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[0\] message.vhd(30) " "Inferred latch for \"counter\[0\]\" at message.vhd(30)" {  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1660348294553 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[1\] message.vhd(30) " "Inferred latch for \"counter\[1\]\" at message.vhd(30)" {  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1660348294553 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[2\] message.vhd(30) " "Inferred latch for \"counter\[2\]\" at message.vhd(30)" {  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1660348294553 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[3\] message.vhd(30) " "Inferred latch for \"counter\[3\]\" at message.vhd(30)" {  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1660348294553 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[4\] message.vhd(30) " "Inferred latch for \"counter\[4\]\" at message.vhd(30)" {  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1660348294553 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[5\] message.vhd(30) " "Inferred latch for \"counter\[5\]\" at message.vhd(30)" {  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1660348294553 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[6\] message.vhd(30) " "Inferred latch for \"counter\[6\]\" at message.vhd(30)" {  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1660348294553 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[7\] message.vhd(30) " "Inferred latch for \"counter\[7\]\" at message.vhd(30)" {  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1660348294554 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[8\] message.vhd(30) " "Inferred latch for \"counter\[8\]\" at message.vhd(30)" {  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1660348294554 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[9\] message.vhd(30) " "Inferred latch for \"counter\[9\]\" at message.vhd(30)" {  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1660348294554 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[10\] message.vhd(30) " "Inferred latch for \"counter\[10\]\" at message.vhd(30)" {  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1660348294554 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[11\] message.vhd(30) " "Inferred latch for \"counter\[11\]\" at message.vhd(30)" {  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1660348294554 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[12\] message.vhd(30) " "Inferred latch for \"counter\[12\]\" at message.vhd(30)" {  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1660348294554 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[13\] message.vhd(30) " "Inferred latch for \"counter\[13\]\" at message.vhd(30)" {  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1660348294554 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[14\] message.vhd(30) " "Inferred latch for \"counter\[14\]\" at message.vhd(30)" {  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1660348294554 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[15\] message.vhd(30) " "Inferred latch for \"counter\[15\]\" at message.vhd(30)" {  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1660348294554 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[16\] message.vhd(30) " "Inferred latch for \"counter\[16\]\" at message.vhd(30)" {  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1660348294554 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[17\] message.vhd(30) " "Inferred latch for \"counter\[17\]\" at message.vhd(30)" {  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1660348294554 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[18\] message.vhd(30) " "Inferred latch for \"counter\[18\]\" at message.vhd(30)" {  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1660348294554 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[19\] message.vhd(30) " "Inferred latch for \"counter\[19\]\" at message.vhd(30)" {  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1660348294554 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[20\] message.vhd(30) " "Inferred latch for \"counter\[20\]\" at message.vhd(30)" {  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1660348294554 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[21\] message.vhd(30) " "Inferred latch for \"counter\[21\]\" at message.vhd(30)" {  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1660348294554 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[22\] message.vhd(30) " "Inferred latch for \"counter\[22\]\" at message.vhd(30)" {  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1660348294554 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[23\] message.vhd(30) " "Inferred latch for \"counter\[23\]\" at message.vhd(30)" {  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1660348294554 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[24\] message.vhd(30) " "Inferred latch for \"counter\[24\]\" at message.vhd(30)" {  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1660348294554 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[25\] message.vhd(30) " "Inferred latch for \"counter\[25\]\" at message.vhd(30)" {  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1660348294554 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[26\] message.vhd(30) " "Inferred latch for \"counter\[26\]\" at message.vhd(30)" {  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1660348294554 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[27\] message.vhd(30) " "Inferred latch for \"counter\[27\]\" at message.vhd(30)" {  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1660348294555 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[28\] message.vhd(30) " "Inferred latch for \"counter\[28\]\" at message.vhd(30)" {  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1660348294555 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[29\] message.vhd(30) " "Inferred latch for \"counter\[29\]\" at message.vhd(30)" {  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1660348294555 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[30\] message.vhd(30) " "Inferred latch for \"counter\[30\]\" at message.vhd(30)" {  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1660348294555 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[31\] message.vhd(30) " "Inferred latch for \"counter\[31\]\" at message.vhd(30)" {  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1660348294555 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Warning" "WSGN_SEARCH_FILE" "header.vhd 2 1 " "Using design file header.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Header-arch " "Found design unit 1: Header-arch" {  } { { "header.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/header.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660348294567 ""} { "Info" "ISGN_ENTITY_NAME" "1 Header " "Found entity 1: Header" {  } { { "header.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/header.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660348294567 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1660348294567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Header gerador:g\|Header:h " "Elaborating entity \"Header\" for hierarchy \"gerador:g\|Header:h\"" {  } { { "gerador.vhd" "h" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/gerador.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660348294569 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "transmissionBus\[4\] header.vhd(13) " "Inferred latch for \"transmissionBus\[4\]\" at header.vhd(13)" {  } { { "header.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/header.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1660348294569 "|DetectorAndGenerator|gerador:g|Header:h"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "transmissionBus\[3\] header.vhd(13) " "Inferred latch for \"transmissionBus\[3\]\" at header.vhd(13)" {  } { { "header.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/header.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1660348294569 "|DetectorAndGenerator|gerador:g|Header:h"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "transmissionBus\[2\] header.vhd(13) " "Inferred latch for \"transmissionBus\[2\]\" at header.vhd(13)" {  } { { "header.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/header.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1660348294569 "|DetectorAndGenerator|gerador:g|Header:h"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "transmissionBus\[1\] header.vhd(13) " "Inferred latch for \"transmissionBus\[1\]\" at header.vhd(13)" {  } { { "header.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/header.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1660348294569 "|DetectorAndGenerator|gerador:g|Header:h"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "transmissionBus\[0\] header.vhd(13) " "Inferred latch for \"transmissionBus\[0\]\" at header.vhd(13)" {  } { { "header.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/header.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1660348294569 "|DetectorAndGenerator|gerador:g|Header:h"}
{ "Warning" "WSGN_SEARCH_FILE" "transmissor.vhd 2 1 " "Using design file transmissor.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 transmissor-arch " "Found design unit 1: transmissor-arch" {  } { { "transmissor.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/transmissor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660348294582 ""} { "Info" "ISGN_ENTITY_NAME" "1 transmissor " "Found entity 1: transmissor" {  } { { "transmissor.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/transmissor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660348294582 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1660348294582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmissor gerador:g\|transmissor:t " "Elaborating entity \"transmissor\" for hierarchy \"gerador:g\|transmissor:t\"" {  } { { "gerador.vhd" "t" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/gerador.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660348294584 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "s\[0\] transmissor.vhd(19) " "Using initial value X (don't care) for net \"s\[0\]\" at transmissor.vhd(19)" {  } { { "transmissor.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/transmissor.vhd" 19 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1660348294585 "|DetectorAndGenerator|gerador:g|transmissor:t"}
{ "Warning" "WSGN_SEARCH_FILE" "flipflop.vhd 2 1 " "Using design file flipflop.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipFlop-behaviour " "Found design unit 1: flipFlop-behaviour" {  } { { "flipflop.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/flipflop.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660348294597 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipFlop " "Found entity 1: flipFlop" {  } { { "flipflop.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/flipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660348294597 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1660348294597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipFlop gerador:g\|transmissor:t\|flipFlop:f0 " "Elaborating entity \"flipFlop\" for hierarchy \"gerador:g\|transmissor:t\|flipFlop:f0\"" {  } { { "transmissor.vhd" "f0" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/transmissor.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660348294599 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "set flipflop.vhd(18) " "VHDL Process Statement warning at flipflop.vhd(18): signal \"set\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "flipflop.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/flipflop.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1660348294600 "|DetectorAndGenerator|gerador:g|transmissor:t|flipFlop:f0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "setIn flipflop.vhd(19) " "VHDL Process Statement warning at flipflop.vhd(19): signal \"setIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "flipflop.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/flipflop.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1660348294600 "|DetectorAndGenerator|gerador:g|transmissor:t|flipFlop:f0"}
{ "Warning" "WSGN_SEARCH_FILE" "detector.vhd 2 1 " "Using design file detector.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Detector-arch " "Found design unit 1: Detector-arch" {  } { { "detector.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/detector.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660348294630 ""} { "Info" "ISGN_ENTITY_NAME" "1 Detector " "Found entity 1: Detector" {  } { { "detector.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/detector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660348294630 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1660348294630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Detector Detector:d " "Elaborating entity \"Detector\" for hierarchy \"Detector:d\"" {  } { { "detectorandgenerator.vhd" "d" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/detectorandgenerator.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660348294632 ""}
{ "Warning" "WSGN_SEARCH_FILE" "receptor.vhd 2 1 " "Using design file receptor.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Receptor-arch " "Found design unit 1: Receptor-arch" {  } { { "receptor.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/receptor.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660348294645 ""} { "Info" "ISGN_ENTITY_NAME" "1 Receptor " "Found entity 1: Receptor" {  } { { "receptor.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/receptor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660348294645 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1660348294645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Receptor Detector:d\|Receptor:r " "Elaborating entity \"Receptor\" for hierarchy \"Detector:d\|Receptor:r\"" {  } { { "detector.vhd" "r" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/detector.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660348294647 ""}
{ "Warning" "WSGN_SEARCH_FILE" "detectorcontroller.vhd 2 1 " "Using design file detectorcontroller.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DetectorController-arch " "Found design unit 1: DetectorController-arch" {  } { { "detectorcontroller.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/detectorcontroller.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660348294677 ""} { "Info" "ISGN_ENTITY_NAME" "1 DetectorController " "Found entity 1: DetectorController" {  } { { "detectorcontroller.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/detectorcontroller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660348294677 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1660348294677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DetectorController Detector:d\|DetectorController:c " "Elaborating entity \"DetectorController\" for hierarchy \"Detector:d\|DetectorController:c\"" {  } { { "detector.vhd" "c" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/detector.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660348294678 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decodificador.vhd 2 1 " "Using design file decodificador.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decodificador-arch " "Found design unit 1: Decodificador-arch" {  } { { "decodificador.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/decodificador.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660348294703 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decodificador " "Found entity 1: Decodificador" {  } { { "decodificador.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/decodificador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1660348294703 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1660348294703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decodificador Detector:d\|Decodificador:d " "Elaborating entity \"Decodificador\" for hierarchy \"Detector:d\|Decodificador:d\"" {  } { { "detector.vhd" "d" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/detector.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1660348294704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gerador:g\|Message:m\|counter\[28\] " "Latch gerador:g\|Message:m\|counter\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA resetn " "Ports D and ENA on the latch are fed by the same signal resetn" {  } { { "detectorandgenerator.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/detectorandgenerator.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1660348295471 ""}  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1660348295471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gerador:g\|Message:m\|counter\[27\] " "Latch gerador:g\|Message:m\|counter\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA resetn " "Ports D and ENA on the latch are fed by the same signal resetn" {  } { { "detectorandgenerator.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/detectorandgenerator.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1660348295471 ""}  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1660348295471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gerador:g\|Message:m\|counter\[26\] " "Latch gerador:g\|Message:m\|counter\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA resetn " "Ports D and ENA on the latch are fed by the same signal resetn" {  } { { "detectorandgenerator.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/detectorandgenerator.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1660348295471 ""}  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1660348295471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gerador:g\|Message:m\|counter\[25\] " "Latch gerador:g\|Message:m\|counter\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA resetn " "Ports D and ENA on the latch are fed by the same signal resetn" {  } { { "detectorandgenerator.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/detectorandgenerator.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1660348295471 ""}  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1660348295471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gerador:g\|Message:m\|counter\[24\] " "Latch gerador:g\|Message:m\|counter\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA resetn " "Ports D and ENA on the latch are fed by the same signal resetn" {  } { { "detectorandgenerator.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/detectorandgenerator.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1660348295471 ""}  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1660348295471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gerador:g\|Message:m\|counter\[23\] " "Latch gerador:g\|Message:m\|counter\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA resetn " "Ports D and ENA on the latch are fed by the same signal resetn" {  } { { "detectorandgenerator.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/detectorandgenerator.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1660348295471 ""}  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1660348295471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gerador:g\|Message:m\|counter\[22\] " "Latch gerador:g\|Message:m\|counter\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA resetn " "Ports D and ENA on the latch are fed by the same signal resetn" {  } { { "detectorandgenerator.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/detectorandgenerator.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1660348295472 ""}  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1660348295472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gerador:g\|Message:m\|counter\[21\] " "Latch gerador:g\|Message:m\|counter\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA resetn " "Ports D and ENA on the latch are fed by the same signal resetn" {  } { { "detectorandgenerator.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/detectorandgenerator.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1660348295472 ""}  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1660348295472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gerador:g\|Message:m\|counter\[20\] " "Latch gerador:g\|Message:m\|counter\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA resetn " "Ports D and ENA on the latch are fed by the same signal resetn" {  } { { "detectorandgenerator.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/detectorandgenerator.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1660348295472 ""}  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1660348295472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gerador:g\|Message:m\|counter\[19\] " "Latch gerador:g\|Message:m\|counter\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA resetn " "Ports D and ENA on the latch are fed by the same signal resetn" {  } { { "detectorandgenerator.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/detectorandgenerator.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1660348295472 ""}  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1660348295472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gerador:g\|Message:m\|counter\[18\] " "Latch gerador:g\|Message:m\|counter\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA resetn " "Ports D and ENA on the latch are fed by the same signal resetn" {  } { { "detectorandgenerator.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/detectorandgenerator.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1660348295472 ""}  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1660348295472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gerador:g\|Message:m\|counter\[17\] " "Latch gerador:g\|Message:m\|counter\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA resetn " "Ports D and ENA on the latch are fed by the same signal resetn" {  } { { "detectorandgenerator.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/detectorandgenerator.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1660348295472 ""}  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1660348295472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gerador:g\|Message:m\|counter\[16\] " "Latch gerador:g\|Message:m\|counter\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA resetn " "Ports D and ENA on the latch are fed by the same signal resetn" {  } { { "detectorandgenerator.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/detectorandgenerator.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1660348295472 ""}  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1660348295472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gerador:g\|Message:m\|counter\[15\] " "Latch gerador:g\|Message:m\|counter\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA resetn " "Ports D and ENA on the latch are fed by the same signal resetn" {  } { { "detectorandgenerator.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/detectorandgenerator.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1660348295473 ""}  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1660348295473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gerador:g\|Message:m\|counter\[14\] " "Latch gerador:g\|Message:m\|counter\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA resetn " "Ports D and ENA on the latch are fed by the same signal resetn" {  } { { "detectorandgenerator.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/detectorandgenerator.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1660348295473 ""}  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1660348295473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gerador:g\|Message:m\|counter\[13\] " "Latch gerador:g\|Message:m\|counter\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA resetn " "Ports D and ENA on the latch are fed by the same signal resetn" {  } { { "detectorandgenerator.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/detectorandgenerator.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1660348295473 ""}  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1660348295473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gerador:g\|Message:m\|counter\[12\] " "Latch gerador:g\|Message:m\|counter\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA resetn " "Ports D and ENA on the latch are fed by the same signal resetn" {  } { { "detectorandgenerator.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/detectorandgenerator.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1660348295473 ""}  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1660348295473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gerador:g\|Message:m\|counter\[11\] " "Latch gerador:g\|Message:m\|counter\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA resetn " "Ports D and ENA on the latch are fed by the same signal resetn" {  } { { "detectorandgenerator.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/detectorandgenerator.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1660348295473 ""}  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1660348295473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gerador:g\|Message:m\|counter\[10\] " "Latch gerador:g\|Message:m\|counter\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA resetn " "Ports D and ENA on the latch are fed by the same signal resetn" {  } { { "detectorandgenerator.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/detectorandgenerator.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1660348295473 ""}  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1660348295473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gerador:g\|Message:m\|counter\[9\] " "Latch gerador:g\|Message:m\|counter\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA resetn " "Ports D and ENA on the latch are fed by the same signal resetn" {  } { { "detectorandgenerator.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/detectorandgenerator.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1660348295474 ""}  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1660348295474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gerador:g\|Message:m\|counter\[8\] " "Latch gerador:g\|Message:m\|counter\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA resetn " "Ports D and ENA on the latch are fed by the same signal resetn" {  } { { "detectorandgenerator.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/detectorandgenerator.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1660348295474 ""}  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1660348295474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gerador:g\|Message:m\|counter\[7\] " "Latch gerador:g\|Message:m\|counter\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA resetn " "Ports D and ENA on the latch are fed by the same signal resetn" {  } { { "detectorandgenerator.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/detectorandgenerator.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1660348295474 ""}  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1660348295474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gerador:g\|Message:m\|counter\[6\] " "Latch gerador:g\|Message:m\|counter\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA resetn " "Ports D and ENA on the latch are fed by the same signal resetn" {  } { { "detectorandgenerator.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/detectorandgenerator.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1660348295474 ""}  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1660348295474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gerador:g\|Message:m\|counter\[5\] " "Latch gerador:g\|Message:m\|counter\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA resetn " "Ports D and ENA on the latch are fed by the same signal resetn" {  } { { "detectorandgenerator.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/detectorandgenerator.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1660348295474 ""}  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1660348295474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gerador:g\|Message:m\|counter\[4\] " "Latch gerador:g\|Message:m\|counter\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA resetn " "Ports D and ENA on the latch are fed by the same signal resetn" {  } { { "detectorandgenerator.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/detectorandgenerator.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1660348295474 ""}  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1660348295474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gerador:g\|Message:m\|counter\[3\] " "Latch gerador:g\|Message:m\|counter\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA resetn " "Ports D and ENA on the latch are fed by the same signal resetn" {  } { { "detectorandgenerator.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/detectorandgenerator.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1660348295474 ""}  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1660348295474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gerador:g\|Message:m\|counter\[2\] " "Latch gerador:g\|Message:m\|counter\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA resetn " "Ports D and ENA on the latch are fed by the same signal resetn" {  } { { "detectorandgenerator.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/detectorandgenerator.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1660348295475 ""}  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1660348295475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gerador:g\|Message:m\|counter\[1\] " "Latch gerador:g\|Message:m\|counter\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA resetn " "Ports D and ENA on the latch are fed by the same signal resetn" {  } { { "detectorandgenerator.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/detectorandgenerator.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1660348295475 ""}  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1660348295475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gerador:g\|Message:m\|counter\[0\] " "Latch gerador:g\|Message:m\|counter\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA resetn " "Ports D and ENA on the latch are fed by the same signal resetn" {  } { { "detectorandgenerator.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/detectorandgenerator.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1660348295475 ""}  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1660348295475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gerador:g\|Message:m\|counter\[31\] " "Latch gerador:g\|Message:m\|counter\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA resetn " "Ports D and ENA on the latch are fed by the same signal resetn" {  } { { "detectorandgenerator.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/detectorandgenerator.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1660348295475 ""}  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1660348295475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gerador:g\|Message:m\|counter\[30\] " "Latch gerador:g\|Message:m\|counter\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA resetn " "Ports D and ENA on the latch are fed by the same signal resetn" {  } { { "detectorandgenerator.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/detectorandgenerator.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1660348295475 ""}  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1660348295475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gerador:g\|Message:m\|counter\[29\] " "Latch gerador:g\|Message:m\|counter\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA resetn " "Ports D and ENA on the latch are fed by the same signal resetn" {  } { { "detectorandgenerator.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/detectorandgenerator.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1660348295475 ""}  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1660348295475 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "flipflop.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/flipflop.vhd" 16 -1 0 } } { "generatorcontroller.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/generatorcontroller.vhd" 18 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1660348295477 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1660348295478 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gerador:g\|transmissor:t\|flipFlop:f12\|data gerador:g\|transmissor:t\|flipFlop:f12\|data~_emulated gerador:g\|transmissor:t\|flipFlop:f12\|data~1 " "Register \"gerador:g\|transmissor:t\|flipFlop:f12\|data\" is converted into an equivalent circuit using register \"gerador:g\|transmissor:t\|flipFlop:f12\|data~_emulated\" and latch \"gerador:g\|transmissor:t\|flipFlop:f12\|data~1\"" {  } { { "flipflop.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/flipflop.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1660348295478 "|DetectorAndGenerator|gerador:g|transmissor:t|flipFlop:f12|data"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gerador:g\|transmissor:t\|flipFlop:f10\|data gerador:g\|transmissor:t\|flipFlop:f10\|data~_emulated gerador:g\|transmissor:t\|flipFlop:f10\|data~1 " "Register \"gerador:g\|transmissor:t\|flipFlop:f10\|data\" is converted into an equivalent circuit using register \"gerador:g\|transmissor:t\|flipFlop:f10\|data~_emulated\" and latch \"gerador:g\|transmissor:t\|flipFlop:f10\|data~1\"" {  } { { "flipflop.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/flipflop.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1660348295478 "|DetectorAndGenerator|gerador:g|transmissor:t|flipFlop:f10|data"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gerador:g\|transmissor:t\|flipFlop:f9\|data gerador:g\|transmissor:t\|flipFlop:f9\|data~_emulated gerador:g\|transmissor:t\|flipFlop:f9\|data~1 " "Register \"gerador:g\|transmissor:t\|flipFlop:f9\|data\" is converted into an equivalent circuit using register \"gerador:g\|transmissor:t\|flipFlop:f9\|data~_emulated\" and latch \"gerador:g\|transmissor:t\|flipFlop:f9\|data~1\"" {  } { { "flipflop.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/flipflop.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1660348295478 "|DetectorAndGenerator|gerador:g|transmissor:t|flipFlop:f9|data"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gerador:g\|transmissor:t\|flipFlop:f8\|data gerador:g\|transmissor:t\|flipFlop:f8\|data~_emulated gerador:g\|transmissor:t\|flipFlop:f8\|data~1 " "Register \"gerador:g\|transmissor:t\|flipFlop:f8\|data\" is converted into an equivalent circuit using register \"gerador:g\|transmissor:t\|flipFlop:f8\|data~_emulated\" and latch \"gerador:g\|transmissor:t\|flipFlop:f8\|data~1\"" {  } { { "flipflop.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/flipflop.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1660348295478 "|DetectorAndGenerator|gerador:g|transmissor:t|flipFlop:f8|data"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gerador:g\|transmissor:t\|flipFlop:f5\|data gerador:g\|transmissor:t\|flipFlop:f5\|data~_emulated gerador:g\|transmissor:t\|flipFlop:f5\|data~1 " "Register \"gerador:g\|transmissor:t\|flipFlop:f5\|data\" is converted into an equivalent circuit using register \"gerador:g\|transmissor:t\|flipFlop:f5\|data~_emulated\" and latch \"gerador:g\|transmissor:t\|flipFlop:f5\|data~1\"" {  } { { "flipflop.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/flipflop.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1660348295478 "|DetectorAndGenerator|gerador:g|transmissor:t|flipFlop:f5|data"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gerador:g\|transmissor:t\|flipFlop:f4\|data gerador:g\|transmissor:t\|flipFlop:f4\|data~_emulated gerador:g\|transmissor:t\|flipFlop:f5\|data~1 " "Register \"gerador:g\|transmissor:t\|flipFlop:f4\|data\" is converted into an equivalent circuit using register \"gerador:g\|transmissor:t\|flipFlop:f4\|data~_emulated\" and latch \"gerador:g\|transmissor:t\|flipFlop:f5\|data~1\"" {  } { { "flipflop.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/flipflop.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1660348295478 "|DetectorAndGenerator|gerador:g|transmissor:t|flipFlop:f4|data"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gerador:g\|transmissor:t\|flipFlop:f3\|data gerador:g\|transmissor:t\|flipFlop:f3\|data~_emulated gerador:g\|transmissor:t\|flipFlop:f3\|data~1 " "Register \"gerador:g\|transmissor:t\|flipFlop:f3\|data\" is converted into an equivalent circuit using register \"gerador:g\|transmissor:t\|flipFlop:f3\|data~_emulated\" and latch \"gerador:g\|transmissor:t\|flipFlop:f3\|data~1\"" {  } { { "flipflop.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/flipflop.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1660348295478 "|DetectorAndGenerator|gerador:g|transmissor:t|flipFlop:f3|data"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gerador:g\|transmissor:t\|flipFlop:f2\|data gerador:g\|transmissor:t\|flipFlop:f2\|data~_emulated gerador:g\|transmissor:t\|flipFlop:f2\|data~1 " "Register \"gerador:g\|transmissor:t\|flipFlop:f2\|data\" is converted into an equivalent circuit using register \"gerador:g\|transmissor:t\|flipFlop:f2\|data~_emulated\" and latch \"gerador:g\|transmissor:t\|flipFlop:f2\|data~1\"" {  } { { "flipflop.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/flipflop.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1660348295478 "|DetectorAndGenerator|gerador:g|transmissor:t|flipFlop:f2|data"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gerador:g\|transmissor:t\|flipFlop:f1\|data gerador:g\|transmissor:t\|flipFlop:f1\|data~_emulated gerador:g\|transmissor:t\|flipFlop:f1\|data~1 " "Register \"gerador:g\|transmissor:t\|flipFlop:f1\|data\" is converted into an equivalent circuit using register \"gerador:g\|transmissor:t\|flipFlop:f1\|data~_emulated\" and latch \"gerador:g\|transmissor:t\|flipFlop:f1\|data~1\"" {  } { { "flipflop.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/flipflop.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1660348295478 "|DetectorAndGenerator|gerador:g|transmissor:t|flipFlop:f1|data"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gerador:g\|transmissor:t\|flipFlop:f0\|data gerador:g\|transmissor:t\|flipFlop:f0\|data~_emulated gerador:g\|transmissor:t\|flipFlop:f0\|data~1 " "Register \"gerador:g\|transmissor:t\|flipFlop:f0\|data\" is converted into an equivalent circuit using register \"gerador:g\|transmissor:t\|flipFlop:f0\|data~_emulated\" and latch \"gerador:g\|transmissor:t\|flipFlop:f0\|data~1\"" {  } { { "flipflop.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/flipflop.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1660348295478 "|DetectorAndGenerator|gerador:g|transmissor:t|flipFlop:f0|data"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1660348295478 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1660348295877 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1660348295877 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "386 " "Implemented 386 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1660348295929 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1660348295929 ""} { "Info" "ICUT_CUT_TM_LCELLS" "375 " "Implemented 375 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1660348295929 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1660348295929 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 99 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 99 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "380 " "Peak virtual memory: 380 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1660348295955 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 12 20:51:35 2022 " "Processing ended: Fri Aug 12 20:51:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1660348295955 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1660348295955 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1660348295955 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1660348295955 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1660348297210 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1660348297211 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 12 20:51:36 2022 " "Processing started: Fri Aug 12 20:51:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1660348297211 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1660348297211 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DetectorAndGenerator -c DetectorAndGenerator " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DetectorAndGenerator -c DetectorAndGenerator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1660348297211 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1660348297323 ""}
{ "Info" "0" "" "Project  = DetectorAndGenerator" {  } {  } 0 0 "Project  = DetectorAndGenerator" 0 0 "Fitter" 0 0 1660348297323 ""}
{ "Info" "0" "" "Revision = DetectorAndGenerator" {  } {  } 0 0 "Revision = DetectorAndGenerator" 0 0 "Fitter" 0 0 1660348297324 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1660348297402 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "DetectorAndGenerator EP2C5T144C6 " "Automatically selected device EP2C5T144C6 for design DetectorAndGenerator" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1660348297484 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1660348297585 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1660348297597 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C6 " "Device EP2C8T144C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1660348297829 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1660348297829 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/" { { 0 { 0 ""} 0 577 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1660348297831 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/" { { 0 { 0 ""} 0 578 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1660348297831 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/" { { 0 { 0 ""} 0 579 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1660348297831 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1660348297831 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "11 11 " "No exact pin location assignment(s) for 11 pins of 11 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "valid_out " "Pin valid_out not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { valid_out } } } { "detectorandgenerator.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/detectorandgenerator.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { valid_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1660348297847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "message\[7\] " "Pin message\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { message[7] } } } { "detectorandgenerator.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/detectorandgenerator.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { message[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1660348297847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "message\[6\] " "Pin message\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { message[6] } } } { "detectorandgenerator.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/detectorandgenerator.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { message[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1660348297847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "message\[5\] " "Pin message\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { message[5] } } } { "detectorandgenerator.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/detectorandgenerator.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { message[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1660348297847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "message\[4\] " "Pin message\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { message[4] } } } { "detectorandgenerator.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/detectorandgenerator.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { message[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1660348297847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "message\[3\] " "Pin message\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { message[3] } } } { "detectorandgenerator.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/detectorandgenerator.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { message[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1660348297847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "message\[2\] " "Pin message\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { message[2] } } } { "detectorandgenerator.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/detectorandgenerator.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { message[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1660348297847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "message\[1\] " "Pin message\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { message[1] } } } { "detectorandgenerator.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/detectorandgenerator.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { message[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1660348297847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "message\[0\] " "Pin message\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { message[0] } } } { "detectorandgenerator.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/detectorandgenerator.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { message[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1660348297847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { clk } } } { "detectorandgenerator.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/detectorandgenerator.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1660348297847 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "resetn " "Pin resetn not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { resetn } } } { "detectorandgenerator.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/detectorandgenerator.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { resetn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1660348297847 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1660348297847 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "43 " "TimeQuest Timing Analyzer is analyzing 43 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1660348297963 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DetectorAndGenerator.sdc " "Synopsys Design Constraints File file not found: 'DetectorAndGenerator.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1660348297964 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1660348297964 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: g\|m\|Equal0~10  from: dataa  to: combout " "Cell: g\|m\|Equal0~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1660348297967 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: g\|m\|Equal0~11  from: dataa  to: combout " "Cell: g\|m\|Equal0~11  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1660348297967 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: g\|m\|Equal0~12  from: dataa  to: combout " "Cell: g\|m\|Equal0~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1660348297967 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: g\|m\|Equal0~13  from: dataa  to: combout " "Cell: g\|m\|Equal0~13  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1660348297967 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: g\|m\|Equal0~15  from: dataa  to: combout " "Cell: g\|m\|Equal0~15  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1660348297967 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: g\|m\|Equal0~16  from: dataa  to: combout " "Cell: g\|m\|Equal0~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1660348297967 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: g\|m\|Equal0~17  from: dataa  to: combout " "Cell: g\|m\|Equal0~17  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1660348297967 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: g\|m\|Equal0~18  from: dataa  to: combout " "Cell: g\|m\|Equal0~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1660348297967 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: g\|m\|Equal0~20  from: dataa  to: combout " "Cell: g\|m\|Equal0~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1660348297967 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: g\|m\|Equal0~21  from: dataa  to: combout " "Cell: g\|m\|Equal0~21  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1660348297967 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: g\|m\|Equal0~23  from: dataa  to: combout " "Cell: g\|m\|Equal0~23  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1660348297967 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: g\|m\|Equal0~24  from: dataa  to: combout " "Cell: g\|m\|Equal0~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1660348297967 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: g\|m\|Equal0~2  from: dataa  to: combout " "Cell: g\|m\|Equal0~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1660348297967 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: g\|m\|Equal0~5  from: dataa  to: combout " "Cell: g\|m\|Equal0~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1660348297967 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: g\|m\|Equal0~6  from: dataa  to: combout " "Cell: g\|m\|Equal0~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1660348297967 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: g\|m\|Equal0~7  from: dataa  to: combout " "Cell: g\|m\|Equal0~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1660348297967 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: g\|m\|Equal0~8  from: dataa  to: combout " "Cell: g\|m\|Equal0~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1660348297967 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: g\|m\|counter~0  from: datac  to: combout " "Cell: g\|m\|counter~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1660348297967 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: g\|m\|counter~1  from: datac  to: combout " "Cell: g\|m\|counter~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1660348297967 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: g\|m\|counter~2  from: datac  to: combout " "Cell: g\|m\|counter~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1660348297967 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1660348297967 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1660348297970 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1660348297991 ""}  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { clk } } } { "detectorandgenerator.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/detectorandgenerator.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1660348297991 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "gerador:g\|Message:m\|counter\[0\]~5  " "Automatically promoted node gerador:g\|Message:m\|counter\[0\]~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1660348297991 ""}  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 30 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gerador:g|Message:m|counter[0]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/" { { 0 { 0 ""} 0 507 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1660348297991 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "gerador:g\|GeneratorController:control\|state  " "Automatically promoted node gerador:g\|GeneratorController:control\|state " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1660348297991 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gerador:g\|transmissor:t\|flipFlop:f12\|data~2 " "Destination node gerador:g\|transmissor:t\|flipFlop:f12\|data~2" {  } { { "flipflop.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/flipflop.vhd" 16 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gerador:g|transmissor:t|flipFlop:f12|data~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/" { { 0 { 0 ""} 0 208 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1660348297991 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gerador:g\|Message:m\|counter~0 " "Destination node gerador:g\|Message:m\|counter~0" {  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 15 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gerador:g|Message:m|counter~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/" { { 0 { 0 ""} 0 409 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1660348297991 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gerador:g\|Message:m\|counter~1 " "Destination node gerador:g\|Message:m\|counter~1" {  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 15 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gerador:g|Message:m|counter~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/" { { 0 { 0 ""} 0 412 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1660348297991 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gerador:g\|Message:m\|counter~2 " "Destination node gerador:g\|Message:m\|counter~2" {  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 15 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gerador:g|Message:m|counter~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/" { { 0 { 0 ""} 0 415 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1660348297991 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gerador:g\|Message:m\|Equal0~2 " "Destination node gerador:g\|Message:m\|Equal0~2" {  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 30 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gerador:g|Message:m|Equal0~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/" { { 0 { 0 ""} 0 472 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1660348297991 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gerador:g\|Message:m\|Equal0~4 " "Destination node gerador:g\|Message:m\|Equal0~4" {  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 30 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gerador:g|Message:m|Equal0~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/" { { 0 { 0 ""} 0 474 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1660348297991 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gerador:g\|Message:m\|Equal0~5 " "Destination node gerador:g\|Message:m\|Equal0~5" {  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 30 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gerador:g|Message:m|Equal0~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/" { { 0 { 0 ""} 0 475 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1660348297991 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gerador:g\|Message:m\|Equal0~6 " "Destination node gerador:g\|Message:m\|Equal0~6" {  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 30 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gerador:g|Message:m|Equal0~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/" { { 0 { 0 ""} 0 476 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1660348297991 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gerador:g\|Message:m\|Equal0~7 " "Destination node gerador:g\|Message:m\|Equal0~7" {  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 30 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gerador:g|Message:m|Equal0~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/" { { 0 { 0 ""} 0 477 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1660348297991 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gerador:g\|Message:m\|Equal0~8 " "Destination node gerador:g\|Message:m\|Equal0~8" {  } { { "message.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/message.vhd" 30 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gerador:g|Message:m|Equal0~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/" { { 0 { 0 ""} 0 478 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1660348297991 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1660348297991 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1660348297991 ""}  } { { "generatorcontroller.vhd" "" { Text "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/generatorcontroller.vhd" 18 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { gerador:g|GeneratorController:control|state } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1660348297991 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1660348298060 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1660348298060 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1660348298060 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1660348298061 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1660348298062 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1660348298062 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1660348298063 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1660348298063 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1660348298095 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1660348298095 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1660348298095 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "10 unused 3.3V 1 9 0 " "Number of I/O pins in group: 10 (unused VREF, 3.3V VCCIO, 1 input, 9 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1660348298096 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1660348298096 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1660348298096 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 16 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1660348298097 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1660348298097 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1660348298097 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1660348298097 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1660348298097 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1660348298097 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1660348298104 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1660348298516 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1660348298658 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1660348298671 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1660348299430 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1660348299430 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1660348299513 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y0 X13_Y14 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } { { "loc" "" { Generic "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} 0 0 14 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1660348300567 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1660348300567 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1660348301113 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1660348301115 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1660348301115 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.14 " "Total time spent on timing analysis during the Fitter is 1.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1660348301125 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1660348301127 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "9 " "Found 9 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "valid_out 0 " "Pin \"valid_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1660348301136 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "message\[7\] 0 " "Pin \"message\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1660348301136 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "message\[6\] 0 " "Pin \"message\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1660348301136 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "message\[5\] 0 " "Pin \"message\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1660348301136 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "message\[4\] 0 " "Pin \"message\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1660348301136 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "message\[3\] 0 " "Pin \"message\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1660348301136 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "message\[2\] 0 " "Pin \"message\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1660348301136 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "message\[1\] 0 " "Pin \"message\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1660348301136 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "message\[0\] 0 " "Pin \"message\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1660348301136 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1660348301136 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1660348301239 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1660348301267 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1660348301379 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1660348301514 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1660348301530 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/output_files/DetectorAndGenerator.fit.smsg " "Generated suppressed messages file C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/output_files/DetectorAndGenerator.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1660348301605 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "417 " "Peak virtual memory: 417 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1660348301730 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 12 20:51:41 2022 " "Processing ended: Fri Aug 12 20:51:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1660348301730 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1660348301730 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1660348301730 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1660348301730 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1660348302808 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1660348302809 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 12 20:51:42 2022 " "Processing started: Fri Aug 12 20:51:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1660348302809 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1660348302809 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DetectorAndGenerator -c DetectorAndGenerator " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DetectorAndGenerator -c DetectorAndGenerator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1660348302809 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1660348303270 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1660348303283 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "342 " "Peak virtual memory: 342 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1660348303564 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 12 20:51:43 2022 " "Processing ended: Fri Aug 12 20:51:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1660348303564 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1660348303564 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1660348303564 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1660348303564 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1660348304146 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1660348304794 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1660348304795 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 12 20:51:44 2022 " "Processing started: Fri Aug 12 20:51:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1660348304795 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1660348304795 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DetectorAndGenerator -c DetectorAndGenerator " "Command: quartus_sta DetectorAndGenerator -c DetectorAndGenerator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1660348304795 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1660348304913 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1660348305100 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "43 " "TimeQuest Timing Analyzer is analyzing 43 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1660348305205 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DetectorAndGenerator.sdc " "Synopsys Design Constraints File file not found: 'DetectorAndGenerator.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1660348305217 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1660348305218 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305220 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name resetn resetn " "create_clock -period 1.000 -name resetn resetn" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305220 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name gerador:g\|GeneratorController:control\|state gerador:g\|GeneratorController:control\|state " "create_clock -period 1.000 -name gerador:g\|GeneratorController:control\|state gerador:g\|GeneratorController:control\|state" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305220 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305220 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: g\|m\|Equal0~10  from: datac  to: combout " "Cell: g\|m\|Equal0~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: g\|m\|Equal0~11  from: datac  to: combout " "Cell: g\|m\|Equal0~11  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: g\|m\|Equal0~12  from: datac  to: combout " "Cell: g\|m\|Equal0~12  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: g\|m\|Equal0~13  from: datad  to: combout " "Cell: g\|m\|Equal0~13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: g\|m\|Equal0~15  from: datab  to: combout " "Cell: g\|m\|Equal0~15  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: g\|m\|Equal0~16  from: datac  to: combout " "Cell: g\|m\|Equal0~16  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: g\|m\|Equal0~17  from: datad  to: combout " "Cell: g\|m\|Equal0~17  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: g\|m\|Equal0~18  from: datad  to: combout " "Cell: g\|m\|Equal0~18  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: g\|m\|Equal0~20  from: datad  to: combout " "Cell: g\|m\|Equal0~20  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: g\|m\|Equal0~21  from: datad  to: combout " "Cell: g\|m\|Equal0~21  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: g\|m\|Equal0~23  from: datac  to: combout " "Cell: g\|m\|Equal0~23  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: g\|m\|Equal0~24  from: datac  to: combout " "Cell: g\|m\|Equal0~24  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: g\|m\|Equal0~2  from: datac  to: combout " "Cell: g\|m\|Equal0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: g\|m\|Equal0~5  from: dataa  to: combout " "Cell: g\|m\|Equal0~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: g\|m\|Equal0~6  from: datac  to: combout " "Cell: g\|m\|Equal0~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: g\|m\|Equal0~7  from: datac  to: combout " "Cell: g\|m\|Equal0~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: g\|m\|Equal0~8  from: datad  to: combout " "Cell: g\|m\|Equal0~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: g\|m\|counter~0  from: datac  to: combout " "Cell: g\|m\|counter~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: g\|m\|counter~1  from: datac  to: combout " "Cell: g\|m\|counter~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: g\|m\|counter~2  from: datac  to: combout " "Cell: g\|m\|counter~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305222 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1660348305222 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1660348305225 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1660348305233 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1660348305248 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.948 " "Worst-case setup slack is -12.948" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.948      -493.985 gerador:g\|GeneratorController:control\|state  " "  -12.948      -493.985 gerador:g\|GeneratorController:control\|state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.457      -302.405 clk  " "  -12.457      -302.405 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.174      -383.334 resetn  " "  -12.174      -383.334 resetn " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305251 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1660348305251 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.449 " "Worst-case hold slack is -4.449" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.449      -140.999 resetn  " "   -4.449      -140.999 resetn " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.938      -124.647 gerador:g\|GeneratorController:control\|state  " "   -3.938      -124.647 gerador:g\|GeneratorController:control\|state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.512        -7.971 clk  " "   -1.512        -7.971 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305257 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1660348305257 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.071 " "Worst-case recovery slack is -0.071" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.071        -1.883 clk  " "   -0.071        -1.883 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305259 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1660348305259 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.093 " "Worst-case removal slack is -0.093" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.093        -0.093 clk  " "   -0.093        -0.093 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305261 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1660348305261 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.959 " "Worst-case minimum pulse width slack is -3.959" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.959      -542.638 gerador:g\|GeneratorController:control\|state  " "   -3.959      -542.638 gerador:g\|GeneratorController:control\|state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.778      -514.252 resetn  " "   -3.778      -514.252 resetn " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -95.380 clk  " "   -1.380       -95.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305263 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1660348305263 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1660348305413 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1660348305414 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: g\|m\|Equal0~10  from: datac  to: combout " "Cell: g\|m\|Equal0~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305432 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: g\|m\|Equal0~11  from: datac  to: combout " "Cell: g\|m\|Equal0~11  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305432 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: g\|m\|Equal0~12  from: datac  to: combout " "Cell: g\|m\|Equal0~12  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305432 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: g\|m\|Equal0~13  from: datad  to: combout " "Cell: g\|m\|Equal0~13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305432 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: g\|m\|Equal0~15  from: datab  to: combout " "Cell: g\|m\|Equal0~15  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305432 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: g\|m\|Equal0~16  from: datac  to: combout " "Cell: g\|m\|Equal0~16  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305432 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: g\|m\|Equal0~17  from: datad  to: combout " "Cell: g\|m\|Equal0~17  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305432 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: g\|m\|Equal0~18  from: datad  to: combout " "Cell: g\|m\|Equal0~18  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305432 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: g\|m\|Equal0~20  from: datad  to: combout " "Cell: g\|m\|Equal0~20  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305432 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: g\|m\|Equal0~21  from: datad  to: combout " "Cell: g\|m\|Equal0~21  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305432 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: g\|m\|Equal0~23  from: datac  to: combout " "Cell: g\|m\|Equal0~23  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305432 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: g\|m\|Equal0~24  from: datac  to: combout " "Cell: g\|m\|Equal0~24  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305432 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: g\|m\|Equal0~2  from: datac  to: combout " "Cell: g\|m\|Equal0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305432 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: g\|m\|Equal0~5  from: dataa  to: combout " "Cell: g\|m\|Equal0~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305432 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: g\|m\|Equal0~6  from: datac  to: combout " "Cell: g\|m\|Equal0~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305432 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: g\|m\|Equal0~7  from: datac  to: combout " "Cell: g\|m\|Equal0~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305432 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: g\|m\|Equal0~8  from: datad  to: combout " "Cell: g\|m\|Equal0~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305432 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: g\|m\|counter~0  from: datac  to: combout " "Cell: g\|m\|counter~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305432 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: g\|m\|counter~1  from: datac  to: combout " "Cell: g\|m\|counter~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305432 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: g\|m\|counter~2  from: datac  to: combout " "Cell: g\|m\|counter~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305432 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1660348305432 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1660348305437 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.422 " "Worst-case setup slack is -5.422" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.422      -205.340 gerador:g\|GeneratorController:control\|state  " "   -5.422      -205.340 gerador:g\|GeneratorController:control\|state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.047       -99.223 clk  " "   -5.047       -99.223 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.969      -155.391 resetn  " "   -4.969      -155.391 resetn " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305441 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1660348305441 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.340 " "Worst-case hold slack is -2.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.340       -73.716 resetn  " "   -2.340       -73.716 resetn " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.997       -62.860 gerador:g\|GeneratorController:control\|state  " "   -1.997       -62.860 gerador:g\|GeneratorController:control\|state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.063        -7.649 clk  " "   -1.063        -7.649 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305448 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1660348305448 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.327 " "Worst-case recovery slack is 0.327" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.327         0.000 clk  " "    0.327         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305453 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1660348305453 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.116 " "Worst-case removal slack is -0.116" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305457 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.116        -1.649 clk  " "   -0.116        -1.649 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305457 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1660348305457 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.506 " "Worst-case minimum pulse width slack is -1.506" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.506      -203.716 gerador:g\|GeneratorController:control\|state  " "   -1.506      -203.716 gerador:g\|GeneratorController:control\|state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.436      -194.352 resetn  " "   -1.436      -194.352 resetn " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -95.380 clk  " "   -1.380       -95.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1660348305461 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1660348305461 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1660348305636 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1660348305663 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1660348305663 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "317 " "Peak virtual memory: 317 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1660348305738 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 12 20:51:45 2022 " "Processing ended: Fri Aug 12 20:51:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1660348305738 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1660348305738 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1660348305738 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1660348305738 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1660348306795 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1660348306796 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 12 20:51:46 2022 " "Processing started: Fri Aug 12 20:51:46 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1660348306796 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1660348306796 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DetectorAndGenerator -c DetectorAndGenerator " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DetectorAndGenerator -c DetectorAndGenerator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1660348306796 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "DetectorAndGenerator.vho\", \"DetectorAndGenerator_fast.vho DetectorAndGenerator_vhd.sdo DetectorAndGenerator_vhd_fast.sdo C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/simulation/modelsim/ simulation " "Generated files \"DetectorAndGenerator.vho\", \"DetectorAndGenerator_fast.vho\", \"DetectorAndGenerator_vhd.sdo\" and \"DetectorAndGenerator_vhd_fast.sdo\" in directory \"C:/Users/lucas.avelino/Downloads/ufabc-sistemas-digitais-main/quartusProject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1660348307277 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "326 " "Peak virtual memory: 326 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1660348307309 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 12 20:51:47 2022 " "Processing ended: Fri Aug 12 20:51:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1660348307309 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1660348307309 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1660348307309 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1660348307309 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 111 s " "Quartus II Full Compilation was successful. 0 errors, 111 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1660348307907 ""}
