   1               		.file	"chassisInit.c"
   2               	__SP_H__ = 0x3e
   3               	__SP_L__ = 0x3d
   4               	__SREG__ = 0x3f
   5               	__RAMPZ__ = 0x3b
   6               	__tmp_reg__ = 0
   7               	__zero_reg__ = 1
   8               		.text
   9               	.Ltext0:
  10               		.cfi_sections	.debug_frame
  11               		.section	.text.external_interrupt_init,"ax",@progbits
  12               	.global	external_interrupt_init
  14               	external_interrupt_init:
  15               	.LFB11:
  16               		.file 1 "includes/chassisInit.c"
   1:includes/chassisInit.c **** 
   2:includes/chassisInit.c **** /**
   3:includes/chassisInit.c ****  * @file chassisInit.c
   4:includes/chassisInit.c ****  * @author Jonn Dillon
   5:includes/chassisInit.c ****  * @date 16/4/2018
   6:includes/chassisInit.c ****  * @brief Handles all initialisation processes for the chassis controller
   7:includes/chassisInit.c ****  **/
   8:includes/chassisInit.c **** 
   9:includes/chassisInit.c **** 
  10:includes/chassisInit.c **** #include "chassisInit.h"
  11:includes/chassisInit.c **** 
  12:includes/chassisInit.c **** /**
  13:includes/chassisInit.c ****  * @brief Sets up the microcontroller to allow external interrupts. The External Interrupts are tri
  14:includes/chassisInit.c ****  * 
  15:includes/chassisInit.c ****  * Reference: ATmega Datasheet Chapter 15 (External Interrupts)
  16:includes/chassisInit.c ****  * 
  17:includes/chassisInit.c ****  */
  18:includes/chassisInit.c **** void external_interrupt_init()
  19:includes/chassisInit.c **** {
  17               		.loc 1 19 1 view -0
  18               		.cfi_startproc
  19               	/* prologue: function */
  20               	/* frame size = 0 */
  21               	/* stack size = 0 */
  22               	.L__stack_usage = 0
  20:includes/chassisInit.c **** 	//INT1 for CAN1, INT0 for CAN2, PCINT7 for CAN3
  21:includes/chassisInit.c **** 	EICRA |= (2<<ISC00)|(2<<ISC10);
  23               		.loc 1 21 2 view .LVU1
  24               		.loc 1 21 8 is_stmt 0 view .LVU2
  25 0000 E9E6      		ldi r30,lo8(105)
  26 0002 F0E0      		ldi r31,0
  27 0004 8081      		ld r24,Z
  28 0006 8A60      		ori r24,lo8(10)
  29 0008 8083      		st Z,r24
  22:includes/chassisInit.c **** 	EIMSK  = (1<<INT0) | (1<<INT1);
  30               		.loc 1 22 2 is_stmt 1 view .LVU3
  31               		.loc 1 22 9 is_stmt 0 view .LVU4
  32 000a 83E0      		ldi r24,lo8(3)
  33 000c 8DBB      		out 0x1d,r24
  23:includes/chassisInit.c **** 	//Enable interrupts for PCINT7:0
  24:includes/chassisInit.c **** 	PCICR  = (1<<PCIE0)|(1<<PCIE1);
  34               		.loc 1 24 2 is_stmt 1 view .LVU5
  35               		.loc 1 24 9 is_stmt 0 view .LVU6
  36 000e 8093 6800 		sts 104,r24
  25:includes/chassisInit.c **** 	PCMSK0 = (1<<PCINT7);
  37               		.loc 1 25 2 is_stmt 1 view .LVU7
  38               		.loc 1 25 9 is_stmt 0 view .LVU8
  39 0012 80E8      		ldi r24,lo8(-128)
  40 0014 8093 6B00 		sts 107,r24
  26:includes/chassisInit.c **** 	PCMSK1 = (1<<PCINT15);
  41               		.loc 1 26 2 is_stmt 1 view .LVU9
  42               		.loc 1 26 9 is_stmt 0 view .LVU10
  43 0018 8093 6C00 		sts 108,r24
  44               	/* epilogue start */
  27:includes/chassisInit.c **** }
  45               		.loc 1 27 1 view .LVU11
  46 001c 0895      		ret
  47               		.cfi_endproc
  48               	.LFE11:
  50               		.section	.text.io_init,"ax",@progbits
  51               	.global	io_init
  53               	io_init:
  54               	.LFB12:
  28:includes/chassisInit.c **** 
  29:includes/chassisInit.c **** /**
  30:includes/chassisInit.c ****  * @brief Configures the pins required for IO. Each port pin consists of three register bits: DDxn,
  31:includes/chassisInit.c ****  * 
  32:includes/chassisInit.c ****  * 	DDRx   - Sets the direction of PINxn in bit DDxn (1 -> output, 0 -> input)
  33:includes/chassisInit.c ****  * 
  34:includes/chassisInit.c ****  * 	PORTx  - Activates the pull-up resistor for PINxn in bit PORTxn. The pull-up resistor will only
  35:includes/chassisInit.c ****  * 
  36:includes/chassisInit.c ****  *  PINx   - The Port Input Pins I/O location is read only. 
  37:includes/chassisInit.c ****  *           Writing a logic one to a bit in the PINx Register, will result in a toggle in the corr
  38:includes/chassisInit.c ****  * 		     Writing a logic one to PINxn toggles the value of PORTxn, independent on the value of DDR
  39:includes/chassisInit.c ****  * 
  40:includes/chassisInit.c ****  * Reference: ATmega Datasheet Chapter 13 (I/O-Ports)
  41:includes/chassisInit.c ****  * 
  42:includes/chassisInit.c ****  */
  43:includes/chassisInit.c **** void io_init()
  44:includes/chassisInit.c **** {
  55               		.loc 1 44 1 is_stmt 1 view -0
  56               		.cfi_startproc
  57               	/* prologue: function */
  58               	/* frame size = 0 */
  59               	/* stack size = 0 */
  60               	.L__stack_usage = 0
  45:includes/chassisInit.c **** 	//pins 8, 9 and 14 for MCP2515_STB high so the things respond (PE6, PE7, PH2)
  46:includes/chassisInit.c **** 	DDRE  = 0b11000010;		//PE0 = RS232 RX1; PE1 = RS232 TX1;  PE6 = STB_CAN1; PE7 = STB_CAN2;
  61               		.loc 1 46 2 view .LVU13
  62               		.loc 1 46 8 is_stmt 0 view .LVU14
  63 0000 82EC      		ldi r24,lo8(-62)
  64 0002 8DB9      		out 0xd,r24
  47:includes/chassisInit.c **** 	PORTE = 0b00000000;		
  65               		.loc 1 47 2 is_stmt 1 view .LVU15
  66               		.loc 1 47 8 is_stmt 0 view .LVU16
  67 0004 1EB8      		out 0xe,__zero_reg__
  48:includes/chassisInit.c **** 	DDRH  = 0b00000111;		//PH0 = CS_CAN1; PH1 = CS_CAN2; PH2 = STB_CAN3
  68               		.loc 1 48 2 is_stmt 1 view .LVU17
  69               		.loc 1 48 8 is_stmt 0 view .LVU18
  70 0006 87E0      		ldi r24,lo8(7)
  71 0008 8093 0101 		sts 257,r24
  49:includes/chassisInit.c **** 	PORTH = 0b00000011;		//CS_CAN1 high; CS_CAN2 high;
  72               		.loc 1 49 2 is_stmt 1 view .LVU19
  73               		.loc 1 49 8 is_stmt 0 view .LVU20
  74 000c 83E0      		ldi r24,lo8(3)
  75 000e 8093 0201 		sts 258,r24
  50:includes/chassisInit.c **** 	//pins 12, 13, 19 for the CS for each MCP2515 PH0, PH1, PB0)
  51:includes/chassisInit.c **** 
  52:includes/chassisInit.c **** 	//pin 21 for MOSI, pin 20  for SCK (PB2, PB1)
  53:includes/chassisInit.c **** 	DDRB  = 0b01100111;		//PB0 = CS_CAN3; PB1 = SCK; PB2 = MOSI; PB3 = MISO; PB5 = High drive A; PB6 =
  76               		.loc 1 53 2 is_stmt 1 view .LVU21
  77               		.loc 1 53 8 is_stmt 0 view .LVU22
  78 0012 87E6      		ldi r24,lo8(103)
  79 0014 84B9      		out 0x4,r24
  54:includes/chassisInit.c **** 	PORTB = 0b00000001;		//set CS_CAN3 high;
  80               		.loc 1 54 2 is_stmt 1 view .LVU23
  81               		.loc 1 54 8 is_stmt 0 view .LVU24
  82 0016 81E0      		ldi r24,lo8(1)
  83 0018 85B9      		out 0x5,r24
  55:includes/chassisInit.c **** 	
  56:includes/chassisInit.c **** 	DDRL  = 0b00011000;		//PB3 = High drive B; PB4 = Low Drive B;
  84               		.loc 1 56 2 is_stmt 1 view .LVU25
  85               		.loc 1 56 8 is_stmt 0 view .LVU26
  86 001a 88E1      		ldi r24,lo8(24)
  87 001c 8093 0A01 		sts 266,r24
  57:includes/chassisInit.c **** 	PORTL = 0b00000000;
  88               		.loc 1 57 2 is_stmt 1 view .LVU27
  89               		.loc 1 57 8 is_stmt 0 view .LVU28
  90 0020 1092 0B01 		sts 267,__zero_reg__
  58:includes/chassisInit.c **** 	
  59:includes/chassisInit.c **** 	DDRD  = 0b11001000;		//PD0 = CAN2_INT; PD1 = CAN1_INT; PD2 = RS232 RX2; PD3 = RS232 TX2; PD6 = CAN
  91               		.loc 1 59 2 is_stmt 1 view .LVU29
  92               		.loc 1 59 8 is_stmt 0 view .LVU30
  93 0024 98EC      		ldi r25,lo8(-56)
  94 0026 9AB9      		out 0xa,r25
  60:includes/chassisInit.c **** 	DDRD  = 0b00000000;
  95               		.loc 1 60 2 is_stmt 1 view .LVU31
  96               		.loc 1 60 8 is_stmt 0 view .LVU32
  97 0028 1AB8      		out 0xa,__zero_reg__
  61:includes/chassisInit.c **** 	
  62:includes/chassisInit.c **** 	DDRC  = 0b00001000;		//PC3 = CAN3_TXPIN;
  98               		.loc 1 62 2 is_stmt 1 view .LVU33
  99               		.loc 1 62 8 is_stmt 0 view .LVU34
 100 002a 98E0      		ldi r25,lo8(8)
 101 002c 97B9      		out 0x7,r25
  63:includes/chassisInit.c **** 	PORTC = 0b00000000;
 102               		.loc 1 63 2 is_stmt 1 view .LVU35
 103               		.loc 1 63 8 is_stmt 0 view .LVU36
 104 002e 18B8      		out 0x8,__zero_reg__
  64:includes/chassisInit.c **** 	
  65:includes/chassisInit.c **** 	DDRJ  = 0b00000000;		//PORTJ is used for digital input;
 105               		.loc 1 65 2 is_stmt 1 view .LVU37
 106               		.loc 1 65 8 is_stmt 0 view .LVU38
 107 0030 1092 0401 		sts 260,__zero_reg__
  66:includes/chassisInit.c **** 	
  67:includes/chassisInit.c **** 	DDRA  = 0b00011000;		//PA3 = ENABLE_B; PA4 = ENABLE_A; PA1 = dig input; PA2 = dig input;
 108               		.loc 1 67 2 is_stmt 1 view .LVU39
 109               		.loc 1 67 8 is_stmt 0 view .LVU40
 110 0034 81B9      		out 0x1,r24
  68:includes/chassisInit.c **** 	PORTA = 0b00010000;
 111               		.loc 1 68 2 is_stmt 1 view .LVU41
 112               		.loc 1 68 8 is_stmt 0 view .LVU42
 113 0036 80E1      		ldi r24,lo8(16)
 114 0038 82B9      		out 0x2,r24
  69:includes/chassisInit.c **** 
  70:includes/chassisInit.c **** 	DDRK  = 0b00100000;		//PK5 = debugging LED;
 115               		.loc 1 70 2 is_stmt 1 view .LVU43
 116               		.loc 1 70 8 is_stmt 0 view .LVU44
 117 003a 80E2      		ldi r24,lo8(32)
 118 003c 8093 0701 		sts 263,r24
  71:includes/chassisInit.c **** 	// PORTK = 0b00100000;
  72:includes/chassisInit.c **** 	
  73:includes/chassisInit.c **** 	// Enable external interrupts in order for the CAN bus to communicate with us
  74:includes/chassisInit.c **** 	external_interrupt_init();
 119               		.loc 1 74 2 is_stmt 1 view .LVU45
 120 0040 0C94 0000 		jmp external_interrupt_init
 121               	.LVL0:
 122               		.cfi_endproc
 123               	.LFE12:
 125               		.section	.text.firmware_init,"ax",@progbits
 126               	.global	firmware_init
 128               	firmware_init:
 129               	.LFB13:
  75:includes/chassisInit.c **** }
  76:includes/chassisInit.c **** 
  77:includes/chassisInit.c **** /**
  78:includes/chassisInit.c ****  * @brief Set up all devices in the ATmega and MCP2515. Initiates structs to hold data from other d
  79:includes/chassisInit.c ****  * 
  80:includes/chassisInit.c ****  */
  81:includes/chassisInit.c **** void firmware_init()
  82:includes/chassisInit.c **** {
 130               		.loc 1 82 1 view -0
 131               		.cfi_startproc
 132               	/* prologue: function */
 133               	/* frame size = 0 */
 134               	/* stack size = 0 */
 135               	.L__stack_usage = 0
  83:includes/chassisInit.c **** 	io_init();
 136               		.loc 1 83 2 view .LVU47
 137 0000 0E94 0000 		call io_init
 138               	.LVL1:
  84:includes/chassisInit.c **** 	SPI_init();
 139               		.loc 1 84 2 view .LVU48
 140 0004 0E94 0000 		call SPI_init
 141               	.LVL2:
  85:includes/chassisInit.c ****     // uart_init(UART_BAUD_SELECT(19200, 16UL));
  86:includes/chassisInit.c ****     // uart1_init(UART_BAUD_SELECT(19200, 16UL));
  87:includes/chassisInit.c **** 	// a2dInit(ADC_PRESCALE_DIV64, ADC_REFERENCE_AVCC); // Turns ON also
  88:includes/chassisInit.c **** 	MCP2515_init(MCP2515_CAN1);
 142               		.loc 1 88 2 view .LVU49
 143 0008 81E0      		ldi r24,lo8(1)
 144 000a 0E94 0000 		call MCP2515_init
 145               	.LVL3:
  89:includes/chassisInit.c **** 	MCP2515_init(MCP2515_CAN2);
 146               		.loc 1 89 2 view .LVU50
 147 000e 82E0      		ldi r24,lo8(2)
 148 0010 0E94 0000 		call MCP2515_init
 149               	.LVL4:
  90:includes/chassisInit.c **** 	MCP2515_init(MCP2515_CAN3);
 150               		.loc 1 90 2 view .LVU51
 151 0014 84E0      		ldi r24,lo8(4)
 152 0016 0E94 0000 		call MCP2515_init
 153               	.LVL5:
  91:includes/chassisInit.c **** 	
  92:includes/chassisInit.c **** 	// Enable interrupts
  93:includes/chassisInit.c **** 	sei();
 154               		.loc 1 93 2 view .LVU52
 155               	/* #APP */
 156               	 ;  93 "includes/chassisInit.c" 1
 157 001a 7894      		sei
 158               	 ;  0 "" 2
  94:includes/chassisInit.c **** 
  95:includes/chassisInit.c **** 	// Enable the pullup on the input. This allows the pin to be active low
  96:includes/chassisInit.c **** 	PORTJ |= (1<<PINJ6);
 159               		.loc 1 96 2 view .LVU53
 160               		.loc 1 96 8 is_stmt 0 view .LVU54
 161               	/* #NOAPP */
 162 001c E5E0      		ldi r30,lo8(5)
 163 001e F1E0      		ldi r31,lo8(1)
 164 0020 8081      		ld r24,Z
 165 0022 8064      		ori r24,lo8(64)
 166 0024 8083      		st Z,r24
 167               	/* epilogue start */
  97:includes/chassisInit.c **** 
  98:includes/chassisInit.c **** 	// Initialise inverter structs
  99:includes/chassisInit.c **** 	// for(uint8_t i = 0; i < NUM_INVERTERS; i++)
 100:includes/chassisInit.c **** 	// {
 101:includes/chassisInit.c **** 	// 	inverters[i].ID=1<<i;
 102:includes/chassisInit.c **** 	// 	inverters[i].current = 0;
 103:includes/chassisInit.c **** 	// 	inverters[i].duty = 0;
 104:includes/chassisInit.c **** 	// 	inverters[i].RPM = 0;
 105:includes/chassisInit.c **** 	// 	inverters[i].temperature = 0;
 106:includes/chassisInit.c **** 	// }
 107:includes/chassisInit.c **** 
 108:includes/chassisInit.c **** 	// accumulators[0].ID=ACCUMULATOR_FRONT;
 109:includes/chassisInit.c **** }
 168               		.loc 1 109 1 view .LVU55
 169 0026 0895      		ret
 170               		.cfi_endproc
 171               	.LFE13:
 173               		.section	.text.timer_init,"ax",@progbits
 174               	.global	timer_init
 176               	timer_init:
 177               	.LFB14:
 110:includes/chassisInit.c **** 
 111:includes/chassisInit.c **** /**
 112:includes/chassisInit.c ****  * @brief Initiates a timer set on Clear Timer Compare Match (CTC) Mode.
 113:includes/chassisInit.c ****  * 
 114:includes/chassisInit.c ****  * Reference: ATmega Datasheet Chapter 17 (16-bit Timer/Counter)
 115:includes/chassisInit.c ****  * 
 116:includes/chassisInit.c ****  */
 117:includes/chassisInit.c **** void timer_init()
 118:includes/chassisInit.c **** {
 178               		.loc 1 118 1 is_stmt 1 view -0
 179               		.cfi_startproc
 180               	/* prologue: function */
 181               	/* frame size = 0 */
 182               	/* stack size = 0 */
 183               	.L__stack_usage = 0
 119:includes/chassisInit.c ****     // http://ww1.microchip.com/downloads/en/DeviceDoc/Atmel-2549-8-bit-AVR-Microcontroller-ATmega6
 120:includes/chassisInit.c ****     // Set up 1Khz timer
 121:includes/chassisInit.c ****     TCCR0A |= (1 << WGM01);                 // Setting CTC on timer0
 184               		.loc 1 121 5 view .LVU57
 185               		.loc 1 121 12 is_stmt 0 view .LVU58
 186 0000 84B5      		in r24,0x24
 187 0002 8260      		ori r24,lo8(2)
 188 0004 84BD      		out 0x24,r24
 122:includes/chassisInit.c ****     TCCR0B |= (1 << CS01)|(1 << CS00);      // Set up 64 prescaler (16Mhz / 64)
 189               		.loc 1 122 5 is_stmt 1 view .LVU59
 190               		.loc 1 122 12 is_stmt 0 view .LVU60
 191 0006 85B5      		in r24,0x25
 192 0008 8360      		ori r24,lo8(3)
 193 000a 85BD      		out 0x25,r24
 123:includes/chassisInit.c ****     // For interupts \/ \/ \/
 124:includes/chassisInit.c ****     OCR0A = 250;                            // (16*10^6) / (1000 * 64) assuming 16Mhz chip = 1Khz
 194               		.loc 1 124 5 is_stmt 1 view .LVU61
 195               		.loc 1 124 11 is_stmt 0 view .LVU62
 196 000c 8AEF      		ldi r24,lo8(-6)
 197 000e 87BD      		out 0x27,r24
 125:includes/chassisInit.c ****     TIMSK0 |= (1 << OCIE0A)|(1 << TOIE0);   // Enable COMPA & 0VF interupt
 198               		.loc 1 125 5 is_stmt 1 view .LVU63
 199               		.loc 1 125 12 is_stmt 0 view .LVU64
 200 0010 EEE6      		ldi r30,lo8(110)
 201 0012 F0E0      		ldi r31,0
 202 0014 8081      		ld r24,Z
 203 0016 8360      		ori r24,lo8(3)
 204 0018 8083      		st Z,r24
 126:includes/chassisInit.c ****     TCNT0 = 0;                              // Set timer val to 0
 205               		.loc 1 126 5 is_stmt 1 view .LVU65
 206               		.loc 1 126 11 is_stmt 0 view .LVU66
 207 001a 16BC      		out 0x26,__zero_reg__
 127:includes/chassisInit.c **** 
 128:includes/chassisInit.c ****     // Set up 50Hz comm timer
 129:includes/chassisInit.c **** 	TCCR1A = 0b00000000;			//CTC mode
 208               		.loc 1 129 2 is_stmt 1 view .LVU67
 209               		.loc 1 129 9 is_stmt 0 view .LVU68
 210 001c 1092 8000 		sts 128,__zero_reg__
 130:includes/chassisInit.c **** 	TCCR1B = 0b00001101;			//prescale clock by 1024
 211               		.loc 1 130 2 is_stmt 1 view .LVU69
 212               		.loc 1 130 9 is_stmt 0 view .LVU70
 213 0020 8DE0      		ldi r24,lo8(13)
 214 0022 8093 8100 		sts 129,r24
 131:includes/chassisInit.c **** 	OCR1A =  15000;					//312 gives 50Hz main comms speed
 215               		.loc 1 131 2 is_stmt 1 view .LVU71
 216               		.loc 1 131 8 is_stmt 0 view .LVU72
 217 0026 88E9      		ldi r24,lo8(-104)
 218 0028 9AE3      		ldi r25,lo8(58)
 219 002a 9093 8900 		sts 136+1,r25
 220 002e 8093 8800 		sts 136,r24
 132:includes/chassisInit.c **** 	TIMSK1 = 0b00000010;			//turn on compare interrupt for OCR1A
 221               		.loc 1 132 2 is_stmt 1 view .LVU73
 222               		.loc 1 132 9 is_stmt 0 view .LVU74
 223 0032 82E0      		ldi r24,lo8(2)
 224 0034 8093 6F00 		sts 111,r24
 133:includes/chassisInit.c **** 
 134:includes/chassisInit.c ****     sei();
 225               		.loc 1 134 5 is_stmt 1 view .LVU75
 226               	/* #APP */
 227               	 ;  134 "includes/chassisInit.c" 1
 228 0038 7894      		sei
 229               	 ;  0 "" 2
 230               	/* #NOAPP */
 231               	/* epilogue start */
 135:includes/chassisInit.c **** }...
 232               		.loc 1 135 1 is_stmt 0 view .LVU76
 233 003a 0895      		ret
 234               		.cfi_endproc
 235               	.LFE14:
 237               		.comm	portKey,1,1
 238               		.text
 239               	.Letext0:
 240               		.file 2 "/usr/local/Cellar/avr-gcc/8.1.0/avr/include/stdint.h"
 241               		.file 3 "/usr/local/Cellar/avr-gcc/8.1.0/lib/avr-gcc/8/gcc/avr/8.1.0/include/stddef.h"
 242               		.file 4 "/usr/local/Cellar/avr-gcc/8.1.0/avr/include/stdio.h"
 243               		.file 5 "/usr/local/Cellar/avr-gcc/8.1.0/avr/include/stdlib.h"
 244               		.file 6 "./utils/uart.h"
 245               		.file 7 "./utils/SPI.h"
 246               		.file 8 "./utils/MCP2515.h"
DEFINED SYMBOLS
                            *ABS*:0000000000000000 chassisInit.c
/var/folders/my/0z6f376568j9tywzmdyvysy80000gn/T//ccmowX9V.s:2      *ABS*:000000000000003e __SP_H__
/var/folders/my/0z6f376568j9tywzmdyvysy80000gn/T//ccmowX9V.s:3      *ABS*:000000000000003d __SP_L__
/var/folders/my/0z6f376568j9tywzmdyvysy80000gn/T//ccmowX9V.s:4      *ABS*:000000000000003f __SREG__
/var/folders/my/0z6f376568j9tywzmdyvysy80000gn/T//ccmowX9V.s:5      *ABS*:000000000000003b __RAMPZ__
/var/folders/my/0z6f376568j9tywzmdyvysy80000gn/T//ccmowX9V.s:6      *ABS*:0000000000000000 __tmp_reg__
/var/folders/my/0z6f376568j9tywzmdyvysy80000gn/T//ccmowX9V.s:7      *ABS*:0000000000000001 __zero_reg__
/var/folders/my/0z6f376568j9tywzmdyvysy80000gn/T//ccmowX9V.s:14     .text.external_interrupt_init:0000000000000000 external_interrupt_init
/var/folders/my/0z6f376568j9tywzmdyvysy80000gn/T//ccmowX9V.s:53     .text.io_init:0000000000000000 io_init
/var/folders/my/0z6f376568j9tywzmdyvysy80000gn/T//ccmowX9V.s:128    .text.firmware_init:0000000000000000 firmware_init
/var/folders/my/0z6f376568j9tywzmdyvysy80000gn/T//ccmowX9V.s:176    .text.timer_init:0000000000000000 timer_init
                            *COM*:0000000000000001 portKey

UNDEFINED SYMBOLS
SPI_init
MCP2515_init
__do_clear_bss
