// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module cordic_circ_apfixed_11_3_0_s (
        ap_clk,
        ap_rst,
        z_V_read,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [9:0] z_V_read;
output  [10:0] ap_return;
input   ap_ce;

wire   [10:0] add_ln101_6_fu_416_p2;
reg   [10:0] add_ln101_6_reg_1030;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] tmp_13_reg_1035;
wire  signed [9:0] select_ln101_12_fu_506_p3;
reg  signed [9:0] select_ln101_12_reg_1040;
wire   [9:0] select_ln101_13_fu_514_p3;
reg   [9:0] select_ln101_13_reg_1045;
reg   [4:0] tmp_14_reg_1051;
reg   [4:0] tmp_15_reg_1056;
wire   [10:0] select_ln101_21_fu_835_p3;
reg   [10:0] select_ln101_21_reg_1061;
wire   [9:0] select_ln101_22_fu_843_p3;
reg   [9:0] select_ln101_22_reg_1067;
reg   [1:0] tmp_26_reg_1073;
reg   [2:0] tmp_27_reg_1078;
reg   [0:0] tmp_28_reg_1083;
wire  signed [9:0] z_V_read_cast_fu_108_p0;
wire    ap_block_pp0_stage0;
wire  signed [9:0] tmp_fu_112_p1;
wire   [0:0] tmp_fu_112_p3;
wire   [10:0] select_ln101_1_fu_120_p3;
wire  signed [10:0] z_V_read_cast_fu_108_p1;
wire   [10:0] add_ln101_fu_128_p2;
wire   [0:0] tmp_2_fu_174_p3;
wire   [10:0] add_ln101_1_fu_190_p2;
wire   [10:0] select_ln101_2_fu_182_p3;
wire   [0:0] tmp_1_fu_134_p3;
wire   [8:0] select_ln203_1_fu_150_p3;
wire   [8:0] select_ln203_3_fu_166_p3;
wire  signed [8:0] select_ln101_3_fu_202_p3;
wire   [7:0] select_ln203_fu_142_p3;
wire   [7:0] select_ln203_2_fu_158_p3;
wire   [7:0] select_ln101_4_fu_214_p3;
wire   [5:0] lshr_ln_fu_226_p4;
wire   [6:0] tmp_3_fu_240_p4;
wire   [10:0] add_ln101_2_fu_196_p2;
wire   [8:0] zext_ln1333_2_fu_222_p1;
wire  signed [8:0] sext_ln101_1_fu_250_p1;
wire  signed [9:0] sext_ln101_fu_210_p1;
wire   [9:0] zext_ln1333_fu_236_p1;
wire   [0:0] tmp_5_fu_286_p3;
wire   [10:0] add_ln101_3_fu_302_p2;
wire   [10:0] select_ln101_5_fu_294_p3;
wire   [0:0] tmp_4_fu_254_p3;
wire   [9:0] sub_ln203_fu_268_p2;
wire   [9:0] add_ln203_1_fu_280_p2;
wire   [8:0] add_ln203_fu_262_p2;
wire   [8:0] sub_ln203_1_fu_274_p2;
wire   [8:0] select_ln101_7_fu_322_p3;
wire   [5:0] tmp_6_fu_334_p4;
wire   [9:0] select_ln101_6_fu_314_p3;
wire   [6:0] tmp_7_fu_348_p4;
wire   [10:0] add_ln101_4_fu_308_p2;
wire   [9:0] zext_ln101_fu_330_p1;
wire  signed [9:0] sext_ln101_3_fu_358_p1;
wire   [9:0] zext_ln1333_1_fu_344_p1;
wire   [0:0] tmp_9_fu_394_p3;
wire   [10:0] add_ln101_5_fu_410_p2;
wire   [10:0] select_ln101_8_fu_402_p3;
wire   [0:0] tmp_8_fu_362_p3;
wire   [9:0] sub_ln203_2_fu_376_p2;
wire   [9:0] add_ln203_3_fu_388_p2;
wire   [9:0] add_ln203_2_fu_370_p2;
wire   [9:0] sub_ln203_3_fu_382_p2;
wire   [9:0] select_ln101_10_fu_430_p3;
wire   [5:0] tmp_10_fu_438_p4;
wire   [9:0] select_ln101_9_fu_422_p3;
wire   [5:0] tmp_11_fu_452_p4;
wire  signed [9:0] sext_ln101_4_fu_462_p1;
wire  signed [9:0] sext_ln1333_fu_448_p1;
wire   [0:0] tmp_12_fu_466_p3;
wire   [9:0] sub_ln203_4_fu_480_p2;
wire   [9:0] add_ln203_10_fu_492_p2;
wire   [9:0] add_ln203_4_fu_474_p2;
wire   [9:0] sub_ln203_11_fu_486_p2;
wire   [10:0] add_ln101_7_fu_549_p2;
wire   [10:0] select_ln101_11_fu_542_p3;
wire   [10:0] add_ln101_8_fu_554_p2;
wire  signed [9:0] sext_ln101_5_fu_566_p1;
wire  signed [10:0] sext_ln101_2_fu_560_p1;
wire  signed [10:0] sext_ln1371_fu_563_p1;
wire   [0:0] tmp_17_fu_599_p3;
wire   [10:0] add_ln101_9_fu_615_p2;
wire   [10:0] select_ln101_14_fu_607_p3;
wire   [0:0] tmp_16_fu_569_p3;
wire   [10:0] sub_ln203_5_fu_582_p2;
wire   [10:0] add_ln203_11_fu_593_p2;
wire   [9:0] add_ln203_5_fu_577_p2;
wire   [9:0] sub_ln203_12_fu_588_p2;
wire   [9:0] select_ln101_16_fu_635_p3;
wire   [3:0] tmp_18_fu_643_p4;
wire   [10:0] select_ln101_15_fu_627_p3;
wire   [4:0] tmp_19_fu_657_p4;
wire   [10:0] add_ln101_10_fu_621_p2;
wire  signed [9:0] sext_ln101_6_fu_667_p1;
wire  signed [10:0] sext_ln1371_1_fu_653_p1;
wire   [0:0] tmp_21_fu_703_p3;
wire   [10:0] add_ln101_11_fu_719_p2;
wire   [10:0] select_ln101_17_fu_711_p3;
wire   [0:0] tmp_20_fu_671_p3;
wire   [10:0] sub_ln203_6_fu_685_p2;
wire   [10:0] add_ln203_12_fu_697_p2;
wire   [9:0] add_ln203_6_fu_679_p2;
wire   [9:0] sub_ln203_13_fu_691_p2;
wire   [9:0] select_ln101_19_fu_739_p3;
wire   [2:0] tmp_22_fu_747_p4;
wire   [10:0] select_ln101_18_fu_731_p3;
wire   [3:0] tmp_23_fu_761_p4;
wire   [10:0] add_ln101_12_fu_725_p2;
wire  signed [9:0] sext_ln101_7_fu_771_p1;
wire  signed [10:0] sext_ln1371_2_fu_757_p1;
wire   [0:0] tmp_25_fu_807_p3;
wire   [10:0] add_ln101_13_fu_823_p2;
wire   [10:0] select_ln101_20_fu_815_p3;
wire   [0:0] tmp_24_fu_775_p3;
wire   [10:0] sub_ln203_7_fu_789_p2;
wire   [10:0] add_ln203_13_fu_801_p2;
wire   [9:0] add_ln203_7_fu_783_p2;
wire   [9:0] sub_ln203_14_fu_795_p2;
wire   [10:0] add_ln101_14_fu_829_p2;
wire  signed [9:0] sext_ln101_8_fu_882_p1;
wire  signed [10:0] sext_ln1371_3_fu_879_p1;
wire   [10:0] sub_ln203_8_fu_890_p2;
wire   [10:0] add_ln203_14_fu_900_p2;
wire   [9:0] add_ln203_8_fu_885_p2;
wire   [9:0] sub_ln203_15_fu_895_p2;
wire   [9:0] select_ln101_24_fu_912_p3;
wire   [0:0] tmp_29_fu_919_p3;
wire   [10:0] select_ln101_23_fu_905_p3;
wire   [1:0] tmp_30_fu_935_p4;
wire  signed [9:0] sext_ln203_fu_945_p1;
wire   [10:0] select_ln1371_fu_927_p3;
wire   [10:0] sub_ln203_9_fu_955_p2;
wire   [10:0] add_ln203_15_fu_967_p2;
wire   [9:0] add_ln203_9_fu_949_p2;
wire   [9:0] sub_ln203_16_fu_961_p2;
wire   [0:0] tmp_31_fu_980_p3;
wire   [0:0] tmp_32_fu_988_p3;
wire   [0:0] select_ln101_26_fu_996_p3;
wire   [10:0] select_ln101_25_fu_973_p3;
wire   [10:0] select_ln1371_1_fu_1003_p3;
wire   [10:0] sub_ln203_10_fu_1011_p2;
wire   [10:0] add_ln203_16_fu_1017_p2;
reg   [9:0] z_V_read_int_reg;

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        add_ln101_6_reg_1030 <= add_ln101_6_fu_416_p2;
        select_ln101_12_reg_1040 <= select_ln101_12_fu_506_p3;
        select_ln101_13_reg_1045 <= select_ln101_13_fu_514_p3;
        select_ln101_21_reg_1061 <= select_ln101_21_fu_835_p3;
        select_ln101_22_reg_1067 <= select_ln101_22_fu_843_p3;
        tmp_13_reg_1035 <= add_ln101_6_fu_416_p2[32'd10];
        tmp_14_reg_1051 <= {{select_ln101_13_fu_514_p3[9:5]}};
        tmp_15_reg_1056 <= {{select_ln101_12_fu_506_p3[9:5]}};
        tmp_26_reg_1073 <= {{select_ln101_22_fu_843_p3[9:8]}};
        tmp_27_reg_1078 <= {{select_ln101_21_fu_835_p3[10:8]}};
        tmp_28_reg_1083 <= add_ln101_14_fu_829_p2[32'd10];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        z_V_read_int_reg <= z_V_read;
    end
end

assign add_ln101_10_fu_621_p2 = (add_ln101_9_fu_615_p2 + select_ln101_14_fu_607_p3);

assign add_ln101_11_fu_719_p2 = ($signed(11'd2045) + $signed(add_ln101_10_fu_621_p2));

assign add_ln101_12_fu_725_p2 = (add_ln101_11_fu_719_p2 + select_ln101_17_fu_711_p3);

assign add_ln101_13_fu_823_p2 = ($signed(11'd2047) + $signed(add_ln101_12_fu_725_p2));

assign add_ln101_14_fu_829_p2 = (add_ln101_13_fu_823_p2 + select_ln101_20_fu_815_p3);

assign add_ln101_1_fu_190_p2 = ($signed(11'd1930) + $signed(add_ln101_fu_128_p2));

assign add_ln101_2_fu_196_p2 = (add_ln101_1_fu_190_p2 + select_ln101_2_fu_182_p3);

assign add_ln101_3_fu_302_p2 = ($signed(11'd1986) + $signed(add_ln101_2_fu_196_p2));

assign add_ln101_4_fu_308_p2 = (add_ln101_3_fu_302_p2 + select_ln101_5_fu_294_p3);

assign add_ln101_5_fu_410_p2 = ($signed(11'd2017) + $signed(add_ln101_4_fu_308_p2));

assign add_ln101_6_fu_416_p2 = (add_ln101_5_fu_410_p2 + select_ln101_8_fu_402_p3);

assign add_ln101_7_fu_549_p2 = ($signed(11'd2033) + $signed(add_ln101_6_reg_1030));

assign add_ln101_8_fu_554_p2 = (add_ln101_7_fu_549_p2 + select_ln101_11_fu_542_p3);

assign add_ln101_9_fu_615_p2 = ($signed(11'd2041) + $signed(add_ln101_8_fu_554_p2));

assign add_ln101_fu_128_p2 = ($signed(select_ln101_1_fu_120_p3) + $signed(z_V_read_cast_fu_108_p1));

assign add_ln203_10_fu_492_p2 = ($signed(select_ln101_9_fu_422_p3) + $signed(sext_ln1333_fu_448_p1));

assign add_ln203_11_fu_593_p2 = ($signed(sext_ln101_2_fu_560_p1) + $signed(sext_ln1371_fu_563_p1));

assign add_ln203_12_fu_697_p2 = ($signed(select_ln101_15_fu_627_p3) + $signed(sext_ln1371_1_fu_653_p1));

assign add_ln203_13_fu_801_p2 = ($signed(select_ln101_18_fu_731_p3) + $signed(sext_ln1371_2_fu_757_p1));

assign add_ln203_14_fu_900_p2 = ($signed(select_ln101_21_reg_1061) + $signed(sext_ln1371_3_fu_879_p1));

assign add_ln203_15_fu_967_p2 = (select_ln101_23_fu_905_p3 + select_ln1371_fu_927_p3);

assign add_ln203_16_fu_1017_p2 = (select_ln101_25_fu_973_p3 + select_ln1371_1_fu_1003_p3);

assign add_ln203_1_fu_280_p2 = ($signed(sext_ln101_fu_210_p1) + $signed(zext_ln1333_fu_236_p1));

assign add_ln203_2_fu_370_p2 = ($signed(zext_ln101_fu_330_p1) + $signed(sext_ln101_3_fu_358_p1));

assign add_ln203_3_fu_388_p2 = (select_ln101_6_fu_314_p3 + zext_ln1333_1_fu_344_p1);

assign add_ln203_4_fu_474_p2 = ($signed(select_ln101_10_fu_430_p3) + $signed(sext_ln101_4_fu_462_p1));

assign add_ln203_5_fu_577_p2 = ($signed(select_ln101_13_reg_1045) + $signed(sext_ln101_5_fu_566_p1));

assign add_ln203_6_fu_679_p2 = ($signed(select_ln101_16_fu_635_p3) + $signed(sext_ln101_6_fu_667_p1));

assign add_ln203_7_fu_783_p2 = ($signed(select_ln101_19_fu_739_p3) + $signed(sext_ln101_7_fu_771_p1));

assign add_ln203_8_fu_885_p2 = ($signed(select_ln101_22_reg_1067) + $signed(sext_ln101_8_fu_882_p1));

assign add_ln203_9_fu_949_p2 = ($signed(select_ln101_24_fu_912_p3) + $signed(sext_ln203_fu_945_p1));

assign add_ln203_fu_262_p2 = ($signed(zext_ln1333_2_fu_222_p1) + $signed(sext_ln101_1_fu_250_p1));

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_return = ((tmp_28_reg_1083[0:0] === 1'b1) ? sub_ln203_10_fu_1011_p2 : add_ln203_16_fu_1017_p2);

assign lshr_ln_fu_226_p4 = {{select_ln101_4_fu_214_p3[7:2]}};

assign select_ln101_10_fu_430_p3 = ((tmp_8_fu_362_p3[0:0] === 1'b1) ? add_ln203_2_fu_370_p2 : sub_ln203_3_fu_382_p2);

assign select_ln101_11_fu_542_p3 = ((tmp_13_reg_1035[0:0] === 1'b1) ? 11'd30 : 11'd0);

assign select_ln101_12_fu_506_p3 = ((tmp_12_fu_466_p3[0:0] === 1'b1) ? sub_ln203_4_fu_480_p2 : add_ln203_10_fu_492_p2);

assign select_ln101_13_fu_514_p3 = ((tmp_12_fu_466_p3[0:0] === 1'b1) ? add_ln203_4_fu_474_p2 : sub_ln203_11_fu_486_p2);

assign select_ln101_14_fu_607_p3 = ((tmp_17_fu_599_p3[0:0] === 1'b1) ? 11'd14 : 11'd0);

assign select_ln101_15_fu_627_p3 = ((tmp_16_fu_569_p3[0:0] === 1'b1) ? sub_ln203_5_fu_582_p2 : add_ln203_11_fu_593_p2);

assign select_ln101_16_fu_635_p3 = ((tmp_16_fu_569_p3[0:0] === 1'b1) ? add_ln203_5_fu_577_p2 : sub_ln203_12_fu_588_p2);

assign select_ln101_17_fu_711_p3 = ((tmp_21_fu_703_p3[0:0] === 1'b1) ? 11'd6 : 11'd0);

assign select_ln101_18_fu_731_p3 = ((tmp_20_fu_671_p3[0:0] === 1'b1) ? sub_ln203_6_fu_685_p2 : add_ln203_12_fu_697_p2);

assign select_ln101_19_fu_739_p3 = ((tmp_20_fu_671_p3[0:0] === 1'b1) ? add_ln203_6_fu_679_p2 : sub_ln203_13_fu_691_p2);

assign select_ln101_1_fu_120_p3 = ((tmp_fu_112_p3[0:0] === 1'b1) ? 11'd201 : 11'd1847);

assign select_ln101_20_fu_815_p3 = ((tmp_25_fu_807_p3[0:0] === 1'b1) ? 11'd2 : 11'd0);

assign select_ln101_21_fu_835_p3 = ((tmp_24_fu_775_p3[0:0] === 1'b1) ? sub_ln203_7_fu_789_p2 : add_ln203_13_fu_801_p2);

assign select_ln101_22_fu_843_p3 = ((tmp_24_fu_775_p3[0:0] === 1'b1) ? add_ln203_7_fu_783_p2 : sub_ln203_14_fu_795_p2);

assign select_ln101_23_fu_905_p3 = ((tmp_28_reg_1083[0:0] === 1'b1) ? sub_ln203_8_fu_890_p2 : add_ln203_14_fu_900_p2);

assign select_ln101_24_fu_912_p3 = ((tmp_28_reg_1083[0:0] === 1'b1) ? add_ln203_8_fu_885_p2 : sub_ln203_15_fu_895_p2);

assign select_ln101_25_fu_973_p3 = ((tmp_28_reg_1083[0:0] === 1'b1) ? sub_ln203_9_fu_955_p2 : add_ln203_15_fu_967_p2);

assign select_ln101_26_fu_996_p3 = ((tmp_28_reg_1083[0:0] === 1'b1) ? tmp_31_fu_980_p3 : tmp_32_fu_988_p3);

assign select_ln101_2_fu_182_p3 = ((tmp_2_fu_174_p3[0:0] === 1'b1) ? 11'd236 : 11'd0);

assign select_ln101_3_fu_202_p3 = ((tmp_1_fu_134_p3[0:0] === 1'b1) ? select_ln203_1_fu_150_p3 : select_ln203_3_fu_166_p3);

assign select_ln101_4_fu_214_p3 = ((tmp_1_fu_134_p3[0:0] === 1'b1) ? select_ln203_fu_142_p3 : select_ln203_2_fu_158_p3);

assign select_ln101_5_fu_294_p3 = ((tmp_5_fu_286_p3[0:0] === 1'b1) ? 11'd124 : 11'd0);

assign select_ln101_6_fu_314_p3 = ((tmp_4_fu_254_p3[0:0] === 1'b1) ? sub_ln203_fu_268_p2 : add_ln203_1_fu_280_p2);

assign select_ln101_7_fu_322_p3 = ((tmp_4_fu_254_p3[0:0] === 1'b1) ? add_ln203_fu_262_p2 : sub_ln203_1_fu_274_p2);

assign select_ln101_8_fu_402_p3 = ((tmp_9_fu_394_p3[0:0] === 1'b1) ? 11'd62 : 11'd0);

assign select_ln101_9_fu_422_p3 = ((tmp_8_fu_362_p3[0:0] === 1'b1) ? sub_ln203_2_fu_376_p2 : add_ln203_3_fu_388_p2);

assign select_ln1371_1_fu_1003_p3 = ((select_ln101_26_fu_996_p3[0:0] === 1'b1) ? 11'd2047 : 11'd0);

assign select_ln1371_fu_927_p3 = ((tmp_29_fu_919_p3[0:0] === 1'b1) ? 11'd2047 : 11'd0);

assign select_ln203_1_fu_150_p3 = ((tmp_fu_112_p3[0:0] === 1'b1) ? 9'd280 : 9'd78);

assign select_ln203_2_fu_158_p3 = ((tmp_fu_112_p3[0:0] === 1'b1) ? 8'd233 : 8'd78);

assign select_ln203_3_fu_166_p3 = ((tmp_fu_112_p3[0:0] === 1'b1) ? 9'd434 : 9'd232);

assign select_ln203_fu_142_p3 = ((tmp_fu_112_p3[0:0] === 1'b1) ? 8'd77 : 8'd232);

assign sext_ln101_1_fu_250_p1 = $signed(tmp_3_fu_240_p4);

assign sext_ln101_2_fu_560_p1 = select_ln101_12_reg_1040;

assign sext_ln101_3_fu_358_p1 = $signed(tmp_7_fu_348_p4);

assign sext_ln101_4_fu_462_p1 = $signed(tmp_11_fu_452_p4);

assign sext_ln101_5_fu_566_p1 = $signed(tmp_15_reg_1056);

assign sext_ln101_6_fu_667_p1 = $signed(tmp_19_fu_657_p4);

assign sext_ln101_7_fu_771_p1 = $signed(tmp_23_fu_761_p4);

assign sext_ln101_8_fu_882_p1 = $signed(tmp_27_reg_1078);

assign sext_ln101_fu_210_p1 = select_ln101_3_fu_202_p3;

assign sext_ln1333_fu_448_p1 = $signed(tmp_10_fu_438_p4);

assign sext_ln1371_1_fu_653_p1 = $signed(tmp_18_fu_643_p4);

assign sext_ln1371_2_fu_757_p1 = $signed(tmp_22_fu_747_p4);

assign sext_ln1371_3_fu_879_p1 = $signed(tmp_26_reg_1073);

assign sext_ln1371_fu_563_p1 = $signed(tmp_14_reg_1051);

assign sext_ln203_fu_945_p1 = $signed(tmp_30_fu_935_p4);

assign sub_ln203_10_fu_1011_p2 = (select_ln101_25_fu_973_p3 - select_ln1371_1_fu_1003_p3);

assign sub_ln203_11_fu_486_p2 = ($signed(select_ln101_10_fu_430_p3) - $signed(sext_ln101_4_fu_462_p1));

assign sub_ln203_12_fu_588_p2 = ($signed(select_ln101_13_reg_1045) - $signed(sext_ln101_5_fu_566_p1));

assign sub_ln203_13_fu_691_p2 = ($signed(select_ln101_16_fu_635_p3) - $signed(sext_ln101_6_fu_667_p1));

assign sub_ln203_14_fu_795_p2 = ($signed(select_ln101_19_fu_739_p3) - $signed(sext_ln101_7_fu_771_p1));

assign sub_ln203_15_fu_895_p2 = ($signed(select_ln101_22_reg_1067) - $signed(sext_ln101_8_fu_882_p1));

assign sub_ln203_16_fu_961_p2 = ($signed(select_ln101_24_fu_912_p3) - $signed(sext_ln203_fu_945_p1));

assign sub_ln203_1_fu_274_p2 = ($signed(zext_ln1333_2_fu_222_p1) - $signed(sext_ln101_1_fu_250_p1));

assign sub_ln203_2_fu_376_p2 = (select_ln101_6_fu_314_p3 - zext_ln1333_1_fu_344_p1);

assign sub_ln203_3_fu_382_p2 = ($signed(zext_ln101_fu_330_p1) - $signed(sext_ln101_3_fu_358_p1));

assign sub_ln203_4_fu_480_p2 = ($signed(select_ln101_9_fu_422_p3) - $signed(sext_ln1333_fu_448_p1));

assign sub_ln203_5_fu_582_p2 = ($signed(sext_ln101_2_fu_560_p1) - $signed(sext_ln1371_fu_563_p1));

assign sub_ln203_6_fu_685_p2 = ($signed(select_ln101_15_fu_627_p3) - $signed(sext_ln1371_1_fu_653_p1));

assign sub_ln203_7_fu_789_p2 = ($signed(select_ln101_18_fu_731_p3) - $signed(sext_ln1371_2_fu_757_p1));

assign sub_ln203_8_fu_890_p2 = ($signed(select_ln101_21_reg_1061) - $signed(sext_ln1371_3_fu_879_p1));

assign sub_ln203_9_fu_955_p2 = (select_ln101_23_fu_905_p3 - select_ln1371_fu_927_p3);

assign sub_ln203_fu_268_p2 = ($signed(sext_ln101_fu_210_p1) - $signed(zext_ln1333_fu_236_p1));

assign tmp_10_fu_438_p4 = {{select_ln101_10_fu_430_p3[9:4]}};

assign tmp_11_fu_452_p4 = {{select_ln101_9_fu_422_p3[9:4]}};

assign tmp_12_fu_466_p3 = add_ln101_6_fu_416_p2[32'd10];

assign tmp_16_fu_569_p3 = add_ln101_8_fu_554_p2[32'd10];

assign tmp_17_fu_599_p3 = add_ln101_8_fu_554_p2[32'd10];

assign tmp_18_fu_643_p4 = {{select_ln101_16_fu_635_p3[9:6]}};

assign tmp_19_fu_657_p4 = {{select_ln101_15_fu_627_p3[10:6]}};

assign tmp_1_fu_134_p3 = add_ln101_fu_128_p2[32'd10];

assign tmp_20_fu_671_p3 = add_ln101_10_fu_621_p2[32'd10];

assign tmp_21_fu_703_p3 = add_ln101_10_fu_621_p2[32'd10];

assign tmp_22_fu_747_p4 = {{select_ln101_19_fu_739_p3[9:7]}};

assign tmp_23_fu_761_p4 = {{select_ln101_18_fu_731_p3[10:7]}};

assign tmp_24_fu_775_p3 = add_ln101_12_fu_725_p2[32'd10];

assign tmp_25_fu_807_p3 = add_ln101_12_fu_725_p2[32'd10];

assign tmp_29_fu_919_p3 = select_ln101_24_fu_912_p3[32'd9];

assign tmp_2_fu_174_p3 = add_ln101_fu_128_p2[32'd10];

assign tmp_30_fu_935_p4 = {{select_ln101_23_fu_905_p3[10:9]}};

assign tmp_31_fu_980_p3 = add_ln203_9_fu_949_p2[32'd9];

assign tmp_32_fu_988_p3 = sub_ln203_16_fu_961_p2[32'd9];

assign tmp_3_fu_240_p4 = {{select_ln101_3_fu_202_p3[8:2]}};

assign tmp_4_fu_254_p3 = add_ln101_2_fu_196_p2[32'd10];

assign tmp_5_fu_286_p3 = add_ln101_2_fu_196_p2[32'd10];

assign tmp_6_fu_334_p4 = {{select_ln101_7_fu_322_p3[8:3]}};

assign tmp_7_fu_348_p4 = {{select_ln101_6_fu_314_p3[9:3]}};

assign tmp_8_fu_362_p3 = add_ln101_4_fu_308_p2[32'd10];

assign tmp_9_fu_394_p3 = add_ln101_4_fu_308_p2[32'd10];

assign tmp_fu_112_p1 = z_V_read_int_reg;

assign tmp_fu_112_p3 = tmp_fu_112_p1[32'd9];

assign z_V_read_cast_fu_108_p0 = z_V_read_int_reg;

assign z_V_read_cast_fu_108_p1 = z_V_read_cast_fu_108_p0;

assign zext_ln101_fu_330_p1 = select_ln101_7_fu_322_p3;

assign zext_ln1333_1_fu_344_p1 = tmp_6_fu_334_p4;

assign zext_ln1333_2_fu_222_p1 = select_ln101_4_fu_214_p3;

assign zext_ln1333_fu_236_p1 = lshr_ln_fu_226_p4;

endmodule //cordic_circ_apfixed_11_3_0_s
