Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Apr 24 19:46:52 2024
| Host         : Max_Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file snake_timing_summary_routed.rpt -pb snake_timing_summary_routed.pb -rpx snake_timing_summary_routed.rpx -warn_on_violation
| Design       : snake
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-18  Warning           Missing input or output delay   15          
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4621)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7111)
5. checking no_input_delay (7)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4621)
---------------------------
 There are 59 register/latch pins with no clock driven by root clock pin: A0/PIXEL_CLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[0]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[0]_rep__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[0]_rep__1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[1]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[1]_rep__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[1]_rep__1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[2]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[2]_rep__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[3]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[3]_rep__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[4]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[4]_rep__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[0]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[0]_rep__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[1]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[1]_rep__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[2]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[2]_rep__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[3]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[3]_rep__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[4]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[4]_rep__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[5]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[5]_rep__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[6]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[6]_rep__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[6]_rep__1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[7]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[7]_rep__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[7]_rep__1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[7]_rep__2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: G0/point_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: G0/point_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: G0/point_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: G0/point_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: G0/point_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: G0/point_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: G0/point_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: K0/ps2_keyboard_0/D0/O_reg/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: N3/FOOD_CLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RE0/G_RESET_reg/Q (HIGH)

 There are 2249 register/latch pins with no clock driven by root clock pin: S0/SNAKE_CLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[0][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[0][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[0][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[0][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[0][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[0][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[0][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[0][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[0][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[0][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[0][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[10][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[10][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[10][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[10][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[10][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[10][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[10][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[10][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[10][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[10][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[10][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[11][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[11][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[11][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[11][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[11][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[11][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[11][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[11][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[11][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[11][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[11][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[12][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[12][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[12][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[12][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[12][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[12][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[12][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[12][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[12][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[12][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[12][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[13][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[13][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[13][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[13][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[13][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[13][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[13][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[13][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[13][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[13][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[13][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[14][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[14][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[14][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[14][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[14][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[14][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[14][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[14][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[14][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[14][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[14][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[15][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[15][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[15][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[15][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[15][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[15][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[15][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[15][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[15][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[15][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[15][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[16][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[16][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[16][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[16][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[16][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[16][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[16][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[16][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[16][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[16][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[16][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[17][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[17][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[17][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[17][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[17][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[17][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[17][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[17][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[17][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[17][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[17][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[18][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[18][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[18][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[18][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[18][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[18][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[18][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[18][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[18][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[18][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[18][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[19][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[19][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[19][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[19][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[19][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[19][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[19][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[19][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[19][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[19][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[19][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[1][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[1][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[1][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[1][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[1][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[1][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[1][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[1][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[1][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[1][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[1][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[20][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[20][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[20][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[20][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[20][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[20][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[20][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[20][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[20][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[20][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[20][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[21][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[21][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[21][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[21][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[21][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[21][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[21][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[21][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[21][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[21][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[21][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[22][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[22][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[22][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[22][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[22][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[22][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[22][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[22][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[22][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[22][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[22][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[23][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[23][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[23][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[23][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[23][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[23][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[23][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[23][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[23][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[23][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[23][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[24][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[24][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[24][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[24][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[24][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[24][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[24][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[24][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[24][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[24][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[24][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[25][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[25][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[25][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[25][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[25][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[25][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[25][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[25][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[25][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[25][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[25][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[26][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[26][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[26][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[26][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[26][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[26][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[26][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[26][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[26][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[26][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[26][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[27][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[27][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[27][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[27][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[27][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[27][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[27][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[27][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[27][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[27][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[27][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[28][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[28][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[28][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[28][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[28][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[28][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[28][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[28][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[28][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[28][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[28][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[29][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[29][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[29][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[29][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[29][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[29][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[29][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[29][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[29][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[29][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[29][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[2][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[2][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[2][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[2][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[2][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[2][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[2][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[2][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[2][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[2][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[2][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[30][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[30][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[30][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[30][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[30][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[30][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[30][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[30][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[30][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[30][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[30][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[31][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[31][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[31][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[31][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[31][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[31][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[31][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[31][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[31][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[31][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[31][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[32][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[32][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[32][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[32][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[32][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[32][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[32][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[32][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[32][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[32][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[32][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[33][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[33][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[33][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[33][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[33][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[33][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[33][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[33][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[33][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[33][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[33][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[34][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[34][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[34][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[34][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[34][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[34][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[34][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[34][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[34][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[34][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[34][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[35][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[35][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[35][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[35][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[35][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[35][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[35][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[35][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[35][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[35][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[35][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[36][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[36][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[36][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[36][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[36][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[36][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[36][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[36][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[36][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[36][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[36][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[37][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[37][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[37][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[37][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[37][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[37][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[37][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[37][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[37][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[37][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[37][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[38][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[38][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[38][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[38][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[38][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[38][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[38][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[38][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[38][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[38][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[38][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[39][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[39][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[39][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[39][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[39][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[39][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[39][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[39][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[39][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[39][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[39][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[3][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[3][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[3][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[3][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[3][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[3][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[3][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[3][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[3][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[3][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[3][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[40][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[40][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[40][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[40][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[40][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[40][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[40][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[40][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[40][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[40][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[40][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[41][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[41][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[41][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[41][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[41][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[41][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[41][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[41][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[41][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[41][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[41][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[42][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[42][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[42][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[42][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[42][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[42][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[42][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[42][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[42][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[42][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[42][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[43][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[43][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[43][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[43][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[43][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[43][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[43][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[43][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[43][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[43][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[43][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[44][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[44][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[44][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[44][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[44][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[44][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[44][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[44][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[44][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[44][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[44][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[45][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[45][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[45][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[45][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[45][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[45][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[45][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[45][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[45][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[45][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[45][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[46][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[46][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[46][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[46][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[46][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[46][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[46][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[46][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[46][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[46][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[46][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[47][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[47][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[47][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[47][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[47][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[47][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[47][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[47][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[47][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[47][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[47][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[48][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[48][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[48][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[48][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[48][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[48][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[48][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[48][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[48][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[48][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[48][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[49][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[49][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[49][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[49][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[49][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[49][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[49][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[49][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[49][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[49][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[49][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[4][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[4][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[4][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[4][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[4][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[4][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[4][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[4][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[4][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[4][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[4][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[50][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[50][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[50][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[50][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[50][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[50][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[50][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[50][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[50][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[50][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[50][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[51][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[51][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[51][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[51][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[51][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[51][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[51][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[51][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[51][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[51][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[51][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[52][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[52][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[52][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[52][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[52][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[52][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[52][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[52][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[52][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[52][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[52][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[53][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[53][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[53][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[53][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[53][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[53][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[53][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[53][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[53][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[53][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[53][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[54][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[54][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[54][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[54][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[54][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[54][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[54][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[54][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[54][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[54][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[54][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[55][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[55][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[55][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[55][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[55][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[55][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[55][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[55][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[55][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[55][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[55][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[56][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[56][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[56][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[56][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[56][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[56][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[56][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[56][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[56][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[56][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[56][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[57][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[57][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[57][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[57][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[57][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[57][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[57][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[57][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[57][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[57][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[57][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[58][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[58][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[58][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[58][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[58][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[58][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[58][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[58][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[58][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[58][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[58][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[59][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[59][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[59][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[59][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[59][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[59][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[59][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[59][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[59][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[59][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[59][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[5][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[5][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[5][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[5][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[5][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[5][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[5][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[5][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[5][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[5][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[5][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[60][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[60][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[60][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[60][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[60][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[60][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[60][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[60][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[60][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[60][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[60][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[61][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[61][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[61][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[61][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[61][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[61][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[61][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[61][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[61][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[61][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[61][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[62][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[62][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[62][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[62][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[62][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[62][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[62][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[62][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[62][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[62][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[62][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[63][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[63][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[63][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[63][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[63][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[63][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[63][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[63][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[63][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[63][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[63][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[64][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[64][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[64][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[64][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[64][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[64][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[64][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[64][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[64][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[64][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[64][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[65][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[65][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[65][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[65][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[65][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[65][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[65][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[65][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[65][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[65][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[65][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[66][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[66][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[66][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[66][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[66][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[66][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[66][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[66][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[66][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[66][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[66][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[67][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[67][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[67][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[67][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[67][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[67][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[67][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[67][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[67][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[67][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[67][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[68][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[68][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[68][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[68][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[68][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[68][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[68][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[68][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[68][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[68][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[68][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[69][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[69][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[69][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[69][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[69][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[69][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[69][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[69][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[69][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[69][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[69][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[6][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[6][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[6][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[6][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[6][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[6][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[6][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[6][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[6][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[6][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[6][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[70][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[70][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[70][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[70][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[70][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[70][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[70][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[70][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[70][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[70][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[70][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[71][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[71][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[71][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[71][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[71][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[71][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[71][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[71][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[71][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[71][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[71][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[72][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[72][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[72][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[72][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[72][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[72][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[72][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[72][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[72][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[72][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[72][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[73][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[73][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[73][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[73][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[73][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[73][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[73][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[73][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[73][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[73][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[73][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[74][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[74][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[74][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[74][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[74][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[74][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[74][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[74][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[74][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[74][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[74][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[75][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[75][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[75][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[75][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[75][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[75][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[75][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[75][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[75][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[75][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[75][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[76][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[76][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[76][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[76][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[76][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[76][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[76][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[76][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[76][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[76][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[76][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[77][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[77][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[77][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[77][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[77][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[77][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[77][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[77][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[77][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[77][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[77][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[78][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[78][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[78][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[78][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[78][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[78][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[78][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[78][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[78][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[78][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[78][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[79][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[79][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[79][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[79][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[79][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[79][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[79][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[79][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[79][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[79][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[79][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[7][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[7][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[7][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[7][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[7][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[7][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[7][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[7][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[7][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[7][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[7][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[80][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[80][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[80][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[80][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[80][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[80][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[80][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[80][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[80][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[80][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[80][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[81][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[81][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[81][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[81][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[81][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[81][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[81][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[81][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[81][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[81][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[81][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[82][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[82][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[82][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[82][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[82][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[82][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[82][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[82][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[82][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[82][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[82][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[83][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[83][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[83][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[83][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[83][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[83][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[83][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[83][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[83][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[83][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[83][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[84][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[84][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[84][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[84][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[84][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[84][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[84][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[84][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[84][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[84][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[84][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[85][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[85][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[85][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[85][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[85][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[85][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[85][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[85][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[85][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[85][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[85][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[86][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[86][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[86][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[86][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[86][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[86][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[86][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[86][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[86][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[86][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[86][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[87][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[87][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[87][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[87][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[87][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[87][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[87][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[87][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[87][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[87][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[87][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[88][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[88][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[88][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[88][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[88][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[88][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[88][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[88][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[88][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[88][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[88][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[89][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[89][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[89][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[89][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[89][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[89][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[89][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[89][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[89][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[89][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[89][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[8][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[8][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[8][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[8][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[8][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[8][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[8][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[8][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[8][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[8][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[8][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[90][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[90][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[90][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[90][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[90][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[90][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[90][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[90][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[90][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[90][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[90][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[91][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[91][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[91][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[91][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[91][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[91][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[91][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[91][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[91][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[91][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[91][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[92][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[92][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[92][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[92][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[92][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[92][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[92][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[92][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[92][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[92][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[92][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[93][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[93][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[93][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[93][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[93][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[93][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[93][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[93][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[93][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[93][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[93][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[94][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[94][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[94][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[94][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[94][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[94][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[94][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[94][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[94][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[94][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[94][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[95][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[95][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[95][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[95][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[95][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[95][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[95][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[95][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[95][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[95][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[95][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[96][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[96][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[96][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[96][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[96][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[96][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[96][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[96][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[96][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[96][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[96][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[97][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[97][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[97][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[97][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[97][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[97][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[97][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[97][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[97][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[97][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[97][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[98][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[98][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[98][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[98][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[98][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[98][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[98][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[98][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[98][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[98][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[98][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[9][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[9][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[9][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[9][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[9][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[9][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[9][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[9][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[9][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[9][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/xSnake_reg[9][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[0][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[0][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[0][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[0][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[0][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[0][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[0][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[0][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[0][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[0][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[0][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[10][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[10][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[10][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[10][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[10][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[10][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[10][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[10][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[10][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[10][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[10][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[11][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[11][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[11][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[11][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[11][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[11][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[11][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[11][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[11][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[11][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[11][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[12][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[12][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[12][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[12][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[12][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[12][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[12][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[12][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[12][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[12][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[12][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[13][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[13][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[13][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[13][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[13][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[13][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[13][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[13][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[13][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[13][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[13][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[14][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[14][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[14][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[14][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[14][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[14][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[14][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[14][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[14][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[14][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[14][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[15][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[15][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[15][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[15][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[15][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[15][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[15][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[15][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[15][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[15][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[15][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[16][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[16][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[16][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[16][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[16][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[16][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[16][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[16][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[16][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[16][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[16][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[17][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[17][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[17][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[17][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[17][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[17][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[17][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[17][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[17][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[17][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[17][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[18][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[18][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[18][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[18][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[18][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[18][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[18][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[18][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[18][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[18][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[18][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[19][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[19][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[19][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[19][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[19][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[19][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[19][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[19][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[19][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[19][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[19][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[1][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[1][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[1][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[1][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[1][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[1][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[1][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[1][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[1][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[1][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[1][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[20][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[20][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[20][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[20][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[20][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[20][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[20][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[20][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[20][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[20][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[20][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[21][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[21][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[21][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[21][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[21][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[21][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[21][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[21][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[21][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[21][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[21][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[22][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[22][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[22][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[22][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[22][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[22][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[22][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[22][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[22][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[22][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[22][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[23][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[23][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[23][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[23][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[23][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[23][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[23][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[23][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[23][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[23][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[23][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[24][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[24][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[24][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[24][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[24][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[24][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[24][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[24][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[24][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[24][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[24][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[25][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[25][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[25][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[25][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[25][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[25][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[25][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[25][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[25][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[25][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[25][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[26][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[26][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[26][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[26][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[26][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[26][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[26][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[26][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[26][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[26][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[26][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[27][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[27][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[27][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[27][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[27][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[27][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[27][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[27][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[27][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[27][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[27][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[28][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[28][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[28][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[28][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[28][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[28][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[28][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[28][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[28][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[28][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[28][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[29][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[29][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[29][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[29][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[29][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[29][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[29][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[29][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[29][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[29][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[29][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[2][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[2][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[2][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[2][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[2][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[2][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[2][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[2][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[2][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[2][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[2][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[30][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[30][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[30][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[30][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[30][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[30][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[30][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[30][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[30][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[30][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[30][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[31][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[31][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[31][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[31][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[31][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[31][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[31][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[31][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[31][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[31][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[31][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[32][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[32][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[32][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[32][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[32][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[32][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[32][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[32][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[32][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[32][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[32][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[33][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[33][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[33][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[33][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[33][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[33][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[33][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[33][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[33][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[33][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[33][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[34][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[34][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[34][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[34][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[34][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[34][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[34][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[34][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[34][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[34][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[34][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[35][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[35][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[35][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[35][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[35][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[35][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[35][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[35][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[35][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[35][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[35][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[36][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[36][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[36][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[36][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[36][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[36][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[36][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[36][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[36][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[36][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[36][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[37][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[37][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[37][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[37][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[37][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[37][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[37][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[37][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[37][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[37][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[37][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[38][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[38][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[38][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[38][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[38][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[38][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[38][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[38][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[38][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[38][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[38][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[39][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[39][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[39][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[39][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[39][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[39][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[39][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[39][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[39][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[39][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[39][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[3][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[3][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[3][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[3][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[3][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[3][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[3][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[3][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[3][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[3][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[3][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[40][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[40][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[40][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[40][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[40][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[40][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[40][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[40][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[40][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[40][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[40][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[41][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[41][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[41][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[41][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[41][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[41][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[41][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[41][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[41][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[41][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[41][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[42][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[42][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[42][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[42][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[42][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[42][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[42][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[42][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[42][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[42][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[42][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[43][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[43][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[43][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[43][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[43][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[43][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[43][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[43][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[43][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[43][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[43][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[44][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[44][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[44][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[44][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[44][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[44][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[44][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[44][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[44][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[44][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[44][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[45][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[45][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[45][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[45][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[45][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[45][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[45][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[45][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[45][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[45][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[45][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[46][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[46][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[46][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[46][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[46][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[46][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[46][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[46][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[46][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[46][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[46][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[47][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[47][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[47][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[47][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[47][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[47][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[47][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[47][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[47][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[47][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[47][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[48][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[48][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[48][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[48][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[48][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[48][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[48][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[48][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[48][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[48][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[48][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[49][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[49][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[49][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[49][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[49][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[49][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[49][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[49][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[49][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[49][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[49][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[4][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[4][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[4][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[4][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[4][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[4][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[4][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[4][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[4][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[4][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[4][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[50][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[50][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[50][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[50][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[50][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[50][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[50][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[50][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[50][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[50][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[50][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[51][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[51][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[51][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[51][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[51][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[51][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[51][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[51][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[51][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[51][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[51][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[52][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[52][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[52][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[52][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[52][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[52][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[52][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[52][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[52][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[52][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[52][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[53][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[53][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[53][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[53][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[53][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[53][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[53][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[53][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[53][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[53][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[53][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[54][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[54][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[54][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[54][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[54][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[54][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[54][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[54][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[54][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[54][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[54][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[55][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[55][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[55][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[55][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[55][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[55][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[55][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[55][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[55][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[55][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[55][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[56][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[56][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[56][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[56][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[56][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[56][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[56][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[56][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[56][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[56][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[56][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[57][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[57][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[57][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[57][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[57][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[57][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[57][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[57][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[57][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[57][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[57][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[58][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[58][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[58][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[58][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[58][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[58][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[58][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[58][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[58][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[58][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[58][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[59][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[59][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[59][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[59][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[59][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[59][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[59][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[59][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[59][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[59][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[59][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[5][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[5][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[5][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[5][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[5][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[5][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[5][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[5][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[5][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[5][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[5][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[60][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[60][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[60][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[60][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[60][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[60][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[60][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[60][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[60][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[60][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[60][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[61][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[61][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[61][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[61][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[61][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[61][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[61][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[61][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[61][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[61][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[61][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[62][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[62][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[62][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[62][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[62][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[62][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[62][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[62][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[62][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[62][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[62][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[63][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[63][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[63][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[63][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[63][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[63][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[63][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[63][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[63][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[63][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[63][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[64][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[64][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[64][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[64][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[64][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[64][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[64][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[64][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[64][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[64][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[64][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[65][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[65][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[65][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[65][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[65][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[65][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[65][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[65][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[65][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[65][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[65][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[66][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[66][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[66][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[66][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[66][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[66][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[66][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[66][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[66][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[66][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[66][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[67][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[67][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[67][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[67][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[67][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[67][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[67][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[67][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[67][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[67][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[67][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[68][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[68][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[68][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[68][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[68][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[68][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[68][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[68][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[68][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[68][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[68][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[69][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[69][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[69][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[69][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[69][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[69][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[69][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[69][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[69][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[69][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[69][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[6][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[6][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[6][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[6][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[6][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[6][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[6][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[6][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[6][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[6][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[6][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[70][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[70][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[70][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[70][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[70][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[70][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[70][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[70][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[70][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[70][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[70][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[71][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[71][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[71][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[71][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[71][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[71][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[71][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[71][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[71][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[71][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[71][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[72][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[72][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[72][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[72][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[72][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[72][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[72][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[72][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[72][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[72][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[72][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[73][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[73][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[73][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[73][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[73][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[73][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[73][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[73][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[73][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[73][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[73][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[74][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[74][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[74][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[74][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[74][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[74][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[74][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[74][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[74][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[74][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[74][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[75][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[75][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[75][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[75][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[75][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[75][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[75][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[75][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[75][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[75][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[75][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[76][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[76][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[76][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[76][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[76][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[76][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[76][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[76][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[76][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[76][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[76][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[77][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[77][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[77][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[77][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[77][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[77][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[77][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[77][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[77][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[77][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[77][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[78][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[78][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[78][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[78][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[78][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[78][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[78][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[78][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[78][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[78][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[78][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[79][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[79][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[79][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[79][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[79][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[79][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[79][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[79][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[79][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[79][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[79][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[7][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[7][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[7][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[7][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[7][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[7][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[7][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[7][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[7][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[7][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[7][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[80][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[80][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[80][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[80][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[80][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[80][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[80][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[80][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[80][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[80][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[80][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[81][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[81][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[81][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[81][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[81][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[81][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[81][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[81][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[81][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[81][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[81][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[82][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[82][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[82][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[82][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[82][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[82][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[82][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[82][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[82][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[82][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[82][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[83][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[83][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[83][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[83][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[83][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[83][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[83][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[83][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[83][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[83][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[83][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[84][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[84][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[84][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[84][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[84][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[84][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[84][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[84][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[84][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[84][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[84][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[85][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[85][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[85][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[85][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[85][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[85][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[85][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[85][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[85][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[85][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[85][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[86][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[86][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[86][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[86][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[86][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[86][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[86][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[86][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[86][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[86][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[86][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[87][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[87][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[87][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[87][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[87][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[87][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[87][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[87][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[87][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[87][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[87][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[88][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[88][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[88][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[88][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[88][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[88][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[88][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[88][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[88][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[88][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[88][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[89][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[89][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[89][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[89][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[89][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[89][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[89][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[89][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[89][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[89][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[89][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[8][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[8][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[8][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[8][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[8][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[8][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[8][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[8][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[8][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[8][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[8][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[90][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[90][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[90][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[90][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[90][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[90][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[90][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[90][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[90][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[90][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[90][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[91][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[91][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[91][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[91][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[91][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[91][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[91][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[91][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[91][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[91][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[91][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[92][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[92][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[92][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[92][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[92][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[92][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[92][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[92][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[92][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[92][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[92][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[93][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[93][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[93][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[93][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[93][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[93][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[93][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[93][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[93][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[93][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[93][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[94][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[94][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[94][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[94][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[94][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[94][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[94][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[94][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[94][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[94][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[94][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[95][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[95][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[95][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[95][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[95][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[95][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[95][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[95][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[95][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[95][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[95][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[96][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[96][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[96][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[96][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[96][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[96][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[96][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[96][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[96][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[96][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[96][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[97][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[97][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[97][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[97][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[97][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[97][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[97][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[97][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[97][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[97][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[97][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[98][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[98][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[98][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[98][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[98][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[98][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[98][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[98][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[98][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[98][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[98][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[9][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[9][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[9][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[9][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[9][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[9][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[9][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[9][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[9][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[9][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S1/ySnake_reg[9][9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7111)
---------------------------------------------------
 There are 7111 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.141        0.000                      0                  175        0.140        0.000                      0                  175        4.500        0.000                       0                    75  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.517        0.000                      0                  107        0.140        0.000                      0                  107        4.500        0.000                       0                    75  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              1.141        0.000                      0                   68        1.465        0.000                      0                   68  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.517ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.517ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N3/FOOD_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.120ns  (logic 0.580ns (7.143%)  route 7.540ns (92.857%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.804     5.325    RE0/CLK
    SLICE_X1Y113         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.456     5.781 r  RE0/G_RESET_reg/Q
                         net (fo=2405, routed)        7.540    13.321    N3/AR[0]
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.124    13.445 r  N3/FOOD_CLK_i_1/O
                         net (fo=1, routed)           0.000    13.445    N3/FOOD_CLK_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  N3/FOOD_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.445    14.786    N3/CLK
    SLICE_X36Y46         FDRE                                         r  N3/FOOD_CLK_reg/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.031    14.962    N3/FOOD_CLK_reg
  -------------------------------------------------------------------
                         required time                         14.962    
                         arrival time                         -13.445    
  -------------------------------------------------------------------
                         slack                                  1.517    

Slack (MET) :             1.808ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/SNAKE_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.825ns  (logic 0.580ns (7.412%)  route 7.245ns (92.588%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.804     5.325    RE0/CLK
    SLICE_X1Y113         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.456     5.781 r  RE0/G_RESET_reg/Q
                         net (fo=2405, routed)        7.245    13.027    S0/AR[0]
    SLICE_X35Y46         LUT3 (Prop_lut3_I1_O)        0.124    13.151 r  S0/SNAKE_CLK_i_1/O
                         net (fo=1, routed)           0.000    13.151    S0/SNAKE_CLK_i_1_n_0
    SLICE_X35Y46         FDRE                                         r  S0/SNAKE_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.444    14.785    S0/CLK
    SLICE_X35Y46         FDRE                                         r  S0/SNAKE_CLK_reg/C
                         clock pessimism              0.180    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)        0.029    14.959    S0/SNAKE_CLK_reg
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                         -13.151    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             5.131ns  (required time - arrival time)
  Source:                 G0/point_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G0/point_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.521ns  (logic 0.608ns (13.449%)  route 3.913ns (86.551%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.254ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.733     5.254    G0/CLK
    SLICE_X48Y114        FDCE                                         r  G0/point_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y114        FDCE (Prop_fdce_C_Q)         0.456     5.710 f  G0/point_reg[0]/Q
                         net (fo=134, routed)         2.517     8.227    G0/Q[0]
    SLICE_X48Y102        LUT1 (Prop_lut1_I0_O)        0.152     8.379 r  G0/point[0]_i_1/O
                         net (fo=1, routed)           1.396     9.775    G0/plusOp[0]
    SLICE_X48Y114        FDCE                                         r  G0/point_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.607    14.948    G0/CLK
    SLICE_X48Y114        FDCE                                         r  G0/point_reg[0]/C
                         clock pessimism              0.306    15.254    
                         clock uncertainty           -0.035    15.219    
    SLICE_X48Y114        FDCE (Setup_fdce_C_D)       -0.313    14.906    G0/point_reg[0]
  -------------------------------------------------------------------
                         required time                         14.906    
                         arrival time                          -9.775    
  -------------------------------------------------------------------
                         slack                                  5.131    

Slack (MET) :             5.393ns  (required time - arrival time)
  Source:                 G0/point_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G0/point_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.237ns  (logic 0.968ns (22.848%)  route 3.269ns (77.152%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.254ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.733     5.254    G0/CLK
    SLICE_X48Y114        FDCE                                         r  G0/point_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y114        FDCE (Prop_fdce_C_Q)         0.456     5.710 r  G0/point_reg[0]/Q
                         net (fo=134, routed)         2.218     7.928    G0/Q[0]
    SLICE_X39Y127        LUT5 (Prop_lut5_I2_O)        0.152     8.080 r  G0/point[6]_i_3/O
                         net (fo=1, routed)           0.669     8.749    G0/point[6]_i_3_n_0
    SLICE_X39Y127        LUT3 (Prop_lut3_I2_O)        0.360     9.109 r  G0/point[6]_i_2/O
                         net (fo=1, routed)           0.382     9.491    G0/plusOp[6]
    SLICE_X39Y127        FDCE                                         r  G0/point_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.594    14.935    G0/CLK
    SLICE_X39Y127        FDCE                                         r  G0/point_reg[6]/C
                         clock pessimism              0.267    15.202    
                         clock uncertainty           -0.035    15.167    
    SLICE_X39Y127        FDCE (Setup_fdce_C_D)       -0.283    14.884    G0/point_reg[6]
  -------------------------------------------------------------------
                         required time                         14.884    
                         arrival time                          -9.491    
  -------------------------------------------------------------------
                         slack                                  5.393    

Slack (MET) :             6.245ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/count_idle_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 0.890ns (25.842%)  route 2.554ns (74.158%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 14.957 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.810     5.331    K0/ps2_keyboard_0/C0/CLK
    SLICE_X2Y148         FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y148         FDCE (Prop_fdce_C_Q)         0.518     5.849 f  K0/ps2_keyboard_0/C0/count_idle_reg[11]/Q
                         net (fo=2, routed)           0.954     6.804    K0/ps2_keyboard_0/C0/count_idle_reg[12]_0[10]
    SLICE_X0Y148         LUT4 (Prop_lut4_I1_O)        0.124     6.928 f  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_5/O
                         net (fo=1, routed)           0.444     7.372    K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_5_n_0
    SLICE_X0Y148         LUT6 (Prop_lut6_I4_O)        0.124     7.496 f  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_3/O
                         net (fo=2, routed)           0.411     7.907    K0/ps2_keyboard_0/R0/temp_ps2_code_reg[0]_0
    SLICE_X1Y149         LUT5 (Prop_lut5_I4_O)        0.124     8.031 r  K0/ps2_keyboard_0/R0/temp_ps2_code[7]_i_1/O
                         net (fo=9, routed)           0.744     8.775    K0/ps2_keyboard_0/C0/E[0]
    SLICE_X8Y148         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.616    14.957    K0/ps2_keyboard_0/C0/CLK
    SLICE_X8Y148         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/C
                         clock pessimism              0.267    15.224    
                         clock uncertainty           -0.035    15.189    
    SLICE_X8Y148         FDCE (Setup_fdce_C_CE)      -0.169    15.020    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]
  -------------------------------------------------------------------
                         required time                         15.020    
                         arrival time                          -8.775    
  -------------------------------------------------------------------
                         slack                                  6.245    

Slack (MET) :             6.245ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/count_idle_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 0.890ns (25.842%)  route 2.554ns (74.158%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 14.957 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.810     5.331    K0/ps2_keyboard_0/C0/CLK
    SLICE_X2Y148         FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y148         FDCE (Prop_fdce_C_Q)         0.518     5.849 f  K0/ps2_keyboard_0/C0/count_idle_reg[11]/Q
                         net (fo=2, routed)           0.954     6.804    K0/ps2_keyboard_0/C0/count_idle_reg[12]_0[10]
    SLICE_X0Y148         LUT4 (Prop_lut4_I1_O)        0.124     6.928 f  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_5/O
                         net (fo=1, routed)           0.444     7.372    K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_5_n_0
    SLICE_X0Y148         LUT6 (Prop_lut6_I4_O)        0.124     7.496 f  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_3/O
                         net (fo=2, routed)           0.411     7.907    K0/ps2_keyboard_0/R0/temp_ps2_code_reg[0]_0
    SLICE_X1Y149         LUT5 (Prop_lut5_I4_O)        0.124     8.031 r  K0/ps2_keyboard_0/R0/temp_ps2_code[7]_i_1/O
                         net (fo=9, routed)           0.744     8.775    K0/ps2_keyboard_0/C0/E[0]
    SLICE_X8Y148         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.616    14.957    K0/ps2_keyboard_0/C0/CLK
    SLICE_X8Y148         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]/C
                         clock pessimism              0.267    15.224    
                         clock uncertainty           -0.035    15.189    
    SLICE_X8Y148         FDCE (Setup_fdce_C_CE)      -0.169    15.020    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]
  -------------------------------------------------------------------
                         required time                         15.020    
                         arrival time                          -8.775    
  -------------------------------------------------------------------
                         slack                                  6.245    

Slack (MET) :             6.245ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/count_idle_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 0.890ns (25.842%)  route 2.554ns (74.158%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 14.957 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.810     5.331    K0/ps2_keyboard_0/C0/CLK
    SLICE_X2Y148         FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y148         FDCE (Prop_fdce_C_Q)         0.518     5.849 f  K0/ps2_keyboard_0/C0/count_idle_reg[11]/Q
                         net (fo=2, routed)           0.954     6.804    K0/ps2_keyboard_0/C0/count_idle_reg[12]_0[10]
    SLICE_X0Y148         LUT4 (Prop_lut4_I1_O)        0.124     6.928 f  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_5/O
                         net (fo=1, routed)           0.444     7.372    K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_5_n_0
    SLICE_X0Y148         LUT6 (Prop_lut6_I4_O)        0.124     7.496 f  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_3/O
                         net (fo=2, routed)           0.411     7.907    K0/ps2_keyboard_0/R0/temp_ps2_code_reg[0]_0
    SLICE_X1Y149         LUT5 (Prop_lut5_I4_O)        0.124     8.031 r  K0/ps2_keyboard_0/R0/temp_ps2_code[7]_i_1/O
                         net (fo=9, routed)           0.744     8.775    K0/ps2_keyboard_0/C0/E[0]
    SLICE_X8Y148         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.616    14.957    K0/ps2_keyboard_0/C0/CLK
    SLICE_X8Y148         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/C
                         clock pessimism              0.267    15.224    
                         clock uncertainty           -0.035    15.189    
    SLICE_X8Y148         FDCE (Setup_fdce_C_CE)      -0.169    15.020    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]
  -------------------------------------------------------------------
                         required time                         15.020    
                         arrival time                          -8.775    
  -------------------------------------------------------------------
                         slack                                  6.245    

Slack (MET) :             6.245ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/count_idle_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 0.890ns (25.842%)  route 2.554ns (74.158%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 14.957 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.810     5.331    K0/ps2_keyboard_0/C0/CLK
    SLICE_X2Y148         FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y148         FDCE (Prop_fdce_C_Q)         0.518     5.849 f  K0/ps2_keyboard_0/C0/count_idle_reg[11]/Q
                         net (fo=2, routed)           0.954     6.804    K0/ps2_keyboard_0/C0/count_idle_reg[12]_0[10]
    SLICE_X0Y148         LUT4 (Prop_lut4_I1_O)        0.124     6.928 f  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_5/O
                         net (fo=1, routed)           0.444     7.372    K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_5_n_0
    SLICE_X0Y148         LUT6 (Prop_lut6_I4_O)        0.124     7.496 f  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_3/O
                         net (fo=2, routed)           0.411     7.907    K0/ps2_keyboard_0/R0/temp_ps2_code_reg[0]_0
    SLICE_X1Y149         LUT5 (Prop_lut5_I4_O)        0.124     8.031 r  K0/ps2_keyboard_0/R0/temp_ps2_code[7]_i_1/O
                         net (fo=9, routed)           0.744     8.775    K0/ps2_keyboard_0/C0/E[0]
    SLICE_X8Y148         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.616    14.957    K0/ps2_keyboard_0/C0/CLK
    SLICE_X8Y148         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[6]/C
                         clock pessimism              0.267    15.224    
                         clock uncertainty           -0.035    15.189    
    SLICE_X8Y148         FDCE (Setup_fdce_C_CE)      -0.169    15.020    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[6]
  -------------------------------------------------------------------
                         required time                         15.020    
                         arrival time                          -8.775    
  -------------------------------------------------------------------
                         slack                                  6.245    

Slack (MET) :             6.421ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/count_idle_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/count_idle_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.349ns  (logic 0.890ns (26.572%)  route 2.459ns (73.428%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.810     5.331    K0/ps2_keyboard_0/C0/CLK
    SLICE_X2Y148         FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y148         FDCE (Prop_fdce_C_Q)         0.518     5.849 r  K0/ps2_keyboard_0/C0/count_idle_reg[11]/Q
                         net (fo=2, routed)           0.954     6.804    K0/ps2_keyboard_0/C0/count_idle_reg[12]_0[10]
    SLICE_X0Y148         LUT4 (Prop_lut4_I1_O)        0.124     6.928 r  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_5/O
                         net (fo=1, routed)           0.444     7.372    K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_5_n_0
    SLICE_X0Y148         LUT6 (Prop_lut6_I4_O)        0.124     7.496 r  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_3/O
                         net (fo=2, routed)           0.415     7.911    K0/ps2_keyboard_0/C0/count_idle_reg[3]_0
    SLICE_X1Y149         LUT3 (Prop_lut3_I0_O)        0.124     8.035 r  K0/ps2_keyboard_0/C0/count_idle[0]_i_1/O
                         net (fo=13, routed)          0.646     8.681    K0/ps2_keyboard_0/C0/count_idle[0]_i_1_n_0
    SLICE_X2Y147         FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.684    15.025    K0/ps2_keyboard_0/C0/CLK
    SLICE_X2Y147         FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[4]/C
                         clock pessimism              0.281    15.306    
                         clock uncertainty           -0.035    15.271    
    SLICE_X2Y147         FDCE (Setup_fdce_C_CE)      -0.169    15.102    K0/ps2_keyboard_0/C0/count_idle_reg[4]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -8.681    
  -------------------------------------------------------------------
                         slack                                  6.421    

Slack (MET) :             6.421ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/count_idle_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/count_idle_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.349ns  (logic 0.890ns (26.572%)  route 2.459ns (73.428%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.810     5.331    K0/ps2_keyboard_0/C0/CLK
    SLICE_X2Y148         FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y148         FDCE (Prop_fdce_C_Q)         0.518     5.849 r  K0/ps2_keyboard_0/C0/count_idle_reg[11]/Q
                         net (fo=2, routed)           0.954     6.804    K0/ps2_keyboard_0/C0/count_idle_reg[12]_0[10]
    SLICE_X0Y148         LUT4 (Prop_lut4_I1_O)        0.124     6.928 r  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_5/O
                         net (fo=1, routed)           0.444     7.372    K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_5_n_0
    SLICE_X0Y148         LUT6 (Prop_lut6_I4_O)        0.124     7.496 r  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_3/O
                         net (fo=2, routed)           0.415     7.911    K0/ps2_keyboard_0/C0/count_idle_reg[3]_0
    SLICE_X1Y149         LUT3 (Prop_lut3_I0_O)        0.124     8.035 r  K0/ps2_keyboard_0/C0/count_idle[0]_i_1/O
                         net (fo=13, routed)          0.646     8.681    K0/ps2_keyboard_0/C0/count_idle[0]_i_1_n_0
    SLICE_X2Y147         FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.684    15.025    K0/ps2_keyboard_0/C0/CLK
    SLICE_X2Y147         FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[5]/C
                         clock pessimism              0.281    15.306    
                         clock uncertainty           -0.035    15.271    
    SLICE_X2Y147         FDCE (Setup_fdce_C_CE)      -0.169    15.102    K0/ps2_keyboard_0/C0/count_idle_reg[5]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -8.681    
  -------------------------------------------------------------------
                         slack                                  6.421    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 K0/prev_ps2_code_flag_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.647     1.531    K0/CLK
    SLICE_X11Y149        FDPE                                         r  K0/prev_ps2_code_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y149        FDPE (Prop_fdpe_C_Q)         0.141     1.672 f  K0/prev_ps2_code_flag_reg/Q
                         net (fo=1, routed)           0.087     1.759    K0/ps2_keyboard_0/C0/prev_ps2_code_flag
    SLICE_X10Y149        LUT5 (Prop_lut5_I2_O)        0.045     1.804 r  K0/ps2_keyboard_0/C0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.804    K0/state__0[0]
    SLICE_X10Y149        FDCE                                         r  K0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.922     2.050    K0/CLK
    SLICE_X10Y149        FDCE                                         r  K0/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.506     1.544    
    SLICE_X10Y149        FDCE (Hold_fdce_C_D)         0.120     1.664    K0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 K0/ps2_keyboard_0/D1/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D1/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.118%)  route 0.068ns (26.882%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.675     1.559    K0/ps2_keyboard_0/D1/CLK
    SLICE_X1Y143         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y143         FDCE (Prop_fdce_C_Q)         0.141     1.700 r  K0/ps2_keyboard_0/D1/count_reg[3]/Q
                         net (fo=4, routed)           0.068     1.768    K0/ps2_keyboard_0/D1/count_reg[3]
    SLICE_X0Y143         LUT6 (Prop_lut6_I1_O)        0.045     1.813 r  K0/ps2_keyboard_0/D1/count[4]_i_2__0/O
                         net (fo=1, routed)           0.000     1.813    K0/ps2_keyboard_0/D1/count[4]_i_2__0_n_0
    SLICE_X0Y143         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.950     2.078    K0/ps2_keyboard_0/D1/CLK
    SLICE_X0Y143         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[4]/C
                         clock pessimism             -0.506     1.572    
    SLICE_X0Y143         FDCE (Hold_fdce_C_D)         0.092     1.664    K0/ps2_keyboard_0/D1/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 K0/ps2_keyboard_0/D0/Iv_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D0/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.189ns (53.213%)  route 0.166ns (46.787%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.646     1.530    K0/ps2_keyboard_0/D0/CLK
    SLICE_X9Y143         FDCE                                         r  K0/ps2_keyboard_0/D0/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y143         FDCE (Prop_fdce_C_Q)         0.141     1.671 r  K0/ps2_keyboard_0/D0/Iv_reg/Q
                         net (fo=5, routed)           0.166     1.837    K0/ps2_keyboard_0/D0/Iv
    SLICE_X9Y144         LUT5 (Prop_lut5_I0_O)        0.048     1.885 r  K0/ps2_keyboard_0/D0/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.885    K0/ps2_keyboard_0/D0/count[2]_i_1_n_0
    SLICE_X9Y144         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.921     2.049    K0/ps2_keyboard_0/D0/CLK
    SLICE_X9Y144         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[2]/C
                         clock pessimism             -0.503     1.546    
    SLICE_X9Y144         FDCE (Hold_fdce_C_D)         0.107     1.653    K0/ps2_keyboard_0/D0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 K0/ps2_keyboard_0/D1/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D1/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.187ns (52.650%)  route 0.168ns (47.350%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.675     1.559    K0/ps2_keyboard_0/D1/CLK
    SLICE_X1Y143         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y143         FDCE (Prop_fdce_C_Q)         0.141     1.700 r  K0/ps2_keyboard_0/D1/count_reg[0]/Q
                         net (fo=7, routed)           0.168     1.868    K0/ps2_keyboard_0/D1/count_reg[0]
    SLICE_X0Y143         LUT5 (Prop_lut5_I2_O)        0.046     1.914 r  K0/ps2_keyboard_0/D1/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.914    K0/ps2_keyboard_0/D1/count[2]_i_1__0_n_0
    SLICE_X0Y143         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.950     2.078    K0/ps2_keyboard_0/D1/CLK
    SLICE_X0Y143         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[2]/C
                         clock pessimism             -0.506     1.572    
    SLICE_X0Y143         FDCE (Hold_fdce_C_D)         0.107     1.679    K0/ps2_keyboard_0/D1/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/decode_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.104%)  route 0.170ns (44.896%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.647     1.531    K0/ps2_keyboard_0/C0/CLK
    SLICE_X8Y148         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y148         FDCE (Prop_fdce_C_Q)         0.164     1.695 f  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/Q
                         net (fo=5, routed)           0.170     1.865    K0/ps2_keyboard_0/C0/ps2_code__0[0]
    SLICE_X8Y149         LUT4 (Prop_lut4_I2_O)        0.045     1.910 r  K0/ps2_keyboard_0/C0/decode[2]_i_1/O
                         net (fo=1, routed)           0.000     1.910    K0/ps2_keyboard_0_n_7
    SLICE_X8Y149         FDCE                                         r  K0/decode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.922     2.050    K0/CLK
    SLICE_X8Y149         FDCE                                         r  K0/decode_reg[2]/C
                         clock pessimism             -0.503     1.547    
    SLICE_X8Y149         FDCE (Hold_fdce_C_D)         0.120     1.667    K0/decode_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 K0/ps2_keyboard_0/D0/Iv_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D0/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.665%)  route 0.167ns (47.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.646     1.530    K0/ps2_keyboard_0/D0/CLK
    SLICE_X9Y143         FDCE                                         r  K0/ps2_keyboard_0/D0/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y143         FDCE (Prop_fdce_C_Q)         0.141     1.671 r  K0/ps2_keyboard_0/D0/Iv_reg/Q
                         net (fo=5, routed)           0.167     1.838    K0/ps2_keyboard_0/D0/Iv
    SLICE_X9Y144         LUT3 (Prop_lut3_I1_O)        0.045     1.883 r  K0/ps2_keyboard_0/D0/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.883    K0/ps2_keyboard_0/D0/p_0_in__0[0]
    SLICE_X9Y144         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.921     2.049    K0/ps2_keyboard_0/D0/CLK
    SLICE_X9Y144         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[0]/C
                         clock pessimism             -0.503     1.546    
    SLICE_X9Y144         FDCE (Hold_fdce_C_D)         0.092     1.638    K0/ps2_keyboard_0/D0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 K0/ps2_keyboard_0/D0/Iv_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D0/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.815%)  route 0.166ns (47.185%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.646     1.530    K0/ps2_keyboard_0/D0/CLK
    SLICE_X9Y143         FDCE                                         r  K0/ps2_keyboard_0/D0/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y143         FDCE (Prop_fdce_C_Q)         0.141     1.671 r  K0/ps2_keyboard_0/D0/Iv_reg/Q
                         net (fo=5, routed)           0.166     1.837    K0/ps2_keyboard_0/D0/Iv
    SLICE_X9Y144         LUT4 (Prop_lut4_I2_O)        0.045     1.882 r  K0/ps2_keyboard_0/D0/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.882    K0/ps2_keyboard_0/D0/p_0_in__0[1]
    SLICE_X9Y144         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.921     2.049    K0/ps2_keyboard_0/D0/CLK
    SLICE_X9Y144         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[1]/C
                         clock pessimism             -0.503     1.546    
    SLICE_X9Y144         FDCE (Hold_fdce_C_D)         0.091     1.637    K0/ps2_keyboard_0/D0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 K0/ps2_keyboard_0/D1/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D1/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.516%)  route 0.168ns (47.484%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.675     1.559    K0/ps2_keyboard_0/D1/CLK
    SLICE_X1Y143         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y143         FDCE (Prop_fdce_C_Q)         0.141     1.700 r  K0/ps2_keyboard_0/D1/count_reg[0]/Q
                         net (fo=7, routed)           0.168     1.868    K0/ps2_keyboard_0/D1/count_reg[0]
    SLICE_X0Y143         LUT4 (Prop_lut4_I1_O)        0.045     1.913 r  K0/ps2_keyboard_0/D1/count[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.913    K0/ps2_keyboard_0/D1/p_0_in__0__0[1]
    SLICE_X0Y143         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.950     2.078    K0/ps2_keyboard_0/D1/CLK
    SLICE_X0Y143         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[1]/C
                         clock pessimism             -0.506     1.572    
    SLICE_X0Y143         FDCE (Hold_fdce_C_D)         0.091     1.663    K0/ps2_keyboard_0/D1/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 K0/ps2_keyboard_0/C0/temp_ps2_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/prev_ps2_code_flag_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.148ns (52.572%)  route 0.134ns (47.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.647     1.531    K0/ps2_keyboard_0/C0/CLK
    SLICE_X10Y149        FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y149        FDCE (Prop_fdce_C_Q)         0.148     1.679 r  K0/ps2_keyboard_0/C0/temp_ps2_flag_reg/Q
                         net (fo=2, routed)           0.134     1.812    K0/ps2_code_flag
    SLICE_X11Y149        FDPE                                         r  K0/prev_ps2_code_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.922     2.050    K0/CLK
    SLICE_X11Y149        FDPE                                         r  K0/prev_ps2_code_flag_reg/C
                         clock pessimism             -0.506     1.544    
    SLICE_X11Y149        FDPE (Hold_fdpe_C_D)         0.017     1.561    K0/prev_ps2_code_flag_reg
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 K0/ps2_keyboard_0/D0/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D0/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.646     1.530    K0/ps2_keyboard_0/D0/CLK
    SLICE_X9Y145         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y145         FDCE (Prop_fdce_C_Q)         0.141     1.671 r  K0/ps2_keyboard_0/D0/count_reg[4]/Q
                         net (fo=4, routed)           0.167     1.838    K0/ps2_keyboard_0/D0/count_reg[4]
    SLICE_X9Y145         LUT3 (Prop_lut3_I0_O)        0.045     1.883 r  K0/ps2_keyboard_0/D0/count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.883    K0/ps2_keyboard_0/D0/count[4]_i_1_n_0
    SLICE_X9Y145         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.921     2.049    K0/ps2_keyboard_0/D0/CLK
    SLICE_X9Y145         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[4]/C
                         clock pessimism             -0.519     1.530    
    SLICE_X9Y145         FDCE (Hold_fdce_C_D)         0.091     1.621    K0/ps2_keyboard_0/D0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   A0/PIXEL_CLK_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   A0/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   A0/cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y114  G0/point_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y117  G0/point_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X45Y137  G0/point_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y128  G0/point_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X39Y127  G0/point_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y136  G0/point_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   A0/PIXEL_CLK_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   A0/PIXEL_CLK_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   A0/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   A0/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   A0/cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   A0/cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y114  G0/point_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y114  G0/point_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y117  G0/point_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y117  G0/point_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   A0/PIXEL_CLK_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   A0/PIXEL_CLK_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   A0/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   A0/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   A0/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   A0/cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y114  G0/point_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y114  G0/point_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y117  G0/point_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y117  G0/point_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.141ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.465ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.141ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G0/point_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.225ns  (logic 0.456ns (5.544%)  route 7.769ns (94.456%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.804     5.325    RE0/CLK
    SLICE_X1Y113         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.456     5.781 f  RE0/G_RESET_reg/Q
                         net (fo=2405, routed)        7.769    13.550    G0/AR[0]
    SLICE_X39Y127        FDCE                                         f  G0/point_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.594    14.935    G0/CLK
    SLICE_X39Y127        FDCE                                         r  G0/point_reg[4]/C
                         clock pessimism              0.196    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X39Y127        FDCE (Recov_fdce_C_CLR)     -0.405    14.691    G0/point_reg[4]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                         -13.550    
  -------------------------------------------------------------------
                         slack                                  1.141    

Slack (MET) :             1.141ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G0/point_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.225ns  (logic 0.456ns (5.544%)  route 7.769ns (94.456%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.804     5.325    RE0/CLK
    SLICE_X1Y113         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.456     5.781 f  RE0/G_RESET_reg/Q
                         net (fo=2405, routed)        7.769    13.550    G0/AR[0]
    SLICE_X39Y127        FDCE                                         f  G0/point_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.594    14.935    G0/CLK
    SLICE_X39Y127        FDCE                                         r  G0/point_reg[6]/C
                         clock pessimism              0.196    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X39Y127        FDCE (Recov_fdce_C_CLR)     -0.405    14.691    G0/point_reg[6]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                         -13.550    
  -------------------------------------------------------------------
                         slack                                  1.141    

Slack (MET) :             1.169ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G0/point_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.206ns  (logic 0.456ns (5.557%)  route 7.750ns (94.443%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.804     5.325    RE0/CLK
    SLICE_X1Y113         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.456     5.781 f  RE0/G_RESET_reg/Q
                         net (fo=2405, routed)        7.750    13.531    G0/AR[0]
    SLICE_X40Y136        FDCE                                         f  G0/point_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.604    14.945    G0/CLK
    SLICE_X40Y136        FDCE                                         r  G0/point_reg[5]/C
                         clock pessimism              0.196    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X40Y136        FDCE (Recov_fdce_C_CLR)     -0.405    14.701    G0/point_reg[5]
  -------------------------------------------------------------------
                         required time                         14.701    
                         arrival time                         -13.531    
  -------------------------------------------------------------------
                         slack                                  1.169    

Slack (MET) :             1.306ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N3/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.895ns  (logic 0.456ns (5.776%)  route 7.439ns (94.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.804     5.325    RE0/CLK
    SLICE_X1Y113         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.456     5.781 f  RE0/G_RESET_reg/Q
                         net (fo=2405, routed)        7.439    13.220    N3/AR[0]
    SLICE_X37Y46         FDCE                                         f  N3/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.445    14.786    N3/CLK
    SLICE_X37Y46         FDCE                                         r  N3/cnt_reg[0]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X37Y46         FDCE (Recov_fdce_C_CLR)     -0.405    14.526    N3/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                         -13.220    
  -------------------------------------------------------------------
                         slack                                  1.306    

Slack (MET) :             1.306ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N3/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.895ns  (logic 0.456ns (5.776%)  route 7.439ns (94.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.804     5.325    RE0/CLK
    SLICE_X1Y113         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.456     5.781 f  RE0/G_RESET_reg/Q
                         net (fo=2405, routed)        7.439    13.220    N3/AR[0]
    SLICE_X37Y46         FDCE                                         f  N3/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.445    14.786    N3/CLK
    SLICE_X37Y46         FDCE                                         r  N3/cnt_reg[1]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X37Y46         FDCE (Recov_fdce_C_CLR)     -0.405    14.526    N3/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.526    
                         arrival time                         -13.220    
  -------------------------------------------------------------------
                         slack                                  1.306    

Slack (MET) :             1.478ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.766ns  (logic 0.456ns (5.872%)  route 7.310ns (94.128%))
  Logic Levels:           0  
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.804     5.325    RE0/CLK
    SLICE_X1Y113         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.456     5.781 f  RE0/G_RESET_reg/Q
                         net (fo=2405, routed)        7.310    13.091    S0/AR[0]
    SLICE_X34Y46         FDCE                                         f  S0/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.444    14.785    S0/CLK
    SLICE_X34Y46         FDCE                                         r  S0/cnt_reg[1]/C
                         clock pessimism              0.180    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X34Y46         FDCE (Recov_fdce_C_CLR)     -0.361    14.569    S0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.569    
                         arrival time                         -13.091    
  -------------------------------------------------------------------
                         slack                                  1.478    

Slack (MET) :             1.501ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G0/point_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.872ns  (logic 0.456ns (5.793%)  route 7.416ns (94.207%))
  Logic Levels:           0  
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.804     5.325    RE0/CLK
    SLICE_X1Y113         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.456     5.781 f  RE0/G_RESET_reg/Q
                         net (fo=2405, routed)        7.416    13.197    G0/AR[0]
    SLICE_X40Y117        FDCE                                         f  G0/point_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.601    14.942    G0/CLK
    SLICE_X40Y117        FDCE                                         r  G0/point_reg[1]/C
                         clock pessimism              0.196    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X40Y117        FDCE (Recov_fdce_C_CLR)     -0.405    14.698    G0/point_reg[1]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                         -13.197    
  -------------------------------------------------------------------
                         slack                                  1.501    

Slack (MET) :             1.520ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.766ns  (logic 0.456ns (5.872%)  route 7.310ns (94.128%))
  Logic Levels:           0  
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.804     5.325    RE0/CLK
    SLICE_X1Y113         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.456     5.781 f  RE0/G_RESET_reg/Q
                         net (fo=2405, routed)        7.310    13.091    S0/AR[0]
    SLICE_X34Y46         FDCE                                         f  S0/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.444    14.785    S0/CLK
    SLICE_X34Y46         FDCE                                         r  S0/cnt_reg[0]/C
                         clock pessimism              0.180    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X34Y46         FDCE (Recov_fdce_C_CLR)     -0.319    14.611    S0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.611    
                         arrival time                         -13.091    
  -------------------------------------------------------------------
                         slack                                  1.520    

Slack (MET) :             1.661ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_flag_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.842ns  (logic 0.456ns (5.815%)  route 7.386ns (94.185%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 14.957 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.804     5.325    RE0/CLK
    SLICE_X1Y113         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.456     5.781 f  RE0/G_RESET_reg/Q
                         net (fo=2405, routed)        7.386    13.167    K0/ps2_keyboard_0/C0/AR[0]
    SLICE_X10Y149        FDCE                                         f  K0/ps2_keyboard_0/C0/temp_ps2_flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.616    14.957    K0/ps2_keyboard_0/C0/CLK
    SLICE_X10Y149        FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_flag_reg/C
                         clock pessimism              0.267    15.224    
                         clock uncertainty           -0.035    15.189    
    SLICE_X10Y149        FDCE (Recov_fdce_C_CLR)     -0.361    14.828    K0/ps2_keyboard_0/C0/temp_ps2_flag_reg
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                         -13.167    
  -------------------------------------------------------------------
                         slack                                  1.661    

Slack (MET) :             1.663ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/prev_ps2_code_flag_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.842ns  (logic 0.456ns (5.815%)  route 7.386ns (94.185%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 14.957 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.804     5.325    RE0/CLK
    SLICE_X1Y113         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.456     5.781 f  RE0/G_RESET_reg/Q
                         net (fo=2405, routed)        7.386    13.167    K0/AR[0]
    SLICE_X11Y149        FDPE                                         f  K0/prev_ps2_code_flag_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.616    14.957    K0/CLK
    SLICE_X11Y149        FDPE                                         r  K0/prev_ps2_code_flag_reg/C
                         clock pessimism              0.267    15.224    
                         clock uncertainty           -0.035    15.189    
    SLICE_X11Y149        FDPE (Recov_fdpe_C_PRE)     -0.359    14.830    K0/prev_ps2_code_flag_reg
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                         -13.167    
  -------------------------------------------------------------------
                         slack                                  1.663    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.465ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/lfsr_out_reg[2]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.557ns  (logic 0.141ns (9.056%)  route 1.416ns (90.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.671     1.555    RE0/CLK
    SLICE_X1Y113         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141     1.696 f  RE0/G_RESET_reg/Q
                         net (fo=2405, routed)        1.416     3.112    N1/AR[0]
    SLICE_X3Y93          FDPE                                         f  N1/lfsr_out_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.863     1.991    N1/CLK
    SLICE_X3Y93          FDPE                                         r  N1/lfsr_out_reg[2]/C
                         clock pessimism             -0.249     1.742    
    SLICE_X3Y93          FDPE (Remov_fdpe_C_PRE)     -0.095     1.647    N1/lfsr_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           3.112    
  -------------------------------------------------------------------
                         slack                                  1.465    

Slack (MET) :             1.465ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/lfsr_out_reg[3]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.557ns  (logic 0.141ns (9.056%)  route 1.416ns (90.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.671     1.555    RE0/CLK
    SLICE_X1Y113         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141     1.696 f  RE0/G_RESET_reg/Q
                         net (fo=2405, routed)        1.416     3.112    N1/AR[0]
    SLICE_X3Y93          FDPE                                         f  N1/lfsr_out_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.863     1.991    N1/CLK
    SLICE_X3Y93          FDPE                                         r  N1/lfsr_out_reg[3]/C
                         clock pessimism             -0.249     1.742    
    SLICE_X3Y93          FDPE (Remov_fdpe_C_PRE)     -0.095     1.647    N1/lfsr_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           3.112    
  -------------------------------------------------------------------
                         slack                                  1.465    

Slack (MET) :             1.613ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/lfsr_out_reg[7]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.700ns  (logic 0.141ns (8.295%)  route 1.559ns (91.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.671     1.555    RE0/CLK
    SLICE_X1Y113         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141     1.696 f  RE0/G_RESET_reg/Q
                         net (fo=2405, routed)        1.559     3.255    N1/AR[0]
    SLICE_X8Y94          FDPE                                         f  N1/lfsr_out_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.833     1.961    N1/CLK
    SLICE_X8Y94          FDPE                                         r  N1/lfsr_out_reg[7]/C
                         clock pessimism             -0.249     1.712    
    SLICE_X8Y94          FDPE (Remov_fdpe_C_PRE)     -0.071     1.641    N1/lfsr_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           3.255    
  -------------------------------------------------------------------
                         slack                                  1.613    

Slack (MET) :             1.754ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/lfsr_out_reg[5]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.868ns  (logic 0.141ns (7.546%)  route 1.727ns (92.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.671     1.555    RE0/CLK
    SLICE_X1Y113         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141     1.696 f  RE0/G_RESET_reg/Q
                         net (fo=2405, routed)        1.727     3.423    N1/AR[0]
    SLICE_X6Y94          FDPE                                         f  N1/lfsr_out_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.861     1.989    N1/CLK
    SLICE_X6Y94          FDPE                                         r  N1/lfsr_out_reg[5]/C
                         clock pessimism             -0.249     1.740    
    SLICE_X6Y94          FDPE (Remov_fdpe_C_PRE)     -0.071     1.669    N1/lfsr_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           3.423    
  -------------------------------------------------------------------
                         slack                                  1.754    

Slack (MET) :             1.754ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/lfsr_out_reg[6]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.868ns  (logic 0.141ns (7.546%)  route 1.727ns (92.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.671     1.555    RE0/CLK
    SLICE_X1Y113         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141     1.696 f  RE0/G_RESET_reg/Q
                         net (fo=2405, routed)        1.727     3.423    N1/AR[0]
    SLICE_X6Y94          FDPE                                         f  N1/lfsr_out_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.861     1.989    N1/CLK
    SLICE_X6Y94          FDPE                                         r  N1/lfsr_out_reg[6]/C
                         clock pessimism             -0.249     1.740    
    SLICE_X6Y94          FDPE (Remov_fdpe_C_PRE)     -0.071     1.669    N1/lfsr_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           3.423    
  -------------------------------------------------------------------
                         slack                                  1.754    

Slack (MET) :             1.867ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/lfsr_out_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.981ns  (logic 0.141ns (7.118%)  route 1.840ns (92.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.671     1.555    RE0/CLK
    SLICE_X1Y113         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141     1.696 f  RE0/G_RESET_reg/Q
                         net (fo=2405, routed)        1.840     3.536    N1/AR[0]
    SLICE_X6Y93          FDPE                                         f  N1/lfsr_out_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.861     1.989    N1/CLK
    SLICE_X6Y93          FDPE                                         r  N1/lfsr_out_reg[0]/C
                         clock pessimism             -0.249     1.740    
    SLICE_X6Y93          FDPE (Remov_fdpe_C_PRE)     -0.071     1.669    N1/lfsr_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           3.536    
  -------------------------------------------------------------------
                         slack                                  1.867    

Slack (MET) :             1.867ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/lfsr_out_reg[1]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.981ns  (logic 0.141ns (7.118%)  route 1.840ns (92.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.671     1.555    RE0/CLK
    SLICE_X1Y113         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141     1.696 f  RE0/G_RESET_reg/Q
                         net (fo=2405, routed)        1.840     3.536    N1/AR[0]
    SLICE_X6Y93          FDPE                                         f  N1/lfsr_out_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.861     1.989    N1/CLK
    SLICE_X6Y93          FDPE                                         r  N1/lfsr_out_reg[1]/C
                         clock pessimism             -0.249     1.740    
    SLICE_X6Y93          FDPE (Remov_fdpe_C_PRE)     -0.071     1.669    N1/lfsr_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           3.536    
  -------------------------------------------------------------------
                         slack                                  1.867    

Slack (MET) :             1.947ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            N1/lfsr_out_reg[4]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.038ns  (logic 0.141ns (6.919%)  route 1.897ns (93.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.671     1.555    RE0/CLK
    SLICE_X1Y113         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141     1.696 f  RE0/G_RESET_reg/Q
                         net (fo=2405, routed)        1.897     3.592    N1/AR[0]
    SLICE_X4Y94          FDPE                                         f  N1/lfsr_out_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.861     1.989    N1/CLK
    SLICE_X4Y94          FDPE                                         r  N1/lfsr_out_reg[4]/C
                         clock pessimism             -0.249     1.740    
    SLICE_X4Y94          FDPE (Remov_fdpe_C_PRE)     -0.095     1.645    N1/lfsr_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           3.592    
  -------------------------------------------------------------------
                         slack                                  1.947    

Slack (MET) :             2.251ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D0/Iv_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.171ns  (logic 0.141ns (6.494%)  route 2.030ns (93.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.671     1.555    RE0/CLK
    SLICE_X1Y113         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141     1.696 f  RE0/G_RESET_reg/Q
                         net (fo=2405, routed)        2.030     3.726    K0/ps2_keyboard_0/D0/AR[0]
    SLICE_X9Y143         FDCE                                         f  K0/ps2_keyboard_0/D0/Iv_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.921     2.049    K0/ps2_keyboard_0/D0/CLK
    SLICE_X9Y143         FDCE                                         r  K0/ps2_keyboard_0/D0/Iv_reg/C
                         clock pessimism             -0.482     1.567    
    SLICE_X9Y143         FDCE (Remov_fdce_C_CLR)     -0.092     1.475    K0/ps2_keyboard_0/D0/Iv_reg
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           3.726    
  -------------------------------------------------------------------
                         slack                                  2.251    

Slack (MET) :             2.397ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G0/point_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.539ns  (logic 0.141ns (5.553%)  route 2.398ns (94.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.671     1.555    RE0/CLK
    SLICE_X1Y113         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141     1.696 f  RE0/G_RESET_reg/Q
                         net (fo=2405, routed)        2.398     4.094    G0/AR[0]
    SLICE_X48Y114        FDCE                                         f  G0/point_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.914     2.042    G0/CLK
    SLICE_X48Y114        FDCE                                         r  G0/point_reg[0]/C
                         clock pessimism             -0.253     1.788    
    SLICE_X48Y114        FDCE (Remov_fdce_C_CLR)     -0.092     1.696    G0/point_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           4.094    
  -------------------------------------------------------------------
                         slack                                  2.397    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          4759 Endpoints
Min Delay          4759 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A1/countX_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.673ns  (logic 4.940ns (19.244%)  route 20.733ns (80.756%))
  Logic Levels:           8  (CARRY4=3 FDCE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y147        FDCE                         0.000     0.000 r  A1/countX_reg[3]/C
    SLICE_X57Y147        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  A1/countX_reg[3]/Q
                         net (fo=206, routed)         9.994    10.450    N4/RED_OBUF[3]_inst_i_6_0[0]
    SLICE_X8Y96          LUT2 (Prop_lut2_I1_O)        0.124    10.574 r  N4/p_1_out__193_carry_i_2/O
                         net (fo=1, routed)           0.000    10.574    N4/p_1_out__193_carry_i_2_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.950 r  N4/p_1_out__193_carry/CO[3]
                         net (fo=1, routed)           0.000    10.950    N4/p_1_out__193_carry_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.067 r  N4/p_1_out__193_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.067    N4/p_1_out__193_carry__0_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.184 f  N4/p_1_out__193_carry__1/CO[3]
                         net (fo=1, routed)           1.363    12.547    N4/p_1_out__193_carry__1_n_0
    SLICE_X12Y105        LUT5 (Prop_lut5_I3_O)        0.124    12.671 f  N4/RED_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           2.598    15.269    A1/RED[0]
    SLICE_X22Y149        LUT6 (Prop_lut6_I4_O)        0.124    15.393 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           6.778    22.171    RED_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502    25.673 r  RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    25.673    RED[3]
    N19                                                               r  RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countX_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.492ns  (logic 4.962ns (19.465%)  route 20.530ns (80.535%))
  Logic Levels:           8  (CARRY4=3 FDCE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y147        FDCE                         0.000     0.000 r  A1/countX_reg[3]/C
    SLICE_X57Y147        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  A1/countX_reg[3]/Q
                         net (fo=206, routed)         9.994    10.450    N4/RED_OBUF[3]_inst_i_6_0[0]
    SLICE_X8Y96          LUT2 (Prop_lut2_I1_O)        0.124    10.574 r  N4/p_1_out__193_carry_i_2/O
                         net (fo=1, routed)           0.000    10.574    N4/p_1_out__193_carry_i_2_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.950 r  N4/p_1_out__193_carry/CO[3]
                         net (fo=1, routed)           0.000    10.950    N4/p_1_out__193_carry_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.067 r  N4/p_1_out__193_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.067    N4/p_1_out__193_carry__0_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.184 f  N4/p_1_out__193_carry__1/CO[3]
                         net (fo=1, routed)           1.363    12.547    N4/p_1_out__193_carry__1_n_0
    SLICE_X12Y105        LUT5 (Prop_lut5_I3_O)        0.124    12.671 f  N4/RED_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           2.598    15.269    A1/RED[0]
    SLICE_X22Y149        LUT6 (Prop_lut6_I4_O)        0.124    15.393 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           6.575    21.968    RED_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    25.492 r  RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    25.492    RED[2]
    J19                                                               r  RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countX_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.337ns  (logic 4.962ns (19.583%)  route 20.375ns (80.417%))
  Logic Levels:           8  (CARRY4=3 FDCE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y147        FDCE                         0.000     0.000 r  A1/countX_reg[3]/C
    SLICE_X57Y147        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  A1/countX_reg[3]/Q
                         net (fo=206, routed)         9.994    10.450    N4/RED_OBUF[3]_inst_i_6_0[0]
    SLICE_X8Y96          LUT2 (Prop_lut2_I1_O)        0.124    10.574 r  N4/p_1_out__193_carry_i_2/O
                         net (fo=1, routed)           0.000    10.574    N4/p_1_out__193_carry_i_2_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.950 r  N4/p_1_out__193_carry/CO[3]
                         net (fo=1, routed)           0.000    10.950    N4/p_1_out__193_carry_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.067 r  N4/p_1_out__193_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.067    N4/p_1_out__193_carry__0_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.184 f  N4/p_1_out__193_carry__1/CO[3]
                         net (fo=1, routed)           1.363    12.547    N4/p_1_out__193_carry__1_n_0
    SLICE_X12Y105        LUT5 (Prop_lut5_I3_O)        0.124    12.671 f  N4/RED_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           2.598    15.269    A1/RED[0]
    SLICE_X22Y149        LUT6 (Prop_lut6_I4_O)        0.124    15.393 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           6.420    21.813    RED_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    25.337 r  RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    25.337    RED[0]
    G19                                                               r  RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countX_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.174ns  (logic 4.957ns (19.692%)  route 20.217ns (80.308%))
  Logic Levels:           8  (CARRY4=3 FDCE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y147        FDCE                         0.000     0.000 r  A1/countX_reg[3]/C
    SLICE_X57Y147        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  A1/countX_reg[3]/Q
                         net (fo=206, routed)         9.994    10.450    N4/RED_OBUF[3]_inst_i_6_0[0]
    SLICE_X8Y96          LUT2 (Prop_lut2_I1_O)        0.124    10.574 r  N4/p_1_out__193_carry_i_2/O
                         net (fo=1, routed)           0.000    10.574    N4/p_1_out__193_carry_i_2_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.950 r  N4/p_1_out__193_carry/CO[3]
                         net (fo=1, routed)           0.000    10.950    N4/p_1_out__193_carry_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.067 r  N4/p_1_out__193_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.067    N4/p_1_out__193_carry__0_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.184 f  N4/p_1_out__193_carry__1/CO[3]
                         net (fo=1, routed)           1.363    12.547    N4/p_1_out__193_carry__1_n_0
    SLICE_X12Y105        LUT5 (Prop_lut5_I3_O)        0.124    12.671 f  N4/RED_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           2.598    15.269    A1/RED[0]
    SLICE_X22Y149        LUT6 (Prop_lut6_I4_O)        0.124    15.393 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           6.262    21.655    RED_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    25.174 r  RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    25.174    RED[1]
    H19                                                               r  RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countX_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            S1/IS_SNAKE_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.640ns  (logic 2.360ns (10.906%)  route 19.280ns (89.094%))
  Logic Levels:           11  (CARRY4=2 FDCE=1 LUT4=2 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y147        FDCE                         0.000     0.000 r  A1/countX_reg[3]/C
    SLICE_X57Y147        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  A1/countX_reg[3]/Q
                         net (fo=206, routed)         9.578    10.034    S1/IS_SNAKE_reg_i_34_0[0]
    SLICE_X7Y82          LUT4 (Prop_lut4_I2_O)        0.124    10.158 r  S1/IS_SNAKE_reg_i_6987/O
                         net (fo=1, routed)           0.000    10.158    A1/IS_SNAKE_reg_i_3249_0[0]
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.708 r  A1/IS_SNAKE_reg_i_5021/CO[3]
                         net (fo=1, routed)           0.000    10.708    S1/IS_SNAKE_reg_i_1752_0[0]
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.865 r  S1/IS_SNAKE_reg_i_3249/CO[1]
                         net (fo=1, routed)           1.557    12.422    S1/geqOp173_in
    SLICE_X29Y83         LUT4 (Prop_lut4_I1_O)        0.329    12.751 r  S1/IS_SNAKE_reg_i_1752/O
                         net (fo=1, routed)           1.373    14.124    G0/IS_SNAKE1174_out
    SLICE_X43Y92         LUT6 (Prop_lut6_I0_O)        0.124    14.248 r  G0/IS_SNAKE_reg_i_684/O
                         net (fo=1, routed)           1.641    15.888    G0/IS_SNAKE_reg_i_684_n_0
    SLICE_X55Y101        LUT6 (Prop_lut6_I1_O)        0.124    16.012 r  G0/IS_SNAKE_reg_i_195/O
                         net (fo=1, routed)           1.172    17.185    G0/IS_SNAKE_reg_i_195_n_0
    SLICE_X51Y96         LUT6 (Prop_lut6_I5_O)        0.124    17.309 r  G0/IS_SNAKE_reg_i_51/O
                         net (fo=2, routed)           1.792    19.100    G0/IS_SNAKE_reg_i_51_n_0
    SLICE_X53Y125        LUT6 (Prop_lut6_I5_O)        0.124    19.224 r  G0/IS_SNAKE_reg_i_14/O
                         net (fo=1, routed)           1.669    20.894    G0/IS_SNAKE_reg_i_14_n_0
    SLICE_X43Y145        LUT5 (Prop_lut5_I4_O)        0.124    21.018 r  G0/IS_SNAKE_reg_i_4/O
                         net (fo=1, routed)           0.154    21.172    G0/IS_SNAKE_reg_i_4_n_0
    SLICE_X43Y145        LUT6 (Prop_lut6_I0_O)        0.124    21.296 r  G0/IS_SNAKE_reg_i_1/O
                         net (fo=1, routed)           0.344    21.640    S1/BLUE_OBUF[3]_inst_i_1
    SLICE_X38Y145        LDPE                                         r  S1/IS_SNAKE_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/xDirSnake_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            S1/xSnake_reg[34][11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.386ns  (logic 2.976ns (13.916%)  route 18.410ns (86.084%))
  Logic Levels:           7  (CARRY4=4 FDCE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y147        FDCE                         0.000     0.000 r  S1/xDirSnake_reg[25]/C
    SLICE_X12Y147        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  S1/xDirSnake_reg[25]/Q
                         net (fo=188, routed)         2.616     3.134    S1/Q[1]
    SLICE_X14Y135        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.654 r  S1/xSnake_reg[33][9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.654    S1/xSnake_reg[33][9]_i_8_n_0
    SLICE_X14Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.977 r  S1/xSnake_reg[33][11]_i_16/O[1]
                         net (fo=3, routed)           0.859     4.836    S1/xSnake_reg[33][11]_i_16_n_6
    SLICE_X15Y136        LUT3 (Prop_lut3_I1_O)        0.306     5.142 r  S1/xSnake[33][11]_i_14/O
                         net (fo=1, routed)           0.000     5.142    S1/xSnake[33][11]_i_14_n_0
    SLICE_X15Y136        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.722 r  S1/xSnake_reg[33][11]_i_8/O[2]
                         net (fo=99, routed)         14.934    20.657    S1/xSnake_reg[33][11]_i_8_n_5
    SLICE_X12Y85         LUT2 (Prop_lut2_I1_O)        0.302    20.959 r  S1/xSnake[34][11]_i_5/O
                         net (fo=1, routed)           0.000    20.959    S1/xSnake[34][11]_i_5_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    21.386 r  S1/xSnake_reg[34][11]_i_2/O[1]
                         net (fo=1, routed)           0.000    21.386    S1/xSnake_reg[34]0[11]
    SLICE_X12Y85         FDPE                                         r  S1/xSnake_reg[34][11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/xDirSnake_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            S1/xSnake_reg[34][10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.211ns  (logic 2.801ns (13.206%)  route 18.410ns (86.794%))
  Logic Levels:           7  (CARRY4=4 FDCE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y147        FDCE                         0.000     0.000 r  S1/xDirSnake_reg[25]/C
    SLICE_X12Y147        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  S1/xDirSnake_reg[25]/Q
                         net (fo=188, routed)         2.616     3.134    S1/Q[1]
    SLICE_X14Y135        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.654 r  S1/xSnake_reg[33][9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.654    S1/xSnake_reg[33][9]_i_8_n_0
    SLICE_X14Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.977 r  S1/xSnake_reg[33][11]_i_16/O[1]
                         net (fo=3, routed)           0.859     4.836    S1/xSnake_reg[33][11]_i_16_n_6
    SLICE_X15Y136        LUT3 (Prop_lut3_I1_O)        0.306     5.142 r  S1/xSnake[33][11]_i_14/O
                         net (fo=1, routed)           0.000     5.142    S1/xSnake[33][11]_i_14_n_0
    SLICE_X15Y136        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.722 r  S1/xSnake_reg[33][11]_i_8/O[2]
                         net (fo=99, routed)         14.934    20.657    S1/xSnake_reg[33][11]_i_8_n_5
    SLICE_X12Y85         LUT2 (Prop_lut2_I1_O)        0.302    20.959 r  S1/xSnake[34][11]_i_5/O
                         net (fo=1, routed)           0.000    20.959    S1/xSnake[34][11]_i_5_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    21.211 r  S1/xSnake_reg[34][11]_i_2/O[0]
                         net (fo=1, routed)           0.000    21.211    S1/xSnake_reg[34]0[10]
    SLICE_X12Y85         FDPE                                         r  S1/xSnake_reg[34][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/xDirSnake_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            S1/xSnake_reg[35][11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.048ns  (logic 2.973ns (14.125%)  route 18.075ns (85.875%))
  Logic Levels:           7  (CARRY4=4 FDCE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y147        FDCE                         0.000     0.000 r  S1/xDirSnake_reg[25]/C
    SLICE_X12Y147        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  S1/xDirSnake_reg[25]/Q
                         net (fo=188, routed)         2.616     3.134    S1/Q[1]
    SLICE_X14Y135        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.654 r  S1/xSnake_reg[33][9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.654    S1/xSnake_reg[33][9]_i_8_n_0
    SLICE_X14Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.977 r  S1/xSnake_reg[33][11]_i_16/O[1]
                         net (fo=3, routed)           0.859     4.836    S1/xSnake_reg[33][11]_i_16_n_6
    SLICE_X15Y136        LUT3 (Prop_lut3_I1_O)        0.306     5.142 r  S1/xSnake[33][11]_i_14/O
                         net (fo=1, routed)           0.000     5.142    S1/xSnake[33][11]_i_14_n_0
    SLICE_X15Y136        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.722 r  S1/xSnake_reg[33][11]_i_8/O[2]
                         net (fo=99, routed)         14.600    20.322    S1/xSnake_reg[33][11]_i_8_n_5
    SLICE_X9Y84          LUT2 (Prop_lut2_I1_O)        0.302    20.624 r  S1/xSnake[35][11]_i_4/O
                         net (fo=1, routed)           0.000    20.624    S1/xSnake[35][11]_i_4_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.048 r  S1/xSnake_reg[35][11]_i_2/O[1]
                         net (fo=1, routed)           0.000    21.048    S1/xSnake_reg[35]0[11]
    SLICE_X9Y84          FDPE                                         r  S1/xSnake_reg[35][11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/xDirSnake_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            S1/xSnake_reg[35][10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.871ns  (logic 2.796ns (13.397%)  route 18.075ns (86.603%))
  Logic Levels:           7  (CARRY4=4 FDCE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y147        FDCE                         0.000     0.000 r  S1/xDirSnake_reg[25]/C
    SLICE_X12Y147        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  S1/xDirSnake_reg[25]/Q
                         net (fo=188, routed)         2.616     3.134    S1/Q[1]
    SLICE_X14Y135        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.654 r  S1/xSnake_reg[33][9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.654    S1/xSnake_reg[33][9]_i_8_n_0
    SLICE_X14Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.977 r  S1/xSnake_reg[33][11]_i_16/O[1]
                         net (fo=3, routed)           0.859     4.836    S1/xSnake_reg[33][11]_i_16_n_6
    SLICE_X15Y136        LUT3 (Prop_lut3_I1_O)        0.306     5.142 r  S1/xSnake[33][11]_i_14/O
                         net (fo=1, routed)           0.000     5.142    S1/xSnake[33][11]_i_14_n_0
    SLICE_X15Y136        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.722 r  S1/xSnake_reg[33][11]_i_8/O[2]
                         net (fo=99, routed)         14.600    20.322    S1/xSnake_reg[33][11]_i_8_n_5
    SLICE_X9Y84          LUT2 (Prop_lut2_I1_O)        0.302    20.624 r  S1/xSnake[35][11]_i_4/O
                         net (fo=1, routed)           0.000    20.624    S1/xSnake[35][11]_i_4_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    20.871 r  S1/xSnake_reg[35][11]_i_2/O[0]
                         net (fo=1, routed)           0.000    20.871    S1/xSnake_reg[35]0[10]
    SLICE_X9Y84          FDPE                                         r  S1/xSnake_reg[35][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/xDirSnake_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            S1/xSnake_reg[36][11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.687ns  (logic 2.976ns (14.386%)  route 17.711ns (85.614%))
  Logic Levels:           7  (CARRY4=4 FDCE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y147        FDCE                         0.000     0.000 r  S1/xDirSnake_reg[25]/C
    SLICE_X12Y147        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  S1/xDirSnake_reg[25]/Q
                         net (fo=188, routed)         2.616     3.134    S1/Q[1]
    SLICE_X14Y135        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.654 r  S1/xSnake_reg[33][9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.654    S1/xSnake_reg[33][9]_i_8_n_0
    SLICE_X14Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.977 r  S1/xSnake_reg[33][11]_i_16/O[1]
                         net (fo=3, routed)           0.859     4.836    S1/xSnake_reg[33][11]_i_16_n_6
    SLICE_X15Y136        LUT3 (Prop_lut3_I1_O)        0.306     5.142 r  S1/xSnake[33][11]_i_14/O
                         net (fo=1, routed)           0.000     5.142    S1/xSnake[33][11]_i_14_n_0
    SLICE_X15Y136        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.722 r  S1/xSnake_reg[33][11]_i_8/O[2]
                         net (fo=99, routed)         14.236    19.958    S1/xSnake_reg[33][11]_i_8_n_5
    SLICE_X8Y77          LUT2 (Prop_lut2_I1_O)        0.302    20.260 r  S1/xSnake[36][11]_i_5/O
                         net (fo=1, routed)           0.000    20.260    S1/xSnake[36][11]_i_5_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    20.687 r  S1/xSnake_reg[36][11]_i_2/O[1]
                         net (fo=1, routed)           0.000    20.687    S1/xSnake_reg[36]0[11]
    SLICE_X8Y77          FDPE                                         r  S1/xSnake_reg[36][11]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S1/xSnake_reg[29][1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/xSnake_reg[30][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.141ns (58.151%)  route 0.101ns (41.849%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDPE                         0.000     0.000 r  S1/xSnake_reg[29][1]/C
    SLICE_X31Y96         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  S1/xSnake_reg[29][1]/Q
                         net (fo=5, routed)           0.101     0.242    S1/xSnake_reg_n_0_[29][1]
    SLICE_X30Y96         FDPE                                         r  S1/xSnake_reg[30][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/ySnake_reg[84][1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/ySnake_reg[85][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (53.003%)  route 0.125ns (46.997%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y136        FDPE                         0.000     0.000 r  S1/ySnake_reg[84][1]/C
    SLICE_X32Y136        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  S1/ySnake_reg[84][1]/Q
                         net (fo=5, routed)           0.125     0.266    S1/ySnake_reg_n_0_[84][1]
    SLICE_X31Y135        FDPE                                         r  S1/ySnake_reg[85][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/R0/ps2_word_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.146ns (54.502%)  route 0.122ns (45.498%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y149         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[9]/C
    SLICE_X1Y149         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  K0/ps2_keyboard_0/R0/ps2_word_reg[9]/Q
                         net (fo=2, routed)           0.122     0.268    K0/ps2_keyboard_0/R0/ps2_word_reg_n_0_[9]
    SLICE_X1Y149         FDCE                                         r  K0/ps2_keyboard_0/R0/ps2_word_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/xSnake_reg[56][1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/xSnake_reg[57][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.141ns (49.693%)  route 0.143ns (50.307%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDPE                         0.000     0.000 r  S1/xSnake_reg[56][1]/C
    SLICE_X59Y87         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  S1/xSnake_reg[56][1]/Q
                         net (fo=5, routed)           0.143     0.284    S1/xSnake_reg_n_0_[56][1]
    SLICE_X59Y89         FDPE                                         r  S1/xSnake_reg[57][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/xSnake_reg[45][1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/xSnake_reg[46][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.164ns (57.453%)  route 0.121ns (42.547%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y68         FDPE                         0.000     0.000 r  S1/xSnake_reg[45][1]/C
    SLICE_X52Y68         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  S1/xSnake_reg[45][1]/Q
                         net (fo=5, routed)           0.121     0.285    S1/xSnake_reg_n_0_[45][1]
    SLICE_X51Y69         FDPE                                         r  S1/xSnake_reg[46][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/ySnake_reg[37][1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/ySnake_reg[38][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.141ns (48.006%)  route 0.153ns (51.994%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y73         FDPE                         0.000     0.000 r  S1/ySnake_reg[37][1]/C
    SLICE_X15Y73         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  S1/ySnake_reg[37][1]/Q
                         net (fo=5, routed)           0.153     0.294    S1/ySnake_reg_n_0_[37][1]
    SLICE_X15Y71         FDPE                                         r  S1/ySnake_reg[38][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/ySnake_reg[60][1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/ySnake_reg[61][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.148ns (50.052%)  route 0.148ns (49.948%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDPE                         0.000     0.000 r  S1/ySnake_reg[60][1]/C
    SLICE_X46Y93         FDPE (Prop_fdpe_C_Q)         0.148     0.148 r  S1/ySnake_reg[60][1]/Q
                         net (fo=5, routed)           0.148     0.296    S1/ySnake_reg_n_0_[60][1]
    SLICE_X47Y93         FDPE                                         r  S1/ySnake_reg[61][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/xSnake_reg[20][1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/xSnake_reg[21][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.164ns (55.021%)  route 0.134ns (44.979%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y119        FDPE                         0.000     0.000 r  S1/xSnake_reg[20][1]/C
    SLICE_X30Y119        FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  S1/xSnake_reg[20][1]/Q
                         net (fo=5, routed)           0.134     0.298    S1/xSnake_reg_n_0_[20][1]
    SLICE_X30Y120        FDPE                                         r  S1/xSnake_reg[21][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 N4/eaten_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            N4/eaten_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.186ns (61.324%)  route 0.117ns (38.676%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDCE                         0.000     0.000 r  N4/eaten_reg/C
    SLICE_X11Y106        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  N4/eaten_reg/Q
                         net (fo=4, routed)           0.117     0.258    N4/is_eaten
    SLICE_X11Y106        LUT6 (Prop_lut6_I0_O)        0.045     0.303 r  N4/eaten_i_1/O
                         net (fo=1, routed)           0.000     0.303    N4/eaten_i_1_n_0
    SLICE_X11Y106        FDCE                                         r  N4/eaten_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 S1/xSnake_reg[43][1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            S1/xSnake_reg[44][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.141ns (46.173%)  route 0.164ns (53.827%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDPE                         0.000     0.000 r  S1/xSnake_reg[43][1]/C
    SLICE_X51Y68         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  S1/xSnake_reg[43][1]/Q
                         net (fo=5, routed)           0.164     0.305    S1/xSnake_reg_n_0_[43][1]
    SLICE_X53Y68         FDPE                                         r  S1/xSnake_reg[44][1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay          4566 Endpoints
Min Delay          4566 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.743ns  (logic 4.206ns (19.346%)  route 17.537ns (80.654%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.804     5.325    RE0/CLK
    SLICE_X1Y113         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.456     5.781 f  RE0/G_RESET_reg/Q
                         net (fo=2405, routed)        9.469    15.250    A1/AR[0]
    SLICE_X36Y147        LUT6 (Prop_lut6_I3_O)        0.124    15.374 r  A1/RED_OBUF[3]_inst_i_7/O
                         net (fo=3, routed)           1.290    16.664    A1/RED_OBUF[3]_inst_i_7_n_0
    SLICE_X22Y149        LUT6 (Prop_lut6_I5_O)        0.124    16.788 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           6.778    23.566    RED_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502    27.069 r  RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    27.069    RED[3]
    N19                                                               r  RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.562ns  (logic 4.228ns (19.608%)  route 17.334ns (80.392%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.804     5.325    RE0/CLK
    SLICE_X1Y113         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.456     5.781 f  RE0/G_RESET_reg/Q
                         net (fo=2405, routed)        9.469    15.250    A1/AR[0]
    SLICE_X36Y147        LUT6 (Prop_lut6_I3_O)        0.124    15.374 r  A1/RED_OBUF[3]_inst_i_7/O
                         net (fo=3, routed)           1.290    16.664    A1/RED_OBUF[3]_inst_i_7_n_0
    SLICE_X22Y149        LUT6 (Prop_lut6_I5_O)        0.124    16.788 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           6.575    23.364    RED_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    26.888 r  RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    26.888    RED[2]
    J19                                                               r  RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.446ns  (logic 4.225ns (19.700%)  route 17.221ns (80.300%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.804     5.325    RE0/CLK
    SLICE_X1Y113         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.456     5.781 f  RE0/G_RESET_reg/Q
                         net (fo=2405, routed)        9.469    15.250    A1/AR[0]
    SLICE_X36Y147        LUT6 (Prop_lut6_I3_O)        0.124    15.374 r  A1/RED_OBUF[3]_inst_i_7/O
                         net (fo=3, routed)           1.099    16.473    A1/RED_OBUF[3]_inst_i_7_n_0
    SLICE_X26Y149        LUT6 (Prop_lut6_I0_O)        0.124    16.597 r  A1/GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           6.653    23.251    GREEN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    26.771 r  GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    26.771    GREEN[0]
    J17                                                               r  GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.407ns  (logic 4.228ns (19.749%)  route 17.179ns (80.251%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.804     5.325    RE0/CLK
    SLICE_X1Y113         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.456     5.781 f  RE0/G_RESET_reg/Q
                         net (fo=2405, routed)        9.469    15.250    A1/AR[0]
    SLICE_X36Y147        LUT6 (Prop_lut6_I3_O)        0.124    15.374 r  A1/RED_OBUF[3]_inst_i_7/O
                         net (fo=3, routed)           1.290    16.664    A1/RED_OBUF[3]_inst_i_7_n_0
    SLICE_X22Y149        LUT6 (Prop_lut6_I5_O)        0.124    16.788 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           6.420    23.209    RED_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    26.732 r  RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    26.732    RED[0]
    G19                                                               r  RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.244ns  (logic 4.223ns (19.880%)  route 17.021ns (80.120%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.804     5.325    RE0/CLK
    SLICE_X1Y113         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.456     5.781 f  RE0/G_RESET_reg/Q
                         net (fo=2405, routed)        9.469    15.250    A1/AR[0]
    SLICE_X36Y147        LUT6 (Prop_lut6_I3_O)        0.124    15.374 r  A1/RED_OBUF[3]_inst_i_7/O
                         net (fo=3, routed)           1.290    16.664    A1/RED_OBUF[3]_inst_i_7_n_0
    SLICE_X22Y149        LUT6 (Prop_lut6_I5_O)        0.124    16.788 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           6.262    23.050    RED_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    26.570 r  RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    26.570    RED[1]
    H19                                                               r  RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.170ns  (logic 4.233ns (19.996%)  route 16.937ns (80.004%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.804     5.325    RE0/CLK
    SLICE_X1Y113         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.456     5.781 f  RE0/G_RESET_reg/Q
                         net (fo=2405, routed)        9.469    15.250    A1/AR[0]
    SLICE_X36Y147        LUT6 (Prop_lut6_I3_O)        0.124    15.374 r  A1/RED_OBUF[3]_inst_i_7/O
                         net (fo=3, routed)           1.099    16.473    A1/RED_OBUF[3]_inst_i_7_n_0
    SLICE_X26Y149        LUT6 (Prop_lut6_I0_O)        0.124    16.597 r  A1/GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           6.369    22.966    GREEN_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    26.496 r  GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    26.496    GREEN[2]
    G17                                                               r  GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.989ns  (logic 4.209ns (20.055%)  route 16.780ns (79.945%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.804     5.325    RE0/CLK
    SLICE_X1Y113         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.456     5.781 f  RE0/G_RESET_reg/Q
                         net (fo=2405, routed)        9.469    15.250    A1/AR[0]
    SLICE_X36Y147        LUT6 (Prop_lut6_I3_O)        0.124    15.374 r  A1/RED_OBUF[3]_inst_i_7/O
                         net (fo=3, routed)           1.099    16.473    A1/RED_OBUF[3]_inst_i_7_n_0
    SLICE_X26Y149        LUT6 (Prop_lut6_I0_O)        0.124    16.597 r  A1/GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           6.212    22.809    GREEN_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    26.314 r  GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    26.314    GREEN[1]
    H17                                                               r  GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.634ns  (logic 4.199ns (20.351%)  route 16.435ns (79.649%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.804     5.325    RE0/CLK
    SLICE_X1Y113         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.456     5.781 f  RE0/G_RESET_reg/Q
                         net (fo=2405, routed)        9.469    15.250    A1/AR[0]
    SLICE_X36Y147        LUT6 (Prop_lut6_I3_O)        0.124    15.374 r  A1/RED_OBUF[3]_inst_i_7/O
                         net (fo=3, routed)           1.605    16.980    A1/RED_OBUF[3]_inst_i_7_n_0
    SLICE_X22Y149        LUT6 (Prop_lut6_I0_O)        0.124    17.104 r  A1/BLUE_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.360    22.464    BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    25.959 r  BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    25.959    BLUE[0]
    N18                                                               r  BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.518ns  (logic 4.223ns (20.581%)  route 16.295ns (79.419%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.804     5.325    RE0/CLK
    SLICE_X1Y113         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.456     5.781 f  RE0/G_RESET_reg/Q
                         net (fo=2405, routed)        9.469    15.250    A1/AR[0]
    SLICE_X36Y147        LUT6 (Prop_lut6_I3_O)        0.124    15.374 r  A1/RED_OBUF[3]_inst_i_7/O
                         net (fo=3, routed)           1.605    16.980    A1/RED_OBUF[3]_inst_i_7_n_0
    SLICE_X22Y149        LUT6 (Prop_lut6_I0_O)        0.124    17.104 r  A1/BLUE_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.220    22.324    BLUE_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    25.843 r  BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    25.843    BLUE[2]
    K18                                                               r  BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GREEN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.517ns  (logic 4.234ns (20.638%)  route 16.283ns (79.362%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.804     5.325    RE0/CLK
    SLICE_X1Y113         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.456     5.781 f  RE0/G_RESET_reg/Q
                         net (fo=2405, routed)        9.469    15.250    A1/AR[0]
    SLICE_X36Y147        LUT6 (Prop_lut6_I3_O)        0.124    15.374 r  A1/RED_OBUF[3]_inst_i_7/O
                         net (fo=3, routed)           1.099    16.473    A1/RED_OBUF[3]_inst_i_7_n_0
    SLICE_X26Y149        LUT6 (Prop_lut6_I0_O)        0.124    16.597 r  A1/GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.715    22.312    GREEN_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530    25.843 r  GREEN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    25.843    GREEN[3]
    D17                                                               r  GREEN[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/xSnake_reg[2][1]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.141ns (45.149%)  route 0.171ns (54.851%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.671     1.555    RE0/CLK
    SLICE_X1Y113         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141     1.696 f  RE0/G_RESET_reg/Q
                         net (fo=2405, routed)        0.171     1.867    S1/AR[0]
    SLICE_X3Y112         FDPE                                         f  S1/xSnake_reg[2][1]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/D1/O_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/R0/ps2_word_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.141ns (40.124%)  route 0.210ns (59.876%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.675     1.559    K0/ps2_keyboard_0/D1/CLK
    SLICE_X1Y144         FDCE                                         r  K0/ps2_keyboard_0/D1/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDCE (Prop_fdce_C_Q)         0.141     1.700 r  K0/ps2_keyboard_0/D1/O_reg/Q
                         net (fo=2, routed)           0.210     1.910    K0/ps2_keyboard_0/R0/D[0]
    SLICE_X1Y147         FDCE                                         r  K0/ps2_keyboard_0/R0/ps2_word_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/xSnake_reg[2][10]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.141ns (36.535%)  route 0.245ns (63.465%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.671     1.555    RE0/CLK
    SLICE_X1Y113         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141     1.696 f  RE0/G_RESET_reg/Q
                         net (fo=2405, routed)        0.245     1.941    S1/AR[0]
    SLICE_X2Y111         FDPE                                         f  S1/xSnake_reg[2][10]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/xSnake_reg[2][11]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.141ns (36.535%)  route 0.245ns (63.465%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.671     1.555    RE0/CLK
    SLICE_X1Y113         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141     1.696 f  RE0/G_RESET_reg/Q
                         net (fo=2405, routed)        0.245     1.941    S1/AR[0]
    SLICE_X2Y111         FDPE                                         f  S1/xSnake_reg[2][11]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/snake_life_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.141ns (35.523%)  route 0.256ns (64.477%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.671     1.555    RE0/CLK
    SLICE_X1Y113         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141     1.696 f  RE0/G_RESET_reg/Q
                         net (fo=2405, routed)        0.256     1.952    S1/AR[0]
    SLICE_X1Y110         FDCE                                         f  S1/snake_life_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/xSnake_reg[2][6]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.450ns  (logic 0.141ns (31.356%)  route 0.309ns (68.644%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.671     1.555    RE0/CLK
    SLICE_X1Y113         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141     1.696 f  RE0/G_RESET_reg/Q
                         net (fo=2405, routed)        0.309     2.004    S1/AR[0]
    SLICE_X2Y110         FDPE                                         f  S1/xSnake_reg[2][6]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/xSnake_reg[2][7]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.450ns  (logic 0.141ns (31.356%)  route 0.309ns (68.644%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.671     1.555    RE0/CLK
    SLICE_X1Y113         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141     1.696 f  RE0/G_RESET_reg/Q
                         net (fo=2405, routed)        0.309     2.004    S1/AR[0]
    SLICE_X2Y110         FDPE                                         f  S1/xSnake_reg[2][7]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/xSnake_reg[2][8]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.450ns  (logic 0.141ns (31.356%)  route 0.309ns (68.644%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.671     1.555    RE0/CLK
    SLICE_X1Y113         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141     1.696 f  RE0/G_RESET_reg/Q
                         net (fo=2405, routed)        0.309     2.004    S1/AR[0]
    SLICE_X2Y110         FDPE                                         f  S1/xSnake_reg[2][8]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/xSnake_reg[2][9]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.450ns  (logic 0.141ns (31.356%)  route 0.309ns (68.644%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.671     1.555    RE0/CLK
    SLICE_X1Y113         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141     1.696 f  RE0/G_RESET_reg/Q
                         net (fo=2405, routed)        0.309     2.004    S1/AR[0]
    SLICE_X2Y110         FDPE                                         f  S1/xSnake_reg[2][9]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/xSnake_reg[2][2]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.533ns  (logic 0.141ns (26.440%)  route 0.392ns (73.560%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.671     1.555    RE0/CLK
    SLICE_X1Y113         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141     1.696 f  RE0/G_RESET_reg/Q
                         net (fo=2405, routed)        0.392     2.088    S1/AR[0]
    SLICE_X2Y109         FDPE                                         f  S1/xSnake_reg[2][2]/PRE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            52 Endpoints
Min Delay            52 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            RE0/G_RESET_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.155ns  (logic 1.565ns (25.430%)  route 4.590ns (74.570%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  RST_IBUF_inst/O
                         net (fo=55, routed)          4.590     6.031    S1/RST_IBUF
    SLICE_X1Y113         LUT2 (Prop_lut2_I1_O)        0.124     6.155 r  S1/G_RESET_i_1/O
                         net (fo=1, routed)           0.000     6.155    RE0/G_RESET_reg_0
    SLICE_X1Y113         FDRE                                         r  RE0/G_RESET_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.678     5.019    RE0/CLK
    SLICE_X1Y113         FDRE                                         r  RE0/G_RESET_reg/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            K0/ps2_keyboard_0/D0/O_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.079ns  (logic 2.050ns (33.731%)  route 4.028ns (66.269%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (IN)
                         net (fo=0)                   0.000     0.000    PS2_CLK
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2_CLK_IBUF_inst/O
                         net (fo=7, routed)           2.781     4.229    K0/ps2_keyboard_0/D0/PS2_CLK_IBUF
    SLICE_X10Y145        LUT2 (Prop_lut2_I0_O)        0.150     4.379 f  K0/ps2_keyboard_0/D0/count[3]_i_3/O
                         net (fo=3, routed)           0.826     5.206    K0/ps2_keyboard_0/D0/load
    SLICE_X9Y145         LUT6 (Prop_lut6_I0_O)        0.328     5.534 r  K0/ps2_keyboard_0/D0/O_i_2/O
                         net (fo=1, routed)           0.421     5.955    K0/ps2_keyboard_0/D0/O_i_2_n_0
    SLICE_X10Y145        LUT3 (Prop_lut3_I1_O)        0.124     6.079 r  K0/ps2_keyboard_0/D0/O_i_1/O
                         net (fo=1, routed)           0.000     6.079    K0/ps2_keyboard_0/D0/O_i_1_n_0
    SLICE_X10Y145        FDCE                                         r  K0/ps2_keyboard_0/D0/O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.615     4.956    K0/ps2_keyboard_0/D0/CLK
    SLICE_X10Y145        FDCE                                         r  K0/ps2_keyboard_0/D0/O_reg/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            K0/ps2_keyboard_0/D1/O_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.635ns  (logic 2.054ns (36.450%)  route 3.581ns (63.550%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2_DATA_IBUF_inst/O
                         net (fo=7, routed)           2.396     3.848    K0/ps2_keyboard_0/D1/PS2_DATA_IBUF
    SLICE_X1Y143         LUT2 (Prop_lut2_I0_O)        0.152     4.000 f  K0/ps2_keyboard_0/D1/count[4]_i_3/O
                         net (fo=3, routed)           0.451     4.451    K0/ps2_keyboard_0/D1/count[4]_i_3_n_0
    SLICE_X1Y143         LUT6 (Prop_lut6_I0_O)        0.326     4.777 r  K0/ps2_keyboard_0/D1/O_i_2__0/O
                         net (fo=1, routed)           0.403     5.180    K0/ps2_keyboard_0/D1/O_i_2__0_n_0
    SLICE_X1Y143         LUT3 (Prop_lut3_I1_O)        0.124     5.304 r  K0/ps2_keyboard_0/D1/O_i_1__0/O
                         net (fo=1, routed)           0.331     5.635    K0/ps2_keyboard_0/D1/O_i_1__0_n_0
    SLICE_X1Y144         FDCE                                         r  K0/ps2_keyboard_0/D1/O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.683     5.024    K0/ps2_keyboard_0/D1/CLK
    SLICE_X1Y144         FDCE                                         r  K0/ps2_keyboard_0/D1/O_reg/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            K0/ps2_keyboard_0/D0/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.560ns  (logic 2.050ns (36.879%)  route 3.510ns (63.121%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (IN)
                         net (fo=0)                   0.000     0.000    PS2_CLK
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2_CLK_IBUF_inst/O
                         net (fo=7, routed)           2.781     4.229    K0/ps2_keyboard_0/D0/PS2_CLK_IBUF
    SLICE_X10Y145        LUT2 (Prop_lut2_I0_O)        0.150     4.379 f  K0/ps2_keyboard_0/D0/count[3]_i_3/O
                         net (fo=3, routed)           0.325     4.705    K0/ps2_keyboard_0/D0/load
    SLICE_X9Y145         LUT6 (Prop_lut6_I0_O)        0.328     5.033 r  K0/ps2_keyboard_0/D0/count[4]_i_2/O
                         net (fo=1, routed)           0.403     5.436    K0/ps2_keyboard_0/D0/count[4]_i_2_n_0
    SLICE_X9Y145         LUT3 (Prop_lut3_I1_O)        0.124     5.560 r  K0/ps2_keyboard_0/D0/count[4]_i_1/O
                         net (fo=1, routed)           0.000     5.560    K0/ps2_keyboard_0/D0/count[4]_i_1_n_0
    SLICE_X9Y145         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.615     4.956    K0/ps2_keyboard_0/D0/CLK
    SLICE_X9Y145         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[4]/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            K0/ps2_keyboard_0/D0/count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.540ns  (logic 1.926ns (34.773%)  route 3.614ns (65.227%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (IN)
                         net (fo=0)                   0.000     0.000    PS2_CLK
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2_CLK_IBUF_inst/O
                         net (fo=7, routed)           2.781     4.229    K0/ps2_keyboard_0/D0/PS2_CLK_IBUF
    SLICE_X10Y145        LUT2 (Prop_lut2_I0_O)        0.150     4.379 r  K0/ps2_keyboard_0/D0/count[3]_i_3/O
                         net (fo=3, routed)           0.320     4.700    K0/ps2_keyboard_0/D0/load
    SLICE_X9Y145         LUT6 (Prop_lut6_I5_O)        0.328     5.028 r  K0/ps2_keyboard_0/D0/count[3]_i_1/O
                         net (fo=5, routed)           0.512     5.540    K0/ps2_keyboard_0/D0/count[3]_i_1_n_0
    SLICE_X9Y144         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.615     4.956    K0/ps2_keyboard_0/D0/CLK
    SLICE_X9Y144         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[0]/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            K0/ps2_keyboard_0/D0/count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.540ns  (logic 1.926ns (34.773%)  route 3.614ns (65.227%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (IN)
                         net (fo=0)                   0.000     0.000    PS2_CLK
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2_CLK_IBUF_inst/O
                         net (fo=7, routed)           2.781     4.229    K0/ps2_keyboard_0/D0/PS2_CLK_IBUF
    SLICE_X10Y145        LUT2 (Prop_lut2_I0_O)        0.150     4.379 r  K0/ps2_keyboard_0/D0/count[3]_i_3/O
                         net (fo=3, routed)           0.320     4.700    K0/ps2_keyboard_0/D0/load
    SLICE_X9Y145         LUT6 (Prop_lut6_I5_O)        0.328     5.028 r  K0/ps2_keyboard_0/D0/count[3]_i_1/O
                         net (fo=5, routed)           0.512     5.540    K0/ps2_keyboard_0/D0/count[3]_i_1_n_0
    SLICE_X9Y144         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.615     4.956    K0/ps2_keyboard_0/D0/CLK
    SLICE_X9Y144         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[1]/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            K0/ps2_keyboard_0/D0/count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.540ns  (logic 1.926ns (34.773%)  route 3.614ns (65.227%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (IN)
                         net (fo=0)                   0.000     0.000    PS2_CLK
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2_CLK_IBUF_inst/O
                         net (fo=7, routed)           2.781     4.229    K0/ps2_keyboard_0/D0/PS2_CLK_IBUF
    SLICE_X10Y145        LUT2 (Prop_lut2_I0_O)        0.150     4.379 r  K0/ps2_keyboard_0/D0/count[3]_i_3/O
                         net (fo=3, routed)           0.320     4.700    K0/ps2_keyboard_0/D0/load
    SLICE_X9Y145         LUT6 (Prop_lut6_I5_O)        0.328     5.028 r  K0/ps2_keyboard_0/D0/count[3]_i_1/O
                         net (fo=5, routed)           0.512     5.540    K0/ps2_keyboard_0/D0/count[3]_i_1_n_0
    SLICE_X9Y144         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.615     4.956    K0/ps2_keyboard_0/D0/CLK
    SLICE_X9Y144         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[2]/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            K0/ps2_keyboard_0/D0/count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.540ns  (logic 1.926ns (34.773%)  route 3.614ns (65.227%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (IN)
                         net (fo=0)                   0.000     0.000    PS2_CLK
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2_CLK_IBUF_inst/O
                         net (fo=7, routed)           2.781     4.229    K0/ps2_keyboard_0/D0/PS2_CLK_IBUF
    SLICE_X10Y145        LUT2 (Prop_lut2_I0_O)        0.150     4.379 r  K0/ps2_keyboard_0/D0/count[3]_i_3/O
                         net (fo=3, routed)           0.320     4.700    K0/ps2_keyboard_0/D0/load
    SLICE_X9Y145         LUT6 (Prop_lut6_I5_O)        0.328     5.028 r  K0/ps2_keyboard_0/D0/count[3]_i_1/O
                         net (fo=5, routed)           0.512     5.540    K0/ps2_keyboard_0/D0/count[3]_i_1_n_0
    SLICE_X9Y144         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.615     4.956    K0/ps2_keyboard_0/D0/CLK
    SLICE_X9Y144         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[3]/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            K0/ps2_keyboard_0/D1/count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.082ns  (logic 1.930ns (37.973%)  route 3.153ns (62.027%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2_DATA_IBUF_inst/O
                         net (fo=7, routed)           2.396     3.848    K0/ps2_keyboard_0/D1/PS2_DATA_IBUF
    SLICE_X1Y143         LUT2 (Prop_lut2_I0_O)        0.152     4.000 r  K0/ps2_keyboard_0/D1/count[4]_i_3/O
                         net (fo=3, routed)           0.377     4.377    K0/ps2_keyboard_0/D1/count[4]_i_3_n_0
    SLICE_X0Y143         LUT6 (Prop_lut6_I5_O)        0.326     4.703 r  K0/ps2_keyboard_0/D1/count[4]_i_1/O
                         net (fo=5, routed)           0.379     5.082    K0/ps2_keyboard_0/D1/count[4]_i_1_n_0
    SLICE_X1Y143         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.683     5.024    K0/ps2_keyboard_0/D1/CLK
    SLICE_X1Y143         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[0]/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            K0/ps2_keyboard_0/D1/count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.082ns  (logic 1.930ns (37.973%)  route 3.153ns (62.027%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2_DATA_IBUF_inst/O
                         net (fo=7, routed)           2.396     3.848    K0/ps2_keyboard_0/D1/PS2_DATA_IBUF
    SLICE_X1Y143         LUT2 (Prop_lut2_I0_O)        0.152     4.000 r  K0/ps2_keyboard_0/D1/count[4]_i_3/O
                         net (fo=3, routed)           0.377     4.377    K0/ps2_keyboard_0/D1/count[4]_i_3_n_0
    SLICE_X0Y143         LUT6 (Prop_lut6_I5_O)        0.326     4.703 r  K0/ps2_keyboard_0/D1/count[4]_i_1/O
                         net (fo=5, routed)           0.379     5.082    K0/ps2_keyboard_0/D1/count[4]_i_1_n_0
    SLICE_X1Y143         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.683     5.024    K0/ps2_keyboard_0/D1/CLK
    SLICE_X1Y143         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.146ns (54.641%)  route 0.121ns (45.359%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y148         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[3]/C
    SLICE_X5Y148         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  K0/ps2_keyboard_0/R0/ps2_word_reg[3]/Q
                         net (fo=3, routed)           0.121     0.267    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_0[2]
    SLICE_X4Y148         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.949     2.077    K0/ps2_keyboard_0/C0/CLK
    SLICE_X4Y148         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[2]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.146ns (49.478%)  route 0.149ns (50.522%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y148         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[4]/C
    SLICE_X5Y148         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  K0/ps2_keyboard_0/R0/ps2_word_reg[4]/Q
                         net (fo=3, routed)           0.149     0.295    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_0[3]
    SLICE_X4Y148         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.949     2.077    K0/ps2_keyboard_0/C0/CLK
    SLICE_X4Y148         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[3]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.146ns (48.405%)  route 0.156ns (51.595%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y148         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[5]/C
    SLICE_X5Y148         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  K0/ps2_keyboard_0/R0/ps2_word_reg[5]/Q
                         net (fo=3, routed)           0.156     0.302    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_0[4]
    SLICE_X4Y148         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.949     2.077    K0/ps2_keyboard_0/C0/CLK
    SLICE_X4Y148         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[4]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.425ns  (logic 0.146ns (34.363%)  route 0.279ns (65.637%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y149         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[8]/C
    SLICE_X1Y149         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  K0/ps2_keyboard_0/R0/ps2_word_reg[8]/Q
                         net (fo=3, routed)           0.279     0.425    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_0[7]
    SLICE_X4Y148         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.949     2.077    K0/ps2_keyboard_0/C0/CLK
    SLICE_X4Y148         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.463ns  (logic 0.167ns (36.105%)  route 0.296ns (63.895%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y147         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[6]/C
    SLICE_X8Y147         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  K0/ps2_keyboard_0/R0/ps2_word_reg[6]/Q
                         net (fo=3, routed)           0.296     0.463    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_0[5]
    SLICE_X8Y148         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.922     2.050    K0/ps2_keyboard_0/C0/CLK
    SLICE_X8Y148         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/C

Slack:                    inf
  Source:                 S1/snake_life_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            RE0/G_RESET_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.624%)  route 0.283ns (60.376%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDCE                         0.000     0.000 r  S1/snake_life_reg/C
    SLICE_X1Y110         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  S1/snake_life_reg/Q
                         net (fo=2, routed)           0.283     0.424    S1/end_game
    SLICE_X1Y113         LUT2 (Prop_lut2_I0_O)        0.045     0.469 r  S1/G_RESET_i_1/O
                         net (fo=1, routed)           0.000     0.469    RE0/G_RESET_reg_0
    SLICE_X1Y113         FDRE                                         r  RE0/G_RESET_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.945     2.073    RE0/CLK
    SLICE_X1Y113         FDRE                                         r  RE0/G_RESET_reg/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.520ns  (logic 0.146ns (28.075%)  route 0.374ns (71.925%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y147         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[1]/C
    SLICE_X5Y147         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  K0/ps2_keyboard_0/R0/ps2_word_reg[1]/Q
                         net (fo=3, routed)           0.374     0.520    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_0[0]
    SLICE_X8Y148         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.922     2.050    K0/ps2_keyboard_0/C0/CLK
    SLICE_X8Y148         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.567ns  (logic 0.146ns (25.729%)  route 0.421ns (74.271%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y148         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[7]/C
    SLICE_X3Y148         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  K0/ps2_keyboard_0/R0/ps2_word_reg[7]/Q
                         net (fo=3, routed)           0.421     0.567    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_0[6]
    SLICE_X8Y148         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.922     2.050    K0/ps2_keyboard_0/C0/CLK
    SLICE_X8Y148         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[6]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.570ns  (logic 0.146ns (25.595%)  route 0.424ns (74.405%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y149         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[2]/C
    SLICE_X5Y149         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  K0/ps2_keyboard_0/R0/ps2_word_reg[2]/Q
                         net (fo=3, routed)           0.424     0.570    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_0[1]
    SLICE_X8Y148         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.922     2.050    K0/ps2_keyboard_0/C0/CLK
    SLICE_X8Y148         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.638ns  (logic 0.191ns (29.953%)  route 0.447ns (70.047%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y149         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[0]/C
    SLICE_X1Y149         FDCE (Prop_fdce_C_Q)         0.146     0.146 f  K0/ps2_keyboard_0/R0/ps2_word_reg[0]/Q
                         net (fo=1, routed)           0.277     0.423    K0/ps2_keyboard_0/R0/ps2_word_reg_n_0_[0]
    SLICE_X1Y149         LUT5 (Prop_lut5_I1_O)        0.045     0.468 r  K0/ps2_keyboard_0/R0/temp_ps2_code[7]_i_1/O
                         net (fo=9, routed)           0.169     0.638    K0/ps2_keyboard_0/C0/E[0]
    SLICE_X4Y148         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.949     2.077    K0/ps2_keyboard_0/C0/CLK
    SLICE_X4Y148         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[2]/C





