Checking out Encounter license ...
Virtuoso_Digital_Implem 11.0 license checkout succeeded.
	Maximum number of instance allowed (1 x 50000).
This Encounter release has been compiled with OA version 22.43-p003.

*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2012.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v11.12-s136_1 (64bit) 09/24/2012 19:26 (Linux 2.6)
@(#)CDS: NanoRoute v11.12-s009 NR120919-1551/11_10_USR2-UB (database version 2.30, 165.4.1) {superthreading v1.16}
@(#)CDS: CeltIC v11.12-s025_1 (64bit) 09/20/2012 05:47:24 (Linux 2.6.18-194.el5)
@(#)CDS: AAE 11.12-s002 (64bit) 09/24/2012 (Linux 2.6.18-194.el5)
@(#)CDS: CTE 11.12-s098_1 (64bit) Sep 12 2012 04:29:44 (Linux 2.6.18-194.el5)
@(#)CDS: CPE v11.12-s026
@(#)CDS: IQRC/TQRC 11.1.1-s334 (64bit) Sun May  6 19:52:51 PDT 2012 (Linux 2.6.18-194.el5)
--- Starting "Encounter v11.12-s136_1" on Sat Jan 18 19:03:35 2020 (mem=62.9M) ---
--- Running on thor.doe.carleton.ca (x86_64 w/Linux 3.10.0-1062.1.1.el7.x86_64) ---
This version was compiled on Mon Sep 24 19:26:26 PDT 2012.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
*** Memory pool thread-safe mode activated.
<CMD> set init_gnd_net VSS
<CMD> set init_lef_file /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/lef/tcbn65gplus_9lmT2.lef
<CMD> set init_verilog layer_controller.v
<CMD> set init_pwr_net VDD
<CMD> init_design

Loading Lef file /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/lef/tcbn65gplus_9lmT2.lef...
Set DBUPerIGU to M2 pitch 400.
**WARN: (ENCLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.

Power Planner/ViaGen version 8.1.46 promoted on 02/17/2009.
viaInitial starts at Sat Jan 18 19:04:18 2020
viaInitial ends at Sat Jan 18 19:04:18 2020
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'layer_controller.v'
Inserting temporary buffers to remove assignment statements.
Module arbiter not defined.  Created automatically.
**WARN: (ENCVL-346):	Module arbiter is not defined in LEF files.  It will be treated as an empty module.
Undeclared bus neuron_done in module arbiter ... created as [7:0].
Undeclared bus network in module arbiter ... created as [255:0].
Module benes not defined.  Created automatically.
**WARN: (ENCVL-346):	Module benes is not defined in LEF files.  It will be treated as an empty module.
Undeclared bus out_output in module benes ... created as [159:0].
Undeclared bus in_input in module benes ... created as [127:0].
Undeclared bus in_control in module benes ... created as [19:0].

*** Memory Usage v#1 (Current mem = 484.742M, initial mem = 62.922M) ***
*** End netlist parsing (cpu=0:00:00.8, real=0:00:01.0, mem=484.7M) ***
Top level cell is layer_controller.
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.10min, fe_mem=484.7M) ***
**WARN: (ENCDB-2504):	Cell benes is instantiated in the Verilog netlist, but is not defined.
**WARN: (ENCDB-2504):	Cell arbiter is instantiated in the Verilog netlist, but is not defined.
Mark pin out_output[159] of cell benes output for net layer_data_out[159] in module layer_controller 
Mark pin out_output[158] of cell benes output for net layer_data_out[158] in module layer_controller 
Mark pin out_output[157] of cell benes output for net layer_data_out[157] in module layer_controller 
Mark pin out_output[156] of cell benes output for net layer_data_out[156] in module layer_controller 
Mark pin out_output[155] of cell benes output for net layer_data_out[155] in module layer_controller 
Mark pin out_output[154] of cell benes output for net layer_data_out[154] in module layer_controller 
Mark pin out_output[153] of cell benes output for net layer_data_out[153] in module layer_controller 
Mark pin out_output[152] of cell benes output for net layer_data_out[152] in module layer_controller 
Mark pin out_output[151] of cell benes output for net layer_data_out[151] in module layer_controller 
Mark pin out_output[150] of cell benes output for net layer_data_out[150] in module layer_controller 
Mark pin out_output[149] of cell benes output for net layer_data_out[149] in module layer_controller 
Mark pin out_output[148] of cell benes output for net layer_data_out[148] in module layer_controller 
Mark pin out_output[147] of cell benes output for net layer_data_out[147] in module layer_controller 
Mark pin out_output[146] of cell benes output for net layer_data_out[146] in module layer_controller 
Mark pin out_output[145] of cell benes output for net layer_data_out[145] in module layer_controller 
Mark pin out_output[144] of cell benes output for net layer_data_out[144] in module layer_controller 
Mark pin out_output[143] of cell benes output for net layer_data_out[143] in module layer_controller 
Mark pin out_output[142] of cell benes output for net layer_data_out[142] in module layer_controller 
Mark pin out_output[141] of cell benes output for net layer_data_out[141] in module layer_controller 
Mark pin out_output[140] of cell benes output for net layer_data_out[140] in module layer_controller 
Mark pin out_output[139] of cell benes output for net layer_data_out[139] in module layer_controller 
Mark pin out_output[138] of cell benes output for net layer_data_out[138] in module layer_controller 
Mark pin out_output[137] of cell benes output for net layer_data_out[137] in module layer_controller 
Mark pin out_output[136] of cell benes output for net layer_data_out[136] in module layer_controller 
Mark pin out_output[135] of cell benes output for net layer_data_out[135] in module layer_controller 
Mark pin out_output[134] of cell benes output for net layer_data_out[134] in module layer_controller 
Mark pin out_output[133] of cell benes output for net layer_data_out[133] in module layer_controller 
Mark pin out_output[132] of cell benes output for net layer_data_out[132] in module layer_controller 
Mark pin out_output[131] of cell benes output for net layer_data_out[131] in module layer_controller 
Mark pin out_output[130] of cell benes output for net layer_data_out[130] in module layer_controller 
Mark pin out_output[129] of cell benes output for net layer_data_out[129] in module layer_controller 
Mark pin out_output[128] of cell benes output for net layer_data_out[128] in module layer_controller 
Mark pin out_output[127] of cell benes output for net layer_data_out[127] in module layer_controller 
Mark pin out_output[126] of cell benes output for net layer_data_out[126] in module layer_controller 
Mark pin out_output[125] of cell benes output for net layer_data_out[125] in module layer_controller 
Mark pin out_output[124] of cell benes output for net layer_data_out[124] in module layer_controller 
Mark pin out_output[123] of cell benes output for net layer_data_out[123] in module layer_controller 
Mark pin out_output[122] of cell benes output for net layer_data_out[122] in module layer_controller 
Mark pin out_output[121] of cell benes output for net layer_data_out[121] in module layer_controller 
Mark pin out_output[120] of cell benes output for net layer_data_out[120] in module layer_controller 
Mark pin out_output[119] of cell benes output for net layer_data_out[119] in module layer_controller 
Mark pin out_output[118] of cell benes output for net layer_data_out[118] in module layer_controller 
Mark pin out_output[117] of cell benes output for net layer_data_out[117] in module layer_controller 
Mark pin out_output[116] of cell benes output for net layer_data_out[116] in module layer_controller 
Mark pin out_output[115] of cell benes output for net layer_data_out[115] in module layer_controller 
Mark pin out_output[114] of cell benes output for net layer_data_out[114] in module layer_controller 
Mark pin out_output[113] of cell benes output for net layer_data_out[113] in module layer_controller 
Mark pin out_output[112] of cell benes output for net layer_data_out[112] in module layer_controller 
Mark pin out_output[111] of cell benes output for net layer_data_out[111] in module layer_controller 
Mark pin out_output[110] of cell benes output for net layer_data_out[110] in module layer_controller 
Mark pin out_output[109] of cell benes output for net layer_data_out[109] in module layer_controller 
Mark pin out_output[108] of cell benes output for net layer_data_out[108] in module layer_controller 
Mark pin out_output[107] of cell benes output for net layer_data_out[107] in module layer_controller 
Mark pin out_output[106] of cell benes output for net layer_data_out[106] in module layer_controller 
Mark pin out_output[105] of cell benes output for net layer_data_out[105] in module layer_controller 
Mark pin out_output[104] of cell benes output for net layer_data_out[104] in module layer_controller 
Mark pin out_output[103] of cell benes output for net layer_data_out[103] in module layer_controller 
Mark pin out_output[102] of cell benes output for net layer_data_out[102] in module layer_controller 
Mark pin out_output[101] of cell benes output for net layer_data_out[101] in module layer_controller 
Mark pin out_output[100] of cell benes output for net layer_data_out[100] in module layer_controller 
Mark pin out_output[99] of cell benes output for net layer_data_out[99] in module layer_controller 
Mark pin out_output[98] of cell benes output for net layer_data_out[98] in module layer_controller 
Mark pin out_output[97] of cell benes output for net layer_data_out[97] in module layer_controller 
Mark pin out_output[96] of cell benes output for net layer_data_out[96] in module layer_controller 
Mark pin out_output[95] of cell benes output for net layer_data_out[95] in module layer_controller 
Mark pin out_output[94] of cell benes output for net layer_data_out[94] in module layer_controller 
Mark pin out_output[93] of cell benes output for net layer_data_out[93] in module layer_controller 
Mark pin out_output[92] of cell benes output for net layer_data_out[92] in module layer_controller 
Mark pin out_output[91] of cell benes output for net layer_data_out[91] in module layer_controller 
Mark pin out_output[90] of cell benes output for net layer_data_out[90] in module layer_controller 
Mark pin out_output[89] of cell benes output for net layer_data_out[89] in module layer_controller 
Mark pin out_output[88] of cell benes output for net layer_data_out[88] in module layer_controller 
Mark pin out_output[87] of cell benes output for net layer_data_out[87] in module layer_controller 
Mark pin out_output[86] of cell benes output for net layer_data_out[86] in module layer_controller 
Mark pin out_output[85] of cell benes output for net layer_data_out[85] in module layer_controller 
Mark pin out_output[84] of cell benes output for net layer_data_out[84] in module layer_controller 
Mark pin out_output[83] of cell benes output for net layer_data_out[83] in module layer_controller 
Mark pin out_output[82] of cell benes output for net layer_data_out[82] in module layer_controller 
Mark pin out_output[81] of cell benes output for net layer_data_out[81] in module layer_controller 
Mark pin out_output[80] of cell benes output for net layer_data_out[80] in module layer_controller 
Mark pin out_output[79] of cell benes output for net layer_data_out[79] in module layer_controller 
Mark pin out_output[78] of cell benes output for net layer_data_out[78] in module layer_controller 
Mark pin out_output[77] of cell benes output for net layer_data_out[77] in module layer_controller 
Mark pin out_output[76] of cell benes output for net layer_data_out[76] in module layer_controller 
Mark pin out_output[75] of cell benes output for net layer_data_out[75] in module layer_controller 
Mark pin out_output[74] of cell benes output for net layer_data_out[74] in module layer_controller 
Mark pin out_output[73] of cell benes output for net layer_data_out[73] in module layer_controller 
Mark pin out_output[72] of cell benes output for net layer_data_out[72] in module layer_controller 
Mark pin out_output[71] of cell benes output for net layer_data_out[71] in module layer_controller 
Mark pin out_output[70] of cell benes output for net layer_data_out[70] in module layer_controller 
Mark pin out_output[69] of cell benes output for net layer_data_out[69] in module layer_controller 
Mark pin out_output[68] of cell benes output for net layer_data_out[68] in module layer_controller 
Mark pin out_output[67] of cell benes output for net layer_data_out[67] in module layer_controller 
Mark pin out_output[66] of cell benes output for net layer_data_out[66] in module layer_controller 
Mark pin out_output[65] of cell benes output for net layer_data_out[65] in module layer_controller 
Mark pin out_output[64] of cell benes output for net layer_data_out[64] in module layer_controller 
Mark pin out_output[63] of cell benes output for net layer_data_out[63] in module layer_controller 
Mark pin out_output[62] of cell benes output for net layer_data_out[62] in module layer_controller 
Mark pin out_output[61] of cell benes output for net layer_data_out[61] in module layer_controller 
Mark pin out_output[60] of cell benes output for net layer_data_out[60] in module layer_controller 
Mark pin out_output[59] of cell benes output for net layer_data_out[59] in module layer_controller 
Mark pin out_output[58] of cell benes output for net layer_data_out[58] in module layer_controller 
Mark pin out_output[57] of cell benes output for net layer_data_out[57] in module layer_controller 
Mark pin out_output[56] of cell benes output for net layer_data_out[56] in module layer_controller 
Mark pin out_output[55] of cell benes output for net layer_data_out[55] in module layer_controller 
Mark pin out_output[54] of cell benes output for net layer_data_out[54] in module layer_controller 
Mark pin out_output[53] of cell benes output for net layer_data_out[53] in module layer_controller 
Mark pin out_output[52] of cell benes output for net layer_data_out[52] in module layer_controller 
Mark pin out_output[51] of cell benes output for net layer_data_out[51] in module layer_controller 
Mark pin out_output[50] of cell benes output for net layer_data_out[50] in module layer_controller 
Mark pin out_output[49] of cell benes output for net layer_data_out[49] in module layer_controller 
Mark pin out_output[48] of cell benes output for net layer_data_out[48] in module layer_controller 
Mark pin out_output[47] of cell benes output for net layer_data_out[47] in module layer_controller 
Mark pin out_output[46] of cell benes output for net layer_data_out[46] in module layer_controller 
Mark pin out_output[45] of cell benes output for net layer_data_out[45] in module layer_controller 
Mark pin out_output[44] of cell benes output for net layer_data_out[44] in module layer_controller 
Mark pin out_output[43] of cell benes output for net layer_data_out[43] in module layer_controller 
Mark pin out_output[42] of cell benes output for net layer_data_out[42] in module layer_controller 
Mark pin out_output[41] of cell benes output for net layer_data_out[41] in module layer_controller 
Mark pin out_output[40] of cell benes output for net layer_data_out[40] in module layer_controller 
Mark pin out_output[39] of cell benes output for net layer_data_out[39] in module layer_controller 
Mark pin out_output[38] of cell benes output for net layer_data_out[38] in module layer_controller 
Mark pin out_output[37] of cell benes output for net layer_data_out[37] in module layer_controller 
Mark pin out_output[36] of cell benes output for net layer_data_out[36] in module layer_controller 
Mark pin out_output[35] of cell benes output for net layer_data_out[35] in module layer_controller 
Mark pin out_output[34] of cell benes output for net layer_data_out[34] in module layer_controller 
Mark pin out_output[33] of cell benes output for net layer_data_out[33] in module layer_controller 
Mark pin out_output[32] of cell benes output for net layer_data_out[32] in module layer_controller 
Mark pin out_output[31] of cell benes output for net layer_data_out[31] in module layer_controller 
Mark pin out_output[30] of cell benes output for net layer_data_out[30] in module layer_controller 
Mark pin out_output[29] of cell benes output for net layer_data_out[29] in module layer_controller 
Mark pin out_output[28] of cell benes output for net layer_data_out[28] in module layer_controller 
Mark pin out_output[27] of cell benes output for net layer_data_out[27] in module layer_controller 
Mark pin out_output[26] of cell benes output for net layer_data_out[26] in module layer_controller 
Mark pin out_output[25] of cell benes output for net layer_data_out[25] in module layer_controller 
Mark pin out_output[24] of cell benes output for net layer_data_out[24] in module layer_controller 
Mark pin out_output[23] of cell benes output for net layer_data_out[23] in module layer_controller 
Mark pin out_output[22] of cell benes output for net layer_data_out[22] in module layer_controller 
Mark pin out_output[21] of cell benes output for net layer_data_out[21] in module layer_controller 
Mark pin out_output[20] of cell benes output for net layer_data_out[20] in module layer_controller 
Mark pin out_output[19] of cell benes output for net layer_data_out[19] in module layer_controller 
Mark pin out_output[18] of cell benes output for net layer_data_out[18] in module layer_controller 
Mark pin out_output[17] of cell benes output for net layer_data_out[17] in module layer_controller 
Mark pin out_output[16] of cell benes output for net layer_data_out[16] in module layer_controller 
Mark pin out_output[15] of cell benes output for net layer_data_out[15] in module layer_controller 
Mark pin out_output[14] of cell benes output for net layer_data_out[14] in module layer_controller 
Mark pin out_output[13] of cell benes output for net layer_data_out[13] in module layer_controller 
Mark pin out_output[12] of cell benes output for net layer_data_out[12] in module layer_controller 
Mark pin out_output[11] of cell benes output for net layer_data_out[11] in module layer_controller 
Mark pin out_output[10] of cell benes output for net layer_data_out[10] in module layer_controller 
Mark pin out_output[9] of cell benes output for net layer_data_out[9] in module layer_controller 
Mark pin out_output[8] of cell benes output for net layer_data_out[8] in module layer_controller 
Mark pin out_output[7] of cell benes output for net layer_data_out[7] in module layer_controller 
Mark pin out_output[6] of cell benes output for net layer_data_out[6] in module layer_controller 
Mark pin out_output[5] of cell benes output for net layer_data_out[5] in module layer_controller 
Mark pin out_output[4] of cell benes output for net layer_data_out[4] in module layer_controller 
Mark pin out_output[3] of cell benes output for net layer_data_out[3] in module layer_controller 
Mark pin out_output[2] of cell benes output for net layer_data_out[2] in module layer_controller 
Mark pin out_output[1] of cell benes output for net layer_data_out[1] in module layer_controller 
Mark pin out_output[0] of cell benes output for net layer_data_out[0] in module layer_controller 
Found empty module (benes).
Found empty module (arbiter).
Starting recursive module instantiation check.
No recursion found.
Term dir updated for 0 vinsts of 2 cells.
Building hierarchical netlist for Cell layer_controller ...
*** Netlist is unique.
** info: there are 939 modules.
** info: there are 22599 stdCell insts.

*** Memory Usage v#1 (Current mem = 502.871M, initial mem = 62.922M) ***
*info - Done with setDoAssign with 172 assigns removed and 0 assigns could not be removed.
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Input Pin Transition Delay as 0.1 ps.
**WARN: (ENCSYT-7328):	Active setup and hold analysis views were not provided by the -setup and -hold arguments to initDesign. The system requires at least one active setup and hold analysis view to be declared before any timing commands can be run. If you need to run timing commands, you can add the -setup and -hold options to your init_design invocation.  You can use the all_analysis_view command to identify the currently available views.
<CMD> selectObject IO_Pin {data_out[127]}
<CMD> fit
<CMD> create_rc_corner -name rc -T {25} -preRoute_res {1.0} -preRoute_cap {1.0} -preRoute_clkres {0.0} -preRoute_clkcap {0.0} -postRoute_res {1.0} -postRoute_cap {1.0} -postRoute_xcap {1.0} -postRoute_clkres {0.0} -postRoute_clkcap {0.0}
<CMD> create_library_set -name worst_case -timing {/CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib}
Reading worst_case timing library '/CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
No function defined for cell 'OD18DCAP64'. The cell will only be used for analysis.
No function defined for cell 'OD18DCAP32'. The cell will only be used for analysis.
No function defined for cell 'OD18DCAP16'. The cell will only be used for analysis.
No function defined for cell 'DCAP8'. The cell will only be used for analysis.
No function defined for cell 'DCAP64'. The cell will only be used for analysis.
No function defined for cell 'DCAP4'. The cell will only be used for analysis.
No function defined for cell 'DCAP32'. The cell will only be used for analysis.
No function defined for cell 'DCAP16'. The cell will only be used for analysis.
No function defined for cell 'DCAP'. The cell will only be used for analysis.
No function defined for cell 'ANTENNA'. The cell will only be used for analysis.
 read 816 cells in library 'tcbn65gpluswc' 
<CMD> create_constraint_mode -name constraint -sdc_files {constraint.sdc}
<CMD> create_delay_corner -name worst_corner -library_set {worst_case} -rc_corner {rc}
<CMD> create_analysis_view -name worst_analysis -constraint_mode {constraint} -delay_corner {worst_corner}
<CMD> set_analysis_view -setup {worst_analysis} -hold {worst_analysis}
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (ENCEXT-2773):	Unable to find a via resistance from LEF technology file;
**WARN: (ENCEXT-2775):	Via resistance between layer M0 and M1 is assigned 4. Ohms.
**WARN: (ENCEXT-2777):	Via resistance between layer M1 and M2 is not defined in cap table, LEF value 1.5 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M2 and M3 is not defined in cap table, LEF value 1.5 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M3 and M4 is not defined in cap table, LEF value 1.5 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M4 and M5 is not defined in cap table, LEF value 1.5 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M5 and M6 is not defined in cap table, LEF value 1.5 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M6 and M7 is not defined in cap table, LEF value 1.5 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M7 and M8 is not defined in cap table, LEF value 0.22 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M8 and M9 is not defined in cap table, LEF value 0.22 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M9 and M10 is not defined in cap table, LEF value 0.041 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M1 is not defined in cap table, LEF value 0.16 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M2 is not defined in cap table, LEF value 0.1399 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M3 is not defined in cap table, LEF value 0.1399 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M4 is not defined in cap table, LEF value 0.1399 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M5 is not defined in cap table, LEF value 0.1399 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M6 is not defined in cap table, LEF value 0.1399 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M7 is not defined in cap table, LEF value 0.1399 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M8 is not defined in cap table, LEF value 0.0218 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M9 is not defined in cap table, LEF value 0.0218 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M10 is not defined in cap table, LEF value 0.021 will be used.
Summary of Active RC-Corners : 
 
 Analysis View: worst_analysis
    RC-Corner Name        : rc
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
CTE reading timing constraint file 'constraint.sdc' ...
Number of path exceptions in the constraint file = 1
Number of paths exceptions after getting compressed = 1
INFO (CTE): constraints read successfully
WARNING (CTE-25): Line: 1 of File constraint.sdc : Skipped unsupported command: -e


Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD12 BUFFD16 BUFFD3 BUFFD4 BUFFD6 BUFFD8 CKBD1 CKBD0 CKBD2 CKBD12 CKBD16 CKBD3 CKBD4 CKBD6 CKBD8
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND12 CKND16 CKND3 CKND4 CKND6 CKND8 INVD1 INVD0 INVD2 INVD12 INVD16 INVD3 INVD4 INVD6 INVD8
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified usable delay cells: 9
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core -r 0.992193474842 0.699995 10 10 10 10
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core -r 0.992193474842 0.699995 0 0 0 0
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> saveDesign layer_controller.enc
Writing Netlist "layer_controller.enc.dat/layer_controller.v.gz" ...
Saving configuration ...
Saving preference file layer_controller.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=659.3M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=659.3M) ***
Writing DEF file 'layer_controller.enc.dat/layer_controller.def.gz', current time is Sat Jan 18 19:07:05 2020 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'layer_controller.enc.dat/layer_controller.def.gz' is written, current time is Sat Jan 18 19:07:05 2020 ...
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
<CMD> set sprCreateIeRingNets {}
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingWidth 1.0
<CMD> set sprCreateIeRingSpacing 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> addRing -stacked_via_top_layer AP -around core -jog_distance 0.1 -threshold 0.1 -nets {VDD VSS} -stacked_via_bottom_layer M1 -layer {bottom M1 top M1 right M2 left M2} -width 3 -spacing 2 -offset 0.1

**WARN: (ENCPP-220):	The power planner does not create core rings outside the design boundary.  
	Check the design boundary, or specify valid offsets.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 660.1M) ***
<CMD> deselectAll
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core -r 0.992193474842 0.699995 5 5 5 5
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> addRing -stacked_via_top_layer AP -around core -jog_distance 0.1 -threshold 0.1 -nets {VDD VSS} -stacked_via_bottom_layer M1 -layer {bottom M1 top M1 right M2 left M2} -width 3 -spacing 2 -offset 0.1

**WARN: (ENCPP-220):	The power planner does not create core rings outside the design boundary.  
	Check the design boundary, or specify valid offsets.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 660.2M) ***
<CMD> addRing -stacked_via_top_layer AP -around core -jog_distance 0.1 -threshold 0.1 -nets {VDD VSS} -stacked_via_bottom_layer M1 -layer {bottom M1 top M1 right M2 left M2} -width 2 -spacing 0.5 -offset 0.1

The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 660.3M) ***
<CMD> sroute -connect { blockPin padPin padRing corePin } -layerChangeRange { M1 AP } -blockPinTarget { nearestRingStripe nearestTarget } -padPinPortConnect { allPort oneGeom } -checkAlignedSecondaryPin 1 -blockPin useLef -allowJogging 1 -crossoverViaBottomLayer M1 -allowLayerChange 1 -targetViaTopLayer AP -crossoverViaTopLayer AP -targetViaBottomLayer M1 -nets { VSS VDD }
*** Begin SPECIAL ROUTE on Sat Jan 18 19:08:31 2020 ***
SPECIAL ROUTE ran on directory: /home/vladimirmilicevic/ann_layercontroller/synthesized
SPECIAL ROUTE ran on machine: thor.doe.carleton.ca (Linux 3.10.0-1062.1.1.el7.x86_64 Xeon 3.40Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VSS VDD"
routeSpecial set to true
srouteBlockPin set to "useLefConvention"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 10
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to true
srouteJogControl set to "preferWithChanges differentLayer"
srouteLevelShifterMaxGap set to 1
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteTopLayerLimit set to 10
srouteTopTargetLayerLimit set to 10
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1116.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 22 layers, 10 routing layers, 1 overlap layer
Read in 855 macros, 86 used
Read in 86 components
  86 core components: 86 unplaced, 0 placed, 0 fixed
Read in 603 logical pins
Read in 602 nets
Read in 2 special nets, 2 routed
2 nets selected.

Begin power routing ...
**WARN: (ENCSR-1253):	Cannot find any standard cell pin connected to net VDD.
Run "globalNetConnect" command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GNROUND".
**WARN: (ENCSR-1254):	Cannot find any block pin of net VDD. Check net list, or change option to include pin in given range.
**WARN: (ENCSR-1255):	Cannot find any pad pin of net VDD to create pad ring. Check net list, or remove "CLASS CORE" from PORT definition in LEF file, or change option to include pin in given range.
**WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net VDD. Check net list, or change port class in LEF file, or change option to include pin in given range.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in LEF file, or change option to include pin in given range.
**WARN: (ENCSR-1253):	Cannot find any standard cell pin connected to net VSS.
Run "globalNetConnect" command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GNROUND".
**WARN: (ENCSR-1254):	Cannot find any block pin of net VSS. Check net list, or change option to include pin in given range.
**WARN: (ENCSR-1255):	Cannot find any pad pin of net VSS to create pad ring. Check net list, or remove "CLASS CORE" from PORT definition in LEF file, or change option to include pin in given range.
**WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net VSS. Check net list, or change port class in LEF file, or change option to include pin in given range.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in LEF file, or change option to include pin in given range.
**WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net VDD.
Use "setSrouteMode -corePinReferenceMacro <standard cell>" to specify a reference macro for followpin connection, or run "globalNetConnect" command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GNROUND".
**WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net VDD.
Use "setSrouteMode -corePinReferenceMacro <standard cell>" to specify a reference macro for followpin connection, or run "globalNetConnect" command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GNROUND".
CPU time for FollowPin 0 seconds
**WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net VSS.
Use "setSrouteMode -corePinReferenceMacro <standard cell>" to specify a reference macro for followpin connection, or run "globalNetConnect" command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GNROUND".
**WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net VSS.
Use "setSrouteMode -corePinReferenceMacro <standard cell>" to specify a reference macro for followpin connection, or run "globalNetConnect" command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GNROUND".
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Core ports routed: 380
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 191
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1160.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 120 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Sat Jan 18 19:08:31 2020
The viaGen is rebuilding shadow vias for net VSS.
sroute post-processing ends at Sat Jan 18 19:08:31 2020

sroute post-processing starts at Sat Jan 18 19:08:31 2020
The viaGen is rebuilding shadow vias for net VDD.
sroute post-processing ends at Sat Jan 18 19:08:31 2020
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 8.13 megs
sroute: Total Peak Memory used = 669.54 megs
<CMD> clearGlobalNets
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -module {}
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -module {}
<CMD> globalNetConnect VSS -type tielo -inst * -module {}
<CMD> globalNetConnect VDD -type tiehi -inst * -module {}
<CMD> setPlaceMode -fp false
<CMD> placeDesign -prePlaceOpt
*** Starting placeDesign default flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (ENCDC-1629):	The variable rdagUseDefaultDelayLimit was set to 101. This is less than the default 1000 and may result in inaccurate results for high fanout nets. To change the variable, run command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.14803 path_group
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 696.4M, InitMEM = 696.4M)
Start delay calculation (mem=696.359M)...
**WARN: (ENCTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation.  You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man ENCTS-403' for more detail.
Delay calculation completed. (cpu=0:00:01.2 real=0:00:01.0 mem=702.254M 0)
*** CDM Built up (cpu=0:00:01.4  real=0:00:01.0  mem= 702.3M) ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

*summary: 270 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.5) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
*** Starting "NanoPlace(TM) placement v#1 (mem=702.3M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:06.6 mem=744.4M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:07.4 mem=797.6M) ***
Options: timingDriven clkGateAware ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
***Info:set default view from current views (1 active views)****
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (ENCEXT-2773):	Unable to find a via resistance from LEF technology file;
**WARN: (ENCEXT-2775):	Via resistance between layer M0 and M1 is assigned 4. Ohms.
**WARN: (ENCEXT-2777):	Via resistance between layer M1 and M2 is not defined in cap table, LEF value 1.5 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M2 and M3 is not defined in cap table, LEF value 1.5 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M3 and M4 is not defined in cap table, LEF value 1.5 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M4 and M5 is not defined in cap table, LEF value 1.5 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M5 and M6 is not defined in cap table, LEF value 1.5 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M6 and M7 is not defined in cap table, LEF value 1.5 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M7 and M8 is not defined in cap table, LEF value 0.22 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M8 and M9 is not defined in cap table, LEF value 0.22 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M9 and M10 is not defined in cap table, LEF value 0.041 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M1 is not defined in cap table, LEF value 0.16 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M2 is not defined in cap table, LEF value 0.1399 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M3 is not defined in cap table, LEF value 0.1399 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M4 is not defined in cap table, LEF value 0.1399 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M5 is not defined in cap table, LEF value 0.1399 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M6 is not defined in cap table, LEF value 0.1399 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M7 is not defined in cap table, LEF value 0.1399 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M8 is not defined in cap table, LEF value 0.0218 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M9 is not defined in cap table, LEF value 0.0218 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M10 is not defined in cap table, LEF value 0.021 will be used.
Summary of Active RC-Corners : 
 
 Analysis View: worst_analysis
    RC-Corner Name        : rc
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
CTE reading timing constraint file 'constraint.sdc' ...
Number of path exceptions in the constraint file = 1
Number of paths exceptions after getting compressed = 1
INFO (CTE): constraints read successfully
WARNING (CTE-25): Line: 1 of File constraint.sdc : Skipped unsupported command: -e


Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD12 BUFFD16 BUFFD3 BUFFD4 BUFFD6 BUFFD8 CKBD1 CKBD0 CKBD2 CKBD12 CKBD16 CKBD3 CKBD4 CKBD6 CKBD8
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND12 CKND16 CKND3 CKND4 CKND6 CKND8 INVD1 INVD0 INVD2 INVD12 INVD16 INVD3 INVD4 INVD6 INVD8
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified usable delay cells: 9
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
#std cell=22329 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=22067 #term=81270 #term/net=3.68, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=154
stdCell: 22329 single + 0 double + 0 multi
Total standard cell length = 46.1114 (mm), area = 0.0830 (mm^2)
Core basic site is core
Average module density = 0.697.
Density for the design = 0.697.
       = stdcell_area 230557 (83001 um^2) / alloc_area 330812 (119092 um^2).
Pin Density = 0.352.
            = total # of pins 81270 / total Instance area 230557.
Identified 26 spare or floating instances, with no clusters.
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.202e-08 (5.29e-09 6.74e-09)
              Est.  stn bbox = 1.202e-08 (5.29e-09 6.74e-09)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 813.6M
Iteration  2: Total net bbox = 1.202e-08 (5.29e-09 6.74e-09)
              Est.  stn bbox = 1.202e-08 (5.29e-09 6.74e-09)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 813.6M
Iteration  3: Total net bbox = 4.332e+03 (2.14e+03 2.19e+03)
              Est.  stn bbox = 4.332e+03 (2.14e+03 2.19e+03)
              cpu = 0:00:01.2 real = 0:00:01.0 mem = 814.5M
Iteration  4: Total net bbox = 1.432e+05 (7.37e+04 6.95e+04)
              Est.  stn bbox = 1.432e+05 (7.37e+04 6.95e+04)
              cpu = 0:00:05.2 real = 0:00:05.0 mem = 814.5M
Iteration  5: Total net bbox = 1.763e+05 (8.77e+04 8.86e+04)
              Est.  stn bbox = 1.763e+05 (8.77e+04 8.86e+04)
              cpu = 0:00:05.9 real = 0:00:06.0 mem = 814.5M
Iteration  6: Total net bbox = 2.230e+05 (1.08e+05 1.14e+05)
              Est.  stn bbox = 2.230e+05 (1.08e+05 1.14e+05)
              cpu = 0:00:06.2 real = 0:00:06.0 mem = 815.5M
Iteration  7: Total net bbox = 2.450e+05 (1.22e+05 1.23e+05)
              Est.  stn bbox = 3.195e+05 (1.59e+05 1.61e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 806.3M
Iteration  8: Total net bbox = 2.450e+05 (1.22e+05 1.23e+05)
              Est.  stn bbox = 3.195e+05 (1.59e+05 1.61e+05)
              cpu = 0:00:05.5 real = 0:00:06.0 mem = 806.3M
Iteration  9: Total net bbox = 2.461e+05 (1.22e+05 1.24e+05)
              Est.  stn bbox = 3.263e+05 (1.62e+05 1.65e+05)
              cpu = 0:00:06.1 real = 0:00:06.0 mem = 808.4M
Iteration 10: Total net bbox = 2.461e+05 (1.22e+05 1.24e+05)
              Est.  stn bbox = 3.263e+05 (1.62e+05 1.65e+05)
              cpu = 0:00:05.7 real = 0:00:06.0 mem = 808.4M
Iteration 11: Total net bbox = 2.508e+05 (1.25e+05 1.26e+05)
              Est.  stn bbox = 3.329e+05 (1.65e+05 1.67e+05)
              cpu = 0:00:06.0 real = 0:00:06.0 mem = 803.4M
Iteration 12: Total net bbox = 2.508e+05 (1.25e+05 1.26e+05)
              Est.  stn bbox = 3.329e+05 (1.65e+05 1.67e+05)
              cpu = 0:00:05.8 real = 0:00:06.0 mem = 805.4M
Iteration 13: Total net bbox = 2.781e+05 (1.41e+05 1.37e+05)
              Est.  stn bbox = 3.603e+05 (1.82e+05 1.79e+05)
              cpu = 0:00:09.1 real = 0:00:09.0 mem = 809.4M
Iteration 14: Total net bbox = 2.842e+05 (1.46e+05 1.38e+05)
              Est.  stn bbox = 3.669e+05 (1.87e+05 1.80e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 809.4M
*** cost = 2.842e+05 (1.46e+05 1.38e+05) (cpu for global=0:00:57.1) real=0:00:57.0***
Info: 0 clock gating cells identified, 0 (on average) moved
Core Placement runtime cpu: 0:00:39.5 real: 0:00:39.0
Core basic site is core
[CPU] RefinePlace/CRLP Init cpu time 0:00:00.0.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:01.5, Real Time = 0:00:02.0
[CPU] RefinePlace/preRPlace cpu time 0:00:01.5.
move report: preRPlace moves 4944 insts, mean move: 0.66 um, max move: 4.40 um
	max move on inst (input_value_reg[5][7]): (188.80, 86.00) --> (191.40, 87.80)
[CPU] RefinePlace/Legalization cpu time: 0:00:00.0
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 2.701e+05 = 1.317e+05 H + 1.384e+05 V
wire length = 2.666e+05 = 1.289e+05 H + 1.377e+05 V
Placement tweakage ends.
move report: tweak moves 2940 insts, mean move: 3.05 um, max move: 37.00 um
	max move on inst (generate_neurons[1].u_neuron/u_neuron/fma_normalizer_rounder_i/U3): (259.00, 140.00) --> (222.00, 140.00)
[CPU] RefinePlace/TweakPlacement cpu time: 0:00:00.5 
Clock gating cells determined by native netlist tracing.
Wire length optimization begins.
Wire length optimization ends. (0:00:02.0)
move report: xdp moves 8031 insts, mean move: 3.12 um, max move: 24.00 um
	max move on inst (forward_network_reg[4][7]): (145.60, 181.40) --> (128.80, 188.60)
[CPU] RefinePlace/WireLenOpt cpu time: 0:00:02.7 
[CPU] RefinePlace/Legalization cpu time: 0:00:00.0
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 12885 insts, mean move: 2.51 um, max move: 43.20 um
	max move on inst (generate_neurons[1].u_neuron/u_neuron/fma_normalizer_rounder_i/U3): (258.60, 140.00) --> (217.20, 138.20)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        43.20 um
  inst (generate_neurons[1].u_neuron/u_neuron/fma_normalizer_rounder_i/U3) with max move: (258.6, 140) -> (217.2, 138.2)
  mean    (X+Y) =         2.51 um
Total instances flipped for WireLenOpt: 11276
Total instances flipped, including legalization: 6911
Total instances moved : 12885
*** cpu=0:00:04.9   mem=790.1M  mem(used)=17.1M***
[CPU] RefinePlace/total cpu time 0:00:04.9.
Total net length = 2.558e+05 (1.242e+05 1.316e+05) (ext = 5.399e+04)
*** End of Placement (cpu=0:01:13, real=0:01:13, mem=790.1M) ***
Core basic site is core
default core: bins with density >  0.75 =   38 % ( 152 / 400 )
*** Free Virtual Timing Model ...(mem=695.7M)
Starting IO pin assignment...
Completed IO pin assignment.
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (ENCEXT-2773):	Unable to find a via resistance from LEF technology file;
**WARN: (ENCEXT-2775):	Via resistance between layer M0 and M1 is assigned 4. Ohms.
**WARN: (ENCEXT-2777):	Via resistance between layer M1 and M2 is not defined in cap table, LEF value 1.5 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M2 and M3 is not defined in cap table, LEF value 1.5 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M3 and M4 is not defined in cap table, LEF value 1.5 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M4 and M5 is not defined in cap table, LEF value 1.5 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M5 and M6 is not defined in cap table, LEF value 1.5 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M6 and M7 is not defined in cap table, LEF value 1.5 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M7 and M8 is not defined in cap table, LEF value 0.22 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M8 and M9 is not defined in cap table, LEF value 0.22 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M9 and M10 is not defined in cap table, LEF value 0.041 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M1 is not defined in cap table, LEF value 0.16 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M2 is not defined in cap table, LEF value 0.1399 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M3 is not defined in cap table, LEF value 0.1399 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M4 is not defined in cap table, LEF value 0.1399 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M5 is not defined in cap table, LEF value 0.1399 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M6 is not defined in cap table, LEF value 0.1399 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M7 is not defined in cap table, LEF value 0.1399 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M8 is not defined in cap table, LEF value 0.0218 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M9 is not defined in cap table, LEF value 0.0218 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M10 is not defined in cap table, LEF value 0.021 will be used.
Summary of Active RC-Corners : 
 
 Analysis View: worst_analysis
    RC-Corner Name        : rc
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
CTE reading timing constraint file 'constraint.sdc' ...
Number of path exceptions in the constraint file = 1
Number of paths exceptions after getting compressed = 1
INFO (CTE): constraints read successfully
WARNING (CTE-25): Line: 1 of File constraint.sdc : Skipped unsupported command: -e


Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD12 BUFFD16 BUFFD3 BUFFD4 BUFFD6 BUFFD8 CKBD1 CKBD0 CKBD2 CKBD12 CKBD16 CKBD3 CKBD4 CKBD6 CKBD8
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND12 CKND16 CKND3 CKND4 CKND6 CKND8 INVD1 INVD0 INVD2 INVD12 INVD16 INVD3 INVD4 INVD6 INVD8
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified usable delay cells: 9
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
***Info:reseting back to current views is done ****
**WARN: (ENCSP-9025):	No scan chain specified/traced.
Starting congestion repair ...
*** Starting trialRoute (mem=695.7M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -noPinGuide

routingBox: (-3000 0) (716010 707600)
coreBox:    (10000 10000) (703010 697600)
Number of multi-gpin terms=2423, multi-gpins=4846, moved blk term=0/0

Phase 1a route (0:00:00.2 704.5M):
Est net length = 3.560e+05um = 1.748e+05H + 1.812e+05V
Usage: (10.2%H 14.7%V) = (2.036e+05um 3.040e+05um) = (202493 168994)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.1 707.0M):
Usage: (10.1%H 14.7%V) = (2.033e+05um 3.040e+05um) = (202142 168993)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.1 707.0M):
Usage: (10.1%H 14.6%V) = (2.027e+05um 3.037e+05um) = (201520 168792)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.1 707.0M):
Usage: (10.1%H 14.6%V) = (2.027e+05um 3.037e+05um) = (201520 168792)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.5 707.0M)


Phase 1e route (0:00:00.1 707.6M):
Usage: (10.1%H 14.6%V) = (2.027e+05um 3.037e+05um) = (201520 168792)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Overflow: 0.00% H + 0.00% V (0:00:00.1 707.6M)

Usage: (10.1%H 14.6%V) = (2.027e+05um 3.037e+05um) = (201520 168792)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  3:	0	 0.00%	1	 0.00%
  4:	0	 0.00%	7	 0.01%
  5:	69053	100.00%	69045	99.99%

Global route (cpu=0.6s real=0.0s 705.1M)
Phase 1l route (0:00:00.8 702.9M):


*** After '-updateRemainTrks' operation: 

Usage: (10.3%H 14.8%V) = (2.060e+05um 3.070e+05um) = (204601 170644)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1l Overflow: 0.00% H + 0.00% V (0:00:00.1 707.6M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  3:	0	 0.00%	4	 0.01%
  4:	0	 0.00%	12	 0.02%
  5:	69053	100.00%	69037	99.98%


*** Completed Phase 1 route (0:00:01.4 701.0M) ***


Total length: 3.660e+05um, number of vias: 160143
M1(H) length: 1.012e+01um, number of vias: 81116
M2(V) length: 1.311e+05um, number of vias: 70882
M3(H) length: 1.587e+05um, number of vias: 7138
M4(V) length: 5.663e+04um, number of vias: 777
M5(H) length: 1.292e+04um, number of vias: 215
M6(V) length: 6.276e+03um, number of vias: 12
M7(H) length: 3.273e+02um, number of vias: 2
M8(V) length: 1.200e+00um, number of vias: 1
M9(H) length: 2.050e-01um, number of vias: 0
M10(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.9 714.1M) ***

*** Finished all Phases (cpu=0:00:02.4 mem=714.1M) ***
Peak Memory Usage was 715.1M 
*** Finished trialRoute (cpu=0:00:02.5 mem=714.1M) ***

CongRepair Bin Grid Size (width, height) = ( default_value , default_value )
Trial Route Overflow 0.000000(H) 0.000000(V).
Skipped repairing congestion.
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 1:19, real = 0: 1:19, mem = 714.1M **
<CMD> fit
<CMD> fit
<CMD> fit
<CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
-engine ck                              # enums={ck ccopt}, default=ck
**clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 718.5M **
setCTSMode -moveGateLimit 25
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> cleanupSpecifyClockTree
<clockDesign CMD> specifyClockTree -file Clock.ctstch
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

Initializing multi-corner resistance tables ...
RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View worst_analysis :
Est. Cap                : 0.142531(V=0.142531 H=0.142531) (ff/um) [7.12653e-05]
Est. Res                : 1.399(V=1.399 H=1.399)(ohm/um) [0.0006995]
Est. Via Res            : 1.20536(ohm) [2.28624]
Est. Via Cap            : 0.0785954(ff)
M1(H) w=0.09(um) s=0.09(um) p=0.2(um) es=0.31(um) cap=0.13(ff/um) res=1.78(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.08088(ohm) viaCap=0.0811044(ff)
M3(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0785954(ff)
M4(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0785954(ff)
M5(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0785954(ff)
M6(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0785954(ff)
M7(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.14844(ohm) viaCap=0.0833804(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.183(ff/um) res=0.0545(ohm/um) viaRes=0.169583(ohm) viaCap=0.26322(ff)
M9(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.183(ff/um) res=0.0545(ohm/um) viaRes=0.168437(ohm) viaCap=0.323863(ff)
M10(V) w=3(um) s=2(um) p=6.5(um) es=10(um) cap=0.249(ff/um) res=0.007(ohm/um) viaRes=0.041(ohm) viaCap=2.60923(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View worst_analysis :
Est. Cap                : 0.142531(V=0.142531 H=0.142531) (ff/um) [7.12653e-05]
Est. Res                : 1.399(V=1.399 H=1.399)(ohm/um) [0.0006995]
Est. Via Res            : 1.20536(ohm) [2.28624]
Est. Via Cap            : 0.0785954(ff)
M1(H) w=0.09(um) s=0.09(um) p=0.2(um) es=0.31(um) cap=0.13(ff/um) res=1.78(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.08088(ohm) viaCap=0.0811044(ff)
M3(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0785954(ff)
M4(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0785954(ff)
M5(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0785954(ff)
M6(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0785954(ff)
M7(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.14844(ohm) viaCap=0.0833804(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.183(ff/um) res=0.0545(ohm/um) viaRes=0.169583(ohm) viaCap=0.26322(ff)
M9(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.183(ff/um) res=0.0545(ohm/um) viaRes=0.168437(ohm) viaCap=0.323863(ff)
M10(V) w=3(um) s=2(um) p=6.5(um) es=10(um) cap=0.249(ff/um) res=0.007(ohm/um) viaRes=0.041(ohm) viaCap=2.60923(ff)

Total Macromodels Extracted = 0
Active Analysis Views for CTS are,
#1 worst_analysis
Default Analysis Views is worst_analysis


****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.1, real=0:00:00.0, mem=728.5M) ***
<clockDesign CMD> changeClockStatus -all -fixedBuffers
Redoing specifyClockTree ...
Checking spec file integrity...
*** Changed status on (2476) instances, and (0) nets in Clock clk.
*** End changeClockStatus (cpu=0:00:00.2, real=0:00:00.0, mem=731.7M) ***
<clockDesign CMD> deleteClockTree -all
Redoing specifyClockTree ...
Checking spec file integrity...

deleteClockTree Option :  -all 
**WARN: (ENCCK-951):	Net clk have 2477 pins.
**WARN: (ENCCK-951):	Net clk have 2477 pins.
List of dont use cells: GTIEL GTIEH BHD GBUFFD1 GBUFFD2 GBUFFD3 GBUFFD4 GBUFFD8 BUFFD20 CKBD20 CKBD24 BUFFD24 BUFTD20 BUFTD24 CKLHQD20 CKLHQD24 CKLNQD24 CKLNQD20 GINVD1 GINVD2 GINVD3 GINVD4 GINVD8 CKND20 INVD20 INVD24 CKND24 GAN2D1 GAN2D2 GAOI21D1 GAOI21D2 GAOI22D1 GDCAP GDCAP10 GDCAP2 GDCAP3 GDCAP4 GDFCNQD1 GDFQD1 GFILL GFILL10 GFILL2 GFILL3 GFILL4 GMUX2D1 GMUX2D2 GMUX2ND1 GMUX2ND2 GND2D1 GND2D2 GND2D3 GND2D4 GND3D1 GND3D2 GNR2D1 GNR2D2 GNR3D1 GNR3D2 GOAI21D1 GOAI21D2 GOR2D1 GOR2D2 GSDFCNQD1 GXNR2D1 GXNR2D2 GXOR2D1 GXOR2D2 
List of dont touch cells: GTIEL GTIEH BHD GBUFFD1 GBUFFD2 GBUFFD3 GBUFFD4 GBUFFD8 BUFFD20 CKBD20 CKBD24 BUFFD24 BUFTD20 BUFTD24 CKLHQD20 CKLHQD24 CKLNQD24 CKLNQD20 GINVD1 GINVD2 GINVD3 GINVD4 GINVD8 CKND20 INVD20 INVD24 CKND24 GAN2D1 GAN2D2 GAOI21D1 GAOI21D2 GAOI22D1 GDCAP GDCAP10 GDCAP2 GDCAP3 GDCAP4 GDFCNQD1 GDFQD1 GFILL GFILL10 GFILL2 GFILL3 GFILL4 GMUX2D1 GMUX2D2 GMUX2ND1 GMUX2ND2 GND2D1 GND2D2 GND2D3 GND2D4 GND3D1 GND3D2 GNR2D1 GNR2D2 GNR3D1 GNR3D2 GOAI21D1 GOAI21D2 GOR2D1 GOR2D2 GSDFCNQD1 GXNR2D1 GXNR2D2 GXOR2D1 GXOR2D2 
List of valid cells: CKBD1 CKBD8 CKBD16 CKBD20 CKBD24 
**WARN: (ENCCK-157):	Cell CKBD20 is set as dont_touch in the timing libraries. May have to use 'set_dont_touch [get_lib_cells CKBD20] false' in order to delete the buffers in clock tree.
Type 'man ENCCK-157' for more detail.
**WARN: (ENCCK-157):	Cell CKBD24 is set as dont_touch in the timing libraries. May have to use 'set_dont_touch [get_lib_cells CKBD24] false' in order to delete the buffers in clock tree.
Type 'man ENCCK-157' for more detail.
*** Removed (0) buffers and (0) inverters in Clock clk.
***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 732.590M)
*** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=731.8M) ***
<clockDesign CMD> ckSynthesis -report clock_report/clock.report -forceReconvergent -breakLoop
Redoing specifyClockTree ...
Checking spec file integrity...
**WARN: (ENCCK-951):	Net clk have 2477 pins.
**WARN: (ENCCK-951):	Net clk have 2477 pins.
List of dont use cells: GTIEL GTIEH BHD GBUFFD1 GBUFFD2 GBUFFD3 GBUFFD4 GBUFFD8 BUFFD20 CKBD20 CKBD24 BUFFD24 BUFTD20 BUFTD24 CKLHQD20 CKLHQD24 CKLNQD24 CKLNQD20 GINVD1 GINVD2 GINVD3 GINVD4 GINVD8 CKND20 INVD20 INVD24 CKND24 GAN2D1 GAN2D2 GAOI21D1 GAOI21D2 GAOI22D1 GDCAP GDCAP10 GDCAP2 GDCAP3 GDCAP4 GDFCNQD1 GDFQD1 GFILL GFILL10 GFILL2 GFILL3 GFILL4 GMUX2D1 GMUX2D2 GMUX2ND1 GMUX2ND2 GND2D1 GND2D2 GND2D3 GND2D4 GND3D1 GND3D2 GNR2D1 GNR2D2 GNR3D1 GNR3D2 GOAI21D1 GOAI21D2 GOR2D1 GOR2D2 GSDFCNQD1 GXNR2D1 GXNR2D2 GXOR2D1 GXOR2D2 
List of dont touch cells: GTIEL GTIEH BHD GBUFFD1 GBUFFD2 GBUFFD3 GBUFFD4 GBUFFD8 BUFFD20 CKBD20 CKBD24 BUFFD24 BUFTD20 BUFTD24 CKLHQD20 CKLHQD24 CKLNQD24 CKLNQD20 GINVD1 GINVD2 GINVD3 GINVD4 GINVD8 CKND20 INVD20 INVD24 CKND24 GAN2D1 GAN2D2 GAOI21D1 GAOI21D2 GAOI22D1 GDCAP GDCAP10 GDCAP2 GDCAP3 GDCAP4 GDFCNQD1 GDFQD1 GFILL GFILL10 GFILL2 GFILL3 GFILL4 GMUX2D1 GMUX2D2 GMUX2ND1 GMUX2ND2 GND2D1 GND2D2 GND2D3 GND2D4 GND3D1 GND3D2 GNR2D1 GNR2D2 GNR3D1 GNR3D2 GOAI21D1 GOAI21D2 GOR2D1 GOR2D2 GSDFCNQD1 GXNR2D1 GXNR2D2 GXOR2D1 GXOR2D2 
List of valid cells: CKBD1 CKBD8 CKBD16 CKBD20 CKBD24 
***** Allocate Placement Memory Finished (MEM: 714.129M)

Start to trace clock trees ...
*** Begin Tracer (mem=714.1M) ***
Tracing Clock clk ...

Reconvergent mux Check for spec:clk 
============================================================

Reconvergent mux Checks Finished, CPU=0:00:00.0 
============================================================
*** End Tracer (mem=719.6M) ***
***** Allocate Obstruction Memory  Finished (MEM: 719.637M)

#############################################################################
#
# Pre-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check cell drive strength                         :          enabled
Check root input transition                       :          enabled
Check pin capacitance                             :          enabled
Check multiple path through MUX                   :          enabled
Check gating depth                                :          enabled
Check placement near clock pins                   :          enabled
Check route blockages over clock pins             :          enabled
Report FIXED, DontUse and DontTouch               :          enabled
clock gating checks                               :          enabled
MacroModel checks                                 :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Pin capacitance check
   Threshold for MaxCap check                     :          90% of constraint (default)
2) Gating depth check
   Maximum gating depth                           :          10 levels (default)
3) Placement near clock pin check
   Threshold distance for placeable location      :          5.4(um) (default)
4) Clock gating location check
   Allowed clock gate detour                      :          290(um) (default)
   Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
5) Macromodel check
   MacroModel max delay threshold                 :          0.9 (default)
   MacroModel max skew threshold                  :          0.9 (default)
   MacroModel variance step size                  :          100ps  (default)


****** Clock (clk) Diagnostic check Parameters
Assumed driver input transition                   :          17.4(ps) (derived from CKBD24)
Threshold for MaxBufTran check                    :          360(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          360(ps) derived from 90% (default) MaxSinkTran constraint
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



Max Cap Limit Checks
============================================================

Max Cap Limit Checks Finished, CPU=0:00:00.0 
============================================================

Deep Gating Level Checks
============================================================
** INFO Clock clk has a maximum of 0 levels of logic before synthesis.

Deep Gating Level Checks Finished, CPU=0:00:00.0 
============================================================

Max placement distance Checks
============================================================

Max placement distance Checks Finished, CPU=0:00:00.1 
============================================================

Root input tran Checks
============================================================

Root input tran Checks Finished, CPU=0:00:00.1 
============================================================

Attribute settings check 
============================================================

Following standard cells instances have FIXED placement
---------------------------------------------------------

Following instances are marked as DontTouch
+------------------------------------------------------------------------------------------+---------------------------------------+
| Instance                                                                                 | Analysis Views                        |
+------------------------------------------------------------------------------------------+---------------------------------------+
+------------------------------------------------------------------------------------------+---------------------------------------+

Following Cells are marked as DontUse in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontUse in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Attribute settings check Finished, CPU=0:00:00.0 
============================================================

Routing OBS checks
============================================================

Routing OBS Checks Finished, CPU=0:00:00.0 
============================================================

Weak Cell Checks
============================================================


Weak Cell Checks Finished, CPU=0:00:00.0 
============================================================

MacroModel Debugging Check
==========================

MacroModel Debugging Check Finished, CPU=0:00:00.0 
============================================================

Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of Pre-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check cell drive strength                         :          0
Check root input transition                       :          0
Check pin capacitance                             :          0
Check multiple path through MUX                   :          0
Check gating depth                                :          0
Check placement near clock pins                   :          0
Check route blockages over clock pins             :          0
Report FIXED, DontUse and DontTouch               :          0
clock gating checks                               :          0
MacroModel checks                                 :          0


#############################################################################
#
# During-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          enabled
Check route layer follows preference              :          enabled
Check route follows guide                         :          enabled
clock gating checks                               :          enabled
Wire resistance check                             :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Route layer follows preference check
   Minimum preferred layer utilization            :          80% (default)
   Minimum length to check threshold              :          40(um) (default)
2) Route follows guide check
   Deviation in length from route guide           :          50% (user set)
   Minimum length to check threshold              :          40(um) (default)
   Delay threshold                                :          10(ps) (default)
3) Saving intermediate database
   Save long-running subtrees time                :          0(min) (default)
   Maximum number of saved databases              :          1 (default)
4) Clock gating location check
   Allowed clock gate detour                      :          290(um) (default)
5) Wire resistance check
   Allowed resistance deviation                   :          0.2 (default)
   Resistance threshold                           :          24.1071 Ohm (user set)
   Net length threshold for resistance checks     :          40 um (derived 200*M2 layer pitch)


****** Clock (clk) Diagnostic check Parameters
Assumed driver input transition                   :          17.4(ps) (derived from CKBD24)
Threshold for MaxBufTran check                    :          360(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          360(ps) derived from 90% (default) MaxSinkTran constraint
Movement threshold                                :          8.845000(um) (derived 5% of MaxBuf strength)
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



****** Clock Tree (clk) Structure
Max. Skew           : 300(ps)
Max. Sink Transition: 400(ps)
Max. Buf Transition : 400(ps)
Max. Delay          : 10000(ps)
Min. Delay          : 0(ps)
Buffer              : (CKBD1) (CKBD8) (CKBD16) (CKBD20) (CKBD24) 
Nr. Subtrees                    : 1
Nr. Sinks                       : 2476
Nr.          Rising  Sync Pins  : 2476
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
Nr. Unsync Pins                 : 0
***********************************************************
SubTree No: 0

Input_Pin:  (NULL)
Output_Pin: (clk)
Output_Net: (clk)   
**** CK_START: TopDown Tree Construction for clk (2476-leaf) (mem=719.6M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Total 3 topdown clustering. 
Trig. Edge Skew=28[181,209*] N2476 B55 G1 A399(398.8) L[4,4] score=31593 cpu=0:00:11.0 mem=725M 

**** CK_END: TopDown Tree Construction for clk (cpu=0:00:11.6, real=0:00:12.0, mem=724.8M)
Memory increase =5M



**** CK_START: Update Database (mem=724.8M)
55 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=725.2M)

Refine place movement check
============================================================


**INFO: The distance threshold for maximum refine placement move is 8.845000 microns (5% of max driving distance).

***** Start Refine Placement.....
[CPU] RefinePlace/CRLP Init cpu time 0:00:00.0.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:01.7, Real Time = 0:00:02.0
[CPU] RefinePlace/preRPlace cpu time 0:00:01.7.
move report: preRPlace moves 694 insts, mean move: 0.92 um, max move: 9.20 um
	max move on inst (clk__L2_I2): (190.00, 210.20) --> (193.80, 215.60)
wireLenOptFixPriorityInst 55 inst fixed
[CPU] RefinePlace/TweakPlacement cpu time: 0:00:00.0 
[CPU] RefinePlace/Legalization cpu time: 0:00:00.0
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 694 insts, mean move: 0.92 um, max move: 9.20 um
	max move on inst (clk__L2_I2): (190.00, 210.20) --> (193.80, 215.60)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         9.20 um
  inst (clk__L2_I2) with max move: (190, 210.2) -> (193.8, 215.6)
  mean    (X+Y) =         0.92 um
Total instances moved : 694
*** cpu=0:00:01.8   mem=735.1M  mem(used)=0.5M***
[CPU] RefinePlace/total cpu time 0:00:01.8.
***** Refine Placement Finished (CPU Time: 0:00:01.8  MEM: 734.617M)
**WARN: (ENCCK-6323):	The placement of clk__L2_I2 was moved by 9.2 microns during refinePlace. Original location : (190, 210.2), Refined location : (193.8, 215.6)


**INFO: Total instances moved beyond threshold limit during refinePlace are 1...


Refine place movement check finished, CPU=0:00:01.9 
============================================================
All-RC-Corners-Per-Net-In-Memory is turned ON...

**** Clock Tree clk Stat ****
Total Clock Level	: 4
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/I )
Level 4 (Total=2476	Sink=2476)
Level 3 (Total=50	Sink=0	CKBD16=50)
Level 2 (Total=4	Sink=0	CKBD24=4)
Level 1 (Total=1	Sink=0	CKBD24=1)
Total Sinks		: 2476

# Analysis View: worst_analysis
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 2476
Nr. of Buffer                  : 55
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): input_weight_reg[3][113]/CP 210.6(ps)
Min trig. edge delay at sink(R): input_value_reg[2][108]/CP 183.2(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 183.2~210.6(ps)        0~10000(ps)         
Fall Phase Delay               : 188.9~216.5(ps)        0~10000(ps)         
Trig. Edge Skew                : 27.4(ps)               300(ps)             
Rise Skew                      : 27.4(ps)               
Fall Skew                      : 27.6(ps)               
Max. Rise Buffer Tran.         : 60.4(ps)               400(ps)             
Max. Fall Buffer Tran.         : 57(ps)                 400(ps)             
Max. Rise Sink Tran.           : 47.1(ps)               400(ps)             
Max. Fall Sink Tran.           : 40.9(ps)               400(ps)             
Min. Rise Buffer Tran.         : 34.2(ps)               0(ps)               
Min. Fall Buffer Tran.         : 31.7(ps)               0(ps)               
Min. Rise Sink Tran.           : 36.1(ps)               0(ps)               
Min. Fall Sink Tran.           : 32.5(ps)               0(ps)               

view worst_analysis : skew = 27.4ps (required = 300ps)


Clock Analysis (CPU Time 0:00:00.1)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
Switching to the default view 'worst_analysis'...
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.
Reducing the latency of clock tree 'clk' in 'worst_analysis' view ...

Calculating pre-route downstream delay for clock tree 'clk'...
*** Look For PreservePin And Optimized CrossOver Root Pin ***
moving 'clk__L2_I1' from (351600 413200) to (313200 395200)
moving 'clk__L2_I3' from (364400 416800) to (324800 380800)
moving 'clk__L1_I0' from (13200 373600) to (162400 377200)
MaxTriggerDelay: 195.8 (ps)
MinTriggerDelay: 176 (ps)
Skew: 19.8 (ps)
*** Finished Latency Reduction ((cpu=0:00:01.8 real=0:00:02.0 mem=734.6M) ***
Reducing the skew of clock tree 'clk' in 'worst_analysis' view ...

MaxTriggerDelay: 195.8 (ps)
MinTriggerDelay: 176 (ps)
Skew: 19.8 (ps)
*** Finished Skew Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=734.6M) ***
Resized (CKBD16->CKBD20): clk__L3_I44
Resized (CKBD16->CKBD20): clk__L3_I14
Resized (CKBD16->CKBD20): clk__L3_I20
Resized (CKBD16->CKBD20): clk__L3_I45
Resized (CKBD16->CKBD20): clk__L3_I18
resized 5 standard cell(s).
inserted 0 standard cell(s).
deleted 0 standard cell(s).
moved 3 standard cell(s).
*** Optimized Clock Tree Latency (cpu=0:00:01.8 real=0:00:02.0 mem=734.6M) ***
Doing the final refine placement ...
***** Start Refine Placement.....
[CPU] RefinePlace/CRLP Init cpu time 0:00:00.0.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:01.8, Real Time = 0:00:02.0
[CPU] RefinePlace/preRPlace cpu time 0:00:01.8.
move report: preRPlace moves 87 insts, mean move: 0.66 um, max move: 4.80 um
	max move on inst (generate_neurons[0].u_neuron/output_value_loc_reg[1]): (86.20, 188.60) --> (87.40, 192.20)
wireLenOptFixPriorityInst 55 inst fixed
[CPU] RefinePlace/TweakPlacement cpu time: 0:00:00.0 
[CPU] RefinePlace/Legalization cpu time: 0:00:00.0
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 87 insts, mean move: 0.66 um, max move: 4.80 um
	max move on inst (generate_neurons[0].u_neuron/output_value_loc_reg[1]): (86.20, 188.60) --> (87.40, 192.20)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         4.80 um
  inst (generate_neurons[0].u_neuron/output_value_loc_reg[1]) with max move: (86.2, 188.6) -> (87.4, 192.2)
  mean    (X+Y) =         0.66 um
Total instances moved : 87
*** cpu=0:00:01.8   mem=734.9M  mem(used)=0.3M***
[CPU] RefinePlace/total cpu time 0:00:01.8.
***** Refine Placement Finished (CPU Time: 0:00:01.9  MEM: 734.617M)
All-RC-Corners-Per-Net-In-Memory is turned ON...

**** Clock Tree clk Stat ****
Total Clock Level	: 4
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/I )
Level 4 (Total=2476	Sink=2476)
Level 3 (Total=50	Sink=0	CKBD16=45	CKBD20=5)
Level 2 (Total=4	Sink=0	CKBD24=4)
Level 1 (Total=1	Sink=0	CKBD24=1)
Total Sinks		: 2476

# Analysis View: worst_analysis
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 2476
Nr. of Buffer                  : 55
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): input_weight_reg[3][113]/CP 195.7(ps)
Min trig. edge delay at sink(R): input_value_reg[2][108]/CP 175.6(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 175.6~195.7(ps)        0~10000(ps)         
Fall Phase Delay               : 181.7~202.4(ps)        0~10000(ps)         
Trig. Edge Skew                : 20.1(ps)               300(ps)             
Rise Skew                      : 20.1(ps)               
Fall Skew                      : 20.7(ps)               
Max. Rise Buffer Tran.         : 57.4(ps)               400(ps)             
Max. Fall Buffer Tran.         : 53.4(ps)               400(ps)             
Max. Rise Sink Tran.           : 47.1(ps)               400(ps)             
Max. Fall Sink Tran.           : 40.9(ps)               400(ps)             
Min. Rise Buffer Tran.         : 28.6(ps)               0(ps)               
Min. Fall Buffer Tran.         : 26.7(ps)               0(ps)               
Min. Rise Sink Tran.           : 36.1(ps)               0(ps)               
Min. Fall Sink Tran.           : 32.5(ps)               0(ps)               

view worst_analysis : skew = 20.1ps (required = 300ps)


Generating Clock Analysis Report clock_report/clock.report ....
Clock Analysis (CPU Time 0:00:00.1)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
*** ckSynthesis Opt Latency (cpu=0:00:03.9 real=0:00:04.0 mem=736.5M) ***
***** Start Refine Placement.....
[CPU] RefinePlace/CRLP Init cpu time 0:00:00.0.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.8, Real Time = 0:00:01.0
[CPU] RefinePlace/preRPlace cpu time 0:00:00.8.
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
wireLenOptFixPriorityInst 55 inst fixed
[CPU] RefinePlace/TweakPlacement cpu time: 0:00:00.0 
[CPU] RefinePlace/Legalization cpu time: 0:00:00.0
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.9   mem=736.8M  mem(used)=0.3M***
[CPU] RefinePlace/total cpu time 0:00:00.9.
***** Refine Placement Finished (CPU Time: 0:00:01.0  MEM: 736.453M)
All-RC-Corners-Per-Net-In-Memory is turned ON...

**** Clock Tree clk Stat ****
Total Clock Level	: 4
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/I )
Level 4 (Total=2476	Sink=2476)
Level 3 (Total=50	Sink=0	CKBD16=45	CKBD20=5)
Level 2 (Total=4	Sink=0	CKBD24=4)
Level 1 (Total=1	Sink=0	CKBD24=1)
Total Sinks		: 2476

# Analysis View: worst_analysis
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 2476
Nr. of Buffer                  : 55
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): input_weight_reg[3][113]/CP 195.7(ps)
Min trig. edge delay at sink(R): input_value_reg[2][108]/CP 175.6(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 175.6~195.7(ps)        0~10000(ps)         
Fall Phase Delay               : 181.7~202.4(ps)        0~10000(ps)         
Trig. Edge Skew                : 20.1(ps)               300(ps)             
Rise Skew                      : 20.1(ps)               
Fall Skew                      : 20.7(ps)               
Max. Rise Buffer Tran.         : 57.4(ps)               400(ps)             
Max. Fall Buffer Tran.         : 53.4(ps)               400(ps)             
Max. Rise Sink Tran.           : 47.1(ps)               400(ps)             
Max. Fall Sink Tran.           : 40.9(ps)               400(ps)             
Min. Rise Buffer Tran.         : 28.6(ps)               0(ps)               
Min. Fall Buffer Tran.         : 26.7(ps)               0(ps)               
Min. Rise Sink Tran.           : 36.1(ps)               0(ps)               
Min. Fall Sink Tran.           : 32.5(ps)               0(ps)               

view worst_analysis : skew = 20.1ps (required = 300ps)


Clock Analysis (CPU Time 0:00:00.1)


All-RC-Corners-Per-Net-In-Memory is turned OFF...

globalDetailRoute

#Start globalDetailRoute on Sat Jan 18 19:12:36 2020
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 736.00 (Mb)
Initializing multi-corner resistance tables ...
#NanoRoute Version v11.12-s009 NR120919-1551/11_10_USR2-UB
#Start routing data preparation.
#WARNING (NREX-37) No permittivity value was specified in the process LEF file. Default permittivity value 3.900000 will be used.
#WARNING (NREX-6) No Extended Cap Table was imported, an approximate Extended Cap Table database will be used.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M9           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# AP           V   Track-Pitch = 6.500    Line-2-Via Pitch = 6.500
#Done routing data preparation.
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 861.00 (Mb)
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#Force regenerating Ggrids.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#
#Data preparation is done on Sat Jan 18 19:12:46 2020
#
#Analyzing routing resource...
#Routing resource analysis is done on Sat Jan 18 19:12:46 2020
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1714          54       14042    82.82%
#  Metal 2        V        1728          55       14042     2.51%
#  Metal 3        H        1768           0       14042     0.00%
#  Metal 4        V        1783           0       14042     0.00%
#  Metal 5        H        1768           0       14042     0.00%
#  Metal 6        V        1783           0       14042     0.00%
#  Metal 7        H        1768           0       14042     0.00%
#  Metal 8        V         445           0       14042     0.00%
#  Metal 9        H         441           0       14042     0.00%
#  Metal 10       V          55           0       14042    53.80%
#  --------------------------------------------------------------
#  Total                  13253       0.61%  140420    13.91%
#
#  56 nets (0.24%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 862.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 862.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 862.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 862.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)   (0.00%)
#  Metal 10      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 56
#Total wire length = 11877 um.
#Total half perimeter of net bounding box = 5040 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 6 um.
#Total wire length on LAYER M3 = 6870 um.
#Total wire length on LAYER M4 = 5001 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 6061
#Up-Via Summary (total 6061):
#           
#-----------------------
#  Metal 1         2206
#  Metal 2         2205
#  Metal 3         1649
#  Metal 4            1
#-----------------------
#                  6061 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#start post global routing...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 861.00 (Mb)
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = 28.00 (Mb)
#Total memory = 861.00 (Mb)
#Peak memory = 894.00 (Mb)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 3.0% of the total area was rechecked for DRC, and 54.5% required routing.
#    number of violations = 0
#cpu time = 00:00:17, elapsed time = 00:00:17, memory = 863.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 863.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 56
#Total wire length = 12443 um.
#Total half perimeter of net bounding box = 5040 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 1054 um.
#Total wire length on LAYER M3 = 6463 um.
#Total wire length on LAYER M4 = 4926 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 7026
#Total number of multi-cut vias = 55 (  0.8%)
#Total number of single cut vias = 6971 ( 99.2%)
#Up-Via Summary (total 7026):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        2540 ( 97.9%)        55 (  2.1%)       2595
#  Metal 2        2328 (100.0%)         0 (  0.0%)       2328
#  Metal 3        2102 (100.0%)         0 (  0.0%)       2102
#  Metal 4           1 (100.0%)         0 (  0.0%)          1
#-----------------------------------------------------------
#                 6971 ( 99.2%)        55 (  0.8%)       7026 
#
#Total number of DRC violations = 0
#detailRoute Statistics:
#Cpu time = 00:00:19
#Elapsed time = 00:00:19
#Increased memory = 0.00 (Mb)
#Total memory = 861.00 (Mb)
#Peak memory = 894.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:30
#Elapsed time = 00:00:30
#Increased memory = 105.00 (Mb)
#Total memory = 841.00 (Mb)
#Peak memory = 894.00 (Mb)
#Number of warnings = 2
#Total number of warnings = 2
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Jan 18 19:13:06 2020
#
*** Look For Un-Routed Clock Tree Net ***

Routing correlation check
============================================================

Min length threshold value is :: 40 microns

Allowed deviation from route guide is 50%

**WARN: (ENCCK-6328):	The utilization of preferred routing layers (layer M3 to M4) for net "clk__L3_N49" is 0.663804
**WARN: (ENCCK-6328):	The utilization of preferred routing layers (layer M3 to M4) for net "clk__L3_N35" is 0.707376
**WARN: (ENCCK-6328):	The utilization of preferred routing layers (layer M3 to M4) for net "clk__L3_N30" is 0.626157
**WARN: (ENCCK-6328):	The utilization of preferred routing layers (layer M3 to M4) for net "clk__L3_N29" is 0.745353
**WARN: (ENCCK-6328):	The utilization of preferred routing layers (layer M3 to M4) for net "clk__L3_N23" is 0.618582
**WARN: (ENCCK-6328):	The utilization of preferred routing layers (layer M3 to M4) for net "clk__L3_N10" is 0.740999

Routing correlation check finished, CPU=0:00:00.0 
============================================================

Wire resistance checks
============================================================
Calculating clock delays in preRoute mode...
Calculating clock delays in clkRouteOnly mode...
**WARN: (ENCCK-6350):	Clock net clk__L3_N2 has 30.7287 percent resistance deviation between preRoute resistance (371.645 ohm) and after route resistance (536.507 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk__L3_N12 has 28.8347 percent resistance deviation between preRoute resistance (390.8 ohm) and after route resistance (549.144 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk__L3_N46 has 28.5311 percent resistance deviation between preRoute resistance (375.82 ohm) and after route resistance (525.851 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk__L3_N10 has 28.4964 percent resistance deviation between preRoute resistance (307.936 ohm) and after route resistance (430.658 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk__L3_N31 has 28.2615 percent resistance deviation between preRoute resistance (368.373 ohm) and after route resistance (513.494 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk__L3_N34 has 28.1524 percent resistance deviation between preRoute resistance (357.547 ohm) and after route resistance (497.646 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk__L3_N42 has 28.1215 percent resistance deviation between preRoute resistance (371.063 ohm) and after route resistance (516.237 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk__L3_N0 has 27.8918 percent resistance deviation between preRoute resistance (356.277 ohm) and after route resistance (494.086 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk__L3_N44 has 27.8324 percent resistance deviation between preRoute resistance (389.702 ohm) and after route resistance (539.997 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk__L3_N43 has 27.7512 percent resistance deviation between preRoute resistance (377.843 ohm) and after route resistance (522.975 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk__L3_N29 has 27.5793 percent resistance deviation between preRoute resistance (360.883 ohm) and after route resistance (498.315 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk__L3_N5 has 27.5548 percent resistance deviation between preRoute resistance (381.416 ohm) and after route resistance (526.489 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk__L3_N48 has 27.5265 percent resistance deviation between preRoute resistance (384.128 ohm) and after route resistance (530.025 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk__L3_N32 has 27.5071 percent resistance deviation between preRoute resistance (353.479 ohm) and after route resistance (487.605 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk__L3_N6 has 27.0584 percent resistance deviation between preRoute resistance (393.491 ohm) and after route resistance (539.46 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk__L3_N20 has 26.934 percent resistance deviation between preRoute resistance (386.581 ohm) and after route resistance (529.085 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk__L3_N37 has 26.9021 percent resistance deviation between preRoute resistance (378.273 ohm) and after route resistance (517.489 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk__L3_N36 has 26.8975 percent resistance deviation between preRoute resistance (367.382 ohm) and after route resistance (502.558 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk__L3_N1 has 26.8957 percent resistance deviation between preRoute resistance (361.658 ohm) and after route resistance (494.716 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (ENCCK-6350):	Clock net clk__L3_N47 has 26.4885 percent resistance deviation between preRoute resistance (381.911 ohm) and after route resistance (519.525 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (EMS-63):	Message <ENCCK-6350> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message
by using the setMessagLimit <number> command.
The message limit can be removed by using the unsetMessageLimit command.
Note that setting a very large number using the setMessageLimit command
or removing the message limit using the unsetMessageLimit command can
significantly increase the log file size.
To suppress a message, use suppressMessage command.

Wire resistance checks Finished, CPU=0:00:00.1 
============================================================
All-RC-Corners-Per-Net-In-Memory is turned ON...

**** Clock Tree clk Stat ****
Total Clock Level	: 4
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/I )
Level 4 (Total=2476	Sink=2476)
Level 3 (Total=50	Sink=0	CKBD16=45	CKBD20=5)
Level 2 (Total=4	Sink=0	CKBD24=4)
Level 1 (Total=1	Sink=0	CKBD24=1)
Total Sinks		: 2476

# Analysis View: worst_analysis
********** Clock clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 2476
Nr. of Buffer                  : 55
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): input_value_reg[5][2]/CP 198.4(ps)
Min trig. edge delay at sink(R): input_value_reg[2][108]/CP 177.4(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 177.4~198.4(ps)        0~10000(ps)         
Fall Phase Delay               : 183.3~204.1(ps)        0~10000(ps)         
Trig. Edge Skew                : 21(ps)                 300(ps)             
Rise Skew                      : 21(ps)                 
Fall Skew                      : 20.8(ps)               
Max. Rise Buffer Tran.         : 58.1(ps)               400(ps)             
Max. Fall Buffer Tran.         : 52(ps)                 400(ps)             
Max. Rise Sink Tran.           : 48.4(ps)               400(ps)             
Max. Fall Sink Tran.           : 41.9(ps)               400(ps)             
Min. Rise Buffer Tran.         : 28.7(ps)               0(ps)               
Min. Fall Buffer Tran.         : 26.8(ps)               0(ps)               
Min. Rise Sink Tran.           : 36.5(ps)               0(ps)               
Min. Fall Sink Tran.           : 32.9(ps)               0(ps)               

view worst_analysis : skew = 21ps (required = 300ps)


Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
setting up for view 'worst_analysis'...
Selecting the worst MMMC view of clock tree 'clk' ...
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Non-Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=841.3M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=841.3M) ***

None of the clock tree buffers/gates are modified by the skew optimization.

Switching to the default view 'worst_analysis' ...

*** None of the buffer chains at roots are modified by the fine-tune process.

All-RC-Corners-Per-Net-In-Memory is turned ON...
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.

**** Clock Tree clk Stat ****
Total Clock Level	: 4
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/I )
Level 4 (Total=2476	Sink=2476)
Level 3 (Total=50	Sink=0	CKBD16=45	CKBD20=5)
Level 2 (Total=4	Sink=0	CKBD24=4)
Level 1 (Total=1	Sink=0	CKBD24=1)
Total Sinks		: 2476

# Analysis View: worst_analysis
********** Clock clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 2476
Nr. of Buffer                  : 55
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): input_value_reg[5][2]/CP 198.4(ps)
Min trig. edge delay at sink(R): input_value_reg[2][108]/CP 177.4(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 177.4~198.4(ps)        0~10000(ps)         
Fall Phase Delay               : 183.3~204.1(ps)        0~10000(ps)         
Trig. Edge Skew                : 21(ps)                 300(ps)             
Rise Skew                      : 21(ps)                 
Fall Skew                      : 20.8(ps)               
Max. Rise Buffer Tran.         : 58.1(ps)               400(ps)             
Max. Fall Buffer Tran.         : 52(ps)                 400(ps)             
Max. Rise Sink Tran.           : 48.4(ps)               400(ps)             
Max. Fall Sink Tran.           : 41.9(ps)               400(ps)             
Min. Rise Buffer Tran.         : 28.7(ps)               0(ps)               
Min. Fall Buffer Tran.         : 26.8(ps)               0(ps)               
Min. Rise Sink Tran.           : 36.5(ps)               0(ps)               
Min. Fall Sink Tran.           : 32.9(ps)               0(ps)               

view worst_analysis : skew = 21ps (required = 300ps)


Clock clk has been routed. Routing guide will not be generated.
Generating Clock Analysis Report clock_report/clock.report ....
Generating Clock Routing Guide layer_controller.rguide ....
Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...

Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of During-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          1
Check route layer follows preference              :          0
Check route follows guide                         :          6
clock gating checks                               :          0
Wire resistance checks                            :          49

*** End ckSynthesis (cpu=0:00:49.4, real=0:00:49.0, mem=840.4M) ***
<clockDesign CMD> specifyClockTree -update {AutoCTSRootPin * PostOpt YES}
<clockDesign CMD> ckECO -postCTS -useSpecFileCellsOnly -report clock_report/clock.postCTS.report
Redoing specifyClockTree ...
Checking spec file integrity...
List of dont use cells: GTIEL GTIEH BHD GBUFFD1 GBUFFD2 GBUFFD3 GBUFFD4 GBUFFD8 BUFFD20 CKBD20 CKBD24 BUFFD24 BUFTD20 BUFTD24 CKLHQD20 CKLHQD24 CKLNQD24 CKLNQD20 GINVD1 GINVD2 GINVD3 GINVD4 GINVD8 CKND20 INVD20 INVD24 CKND24 GAN2D1 GAN2D2 GAOI21D1 GAOI21D2 GAOI22D1 GDCAP GDCAP10 GDCAP2 GDCAP3 GDCAP4 GDFCNQD1 GDFQD1 GFILL GFILL10 GFILL2 GFILL3 GFILL4 GMUX2D1 GMUX2D2 GMUX2ND1 GMUX2ND2 GND2D1 GND2D2 GND2D3 GND2D4 GND3D1 GND3D2 GNR2D1 GNR2D2 GNR3D1 GNR3D2 GOAI21D1 GOAI21D2 GOR2D1 GOR2D2 GSDFCNQD1 GXNR2D1 GXNR2D2 GXOR2D1 GXOR2D2 
List of dont touch cells: GTIEL GTIEH BHD GBUFFD1 GBUFFD2 GBUFFD3 GBUFFD4 GBUFFD8 BUFFD20 CKBD20 CKBD24 BUFFD24 BUFTD20 BUFTD24 CKLHQD20 CKLHQD24 CKLNQD24 CKLNQD20 GINVD1 GINVD2 GINVD3 GINVD4 GINVD8 CKND20 INVD20 INVD24 CKND24 GAN2D1 GAN2D2 GAOI21D1 GAOI21D2 GAOI22D1 GDCAP GDCAP10 GDCAP2 GDCAP3 GDCAP4 GDFCNQD1 GDFQD1 GFILL GFILL10 GFILL2 GFILL3 GFILL4 GMUX2D1 GMUX2D2 GMUX2ND1 GMUX2ND2 GND2D1 GND2D2 GND2D3 GND2D4 GND3D1 GND3D2 GNR2D1 GNR2D2 GNR3D1 GNR3D2 GOAI21D1 GOAI21D2 GOR2D1 GOR2D2 GSDFCNQD1 GXNR2D1 GXNR2D2 GXOR2D1 GXOR2D2 
List of valid cells: CKBD1 CKBD8 CKBD16 CKBD20 CKBD24 
***** Doing trialRoute -handlePreroute.

*** Starting trialRoute (mem=841.3M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -noPinGuide

Nr of prerouted/Fixed nets = 56
There are 56 nets with 1 extra space.
routingBox: (-3000 0) (716010 707600)
coreBox:    (10000 10000) (703010 697600)
There are 56 prerouted nets with extraSpace.
Number of multi-gpin terms=2417, multi-gpins=4834, moved blk term=0/0

Phase 1a route (0:00:00.2 846.8M):
Est net length = 3.470e+05um = 1.707e+05H + 1.764e+05V
Usage: (11.1%H 15.7%V) = (2.225e+05um 3.251e+05um) = (221283 180671)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.1 849.3M):
Usage: (11.1%H 15.7%V) = (2.221e+05um 3.251e+05um) = (220921 180670)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.1 849.3M):
Usage: (11.1%H 15.7%V) = (2.216e+05um 3.248e+05um) = (220377 180523)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.1 849.3M):
Usage: (11.1%H 15.7%V) = (2.216e+05um 3.248e+05um) = (220377 180523)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.4 849.3M)


Phase 1e route (0:00:00.1 850.0M):
Usage: (11.1%H 15.7%V) = (2.216e+05um 3.248e+05um) = (220377 180523)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Overflow: 0.00% H + 0.00% V (0:00:00.1 850.0M)

Usage: (11.1%H 15.7%V) = (2.216e+05um 3.248e+05um) = (220377 180523)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  3:	0	 0.00%	1	 0.00%
  4:	0	 0.00%	15	 0.02%
  5:	69053	100.00%	69037	99.98%

Global route (cpu=0.5s real=1.0s 847.5M)
Phase 1l route (0:00:00.7 843.3M):
There are 56 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (11.2%H 15.8%V) = (2.248e+05um 3.279e+05um) = (223367 182280)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1l Overflow: 0.00% H + 0.00% V (0:00:00.1 850.0M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  3:	0	 0.00%	6	 0.01%
  4:	0	 0.00%	21	 0.03%
  5:	69053	100.00%	69026	99.96%


*** Completed Phase 1 route (0:00:01.2 841.3M) ***


Total length: 3.701e+05um, number of vias: 162079
M1(H) length: 1.012e+01um, number of vias: 81235
M2(V) length: 1.291e+05um, number of vias: 70817
M3(H) length: 1.622e+05um, number of vias: 9099
M4(V) length: 6.090e+04um, number of vias: 718
M5(H) length: 1.185e+04um, number of vias: 195
M6(V) length: 5.720e+03um, number of vias: 12
M7(H) length: 3.271e+02um, number of vias: 2
M8(V) length: 1.200e+00um, number of vias: 1
M9(H) length: 2.050e-01um, number of vias: 0
M10(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.9 851.4M) ***

*** Finished all Phases (cpu=0:00:02.3 mem=851.4M) ***
Peak Memory Usage was 855.5M 
*** Finished trialRoute (cpu=0:00:02.4 mem=851.4M) ***

Extraction called for design 'layer_controller' of instances=22384 and nets=23452 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design layer_controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This would result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 851.383M)
All-RC-Corners-Per-Net-In-Memory is turned ON...
setting up for view 'worst_analysis'...

**** Clock Tree clk Stat ****
Total Clock Level	: 4
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/I )
Level 4 (Total=2476	Sink=2476)
Level 3 (Total=50	Sink=0	CKBD16=45	CKBD20=5)
Level 2 (Total=4	Sink=0	CKBD24=4)
Level 1 (Total=1	Sink=0	CKBD24=1)
Total Sinks		: 2476

# Analysis View: worst_analysis
********** Clock clk Post-CTS Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 2476
Nr. of Buffer                  : 55
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): forward_network_reg[4][17]/CP 177.1(ps)
Min trig. edge delay at sink(R): input_value_reg[2][108]/CP 158.9(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 158.9~177.1(ps)        0~10000(ps)         
Fall Phase Delay               : 166.4~184.4(ps)        0~10000(ps)         
Trig. Edge Skew                : 18.2(ps)               300(ps)             
Rise Skew                      : 18.2(ps)               
Fall Skew                      : 18(ps)                 
Max. Rise Buffer Tran.         : 55.3(ps)               400(ps)             
Max. Fall Buffer Tran.         : 49.7(ps)               400(ps)             
Max. Rise Sink Tran.           : 44.3(ps)               400(ps)             
Max. Fall Sink Tran.           : 38.8(ps)               400(ps)             
Min. Rise Buffer Tran.         : 27.3(ps)               0(ps)               
Min. Fall Buffer Tran.         : 25.6(ps)               0(ps)               
Min. Rise Sink Tran.           : 32.3(ps)               0(ps)               
Min. Fall Sink Tran.           : 29.5(ps)               0(ps)               

view worst_analysis : skew = 18.2ps (required = 300ps)


Clock Analysis (CPU Time 0:00:00.0)


Switching to the default view 'worst_analysis' ...
*** Finished Rebuilding Buffer Chain (cpu=0:00:00.0 real=0:00:00.0 mem=866.2M) ***

*** None of the buffer chains at roots are modified by the re-build process.

Selecting the worst MMMC view of clock tree 'clk' ...
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Non-Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=866.4M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=866.2M) ***

*** None of the clock tree buffers/gates are modified by the skew optimization.

Switching to the default view 'worst_analysis' ...

*** None of the buffer chains at roots are modified by the fine-tune process.

*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.

**** Clock Tree clk Stat ****
Total Clock Level	: 4
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  clk__L1_I0/I )
Level 4 (Total=2476	Sink=2476)
Level 3 (Total=50	Sink=0	CKBD16=45	CKBD20=5)
Level 2 (Total=4	Sink=0	CKBD24=4)
Level 1 (Total=1	Sink=0	CKBD24=1)
Total Sinks		: 2476

# Analysis View: worst_analysis
********** Clock clk Post-CTS Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 2476
Nr. of Buffer                  : 55
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): forward_network_reg[4][17]/CP 177.1(ps)
Min trig. edge delay at sink(R): input_value_reg[2][108]/CP 158.9(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 158.9~177.1(ps)        0~10000(ps)         
Fall Phase Delay               : 166.4~184.4(ps)        0~10000(ps)         
Trig. Edge Skew                : 18.2(ps)               300(ps)             
Rise Skew                      : 18.2(ps)               
Fall Skew                      : 18(ps)                 
Max. Rise Buffer Tran.         : 55.3(ps)               400(ps)             
Max. Fall Buffer Tran.         : 49.7(ps)               400(ps)             
Max. Rise Sink Tran.           : 44.3(ps)               400(ps)             
Max. Fall Sink Tran.           : 38.8(ps)               400(ps)             
Min. Rise Buffer Tran.         : 27.3(ps)               0(ps)               
Min. Fall Buffer Tran.         : 25.6(ps)               0(ps)               
Min. Rise Sink Tran.           : 32.3(ps)               0(ps)               
Min. Fall Sink Tran.           : 29.5(ps)               0(ps)               

view worst_analysis : skew = 18.2ps (required = 300ps)


Generating Clock Analysis Report clock_report/clock.postCTS.report ....
Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
*** End ckECO (cpu=0:00:03.9, real=0:00:04.0, mem=865.3M) ***
**clockDesign ... cpu = 0:00:54, real = 0:00:53, mem = 865.3M **
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
Core basic site is core
Begin checking placement ... (start mem=865.3M, init mem=865.3M)
*info: Placed = 22384
*info: Unplaced = 0
Placement Density:70.19%(83586/119092)
Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.0; mem=865.3M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (56) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=865.3M) ***

globalDetailRoute

#Start globalDetailRoute on Sat Jan 18 19:13:23 2020
#
Initializing multi-corner resistance tables ...
#NanoRoute Version v11.12-s009 NR120919-1551/11_10_USR2-UB
#Start routing data preparation.
#WARNING (NREX-37) No permittivity value was specified in the process LEF file. Default permittivity value 3.900000 will be used.
#WARNING (NREX-6) No Extended Cap Table was imported, an approximate Extended Cap Table database will be used.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M9           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# AP           V   Track-Pitch = 6.500    Line-2-Via Pitch = 6.500
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 884.00 (Mb)
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#Force regenerating Ggrids.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#
#Data preparation is done on Sat Jan 18 19:13:24 2020
#
#Analyzing routing resource...
#Routing resource analysis is done on Sat Jan 18 19:13:24 2020
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1714          54       14042    82.82%
#  Metal 2        V        1728          55       14042     2.51%
#  Metal 3        H        1768           0       14042     0.00%
#  Metal 4        V        1783           0       14042     0.00%
#  Metal 5        H        1768           0       14042     0.00%
#  Metal 6        V        1783           0       14042     0.00%
#  Metal 7        H        1768           0       14042     0.00%
#  Metal 8        V         445           0       14042     0.00%
#  Metal 9        H         441           0       14042     0.00%
#  Metal 10       V          55           0       14042    53.80%
#  --------------------------------------------------------------
#  Total                  13253       0.61%  140420    13.91%
#
#  56 nets (0.24%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 888.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 890.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 930.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 934.00 (Mb)
#
#start global routing iteration 4...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 934.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2     15(0.11%)      5(0.04%)   (0.15%)
#   Metal 3      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)      0(0.00%)   (0.00%)
#  Metal 10      0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total     15(0.01%)      5(0.00%)   (0.02%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 56
#Total wire length = 360387 um.
#Total half perimeter of net bounding box = 283947 um.
#Total wire length on LAYER M1 = 12 um.
#Total wire length on LAYER M2 = 120908 um.
#Total wire length on LAYER M3 = 149974 um.
#Total wire length on LAYER M4 = 65959 um.
#Total wire length on LAYER M5 = 21862 um.
#Total wire length on LAYER M6 = 936 um.
#Total wire length on LAYER M7 = 536 um.
#Total wire length on LAYER M8 = 126 um.
#Total wire length on LAYER M9 = 75 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 117642
#Total number of multi-cut vias = 55 (  0.0%)
#Total number of single cut vias = 117587 (100.0%)
#Up-Via Summary (total 117642):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       62474 ( 99.9%)        55 (  0.1%)      62529
#  Metal 2       45988 (100.0%)         0 (  0.0%)      45988
#  Metal 3        7985 (100.0%)         0 (  0.0%)       7985
#  Metal 4        1100 (100.0%)         0 (  0.0%)       1100
#  Metal 5          27 (100.0%)         0 (  0.0%)         27
#  Metal 6          10 (100.0%)         0 (  0.0%)         10
#  Metal 7           2 (100.0%)         0 (  0.0%)          2
#  Metal 8           1 (100.0%)         0 (  0.0%)          1
#-----------------------------------------------------------
#               117587 (100.0%)        55 (  0.0%)     117642 
#
#Max overcon = 2 tracks.
#Total overcon = 0.02%.
#Worst layer Gcell overcon rate = 0.00%.
#start post global routing...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 932.00 (Mb)
#Cpu time = 00:00:11
#Elapsed time = 00:00:11
#Increased memory = 7.00 (Mb)
#Total memory = 890.00 (Mb)
#Peak memory = 953.00 (Mb)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 103
#cpu time = 00:01:31, elapsed time = 00:01:31, memory = 903.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 45
#cpu time = 00:00:04, elapsed time = 00:00:05, memory = 903.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 36
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 903.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 903.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 56
#Total wire length = 368453 um.
#Total half perimeter of net bounding box = 283947 um.
#Total wire length on LAYER M1 = 4341 um.
#Total wire length on LAYER M2 = 123743 um.
#Total wire length on LAYER M3 = 153610 um.
#Total wire length on LAYER M4 = 64471 um.
#Total wire length on LAYER M5 = 20567 um.
#Total wire length on LAYER M6 = 986 um.
#Total wire length on LAYER M7 = 603 um.
#Total wire length on LAYER M8 = 125 um.
#Total wire length on LAYER M9 = 7 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 165204
#Total number of multi-cut vias = 56 (  0.0%)
#Total number of single cut vias = 165148 (100.0%)
#Up-Via Summary (total 165204):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       79307 ( 99.9%)        55 (  0.1%)      79362
#  Metal 2       74081 (100.0%)         0 (  0.0%)      74081
#  Metal 3       10414 (100.0%)         0 (  0.0%)      10414
#  Metal 4        1291 (100.0%)         0 (  0.0%)       1291
#  Metal 5          39 (100.0%)         0 (  0.0%)         39
#  Metal 6          13 ( 92.9%)         1 (  7.1%)         14
#  Metal 7           2 (100.0%)         0 (  0.0%)          2
#  Metal 8           1 (100.0%)         0 (  0.0%)          1
#-----------------------------------------------------------
#               165148 (100.0%)        56 (  0.0%)     165204 
#
#Total number of DRC violations = 0
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 898.00 (Mb)
#
#Total number of nets with non-default rule or having extra spacing = 56
#Total wire length = 368453 um.
#Total half perimeter of net bounding box = 283947 um.
#Total wire length on LAYER M1 = 4341 um.
#Total wire length on LAYER M2 = 123743 um.
#Total wire length on LAYER M3 = 153610 um.
#Total wire length on LAYER M4 = 64471 um.
#Total wire length on LAYER M5 = 20567 um.
#Total wire length on LAYER M6 = 986 um.
#Total wire length on LAYER M7 = 603 um.
#Total wire length on LAYER M8 = 125 um.
#Total wire length on LAYER M9 = 7 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 165204
#Total number of multi-cut vias = 56 (  0.0%)
#Total number of single cut vias = 165148 (100.0%)
#Up-Via Summary (total 165204):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       79307 ( 99.9%)        55 (  0.1%)      79362
#  Metal 2       74081 (100.0%)         0 (  0.0%)      74081
#  Metal 3       10414 (100.0%)         0 (  0.0%)      10414
#  Metal 4        1291 (100.0%)         0 (  0.0%)       1291
#  Metal 5          39 (100.0%)         0 (  0.0%)         39
#  Metal 6          13 ( 92.9%)         1 (  7.1%)         14
#  Metal 7           2 (100.0%)         0 (  0.0%)          2
#  Metal 8           1 (100.0%)         0 (  0.0%)          1
#-----------------------------------------------------------
#               165148 (100.0%)        56 (  0.0%)     165204 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:01:44
#Elapsed time = 00:01:45
#Increased memory = 6.00 (Mb)
#Total memory = 896.00 (Mb)
#Peak memory = 953.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:56
#Elapsed time = 00:01:57
#Increased memory = 10.00 (Mb)
#Total memory = 875.00 (Mb)
#Peak memory = 953.00 (Mb)
#Number of warnings = 2
#Total number of warnings = 4
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Jan 18 19:15:20 2020
#
<CMD> saveDesign layer_controller.enc
Redoing specifyClockTree ...
Checking spec file integrity...
**WARN: (ENCSYT-3036):	Design directory layer_controller.enc.dat exists, rename it to layer_controller.enc.dat.tmp.
If saveDesign succeeds, it will be deleted.
Writing Netlist "layer_controller.enc.dat/layer_controller.v.gz" ...
Saving clock tree spec file 'layer_controller.enc.dat/layer_controller.ctstch' ...
Saving configuration ...
Saving preference file layer_controller.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:01.0 mem=875.5M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.4 real=0:00:00.0 mem=875.5M) ***
Writing DEF file 'layer_controller.enc.dat/layer_controller.def.gz', current time is Sat Jan 18 19:15:27 2020 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'layer_controller.enc.dat/layer_controller.def.gz' is written, current time is Sat Jan 18 19:15:27 2020 ...
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postRoute
Disable merging buffers from different footprints for postRoute code for non-MSV designs
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 875.8M, totSessionCpu=0:04:55 **
#Created 856 library cell signatures
#Created 23452 NETS and 0 SPECIALNETS signatures
#Created 22385 instance signatures
Core basic site is core
Begin checking placement ... (start mem=875.9M, init mem=875.9M)
*info: Placed = 22329
*info: Unplaced = 0
Placement Density:70.19%(83586/119092)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=875.9M)
Setting latch borrow mode to budget during optimization.
setExtractRCMode -engine postRoute -coupled false
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Opt: RC extraction mode changed to 'detail'
Creating information for LVT Only Flow
Multi-VT timing optimization disabled based on library information.
Extraction called for design 'layer_controller' of instances=22384 and nets=23452 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PostRoute (effortLevel low) RC Extraction called for design layer_controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This would result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.18
      Min Width        : 0.09
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.9
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.9
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1.45
      Min Width        : 3
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./layer_controller_fiCUSv_14803.rcdb.d  -basic
RC Mode: PostRoute effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 877.1M)
Creating parasitic data file './layer_controller_fiCUSv_14803.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.0009% (CPU Time= 0:00:00.4  MEM= 897.7M)
Extracted 20.0012% (CPU Time= 0:00:00.5  MEM= 900.7M)
Extracted 30.0008% (CPU Time= 0:00:00.5  MEM= 900.7M)
Extracted 40.0011% (CPU Time= 0:00:00.6  MEM= 900.7M)
Extracted 50.0013% (CPU Time= 0:00:00.7  MEM= 900.7M)
Extracted 60.0009% (CPU Time= 0:00:00.8  MEM= 900.7M)
Extracted 70.0012% (CPU Time= 0:00:00.9  MEM= 902.7M)
Extracted 80.0008% (CPU Time= 0:00:01.1  MEM= 903.7M)
Extracted 90.0011% (CPU Time= 0:00:01.2  MEM= 904.7M)
Extracted 100% (CPU Time= 0:00:01.6  MEM= 911.2M)
Nr. Extracted Resistors     : 314300
Nr. Extracted Ground Cap.   : 335990
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './layer_controller_fiCUSv_14803.rcdb.d/header.da' for reading.
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.1  Real Time: 0:00:03.0  MEM: 877.992M)
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 878.1M, InitMEM = 878.0M)
Start delay calculation (mem=878.082M)...
delayCal using detail RC...
Opening parasitic data file './layer_controller_fiCUSv_14803.rcdb.d/header.da' for reading.
RC Database In Completed (CPU Time= 0:00:00.1  Real Time=0:00:00.0  MEM= 894.7M)
Initializing multi-corner resistance tables ...
Delay calculation completed. (cpu=0:00:01.6 real=0:00:01.0 mem=897.488M 0)
*** CDM Built up (cpu=0:00:01.8  real=0:00:01.0  mem= 897.4M) ***
Found active setup analysis view worst_analysis
Found active hold analysis view worst_analysis

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  1.548  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  4761   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    126 (126)     |   -0.998   |    135 (135)     |
|   max_tran     |    125 (5906)    |  -10.465   |    133 (6082)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.185%
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 903.5M, totSessionCpu=0:05:01 **
**INFO: Start fixing DRV (Mem = 903.75M) ...
**INFO: Options = -postRoute -maxCap -maxTran -noMaxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (903.8M)
*info: 56 clock nets excluded
*info: 2 special nets excluded.
*info: 744 no-driver nets excluded.
*info: There are 17 candidate Buffer cells
*info: There are 15 candidate Inverter cells
Initializing placement sections/sites ...
Core basic site is core
Density before buffering = 0.701855
Core basic site is core
Start fixing design rules ... (0:00:00.2 904.3M)
All-RC-Corners-Per-Net-In-Memory is turned ON...
Initializing multi-corner resistance tables ...
Topological Sorting (CPU = 0:00:00.1, MEM = 912.0M, InitMEM = 911.9M)
Finished fixing design rule (0:03:05 911.5M)

Summary:
133 buffers added on 133 nets (with 26 drivers resized)

Density after buffering = 0.705627
Core basic site is core
[CPU] RefinePlace/CRLP Init cpu time 0:00:00.0.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, post-route mode.
Finished Phase I. CPU Time = 0:00:00.6, Real Time = 0:00:00.0
[CPU] RefinePlace/preRPlace cpu time 0:00:00.6.
move report: preRPlace moves 2 insts, mean move: 0.20 um, max move: 0.20 um
	max move on inst (generate_neurons[1].u_neuron/u_neuron/fma_mult_tree_i/U65): (70.00, 28.40) --> (70.20, 28.40)
wireLenOptFixPriorityInst 2476 inst fixed
[CPU] RefinePlace/TweakPlacement cpu time: 0:00:00.0 
[CPU] RefinePlace/Legalization cpu time: 0:00:00.0
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 2 insts, mean move: 0.20 um, max move: 0.20 um
	max move on inst (generate_neurons[1].u_neuron/u_neuron/fma_mult_tree_i/U65): (70.00, 28.40) --> (70.20, 28.40)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.20 um
  inst (generate_neurons[1].u_neuron/u_neuron/fma_mult_tree_i/U65) with max move: (70, 28.4) -> (70.2, 28.4)
  mean    (X+Y) =         0.20 um
Total instances moved : 2
*** cpu=0:00:00.6   mem=914.5M  mem(used)=3.5M***
[CPU] RefinePlace/total cpu time 0:00:00.6.
*** Completed dpFixDRCViolation (0:03:06 914.0M)

End  of fixDrcViolation iteration 1.
*** Starting dpFixDRCViolation (914.0M)
*info: 56 clock nets excluded
*info: 2 special nets excluded.
*info: 744 no-driver nets excluded.
Core basic site is core
Core basic site is core
Start fixing design rules ... (0:00:00.2 914.5M)
Initializing multi-corner resistance tables ...
Topological Sorting (CPU = 0:00:00.1, MEM = 917.2M, InitMEM = 917.2M)
Finished fixing design rule (0:00:00.9 915.7M)

Summary:
2 buffers added on 2 nets (with 0 driver resized)

Density after buffering = 0.705703
Core basic site is core
[CPU] RefinePlace/CRLP Init cpu time 0:00:00.0.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, post-route mode.
Finished Phase I. CPU Time = 0:00:00.6, Real Time = 0:00:00.0
[CPU] RefinePlace/preRPlace cpu time 0:00:00.6.
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
wireLenOptFixPriorityInst 2476 inst fixed
[CPU] RefinePlace/TweakPlacement cpu time: 0:00:00.0 
[CPU] RefinePlace/Legalization cpu time: 0:00:00.0
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.7   mem=915.7M  mem(used)=0.5M***
[CPU] RefinePlace/total cpu time 0:00:00.7.
*** Completed dpFixDRCViolation (0:00:01.8 915.2M)

End  of fixDrcViolation iteration 2.
*info:
**INFO: Completed fixing DRV (CPU Time = 0:03:08, Mem = 915.16M).
Found active setup analysis view worst_analysis
Found active hold analysis view worst_analysis

------------------------------------------------------------
     Summary (cpu=3.14min real=3.15min mem=915.2M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  7.142  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  4761   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.067   |      2 (2)       |
|   max_tran     |      1 (38)      |   -2.261   |      1 (38)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.570%
------------------------------------------------------------
**optDesign ... cpu = 0:03:15, real = 0:03:17, mem = 915.2M, totSessionCpu=0:08:10 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
-drouteStartIteration 0                  # int, default=0

globalDetailRoute

#Start globalDetailRoute on Sat Jan 18 19:18:51 2020
#
Closing parasitic data file './layer_controller_fiCUSv_14803.rcdb.d'. 22122 times net's RC data read were performed.
Initializing multi-corner resistance tables ...
#NanoRoute Version v11.12-s009 NR120919-1551/11_10_USR2-UB
#Loading the last recorded routing design signature
#Created 22353 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 137
#  Number of instances deleted (including moved) = 2
#  Number of instances resized = 20
#  Number of instances with same cell size swap = 5
#  Total number of placement changes (moved instances are counted twice) = 159
#Start routing data preparation.
#WARNING (NREX-37) No permittivity value was specified in the process LEF file. Default permittivity value 3.900000 will be used.
#WARNING (NREX-6) No Extended Cap Table was imported, an approximate Extended Cap Table database will be used.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M9           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# AP           V   Track-Pitch = 6.500    Line-2-Via Pitch = 6.500
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 927.00 (Mb)
#Merging special wires...
#WARNING (NRDB-1005) Can not establish connection to PIN I at (297.315 122.900) on M1 for NET FE_OFCN0_WE. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Z at (168.600 223.700) on M1 for NET FE_OFCN111_N312. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Z at (152.560 184.100) on M1 for NET FE_OFCN112_N430. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Z at (170.345 130.105) on M1 for NET FE_OFCN113_N432. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Z at (151.560 207.500) on M1 for NET FE_OFCN114_N434. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Z at (209.560 133.700) on M1 for NET FE_OFCN115_N436. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Z at (214.960 194.900) on M1 for NET FE_OFCN116_N438. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Z at (155.360 139.100) on M1 for NET FE_OFCN117_N440. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Z at (139.160 220.100) on M1 for NET FE_OFCN118_N442. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Z at (213.360 216.500) on M1 for NET FE_OFCN119_N444. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Z at (146.760 169.700) on M1 for NET FE_OFCN120_N446. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Z at (164.545 124.695) on M1 for NET FE_OFCN121_N448. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Z at (175.360 203.900) on M1 for NET FE_OFCN122_N450. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Z at (216.360 139.100) on M1 for NET FE_OFCN123_N452. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Z at (198.960 196.700) on M1 for NET FE_OFCN124_N454. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Z at (171.760 148.100) on M1 for NET FE_OFCN125_N456. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Z at (131.760 212.900) on M1 for NET FE_OFCN126_N458. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Z at (187.745 209.305) on M1 for NET FE_OFCN127_N460. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Z at (161.220 220.115) on M1 for NET FE_OFCN128_n583. The NET is considered partially routed.
#WARNING (NRDB-1005 Repeated 20 times. Will be suppressed.) Can not establish connection to PIN Z at (157.960 187.700) on M1 for NET FE_OFCN129_n582. The NET is considered partially routed.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#21531 routed nets are extracted.
#    326 (1.38%) extracted nets are partially routed.
#726 routed nets are imported.
#1330 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 23587.
#Number of eco nets is 326
#
#Start data preparation...
#Force regenerating Ggrids.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#
#Data preparation is done on Sat Jan 18 19:18:54 2020
#
#Analyzing routing resource...
#Routing resource analysis is done on Sat Jan 18 19:18:54 2020
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1714          54       14042    83.26%
#  Metal 2        V        1728          55       14042     2.51%
#  Metal 3        H        1768           0       14042     0.00%
#  Metal 4        V        1783           0       14042     0.00%
#  Metal 5        H        1768           0       14042     0.00%
#  Metal 6        V        1783           0       14042     0.00%
#  Metal 7        H        1768           0       14042     0.00%
#  Metal 8        V         445           0       14042     0.00%
#  Metal 9        H         441           0       14042     0.00%
#  Metal 10       V          55           0       14042    53.80%
#  --------------------------------------------------------------
#  Total                  13253       0.61%  140420    13.96%
#
#  56 nets (0.24%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 930.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 930.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 932.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)           (7)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1     69(1.37%)      0(0.00%)      1(0.02%)      0(0.00%)   (1.39%)
#   Metal 2     94(0.69%)     14(0.10%)      2(0.01%)      1(0.01%)   (0.81%)
#   Metal 3      8(0.06%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.06%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal 10      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    171(0.14%)     14(0.01%)      3(0.00%)      1(0.00%)   (0.15%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 7
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 56
#Total wire length = 368826 um.
#Total half perimeter of net bounding box = 288704 um.
#Total wire length on LAYER M1 = 4338 um.
#Total wire length on LAYER M2 = 123968 um.
#Total wire length on LAYER M3 = 153758 um.
#Total wire length on LAYER M4 = 64471 um.
#Total wire length on LAYER M5 = 20569 um.
#Total wire length on LAYER M6 = 986 um.
#Total wire length on LAYER M7 = 603 um.
#Total wire length on LAYER M8 = 125 um.
#Total wire length on LAYER M9 = 7 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 165516
#Total number of multi-cut vias = 56 (  0.0%)
#Total number of single cut vias = 165460 (100.0%)
#Up-Via Summary (total 165516):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       79520 ( 99.9%)        55 (  0.1%)      79575
#  Metal 2       74172 (100.0%)         0 (  0.0%)      74172
#  Metal 3       10423 (100.0%)         0 (  0.0%)      10423
#  Metal 4        1290 (100.0%)         0 (  0.0%)       1290
#  Metal 5          39 (100.0%)         0 (  0.0%)         39
#  Metal 6          13 ( 92.9%)         1 (  7.1%)         14
#  Metal 7           2 (100.0%)         0 (  0.0%)          2
#  Metal 8           1 (100.0%)         0 (  0.0%)          1
#-----------------------------------------------------------
#               165460 (100.0%)        56 (  0.0%)     165516 
#
#Max overcon = 7 tracks.
#Total overcon = 0.15%.
#Worst layer Gcell overcon rate = 0.06%.
#start post global routing...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 931.00 (Mb)
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 24.00 (Mb)
#Total memory = 931.00 (Mb)
#Peak memory = 961.00 (Mb)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 29.5% required routing.
#    number of violations = 81
#157 out of 22519 instances need to be verified(marked ipoed).
#14.9% of the total area is being checked for drcs
#14.9% of the total area was checked
#    number of violations = 221
#cpu time = 00:00:19, elapsed time = 00:00:20, memory = 940.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 6
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 940.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 940.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 56
#Total wire length = 368785 um.
#Total half perimeter of net bounding box = 288704 um.
#Total wire length on LAYER M1 = 4309 um.
#Total wire length on LAYER M2 = 123925 um.
#Total wire length on LAYER M3 = 153805 um.
#Total wire length on LAYER M4 = 64466 um.
#Total wire length on LAYER M5 = 20559 um.
#Total wire length on LAYER M6 = 986 um.
#Total wire length on LAYER M7 = 603 um.
#Total wire length on LAYER M8 = 125 um.
#Total wire length on LAYER M9 = 7 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 165867
#Total number of multi-cut vias = 119 (  0.1%)
#Total number of single cut vias = 165748 ( 99.9%)
#Up-Via Summary (total 165867):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       79520 ( 99.9%)       118 (  0.1%)      79638
#  Metal 2       74422 (100.0%)         0 (  0.0%)      74422
#  Metal 3       10465 (100.0%)         0 (  0.0%)      10465
#  Metal 4        1286 (100.0%)         0 (  0.0%)       1286
#  Metal 5          39 (100.0%)         0 (  0.0%)         39
#  Metal 6          13 ( 92.9%)         1 (  7.1%)         14
#  Metal 7           2 (100.0%)         0 (  0.0%)          2
#  Metal 8           1 (100.0%)         0 (  0.0%)          1
#-----------------------------------------------------------
#               165748 ( 99.9%)       119 (  0.1%)     165867 
#
#Total number of DRC violations = 0
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 946.00 (Mb)
#
#Total number of nets with non-default rule or having extra spacing = 56
#Total wire length = 368785 um.
#Total half perimeter of net bounding box = 288704 um.
#Total wire length on LAYER M1 = 4309 um.
#Total wire length on LAYER M2 = 123925 um.
#Total wire length on LAYER M3 = 153805 um.
#Total wire length on LAYER M4 = 64466 um.
#Total wire length on LAYER M5 = 20559 um.
#Total wire length on LAYER M6 = 986 um.
#Total wire length on LAYER M7 = 603 um.
#Total wire length on LAYER M8 = 125 um.
#Total wire length on LAYER M9 = 7 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 165867
#Total number of multi-cut vias = 119 (  0.1%)
#Total number of single cut vias = 165748 ( 99.9%)
#Up-Via Summary (total 165867):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       79520 ( 99.9%)       118 (  0.1%)      79638
#  Metal 2       74422 (100.0%)         0 (  0.0%)      74422
#  Metal 3       10465 (100.0%)         0 (  0.0%)      10465
#  Metal 4        1286 (100.0%)         0 (  0.0%)       1286
#  Metal 5          39 (100.0%)         0 (  0.0%)         39
#  Metal 6          13 ( 92.9%)         1 (  7.1%)         14
#  Metal 7           2 (100.0%)         0 (  0.0%)          2
#  Metal 8           1 (100.0%)         0 (  0.0%)          1
#-----------------------------------------------------------
#               165748 ( 99.9%)       119 (  0.1%)     165867 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:28
#Elapsed time = 00:00:28
#Increased memory = 13.00 (Mb)
#Total memory = 944.00 (Mb)
#Peak memory = 967.00 (Mb)
#Updating routing design signature
#Created 856 library cell signatures
#Created 23587 NETS and 0 SPECIALNETS signatures
#Created 22520 instance signatures
#
#globalDetailRoute statistics:
#Cpu time = 00:00:33
#Elapsed time = 00:00:34
#Increased memory = 0.00 (Mb)
#Total memory = 915.00 (Mb)
#Peak memory = 967.00 (Mb)
#Number of warnings = 23
#Total number of warnings = 27
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Jan 18 19:19:25 2020
#
**optDesign ... cpu = 0:03:48, real = 0:03:51, mem = 915.2M, totSessionCpu=0:08:43 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
Extraction called for design 'layer_controller' of instances=22519 and nets=23587 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PostRoute (effortLevel low) RC Extraction called for design layer_controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This would result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.18
      Min Width        : 0.09
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.9
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.9
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1.45
      Min Width        : 3
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./layer_controller_fiCUSv_14803.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 915.2M)
Creating parasitic data file './layer_controller_fiCUSv_14803.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.0011% (CPU Time= 0:00:00.5  MEM= 925.6M)
Extracted 20.0009% (CPU Time= 0:00:00.6  MEM= 927.6M)
Extracted 30.0007% (CPU Time= 0:00:00.7  MEM= 927.6M)
Extracted 40.0012% (CPU Time= 0:00:00.8  MEM= 927.6M)
Extracted 50.001% (CPU Time= 0:00:00.9  MEM= 927.6M)
Extracted 60.0008% (CPU Time= 0:00:01.0  MEM= 927.6M)
Extracted 70.0013% (CPU Time= 0:00:01.3  MEM= 928.6M)
Extracted 80.0011% (CPU Time= 0:00:01.5  MEM= 930.6M)
Extracted 90.0009% (CPU Time= 0:00:01.7  MEM= 931.6M)
Extracted 100% (CPU Time= 0:00:02.2  MEM= 937.2M)
Nr. Extracted Resistors     : 315450
Nr. Extracted Ground Cap.   : 337275
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './layer_controller_fiCUSv_14803.rcdb.d/header.da' for reading.
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.7  Real Time: 0:00:03.0  MEM: 915.230M)
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 927.0M, InitMEM = 927.0M)
Start delay calculation (mem=927.023M)...
delayCal using detail RC...
Opening parasitic data file './layer_controller_fiCUSv_14803.rcdb.d/header.da' for reading.
RC Database In Completed (CPU Time= 0:00:00.1  Real Time=0:00:00.0  MEM= 930.6M)
Initializing multi-corner resistance tables ...
Delay calculation completed. (cpu=0:00:01.6 real=0:00:01.0 mem=932.508M 0)
*** CDM Built up (cpu=0:00:02.3  real=0:00:02.0  mem= 932.5M) ***
*** Timing Is met
*** Check timing (0:00:02.7)
Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:03:54, real = 0:03:57, mem = 932.5M, totSessionCpu=0:08:49 **
Found active setup analysis view worst_analysis
Found active hold analysis view worst_analysis

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  7.146  |  7.146  |  7.624  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|  4761   |  2513   |  4684   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.067   |      2 (2)       |
|   max_tran     |      1 (38)      |   -2.258   |      1 (38)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.570%
------------------------------------------------------------
**optDesign ... cpu = 0:03:55, real = 0:03:58, mem = 937.3M, totSessionCpu=0:08:50 **
Opt: RC extraction mode changed to 'detail'
*** Finished optDesign ***
Opening parasitic data file './layer_controller_fiCUSv_14803.rcdb.d/header.da' for reading.
Closing parasitic data file './layer_controller_fiCUSv_14803.rcdb.d'. 22257 times net's RC data read were performed.
RC Database In Completed (CPU Time= 0:00:00.1  Real Time=0:00:00.0  MEM= 937.3M)
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> getFillerMode -quiet
<CMD> addFiller -cell FILL1 DCAP -prefix FILLER -markFixed
**WARN: (ENCSP-9057):	Fillers being added in a FIXED mode to the whole design. Some subsequent
operations, such as antenna fixing, may fail due to fillers being marked
as 'FIXED'. If this was not intended, use deleteFiller command to undo.
Core basic site is core
*INFO: Adding fillers to top-module.
*INFO:   Added 27528 filler insts (cell DCAP / prefix FILLER).
*INFO:   Added 14773 filler insts (cell FILL1 / prefix FILLER).
*INFO: Total 42301 filler insts added - prefix FILLER (CPU: 0:00:00.4).
For 42301 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
*INFO: Checking for DRC violations on added fillers.
*INFO: Iteration 0-#1, Found 26455 DRC violations (real: 0:00:06.0).
For 18468 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
*INFO: Iteration 0-#2, Found 0 DRC violation  (real: 0:00:05.0).
*INFO: Adding fillers to top-module.
*INFO:   Added 1628 filler insts (cell FILL1 / prefix FILLER).
For 1628 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
*INFO: Iteration 1-#1, Found 1628 DRC violations (real: 0:00:05.0).
For 0 new insts, *** Applied 0 GNC rules.
*INFO: Iteration 1-#2, Found 0 DRC violation  (real: 0:00:07.0).
*INFO: End DRC Checks. (real: 0:00:23.0 ).
*INFO: Replaced 8334 fillers which had DRC vio's, with 18468 new fillers.
<CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000 -warning 50
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 1060.9) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  49 Viols.
  VERIFY GEOMETRY ...... Wiring         :  11 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 60 Viols. 0 Wrngs.
VG: elapsed time: 16.00
Begin Summary ...
  Cells       : 0
  SameNet     : 49
  Wiring      : 1
  Antenna     : 0
  Short       : 10
  Overlap     : 0
End Summary

  Verification Complete : 60 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:15.3  MEM: 592.3M)

<CMD> saveDesign layer_controller.enc
Redoing specifyClockTree ...
Checking spec file integrity...
**WARN: (ENCSYT-3036):	Design directory layer_controller.enc.dat exists, rename it to layer_controller.enc.dat.tmp.
If saveDesign succeeds, it will be deleted.
Writing Netlist "layer_controller.enc.dat/layer_controller.v.gz" ...
Saving clock tree spec file 'layer_controller.enc.dat/layer_controller.ctstch' ...
Saving configuration ...
Saving preference file layer_controller.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... 60 Drc markers are saved ...
Saving placement ...
*** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=1166.4M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.4 real=0:00:01.0 mem=1166.4M) ***
Writing DEF file 'layer_controller.enc.dat/layer_controller.def.gz', current time is Sun Jan 19 00:55:31 2020 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'layer_controller.enc.dat/layer_controller.def.gz' is written, current time is Sun Jan 19 00:55:31 2020 ...
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
<CMD> reportGateCount -level 5 -limit 100 -outfile layer_controller.gateCount
Gate area 1.0800 um^2
[0] layer_controller Gates=77818 Cells=22519 Area=84043.8 um^2
[1] generate_neurons[0].u_neuron Gates=6821 Cells=2430 Area=7366.7 um^2
[2] generate_neurons[0].u_neuron/u_neuron Gates=4461 Cells=1921 Area=4817.9 um^2
[3] generate_neurons[0].u_neuron/u_neuron/fma_exp_diff_i Gates=217 Cells=93 Area=234.7 um^2
[3] generate_neurons[0].u_neuron/u_neuron/fma_mult_tree_i Gates=1439 Cells=600 Area=1554.1 um^2
[3] generate_neurons[0].u_neuron/u_neuron/fma_aligner_adder_i Gates=1870 Cells=926 Area=2020.3 um^2
[4] generate_neurons[0].u_neuron/u_neuron/fma_aligner_adder_i/fma_lza_i Gates=366 Cells=184 Area=396.0 um^2
[4] generate_neurons[0].u_neuron/u_neuron/fma_aligner_adder_i/srl_62 Gates=221 Cells=105 Area=239.0 um^2
[3] generate_neurons[0].u_neuron/u_neuron/fma_normalizer_rounder_i Gates=506 Cells=201 Area=546.5 um^2
[1] generate_neurons[1].u_neuron Gates=6825 Cells=2427 Area=7371.7 um^2
[2] generate_neurons[1].u_neuron/u_neuron Gates=4473 Cells=1922 Area=4831.6 um^2
[3] generate_neurons[1].u_neuron/u_neuron/fma_exp_diff_i Gates=217 Cells=93 Area=234.7 um^2
[3] generate_neurons[1].u_neuron/u_neuron/fma_mult_tree_i Gates=1441 Cells=600 Area=1556.3 um^2
[3] generate_neurons[1].u_neuron/u_neuron/fma_aligner_adder_i Gates=1869 Cells=925 Area=2018.9 um^2
[4] generate_neurons[1].u_neuron/u_neuron/fma_aligner_adder_i/fma_lza_i Gates=366 Cells=184 Area=396.0 um^2
[4] generate_neurons[1].u_neuron/u_neuron/fma_aligner_adder_i/srl_62 Gates=221 Cells=105 Area=239.0 um^2
[3] generate_neurons[1].u_neuron/u_neuron/fma_normalizer_rounder_i Gates=506 Cells=201 Area=546.5 um^2
[1] generate_neurons[2].u_neuron Gates=6835 Cells=2428 Area=7382.5 um^2
[2] generate_neurons[2].u_neuron/u_neuron Gates=4468 Cells=1923 Area=4825.4 um^2
[3] generate_neurons[2].u_neuron/u_neuron/fma_exp_diff_i Gates=217 Cells=93 Area=234.7 um^2
[3] generate_neurons[2].u_neuron/u_neuron/fma_mult_tree_i Gates=1439 Cells=600 Area=1554.1 um^2
[3] generate_neurons[2].u_neuron/u_neuron/fma_aligner_adder_i Gates=1871 Cells=926 Area=2021.4 um^2
[4] generate_neurons[2].u_neuron/u_neuron/fma_aligner_adder_i/fma_lza_i Gates=366 Cells=184 Area=396.0 um^2
[4] generate_neurons[2].u_neuron/u_neuron/fma_aligner_adder_i/srl_62 Gates=221 Cells=105 Area=239.0 um^2
[3] generate_neurons[2].u_neuron/u_neuron/fma_normalizer_rounder_i Gates=509 Cells=202 Area=549.7 um^2
[1] generate_neurons[3].u_neuron Gates=6830 Cells=2425 Area=7376.4 um^2
[2] generate_neurons[3].u_neuron/u_neuron Gates=4459 Cells=1920 Area=4816.4 um^2
[3] generate_neurons[3].u_neuron/u_neuron/fma_exp_diff_i Gates=217 Cells=93 Area=234.7 um^2
[3] generate_neurons[3].u_neuron/u_neuron/fma_mult_tree_i Gates=1439 Cells=600 Area=1554.1 um^2
[3] generate_neurons[3].u_neuron/u_neuron/fma_aligner_adder_i Gates=1867 Cells=924 Area=2016.7 um^2
[4] generate_neurons[3].u_neuron/u_neuron/fma_aligner_adder_i/fma_lza_i Gates=366 Cells=184 Area=396.0 um^2
[4] generate_neurons[3].u_neuron/u_neuron/fma_aligner_adder_i/srl_62 Gates=221 Cells=105 Area=239.0 um^2
[3] generate_neurons[3].u_neuron/u_neuron/fma_normalizer_rounder_i Gates=506 Cells=201 Area=546.5 um^2
[1] generate_neurons[4].u_neuron Gates=6822 Cells=2427 Area=7368.1 um^2
[2] generate_neurons[4].u_neuron/u_neuron Gates=4462 Cells=1921 Area=4819.0 um^2
[3] generate_neurons[4].u_neuron/u_neuron/fma_exp_diff_i Gates=217 Cells=93 Area=234.7 um^2
[3] generate_neurons[4].u_neuron/u_neuron/fma_mult_tree_i Gates=1439 Cells=600 Area=1554.1 um^2
[3] generate_neurons[4].u_neuron/u_neuron/fma_aligner_adder_i Gates=1871 Cells=926 Area=2021.4 um^2
[4] generate_neurons[4].u_neuron/u_neuron/fma_aligner_adder_i/fma_lza_i Gates=366 Cells=184 Area=396.0 um^2
[4] generate_neurons[4].u_neuron/u_neuron/fma_aligner_adder_i/srl_62 Gates=221 Cells=105 Area=239.0 um^2
[3] generate_neurons[4].u_neuron/u_neuron/fma_normalizer_rounder_i Gates=506 Cells=201 Area=546.5 um^2
[1] generate_neurons[5].u_neuron Gates=6833 Cells=2428 Area=7379.6 um^2
[2] generate_neurons[5].u_neuron/u_neuron Gates=4469 Cells=1923 Area=4826.9 um^2
[3] generate_neurons[5].u_neuron/u_neuron/fma_exp_diff_i Gates=217 Cells=93 Area=234.7 um^2
[3] generate_neurons[5].u_neuron/u_neuron/fma_mult_tree_i Gates=1439 Cells=600 Area=1554.1 um^2
[3] generate_neurons[5].u_neuron/u_neuron/fma_aligner_adder_i Gates=1871 Cells=926 Area=2021.0 um^2
[4] generate_neurons[5].u_neuron/u_neuron/fma_aligner_adder_i/fma_lza_i Gates=366 Cells=184 Area=396.0 um^2
[4] generate_neurons[5].u_neuron/u_neuron/fma_aligner_adder_i/srl_62 Gates=221 Cells=105 Area=239.0 um^2
[3] generate_neurons[5].u_neuron/u_neuron/fma_normalizer_rounder_i Gates=506 Cells=201 Area=546.5 um^2
[1] generate_neurons[6].u_neuron Gates=6836 Cells=2427 Area=7383.2 um^2
[2] generate_neurons[6].u_neuron/u_neuron Gates=4464 Cells=1922 Area=4821.8 um^2
[3] generate_neurons[6].u_neuron/u_neuron/fma_exp_diff_i Gates=217 Cells=93 Area=234.7 um^2
[3] generate_neurons[6].u_neuron/u_neuron/fma_mult_tree_i Gates=1441 Cells=601 Area=1556.3 um^2
[3] generate_neurons[6].u_neuron/u_neuron/fma_aligner_adder_i Gates=1869 Cells=925 Area=2018.9 um^2
[4] generate_neurons[6].u_neuron/u_neuron/fma_aligner_adder_i/fma_lza_i Gates=366 Cells=184 Area=396.0 um^2
[4] generate_neurons[6].u_neuron/u_neuron/fma_aligner_adder_i/srl_62 Gates=221 Cells=105 Area=239.0 um^2
[3] generate_neurons[6].u_neuron/u_neuron/fma_normalizer_rounder_i Gates=509 Cells=202 Area=549.7 um^2
[1] generate_neurons[7].u_neuron Gates=6819 Cells=2425 Area=7365.2 um^2
[2] generate_neurons[7].u_neuron/u_neuron Gates=4457 Cells=1919 Area=4814.3 um^2
[3] generate_neurons[7].u_neuron/u_neuron/fma_exp_diff_i Gates=217 Cells=93 Area=234.7 um^2
[3] generate_neurons[7].u_neuron/u_neuron/fma_mult_tree_i Gates=1439 Cells=600 Area=1554.1 um^2
[3] generate_neurons[7].u_neuron/u_neuron/fma_aligner_adder_i Gates=1867 Cells=924 Area=2016.7 um^2
[4] generate_neurons[7].u_neuron/u_neuron/fma_aligner_adder_i/fma_lza_i Gates=366 Cells=184 Area=396.0 um^2
[4] generate_neurons[7].u_neuron/u_neuron/fma_aligner_adder_i/srl_62 Gates=221 Cells=105 Area=239.0 um^2
[3] generate_neurons[7].u_neuron/u_neuron/fma_normalizer_rounder_i Gates=506 Cells=201 Area=546.5 um^2
[1] u_fwd_routing_engine Gates=885 Cells=441 Area=956.2 um^2
*** Statistics for net list layer_controller ***
Number of cells      = 76582
Number of nets       = 22682
Number of tri-nets   = 0
Number of degen nets = 425
Number of pins       = 81650
Number of i/os       = 603

Number of nets with    1 terms = 425 (1.9%)
Number of nets with    2 terms = 11654 (51.4%)
Number of nets with    3 terms = 5492 (24.2%)
Number of nets with    4 terms = 2606 (11.5%)
Number of nets with    5 terms = 749 (3.3%)
Number of nets with    6 terms = 376 (1.7%)
Number of nets with    7 terms = 234 (1.0%)
Number of nets with    8 terms = 146 (0.6%)
Number of nets with    9 terms = 87 (0.4%)
Number of nets with >=10 terms = 913 (4.0%)

*** 110 Primitives used:
Primitive XOR3D1 (8 insts)
Primitive XOR3D0 (3 insts)
Primitive XNR3D0 (40 insts)
Primitive XNR2D0 (895 insts)
Primitive TIEL (34 insts)
Primitive TIEH (10 insts)
Primitive OR3D0 (8 insts)
Primitive OR2D1 (16 insts)
Primitive OR2D0 (98 insts)
Primitive OAI33D0 (16 insts)
Primitive OAI32D1 (2 insts)
Primitive OAI32D0 (33 insts)
Primitive OAI31D0 (43 insts)
Primitive OAI22D1 (25 insts)
Primitive OAI22D0 (196 insts)
Primitive OAI222D1 (3 insts)
Primitive OAI222D0 (190 insts)
Primitive OAI221D0 (152 insts)
Primitive OAI21D0 (902 insts)
Primitive OAI211D1 (8 insts)
Primitive OAI211D0 (29 insts)
Primitive OA32D0 (24 insts)
Primitive OA31D0 (25 insts)
Primitive OA22D0 (37 insts)
Primitive OA221D0 (80 insts)
Primitive OA21D0 (381 insts)
Primitive OA211D0 (16 insts)
Primitive NR4D1 (8 insts)
Primitive NR4D0 (75 insts)
Primitive NR3D0 (279 insts)
Primitive NR2XD0 (16 insts)
Primitive NR2D1 (136 insts)
Primitive NR2D0 (1151 insts)
Primitive ND4D2 (1 insts)
Primitive ND4D0 (320 insts)
Primitive ND3D0 (238 insts)
Primitive ND2D1 (32 insts)
Primitive MUX4ND0 (1 insts)
Primitive MUX2ND0 (1188 insts)
Primitive MUX2D0 (731 insts)
Primitive MOAI22D0 (25 insts)
Primitive MAOI22D0 (65 insts)
Primitive MAOI222D0 (57 insts)
Primitive LHQD1 (276 insts)
Primitive LHD1 (1 insts)
Primitive IOA21D0 (153 insts)
Primitive INVD1 (248 insts)
Primitive INR4D0 (17 insts)
Primitive INR3D0 (154 insts)
Primitive INR2XD0 (8 insts)
Primitive INR2D1 (8 insts)
Primitive INR2D0 (284 insts)
Primitive IND4D1 (9 insts)
Primitive IND4D0 (41 insts)
Primitive IND3D0 (84 insts)
Primitive IND2D1 (8 insts)
Primitive IND2D0 (110 insts)
Primitive IINR4D0 (1 insts)
Primitive IAO21D1 (2 insts)
Primitive IAO21D0 (95 insts)
Primitive FILL1 (33230 insts)
Primitive FA1D0 (32 insts)
Primitive EDFQD2 (20 insts)
Primitive EDFQD1 (2456 insts)
Primitive DFQD1 (2208 insts)
Primitive DFKCNQD1 (392 insts)
Primitive DCAP (20833 insts)
Primitive CKXOR2D1 (400 insts)
Primitive CKXOR2D0 (1171 insts)
Primitive CKND2D0 (1741 insts)
Primitive CKND0 (1808 insts)
Primitive CKBD8 (3 insts)
Primitive CKBD6 (18 insts)
Primitive CKBD3 (13 insts)
Primitive CKBD24 (5 insts)
Primitive CKBD20 (5 insts)
Primitive CKBD2 (23 insts)
Primitive CKBD16 (45 insts)
Primitive CKBD1 (2 insts)
Primitive BUFFD8 (4 insts)
Primitive BUFFD6 (16 insts)
Primitive BUFFD4 (13 insts)
Primitive BUFFD3 (7 insts)
Primitive BUFFD2 (3 insts)
Primitive BUFFD16 (7 insts)
Primitive BUFFD12 (1 insts)
Primitive BUFFD1 (19 insts)
Primitive BUFFD0 (6 insts)
Primitive AOI33D0 (64 insts)
Primitive AOI32D1 (8 insts)
Primitive AOI32D0 (26 insts)
Primitive AOI31D0 (90 insts)
Primitive AOI22D1 (64 insts)
Primitive AOI22D0 (1404 insts)
Primitive AOI222D1 (1 insts)
Primitive AOI222D0 (255 insts)
Primitive AOI221D0 (130 insts)
Primitive AOI21D0 (234 insts)
Primitive AOI211D0 (40 insts)
Primitive AO33D0 (16 insts)
Primitive AO31D0 (16 insts)
Primitive AO22D0 (128 insts)
Primitive AO222D0 (24 insts)
Primitive AO21D0 (65 insts)
Primitive AN4D1 (1 insts)
Primitive AN4D0 (17 insts)
Primitive AN3XD1 (8 insts)
Primitive AN3D1 (7 insts)
Primitive AN3D0 (82 insts)
Primitive AN2D0 (325 insts)
************
<CMD> summaryReport -noHtml -outfile summaryReport.rpt
Creating directory summaryReport.
Start to collect the design information.
Build netlist information for Cell layer_controller.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generating HFO information report.
Generate no-driven nets information report.
Generating Assign Statements report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file summaryReport.rpt.
<CMD> zoomOut
<CMD> fit
<CMD> windowSelect 250.426 361.522 359.285 243.093
<CMD> zoomSelected
<CMD> zoomIn
<CMD> deselectAll
<CMD> setLayerPreference pinObj -isVisible 1
<CMD> setLayerPreference cellBlkgObj -isVisible 1
<CMD> setLayerPreference layoutObj -isVisible 1
<CMD> setLayerPreference pinObj -isVisible 0
<CMD> setLayerPreference cellBlkgObj -isVisible 0
<CMD> setLayerPreference layoutObj -isVisible 0
<CMD> setLayerPreference pinObj -isVisible 1
<CMD> setLayerPreference cellBlkgObj -isVisible 1
<CMD> setLayerPreference layoutObj -isVisible 1
<CMD> fit
<CMD> fit
<CMD> fit
<CMD> fit
<CMD> saveDesign layer_controller.enc
Redoing specifyClockTree ...
Checking spec file integrity...
**WARN: (ENCSYT-3036):	Design directory layer_controller.enc.dat exists, rename it to layer_controller.enc.dat.tmp.
If saveDesign succeeds, it will be deleted.
Writing Netlist "layer_controller.enc.dat/layer_controller.v.gz" ...
Saving clock tree spec file 'layer_controller.enc.dat/layer_controller.ctstch' ...
Saving configuration ...
Saving preference file layer_controller.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... 60 Drc markers are saved ...
Saving placement ...
*** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=1175.4M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.3 real=0:00:01.0 mem=1175.4M) ***
Writing DEF file 'layer_controller.enc.dat/layer_controller.def.gz', current time is Sun Jan 19 15:54:59 2020 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'layer_controller.enc.dat/layer_controller.def.gz' is written, current time is Sun Jan 19 15:54:59 2020 ...
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
<CMD> deselectAll
<CMD> selectInst FILLER_36968
<CMD> analyzeFloorplan -cong -effort medium -outfile analyzeFP.rpt
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 1173.5M, InitMEM = 1173.5M)
Start delay calculation (mem=1173.531M)...
delayCal using detail RC...
Delay calculation completed. (cpu=0:00:01.6 real=0:00:01.0 mem=1175.508M 0)
*** CDM Built up (cpu=0:00:02.3  real=0:00:03.0  mem= 1175.5M) ***
Slack adjustment of 0 applied on r2r_tmp.14803 path_group
Slack adjustment priority of 1 applied on r2r_tmp.14803 path group
Closing parasitic data file './layer_controller_fiCUSv_14803.rcdb.d'. 22257 times net's RC data read were performed.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 1170.8M, InitMEM = 1170.8M)
Start delay calculation (mem=1170.797M)...
*** Build Buffered Sizing Timing Model
(cpu=0:00:08.4 mem=1170.8M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:09.4 mem=1170.8M) ***
Delay calculation completed. (cpu=0:00:10.8 real=0:00:11.0 mem=1172.691M 0)
*** CDM Built up (cpu=0:00:11.6  real=0:00:12.0  mem= 1172.7M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

*summary: 134 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:12.4) ***
*** Starting "NanoPlace(TM) placement v#1 (mem=1166.7M)" ...
Options: clkGateAware ignoreScan ignoreSpare pinGuide gpeffort=fp 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=76448 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=22123 #term=81308 #term/net=3.68, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=154
stdCell: 76448 single + 0 double + 0 multi
Total standard cell length = 65.5868 (mm), area = 0.1181 (mm^2)
Core basic site is core
Average module density = 2.163.
Density for the design = 2.163.
       = stdcell_area 232205 (83594 um^2) / alloc_area 107337 (38641 um^2).
Pin Density = 0.248.
            = total # of pins 81308 / total Instance area 327934.
Identified 26 spare or floating instances, with no clusters.
Redoing specifyClockTree ...
Checking spec file integrity...
Clock gating cells inferred from clock spec file.
Iteration  1: Total net bbox = 2.428e+05 (1.05e+05 1.37e+05)
              Est.  stn bbox = 2.428e+05 (1.05e+05 1.37e+05)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 1180.8M
Iteration  2: Total net bbox = 2.428e+05 (1.05e+05 1.37e+05)
              Est.  stn bbox = 2.428e+05 (1.05e+05 1.37e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1180.8M
Iteration  3: Total net bbox = 6.138e+04 (3.12e+04 3.01e+04)
              Est.  stn bbox = 6.138e+04 (3.12e+04 3.01e+04)
              cpu = 0:00:01.6 real = 0:00:01.0 mem = 1181.6M
Iteration  4: Total net bbox = 9.717e+04 (4.92e+04 4.80e+04)
              Est.  stn bbox = 9.717e+04 (4.92e+04 4.80e+04)
              cpu = 0:00:02.2 real = 0:00:03.0 mem = 1181.6M
Iteration  5: Total net bbox = 1.336e+05 (6.85e+04 6.51e+04)
              Est.  stn bbox = 1.336e+05 (6.85e+04 6.51e+04)
              cpu = 0:00:02.0 real = 0:00:02.0 mem = 1181.6M
Iteration  6: Total net bbox = 1.621e+05 (7.80e+04 8.42e+04)
              Est.  stn bbox = 1.621e+05 (7.80e+04 8.42e+04)
              cpu = 0:00:01.8 real = 0:00:02.0 mem = 1181.6M
Iteration  7: Total net bbox = 2.235e+05 (1.10e+05 1.14e+05)
              Est.  stn bbox = 3.027e+05 (1.49e+05 1.53e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1167.1M
Iteration  8: Total net bbox = 2.235e+05 (1.10e+05 1.14e+05)
              Est.  stn bbox = 3.027e+05 (1.49e+05 1.53e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1167.1M
Iteration  9: Total net bbox = 2.335e+05 (1.19e+05 1.15e+05)
              Est.  stn bbox = 3.150e+05 (1.60e+05 1.55e+05)
              cpu = 0:00:02.8 real = 0:00:02.0 mem = 1167.1M
Iteration 10: Total net bbox = 2.335e+05 (1.19e+05 1.15e+05)
              Est.  stn bbox = 3.150e+05 (1.60e+05 1.55e+05)
              cpu = 0:00:00.0 real = 0:00:01.0 mem = 1167.1M
Iteration 11: Total net bbox = 2.300e+05 (1.18e+05 1.12e+05)
              Est.  stn bbox = 3.122e+05 (1.59e+05 1.53e+05)
              cpu = 0:00:02.8 real = 0:00:02.0 mem = 1167.1M
Iteration 12: Total net bbox = 2.300e+05 (1.18e+05 1.12e+05)
              Est.  stn bbox = 3.122e+05 (1.59e+05 1.53e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1167.1M
Iteration 13: Total net bbox = 2.213e+05 (1.13e+05 1.08e+05)
              Est.  stn bbox = 3.024e+05 (1.54e+05 1.48e+05)
              cpu = 0:00:02.1 real = 0:00:02.0 mem = 1167.1M
Iteration 14: Total net bbox = 2.213e+05 (1.13e+05 1.08e+05)
              Est.  stn bbox = 3.024e+05 (1.54e+05 1.48e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1167.1M
Iteration 15: Total net bbox = 2.428e+05 (1.32e+05 1.11e+05)
              Est.  stn bbox = 3.249e+05 (1.74e+05 1.51e+05)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 1167.1M
*** cost = 2.428e+05 (1.32e+05 1.11e+05) (cpu for global=0:00:16.1) real=0:00:17.0***
Info: 0 clock gating cells identified, 0 (on average) moved
Core Placement runtime cpu: 0:00:15.8 real: 0:00:15.0
Total net length = 2.428e+05 (1.319e+05 1.108e+05) (ext = 5.311e+04)
*** End of Placement (cpu=0:00:16.6, real=0:00:17.0, mem=1166.7M) ***
Core basic site is core
default core: bins with density >  0.75 = 56.2 % ( 225 / 400 )
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0:29, real = 0: 0:30, mem = 1166.7M **
Masterplan Timing Estimation ** WNS(ns) 0.000000, TNS(ns) 0.000000
*** Free Virtual Timing Model ...(mem=1149.0M)
*** Starting trialRoute (mem=1149.0M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -noPinGuide

Nr of prerouted/Fixed nets = 26
There are 56 nets with 1 extra space.
routingBox: (-3000 0) (716010 707600)
coreBox:    (10000 10000) (703010 697600)
Number of multi-gpin terms=2466, multi-gpins=4932, moved blk term=0/0

Phase 1a route (0:00:00.2 1154.5M):
Est net length = 3.326e+05um = 1.786e+05H + 1.540e+05V
Usage: (10.7%H 14.2%V) = (2.140e+05um 2.953e+05um) = (213381 164117)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 128 = 0 (0.00% H) + 128 (0.19% V)

Phase 1b route (0:00:00.1 1157.0M):
Usage: (10.7%H 14.2%V) = (2.135e+05um 2.953e+05um) = (212968 164114)
Overflow: 130 = 0 (0.00% H) + 130 (0.19% V)

Phase 1c route (0:00:00.1 1157.0M):
Usage: (10.7%H 14.2%V) = (2.130e+05um 2.950e+05um) = (212438 163973)
Overflow: 118 = 0 (0.00% H) + 118 (0.17% V)

Phase 1d route (0:00:00.1 1157.0M):
Usage: (10.7%H 14.2%V) = (2.130e+05um 2.950e+05um) = (212444 163976)
Overflow: 108 = 0 (0.00% H) + 108 (0.16% V)

Phase 1a-1d Overflow: 0.00% H + 0.16% V (0:00:00.6 1157.0M)


Phase 1e route (0:00:00.1 1157.5M):
Usage: (10.7%H 14.2%V) = (2.131e+05um 2.951e+05um) = (212508 164000)
Overflow: 84 = 0 (0.00% H) + 84 (0.12% V)

Phase 1f route (0:00:00.1 1157.5M):
Usage: (10.7%H 14.2%V) = (2.132e+05um 2.951e+05um) = (212583 164028)
Overflow: 50 = 0 (0.00% H) + 50 (0.07% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	0	 0.00%	1	 0.00%
 -2:	0	 0.00%	3	 0.00%
 -1:	0	 0.00%	44	 0.06%
--------------------------------------
  0:	0	 0.00%	148	 0.21%
  1:	1	 0.00%	75	 0.11%
  2:	0	 0.00%	79	 0.11%
  3:	0	 0.00%	143	 0.21%
  4:	7	 0.01%	237	 0.34%
  5:	69045	99.99%	68323	98.94%


Phase 1e-1f Overflow: 0.00% H + 0.07% V (0:00:00.2 1157.5M)

Global route (cpu=0.8s real=1.0s 1155.0M)
Phase 1l route (0:00:01.0 1150.8M):


*** After '-updateRemainTrks' operation: 

Usage: (11.3%H 15.0%V) = (2.259e+05um 3.122e+05um) = (225007 173537)
Overflow: 333 = 39 (0.06% H) + 294 (0.43% V)

Phase 1l Overflow: 0.06% H + 0.43% V (0:00:00.2 1157.5M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	8	 0.01%	60	 0.09%
 -4:	4	 0.01%	12	 0.02%
 -3:	2	 0.00%	20	 0.03%
 -2:	2	 0.00%	21	 0.03%
 -1:	4	 0.01%	41	 0.06%
--------------------------------------
  0:	4	 0.01%	52	 0.08%
  1:	2	 0.00%	93	 0.13%
  2:	4	 0.01%	113	 0.16%
  3:	3	 0.00%	183	 0.27%
  4:	9	 0.01%	242	 0.35%
  5:	69011	99.94%	68216	98.79%


*** Completed Phase 1 route (0:00:02.0 1149.0M) ***


Total length: 3.500e+05um, number of vias: 178811
M1(H) length: 4.440e+00um, number of vias: 80622
M2(V) length: 9.235e+04um, number of vias: 72053
M3(H) length: 1.362e+05um, number of vias: 17764
M4(V) length: 6.153e+04um, number of vias: 6496
M5(H) length: 3.817e+04um, number of vias: 1435
M6(V) length: 1.816e+04um, number of vias: 393
M7(H) length: 3.455e+03um, number of vias: 30
M8(V) length: 4.840e+01um, number of vias: 18
M9(H) length: 4.691e+01um, number of vias: 0
M10(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:01.7 1149.0M) ***

*** Finished all Phases (cpu=0:00:03.8 mem=1149.0M) ***
Peak Memory Usage was 1163.0M 
*** Finished trialRoute (cpu=0:00:04.0 mem=1149.0M) ***

Start to collect the design information.
Build netlist information for Cell layer_controller.
Finished collecting the design information.
************************* Analyze Floorplan **************************
    Die Area(um^2)            : 126131.47
    Core Area(um^2)           : 119128.42
    Chip Density (Counting Std Cells and MACROs and IOs): 93.598%
    Core Density (Counting Std Cells and MACROs): 99.100%
    Average utilization       : 216.334%
    Number of instance(s)     : 76448
    Number of Macro(s)        : 0
    Number of IO Pin(s)       : 603
    Number of Power Domain(s) : 0
************************* Estimation Results *************************
    Total wire length.        : 2.5567e+05
    Congestion (H).           : 0.022%
    Congestion (V).           : 0.170%
**********************************************************************
<CMD> redraw
<CMD> fit
<CMD> fit
<CMD> fit
<CMD> fit
<CMD> fit
<CMD> fit
<CMD> setLayerPreference mGrid -isVisible 1
<CMD> setLayerPreference pGrid -isVisible 1
<CMD> setLayerPreference userGrid -isVisible 1
<CMD> setLayerPreference gcell -isVisible 1
<CMD> setLayerPreference trackObj -isVisible 1
<CMD> setLayerPreference nonPrefTrackObj -isVisible 1
<CMD> setLayerPreference trackObj -isVisible 0
<CMD> setLayerPreference nonPrefTrackObj -isVisible 0
<CMD> setLayerPreference mGrid -isVisible 0
<CMD> setLayerPreference pGrid -isVisible 0
<CMD> setLayerPreference userGrid -isVisible 0
<CMD> setLayerPreference gcell -isVisible 0
<CMD> setLayerPreference pwrdm -isVisible 0
<CMD> setLayerPreference netRect -isVisible 0
<CMD> setLayerPreference substrateNoise -isVisible 0
<CMD> setLayerPreference powerNet -isVisible 0
<CMD> setLayerPreference pwrdm -isVisible 1
<CMD> setLayerPreference netRect -isVisible 1
<CMD> setLayerPreference substrateNoise -isVisible 1
<CMD> setLayerPreference powerNet -isVisible 1
<CMD> setLayerPreference bump -isVisible 0
<CMD> setLayerPreference bumpBack -isVisible 0
<CMD> setLayerPreference bumpConnect -isVisible 0
<CMD> setLayerPreference bump -isVisible 1
<CMD> setLayerPreference bumpBack -isVisible 1
<CMD> setLayerPreference bumpConnect -isVisible 1
<CMD> setLayerPreference relFPlan -isVisible 0
<CMD> setLayerPreference sdpGroup -isVisible 0
<CMD> setLayerPreference sdpConnect -isVisible 0
<CMD> setLayerPreference sizeBlkg -isVisible 0
<CMD> setLayerPreference resizeFPLine1 -isVisible 0
<CMD> setLayerPreference resizeFPLine2 -isVisible 0
<CMD> setLayerPreference congTag -isVisible 0
<CMD> setLayerPreference ioSlot -isVisible 0
<CMD> setLayerPreference overlapMacro -isVisible 0
<CMD> setLayerPreference overlapGuide -isVisible 0
<CMD> setLayerPreference overlapBlk -isVisible 0
<CMD> setLayerPreference datapath -isVisible 0
<CMD> setLayerPreference relFPlan -isVisible 1
<CMD> setLayerPreference sdpGroup -isVisible 1
<CMD> setLayerPreference sdpConnect -isVisible 1
<CMD> setLayerPreference sizeBlkg -isVisible 1
<CMD> setLayerPreference resizeFPLine1 -isVisible 1
<CMD> setLayerPreference resizeFPLine2 -isVisible 1
<CMD> setLayerPreference congTag -isVisible 1
<CMD> setLayerPreference ioSlot -isVisible 1
<CMD> setLayerPreference overlapMacro -isVisible 1
<CMD> setLayerPreference overlapGuide -isVisible 1
<CMD> setLayerPreference overlapBlk -isVisible 1
<CMD> setLayerPreference datapath -isVisible 1
<CMD> setLayerPreference allM1Cont -isVisible 0
<CMD> setLayerPreference allM1Cont -isVisible 1
<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> encMessage info 0
Reset to color id 0 for generate_neurons[0].u_neuron (neuron_0) and all their descendants.
Reset to color id 0 for generate_neurons[1].u_neuron (neuron_7) and all their descendants.
Reset to color id 0 for generate_neurons[2].u_neuron (neuron_6) and all their descendants.
Reset to color id 0 for generate_neurons[3].u_neuron (neuron_5) and all their descendants.
Reset to color id 0 for generate_neurons[4].u_neuron (neuron_4) and all their descendants.
Reset to color id 0 for generate_neurons[5].u_neuron (neuron_3) and all their descendants.
Reset to color id 0 for generate_neurons[6].u_neuron (neuron_2) and all their descendants.
Reset to color id 0 for generate_neurons[7].u_neuron (neuron_1) and all their descendants.
Reset to color id 0 for u_fwd_arbiter (arbiter) and all their descendants.
Reset to color id 0 for u_fwd_routing_engine (routing_engine) and all their descendants.
Reset to color id 0 for u_fwd_benes (benes) and all their descendants.
Free PSO.


Info (SM2C): Status of key globals:
	 MMMC-by-default flow     : 1
	 Default MMMC objs envvar : 0
	 Data portability         : 0
	 MMMC PV Emulation        : 0
	 MMMC debug               : 0
	 Init_Design flow         : 1


	 CTE SM2C global          : false
	 Reporting view filter    : false
Loading global variable file layer_controller.enc.dat/layer_controller.globals ...
**WARN: (GLOBAL-100):	Global 'timing_get_pins_of_nets_compatibility' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_multiedge_genclk_support' has become obsolete. It will be removed in the next release.
**WARN: (ENCLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCVL-346):	Module arbiter is not defined in LEF files.  It will be treated as an empty module.
**WARN: (ENCVL-346):	Module benes is not defined in LEF files.  It will be treated as an empty module.
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=312.84min, fe_mem=1078.3M) ***
**WARN: (ENCDB-2504):	Cell benes is instantiated in the Verilog netlist, but is not defined.
**WARN: (ENCDB-2504):	Cell arbiter is instantiated in the Verilog netlist, but is not defined.
Loading preference file layer_controller.enc.dat/enc.pref.tcl ...
Loading mode file layer_controller.enc.dat/layer_controller.mode ...
**WARN: (ENCEXT-2773):	Unable to find a via resistance from LEF technology file;
**WARN: (ENCEXT-2775):	Via resistance between layer M0 and M1 is assigned 4. Ohms.
**WARN: (ENCEXT-2777):	Via resistance between layer M1 and M2 is not defined in cap table, LEF value 1.5 Ohms will be used.
**WARN: (ENCEXT-2777):	Via resistance between layer M2 and M3 is not defined in cap table, LEF value 1.5 Ohms will be used.
**WARN: (ENCEXT-2777):	Via resistance between layer M3 and M4 is not defined in cap table, LEF value 1.5 Ohms will be used.
**WARN: (ENCEXT-2777):	Via resistance between layer M4 and M5 is not defined in cap table, LEF value 1.5 Ohms will be used.
**WARN: (ENCEXT-2777):	Via resistance between layer M5 and M6 is not defined in cap table, LEF value 1.5 Ohms will be used.
**WARN: (ENCEXT-2777):	Via resistance between layer M6 and M7 is not defined in cap table, LEF value 1.5 Ohms will be used.
**WARN: (ENCEXT-2777):	Via resistance between layer M7 and M8 is not defined in cap table, LEF value 0.22 Ohms will be used.
**WARN: (ENCEXT-2777):	Via resistance between layer M8 and M9 is not defined in cap table, LEF value 0.22 Ohms will be used.
**WARN: (ENCEXT-2777):	Via resistance between layer M9 and M10 is not defined in cap table, LEF value 0.041 Ohms will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M1 is not defined in cap table, LEF value 0.16 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M2 is not defined in cap table, LEF value 0.1399 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M3 is not defined in cap table, LEF value 0.1399 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M4 is not defined in cap table, LEF value 0.1399 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M5 is not defined in cap table, LEF value 0.1399 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M6 is not defined in cap table, LEF value 0.1399 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M7 is not defined in cap table, LEF value 0.1399 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M8 is not defined in cap table, LEF value 0.0218 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M9 is not defined in cap table, LEF value 0.0218 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M10 is not defined in cap table, LEF value 0.021 will be used.
**WARN: (ENCOPT-3058):	Cell tcbn65gpluswc/AN2D0 has already a dont_use attribute false.
**WARN: (ENCOPT-3058):	Cell tcbn65gpluswc/AN3D0 has already a dont_use attribute false.
**WARN: (ENCOPT-3058):	Cell tcbn65gpluswc/AN3D1 has already a dont_use attribute false.
**WARN: (ENCOPT-3058):	Cell tcbn65gpluswc/AN4D0 has already a dont_use attribute false.
**WARN: (ENCOPT-3058):	Cell tcbn65gpluswc/AN4D1 has already a dont_use attribute false.
**WARN: (ENCOPT-3058):	Cell tcbn65gpluswc/AO211D0 has already a dont_use attribute false.
**WARN: (ENCOPT-3058):	Cell tcbn65gpluswc/AO211D1 has already a dont_use attribute false.
**WARN: (ENCOPT-3058):	Cell tcbn65gpluswc/AO211D4 has already a dont_use attribute false.
**WARN: (ENCOPT-3058):	Cell tcbn65gpluswc/AO21D0 has already a dont_use attribute false.
**WARN: (ENCOPT-3058):	Cell tcbn65gpluswc/AO21D1 has already a dont_use attribute false.
**WARN: (ENCOPT-3058):	Cell tcbn65gpluswc/AO221D0 has already a dont_use attribute false.
**WARN: (ENCOPT-3058):	Cell tcbn65gpluswc/AO221D1 has already a dont_use attribute false.
**WARN: (ENCOPT-3058):	Cell tcbn65gpluswc/AO222D0 has already a dont_use attribute false.
**WARN: (ENCOPT-3058):	Cell tcbn65gpluswc/AO222D1 has already a dont_use attribute false.
**WARN: (ENCOPT-3058):	Cell tcbn65gpluswc/AO222D4 has already a dont_use attribute false.
**WARN: (ENCOPT-3058):	Cell tcbn65gpluswc/AO22D0 has already a dont_use attribute false.
**WARN: (ENCOPT-3058):	Cell tcbn65gpluswc/AO22D1 has already a dont_use attribute false.
**WARN: (ENCOPT-3058):	Cell tcbn65gpluswc/AO22D2 has already a dont_use attribute false.
**WARN: (ENCOPT-3058):	Cell tcbn65gpluswc/AO31D0 has already a dont_use attribute false.
**WARN: (ENCOPT-3058):	Cell tcbn65gpluswc/AO31D1 has already a dont_use attribute false.
**WARN: (EMS-63):	Message <ENCOPT-3058> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message
by using the setMessagLimit <number> command.
The message limit can be removed by using the unsetMessageLimit command.
Note that setting a very large number using the setMessageLimit command
or removing the message limit using the unsetMessageLimit command can
significantly increase the log file size.
To suppress a message, use suppressMessage command.
**WARN: (ENCBB-3020):	Command "elaborateBlackBlob" is obsolete. With the introduction of the Prototyping Foundation flow, the support for flexModels reduces the need for using blackblobs. Even though the blackblob feature and its related commands still work in this release, they will be removed in the next major release of the software.
loading place ...
loading route ...
**WARN: (GLOBAL-100):	Global 'timing_get_pins_of_nets_compatibility' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_multiedge_genclk_support' has become obsolete. It will be removed in the next release.
<CMD> selectObject Module {generate_neurons[3].u_neuron}
<CMD> deselectAll
<CMD> selectObject Module {generate_neurons[2].u_neuron}
<CMD> deselectAll
<CMD> selectObject Module {generate_neurons[7].u_neuron}
<CMD> deselectAll
<CMD> selectObject Module {generate_neurons[6].u_neuron}
<CMD> deselectAll
<CMD> selectObject Module {generate_neurons[1].u_neuron}
<CMD> deselectAll
<CMD> selectObject Module u_fwd_routing_engine
<CMD> setPlaceMode -fp false
<CMD> placeDesign -prePlaceOpt
*** Starting placeDesign default flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (ENCDC-1629):	The variable rdagUseDefaultDelayLimit was set to 101. This is less than the default 1000 and may result in inaccurate results for high fanout nets. To change the variable, run command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.14803 path_group
#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 1121.1M, InitMEM = 1121.1M)
Start delay calculation (mem=1121.117M)...
Initializing multi-corner resistance tables ...
Delay calculation completed. (cpu=0:00:02.4 real=0:00:02.0 mem=1123.012M 0)
*** CDM Built up (cpu=0:00:02.7  real=0:00:03.0  mem= 1123.0M) ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

*summary: 134 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.7) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
*** Starting "NanoPlace(TM) placement v#1 (mem=1125.1M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:08.9 mem=1125.1M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:09.8 mem=1125.1M) ***
Options: timingDriven clkGateAware ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
***Info:set default view from current views (1 active views)****
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (ENCEXT-2773):	Unable to find a via resistance from LEF technology file;
**WARN: (ENCEXT-2775):	Via resistance between layer M0 and M1 is assigned 4. Ohms.
**WARN: (ENCEXT-2777):	Via resistance between layer M1 and M2 is not defined in cap table, LEF value 1.5 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M2 and M3 is not defined in cap table, LEF value 1.5 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M3 and M4 is not defined in cap table, LEF value 1.5 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M4 and M5 is not defined in cap table, LEF value 1.5 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M5 and M6 is not defined in cap table, LEF value 1.5 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M6 and M7 is not defined in cap table, LEF value 1.5 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M7 and M8 is not defined in cap table, LEF value 0.22 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M8 and M9 is not defined in cap table, LEF value 0.22 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M9 and M10 is not defined in cap table, LEF value 0.041 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M1 is not defined in cap table, LEF value 0.16 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M2 is not defined in cap table, LEF value 0.1399 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M3 is not defined in cap table, LEF value 0.1399 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M4 is not defined in cap table, LEF value 0.1399 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M5 is not defined in cap table, LEF value 0.1399 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M6 is not defined in cap table, LEF value 0.1399 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M7 is not defined in cap table, LEF value 0.1399 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M8 is not defined in cap table, LEF value 0.0218 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M9 is not defined in cap table, LEF value 0.0218 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M10 is not defined in cap table, LEF value 0.021 will be used.
Summary of Active RC-Corners : 
 
 Analysis View: worst_analysis
    RC-Corner Name        : rc
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
CTE reading timing constraint file 'layer_controller.enc.dat/mmmc/modes/constraint/constraint.sdc' ...
Number of path exceptions in the constraint file = 1
Number of paths exceptions after getting compressed = 1
INFO (CTE): constraints read successfully
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD12 BUFFD16 BUFFD3 BUFFD4 BUFFD6 BUFFD8 CKBD1 CKBD0 CKBD2 CKBD12 CKBD16 CKBD3 CKBD4 CKBD6 CKBD8
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND12 CKND16 CKND3 CKND4 CKND6 CKND8 INVD1 INVD0 INVD2 INVD12 INVD16 INVD3 INVD4 INVD6 INVD8
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified usable delay cells: 9
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
#std cell=76448 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=22123 #term=81382 #term/net=3.68, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=154
stdCell: 76448 single + 0 double + 0 multi
Total standard cell length = 65.5868 (mm), area = 0.1181 (mm^2)
Core basic site is core
Average module density = 2.163.
Density for the design = 2.163.
       = stdcell_area 232205 (83594 um^2) / alloc_area 107337 (38641 um^2).
Pin Density = 0.248.
            = total # of pins 81382 / total Instance area 327934.
Identified 26 spare or floating instances, with no clusters.
Redoing specifyClockTree ...
Checking spec file integrity...
Clock gating cells inferred from clock spec file.
Iteration  1: Total net bbox = 2.428e+05 (1.05e+05 1.37e+05)
              Est.  stn bbox = 2.428e+05 (1.05e+05 1.37e+05)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 1140.1M
Iteration  2: Total net bbox = 2.428e+05 (1.05e+05 1.37e+05)
              Est.  stn bbox = 2.428e+05 (1.05e+05 1.37e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1140.1M
Iteration  3: Total net bbox = 6.109e+04 (3.11e+04 3.00e+04)
              Est.  stn bbox = 6.109e+04 (3.11e+04 3.00e+04)
              cpu = 0:00:01.9 real = 0:00:02.0 mem = 1141.0M
Iteration  4: Total net bbox = 9.715e+04 (4.93e+04 4.79e+04)
              Est.  stn bbox = 9.715e+04 (4.93e+04 4.79e+04)
              cpu = 0:00:02.6 real = 0:00:03.0 mem = 1141.0M
Iteration  5: Total net bbox = 1.296e+05 (6.67e+04 6.29e+04)
              Est.  stn bbox = 1.296e+05 (6.67e+04 6.29e+04)
              cpu = 0:00:02.8 real = 0:00:02.0 mem = 1141.0M
Iteration  6: Total net bbox = 1.532e+05 (7.56e+04 7.75e+04)
              Est.  stn bbox = 1.532e+05 (7.56e+04 7.75e+04)
              cpu = 0:00:03.3 real = 0:00:03.0 mem = 1141.0M
Iteration  7: Total net bbox = 2.148e+05 (1.08e+05 1.07e+05)
              Est.  stn bbox = 2.927e+05 (1.47e+05 1.46e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1126.6M
Iteration  8: Total net bbox = 2.148e+05 (1.08e+05 1.07e+05)
              Est.  stn bbox = 2.927e+05 (1.47e+05 1.46e+05)
              cpu = 0:00:06.5 real = 0:00:07.0 mem = 1126.5M
Iteration  9: Total net bbox = 2.206e+05 (1.12e+05 1.08e+05)
              Est.  stn bbox = 3.003e+05 (1.52e+05 1.48e+05)
              cpu = 0:00:04.6 real = 0:00:04.0 mem = 1125.0M
Iteration 10: Total net bbox = 2.206e+05 (1.12e+05 1.08e+05)
              Est.  stn bbox = 3.003e+05 (1.52e+05 1.48e+05)
              cpu = 0:00:05.3 real = 0:00:06.0 mem = 1124.9M
Iteration 11: Total net bbox = 2.482e+05 (1.25e+05 1.23e+05)
              Est.  stn bbox = 3.343e+05 (1.69e+05 1.65e+05)
              cpu = 0:00:07.1 real = 0:00:07.0 mem = 1125.0M
Iteration 12: Total net bbox = 2.482e+05 (1.25e+05 1.23e+05)
              Est.  stn bbox = 3.343e+05 (1.69e+05 1.65e+05)
              cpu = 0:00:07.8 real = 0:00:09.0 mem = 1124.9M
Iteration 13: Total net bbox = 2.572e+05 (1.30e+05 1.27e+05)
              Est.  stn bbox = 3.452e+05 (1.75e+05 1.71e+05)
              cpu = 0:00:06.4 real = 0:00:06.0 mem = 1125.0M
Iteration 14: Total net bbox = 2.572e+05 (1.30e+05 1.27e+05)
              Est.  stn bbox = 3.452e+05 (1.75e+05 1.71e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1125.0M
Iteration 15: Total net bbox = 2.339e+05 (1.24e+05 1.10e+05)
              Est.  stn bbox = 3.168e+05 (1.67e+05 1.50e+05)
              cpu = 0:00:08.6 real = 0:00:09.0 mem = 1125.1M
Iteration 16: Total net bbox = 2.432e+05 (1.31e+05 1.12e+05)
              Est.  stn bbox = 3.267e+05 (1.74e+05 1.52e+05)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1125.1M
*** cost = 2.432e+05 (1.31e+05 1.12e+05) (cpu for global=0:00:58.0) real=0:00:59.0***
Info: 0 clock gating cells identified, 0 (on average) moved
Core Placement runtime cpu: 0:00:36.9 real: 0:00:36.0
Core basic site is core
[CPU] RefinePlace/CRLP Init cpu time 0:00:00.0.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:01:22, Real Time = 0:01:22
[CPU] RefinePlace/preRPlace cpu time 0:01:22.
move report: preRPlace moves 19666 insts, mean move: 22.47 um, max move: 372.60 um
	max move on inst (generate_neurons[5].u_neuron/u_neuron/fma_aligner_adder_i/fma_lza_i/U157): (138.20, 24.80) --> (87.80, 347.00)
[CPU] RefinePlace/Legalization cpu time: 0:00:00.0
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'generate_neurons[3].u_neuron/u_neuron/fma_aligner_adder_i/fma_lza_i/U146' (Cell CKND0).
Type 'man ENCSP-2020' for more detail.
257 out of 19854 have not processed
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'generate_neurons[3].u_neuron/u_neuron/fma_aligner_adder_i/fma_lza_i/U138' (Cell CKND0).
Type 'man ENCSP-2020' for more detail.
256 out of 19854 have not processed
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'generate_neurons[3].u_neuron/u_neuron/fma_aligner_adder_i/U1027' (Cell CKND0).
Type 'man ENCSP-2020' for more detail.
255 out of 19854 have not processed
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'generate_neurons[4].u_neuron/u_neuron/fma_aligner_adder_i/srl_62/U6' (Cell INVD1).
Type 'man ENCSP-2020' for more detail.
254 out of 19854 have not processed
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'generate_neurons[4].u_neuron/u_neuron/fma_mult_tree_i/U543' (Cell CKND0).
Type 'man ENCSP-2020' for more detail.
253 out of 19854 have not processed
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'generate_neurons[7].u_neuron/u_neuron/fma_aligner_adder_i/fma_lza_i/U171' (Cell CKND0).
Type 'man ENCSP-2020' for more detail.
252 out of 19854 have not processed
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'generate_neurons[7].u_neuron/u_neuron/fma_aligner_adder_i/U1004' (Cell CKND0).
Type 'man ENCSP-2020' for more detail.
251 out of 19854 have not processed
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'generate_neurons[4].u_neuron/u_neuron/fma_aligner_adder_i/U1078' (Cell CKND0).
Type 'man ENCSP-2020' for more detail.
250 out of 19854 have not processed
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'generate_neurons[7].u_neuron/u_neuron/fma_aligner_adder_i/U1063' (Cell CKND0).
Type 'man ENCSP-2020' for more detail.
249 out of 19854 have not processed
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'generate_neurons[7].u_neuron/u_neuron/fma_aligner_adder_i/U1015' (Cell CKND0).
Type 'man ENCSP-2020' for more detail.
248 out of 19854 have not processed
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'u_fwd_routing_engine/U813' (Cell CKND0).
Type 'man ENCSP-2020' for more detail.
247 out of 19854 have not processed
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'generate_neurons[3].u_neuron/u_neuron/fma_aligner_adder_i/fma_lza_i/U171' (Cell CKND0).
Type 'man ENCSP-2020' for more detail.
246 out of 19854 have not processed
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'u_fwd_routing_engine/U736' (Cell CKND0).
Type 'man ENCSP-2020' for more detail.
245 out of 19854 have not processed
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'generate_neurons[7].u_neuron/u_neuron/fma_aligner_adder_i/fma_lza_i/U186' (Cell CKND0).
Type 'man ENCSP-2020' for more detail.
244 out of 19854 have not processed
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'generate_neurons[3].u_neuron/u_neuron/fma_aligner_adder_i/U1001' (Cell CKND0).
Type 'man ENCSP-2020' for more detail.
243 out of 19854 have not processed
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'generate_neurons[4].u_neuron/u_neuron/fma_aligner_adder_i/U1091' (Cell CKND0).
Type 'man ENCSP-2020' for more detail.
242 out of 19854 have not processed
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'generate_neurons[4].u_neuron/u_neuron/fma_aligner_adder_i/srl_62/U26' (Cell INVD1).
Type 'man ENCSP-2020' for more detail.
241 out of 19854 have not processed
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'generate_neurons[7].u_neuron/u_neuron/fma_aligner_adder_i/U1022' (Cell CKND0).
Type 'man ENCSP-2020' for more detail.
240 out of 19854 have not processed
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'generate_neurons[3].u_neuron/u_neuron/fma_aligner_adder_i/U1004' (Cell CKND0).
Type 'man ENCSP-2020' for more detail.
239 out of 19854 have not processed
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 9.732e+05 = 3.712e+05 H + 6.020e+05 V
wire length = 8.563e+05 = 3.360e+05 H + 5.203e+05 V
Placement tweakage ends.
move report: tweak moves 13785 insts, mean move: 14.59 um, max move: 481.60 um
	max move on inst (u_fwd_routing_engine/U570): (350.60, 14.00) --> (191.20, 336.20)
[CPU] RefinePlace/TweakPlacement cpu time: 0:00:00.9 
Redoing specifyClockTree ...
Checking spec file integrity...
Clock gating cells inferred from clock spec file.
Wire length optimization begins.
Wire length optimization ends. (0:00:02.0)
move report: xdp moves 6554 insts, mean move: 6.15 um, max move: 71.40 um
	max move on inst (generate_neurons[0].u_neuron/u_neuron/fma_mult_tree_i/U227): (41.60, 8.60) --> (29.60, 68.00)
[CPU] RefinePlace/WireLenOpt cpu time: 0:00:02.6 
[CPU] RefinePlace/Legalization cpu time: 0:00:00.0
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'generate_neurons[7].u_neuron/u_neuron/fma_aligner_adder_i/U1052' (Cell CKND0).
Type 'man ENCSP-2020' for more detail.
158 out of 19854 have not processed
**WARN: (EMS-63):	Message <ENCSP-2020> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message
by using the setMessagLimit <number> command.
The message limit can be removed by using the unsetMessageLimit command.
Note that setting a very large number using the setMessageLimit command
or removing the message limit using the unsetMessageLimit command can
significantly increase the log file size.
To suppress a message, use suppressMessage command.
157 out of 19854 have not processed
156 out of 19854 have not processed
155 out of 19854 have not processed
154 out of 19854 have not processed
153 out of 19854 have not processed
152 out of 19854 have not processed
151 out of 19854 have not processed
150 out of 19854 have not processed
149 out of 19854 have not processed
148 out of 19854 have not processed
147 out of 19854 have not processed
146 out of 19854 have not processed
145 out of 19854 have not processed
144 out of 19854 have not processed
143 out of 19854 have not processed
142 out of 19854 have not processed
141 out of 19854 have not processed
140 out of 19854 have not processed
**ERROR: (ENCSP-2021):	Could not legalize <417> instances in the design.
move report: rPlace moves 383 insts, mean move: 65.10 um, max move: 602.60 um
	max move on inst (u_fwd_routing_engine/U673): (338.20, 33.80) --> (48.80, 347.00)
move report: overall moves 19694 insts, mean move: 24.66 um, max move: 620.60 um
	max move on inst (u_fwd_routing_engine/U843): (336.80, 21.20) --> (42.00, 347.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       620.60 um
  inst (u_fwd_routing_engine/U843) with max move: (336.8, 21.2) -> (42, 347)
  mean    (X+Y) =        24.66 um
Total instances flipped for WireLenOpt: 10630
Total instances flipped, including legalization: 111
Total instances moved : 19694
*** cpu=0:01:28   mem=1093.3M  mem(used)=0.5M***
[CPU] RefinePlace/total cpu time 0:01:28.
Total net length = 8.691e+05 (3.551e+05 5.139e+05) (ext = 5.343e+04)
*** End of Placement (cpu=0:02:40, real=0:02:44, mem=1092.8M) ***
Core basic site is core
default core: bins with density >  0.75 = 51.8 % ( 207 / 400 )
*** Free Virtual Timing Model ...(mem=1092.8M)
Starting IO pin assignment...
Completed IO pin assignment.
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (ENCEXT-2773):	Unable to find a via resistance from LEF technology file;
**WARN: (ENCEXT-2775):	Via resistance between layer M0 and M1 is assigned 4. Ohms.
**WARN: (ENCEXT-2777):	Via resistance between layer M1 and M2 is not defined in cap table, LEF value 1.5 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M2 and M3 is not defined in cap table, LEF value 1.5 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M3 and M4 is not defined in cap table, LEF value 1.5 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M4 and M5 is not defined in cap table, LEF value 1.5 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M5 and M6 is not defined in cap table, LEF value 1.5 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M6 and M7 is not defined in cap table, LEF value 1.5 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M7 and M8 is not defined in cap table, LEF value 0.22 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M8 and M9 is not defined in cap table, LEF value 0.22 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M9 and M10 is not defined in cap table, LEF value 0.041 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M1 is not defined in cap table, LEF value 0.16 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M2 is not defined in cap table, LEF value 0.1399 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M3 is not defined in cap table, LEF value 0.1399 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M4 is not defined in cap table, LEF value 0.1399 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M5 is not defined in cap table, LEF value 0.1399 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M6 is not defined in cap table, LEF value 0.1399 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M7 is not defined in cap table, LEF value 0.1399 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M8 is not defined in cap table, LEF value 0.0218 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M9 is not defined in cap table, LEF value 0.0218 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M10 is not defined in cap table, LEF value 0.021 will be used.
Summary of Active RC-Corners : 
 
 Analysis View: worst_analysis
    RC-Corner Name        : rc
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
CTE reading timing constraint file 'layer_controller.enc.dat/mmmc/modes/constraint/constraint.sdc' ...
Number of path exceptions in the constraint file = 1
Number of paths exceptions after getting compressed = 1
INFO (CTE): constraints read successfully
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD12 BUFFD16 BUFFD3 BUFFD4 BUFFD6 BUFFD8 CKBD1 CKBD0 CKBD2 CKBD12 CKBD16 CKBD3 CKBD4 CKBD6 CKBD8
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND12 CKND16 CKND3 CKND4 CKND6 CKND8 INVD1 INVD0 INVD2 INVD12 INVD16 INVD3 INVD4 INVD6 INVD8
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified usable delay cells: 9
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
***Info:reseting back to current views is done ****
**WARN: (ENCSP-9025):	No scan chain specified/traced.
Starting congestion repair ...
*** Starting trialRoute (mem=1093.3M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 56 nets with 1 extra space.
routingBox: (-3000 0) (716010 707600)
coreBox:    (10000 10000) (703010 697600)
Number of multi-gpin terms=2553, multi-gpins=5106, moved blk term=0/0

Phase 1a route (0:00:00.2 1102.8M):
Est net length = 9.877e+05um = 4.158e+05H + 5.719e+05V
Usage: (22.7%H 34.3%V) = (4.551e+05um 7.118e+05um) = (453194 395528)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 262 = 1 (0.00% H) + 261 (0.38% V)

Phase 1b route (0:00:00.1 1105.3M):
Usage: (22.7%H 34.3%V) = (4.541e+05um 7.118e+05um) = (452234 395526)
Overflow: 34 = 0 (0.00% H) + 34 (0.05% V)

Phase 1c route (0:00:00.1 1105.3M):
Usage: (22.6%H 34.3%V) = (4.533e+05um 7.118e+05um) = (451481 395517)
Overflow: 27 = 0 (0.00% H) + 27 (0.04% V)

Phase 1d route (0:00:00.1 1105.3M):
Usage: (22.6%H 34.3%V) = (4.534e+05um 7.118e+05um) = (451501 395530)
Overflow: 6 = 0 (0.00% H) + 6 (0.01% V)

Phase 1a-1d Overflow: 0.00% H + 0.01% V (0:00:00.6 1105.3M)


Phase 1e route (0:00:00.1 1106.0M):
Usage: (22.6%H 34.3%V) = (4.534e+05um 7.118e+05um) = (451498 395530)
Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)

Phase 1f route (0:00:00.1 1106.0M):
Usage: (22.6%H 34.3%V) = (4.534e+05um 7.118e+05um) = (451500 395531)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	104	 0.15%
  1:	0	 0.00%	388	 0.56%
  2:	2	 0.00%	843	 1.22%
  3:	6	 0.01%	1342	 1.94%
  4:	43	 0.06%	2163	 3.13%
  5:	69002	99.93%	64213	92.99%


Phase 1e-1f Overflow: 0.00% H + 0.00% V (0:00:00.2 1106.0M)

Global route (cpu=0.7s real=1.0s 1103.5M)
Phase 1l route (0:00:01.0 1099.3M):


*** After '-updateRemainTrks' operation: 

Usage: (23.7%H 36.3%V) = (4.758e+05um 7.539e+05um) = (473143 418941)
Overflow: 127 = 1 (0.00% H) + 126 (0.18% V)

Phase 1l Overflow: 0.00% H + 0.18% V (0:00:00.2 1106.0M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	0	 0.00%	1	 0.00%
 -3:	0	 0.00%	2	 0.00%
 -2:	0	 0.00%	23	 0.03%
 -1:	1	 0.00%	88	 0.13%
--------------------------------------
  0:	1	 0.00%	341	 0.49%
  1:	18	 0.03%	737	 1.07%
  2:	22	 0.03%	1194	 1.73%
  3:	24	 0.03%	1734	 2.51%
  4:	46	 0.07%	2392	 3.46%
  5:	68941	99.84%	62541	90.57%


*** Completed Phase 1 route (0:00:01.9 1097.3M) ***


Total length: 1.006e+06um, number of vias: 205045
M1(H) length: 1.032e+01um, number of vias: 81224
M2(V) length: 1.807e+05um, number of vias: 78478
M3(H) length: 2.421e+05um, number of vias: 27030
M4(V) length: 2.095e+05um, number of vias: 11284
M5(H) length: 1.404e+05um, number of vias: 5428
M6(V) length: 1.866e+05um, number of vias: 1151
M7(H) length: 3.436e+04um, number of vias: 390
M8(V) length: 1.111e+04um, number of vias: 41
M9(H) length: 2.710e+02um, number of vias: 19
M10(V) length: 9.056e+02um
*** Completed Phase 2 route (0:00:01.6 1097.4M) ***

*** Finished all Phases (cpu=0:00:03.6 mem=1097.4M) ***
Peak Memory Usage was 1111.5M 
*** Finished trialRoute (cpu=0:00:03.8 mem=1097.4M) ***

CongRepair Bin Grid Size (width, height) = ( default_value , default_value )
Trial Route Overflow 0.001448(H) 0.182456(V).
Skipped repairing congestion.
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 2:50, real = 0: 2:54, mem = 1097.4M **
<CMD> deselectAll
<CMD> loadWorkspace -name Floorplan
<CMD> uiSetTool flightline
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> setDrawView ameba
<CMD> fit
<CMD> fit
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomIn
<CMD> zoomIn
<CMD> zoomIn
<CMD> fit
<CMD> zoomSelected
<CMD> zoomSelected
<CMD> zoomSelected
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> setDrawView ameba
<CMD> uiSetTool util
<CMD> uiSetTool flightline
SGN Version 10.10-p110 (04-Aug-2011) (64 bit executable)
Loading TOP (layer_controller)
Traverse HInst (layer_controller)
*** End open schematic (cpu=0:00:01.4, mem=1109.0M (11.6M)) ***
SGN Version 10.10-p110 (04-Aug-2011) (64 bit executable)
Loading TOP (layer_controller)
Traverse HInst (layer_controller)
*** End open schematic (cpu=0:00:01.0, mem=1110.0M (1.4M)) ***
<CMD> setDrawView place
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> fit
<CMD> fit
<CMD> zoomOut
<CMD> zoomIn
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> setDrawView ameba
<CMD> set init_verilog ../../ann_host_controller/synthesized/host_controller.v
<CMD> set init_top_cell host_controller
<CMD> create_library_set -name worst_case\
   -timing\
    [list /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib]
<CMD> create_rc_corner -name rc\
   -preRoute_res 1\
   -postRoute_res 1\
   -preRoute_cap 1\
   -postRoute_cap 1\
   -postRoute_xcap 1\
   -preRoute_clkres 0\
   -preRoute_clkcap 0\
   -T 25
<CMD> create_delay_corner -name worst_corner\
   -library_set worst_case\
   -rc_corner rc
<CMD> create_constraint_mode -name constraint\
   -sdc_files\
    [list layer_controller.enc.dat/mmmc/modes/constraint/constraint.sdc]
<CMD> create_analysis_view -name worst_analysis -constraint_mode constraint -delay_corner worst_corner
<CMD> set_analysis_view -setup [list worst_analysis] -hold [list worst_analysis]
<CMD> init_design
**WARN: (ENCSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.

*** Memory Usage v#1 (Current mem = 1109.820M, initial mem = 62.922M) ***
--- Ending "Encounter" (totcpu=10:50:15, real=149:30:01, mem=1109.8M) ---
