|LCD_SerialReceiver
SDX => ParityCheck:ParityCheck_U0.data
SDX => LCD_SerialReceiver_ShiftRegister:LCD_SerialReceiver_ShiftRegister_U0.data
SCLK => ParityCheck:ParityCheck_U0.clk
SCLK => Counter:Counter_U0.clk
SCLK => LCD_SerialReceiver_ShiftRegister:LCD_SerialReceiver_ShiftRegister_U0.clk
SS => SerialControl:SerialControl_U0.enRX
accept => SerialControl:SerialControl_U0.accept
Reset => SerialControl:SerialControl_U0.Reset
Reset => LCD_SerialReceiver_ShiftRegister:LCD_SerialReceiver_ShiftRegister_U0.reset
clk => SerialControl:SerialControl_U0.clk
D[0] <= LCD_SerialReceiver_ShiftRegister:LCD_SerialReceiver_ShiftRegister_U0.D[0]
D[1] <= LCD_SerialReceiver_ShiftRegister:LCD_SerialReceiver_ShiftRegister_U0.D[1]
D[2] <= LCD_SerialReceiver_ShiftRegister:LCD_SerialReceiver_ShiftRegister_U0.D[2]
D[3] <= LCD_SerialReceiver_ShiftRegister:LCD_SerialReceiver_ShiftRegister_U0.D[3]
D[4] <= LCD_SerialReceiver_ShiftRegister:LCD_SerialReceiver_ShiftRegister_U0.D[4]
D[5] <= LCD_SerialReceiver_ShiftRegister:LCD_SerialReceiver_ShiftRegister_U0.D[5]
D[6] <= LCD_SerialReceiver_ShiftRegister:LCD_SerialReceiver_ShiftRegister_U0.D[6]
D[7] <= LCD_SerialReceiver_ShiftRegister:LCD_SerialReceiver_ShiftRegister_U0.D[7]
D[8] <= LCD_SerialReceiver_ShiftRegister:LCD_SerialReceiver_ShiftRegister_U0.D[8]
DXval <= SerialControl:SerialControl_U0.DXval


|LCD_SerialReceiver|SerialControl:SerialControl_U0
Reset => CurrentState~3.DATAIN
clk => CurrentState~1.DATAIN
enRX => GenerateNextState.IN0
accept => Selector0.IN3
accept => GenerateNextState.IN1
accept => Selector3.IN1
dFlag => Selector2.IN3
dFlag => Selector1.IN2
pFlag => NextState.OUTPUTSELECT
pFlag => NextState.OUTPUTSELECT
pFlag => Selector2.IN1
RXerror => NextState.DATAB
RXerror => NextState.DATAB
wr <= wr.DB_MAX_OUTPUT_PORT_TYPE
init <= init.DB_MAX_OUTPUT_PORT_TYPE
DXval <= DXval.DB_MAX_OUTPUT_PORT_TYPE


|LCD_SerialReceiver|ParityCheck:ParityCheck_U0
data => ParityCheck_Counter:ParityCheckCounter_U0.data
init => ParityCheck_Counter:ParityCheckCounter_U0.init
clk => ParityCheck_Counter:ParityCheckCounter_U0.clk
err <= ParityCheck_Counter:ParityCheckCounter_U0.err


|LCD_SerialReceiver|ParityCheck:ParityCheck_U0|ParityCheck_Counter:ParityCheckCounter_U0
init => ParityCheck_Counter_Reg:ParityCheck_Counter_Reg_U0.Reset
data => ParityCheck_Counter_Adder:ParityCheck_Counter_Adder_U0.B[0]
clk => ParityCheck_Counter_Reg:ParityCheck_Counter_Reg_U0.clk
err <= ParityCheck_Counter_Reg:ParityCheck_Counter_Reg_U0.Q[0]


|LCD_SerialReceiver|ParityCheck:ParityCheck_U0|ParityCheck_Counter:ParityCheckCounter_U0|ParityCheck_Counter_Adder:ParityCheck_Counter_Adder_U0
A[0] => ParityCheck_Counter_Adder_FullAdder:ParityCheck_Counter_Adder_FullAdder_U0.A
A[1] => ParityCheck_Counter_Adder_FullAdder:ParityCheck_Counter_Adder_FullAdder_U1.A
A[2] => ParityCheck_Counter_Adder_FullAdder:ParityCheck_Counter_Adder_FullAdder_U2.A
A[3] => ParityCheck_Counter_Adder_FullAdder:ParityCheck_Counter_Adder_FullAdder_U3.A
B[0] => ParityCheck_Counter_Adder_FullAdder:ParityCheck_Counter_Adder_FullAdder_U0.B
B[1] => ParityCheck_Counter_Adder_FullAdder:ParityCheck_Counter_Adder_FullAdder_U1.B
B[2] => ParityCheck_Counter_Adder_FullAdder:ParityCheck_Counter_Adder_FullAdder_U2.B
B[3] => ParityCheck_Counter_Adder_FullAdder:ParityCheck_Counter_Adder_FullAdder_U3.B
CYi => ParityCheck_Counter_Adder_FullAdder:ParityCheck_Counter_Adder_FullAdder_U0.CYi
S[0] <= ParityCheck_Counter_Adder_FullAdder:ParityCheck_Counter_Adder_FullAdder_U0.R
S[1] <= ParityCheck_Counter_Adder_FullAdder:ParityCheck_Counter_Adder_FullAdder_U1.R
S[2] <= ParityCheck_Counter_Adder_FullAdder:ParityCheck_Counter_Adder_FullAdder_U2.R
S[3] <= ParityCheck_Counter_Adder_FullAdder:ParityCheck_Counter_Adder_FullAdder_U3.R
C4 <= ParityCheck_Counter_Adder_FullAdder:ParityCheck_Counter_Adder_FullAdder_U3.CyOut


|LCD_SerialReceiver|ParityCheck:ParityCheck_U0|ParityCheck_Counter:ParityCheckCounter_U0|ParityCheck_Counter_Adder:ParityCheck_Counter_Adder_U0|ParityCheck_Counter_Adder_FullAdder:ParityCheck_Counter_Adder_FullAdder_U0
A => R.IN0
A => CyOut.IN0
B => R.IN1
B => CyOut.IN1
CYi => R.IN1
CYi => CyOut.IN1
R <= R.DB_MAX_OUTPUT_PORT_TYPE
CyOut <= CyOut.DB_MAX_OUTPUT_PORT_TYPE


|LCD_SerialReceiver|ParityCheck:ParityCheck_U0|ParityCheck_Counter:ParityCheckCounter_U0|ParityCheck_Counter_Adder:ParityCheck_Counter_Adder_U0|ParityCheck_Counter_Adder_FullAdder:ParityCheck_Counter_Adder_FullAdder_U1
A => R.IN0
A => CyOut.IN0
B => R.IN1
B => CyOut.IN1
CYi => R.IN1
CYi => CyOut.IN1
R <= R.DB_MAX_OUTPUT_PORT_TYPE
CyOut <= CyOut.DB_MAX_OUTPUT_PORT_TYPE


|LCD_SerialReceiver|ParityCheck:ParityCheck_U0|ParityCheck_Counter:ParityCheckCounter_U0|ParityCheck_Counter_Adder:ParityCheck_Counter_Adder_U0|ParityCheck_Counter_Adder_FullAdder:ParityCheck_Counter_Adder_FullAdder_U2
A => R.IN0
A => CyOut.IN0
B => R.IN1
B => CyOut.IN1
CYi => R.IN1
CYi => CyOut.IN1
R <= R.DB_MAX_OUTPUT_PORT_TYPE
CyOut <= CyOut.DB_MAX_OUTPUT_PORT_TYPE


|LCD_SerialReceiver|ParityCheck:ParityCheck_U0|ParityCheck_Counter:ParityCheckCounter_U0|ParityCheck_Counter_Adder:ParityCheck_Counter_Adder_U0|ParityCheck_Counter_Adder_FullAdder:ParityCheck_Counter_Adder_FullAdder_U3
A => R.IN0
A => CyOut.IN0
B => R.IN1
B => CyOut.IN1
CYi => R.IN1
CYi => CyOut.IN1
R <= R.DB_MAX_OUTPUT_PORT_TYPE
CyOut <= CyOut.DB_MAX_OUTPUT_PORT_TYPE


|LCD_SerialReceiver|ParityCheck:ParityCheck_U0|ParityCheck_Counter:ParityCheckCounter_U0|ParityCheck_Counter_Reg:ParityCheck_Counter_Reg_U0
D[0] => ParityCheck_Counter_Reg_FFD:ParityCheck_Counter_Reg_FFD_U3.D
D[1] => ParityCheck_Counter_Reg_FFD:ParityCheck_Counter_Reg_FFD_U2.D
D[2] => ParityCheck_Counter_Reg_FFD:ParityCheck_Counter_Reg_FFD_U1.D
D[3] => ParityCheck_Counter_Reg_FFD:ParityCheck_Counter_Reg_FFD_U0.D
clk => ParityCheck_Counter_Reg_FFD:ParityCheck_Counter_Reg_FFD_U0.clk
clk => ParityCheck_Counter_Reg_FFD:ParityCheck_Counter_Reg_FFD_U1.clk
clk => ParityCheck_Counter_Reg_FFD:ParityCheck_Counter_Reg_FFD_U2.clk
clk => ParityCheck_Counter_Reg_FFD:ParityCheck_Counter_Reg_FFD_U3.clk
E => ParityCheck_Counter_Reg_FFD:ParityCheck_Counter_Reg_FFD_U0.EN
E => ParityCheck_Counter_Reg_FFD:ParityCheck_Counter_Reg_FFD_U1.EN
E => ParityCheck_Counter_Reg_FFD:ParityCheck_Counter_Reg_FFD_U2.EN
E => ParityCheck_Counter_Reg_FFD:ParityCheck_Counter_Reg_FFD_U3.EN
Reset => ParityCheck_Counter_Reg_FFD:ParityCheck_Counter_Reg_FFD_U0.Reset
Reset => ParityCheck_Counter_Reg_FFD:ParityCheck_Counter_Reg_FFD_U1.Reset
Reset => ParityCheck_Counter_Reg_FFD:ParityCheck_Counter_Reg_FFD_U2.Reset
Reset => ParityCheck_Counter_Reg_FFD:ParityCheck_Counter_Reg_FFD_U3.Reset
Q[0] <= ParityCheck_Counter_Reg_FFD:ParityCheck_Counter_Reg_FFD_U3.Q
Q[1] <= ParityCheck_Counter_Reg_FFD:ParityCheck_Counter_Reg_FFD_U2.Q
Q[2] <= ParityCheck_Counter_Reg_FFD:ParityCheck_Counter_Reg_FFD_U1.Q
Q[3] <= ParityCheck_Counter_Reg_FFD:ParityCheck_Counter_Reg_FFD_U0.Q


|LCD_SerialReceiver|ParityCheck:ParityCheck_U0|ParityCheck_Counter:ParityCheckCounter_U0|ParityCheck_Counter_Reg:ParityCheck_Counter_Reg_U0|ParityCheck_Counter_Reg_FFD:ParityCheck_Counter_Reg_FFD_U0
clk => Q~reg0.CLK
Reset => Q~reg0.ACLR
Reset => Q.IN0
SET => Q.IN1
D => Q~reg0.DATAIN
EN => Q~reg0.ENA
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LCD_SerialReceiver|ParityCheck:ParityCheck_U0|ParityCheck_Counter:ParityCheckCounter_U0|ParityCheck_Counter_Reg:ParityCheck_Counter_Reg_U0|ParityCheck_Counter_Reg_FFD:ParityCheck_Counter_Reg_FFD_U1
clk => Q~reg0.CLK
Reset => Q~reg0.ACLR
Reset => Q.IN0
SET => Q.IN1
D => Q~reg0.DATAIN
EN => Q~reg0.ENA
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LCD_SerialReceiver|ParityCheck:ParityCheck_U0|ParityCheck_Counter:ParityCheckCounter_U0|ParityCheck_Counter_Reg:ParityCheck_Counter_Reg_U0|ParityCheck_Counter_Reg_FFD:ParityCheck_Counter_Reg_FFD_U2
clk => Q~reg0.CLK
Reset => Q~reg0.ACLR
Reset => Q.IN0
SET => Q.IN1
D => Q~reg0.DATAIN
EN => Q~reg0.ENA
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LCD_SerialReceiver|ParityCheck:ParityCheck_U0|ParityCheck_Counter:ParityCheckCounter_U0|ParityCheck_Counter_Reg:ParityCheck_Counter_Reg_U0|ParityCheck_Counter_Reg_FFD:ParityCheck_Counter_Reg_FFD_U3
clk => Q~reg0.CLK
Reset => Q~reg0.ACLR
Reset => Q.IN0
SET => Q.IN1
D => Q~reg0.DATAIN
EN => Q~reg0.ENA
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LCD_SerialReceiver|Counter:Counter_U0
clear => Counter_Reg:Counter_Reg_U0.Reset
clk => Counter_Reg:Counter_Reg_U0.CLK
Q[0] <= Counter_Reg:Counter_Reg_U0.Q[0]
Q[1] <= Counter_Reg:Counter_Reg_U0.Q[1]
Q[2] <= Counter_Reg:Counter_Reg_U0.Q[2]
Q[3] <= Counter_Reg:Counter_Reg_U0.Q[3]


|LCD_SerialReceiver|Counter:Counter_U0|Counter_Adder:Counter_Adder_U0
A[0] => Counter_Adder_FullAdder:Counter_Adder_FullAdder_U0.A
A[1] => Counter_Adder_FullAdder:Counter_Adder_FullAdder_U1.A
A[2] => Counter_Adder_FullAdder:Counter_Adder_FullAdder_U2.A
A[3] => Counter_Adder_FullAdder:Counter_Adder_FullAdder_U3.A
B[0] => Counter_Adder_FullAdder:Counter_Adder_FullAdder_U0.B
B[1] => Counter_Adder_FullAdder:Counter_Adder_FullAdder_U1.B
B[2] => Counter_Adder_FullAdder:Counter_Adder_FullAdder_U2.B
B[3] => Counter_Adder_FullAdder:Counter_Adder_FullAdder_U3.B
CYi => Counter_Adder_FullAdder:Counter_Adder_FullAdder_U0.CYi
S[0] <= Counter_Adder_FullAdder:Counter_Adder_FullAdder_U0.R
S[1] <= Counter_Adder_FullAdder:Counter_Adder_FullAdder_U1.R
S[2] <= Counter_Adder_FullAdder:Counter_Adder_FullAdder_U2.R
S[3] <= Counter_Adder_FullAdder:Counter_Adder_FullAdder_U3.R


|LCD_SerialReceiver|Counter:Counter_U0|Counter_Adder:Counter_Adder_U0|Counter_Adder_FullAdder:Counter_Adder_FullAdder_U0
A => R.IN0
A => CyOut.IN0
B => R.IN1
B => CyOut.IN1
CYi => R.IN1
CYi => CyOut.IN1
R <= R.DB_MAX_OUTPUT_PORT_TYPE
CyOut <= CyOut.DB_MAX_OUTPUT_PORT_TYPE


|LCD_SerialReceiver|Counter:Counter_U0|Counter_Adder:Counter_Adder_U0|Counter_Adder_FullAdder:Counter_Adder_FullAdder_U1
A => R.IN0
A => CyOut.IN0
B => R.IN1
B => CyOut.IN1
CYi => R.IN1
CYi => CyOut.IN1
R <= R.DB_MAX_OUTPUT_PORT_TYPE
CyOut <= CyOut.DB_MAX_OUTPUT_PORT_TYPE


|LCD_SerialReceiver|Counter:Counter_U0|Counter_Adder:Counter_Adder_U0|Counter_Adder_FullAdder:Counter_Adder_FullAdder_U2
A => R.IN0
A => CyOut.IN0
B => R.IN1
B => CyOut.IN1
CYi => R.IN1
CYi => CyOut.IN1
R <= R.DB_MAX_OUTPUT_PORT_TYPE
CyOut <= CyOut.DB_MAX_OUTPUT_PORT_TYPE


|LCD_SerialReceiver|Counter:Counter_U0|Counter_Adder:Counter_Adder_U0|Counter_Adder_FullAdder:Counter_Adder_FullAdder_U3
A => R.IN0
A => CyOut.IN0
B => R.IN1
B => CyOut.IN1
CYi => R.IN1
CYi => CyOut.IN1
R <= R.DB_MAX_OUTPUT_PORT_TYPE
CyOut <= CyOut.DB_MAX_OUTPUT_PORT_TYPE


|LCD_SerialReceiver|Counter:Counter_U0|Counter_Reg:Counter_Reg_U0
D[0] => Counter_Reg_FFD:Counter_Reg_FFD_U3.D
D[1] => Counter_Reg_FFD:Counter_Reg_FFD_U2.D
D[2] => Counter_Reg_FFD:Counter_Reg_FFD_U1.D
D[3] => Counter_Reg_FFD:Counter_Reg_FFD_U0.D
clk => Counter_Reg_FFD:Counter_Reg_FFD_U0.clk
clk => Counter_Reg_FFD:Counter_Reg_FFD_U1.clk
clk => Counter_Reg_FFD:Counter_Reg_FFD_U2.clk
clk => Counter_Reg_FFD:Counter_Reg_FFD_U3.clk
E => Counter_Reg_FFD:Counter_Reg_FFD_U0.EN
E => Counter_Reg_FFD:Counter_Reg_FFD_U1.EN
E => Counter_Reg_FFD:Counter_Reg_FFD_U2.EN
E => Counter_Reg_FFD:Counter_Reg_FFD_U3.EN
Reset => Counter_Reg_FFD:Counter_Reg_FFD_U0.Reset
Reset => Counter_Reg_FFD:Counter_Reg_FFD_U1.Reset
Reset => Counter_Reg_FFD:Counter_Reg_FFD_U2.Reset
Reset => Counter_Reg_FFD:Counter_Reg_FFD_U3.Reset
Q[0] <= Counter_Reg_FFD:Counter_Reg_FFD_U3.Q
Q[1] <= Counter_Reg_FFD:Counter_Reg_FFD_U2.Q
Q[2] <= Counter_Reg_FFD:Counter_Reg_FFD_U1.Q
Q[3] <= Counter_Reg_FFD:Counter_Reg_FFD_U0.Q


|LCD_SerialReceiver|Counter:Counter_U0|Counter_Reg:Counter_Reg_U0|Counter_Reg_FFD:Counter_Reg_FFD_U0
clk => Q~reg0.CLK
Reset => Q~reg0.ACLR
Reset => Q.IN0
Set => Q.IN1
D => Q~reg0.DATAIN
EN => Q~reg0.ENA
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LCD_SerialReceiver|Counter:Counter_U0|Counter_Reg:Counter_Reg_U0|Counter_Reg_FFD:Counter_Reg_FFD_U1
clk => Q~reg0.CLK
Reset => Q~reg0.ACLR
Reset => Q.IN0
Set => Q.IN1
D => Q~reg0.DATAIN
EN => Q~reg0.ENA
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LCD_SerialReceiver|Counter:Counter_U0|Counter_Reg:Counter_Reg_U0|Counter_Reg_FFD:Counter_Reg_FFD_U2
clk => Q~reg0.CLK
Reset => Q~reg0.ACLR
Reset => Q.IN0
Set => Q.IN1
D => Q~reg0.DATAIN
EN => Q~reg0.ENA
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LCD_SerialReceiver|Counter:Counter_U0|Counter_Reg:Counter_Reg_U0|Counter_Reg_FFD:Counter_Reg_FFD_U3
clk => Q~reg0.CLK
Reset => Q~reg0.ACLR
Reset => Q.IN0
Set => Q.IN1
D => Q~reg0.DATAIN
EN => Q~reg0.ENA
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LCD_SerialReceiver|Compare9:Compare9_U0
Data[0] => R.IN1
Data[1] => R.IN1
Data[2] => R.IN0
Data[3] => R.IN1
R <= R.DB_MAX_OUTPUT_PORT_TYPE


|LCD_SerialReceiver|Compare10:Compare10_U0
Data[0] => R.IN1
Data[1] => R.IN1
Data[2] => R.IN0
Data[3] => R.IN1
R <= R.DB_MAX_OUTPUT_PORT_TYPE


|LCD_SerialReceiver|LCD_SerialReceiver_ShiftRegister:LCD_SerialReceiver_ShiftRegister_U0
data => ShiftRegister_FFD:FFD0.D
clk => ShiftRegister_FFD:FFD0.clk
clk => ShiftRegister_FFD:FFD1.clk
clk => ShiftRegister_FFD:FFD2.clk
clk => ShiftRegister_FFD:FFD3.clk
clk => ShiftRegister_FFD:FFD4.clk
clk => ShiftRegister_FFD:FFD5.clk
clk => ShiftRegister_FFD:FFD6.clk
clk => ShiftRegister_FFD:FFD7.clk
clk => ShiftRegister_FFD:FFD8.clk
enableShift => ShiftRegister_FFD:FFD0.EN
enableShift => ShiftRegister_FFD:FFD1.EN
enableShift => ShiftRegister_FFD:FFD2.EN
enableShift => ShiftRegister_FFD:FFD3.EN
enableShift => ShiftRegister_FFD:FFD4.EN
enableShift => ShiftRegister_FFD:FFD5.EN
enableShift => ShiftRegister_FFD:FFD6.EN
enableShift => ShiftRegister_FFD:FFD7.EN
enableShift => ShiftRegister_FFD:FFD8.EN
Reset => ShiftRegister_FFD:FFD0.Reset
Reset => ShiftRegister_FFD:FFD1.Reset
Reset => ShiftRegister_FFD:FFD2.Reset
Reset => ShiftRegister_FFD:FFD3.Reset
Reset => ShiftRegister_FFD:FFD4.Reset
Reset => ShiftRegister_FFD:FFD5.Reset
Reset => ShiftRegister_FFD:FFD6.Reset
Reset => ShiftRegister_FFD:FFD7.Reset
Reset => ShiftRegister_FFD:FFD8.Reset
D[0] <= ShiftRegister_FFD:FFD8.Q
D[1] <= ShiftRegister_FFD:FFD7.Q
D[2] <= ShiftRegister_FFD:FFD6.Q
D[3] <= ShiftRegister_FFD:FFD5.Q
D[4] <= ShiftRegister_FFD:FFD4.Q
D[5] <= ShiftRegister_FFD:FFD3.Q
D[6] <= ShiftRegister_FFD:FFD2.Q
D[7] <= ShiftRegister_FFD:FFD1.Q
D[8] <= ShiftRegister_FFD:FFD0.Q


|LCD_SerialReceiver|LCD_SerialReceiver_ShiftRegister:LCD_SerialReceiver_ShiftRegister_U0|ShiftRegister_FFD:FFD0
clk => Q~reg0.CLK
Reset => Q~reg0.ACLR
Reset => Q.IN0
SET => Q.IN1
D => Q~reg0.DATAIN
EN => Q~reg0.ENA
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LCD_SerialReceiver|LCD_SerialReceiver_ShiftRegister:LCD_SerialReceiver_ShiftRegister_U0|ShiftRegister_FFD:FFD1
clk => Q~reg0.CLK
Reset => Q~reg0.ACLR
Reset => Q.IN0
SET => Q.IN1
D => Q~reg0.DATAIN
EN => Q~reg0.ENA
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LCD_SerialReceiver|LCD_SerialReceiver_ShiftRegister:LCD_SerialReceiver_ShiftRegister_U0|ShiftRegister_FFD:FFD2
clk => Q~reg0.CLK
Reset => Q~reg0.ACLR
Reset => Q.IN0
SET => Q.IN1
D => Q~reg0.DATAIN
EN => Q~reg0.ENA
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LCD_SerialReceiver|LCD_SerialReceiver_ShiftRegister:LCD_SerialReceiver_ShiftRegister_U0|ShiftRegister_FFD:FFD3
clk => Q~reg0.CLK
Reset => Q~reg0.ACLR
Reset => Q.IN0
SET => Q.IN1
D => Q~reg0.DATAIN
EN => Q~reg0.ENA
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LCD_SerialReceiver|LCD_SerialReceiver_ShiftRegister:LCD_SerialReceiver_ShiftRegister_U0|ShiftRegister_FFD:FFD4
clk => Q~reg0.CLK
Reset => Q~reg0.ACLR
Reset => Q.IN0
SET => Q.IN1
D => Q~reg0.DATAIN
EN => Q~reg0.ENA
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LCD_SerialReceiver|LCD_SerialReceiver_ShiftRegister:LCD_SerialReceiver_ShiftRegister_U0|ShiftRegister_FFD:FFD5
clk => Q~reg0.CLK
Reset => Q~reg0.ACLR
Reset => Q.IN0
SET => Q.IN1
D => Q~reg0.DATAIN
EN => Q~reg0.ENA
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LCD_SerialReceiver|LCD_SerialReceiver_ShiftRegister:LCD_SerialReceiver_ShiftRegister_U0|ShiftRegister_FFD:FFD6
clk => Q~reg0.CLK
Reset => Q~reg0.ACLR
Reset => Q.IN0
SET => Q.IN1
D => Q~reg0.DATAIN
EN => Q~reg0.ENA
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LCD_SerialReceiver|LCD_SerialReceiver_ShiftRegister:LCD_SerialReceiver_ShiftRegister_U0|ShiftRegister_FFD:FFD7
clk => Q~reg0.CLK
Reset => Q~reg0.ACLR
Reset => Q.IN0
SET => Q.IN1
D => Q~reg0.DATAIN
EN => Q~reg0.ENA
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|LCD_SerialReceiver|LCD_SerialReceiver_ShiftRegister:LCD_SerialReceiver_ShiftRegister_U0|ShiftRegister_FFD:FFD8
clk => Q~reg0.CLK
Reset => Q~reg0.ACLR
Reset => Q.IN0
SET => Q.IN1
D => Q~reg0.DATAIN
EN => Q~reg0.ENA
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


