{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1593907211510 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1593907211511 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul  5 09:00:11 2020 " "Processing started: Sun Jul  5 09:00:11 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1593907211511 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593907211511 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off K02_SEC10_2 -c TopModule " "Command: quartus_map --read_settings_files=on --write_settings_files=off K02_SEC10_2 -c TopModule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593907211511 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1593907211752 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1593907211752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TopModule.v 5 5 " "Found 5 design units, including 5 entities, in source file TopModule.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopModule " "Found entity 1: TopModule" {  } { { "TopModule.v" "" { Text "/home/vagrant/shared/K02_SEC10_2/TopModule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593907218142 ""} { "Info" "ISGN_ENTITY_NAME" "2 m_1s_clk " "Found entity 2: m_1s_clk" {  } { { "TopModule.v" "" { Text "/home/vagrant/shared/K02_SEC10_2/TopModule.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593907218142 ""} { "Info" "ISGN_ENTITY_NAME" "3 m_two_digits_clock " "Found entity 3: m_two_digits_clock" {  } { { "TopModule.v" "" { Text "/home/vagrant/shared/K02_SEC10_2/TopModule.v" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593907218142 ""} { "Info" "ISGN_ENTITY_NAME" "4 m_up_counter " "Found entity 4: m_up_counter" {  } { { "TopModule.v" "" { Text "/home/vagrant/shared/K02_SEC10_2/TopModule.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593907218142 ""} { "Info" "ISGN_ENTITY_NAME" "5 m_seven_dec " "Found entity 5: m_seven_dec" {  } { { "TopModule.v" "" { Text "/home/vagrant/shared/K02_SEC10_2/TopModule.v" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593907218142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593907218142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LogicFunc.v 4 4 " "Found 4 design units, including 4 entities, in source file LogicFunc.v" { { "Info" "ISGN_ENTITY_NAME" "1 m_and " "Found entity 1: m_and" {  } { { "LogicFunc.v" "" { Text "/home/vagrant/shared/K02_SEC10_2/LogicFunc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593907218147 ""} { "Info" "ISGN_ENTITY_NAME" "2 m_or " "Found entity 2: m_or" {  } { { "LogicFunc.v" "" { Text "/home/vagrant/shared/K02_SEC10_2/LogicFunc.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593907218147 ""} { "Info" "ISGN_ENTITY_NAME" "3 m_not " "Found entity 3: m_not" {  } { { "LogicFunc.v" "" { Text "/home/vagrant/shared/K02_SEC10_2/LogicFunc.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593907218147 ""} { "Info" "ISGN_ENTITY_NAME" "4 m_xor " "Found entity 4: m_xor" {  } { { "LogicFunc.v" "" { Text "/home/vagrant/shared/K02_SEC10_2/LogicFunc.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593907218147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593907218147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Seg7Dec.v 1 1 " "Found 1 design units, including 1 entities, in source file Seg7Dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_7_dec " "Found entity 1: seg_7_dec" {  } { { "Seg7Dec.v" "" { Text "/home/vagrant/shared/K02_SEC10_2/Seg7Dec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1593907218152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1593907218152 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "TopModule.v(92) " "Verilog HDL Instantiation warning at TopModule.v(92): instance has no name" {  } { { "TopModule.v" "" { Text "/home/vagrant/shared/K02_SEC10_2/TopModule.v" 92 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1593907218152 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "TopModule.v(93) " "Verilog HDL Instantiation warning at TopModule.v(93): instance has no name" {  } { { "TopModule.v" "" { Text "/home/vagrant/shared/K02_SEC10_2/TopModule.v" 93 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1593907218153 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "TopModule.v(57) " "Verilog HDL Instantiation warning at TopModule.v(57): instance has no name" {  } { { "TopModule.v" "" { Text "/home/vagrant/shared/K02_SEC10_2/TopModule.v" 57 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1593907218153 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopModule " "Elaborating entity \"TopModule\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1593907218204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_1s_clk m_1s_clk:clk0 " "Elaborating entity \"m_1s_clk\" for hierarchy \"m_1s_clk:clk0\"" {  } { { "TopModule.v" "clk0" { Text "/home/vagrant/shared/K02_SEC10_2/TopModule.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593907218214 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 TopModule.v(78) " "Verilog HDL assignment warning at TopModule.v(78): truncated value with size 32 to match size of target (25)" {  } { { "TopModule.v" "" { Text "/home/vagrant/shared/K02_SEC10_2/TopModule.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593907218215 "|TopModule|m_1s_clk:clk0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_two_digits_clock m_two_digits_clock:comb_130 " "Elaborating entity \"m_two_digits_clock\" for hierarchy \"m_two_digits_clock:comb_130\"" {  } { { "TopModule.v" "comb_130" { Text "/home/vagrant/shared/K02_SEC10_2/TopModule.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593907218223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_up_counter m_two_digits_clock:comb_130\|m_up_counter:comb_3 " "Elaborating entity \"m_up_counter\" for hierarchy \"m_two_digits_clock:comb_130\|m_up_counter:comb_3\"" {  } { { "TopModule.v" "comb_3" { Text "/home/vagrant/shared/K02_SEC10_2/TopModule.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593907218228 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TopModule.v(111) " "Verilog HDL assignment warning at TopModule.v(111): truncated value with size 32 to match size of target (4)" {  } { { "TopModule.v" "" { Text "/home/vagrant/shared/K02_SEC10_2/TopModule.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593907218228 "|TopModule|m_two_digits_clock:comb_130|m_up_counter:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_up_counter m_two_digits_clock:comb_130\|m_up_counter:comb_4 " "Elaborating entity \"m_up_counter\" for hierarchy \"m_two_digits_clock:comb_130\|m_up_counter:comb_4\"" {  } { { "TopModule.v" "comb_4" { Text "/home/vagrant/shared/K02_SEC10_2/TopModule.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593907218234 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TopModule.v(111) " "Verilog HDL assignment warning at TopModule.v(111): truncated value with size 32 to match size of target (4)" {  } { { "TopModule.v" "" { Text "/home/vagrant/shared/K02_SEC10_2/TopModule.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1593907218234 "|TopModule|m_two_digits_clock:comb_130|m_up_counter:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_seven_dec m_seven_dec:sd1 " "Elaborating entity \"m_seven_dec\" for hierarchy \"m_seven_dec:sd1\"" {  } { { "TopModule.v" "sd1" { Text "/home/vagrant/shared/K02_SEC10_2/TopModule.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593907218240 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "TopModule.v" "" { Text "/home/vagrant/shared/K02_SEC10_2/TopModule.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593907218635 "|TopModule|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "TopModule.v" "" { Text "/home/vagrant/shared/K02_SEC10_2/TopModule.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593907218635 "|TopModule|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "TopModule.v" "" { Text "/home/vagrant/shared/K02_SEC10_2/TopModule.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593907218635 "|TopModule|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "TopModule.v" "" { Text "/home/vagrant/shared/K02_SEC10_2/TopModule.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593907218635 "|TopModule|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[8\] GND " "Pin \"LED\[8\]\" is stuck at GND" {  } { { "TopModule.v" "" { Text "/home/vagrant/shared/K02_SEC10_2/TopModule.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593907218635 "|TopModule|LED[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[9\] GND " "Pin \"LED\[9\]\" is stuck at GND" {  } { { "TopModule.v" "" { Text "/home/vagrant/shared/K02_SEC10_2/TopModule.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1593907218635 "|TopModule|LED[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1593907218635 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1593907218713 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1593907219096 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1593907219096 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BTN\[0\] " "No output dependent on input pin \"BTN\[0\]\"" {  } { { "TopModule.v" "" { Text "/home/vagrant/shared/K02_SEC10_2/TopModule.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1593907219138 "|TopModule|BTN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BTN\[1\] " "No output dependent on input pin \"BTN\[1\]\"" {  } { { "TopModule.v" "" { Text "/home/vagrant/shared/K02_SEC10_2/TopModule.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1593907219138 "|TopModule|BTN[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1593907219138 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "97 " "Implemented 97 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1593907219139 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1593907219139 ""} { "Info" "ICUT_CUT_TM_LCELLS" "70 " "Implemented 70 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1593907219139 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1593907219139 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "439 " "Peak virtual memory: 439 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1593907219150 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul  5 09:00:19 2020 " "Processing ended: Sun Jul  5 09:00:19 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1593907219150 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1593907219150 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1593907219150 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1593907219150 ""}
