# Tiny32 RV32I(M) core

Tiny32 is a CPU core that implements the [RISC-V RV32IM Instruction Set](http://riscv.org/).
It can be configured as RV32I or RV32IM core, and contains a built-in interrupt controller.

Tools (gcc, binutils, etc..) can be obtained via the [RISC-V Website](https://riscv.org/risc-v-landscape/).

Tiny32 is free and open hardware licensed under the MIT license.

Tiny32 passes all RV32I tests.

WARNING - Interrupt controller is untested.
