verilog code for NOT gate 

![Screenshot (234)](https://github.com/user-attachments/assets/895b4955-6cc1-45cb-bc38-b93586563ed6)

result and simulation


![Screenshot (233)](https://github.com/user-attachments/assets/66088d7f-188c-4409-a8e7-597af2dffb80)
