Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Mar 25 17:15:49 2020
| Host         : Richard running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    25 |
| Unused register locations in slices containing registers |    46 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      8 |            4 |
|     10 |            1 |
|     12 |            2 |
|    16+ |           17 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             142 |           34 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             518 |           70 |
| Yes          | No                    | No                     |             150 |           26 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+-----------------------------------+-----------------------------------+------------------+----------------+
|      Clock Signal      |           Enable Signal           |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+------------------------+-----------------------------------+-----------------------------------+------------------+----------------+
| ~clk6p25msig_BUFG      |                                   |                                   |                1 |              2 |
|  clk6p25msig_BUFG      | disp1/input_volume[3]_i_1_n_0     |                                   |                1 |              8 |
|  clk6p25msig_BUFG      | disp1/OLED_colour[15]_i_1_n_0     | disp1/volume1/OLED_colour_reg[10] |                1 |              8 |
|  J_MIC3_Pin1_OBUF_BUFG | maxLED[3]_i_1_n_0                 |                                   |                4 |              8 |
|  clk20/clk20sig        |                                   |                                   |                1 |              8 |
|  ledDriver/clk600/CLK  |                                   |                                   |                2 |             10 |
|  ledDriver/clk600/CLK  | ledDriver/seg_n_0                 |                                   |                2 |             12 |
|  CLK100MHZ_IBUF_BUFG   |                                   |                                   |                6 |             12 |
|  clk6p25msig_BUFG      | disp1/OLED_colour[15]_i_1_n_0     |                                   |                3 |             18 |
|  CLK100MHZ_IBUF_BUFG   |                                   | J_MIC3_Pin1_OBUF_BUFG             |                3 |             24 |
|  J_MIC3_Pin1_OBUF_BUFG |                                   |                                   |                6 |             24 |
|  J_MIC3_Pin1_OBUF_BUFG |                                   | mic/SR[0]                         |                5 |             24 |
| ~mic/J_MIC3_Pin4_OBUF  |                                   |                                   |                4 |             24 |
|  clk4/CLK              |                                   |                                   |                5 |             24 |
|  J_MIC3_Pin1_OBUF_BUFG |                                   | maxLED[3]_i_1_n_0                 |                4 |             26 |
| ~clk6p25msig_BUFG      |                                   | oled/frame_counter[16]_i_1_n_0    |                5 |             34 |
|  clk6p25msig_BUFG      |                                   |                                   |                9 |             38 |
| ~clk6p25msig_BUFG      | oled/delay[0]_i_1_n_0             |                                   |                5 |             40 |
|  CLK100MHZ_IBUF_BUFG   |                                   | ledDriver/clk600/clear            |                8 |             64 |
|  CLK100MHZ_IBUF_BUFG   |                                   | clk20/clear                       |                8 |             64 |
|  CLK100MHZ_IBUF_BUFG   |                                   | clk20k/clear                      |                8 |             64 |
|  CLK100MHZ_IBUF_BUFG   |                                   | clk4/clear                        |                8 |             64 |
|  CLK100MHZ_IBUF_BUFG   |                                   | clk625m/clear                     |                8 |             64 |
| ~clk6p25msig_BUFG      | oled/FSM_onehot_state[31]_i_1_n_0 |                                   |               11 |             64 |
| ~clk6p25msig_BUFG      |                                   | oled/spi_word[39]_i_1_n_0         |               13 |             90 |
+------------------------+-----------------------------------+-----------------------------------+------------------+----------------+


