   1              		.cpu arm7tdmi
   2              		.fpu softvfp
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 6
  10              		.eabi_attribute 18, 4
  11              		.file	"timer.c"
  21              	.Ltext0:
  22              		.file 1 "../timer.c"
 1698              		.align	2
 1699              		.global	tmr_set_prescaler
 1701              	tmr_set_prescaler:
 1702              	.LFB0:
   1:../timer.c    **** #include "44b.h"
   2:../timer.c    **** #include "timer.h"
   3:../timer.c    **** 
   4:../timer.c    **** int tmr_set_prescaler(int p, int  value)
   5:../timer.c    **** {
 1703              		.loc 1 5 0
 1704              		.cfi_startproc
 1705              		@ Function supports interworking.
 1706              		@ args = 0, pretend = 0, frame = 16
 1707              		@ frame_needed = 1, uses_anonymous_args = 0
 1708 0000 0DC0A0E1 		mov	ip, sp
 1709              	.LCFI0:
 1710              		.cfi_def_cfa_register 12
 1711 0004 00D82DE9 		stmfd	sp!, {fp, ip, lr, pc}
 1712 0008 04B04CE2 		sub	fp, ip, #4
 1713              		.cfi_offset 14, -8
 1714              		.cfi_offset 13, -12
 1715              		.cfi_offset 11, -16
 1716              	.LCFI1:
 1717              		.cfi_def_cfa 11, 4
 1718 000c 10D04DE2 		sub	sp, sp, #16
 1719 0010 18000BE5 		str	r0, [fp, #-24]
 1720 0014 1C100BE5 		str	r1, [fp, #-28]
   6:../timer.c    **** 	int offset = p*8;
 1721              		.loc 1 6 0
 1722 0018 18301BE5 		ldr	r3, [fp, #-24]
 1723 001c 8331A0E1 		mov	r3, r3, asl #3
 1724 0020 10300BE5 		str	r3, [fp, #-16]
   7:../timer.c    **** 	value &= 0xFF;
 1725              		.loc 1 7 0
 1726 0024 1C301BE5 		ldr	r3, [fp, #-28]
 1727 0028 FF3003E2 		and	r3, r3, #255
 1728 002c 1C300BE5 		str	r3, [fp, #-28]
   8:../timer.c    **** 
   9:../timer.c    **** 	if (p < 0 | p > 3)
 1729              		.loc 1 9 0
 1730 0030 18301BE5 		ldr	r3, [fp, #-24]
 1731 0034 A33FA0E1 		mov	r3, r3, lsr #31
 1732 0038 FF2003E2 		and	r2, r3, #255
 1733 003c 18301BE5 		ldr	r3, [fp, #-24]
 1734 0040 030053E3 		cmp	r3, #3
 1735 0044 0030A0D3 		movle	r3, #0
 1736 0048 0130A0C3 		movgt	r3, #1
 1737 004c FF3003E2 		and	r3, r3, #255
 1738 0050 033082E1 		orr	r3, r2, r3
 1739 0054 FF3003E2 		and	r3, r3, #255
 1740 0058 000053E3 		cmp	r3, #0
 1741 005c 0100000A 		beq	.L2
  10:../timer.c    **** 		return -1;
 1742              		.loc 1 10 0
 1743 0060 0030E0E3 		mvn	r3, #0
 1744 0064 110000EA 		b	.L3
 1745              	.L2:
  11:../timer.c    **** 
  12:../timer.c    **** 	// Write in register rTCFG0 the value "value" from position "offset" on
  13:../timer.c    **** 	// for establishing the pre-scaling value
  14:../timer.c    **** 	rTCFG0 &= ~(0XFF << offset);
 1746              		.loc 1 14 0
 1747 0068 50309FE5 		ldr	r3, .L4
 1748 006c 4C209FE5 		ldr	r2, .L4
 1749 0070 001092E5 		ldr	r1, [r2, #0]
 1750 0074 FF00A0E3 		mov	r0, #255
 1751 0078 10201BE5 		ldr	r2, [fp, #-16]
 1752 007c 1022A0E1 		mov	r2, r0, asl r2
 1753 0080 0220E0E1 		mvn	r2, r2
 1754 0084 022001E0 		and	r2, r1, r2
 1755 0088 002083E5 		str	r2, [r3, #0]
  15:../timer.c    **** 	rTCFG0 |= (value << offset);
 1756              		.loc 1 15 0
 1757 008c 2C309FE5 		ldr	r3, .L4
 1758 0090 28209FE5 		ldr	r2, .L4
 1759 0094 001092E5 		ldr	r1, [r2, #0]
 1760 0098 1C001BE5 		ldr	r0, [fp, #-28]
 1761 009c 10201BE5 		ldr	r2, [fp, #-16]
 1762 00a0 1022A0E1 		mov	r2, r0, asl r2
 1763 00a4 022081E1 		orr	r2, r1, r2
 1764 00a8 002083E5 		str	r2, [r3, #0]
  16:../timer.c    **** 	return 0;
 1765              		.loc 1 16 0
 1766 00ac 0030A0E3 		mov	r3, #0
 1767              	.L3:
  17:../timer.c    **** }
 1768              		.loc 1 17 0
 1769 00b0 0300A0E1 		mov	r0, r3
 1770 00b4 0CD04BE2 		sub	sp, fp, #12
 1771 00b8 00689DE8 		ldmfd	sp, {fp, sp, lr}
 1772 00bc 1EFF2FE1 		bx	lr
 1773              	.L5:
 1774              		.align	2
 1775              	.L4:
 1776 00c0 0000D501 		.word	30736384
 1777              		.cfi_endproc
 1778              	.LFE0:
 1780              		.align	2
 1781              		.global	tmr_set_divider
 1783              	tmr_set_divider:
 1784              	.LFB1:
  18:../timer.c    **** 
  19:../timer.c    **** int tmr_set_divider(int d, enum tmr_div div)
  20:../timer.c    **** {
 1785              		.loc 1 20 0
 1786              		.cfi_startproc
 1787              		@ Function supports interworking.
 1788              		@ args = 0, pretend = 0, frame = 16
 1789              		@ frame_needed = 1, uses_anonymous_args = 0
 1790 00c4 0DC0A0E1 		mov	ip, sp
 1791              	.LCFI2:
 1792              		.cfi_def_cfa_register 12
 1793 00c8 00D82DE9 		stmfd	sp!, {fp, ip, lr, pc}
 1794 00cc 04B04CE2 		sub	fp, ip, #4
 1795              		.cfi_offset 14, -8
 1796              		.cfi_offset 13, -12
 1797              		.cfi_offset 11, -16
 1798              	.LCFI3:
 1799              		.cfi_def_cfa 11, 4
 1800 00d0 10D04DE2 		sub	sp, sp, #16
 1801 00d4 18000BE5 		str	r0, [fp, #-24]
 1802 00d8 0130A0E1 		mov	r3, r1
 1803 00dc 19304BE5 		strb	r3, [fp, #-25]
  21:../timer.c    **** 	int ret = 0;
 1804              		.loc 1 21 0
 1805 00e0 0030A0E3 		mov	r3, #0
 1806 00e4 10300BE5 		str	r3, [fp, #-16]
  22:../timer.c    **** 	int pos = d*4;
 1807              		.loc 1 22 0
 1808 00e8 18301BE5 		ldr	r3, [fp, #-24]
 1809 00ec 0331A0E1 		mov	r3, r3, asl #2
 1810 00f0 14300BE5 		str	r3, [fp, #-20]
  23:../timer.c    **** 
  24:../timer.c    **** 	if ((d < 0 || d > 5) ||
 1811              		.loc 1 24 0
 1812 00f4 18301BE5 		ldr	r3, [fp, #-24]
 1813 00f8 000053E3 		cmp	r3, #0
 1814 00fc 140000BA 		blt	.L7
 1815              		.loc 1 24 0 is_stmt 0 discriminator 1
 1816 0100 18301BE5 		ldr	r3, [fp, #-24]
 1817 0104 050053E3 		cmp	r3, #5
 1818 0108 110000CA 		bgt	.L7
 1819 010c 19305BE5 		ldrb	r3, [fp, #-25]	@ zero_extendqisi2
 1820 0110 040053E3 		cmp	r3, #4
 1821 0114 0200001A 		bne	.L8
  25:../timer.c    **** 			(div == D1_32 && d > 3) ||
 1822              		.loc 1 25 0 is_stmt 1
 1823 0118 18301BE5 		ldr	r3, [fp, #-24]
 1824 011c 030053E3 		cmp	r3, #3
 1825 0120 0B0000CA 		bgt	.L7
 1826              	.L8:
 1827              		.loc 1 25 0 is_stmt 0 discriminator 1
 1828 0124 19305BE5 		ldrb	r3, [fp, #-25]	@ zero_extendqisi2
 1829 0128 050053E3 		cmp	r3, #5
 1830 012c 0200001A 		bne	.L9
  26:../timer.c    **** 			(div == EXTCLK && d != 5) ||
 1831              		.loc 1 26 0 is_stmt 1
 1832 0130 18301BE5 		ldr	r3, [fp, #-24]
 1833 0134 050053E3 		cmp	r3, #5
 1834 0138 0500001A 		bne	.L7
 1835              	.L9:
 1836              		.loc 1 26 0 is_stmt 0 discriminator 1
 1837 013c 19305BE5 		ldrb	r3, [fp, #-25]	@ zero_extendqisi2
 1838 0140 060053E3 		cmp	r3, #6
 1839 0144 0400001A 		bne	.L10
  27:../timer.c    **** 			(div == TCLK && d != 4))
 1840              		.loc 1 27 0 is_stmt 1
 1841 0148 18301BE5 		ldr	r3, [fp, #-24]
 1842 014c 040053E3 		cmp	r3, #4
 1843 0150 0100000A 		beq	.L10
 1844              	.L7:
  28:../timer.c    **** 		return -1;
 1845              		.loc 1 28 0
 1846 0154 0030E0E3 		mvn	r3, #0
 1847 0158 190000EA 		b	.L11
 1848              	.L10:
  29:../timer.c    **** 
  30:../timer.c    **** 	if (div == EXTCLK || div == TCLK)
 1849              		.loc 1 30 0
 1850 015c 19305BE5 		ldrb	r3, [fp, #-25]	@ zero_extendqisi2
 1851 0160 050053E3 		cmp	r3, #5
 1852 0164 0200000A 		beq	.L12
 1853              		.loc 1 30 0 is_stmt 0 discriminator 1
 1854 0168 19305BE5 		ldrb	r3, [fp, #-25]	@ zero_extendqisi2
 1855 016c 060053E3 		cmp	r3, #6
 1856 0170 0100001A 		bne	.L13
 1857              	.L12:
  31:../timer.c    **** 		div = 4;
 1858              		.loc 1 31 0 is_stmt 1
 1859 0174 0430A0E3 		mov	r3, #4
 1860 0178 19304BE5 		strb	r3, [fp, #-25]
 1861              	.L13:
  32:../timer.c    **** 
  33:../timer.c    **** 	// Write in register rTCFG1 the value "div" from position "pos" on
  34:../timer.c    **** 	// for establishing the division factor
  35:../timer.c    **** 	rTCFG1 &= ~(0XF << pos);
 1862              		.loc 1 35 0
 1863 017c 50309FE5 		ldr	r3, .L14
 1864 0180 4C209FE5 		ldr	r2, .L14
 1865 0184 001092E5 		ldr	r1, [r2, #0]
 1866 0188 0F00A0E3 		mov	r0, #15
 1867 018c 14201BE5 		ldr	r2, [fp, #-20]
 1868 0190 1022A0E1 		mov	r2, r0, asl r2
 1869 0194 0220E0E1 		mvn	r2, r2
 1870 0198 022001E0 		and	r2, r1, r2
 1871 019c 002083E5 		str	r2, [r3, #0]
  36:../timer.c    **** 	rTCFG1 |= (div << pos);
 1872              		.loc 1 36 0
 1873 01a0 2C309FE5 		ldr	r3, .L14
 1874 01a4 28209FE5 		ldr	r2, .L14
 1875 01a8 001092E5 		ldr	r1, [r2, #0]
 1876 01ac 19005BE5 		ldrb	r0, [fp, #-25]	@ zero_extendqisi2
 1877 01b0 14201BE5 		ldr	r2, [fp, #-20]
 1878 01b4 1022A0E1 		mov	r2, r0, asl r2
 1879 01b8 022081E1 		orr	r2, r1, r2
 1880 01bc 002083E5 		str	r2, [r3, #0]
  37:../timer.c    **** 
  38:../timer.c    **** 	return 0;
 1881              		.loc 1 38 0
 1882 01c0 0030A0E3 		mov	r3, #0
 1883              	.L11:
  39:../timer.c    **** }
 1884              		.loc 1 39 0
 1885 01c4 0300A0E1 		mov	r0, r3
 1886 01c8 0CD04BE2 		sub	sp, fp, #12
 1887 01cc 00689DE8 		ldmfd	sp, {fp, sp, lr}
 1888 01d0 1EFF2FE1 		bx	lr
 1889              	.L15:
 1890              		.align	2
 1891              	.L14:
 1892 01d4 0400D501 		.word	30736388
 1893              		.cfi_endproc
 1894              	.LFE1:
 1896              		.align	2
 1897              		.global	tmr_set_count
 1899              	tmr_set_count:
 1900              	.LFB2:
  40:../timer.c    **** 
  41:../timer.c    **** int tmr_set_count(enum tmr_timer t, int count, int cmp)
  42:../timer.c    **** {
 1901              		.loc 1 42 0
 1902              		.cfi_startproc
 1903              		@ Function supports interworking.
 1904              		@ args = 0, pretend = 0, frame = 24
 1905              		@ frame_needed = 1, uses_anonymous_args = 0
 1906 01d8 0DC0A0E1 		mov	ip, sp
 1907              	.LCFI4:
 1908              		.cfi_def_cfa_register 12
 1909 01dc 00D82DE9 		stmfd	sp!, {fp, ip, lr, pc}
 1910 01e0 04B04CE2 		sub	fp, ip, #4
 1911              		.cfi_offset 14, -8
 1912              		.cfi_offset 13, -12
 1913              		.cfi_offset 11, -16
 1914              	.LCFI5:
 1915              		.cfi_def_cfa 11, 4
 1916 01e4 18D04DE2 		sub	sp, sp, #24
 1917 01e8 0030A0E1 		mov	r3, r0
 1918 01ec 1C100BE5 		str	r1, [fp, #-28]
 1919 01f0 20200BE5 		str	r2, [fp, #-32]
 1920 01f4 15304BE5 		strb	r3, [fp, #-21]
  43:../timer.c    **** 	int err = 0;
 1921              		.loc 1 43 0
 1922 01f8 0030A0E3 		mov	r3, #0
 1923 01fc 10300BE5 		str	r3, [fp, #-16]
  44:../timer.c    **** 	switch (t) {
 1924              		.loc 1 44 0
 1925 0200 15305BE5 		ldrb	r3, [fp, #-21]	@ zero_extendqisi2
 1926 0204 050053E3 		cmp	r3, #5
 1927 0208 03F19F97 		ldrls	pc, [pc, r3, asl #2]
 1928 020c 2C0000EA 		b	.L17
 1929              	.L24:
 1930 0210 28020000 		.word	.L18
 1931 0214 44020000 		.word	.L19
 1932 0218 60020000 		.word	.L20
 1933 021c 7C020000 		.word	.L21
 1934 0220 98020000 		.word	.L22
 1935 0224 B4020000 		.word	.L23
 1936              	.L18:
  45:../timer.c    **** 		case TIMER0:
  46:../timer.c    **** 			// Establish the value for count to "count" and the value
  47:../timer.c    **** 			// for comparison "cmp" in registers rTCNTB0 and rTCMPB0
  48:../timer.c    **** 			rTCNTB0 = count;
 1937              		.loc 1 48 0
 1938 0228 B0309FE5 		ldr	r3, .L26
 1939 022c 1C201BE5 		ldr	r2, [fp, #-28]
 1940 0230 002083E5 		str	r2, [r3, #0]
  49:../timer.c    **** 			rTCMPB0 = cmp;
 1941              		.loc 1 49 0
 1942 0234 A8309FE5 		ldr	r3, .L26+4
 1943 0238 20201BE5 		ldr	r2, [fp, #-32]
 1944 023c 002083E5 		str	r2, [r3, #0]
  50:../timer.c    **** 			 break;
 1945              		.loc 1 50 0
 1946 0240 210000EA 		b	.L25
 1947              	.L19:
  51:../timer.c    **** 		case TIMER1:
  52:../timer.c    **** 			// Establish the value for count to "count" and the value
  53:../timer.c    **** 			// for comparison "cmp" in registers rTCNTB1 and rTCMPB1
  54:../timer.c    **** 			rTCNTB1 = count;
 1948              		.loc 1 54 0
 1949 0244 9C309FE5 		ldr	r3, .L26+8
 1950 0248 1C201BE5 		ldr	r2, [fp, #-28]
 1951 024c 002083E5 		str	r2, [r3, #0]
  55:../timer.c    **** 			rTCMPB1 = cmp;
 1952              		.loc 1 55 0
 1953 0250 94309FE5 		ldr	r3, .L26+12
 1954 0254 20201BE5 		ldr	r2, [fp, #-32]
 1955 0258 002083E5 		str	r2, [r3, #0]
  56:../timer.c    **** 			 break;
 1956              		.loc 1 56 0
 1957 025c 1A0000EA 		b	.L25
 1958              	.L20:
  57:../timer.c    **** 		case TIMER2:
  58:../timer.c    **** 			// Establish the value for count to "count" and the value
  59:../timer.c    **** 			// for comparison "cmp" in registers rTCNTB2 and rTCMPB2
  60:../timer.c    **** 			rTCNTB2 = count;
 1959              		.loc 1 60 0
 1960 0260 88309FE5 		ldr	r3, .L26+16
 1961 0264 1C201BE5 		ldr	r2, [fp, #-28]
 1962 0268 002083E5 		str	r2, [r3, #0]
  61:../timer.c    **** 			rTCMPB2 = cmp;
 1963              		.loc 1 61 0
 1964 026c 80309FE5 		ldr	r3, .L26+20
 1965 0270 20201BE5 		ldr	r2, [fp, #-32]
 1966 0274 002083E5 		str	r2, [r3, #0]
  62:../timer.c    **** 			 break;
 1967              		.loc 1 62 0
 1968 0278 130000EA 		b	.L25
 1969              	.L21:
  63:../timer.c    **** 		case TIMER3:
  64:../timer.c    **** 			// Establish the value for count to "count" and the value
  65:../timer.c    **** 			// for comparison "cmp" in registers rTCNTB3 and rTCMPB3
  66:../timer.c    **** 			rTCNTB3 = count;
 1970              		.loc 1 66 0
 1971 027c 74309FE5 		ldr	r3, .L26+24
 1972 0280 1C201BE5 		ldr	r2, [fp, #-28]
 1973 0284 002083E5 		str	r2, [r3, #0]
  67:../timer.c    **** 			rTCMPB3 = cmp;
 1974              		.loc 1 67 0
 1975 0288 6C309FE5 		ldr	r3, .L26+28
 1976 028c 20201BE5 		ldr	r2, [fp, #-32]
 1977 0290 002083E5 		str	r2, [r3, #0]
  68:../timer.c    **** 			 break;
 1978              		.loc 1 68 0
 1979 0294 0C0000EA 		b	.L25
 1980              	.L22:
  69:../timer.c    **** 		case TIMER4:
  70:../timer.c    **** 			// Establish the value for count to "count" and the value
  71:../timer.c    **** 			// for comparison "cmp" in registers rTCNTB4 and rTCMPB4
  72:../timer.c    **** 			rTCNTB4 = count;
 1981              		.loc 1 72 0
 1982 0298 60309FE5 		ldr	r3, .L26+32
 1983 029c 1C201BE5 		ldr	r2, [fp, #-28]
 1984 02a0 002083E5 		str	r2, [r3, #0]
  73:../timer.c    **** 			rTCMPB4 = cmp;
 1985              		.loc 1 73 0
 1986 02a4 58309FE5 		ldr	r3, .L26+36
 1987 02a8 20201BE5 		ldr	r2, [fp, #-32]
 1988 02ac 002083E5 		str	r2, [r3, #0]
  74:../timer.c    **** 			 break;
 1989              		.loc 1 74 0
 1990 02b0 050000EA 		b	.L25
 1991              	.L23:
  75:../timer.c    **** 		case TIMER5:
  76:../timer.c    **** 			// Establish the value for count to "count" and the value
  77:../timer.c    **** 			// for comparison "cmp" in registers rTCNTB5 and rTCMPB5
  78:../timer.c    **** 			rTCNTB5 = count;
 1992              		.loc 1 78 0
 1993 02b4 4C309FE5 		ldr	r3, .L26+40
 1994 02b8 1C201BE5 		ldr	r2, [fp, #-28]
 1995 02bc 002083E5 		str	r2, [r3, #0]
  79:../timer.c    **** 			 break;
 1996              		.loc 1 79 0
 1997 02c0 010000EA 		b	.L25
 1998              	.L17:
  80:../timer.c    **** 		default:
  81:../timer.c    **** 			err = -1;
 1999              		.loc 1 81 0
 2000 02c4 0030E0E3 		mvn	r3, #0
 2001 02c8 10300BE5 		str	r3, [fp, #-16]
 2002              	.L25:
  82:../timer.c    **** 	}
  83:../timer.c    **** 
  84:../timer.c    **** 	return err;
 2003              		.loc 1 84 0
 2004 02cc 10301BE5 		ldr	r3, [fp, #-16]
  85:../timer.c    **** }
 2005              		.loc 1 85 0
 2006 02d0 0300A0E1 		mov	r0, r3
 2007 02d4 0CD04BE2 		sub	sp, fp, #12
 2008 02d8 00689DE8 		ldmfd	sp, {fp, sp, lr}
 2009 02dc 1EFF2FE1 		bx	lr
 2010              	.L27:
 2011              		.align	2
 2012              	.L26:
 2013 02e0 0C00D501 		.word	30736396
 2014 02e4 1000D501 		.word	30736400
 2015 02e8 1800D501 		.word	30736408
 2016 02ec 1C00D501 		.word	30736412
 2017 02f0 2400D501 		.word	30736420
 2018 02f4 2800D501 		.word	30736424
 2019 02f8 3000D501 		.word	30736432
 2020 02fc 3400D501 		.word	30736436
 2021 0300 3C00D501 		.word	30736444
 2022 0304 4000D501 		.word	30736448
 2023 0308 4800D501 		.word	30736456
 2024              		.cfi_endproc
 2025              	.LFE2:
 2027              		.align	2
 2028              		.global	tmr_update
 2030              	tmr_update:
 2031              	.LFB3:
  86:../timer.c    **** 
  87:../timer.c    **** int tmr_update(enum tmr_timer t)
  88:../timer.c    **** {
 2032              		.loc 1 88 0
 2033              		.cfi_startproc
 2034              		@ Function supports interworking.
 2035              		@ args = 0, pretend = 0, frame = 16
 2036              		@ frame_needed = 1, uses_anonymous_args = 0
 2037 030c 0DC0A0E1 		mov	ip, sp
 2038              	.LCFI6:
 2039              		.cfi_def_cfa_register 12
 2040 0310 00D82DE9 		stmfd	sp!, {fp, ip, lr, pc}
 2041 0314 04B04CE2 		sub	fp, ip, #4
 2042              		.cfi_offset 14, -8
 2043              		.cfi_offset 13, -12
 2044              		.cfi_offset 11, -16
 2045              	.LCFI7:
 2046              		.cfi_def_cfa 11, 4
 2047 0318 10D04DE2 		sub	sp, sp, #16
 2048 031c 0030A0E1 		mov	r3, r0
 2049 0320 15304BE5 		strb	r3, [fp, #-21]
  89:../timer.c    **** 	int pos = t*4;
 2050              		.loc 1 89 0
 2051 0324 15305BE5 		ldrb	r3, [fp, #-21]	@ zero_extendqisi2
 2052 0328 0331A0E1 		mov	r3, r3, asl #2
 2053 032c 10300BE5 		str	r3, [fp, #-16]
  90:../timer.c    **** 	if (t > 0)
 2054              		.loc 1 90 0
 2055 0330 15305BE5 		ldrb	r3, [fp, #-21]	@ zero_extendqisi2
 2056 0334 000053E3 		cmp	r3, #0
 2057 0338 0200000A 		beq	.L29
  91:../timer.c    **** 		pos += 4;
 2058              		.loc 1 91 0
 2059 033c 10301BE5 		ldr	r3, [fp, #-16]
 2060 0340 043083E2 		add	r3, r3, #4
 2061 0344 10300BE5 		str	r3, [fp, #-16]
 2062              	.L29:
  92:../timer.c    **** 
  93:../timer.c    **** 	if (t < 0 || t > 5)
 2063              		.loc 1 93 0
 2064 0348 15305BE5 		ldrb	r3, [fp, #-21]	@ zero_extendqisi2
 2065 034c 050053E3 		cmp	r3, #5
 2066 0350 0100009A 		bls	.L30
  94:../timer.c    **** 		return -1;
 2067              		.loc 1 94 0
 2068 0354 0030E0E3 		mvn	r3, #0
 2069 0358 130000EA 		b	.L31
 2070              	.L30:
  95:../timer.c    **** 
  96:../timer.c    **** 	// Set to 1 the bit "pos" of register rTCON and after that set it to 0
  97:../timer.c    **** 	rTCON |= (0x1 << (pos + 1));
 2071              		.loc 1 97 0
 2072 035c 58309FE5 		ldr	r3, .L32
 2073 0360 54209FE5 		ldr	r2, .L32
 2074 0364 001092E5 		ldr	r1, [r2, #0]
 2075 0368 10201BE5 		ldr	r2, [fp, #-16]
 2076 036c 012082E2 		add	r2, r2, #1
 2077 0370 0100A0E3 		mov	r0, #1
 2078 0374 1022A0E1 		mov	r2, r0, asl r2
 2079 0378 022081E1 		orr	r2, r1, r2
 2080 037c 002083E5 		str	r2, [r3, #0]
  98:../timer.c    **** 	rTCON &= ~(0X1 << (pos + 1));
 2081              		.loc 1 98 0
 2082 0380 34309FE5 		ldr	r3, .L32
 2083 0384 30209FE5 		ldr	r2, .L32
 2084 0388 001092E5 		ldr	r1, [r2, #0]
 2085 038c 10201BE5 		ldr	r2, [fp, #-16]
 2086 0390 012082E2 		add	r2, r2, #1
 2087 0394 0100A0E3 		mov	r0, #1
 2088 0398 1022A0E1 		mov	r2, r0, asl r2
 2089 039c 0220E0E1 		mvn	r2, r2
 2090 03a0 022001E0 		and	r2, r1, r2
 2091 03a4 002083E5 		str	r2, [r3, #0]
  99:../timer.c    **** 	return 0;
 2092              		.loc 1 99 0
 2093 03a8 0030A0E3 		mov	r3, #0
 2094              	.L31:
 100:../timer.c    **** }
 2095              		.loc 1 100 0
 2096 03ac 0300A0E1 		mov	r0, r3
 2097 03b0 0CD04BE2 		sub	sp, fp, #12
 2098 03b4 00689DE8 		ldmfd	sp, {fp, sp, lr}
 2099 03b8 1EFF2FE1 		bx	lr
 2100              	.L33:
 2101              		.align	2
 2102              	.L32:
 2103 03bc 0800D501 		.word	30736392
 2104              		.cfi_endproc
 2105              	.LFE3:
 2107              		.align	2
 2108              		.global	tmr_set_mode
 2110              	tmr_set_mode:
 2111              	.LFB4:
 101:../timer.c    **** 
 102:../timer.c    **** int tmr_set_mode(enum tmr_timer t, enum tmr_mode mode)
 103:../timer.c    **** {
 2112              		.loc 1 103 0
 2113              		.cfi_startproc
 2114              		@ Function supports interworking.
 2115              		@ args = 0, pretend = 0, frame = 16
 2116              		@ frame_needed = 1, uses_anonymous_args = 0
 2117 03c0 0DC0A0E1 		mov	ip, sp
 2118              	.LCFI8:
 2119              		.cfi_def_cfa_register 12
 2120 03c4 00D82DE9 		stmfd	sp!, {fp, ip, lr, pc}
 2121 03c8 04B04CE2 		sub	fp, ip, #4
 2122              		.cfi_offset 14, -8
 2123              		.cfi_offset 13, -12
 2124              		.cfi_offset 11, -16
 2125              	.LCFI9:
 2126              		.cfi_def_cfa 11, 4
 2127 03cc 10D04DE2 		sub	sp, sp, #16
 2128 03d0 0020A0E1 		mov	r2, r0
 2129 03d4 0130A0E1 		mov	r3, r1
 2130 03d8 15204BE5 		strb	r2, [fp, #-21]
 2131 03dc 16304BE5 		strb	r3, [fp, #-22]
 104:../timer.c    **** 	int err = 0;
 2132              		.loc 1 104 0
 2133 03e0 0030A0E3 		mov	r3, #0
 2134 03e4 10300BE5 		str	r3, [fp, #-16]
 105:../timer.c    **** 	int pos = t*4;
 2135              		.loc 1 105 0
 2136 03e8 15305BE5 		ldrb	r3, [fp, #-21]	@ zero_extendqisi2
 2137 03ec 0331A0E1 		mov	r3, r3, asl #2
 2138 03f0 14300BE5 		str	r3, [fp, #-20]
 106:../timer.c    **** 	if (t > 0)
 2139              		.loc 1 106 0
 2140 03f4 15305BE5 		ldrb	r3, [fp, #-21]	@ zero_extendqisi2
 2141 03f8 000053E3 		cmp	r3, #0
 2142 03fc 0200000A 		beq	.L35
 107:../timer.c    **** 		pos += 4;
 2143              		.loc 1 107 0
 2144 0400 14301BE5 		ldr	r3, [fp, #-20]
 2145 0404 043083E2 		add	r3, r3, #4
 2146 0408 14300BE5 		str	r3, [fp, #-20]
 2147              	.L35:
 108:../timer.c    **** 
 109:../timer.c    **** 	if (t < 0 || t > 5)
 2148              		.loc 1 109 0
 2149 040c 15305BE5 		ldrb	r3, [fp, #-21]	@ zero_extendqisi2
 2150 0410 050053E3 		cmp	r3, #5
 2151 0414 0100009A 		bls	.L36
 110:../timer.c    **** 		return -1;
 2152              		.loc 1 110 0
 2153 0418 0030E0E3 		mvn	r3, #0
 2154 041c 1D0000EA 		b	.L37
 2155              	.L36:
 111:../timer.c    **** 
 112:../timer.c    **** 	if (mode == ONE_SHOT)
 2156              		.loc 1 112 0
 2157 0420 16305BE5 		ldrb	r3, [fp, #-22]	@ zero_extendqisi2
 2158 0424 000053E3 		cmp	r3, #0
 2159 0428 0A00001A 		bne	.L38
 113:../timer.c    **** 		// Set to 0 bit autoreload from position pos
 114:../timer.c    **** 		rTCON &= ~(0X1 << (pos + 3));
 2160              		.loc 1 114 0
 2161 042c 74309FE5 		ldr	r3, .L41
 2162 0430 70209FE5 		ldr	r2, .L41
 2163 0434 001092E5 		ldr	r1, [r2, #0]
 2164 0438 14201BE5 		ldr	r2, [fp, #-20]
 2165 043c 032082E2 		add	r2, r2, #3
 2166 0440 0100A0E3 		mov	r0, #1
 2167 0444 1022A0E1 		mov	r2, r0, asl r2
 2168 0448 0220E0E1 		mvn	r2, r2
 2169 044c 022001E0 		and	r2, r1, r2
 2170 0450 002083E5 		str	r2, [r3, #0]
 2171 0454 0E0000EA 		b	.L39
 2172              	.L38:
 115:../timer.c    **** 	else if (mode == RELOAD)
 2173              		.loc 1 115 0
 2174 0458 16305BE5 		ldrb	r3, [fp, #-22]	@ zero_extendqisi2
 2175 045c 010053E3 		cmp	r3, #1
 2176 0460 0900001A 		bne	.L40
 116:../timer.c    **** 		// Set to 1 bit autoreload from position pos
 117:../timer.c    **** 		rTCON |= (0X1 << (pos + 3));
 2177              		.loc 1 117 0
 2178 0464 3C309FE5 		ldr	r3, .L41
 2179 0468 38209FE5 		ldr	r2, .L41
 2180 046c 001092E5 		ldr	r1, [r2, #0]
 2181 0470 14201BE5 		ldr	r2, [fp, #-20]
 2182 0474 032082E2 		add	r2, r2, #3
 2183 0478 0100A0E3 		mov	r0, #1
 2184 047c 1022A0E1 		mov	r2, r0, asl r2
 2185 0480 022081E1 		orr	r2, r1, r2
 2186 0484 002083E5 		str	r2, [r3, #0]
 2187 0488 010000EA 		b	.L39
 2188              	.L40:
 118:../timer.c    **** 	else
 119:../timer.c    **** 		err = -1;
 2189              		.loc 1 119 0
 2190 048c 0030E0E3 		mvn	r3, #0
 2191 0490 10300BE5 		str	r3, [fp, #-16]
 2192              	.L39:
 120:../timer.c    **** 
 121:../timer.c    **** 	return err;
 2193              		.loc 1 121 0
 2194 0494 10301BE5 		ldr	r3, [fp, #-16]
 2195              	.L37:
 122:../timer.c    **** }
 2196              		.loc 1 122 0
 2197 0498 0300A0E1 		mov	r0, r3
 2198 049c 0CD04BE2 		sub	sp, fp, #12
 2199 04a0 00689DE8 		ldmfd	sp, {fp, sp, lr}
 2200 04a4 1EFF2FE1 		bx	lr
 2201              	.L42:
 2202              		.align	2
 2203              	.L41:
 2204 04a8 0800D501 		.word	30736392
 2205              		.cfi_endproc
 2206              	.LFE4:
 2208              		.align	2
 2209              		.global	tmr_start
 2211              	tmr_start:
 2212              	.LFB5:
 123:../timer.c    **** 
 124:../timer.c    **** int tmr_start(enum tmr_timer t)
 125:../timer.c    **** {
 2213              		.loc 1 125 0
 2214              		.cfi_startproc
 2215              		@ Function supports interworking.
 2216              		@ args = 0, pretend = 0, frame = 16
 2217              		@ frame_needed = 1, uses_anonymous_args = 0
 2218 04ac 0DC0A0E1 		mov	ip, sp
 2219              	.LCFI10:
 2220              		.cfi_def_cfa_register 12
 2221 04b0 00D82DE9 		stmfd	sp!, {fp, ip, lr, pc}
 2222 04b4 04B04CE2 		sub	fp, ip, #4
 2223              		.cfi_offset 14, -8
 2224              		.cfi_offset 13, -12
 2225              		.cfi_offset 11, -16
 2226              	.LCFI11:
 2227              		.cfi_def_cfa 11, 4
 2228 04b8 10D04DE2 		sub	sp, sp, #16
 2229 04bc 0030A0E1 		mov	r3, r0
 2230 04c0 15304BE5 		strb	r3, [fp, #-21]
 126:../timer.c    **** 	int pos = t*4;
 2231              		.loc 1 126 0
 2232 04c4 15305BE5 		ldrb	r3, [fp, #-21]	@ zero_extendqisi2
 2233 04c8 0331A0E1 		mov	r3, r3, asl #2
 2234 04cc 10300BE5 		str	r3, [fp, #-16]
 127:../timer.c    **** 	if (t > 0)
 2235              		.loc 1 127 0
 2236 04d0 15305BE5 		ldrb	r3, [fp, #-21]	@ zero_extendqisi2
 2237 04d4 000053E3 		cmp	r3, #0
 2238 04d8 0200000A 		beq	.L44
 128:../timer.c    **** 		pos += 4;
 2239              		.loc 1 128 0
 2240 04dc 10301BE5 		ldr	r3, [fp, #-16]
 2241 04e0 043083E2 		add	r3, r3, #4
 2242 04e4 10300BE5 		str	r3, [fp, #-16]
 2243              	.L44:
 129:../timer.c    **** 
 130:../timer.c    **** 	if (t < 0 || t > 5)
 2244              		.loc 1 130 0
 2245 04e8 15305BE5 		ldrb	r3, [fp, #-21]	@ zero_extendqisi2
 2246 04ec 050053E3 		cmp	r3, #5
 2247 04f0 0100009A 		bls	.L45
 131:../timer.c    **** 		return -1;
 2248              		.loc 1 131 0
 2249 04f4 0030E0E3 		mvn	r3, #0
 2250 04f8 080000EA 		b	.L46
 2251              	.L45:
 132:../timer.c    **** 
 133:../timer.c    **** 	// Set to 1 bit of start from position pos in register rTCON
 134:../timer.c    **** 	rTCON |= (0x1 << pos);
 2252              		.loc 1 134 0
 2253 04fc 2C309FE5 		ldr	r3, .L47
 2254 0500 28209FE5 		ldr	r2, .L47
 2255 0504 001092E5 		ldr	r1, [r2, #0]
 2256 0508 0100A0E3 		mov	r0, #1
 2257 050c 10201BE5 		ldr	r2, [fp, #-16]
 2258 0510 1022A0E1 		mov	r2, r0, asl r2
 2259 0514 022081E1 		orr	r2, r1, r2
 2260 0518 002083E5 		str	r2, [r3, #0]
 135:../timer.c    **** 
 136:../timer.c    **** 	return 0;
 2261              		.loc 1 136 0
 2262 051c 0030A0E3 		mov	r3, #0
 2263              	.L46:
 137:../timer.c    **** }
 2264              		.loc 1 137 0
 2265 0520 0300A0E1 		mov	r0, r3
 2266 0524 0CD04BE2 		sub	sp, fp, #12
 2267 0528 00689DE8 		ldmfd	sp, {fp, sp, lr}
 2268 052c 1EFF2FE1 		bx	lr
 2269              	.L48:
 2270              		.align	2
 2271              	.L47:
 2272 0530 0800D501 		.word	30736392
 2273              		.cfi_endproc
 2274              	.LFE5:
 2276              		.align	2
 2277              		.global	tmr_stop
 2279              	tmr_stop:
 2280              	.LFB6:
 138:../timer.c    **** 
 139:../timer.c    **** int tmr_stop(enum tmr_timer t)
 140:../timer.c    **** {
 2281              		.loc 1 140 0
 2282              		.cfi_startproc
 2283              		@ Function supports interworking.
 2284              		@ args = 0, pretend = 0, frame = 16
 2285              		@ frame_needed = 1, uses_anonymous_args = 0
 2286 0534 0DC0A0E1 		mov	ip, sp
 2287              	.LCFI12:
 2288              		.cfi_def_cfa_register 12
 2289 0538 00D82DE9 		stmfd	sp!, {fp, ip, lr, pc}
 2290 053c 04B04CE2 		sub	fp, ip, #4
 2291              		.cfi_offset 14, -8
 2292              		.cfi_offset 13, -12
 2293              		.cfi_offset 11, -16
 2294              	.LCFI13:
 2295              		.cfi_def_cfa 11, 4
 2296 0540 10D04DE2 		sub	sp, sp, #16
 2297 0544 0030A0E1 		mov	r3, r0
 2298 0548 15304BE5 		strb	r3, [fp, #-21]
 141:../timer.c    **** 	int pos = t*4;
 2299              		.loc 1 141 0
 2300 054c 15305BE5 		ldrb	r3, [fp, #-21]	@ zero_extendqisi2
 2301 0550 0331A0E1 		mov	r3, r3, asl #2
 2302 0554 10300BE5 		str	r3, [fp, #-16]
 142:../timer.c    **** 	if (t > 0)
 2303              		.loc 1 142 0
 2304 0558 15305BE5 		ldrb	r3, [fp, #-21]	@ zero_extendqisi2
 2305 055c 000053E3 		cmp	r3, #0
 2306 0560 0200000A 		beq	.L50
 143:../timer.c    **** 		pos += 4;
 2307              		.loc 1 143 0
 2308 0564 10301BE5 		ldr	r3, [fp, #-16]
 2309 0568 043083E2 		add	r3, r3, #4
 2310 056c 10300BE5 		str	r3, [fp, #-16]
 2311              	.L50:
 144:../timer.c    **** 
 145:../timer.c    **** 	if (t < 0 || t > 5)
 2312              		.loc 1 145 0
 2313 0570 15305BE5 		ldrb	r3, [fp, #-21]	@ zero_extendqisi2
 2314 0574 050053E3 		cmp	r3, #5
 2315 0578 0100009A 		bls	.L51
 146:../timer.c    **** 		return -1;
 2316              		.loc 1 146 0
 2317 057c 0030E0E3 		mvn	r3, #0
 2318 0580 090000EA 		b	.L52
 2319              	.L51:
 147:../timer.c    **** 
 148:../timer.c    **** 	// Set to 0 bit of start from position pos in register rTCON
 149:../timer.c    **** 	rTCON &= ~(0x1 << pos);
 2320              		.loc 1 149 0
 2321 0584 30309FE5 		ldr	r3, .L53
 2322 0588 2C209FE5 		ldr	r2, .L53
 2323 058c 001092E5 		ldr	r1, [r2, #0]
 2324 0590 0100A0E3 		mov	r0, #1
 2325 0594 10201BE5 		ldr	r2, [fp, #-16]
 2326 0598 1022A0E1 		mov	r2, r0, asl r2
 2327 059c 0220E0E1 		mvn	r2, r2
 2328 05a0 022001E0 		and	r2, r1, r2
 2329 05a4 002083E5 		str	r2, [r3, #0]
 150:../timer.c    **** 
 151:../timer.c    **** 	return 0;
 2330              		.loc 1 151 0
 2331 05a8 0030A0E3 		mov	r3, #0
 2332              	.L52:
 152:../timer.c    **** }
 2333              		.loc 1 152 0
 2334 05ac 0300A0E1 		mov	r0, r3
 2335 05b0 0CD04BE2 		sub	sp, fp, #12
 2336 05b4 00689DE8 		ldmfd	sp, {fp, sp, lr}
 2337 05b8 1EFF2FE1 		bx	lr
 2338              	.L54:
 2339              		.align	2
 2340              	.L53:
 2341 05bc 0800D501 		.word	30736392
 2342              		.cfi_endproc
 2343              	.LFE6:
 2345              		.align	2
 2346              		.global	tmr_isrunning
 2348              	tmr_isrunning:
 2349              	.LFB7:
 153:../timer.c    **** 
 154:../timer.c    **** int tmr_isrunning(enum tmr_timer t)
 155:../timer.c    **** {
 2350              		.loc 1 155 0
 2351              		.cfi_startproc
 2352              		@ Function supports interworking.
 2353              		@ args = 0, pretend = 0, frame = 16
 2354              		@ frame_needed = 1, uses_anonymous_args = 0
 2355 05c0 0DC0A0E1 		mov	ip, sp
 2356              	.LCFI14:
 2357              		.cfi_def_cfa_register 12
 2358 05c4 00D82DE9 		stmfd	sp!, {fp, ip, lr, pc}
 2359 05c8 04B04CE2 		sub	fp, ip, #4
 2360              		.cfi_offset 14, -8
 2361              		.cfi_offset 13, -12
 2362              		.cfi_offset 11, -16
 2363              	.LCFI15:
 2364              		.cfi_def_cfa 11, 4
 2365 05cc 10D04DE2 		sub	sp, sp, #16
 2366 05d0 0030A0E1 		mov	r3, r0
 2367 05d4 15304BE5 		strb	r3, [fp, #-21]
 156:../timer.c    **** 	int ret = 0;
 2368              		.loc 1 156 0
 2369 05d8 0030A0E3 		mov	r3, #0
 2370 05dc 10300BE5 		str	r3, [fp, #-16]
 157:../timer.c    **** 	int pos = t*4;
 2371              		.loc 1 157 0
 2372 05e0 15305BE5 		ldrb	r3, [fp, #-21]	@ zero_extendqisi2
 2373 05e4 0331A0E1 		mov	r3, r3, asl #2
 2374 05e8 14300BE5 		str	r3, [fp, #-20]
 158:../timer.c    **** 	if (t > 0)
 2375              		.loc 1 158 0
 2376 05ec 15305BE5 		ldrb	r3, [fp, #-21]	@ zero_extendqisi2
 2377 05f0 000053E3 		cmp	r3, #0
 2378 05f4 0200000A 		beq	.L56
 159:../timer.c    **** 		pos += 4;
 2379              		.loc 1 159 0
 2380 05f8 14301BE5 		ldr	r3, [fp, #-20]
 2381 05fc 043083E2 		add	r3, r3, #4
 2382 0600 14300BE5 		str	r3, [fp, #-20]
 2383              	.L56:
 160:../timer.c    **** 
 161:../timer.c    **** 	if ((t >= 0) && (t <= 5) 
 2384              		.loc 1 161 0
 2385 0604 15305BE5 		ldrb	r3, [fp, #-21]	@ zero_extendqisi2
 2386 0608 050053E3 		cmp	r3, #5
 2387 060c 0900008A 		bhi	.L57
 162:../timer.c    **** 			&& (rTCON & (0x1 << pos)))
 2388              		.loc 1 162 0
 2389 0610 34309FE5 		ldr	r3, .L58
 2390 0614 002093E5 		ldr	r2, [r3, #0]
 2391 0618 0110A0E3 		mov	r1, #1
 2392 061c 14301BE5 		ldr	r3, [fp, #-20]
 2393 0620 1133A0E1 		mov	r3, r1, asl r3
 2394 0624 033002E0 		and	r3, r2, r3
 2395 0628 000053E3 		cmp	r3, #0
 2396 062c 0100000A 		beq	.L57
 163:../timer.c    **** 		ret = 1;
 2397              		.loc 1 163 0
 2398 0630 0130A0E3 		mov	r3, #1
 2399 0634 10300BE5 		str	r3, [fp, #-16]
 2400              	.L57:
 164:../timer.c    **** 
 165:../timer.c    **** 	return ret;
 2401              		.loc 1 165 0
 2402 0638 10301BE5 		ldr	r3, [fp, #-16]
 166:../timer.c    **** }
 2403              		.loc 1 166 0
 2404 063c 0300A0E1 		mov	r0, r3
 2405 0640 0CD04BE2 		sub	sp, fp, #12
 2406 0644 00689DE8 		ldmfd	sp, {fp, sp, lr}
 2407 0648 1EFF2FE1 		bx	lr
 2408              	.L59:
 2409              		.align	2
 2410              	.L58:
 2411 064c 0800D501 		.word	30736392
 2412              		.cfi_endproc
 2413              	.LFE7:
 2415              	.Letext0:
DEFINED SYMBOLS
                            *ABS*:00000000 timer.c
C:\Users\USUARI~2\AppData\Local\Temp\ccKxHCQY.s:1698   .text:00000000 $a
C:\Users\USUARI~2\AppData\Local\Temp\ccKxHCQY.s:1701   .text:00000000 tmr_set_prescaler
C:\Users\USUARI~2\AppData\Local\Temp\ccKxHCQY.s:1776   .text:000000c0 $d
C:\Users\USUARI~2\AppData\Local\Temp\ccKxHCQY.s:1780   .text:000000c4 $a
C:\Users\USUARI~2\AppData\Local\Temp\ccKxHCQY.s:1783   .text:000000c4 tmr_set_divider
C:\Users\USUARI~2\AppData\Local\Temp\ccKxHCQY.s:1892   .text:000001d4 $d
C:\Users\USUARI~2\AppData\Local\Temp\ccKxHCQY.s:1896   .text:000001d8 $a
C:\Users\USUARI~2\AppData\Local\Temp\ccKxHCQY.s:1899   .text:000001d8 tmr_set_count
C:\Users\USUARI~2\AppData\Local\Temp\ccKxHCQY.s:1930   .text:00000210 $d
C:\Users\USUARI~2\AppData\Local\Temp\ccKxHCQY.s:1938   .text:00000228 $a
C:\Users\USUARI~2\AppData\Local\Temp\ccKxHCQY.s:2013   .text:000002e0 $d
C:\Users\USUARI~2\AppData\Local\Temp\ccKxHCQY.s:2027   .text:0000030c $a
C:\Users\USUARI~2\AppData\Local\Temp\ccKxHCQY.s:2030   .text:0000030c tmr_update
C:\Users\USUARI~2\AppData\Local\Temp\ccKxHCQY.s:2103   .text:000003bc $d
C:\Users\USUARI~2\AppData\Local\Temp\ccKxHCQY.s:2107   .text:000003c0 $a
C:\Users\USUARI~2\AppData\Local\Temp\ccKxHCQY.s:2110   .text:000003c0 tmr_set_mode
C:\Users\USUARI~2\AppData\Local\Temp\ccKxHCQY.s:2204   .text:000004a8 $d
C:\Users\USUARI~2\AppData\Local\Temp\ccKxHCQY.s:2208   .text:000004ac $a
C:\Users\USUARI~2\AppData\Local\Temp\ccKxHCQY.s:2211   .text:000004ac tmr_start
C:\Users\USUARI~2\AppData\Local\Temp\ccKxHCQY.s:2272   .text:00000530 $d
C:\Users\USUARI~2\AppData\Local\Temp\ccKxHCQY.s:2276   .text:00000534 $a
C:\Users\USUARI~2\AppData\Local\Temp\ccKxHCQY.s:2279   .text:00000534 tmr_stop
C:\Users\USUARI~2\AppData\Local\Temp\ccKxHCQY.s:2341   .text:000005bc $d
C:\Users\USUARI~2\AppData\Local\Temp\ccKxHCQY.s:2345   .text:000005c0 $a
C:\Users\USUARI~2\AppData\Local\Temp\ccKxHCQY.s:2348   .text:000005c0 tmr_isrunning
C:\Users\USUARI~2\AppData\Local\Temp\ccKxHCQY.s:2411   .text:0000064c $d
                     .debug_frame:00000010 $d

NO UNDEFINED SYMBOLS
