 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by group
Design : Skinny_0_2
Version: E-2010.12-SP2
Date   : Thu Jun 20 21:37:01 2019
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top

  Startpoint: RF_17/RS/Q_reg[62]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: RF_18/RS/Q_reg[61]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RF_17/RS/Q_reg[62]/CK (DFFQX1TS)                        0.00 #     0.00 r
  RF_17/RS/Q_reg[62]/Q (DFFQX1TS)                         0.77       0.77 f
  RF_17/RS/Q[62] (DataFF_SIZE64_23)                       0.00       0.77 f
  RF_17/ROUND_OUT[62] (RoundFunction_0_2_23)              0.00       0.77 f
  RF_18/ROUND_IN[62] (RoundFunction_0_2_22)               0.00       0.77 f
  RF_18/S_15/X[2] (SBox_0_337)                            0.00       0.77 f
  RF_18/S_15/U7/Y (OAI21X1TS)                             0.20       0.97 r
  RF_18/S_15/U6/Y (OAI31X1TS)                             0.24       1.21 f
  RF_18/S_15/U8/Y (OAI21XLTS)                             0.34       1.55 r
  RF_18/S_15/U1/Y (OAI31X1TS)                             0.20       1.75 f
  RF_18/S_15/Y[1] (SBox_0_337)                            0.00       1.75 f
  RF_18/KA/DATA_IN[61] (AddConstKey_0_2_22)               0.00       1.75 f
  RF_18/KA/U33/Y (XOR2X1TS)                               0.25       2.00 r
  RF_18/KA/U63/Y (XOR2X1TS)                               0.31       2.31 r
  RF_18/KA/DATA_OUT[61] (AddConstKey_0_2_22)              0.00       2.31 r
  RF_18/SR/X[61] (ShiftRows_0_22)                         0.00       2.31 r
  RF_18/SR/Y[61] (ShiftRows_0_22)                         0.00       2.31 r
  RF_18/MC/X[61] (MixColumns_0_22)                        0.00       2.31 r
  RF_18/MC/U28/Y (XOR2X1TS)                               0.32       2.63 r
  RF_18/MC/U16/Y (XOR2X1TS)                               0.29       2.92 f
  RF_18/MC/Y[61] (MixColumns_0_22)                        0.00       2.92 f
  RF_18/RS/D[61] (DataFF_SIZE64_22)                       0.00       2.92 f
  RF_18/RS/Q_reg[61]/D (DFFQX1TS)                         0.00       2.92 f
  data arrival time                                                  2.92

  clock CLK (rise edge)                               10000.00   10000.00
  clock network delay (ideal)                             0.00   10000.00
  RF_18/RS/Q_reg[61]/CK (DFFQX1TS)                        0.00   10000.00 r
  library setup time                                     -0.35    9999.65
  data required time                                              9999.65
  --------------------------------------------------------------------------
  data required time                                              9999.65
  data arrival time                                                 -2.92
  --------------------------------------------------------------------------
  slack (MET)                                                     9996.73


1
