

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
805ca958ecb2392e85adddcfaf34c519  /home/bing/cu_learn/im2col/src/bin/main
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=/home/bing/cu_learn/im2col/src/col2im.cu
self exe links to: /home/bing/cu_learn/im2col/src/bin/main
Running md5sum using "md5sum /home/bing/cu_learn/im2col/src/bin/main "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/bing/cu_learn/im2col/src/bin/main > _cuobjdump_complete_output_f18uJI"
Parsing file _cuobjdump_complete_output_f18uJI
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/col2im.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/col2im.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/cuda_conv.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/cuda_conv.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/fc.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/fc.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/im2col.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/im2col.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/pooling.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_5.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/pooling.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/sigmoid.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_6.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/sigmoid.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_ : hostFun 0x0x401580, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x040 (_1.ptx:79) @%p1 bra $Lt_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:195) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0d0 (_1.ptx:99) @%p2 bra $Lt_0_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100 (_1.ptx:108) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0f0 (_1.ptx:104) bra.uni $Lt_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100 (_1.ptx:108) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x120 (_1.ptx:112) @%p3 bra $Lt_0_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x150 (_1.ptx:122) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x140 (_1.ptx:117) bra.uni $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x150 (_1.ptx:122) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x178 (_1.ptx:127) @%p4 bra $Lt_0_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_1.ptx:188) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x250 (_1.ptx:157) @!%p5 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (_1.ptx:180) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2e0 (_1.ptx:178) @%p6 bra $Lt_0_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (_1.ptx:180) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2f8 (_1.ptx:182) @%p7 bra $Lt_0_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x300 (_1.ptx:183) bra.uni $Lt_0_6658;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x300 (_1.ptx:183) bra.uni $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_1.ptx:188) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x330 (_1.ptx:192) @%p8 bra $Lt_0_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:195) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x380 (_1.ptx:227) @%p1 bra $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_1.ptx:343) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x410 (_1.ptx:247) @%p2 bra $Lt_1_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_1.ptx:256) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x430 (_1.ptx:252) bra.uni $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_1.ptx:256) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x460 (_1.ptx:260) @%p3 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (_1.ptx:270) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x480 (_1.ptx:265) bra.uni $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (_1.ptx:270) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x4b8 (_1.ptx:275) @%p4 bra $Lt_1_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x650 (_1.ptx:336) st.global.f64 [%rd5+0], %fd1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x590 (_1.ptx:305) @!%p5 bra $Lt_1_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x628 (_1.ptx:328) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x620 (_1.ptx:326) @%p6 bra $Lt_1_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x628 (_1.ptx:328) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x638 (_1.ptx:330) @%p7 bra $Lt_1_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x640 (_1.ptx:331) bra.uni $Lt_1_6658;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x640 (_1.ptx:331) bra.uni $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x650 (_1.ptx:336) st.global.f64 [%rd5+0], %fd1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x670 (_1.ptx:340) @%p8 bra $Lt_1_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_1.ptx:343) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_K0hHCR"
Running: cat _ptx_K0hHCR | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_v03Xv0
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_v03Xv0 --output-file  /dev/null 2> _ptx_K0hHCRinfo"
GPGPU-Sim PTX: Kernel '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_' : regs=21, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_K0hHCR _ptx2_v03Xv0 _ptx_K0hHCRinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_ : hostFun 0x0x401590, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=/home/bing/cu_learn/im2col/src/cuda_conv.cu
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=/home/bing/cu_learn/im2col/src/fc.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z12BiasBackwardIfEviiPKT_PS0_ : hostFun 0x0x404370, fat_cubin_handle = 3
GPGPU-Sim PTX: instruction assembly for function '_Z13fc_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z13fc_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x718 (_3.ptx:84) @%p1 bra $Lt_0_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x738 (_3.ptx:88) @%p2 bra $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x830 (_3.ptx:122) @%p3 bra $Lt_0_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13fc_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13fc_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z17convdw_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z17convdw_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x8d8 (_3.ptx:163) @%p1 bra $Lt_1_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x8f8 (_3.ptx:167) @%p2 bra $Lt_1_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x9f0 (_3.ptx:201) @%p3 bra $Lt_1_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17convdw_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17convdw_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z17convdx_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z17convdx_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xa98 (_3.ptx:242) @%p1 bra $Lt_2_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xab8 (_3.ptx:246) @%p2 bra $Lt_2_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xba8 (_3.ptx:279) @%p3 bra $Lt_2_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17convdx_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17convdx_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z11BiasForwardIfEvPT_S1_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: reconvergence points for _Z11BiasForwardIfEvPT_S1_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xc50 (_3.ptx:319) @%p1 bra $Lt_3_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcc8 (_3.ptx:337) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11BiasForwardIfEvPT_S1_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11BiasForwardIfEvPT_S1_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z12BiasBackwardIfEviiPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12BiasBackwardIfEviiPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xd10 (_3.ptx:362) @%p1 bra $Lt_4_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xde8 (_3.ptx:394) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xde0 (_3.ptx:391) @%p2 bra $Lt_4_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xde8 (_3.ptx:394) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12BiasBackwardIfEviiPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12BiasBackwardIfEviiPKT_PS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _3.ptx
Adding _cuobjdump_3.ptx with cubin handle 3
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_4qvAJ9"
Running: cat _ptx_4qvAJ9 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_bmjYXi
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_bmjYXi --output-file  /dev/null 2> _ptx_4qvAJ9info"
GPGPU-Sim PTX: Kernel '_Z12BiasBackwardIfEviiPKT_PS0_' : regs=13, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z11BiasForwardIfEvPT_S1_iii' : regs=8, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z17convdx_gpu_kernelPfS_S_iii' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z17convdw_gpu_kernelPfS_S_iii' : regs=15, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z13fc_gpu_kernelPfS_S_iii' : regs=14, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_4qvAJ9 _ptx2_bmjYXi _ptx_4qvAJ9info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z11BiasForwardIfEvPT_S1_iii : hostFun 0x0x404360, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z17convdx_gpu_kernelPfS_S_iii : hostFun 0x0x402b40, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z17convdw_gpu_kernelPfS_S_iii : hostFun 0x0x402c30, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z13fc_gpu_kernelPfS_S_iii : hostFun 0x0x402d20, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 4, filename=/home/bing/cu_learn/im2col/src/im2col.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_ : hostFun 0x0x404b40, fat_cubin_handle = 4
GPGPU-Sim PTX: instruction assembly for function '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xe30 (_4.ptx:78) @%p1 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d0 (_4.ptx:177) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xee0 (_4.ptx:103) @!%p2 bra $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10b8 (_4.ptx:172) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xfd8 (_4.ptx:139) @!%p3 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xff8 (_4.ptx:143) @%p4 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1008 (_4.ptx:145) @%p5 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1018 (_4.ptx:147) @%p6 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1050 (_4.ptx:155) bra.uni $L_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1080 (_4.ptx:164) @%p7 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_4.ptx:165) mul.lo.u64 %rd16, %rd10, %rd9;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x10b0 (_4.ptx:170) @%p8 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10b8 (_4.ptx:172) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x10c8 (_4.ptx:174) @%p9 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d0 (_4.ptx:177) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1118 (_4.ptx:208) @%p1 bra $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b8 (_4.ptx:307) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x11c8 (_4.ptx:233) @!%p2 bra $Lt_1_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13a0 (_4.ptx:302) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x12c0 (_4.ptx:269) @!%p3 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x12e0 (_4.ptx:273) @%p4 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x12f0 (_4.ptx:275) @%p5 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1300 (_4.ptx:277) @%p6 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1338 (_4.ptx:285) bra.uni $L_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1368 (_4.ptx:294) @%p7 bra $Lt_1_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1370 (_4.ptx:295) mul.lo.u64 %rd16, %rd10, %rd9;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1398 (_4.ptx:300) @%p8 bra $Lt_1_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13a0 (_4.ptx:302) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x13b0 (_4.ptx:304) @%p9 bra $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b8 (_4.ptx:307) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _4.ptx
Adding _cuobjdump_4.ptx with cubin handle 4
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_yssats"
Running: cat _ptx_yssats | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_XvaxYB
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_XvaxYB --output-file  /dev/null 2> _ptx_yssatsinfo"
GPGPU-Sim PTX: Kernel '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' : regs=21, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_yssats _ptx2_XvaxYB _ptx_yssatsinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ : hostFun 0x0x404b50, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 5, filename=/home/bing/cu_learn/im2col/src/pooling.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi : hostFun 0x0x405af0, fat_cubin_handle = 5
GPGPU-Sim PTX: instruction assembly for function '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1400 (_5.ptx:83) @%p1 bra $Lt_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1708 (_5.ptx:201) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x14a8 (_5.ptx:106) @%p2 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14d8 (_5.ptx:115) rem.s32 %r24, %r6, %r17;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x14c8 (_5.ptx:111) bra.uni $Lt_0_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14d8 (_5.ptx:115) rem.s32 %r24, %r6, %r17;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x14f0 (_5.ptx:118) @%p3 bra $Lt_0_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1528 (_5.ptx:129) mov.s32 %r30, %r23;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1518 (_5.ptx:124) bra.uni $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1528 (_5.ptx:129) mov.s32 %r30, %r23;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1550 (_5.ptx:134) @%p4 bra $Lt_0_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16e0 (_5.ptx:194) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1610 (_5.ptx:160) @!%p5 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16b8 (_5.ptx:186) add.s32 %r30, %r30, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1678 (_5.ptx:175) @%p6 bra $Lt_0_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1698 (_5.ptx:181) add.s32 %r51, %r51, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x16b0 (_5.ptx:184) @%p7 bra $Lt_0_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16b8 (_5.ptx:186) add.s32 %r30, %r30, 1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x16c8 (_5.ptx:188) @%p8 bra $Lt_0_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16d0 (_5.ptx:189) bra.uni $Lt_0_7426;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x16d0 (_5.ptx:189) bra.uni $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16e0 (_5.ptx:194) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1700 (_5.ptx:198) @%p9 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1708 (_5.ptx:201) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding dominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding postdominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: reconvergence points for _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1750 (_5.ptx:234) @%p1 bra $Lt_1_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19f0 (_5.ptx:335) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1828 (_5.ptx:264) @%p2 bra $Lt_1_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b8 (_5.ptx:325) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x18f8 (_5.ptx:292) @!%p3 bra $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1988 (_5.ptx:316) add.s32 %r22, %r22, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1950 (_5.ptx:305) @!%p4 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1968 (_5.ptx:311) add.s32 %r46, %r46, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1980 (_5.ptx:314) @%p5 bra $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1988 (_5.ptx:316) add.s32 %r22, %r22, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1998 (_5.ptx:318) @%p6 bra $Lt_1_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19a0 (_5.ptx:319) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x19a0 (_5.ptx:319) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b8 (_5.ptx:325) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x19e8 (_5.ptx:332) @%p7 bra $Lt_1_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19f0 (_5.ptx:335) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _5.ptx
Adding _cuobjdump_5.ptx with cubin handle 5
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_ZmDMML"
Running: cat _ptx_ZmDMML | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_338JBV
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_338JBV --output-file  /dev/null 2> _ptx_ZmDMMLinfo"
GPGPU-Sim PTX: Kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' : regs=22, lmem=0, smem=0, cmem=96
GPGPU-Sim PTX: Kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=112
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_ZmDMML _ptx2_338JBV _ptx_ZmDMMLinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_ : hostFun 0x0x405ae0, fat_cubin_handle = 5
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 6, filename=/home/bing/cu_learn/im2col/src/sigmoid.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z14SigmoidForwardIfEviPKT_PS0_ : hostFun 0x0x406490, fat_cubin_handle = 6
GPGPU-Sim PTX: instruction assembly for function '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12ReLUBackwardIfEviPKT_S2_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1a38 (_6.ptx:72) @%p1 bra $Lt_0_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b00 (_6.ptx:104) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1a98 (_6.ptx:86) @!%p2 bra $Lt_0_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ac8 (_6.ptx:95) add.u64 %rd9, %rd2, %rd4;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1ab8 (_6.ptx:91) bra.uni $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ac8 (_6.ptx:95) add.u64 %rd9, %rd2, %rd4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1af8 (_6.ptx:101) @%p3 bra $Lt_0_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b00 (_6.ptx:104) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12ReLUBackwardIfEviPKT_S2_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z11ReLUForwardIfEviPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z11ReLUForwardIfEviPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1b48 (_6.ptx:128) @%p1 bra $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1be8 (_6.ptx:153) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1be0 (_6.ptx:150) @%p2 bra $Lt_1_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1be8 (_6.ptx:153) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11ReLUForwardIfEviPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11ReLUForwardIfEviPKT_PS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z14SigmoidForwardIfEviPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z14SigmoidForwardIfEviPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1c30 (_6.ptx:178) @%p1 bra $Lt_2_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_6.ptx:341) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1cc0 (_6.ptx:199) @!%p2 bra $Lt_2_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (_6.ptx:329) mov.f64 %fd73, 0d3fe0000000000000;// 0.5
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1df0 (_6.ptx:248) @%p3 bra $Lt_2_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e88 (_6.ptx:275) mov.f64 %fd42, 0d3ff0000000000000;// 1
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1e10 (_6.ptx:253) bra.uni $Lt_2_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e88 (_6.ptx:275) mov.f64 %fd42, 0d3ff0000000000000;// 1
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e28 (_6.ptx:257) @%p4 bra $Lt_2_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e50 (_6.ptx:266) mov.s32 %r18, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1e40 (_6.ptx:261) bra.uni $Lt_2_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e50 (_6.ptx:266) mov.s32 %r18, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1f08 (_6.ptx:291) bra.uni $Lt_2_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (_6.ptx:329) mov.f64 %fd73, 0d3fe0000000000000;// 0.5
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2038 (_6.ptx:338) @%p6 bra $Lt_2_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_6.ptx:341) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14SigmoidForwardIfEviPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14SigmoidForwardIfEviPKT_PS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _6.ptx
Adding _cuobjdump_6.ptx with cubin handle 6
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_qbZRJ5"
Running: cat _ptx_qbZRJ5 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_9uDNSf
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_9uDNSf --output-file  /dev/null 2> _ptx_qbZRJ5info"
GPGPU-Sim PTX: Kernel '_Z14SigmoidForwardIfEviPKT_PS0_' : regs=26, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z11ReLUForwardIfEviPKT_PS0_' : regs=10, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z12ReLUBackwardIfEviPKT_S2_PS0_' : regs=9, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_qbZRJ5 _ptx2_9uDNSf _ptx_qbZRJ5info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z11ReLUForwardIfEviPKT_PS0_ : hostFun 0x0x406410, fat_cubin_handle = 6
GPGPU-Sim PTX: __cudaRegisterFunction _Z12ReLUBackwardIfEviPKT_S2_PS0_ : hostFun 0x0x406380, fat_cubin_handle = 6

GPGPU-Sim PTX: cudaLaunch for 0x0x404b50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' to stream 0, gridDim= (3,1,1) blockDim = (512,1,1) 
kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 3072 (ipc= 6.1) sim_rate=3072 (inst/sec) elapsed = 0:0:00:01 / Wed Jul 25 11:09:23 2018
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(1,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(2,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(2,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(2,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(1,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 433536 (ipc=78.8) sim_rate=216768 (inst/sec) elapsed = 0:0:00:02 / Wed Jul 25 11:09:24 2018
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(1,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6608,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(0,0,0) tid=(383,0,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(0,0,0) tid=(383,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8783,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8846,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' finished on shader 2.
kernel_name = _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 8847
gpu_sim_insn = 692480
gpu_ipc =      78.2729
gpu_tot_sim_cycle = 8847
gpu_tot_sim_insn = 692480
gpu_tot_ipc =      78.2729
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 509
gpu_total_sim_rate=346240

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 14704
	L1I_total_cache_misses = 296
	L1I_total_cache_miss_rate = 0.0201
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1304, Miss = 436, Miss_rate = 0.334, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1304, Miss = 436, Miss_rate = 0.334, Pending_hits = 4, Reservation_fails = 0
	L1D_cache_core[3]: Access = 652, Miss = 218, Miss_rate = 0.334, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 3260
	L1D_total_cache_misses = 1090
	L1D_total_cache_miss_rate = 0.3344
	L1D_total_cache_pending_hits = 10
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.089
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 408
	L1C_total_cache_misses = 48
	L1C_total_cache_miss_rate = 0.1176
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2160
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 90
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 360
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 48
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1000
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 14408
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 296
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 832000
gpgpu_n_tot_w_icount = 26000
gpgpu_n_stall_shd_mem = 1260
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 90
gpgpu_n_mem_write_global = 1000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 3
gpgpu_n_load_insn  = 32000
gpgpu_n_store_insn = 32000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 13056
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1260
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:626	W0_Idle:9667	W0_Scoreboard:12211	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:26000
traffic_breakdown_coretomem[CONST_ACC_R] = 24 {8:3,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 720 {8:90,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 136000 {136:1000,}
traffic_breakdown_coretomem[INST_ACC_R] = 168 {8:21,}
traffic_breakdown_memtocore[CONST_ACC_R] = 216 {72:3,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 12240 {136:90,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8000 {8:1000,}
traffic_breakdown_memtocore[INST_ACC_R] = 2856 {136:21,}
maxmrqlatency = 83 
maxdqlatency = 0 
maxmflatency = 427 
averagemflatency = 264 
max_icnt2mem_latency = 33 
max_icnt2sh_latency = 8846 
mrq_lat_table:900 	557 	128 	304 	172 	34 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	480 	613 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	766 	347 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	32 	6 	23 	31 	1 	0 	0 	0 	228 	746 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0      3450      4507      3015      2997      2943      3637      2651      2638         0         0         0         0 
dram[1]:       232         0         0         0      3638      4672      3081      3276      2960      3016      2669      2641         0         0         0         0 
dram[2]:       516         0         0         0      3816      2987      3063      3463      3087      3035      2676      2650         0         0         0         0 
dram[3]:      1622         0         0         0      4066      3009      3087      3654      3200      3028      2666      2647         0         0         0         0 
dram[4]:      1121         0         0         0      4219      2979      2938      3835      3321      3063      2635      2653         0         0         0         0 
dram[5]:         0         0         0         0      4360      3260      2979      3003      3441      3088      2634      2654         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan      -nan      -nan 20.000000 20.000000 64.000000 64.000000 64.000000 64.000000 28.000000 24.000000      -nan      -nan      -nan      -nan 
dram[1]:  1.000000      -nan      -nan      -nan 20.000000 20.000000 64.000000 64.000000 64.000000 64.000000 26.000000 24.000000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan 20.000000 24.000000 64.000000 64.000000 64.000000 64.000000 26.000000 24.000000      -nan      -nan      -nan      -nan 
dram[3]:  2.000000      -nan      -nan      -nan 20.000000 24.000000 64.000000 64.000000 64.000000 64.000000 26.000000 24.000000      -nan      -nan      -nan      -nan 
dram[4]:  2.000000      -nan      -nan      -nan 20.000000 24.000000 64.000000 64.000000 64.000000 64.000000 24.000000 24.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 20.000000 24.000000 64.000000 64.000000 64.000000 64.000000 24.000000 24.000000      -nan      -nan      -nan      -nan 
average row locality = 2098/52 = 40.346153
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         0         0        10        10        32        32        32        32        18        16         0         0         0         0 
dram[1]:         1         0         0         0        10        10        32        32        32        32        16        16         0         0         0         0 
dram[2]:         2         0         0         0        10        12        32        32        32        32        16        16         0         0         0         0 
dram[3]:         2         0         0         0        10        12        32        32        32        32        16        16         0         0         0         0 
dram[4]:         2         0         0         0        10        12        32        32        32        32        16        16         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32        32        32        16        16         0         0         0         0 
total reads: 1098
min_bank_accesses = 0!
chip skew: 184/181 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0        10        10        32        32        32        32        10         8         0         0         0         0 
dram[1]:         0         0         0         0        10        10        32        32        32        32        10         8         0         0         0         0 
dram[2]:         0         0         0         0        10        12        32        32        32        32        10         8         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32        32        32        10         8         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32        32        32         8         8         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32        32        32         8         8         0         0         0         0 
total reads: 1000
min_bank_accesses = 0!
chip skew: 168/166 = 1.01
average mf latency per bank:
dram[0]:        792    none      none      none         130       129       130       128       129       129       184       195    none      none      none      none  
dram[1]:          0    none      none      none         130       128       129       130       128       130       172       197    none      none      none      none  
dram[2]:          0    none      none      none         129       128       128       129       129       130       165       182    none      none      none      none  
dram[3]:          0    none      none      none         128       128       130       130       129       130       174       194    none      none      none      none  
dram[4]:          0    none      none      none         129       129       129       129       130       134       202       182    none      none      none      none  
dram[5]:     none      none      none      none         127       130       128       128       130       131       178       189    none      none      none      none  
maximum mf latency per bank:
dram[0]:        266         0         0         0       274       271       311       282       277       278       378       392         0         0         0         0
dram[1]:          0         0         0         0       274       272       291       291       273       274       382       407         0         0         0         0
dram[2]:          0         0         0         0       268       274       286       291       291       290       326       364         0         0         0         0
dram[3]:          0         0         0         0       265       276       292       296       282       289       396       377         0         0         0         0
dram[4]:          0         0         0         0       276       278       276       276       294       332       427       324         0         0         0         0
dram[5]:          0         0         0         0       272       288       283       288       296       299       301       371         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11677 n_nop=10970 n_act=9 n_pre=0 n_req=349 n_rd=366 n_write=332 bw_util=0.1196
n_activity=4233 dram_eff=0.3298
bk0: 2a 11660i bk1: 0a 11676i bk2: 0a 11678i bk3: 0a 11680i bk4: 20a 11402i bk5: 20a 11416i bk6: 64a 10865i bk7: 64a 10825i bk8: 64a 10869i bk9: 64a 10911i bk10: 36a 11369i bk11: 32a 11304i bk12: 0a 11673i bk13: 0a 11674i bk14: 0a 11675i bk15: 0a 11675i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.176586
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11677 n_nop=10974 n_act=9 n_pre=0 n_req=347 n_rd=362 n_write=332 bw_util=0.1189
n_activity=4363 dram_eff=0.3181
bk0: 2a 11662i bk1: 0a 11678i bk2: 0a 11679i bk3: 0a 11681i bk4: 20a 11438i bk5: 20a 11408i bk6: 64a 10925i bk7: 64a 10829i bk8: 64a 10879i bk9: 64a 10865i bk10: 32a 11383i bk11: 32a 11325i bk12: 0a 11670i bk13: 0a 11673i bk14: 0a 11674i bk15: 0a 11676i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.16631
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11677 n_nop=10964 n_act=9 n_pre=0 n_req=352 n_rd=368 n_write=336 bw_util=0.1206
n_activity=4362 dram_eff=0.3228
bk0: 4a 11657i bk1: 0a 11677i bk2: 0a 11677i bk3: 0a 11678i bk4: 20a 11421i bk5: 24a 11398i bk6: 64a 10899i bk7: 64a 10862i bk8: 64a 10889i bk9: 64a 10891i bk10: 32a 11395i bk11: 32a 11363i bk12: 0a 11674i bk13: 0a 11674i bk14: 0a 11676i bk15: 0a 11676i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.16965
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11677 n_nop=10964 n_act=9 n_pre=0 n_req=352 n_rd=368 n_write=336 bw_util=0.1206
n_activity=4382 dram_eff=0.3213
bk0: 4a 11656i bk1: 0a 11676i bk2: 0a 11677i bk3: 0a 11678i bk4: 20a 11468i bk5: 24a 11372i bk6: 64a 10868i bk7: 64a 10813i bk8: 64a 10882i bk9: 64a 10864i bk10: 32a 11390i bk11: 32a 11426i bk12: 0a 11674i bk13: 0a 11675i bk14: 0a 11675i bk15: 0a 11676i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.193372
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11677 n_nop=10968 n_act=9 n_pre=0 n_req=350 n_rd=368 n_write=332 bw_util=0.1199
n_activity=4432 dram_eff=0.3159
bk0: 4a 11656i bk1: 0a 11677i bk2: 0a 11677i bk3: 0a 11679i bk4: 20a 11437i bk5: 24a 11367i bk6: 64a 10916i bk7: 64a 10892i bk8: 64a 10860i bk9: 64a 10786i bk10: 32a 11411i bk11: 32a 11362i bk12: 0a 11675i bk13: 0a 11675i bk14: 0a 11676i bk15: 0a 11676i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.236362
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0x80018f80, atomic=0 1 entries : 0x7f8beca9b320 :  mf: uid= 19372, sid02:w15, part=5, addr=0x80018f80, load , size=128, unknown  status = IN_PARTITION_DRAM (8844), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11677 n_nop=10973 n_act=8 n_pre=0 n_req=348 n_rd=364 n_write=332 bw_util=0.1192
n_activity=4319 dram_eff=0.3223
bk0: 0a 11677i bk1: 0a 11678i bk2: 0a 11679i bk3: 0a 11679i bk4: 20a 11478i bk5: 24a 11338i bk6: 64a 10875i bk7: 64a 10864i bk8: 64a 10871i bk9: 64a 10876i bk10: 32a 11376i bk11: 32a 11430i bk12: 0a 11674i bk13: 0a 11675i bk14: 0a 11676i bk15: 0a 11676i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.177272

========= L2 cache stats =========
L2_cache_bank[0]: Access = 95, Miss = 93, Miss_rate = 0.979, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[1]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 93, Miss = 91, Miss_rate = 0.978, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 96, Miss = 92, Miss_rate = 0.958, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 92, Miss = 92, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 96, Miss = 92, Miss_rate = 0.958, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 92, Miss = 92, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 96, Miss = 92, Miss_rate = 0.958, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 92, Miss = 92, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 90, Miss = 90, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 92, Miss = 92, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1114
L2_total_cache_misses = 1098
L2_total_cache_miss_rate = 0.9856
L2_total_cache_pending_hits = 14
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 90
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1000
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.041

icnt_total_pkts_mem_to_simt=1564
icnt_total_pkts_simt_to_mem=5114
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.61
	minimum = 6
	maximum = 127
Network latency average = 9.80925
	minimum = 6
	maximum = 92
Slowest packet = 118
Flit latency average = 8.3799
	minimum = 6
	maximum = 88
Slowest flit = 417
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00932729
	minimum = 0 (at node 0)
	maximum = 0.0501865 (at node 1)
Accepted packet rate average = 0.00932729
	minimum = 0 (at node 0)
	maximum = 0.0501865 (at node 1)
Injected flit rate average = 0.0279567
	minimum = 0 (at node 0)
	maximum = 0.231039 (at node 1)
Accepted flit rate average= 0.0279567
	minimum = 0 (at node 0)
	maximum = 0.0698542 (at node 1)
Injected packet length average = 2.99731
Accepted packet length average = 2.99731
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.61 (1 samples)
	minimum = 6 (1 samples)
	maximum = 127 (1 samples)
Network latency average = 9.80925 (1 samples)
	minimum = 6 (1 samples)
	maximum = 92 (1 samples)
Flit latency average = 8.3799 (1 samples)
	minimum = 6 (1 samples)
	maximum = 88 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00932729 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0501865 (1 samples)
Accepted packet rate average = 0.00932729 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0501865 (1 samples)
Injected flit rate average = 0.0279567 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.231039 (1 samples)
Accepted flit rate average = 0.0279567 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0698542 (1 samples)
Injected packet size average = 2.99731 (1 samples)
Accepted packet size average = 2.99731 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 346240 (inst/sec)
gpgpu_simulation_rate = 4423 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402d20 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (7,8,1) blockDim = (8,8,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,8847)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,8847)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,8847)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,8847)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,8847)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,8847)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,8847)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,8847)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,8847)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,8847)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,8847)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,8847)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,8847)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,8847)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,8847)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,8847)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,8847)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,8847)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,8847)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,8847)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,8847)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,8847)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,8847)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,8847)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,8847)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,8847)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,8847)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,8847)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,8847)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,8847)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,8847)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,8847)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,8847)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,8847)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,8847)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,8847)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,8847)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,8847)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,8847)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,8847)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,8847)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,8847)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,8847)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,8847)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,8847)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,8847)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,8847)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,8847)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,8847)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,8847)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,8847)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,8847)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,8847)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,8847)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,8847)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,8847)
GPGPU-Sim uArch: cycles simulated: 9347  inst.: 737280 (ipc=89.6) sim_rate=245760 (inst/sec) elapsed = 0:0:00:03 / Wed Jul 25 11:09:25 2018
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(1,2,0) tid=(7,4,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(2,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 11347  inst.: 914664 (ipc=88.9) sim_rate=228666 (inst/sec) elapsed = 0:0:00:04 / Wed Jul 25 11:09:26 2018
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(2,6,0) tid=(7,7,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(5,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 13347  inst.: 1096480 (ipc=89.8) sim_rate=219296 (inst/sec) elapsed = 0:0:00:05 / Wed Jul 25 11:09:27 2018
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(3,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 14847  inst.: 1228808 (ipc=89.4) sim_rate=204801 (inst/sec) elapsed = 0:0:00:06 / Wed Jul 25 11:09:28 2018
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(5,1,0) tid=(7,0,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(5,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 16847  inst.: 1411872 (ipc=89.9) sim_rate=201696 (inst/sec) elapsed = 0:0:00:07 / Wed Jul 25 11:09:29 2018
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(5,2,0) tid=(7,7,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(2,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 18347  inst.: 1551672 (ipc=90.4) sim_rate=193959 (inst/sec) elapsed = 0:0:00:08 / Wed Jul 25 11:09:30 2018
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(4,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 20347  inst.: 1725872 (ipc=89.9) sim_rate=191763 (inst/sec) elapsed = 0:0:00:09 / Wed Jul 25 11:09:31 2018
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(1,6,0) tid=(7,3,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(1,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 21847  inst.: 1864192 (ipc=90.1) sim_rate=186419 (inst/sec) elapsed = 0:0:00:10 / Wed Jul 25 11:09:32 2018
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(1,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 22847  inst.: 1958296 (ipc=90.4) sim_rate=178026 (inst/sec) elapsed = 0:0:00:11 / Wed Jul 25 11:09:33 2018
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(0,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 24347  inst.: 2086384 (ipc=89.9) sim_rate=173865 (inst/sec) elapsed = 0:0:00:12 / Wed Jul 25 11:09:34 2018
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(0,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 25847  inst.: 2216720 (ipc=89.7) sim_rate=170516 (inst/sec) elapsed = 0:0:00:13 / Wed Jul 25 11:09:35 2018
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(5,2,0) tid=(7,7,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(5,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 27347  inst.: 2353712 (ipc=89.8) sim_rate=168122 (inst/sec) elapsed = 0:0:00:14 / Wed Jul 25 11:09:36 2018
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(0,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 28847  inst.: 2492136 (ipc=90.0) sim_rate=166142 (inst/sec) elapsed = 0:0:00:15 / Wed Jul 25 11:09:37 2018
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(2,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 30347  inst.: 2627720 (ipc=90.0) sim_rate=164232 (inst/sec) elapsed = 0:0:00:16 / Wed Jul 25 11:09:38 2018
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(5,6,0) tid=(7,5,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(3,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 32347  inst.: 2800960 (ipc=89.7) sim_rate=164762 (inst/sec) elapsed = 0:0:00:17 / Wed Jul 25 11:09:39 2018
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(4,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 33847  inst.: 2935680 (ipc=89.7) sim_rate=163093 (inst/sec) elapsed = 0:0:00:18 / Wed Jul 25 11:09:40 2018
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(0,6,0) tid=(7,3,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(3,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 35347  inst.: 3072760 (ipc=89.8) sim_rate=161724 (inst/sec) elapsed = 0:0:00:19 / Wed Jul 25 11:09:41 2018
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(5,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 37347  inst.: 3248664 (ipc=89.7) sim_rate=162433 (inst/sec) elapsed = 0:0:00:20 / Wed Jul 25 11:09:42 2018
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(1,3,0) tid=(7,3,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(4,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 38847  inst.: 3378160 (ipc=89.5) sim_rate=160864 (inst/sec) elapsed = 0:0:00:21 / Wed Jul 25 11:09:43 2018
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(1,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 40347  inst.: 3511872 (ipc=89.5) sim_rate=159630 (inst/sec) elapsed = 0:0:00:22 / Wed Jul 25 11:09:44 2018
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(1,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 41847  inst.: 3645096 (ipc=89.5) sim_rate=158482 (inst/sec) elapsed = 0:0:00:23 / Wed Jul 25 11:09:45 2018
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(3,0,0) tid=(7,3,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(3,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 43847  inst.: 3819448 (ipc=89.3) sim_rate=159143 (inst/sec) elapsed = 0:0:00:24 / Wed Jul 25 11:09:46 2018
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(2,4,0) tid=(7,1,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(0,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 45347  inst.: 3953336 (ipc=89.3) sim_rate=158133 (inst/sec) elapsed = 0:0:00:25 / Wed Jul 25 11:09:47 2018
GPGPU-Sim uArch: cycles simulated: 46347  inst.: 4043024 (ipc=89.3) sim_rate=155500 (inst/sec) elapsed = 0:0:00:26 / Wed Jul 25 11:09:48 2018
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(5,1,0) tid=(7,7,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(1,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 48347  inst.: 4225336 (ipc=89.4) sim_rate=156493 (inst/sec) elapsed = 0:0:00:27 / Wed Jul 25 11:09:49 2018
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(5,5,0) tid=(7,6,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(2,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 50347  inst.: 4391856 (ipc=89.1) sim_rate=156852 (inst/sec) elapsed = 0:0:00:28 / Wed Jul 25 11:09:50 2018
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(1,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 51847  inst.: 4523008 (ipc=89.1) sim_rate=155965 (inst/sec) elapsed = 0:0:00:29 / Wed Jul 25 11:09:51 2018
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(1,2,0) tid=(7,7,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(6,7,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 53847  inst.: 4712832 (ipc=89.3) sim_rate=157094 (inst/sec) elapsed = 0:0:00:30 / Wed Jul 25 11:09:52 2018
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(5,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 55347  inst.: 4841888 (ipc=89.2) sim_rate=156189 (inst/sec) elapsed = 0:0:00:31 / Wed Jul 25 11:09:53 2018
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(1,3,0) tid=(7,1,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(3,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 56847  inst.: 4979912 (ipc=89.3) sim_rate=155622 (inst/sec) elapsed = 0:0:00:32 / Wed Jul 25 11:09:54 2018
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(1,5,0) tid=(7,5,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(2,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 58847  inst.: 5164664 (ipc=89.4) sim_rate=156504 (inst/sec) elapsed = 0:0:00:33 / Wed Jul 25 11:09:55 2018
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(2,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 60347  inst.: 5301952 (ipc=89.5) sim_rate=155939 (inst/sec) elapsed = 0:0:00:34 / Wed Jul 25 11:09:56 2018
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(4,2,0) tid=(7,2,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(5,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 62347  inst.: 5474608 (ipc=89.4) sim_rate=156417 (inst/sec) elapsed = 0:0:00:35 / Wed Jul 25 11:09:57 2018
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(0,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 63847  inst.: 5612248 (ipc=89.5) sim_rate=155895 (inst/sec) elapsed = 0:0:00:36 / Wed Jul 25 11:09:58 2018
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(5,1,0) tid=(7,5,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(4,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 65847  inst.: 5793432 (ipc=89.5) sim_rate=156579 (inst/sec) elapsed = 0:0:00:37 / Wed Jul 25 11:09:59 2018
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(2,7,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 67347  inst.: 5924400 (ipc=89.4) sim_rate=155905 (inst/sec) elapsed = 0:0:00:38 / Wed Jul 25 11:10:00 2018
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(0,4,0) tid=(7,5,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(0,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 69347  inst.: 6102448 (ipc=89.4) sim_rate=156473 (inst/sec) elapsed = 0:0:00:39 / Wed Jul 25 11:10:01 2018
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(2,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 70347  inst.: 6189616 (ipc=89.4) sim_rate=154740 (inst/sec) elapsed = 0:0:00:40 / Wed Jul 25 11:10:02 2018
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(1,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 71347  inst.: 6275704 (ipc=89.3) sim_rate=153065 (inst/sec) elapsed = 0:0:00:41 / Wed Jul 25 11:10:03 2018
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(3,1,0) tid=(7,5,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(0,7,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 73347  inst.: 6453056 (ipc=89.3) sim_rate=153644 (inst/sec) elapsed = 0:0:00:42 / Wed Jul 25 11:10:04 2018
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(4,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 74847  inst.: 6582504 (ipc=89.2) sim_rate=153081 (inst/sec) elapsed = 0:0:00:43 / Wed Jul 25 11:10:05 2018
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(2,6,0) tid=(7,4,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(1,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 76847  inst.: 6763872 (ipc=89.3) sim_rate=153724 (inst/sec) elapsed = 0:0:00:44 / Wed Jul 25 11:10:06 2018
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(0,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 77847  inst.: 6855328 (ipc=89.3) sim_rate=152340 (inst/sec) elapsed = 0:0:00:45 / Wed Jul 25 11:10:07 2018
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(4,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 79847  inst.: 7031112 (ipc=89.3) sim_rate=152850 (inst/sec) elapsed = 0:0:00:46 / Wed Jul 25 11:10:08 2018
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(1,0,0) tid=(7,3,0)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(4,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 81347  inst.: 7169320 (ipc=89.3) sim_rate=152538 (inst/sec) elapsed = 0:0:00:47 / Wed Jul 25 11:10:09 2018
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(3,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 82847  inst.: 7305472 (ipc=89.4) sim_rate=152197 (inst/sec) elapsed = 0:0:00:48 / Wed Jul 25 11:10:10 2018
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(2,6,0) tid=(7,1,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(4,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 84847  inst.: 7488744 (ipc=89.4) sim_rate=152831 (inst/sec) elapsed = 0:0:00:49 / Wed Jul 25 11:10:11 2018
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(1,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 86347  inst.: 7625344 (ipc=89.5) sim_rate=152506 (inst/sec) elapsed = 0:0:00:50 / Wed Jul 25 11:10:12 2018
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(4,1,0) tid=(7,5,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(1,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 87847  inst.: 7766144 (ipc=89.5) sim_rate=152277 (inst/sec) elapsed = 0:0:00:51 / Wed Jul 25 11:10:13 2018
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(1,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 88847  inst.: 7855568 (ipc=89.5) sim_rate=151068 (inst/sec) elapsed = 0:0:00:52 / Wed Jul 25 11:10:14 2018
GPGPU-Sim uArch: cycles simulated: 89347  inst.: 7898600 (ipc=89.5) sim_rate=149030 (inst/sec) elapsed = 0:0:00:53 / Wed Jul 25 11:10:15 2018
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(0,7,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 90347  inst.: 7989112 (ipc=89.5) sim_rate=147946 (inst/sec) elapsed = 0:0:00:54 / Wed Jul 25 11:10:16 2018
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(5,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 91347  inst.: 8076360 (ipc=89.5) sim_rate=146842 (inst/sec) elapsed = 0:0:00:55 / Wed Jul 25 11:10:17 2018
GPGPU-Sim uArch: cycles simulated: 91847  inst.: 8129408 (ipc=89.6) sim_rate=145168 (inst/sec) elapsed = 0:0:00:56 / Wed Jul 25 11:10:18 2018
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(3,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 92347  inst.: 8170520 (ipc=89.6) sim_rate=143342 (inst/sec) elapsed = 0:0:00:57 / Wed Jul 25 11:10:19 2018
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(6,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 93347  inst.: 8254496 (ipc=89.5) sim_rate=142318 (inst/sec) elapsed = 0:0:00:58 / Wed Jul 25 11:10:20 2018
GPGPU-Sim uArch: cycles simulated: 93847  inst.: 8294536 (ipc=89.4) sim_rate=140585 (inst/sec) elapsed = 0:0:00:59 / Wed Jul 25 11:10:21 2018
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(0,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 94847  inst.: 8386912 (ipc=89.5) sim_rate=139781 (inst/sec) elapsed = 0:0:01:00 / Wed Jul 25 11:10:22 2018
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(4,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 95847  inst.: 8479160 (ipc=89.5) sim_rate=139002 (inst/sec) elapsed = 0:0:01:01 / Wed Jul 25 11:10:23 2018
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(5,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 97347  inst.: 8619496 (ipc=89.6) sim_rate=139024 (inst/sec) elapsed = 0:0:01:02 / Wed Jul 25 11:10:24 2018
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(4,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 98347  inst.: 8710208 (ipc=89.6) sim_rate=138257 (inst/sec) elapsed = 0:0:01:03 / Wed Jul 25 11:10:25 2018
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(4,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 99347  inst.: 8796936 (ipc=89.6) sim_rate=137452 (inst/sec) elapsed = 0:0:01:04 / Wed Jul 25 11:10:26 2018
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(3,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 100347  inst.: 8886936 (ipc=89.6) sim_rate=134650 (inst/sec) elapsed = 0:0:01:06 / Wed Jul 25 11:10:28 2018
GPGPU-Sim uArch: cycles simulated: 100847  inst.: 8932872 (ipc=89.6) sim_rate=133326 (inst/sec) elapsed = 0:0:01:07 / Wed Jul 25 11:10:29 2018
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(5,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 101347  inst.: 8977856 (ipc=89.6) sim_rate=132027 (inst/sec) elapsed = 0:0:01:08 / Wed Jul 25 11:10:30 2018
GPGPU-Sim uArch: cycles simulated: 101847  inst.: 9026736 (ipc=89.6) sim_rate=128953 (inst/sec) elapsed = 0:0:01:10 / Wed Jul 25 11:10:32 2018
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(5,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 102347  inst.: 9073928 (ipc=89.6) sim_rate=127801 (inst/sec) elapsed = 0:0:01:11 / Wed Jul 25 11:10:33 2018
GPGPU-Sim uArch: cycles simulated: 102847  inst.: 9116792 (ipc=89.6) sim_rate=124887 (inst/sec) elapsed = 0:0:01:13 / Wed Jul 25 11:10:35 2018
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(2,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 103347  inst.: 9163392 (ipc=89.6) sim_rate=123829 (inst/sec) elapsed = 0:0:01:14 / Wed Jul 25 11:10:36 2018
GPGPU-Sim uArch: cycles simulated: 103847  inst.: 9204360 (ipc=89.6) sim_rate=122724 (inst/sec) elapsed = 0:0:01:15 / Wed Jul 25 11:10:37 2018
GPGPU-Sim uArch: cycles simulated: 104347  inst.: 9248408 (ipc=89.6) sim_rate=121689 (inst/sec) elapsed = 0:0:01:16 / Wed Jul 25 11:10:38 2018
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(3,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 104847  inst.: 9297872 (ipc=89.6) sim_rate=120751 (inst/sec) elapsed = 0:0:01:17 / Wed Jul 25 11:10:39 2018
GPGPU-Sim uArch: cycles simulated: 105347  inst.: 9344224 (ipc=89.7) sim_rate=119797 (inst/sec) elapsed = 0:0:01:18 / Wed Jul 25 11:10:40 2018
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(2,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 105847  inst.: 9390864 (ipc=89.7) sim_rate=118871 (inst/sec) elapsed = 0:0:01:19 / Wed Jul 25 11:10:41 2018
GPGPU-Sim uArch: cycles simulated: 106347  inst.: 9434480 (ipc=89.7) sim_rate=117931 (inst/sec) elapsed = 0:0:01:20 / Wed Jul 25 11:10:42 2018
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(3,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 106847  inst.: 9479096 (ipc=89.7) sim_rate=117025 (inst/sec) elapsed = 0:0:01:21 / Wed Jul 25 11:10:43 2018
GPGPU-Sim uArch: cycles simulated: 107347  inst.: 9529256 (ipc=89.7) sim_rate=116210 (inst/sec) elapsed = 0:0:01:22 / Wed Jul 25 11:10:44 2018
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(4,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 107847  inst.: 9571312 (ipc=89.7) sim_rate=115317 (inst/sec) elapsed = 0:0:01:23 / Wed Jul 25 11:10:45 2018
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(5,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 108847  inst.: 9664832 (ipc=89.7) sim_rate=115057 (inst/sec) elapsed = 0:0:01:24 / Wed Jul 25 11:10:46 2018
GPGPU-Sim uArch: cycles simulated: 109347  inst.: 9706520 (ipc=89.7) sim_rate=114194 (inst/sec) elapsed = 0:0:01:25 / Wed Jul 25 11:10:47 2018
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(5,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 110347  inst.: 9800344 (ipc=89.7) sim_rate=113957 (inst/sec) elapsed = 0:0:01:26 / Wed Jul 25 11:10:48 2018
GPGPU-Sim uArch: cycles simulated: 110847  inst.: 9848592 (ipc=89.8) sim_rate=113202 (inst/sec) elapsed = 0:0:01:27 / Wed Jul 25 11:10:49 2018
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(2,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 111847  inst.: 9938400 (ipc=89.8) sim_rate=112936 (inst/sec) elapsed = 0:0:01:28 / Wed Jul 25 11:10:50 2018
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(2,2,0) tid=(7,1,0)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(1,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 113347  inst.: 10073360 (ipc=89.8) sim_rate=113183 (inst/sec) elapsed = 0:0:01:29 / Wed Jul 25 11:10:51 2018
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(0,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 114847  inst.: 10208224 (ipc=89.8) sim_rate=113424 (inst/sec) elapsed = 0:0:01:30 / Wed Jul 25 11:10:52 2018
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(0,1,0) tid=(7,2,0)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(3,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 116847  inst.: 10388928 (ipc=89.8) sim_rate=114164 (inst/sec) elapsed = 0:0:01:31 / Wed Jul 25 11:10:53 2018
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(4,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 118347  inst.: 10524288 (ipc=89.8) sim_rate=114394 (inst/sec) elapsed = 0:0:01:32 / Wed Jul 25 11:10:54 2018
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(1,2,0) tid=(7,0,0)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(0,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 120347  inst.: 10704336 (ipc=89.8) sim_rate=115100 (inst/sec) elapsed = 0:0:01:33 / Wed Jul 25 11:10:55 2018
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(1,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 121847  inst.: 10831688 (ipc=89.7) sim_rate=115230 (inst/sec) elapsed = 0:0:01:34 / Wed Jul 25 11:10:56 2018
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(2,2,0) tid=(7,3,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(0,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 123847  inst.: 11011056 (ipc=89.7) sim_rate=115905 (inst/sec) elapsed = 0:0:01:35 / Wed Jul 25 11:10:57 2018
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(1,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 125347  inst.: 11137376 (ipc=89.7) sim_rate=116014 (inst/sec) elapsed = 0:0:01:36 / Wed Jul 25 11:10:58 2018
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(1,4,0) tid=(7,1,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(0,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 127347  inst.: 11316424 (ipc=89.7) sim_rate=116664 (inst/sec) elapsed = 0:0:01:37 / Wed Jul 25 11:10:59 2018
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(2,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 128847  inst.: 11444720 (ipc=89.6) sim_rate=116782 (inst/sec) elapsed = 0:0:01:38 / Wed Jul 25 11:11:00 2018
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(5,7,0) tid=(7,2,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(3,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 130847  inst.: 11629608 (ipc=89.6) sim_rate=117470 (inst/sec) elapsed = 0:0:01:39 / Wed Jul 25 11:11:01 2018
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(4,5,0) tid=(7,1,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(0,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 132347  inst.: 11759408 (ipc=89.6) sim_rate=117594 (inst/sec) elapsed = 0:0:01:40 / Wed Jul 25 11:11:02 2018
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(4,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 133847  inst.: 11893480 (ipc=89.6) sim_rate=117757 (inst/sec) elapsed = 0:0:01:41 / Wed Jul 25 11:11:03 2018
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(4,6,0) tid=(7,0,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(0,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 135847  inst.: 12065752 (ipc=89.6) sim_rate=118291 (inst/sec) elapsed = 0:0:01:42 / Wed Jul 25 11:11:04 2018
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(5,7,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 137347  inst.: 12202608 (ipc=89.6) sim_rate=118471 (inst/sec) elapsed = 0:0:01:43 / Wed Jul 25 11:11:05 2018
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(4,7,0) tid=(7,1,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(4,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 139347  inst.: 12385184 (ipc=89.6) sim_rate=119088 (inst/sec) elapsed = 0:0:01:44 / Wed Jul 25 11:11:06 2018
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(1,0,0) tid=(7,7,0)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(5,7,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 141347  inst.: 12558080 (ipc=89.6) sim_rate=119600 (inst/sec) elapsed = 0:0:01:45 / Wed Jul 25 11:11:07 2018
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(5,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 142847  inst.: 12690728 (ipc=89.5) sim_rate=119723 (inst/sec) elapsed = 0:0:01:46 / Wed Jul 25 11:11:08 2018
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(3,2,0) tid=(7,2,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(1,7,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 144847  inst.: 12873752 (ipc=89.6) sim_rate=120315 (inst/sec) elapsed = 0:0:01:47 / Wed Jul 25 11:11:09 2018
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(3,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 146347  inst.: 13011096 (ipc=89.6) sim_rate=120473 (inst/sec) elapsed = 0:0:01:48 / Wed Jul 25 11:11:10 2018
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(0,3,0) tid=(7,1,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(2,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 148347  inst.: 13192584 (ipc=89.6) sim_rate=121032 (inst/sec) elapsed = 0:0:01:49 / Wed Jul 25 11:11:11 2018
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(2,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 149847  inst.: 13318152 (ipc=89.5) sim_rate=121074 (inst/sec) elapsed = 0:0:01:50 / Wed Jul 25 11:11:12 2018
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(2,4,0) tid=(7,1,0)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(3,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 151847  inst.: 13498832 (ipc=89.6) sim_rate=121611 (inst/sec) elapsed = 0:0:01:51 / Wed Jul 25 11:11:13 2018
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(1,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 153347  inst.: 13637768 (ipc=89.6) sim_rate=121765 (inst/sec) elapsed = 0:0:01:52 / Wed Jul 25 11:11:14 2018
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(4,5,0) tid=(7,7,0)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(1,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 155347  inst.: 13810776 (ipc=89.5) sim_rate=122219 (inst/sec) elapsed = 0:0:01:53 / Wed Jul 25 11:11:15 2018
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(1,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 156347  inst.: 13902592 (ipc=89.6) sim_rate=121952 (inst/sec) elapsed = 0:0:01:54 / Wed Jul 25 11:11:16 2018
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(0,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 157847  inst.: 14043560 (ipc=89.6) sim_rate=122117 (inst/sec) elapsed = 0:0:01:55 / Wed Jul 25 11:11:17 2018
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(5,3,0) tid=(7,3,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(2,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 159347  inst.: 14171080 (ipc=89.6) sim_rate=122164 (inst/sec) elapsed = 0:0:01:56 / Wed Jul 25 11:11:18 2018
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(2,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 161347  inst.: 14349368 (ipc=89.6) sim_rate=122644 (inst/sec) elapsed = 0:0:01:57 / Wed Jul 25 11:11:19 2018
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(0,3,0) tid=(7,6,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(2,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 162847  inst.: 14477648 (ipc=89.5) sim_rate=122691 (inst/sec) elapsed = 0:0:01:58 / Wed Jul 25 11:11:20 2018
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(1,5,0) tid=(7,0,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(2,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 164847  inst.: 14657272 (ipc=89.5) sim_rate=123170 (inst/sec) elapsed = 0:0:01:59 / Wed Jul 25 11:11:21 2018
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(1,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 166347  inst.: 14794760 (ipc=89.5) sim_rate=123289 (inst/sec) elapsed = 0:0:02:00 / Wed Jul 25 11:11:22 2018
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(5,3,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (159062,8847), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (159088,8847), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (159108,8847), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (159133,8847), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (159220,8847), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (159226,8847), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (159240,8847), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (159251,8847), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (159259,8847), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (159265,8847), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (159281,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (159312,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(3,6,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (159345,8847), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (159408,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (159423,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (159429,8847), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (159445,8847), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (159446,8847), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (159453,8847), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (159454,8847), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (159467,8847), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (159483,8847), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (159484,8847), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (159490,8847), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 168347  inst.: 14960680 (ipc=89.5) sim_rate=123641 (inst/sec) elapsed = 0:0:02:01 / Wed Jul 25 11:11:23 2018
GPGPU-Sim uArch: Shader 12 finished CTA #2 (159501,8847), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (159515,8847), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (159515,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (159516,8847), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (159525,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (159526,8847), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (159531,8847), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (159555,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (159556,8847), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (159560,8847), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (159570,8847), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (159589,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (159591,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (159607,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (159618,8847), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (159655,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(5,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 172847  inst.: 15072808 (ipc=87.7) sim_rate=123547 (inst/sec) elapsed = 0:0:02:02 / Wed Jul 25 11:11:24 2018
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(3,0,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (169055,8847), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (169085,8847), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (169100,8847), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (169192,8847), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (169210,8847), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (169225,8847), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (169247,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (169291,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 179347  inst.: 15226480 (ipc=85.2) sim_rate=123792 (inst/sec) elapsed = 0:0:02:03 / Wed Jul 25 11:11:25 2018
GPGPU-Sim uArch: Shader 14 finished CTA #0 (170706,8847), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (170727,8847), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (170763,8847), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (170787,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (172590,8847), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (172662,8847), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (172677,8847), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (172698,8847), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 7.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 2 
gpu_sim_cycle = 172699
gpu_sim_insn = 14548864
gpu_ipc =      84.2441
gpu_tot_sim_cycle = 181546
gpu_tot_sim_insn = 15241344
gpu_tot_ipc =      83.9531
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 12730
gpu_stall_icnt2sh    = 34360
gpu_total_sim_rate=123913

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 297685
	L1I_total_cache_misses = 701
	L1I_total_cache_miss_rate = 0.0024
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 28402, Miss = 14172, Miss_rate = 0.499, Pending_hits = 2624, Reservation_fails = 22088
	L1D_cache_core[1]: Access = 30207, Miss = 15113, Miss_rate = 0.500, Pending_hits = 2627, Reservation_fails = 22050
	L1D_cache_core[2]: Access = 30708, Miss = 15620, Miss_rate = 0.509, Pending_hits = 2618, Reservation_fails = 14760
	L1D_cache_core[3]: Access = 30743, Miss = 15918, Miss_rate = 0.518, Pending_hits = 2717, Reservation_fails = 26043
	L1D_cache_core[4]: Access = 39788, Miss = 20381, Miss_rate = 0.512, Pending_hits = 3499, Reservation_fails = 44534
	L1D_cache_core[5]: Access = 39788, Miss = 20377, Miss_rate = 0.512, Pending_hits = 3522, Reservation_fails = 44481
	L1D_cache_core[6]: Access = 39788, Miss = 20389, Miss_rate = 0.512, Pending_hits = 3409, Reservation_fails = 44902
	L1D_cache_core[7]: Access = 39101, Miss = 19873, Miss_rate = 0.508, Pending_hits = 3591, Reservation_fails = 44896
	L1D_cache_core[8]: Access = 39099, Miss = 20388, Miss_rate = 0.521, Pending_hits = 3528, Reservation_fails = 49691
	L1D_cache_core[9]: Access = 38602, Miss = 20000, Miss_rate = 0.518, Pending_hits = 3528, Reservation_fails = 50204
	L1D_cache_core[10]: Access = 38598, Miss = 19796, Miss_rate = 0.513, Pending_hits = 3592, Reservation_fails = 36535
	L1D_cache_core[11]: Access = 39788, Miss = 20357, Miss_rate = 0.512, Pending_hits = 3638, Reservation_fails = 40766
	L1D_cache_core[12]: Access = 39788, Miss = 20366, Miss_rate = 0.512, Pending_hits = 3566, Reservation_fails = 44239
	L1D_cache_core[13]: Access = 39788, Miss = 20372, Miss_rate = 0.512, Pending_hits = 3392, Reservation_fails = 45445
	L1D_cache_core[14]: Access = 38600, Miss = 19362, Miss_rate = 0.502, Pending_hits = 3588, Reservation_fails = 43685
	L1D_total_cache_accesses = 552788
	L1D_total_cache_misses = 282484
	L1D_total_cache_miss_rate = 0.5110
	L1D_total_cache_pending_hits = 49439
	L1D_total_cache_reservation_fails = 574319
	L1D_cache_data_port_util = 0.090
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 1080
	L1C_total_cache_misses = 236
	L1C_total_cache_miss_rate = 0.2185
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 220378
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 49439
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 21971
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 117496
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 844
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 236
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 487
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 260513
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 456823
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 296984
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 701
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 
distro:
4547, 4547, 4547, 4547, 4547, 4547, 
gpgpu_n_tot_thrd_icount = 17128448
gpgpu_n_tot_w_icount = 535264
gpgpu_n_stall_shd_mem = 956995
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 21970
gpgpu_n_mem_write_global = 261000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3235200
gpgpu_n_store_insn = 1632000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 33024
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 956995
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1221410	W0_Idle:40247	W0_Scoreboard:3124581	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:72416	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:462848
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 175760 {8:21970,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16296000 {40:152000,72:72000,136:37000,}
traffic_breakdown_coretomem[INST_ACC_R] = 648 {8:81,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2987920 {136:21970,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2088000 {8:261000,}
traffic_breakdown_memtocore[INST_ACC_R] = 11016 {136:81,}
maxmrqlatency = 83 
maxdqlatency = 0 
maxmflatency = 714 
averagemflatency = 195 
max_icnt2mem_latency = 368 
max_icnt2sh_latency = 181545 
mrq_lat_table:2748 	565 	134 	317 	183 	34 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	272862 	9987 	136 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	14922 	35915 	98868 	132068 	1273 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	9409 	11272 	1265 	38 	1 	0 	0 	0 	228 	746 	9164 	26531 	52704 	106110 	65517 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	345 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1         0         0        20        20        64        64        64        64         0         0         0         0         0         0 
dram[1]:         1         2         0         0        20        20        64        64        64        64         0         0         0         0         0         0 
dram[2]:         2         1         0         0        20        24        64        64        64        64         0         0         0         0         0         0 
dram[3]:         2         0         0         0        20        24        64        64        64        64         0         0         0         0         0         0 
dram[4]:         2         0         0         0        20        24        64        64        64        64         0         0         0         0         0         0 
dram[5]:         0         0         0         0        20        24        64        64        64        64         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1271      1049      1774      1293      3450      4507     24329     26838    101854    103609      2651      2638         0         0      1231      1241 
dram[1]:      1037       834      1557      1301      3638      4672     24696     26981    102206    104606      2669      2641         0         0      1229      1238 
dram[2]:       759      1244      1679      1835      3816      2987     25180     27212    102485    104980      2676      2650         0         0      1247      1265 
dram[3]:      1622      1751      1460      1316      4066      3009     25506     27390    102801    105360      2666      2647         0         0      1243      1263 
dram[4]:      1121      1282      1616      1322      4219      2979     26091     27644    103069    105769      2635      2653         0         0      1241      1238 
dram[5]:      1272      1385      1387      1379      4360      3260     26500     28891    103334    106118      2634      2654         0         0      1244      1237 
average row accesses per activate:
dram[0]: 33.000000 16.500000 32.000000 32.000000 26.000000 26.000000 48.000000 48.000000 44.000000 43.000000 28.000000 24.000000      -nan      -nan  6.000000  6.000000 
dram[1]: 16.500000 17.000000 32.000000 32.000000 26.000000 26.000000 48.000000 48.000000 44.000000 43.000000 26.000000 24.000000      -nan      -nan  6.000000  6.000000 
dram[2]: 17.000000 16.500000 32.000000 32.000000 26.000000 28.000000 48.000000 48.000000 44.000000 43.000000 26.000000 24.000000      -nan      -nan  6.000000  6.000000 
dram[3]: 17.000000 32.000000 32.000000 32.000000 26.000000 28.000000 48.000000 48.000000 43.000000 43.000000 26.000000 24.000000      -nan      -nan  6.000000  6.000000 
dram[4]: 17.000000 32.000000 32.000000 32.000000 26.000000 28.000000 48.000000 48.000000 43.000000 43.000000 24.000000 24.000000      -nan      -nan  6.000000  8.000000 
dram[5]: 32.000000 32.000000 32.000000 32.000000 26.000000 28.000000 48.000000 48.000000 43.000000 43.000000 24.000000 24.000000      -nan      -nan  6.000000  8.000000 
average row locality = 3984/127 = 31.370079
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        33        33        32        32        42        42        64        64        56        54        18        16         0         0         6         6 
dram[1]:        33        34        32        32        42        42        64        64        56        54        16        16         0         0         6         6 
dram[2]:        34        33        32        32        42        44        64        64        56        54        16        16         0         0         6         6 
dram[3]:        34        32        32        32        42        44        64        64        54        54        16        16         0         0         6         6 
dram[4]:        34        32        32        32        42        44        64        64        54        54        16        16         0         0         6         8 
dram[5]:        32        32        32        32        42        44        64        64        54        54        16        16         0         0         6         8 
total reads: 2984
min_bank_accesses = 0!
chip skew: 499/496 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0        10        10        32        32        32        32        10         8         0         0         0         0 
dram[1]:         0         0         0         0        10        10        32        32        32        32        10         8         0         0         0         0 
dram[2]:         0         0         0         0        10        12        32        32        32        32        10         8         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32        32        32        10         8         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32        32        32         8         8         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32        32        32         8         8         0         0         0         0 
total reads: 1000
min_bank_accesses = 0!
chip skew: 168/166 = 1.01
average mf latency per bank:
dram[0]:      31198     28204      1940      1976      1813      1526      1249      1283      1056      1008       184       195    none      none      515863    501356
dram[1]:      36043     33063      1859      2235      1592      1607      1259      1271      1056       996       172       197    none      none      487825    474097
dram[2]:      29496     33382      1833      2107      1463      2089      1251      1290      1069       985       165       182    none      none      519690    482027
dram[3]:      32342     30568      2290      1730      1591      1564      1254      1281       995       978       174       194    none      none      568352    549431
dram[4]:      37056     36823      2051      1838      1987      1473      1262      1248       988      1015       202       182    none      none      484329    486227
dram[5]:      32104     36498      1836      2341      1504      1550      1245      1255       985      1022       178       189    none      none      445956    461425
maximum mf latency per bank:
dram[0]:        622       666       475       533       486       569       350       382       343       377       378       392         0         0       572       652
dram[1]:        576       598       619       537       467       358       359       355       356       409       382       407         0         0       532       546
dram[2]:        476       714       374       681       527       647       379       392       367       356       326       364         0         0       514       685
dram[3]:        652       433       573       413       557       446       357       398       366       331       396       377         0         0       497       420
dram[4]:        424       462       452       429       492       420       351       364       364       353       427       324         0         0       481       461
dram[5]:        522       509       492       552       386       418       347       379       363       369       301       371         0         0       538       523

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=239639 n_nop=238281 n_act=22 n_pre=8 n_req=664 n_rd=996 n_write=332 bw_util=0.01108
n_activity=8963 dram_eff=0.2963
bk0: 66a 239468i bk1: 66a 239465i bk2: 64a 239494i bk3: 64a 239497i bk4: 84a 239200i bk5: 84a 239222i bk6: 128a 238664i bk7: 128a 238626i bk8: 112a 238709i bk9: 108a 238758i bk10: 36a 239329i bk11: 32a 239267i bk12: 0a 239636i bk13: 0a 239637i bk14: 12a 239596i bk15: 12a 239575i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00907615
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=239639 n_nop=238283 n_act=22 n_pre=8 n_req=663 n_rd=994 n_write=332 bw_util=0.01107
n_activity=9183 dram_eff=0.2888
bk0: 66a 239470i bk1: 68a 239462i bk2: 64a 239495i bk3: 64a 239492i bk4: 84a 239234i bk5: 84a 239214i bk6: 128a 238724i bk7: 128a 238631i bk8: 112a 238718i bk9: 108a 238710i bk10: 32a 239341i bk11: 32a 239284i bk12: 0a 239634i bk13: 0a 239637i bk14: 12a 239594i bk15: 12a 239565i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00850029
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=239639 n_nop=238275 n_act=22 n_pre=8 n_req=667 n_rd=998 n_write=336 bw_util=0.01113
n_activity=9035 dram_eff=0.2953
bk0: 68a 239462i bk1: 66a 239464i bk2: 64a 239486i bk3: 64a 239492i bk4: 84a 239228i bk5: 88a 239199i bk6: 128a 238700i bk7: 128a 238666i bk8: 112a 238729i bk9: 108a 238739i bk10: 32a 239354i bk11: 32a 239323i bk12: 0a 239635i bk13: 0a 239638i bk14: 12a 239597i bk15: 12a 239596i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00845021
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=239639 n_nop=238283 n_act=21 n_pre=7 n_req=664 n_rd=992 n_write=336 bw_util=0.01108
n_activity=9114 dram_eff=0.2914
bk0: 68a 239455i bk1: 64a 239489i bk2: 64a 239498i bk3: 64a 239498i bk4: 84a 239276i bk5: 88a 239172i bk6: 128a 238671i bk7: 128a 238620i bk8: 108a 238730i bk9: 108a 238711i bk10: 32a 239349i bk11: 32a 239387i bk12: 0a 239638i bk13: 0a 239640i bk14: 12a 239597i bk15: 12a 239590i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00976886
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=239639 n_nop=238283 n_act=21 n_pre=7 n_req=664 n_rd=996 n_write=332 bw_util=0.01108
n_activity=9078 dram_eff=0.2926
bk0: 68a 239459i bk1: 64a 239497i bk2: 64a 239497i bk3: 64a 239493i bk4: 84a 239244i bk5: 88a 239169i bk6: 128a 238708i bk7: 128a 238702i bk8: 108a 238707i bk9: 108a 238631i bk10: 32a 239370i bk11: 32a 239322i bk12: 0a 239636i bk13: 0a 239640i bk14: 12a 239594i bk15: 16a 239545i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0119012
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=239639 n_nop=238289 n_act=20 n_pre=6 n_req=662 n_rd=992 n_write=332 bw_util=0.01105
n_activity=8990 dram_eff=0.2945
bk0: 64a 239493i bk1: 64a 239498i bk2: 64a 239495i bk3: 64a 239500i bk4: 84a 239269i bk5: 88a 239134i bk6: 128a 238682i bk7: 128a 238672i bk8: 108a 238717i bk9: 108a 238723i bk10: 32a 239335i bk11: 32a 239390i bk12: 0a 239635i bk13: 0a 239639i bk14: 12a 239598i bk15: 16a 239566i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00899687

========= L2 cache stats =========
L2_cache_bank[0]: Access = 23979, Miss = 251, Miss_rate = 0.010, Pending_hits = 266, Reservation_fails = 1437
L2_cache_bank[1]: Access = 22848, Miss = 247, Miss_rate = 0.011, Pending_hits = 277, Reservation_fails = 1872
L2_cache_bank[2]: Access = 23362, Miss = 249, Miss_rate = 0.011, Pending_hits = 282, Reservation_fails = 1681
L2_cache_bank[3]: Access = 23030, Miss = 248, Miss_rate = 0.011, Pending_hits = 266, Reservation_fails = 1673
L2_cache_bank[4]: Access = 22317, Miss = 250, Miss_rate = 0.011, Pending_hits = 257, Reservation_fails = 1761
L2_cache_bank[5]: Access = 22023, Miss = 249, Miss_rate = 0.011, Pending_hits = 277, Reservation_fails = 1831
L2_cache_bank[6]: Access = 24025, Miss = 248, Miss_rate = 0.010, Pending_hits = 287, Reservation_fails = 1492
L2_cache_bank[7]: Access = 22818, Miss = 248, Miss_rate = 0.011, Pending_hits = 290, Reservation_fails = 1496
L2_cache_bank[8]: Access = 22998, Miss = 248, Miss_rate = 0.011, Pending_hits = 279, Reservation_fails = 1418
L2_cache_bank[9]: Access = 27346, Miss = 250, Miss_rate = 0.009, Pending_hits = 276, Reservation_fails = 1166
L2_cache_bank[10]: Access = 21281, Miss = 246, Miss_rate = 0.012, Pending_hits = 272, Reservation_fails = 1377
L2_cache_bank[11]: Access = 27039, Miss = 250, Miss_rate = 0.009, Pending_hits = 284, Reservation_fails = 1315
L2_total_cache_accesses = 283066
L2_total_cache_misses = 2984
L2_total_cache_miss_rate = 0.0105
L2_total_cache_pending_hits = 3313
L2_total_cache_reservation_fails = 18519
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16710
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3288
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1972
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 18219
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 12
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 260000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1000
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 47
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 23
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 300
L2_cache_data_port_util = 0.233
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=371300
icnt_total_pkts_simt_to_mem=727066
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 19.5131
	minimum = 6
	maximum = 235
Network latency average = 13.1696
	minimum = 6
	maximum = 187
Slowest packet = 3193
Flit latency average = 13.4406
	minimum = 6
	maximum = 187
Slowest flit = 8667
Fragmentation average = 0.00208191
	minimum = 0
	maximum = 99
Injected packet rate average = 0.120935
	minimum = 0.0822356 (at node 0)
	maximum = 0.157812 (at node 24)
Accepted packet rate average = 0.120935
	minimum = 0.0822356 (at node 0)
	maximum = 0.157812 (at node 24)
Injected flit rate average = 0.234123
	minimum = 0.161871 (at node 25)
	maximum = 0.315173 (at node 6)
Accepted flit rate average= 0.234123
	minimum = 0.110064 (at node 0)
	maximum = 0.409695 (at node 24)
Injected packet length average = 1.93595
Accepted packet length average = 1.93595
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.0615 (2 samples)
	minimum = 6 (2 samples)
	maximum = 181 (2 samples)
Network latency average = 11.4894 (2 samples)
	minimum = 6 (2 samples)
	maximum = 139.5 (2 samples)
Flit latency average = 10.9103 (2 samples)
	minimum = 6 (2 samples)
	maximum = 137.5 (2 samples)
Fragmentation average = 0.00104096 (2 samples)
	minimum = 0 (2 samples)
	maximum = 49.5 (2 samples)
Injected packet rate average = 0.0651311 (2 samples)
	minimum = 0.0411178 (2 samples)
	maximum = 0.103999 (2 samples)
Accepted packet rate average = 0.0651311 (2 samples)
	minimum = 0.0411178 (2 samples)
	maximum = 0.103999 (2 samples)
Injected flit rate average = 0.13104 (2 samples)
	minimum = 0.0809356 (2 samples)
	maximum = 0.273106 (2 samples)
Accepted flit rate average = 0.13104 (2 samples)
	minimum = 0.0550322 (2 samples)
	maximum = 0.239775 (2 samples)
Injected packet size average = 2.01194 (2 samples)
Accepted packet size average = 2.01194 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 3 sec (123 sec)
gpgpu_simulation_rate = 123913 (inst/sec)
gpgpu_simulation_rate = 1475 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x404360 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11BiasForwardIfEvPT_S1_iii' to stream 0, gridDim= (7,8,1) blockDim = (8,8,1) 
kernel '_Z11BiasForwardIfEvPT_S1_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,181546)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,181546)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,181546)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,181546)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,181546)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,181546)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,181546)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,181546)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,181546)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,181546)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,181546)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,181546)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,181546)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,181546)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,181546)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,181546)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,181546)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,181546)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,181546)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,181546)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,181546)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,181546)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,181546)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,181546)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,181546)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,181546)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,181546)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,181546)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,181546)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,181546)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,181546)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,181546)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,181546)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,181546)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,181546)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,181546)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,181546)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,181546)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,181546)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,181546)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,181546)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,181546)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,181546)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,181546)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,181546)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,181546)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,181546)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,181546)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,181546)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,181546)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,181546)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,181546)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,181546)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,181546)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,181546)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,181546)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(4,1,0) tid=(7,3,0)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(0,7,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1693,181546), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1728,181546), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1737,181546), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1738,181546), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1739,181546), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1742,181546), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1743,181546), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1745,181546), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1749,181546), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1749,181546), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1751,181546), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1764,181546), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1766,181546), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1768,181546), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1770,181546), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1773,181546), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1776,181546), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1786,181546), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1796,181546), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1800,181546), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1802,181546), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1804,181546), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1812,181546), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1820,181546), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1822,181546), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1841,181546), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1841,181546), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1848,181546), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1871,181546), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1872,181546), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1874,181546), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1876,181546), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1884,181546), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1888,181546), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1892,181546), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1895,181546), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1896,181546), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1898,181546), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1905,181546), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1924,181546), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1925,181546), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1926,181546), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1927,181546), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1933,181546), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1943,181546), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1946,181546), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1948,181546), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1951,181546), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1955,181546), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1962,181546), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1966,181546), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1970,181546), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1974,181546), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1976,181546), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1977,181546), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1983,181546), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z11BiasForwardIfEvPT_S1_iii' finished on shader 9.
kernel_name = _Z11BiasForwardIfEvPT_S1_iii 
kernel_launch_uid = 3 
gpu_sim_cycle = 1984
gpu_sim_insn = 116864
gpu_ipc =      58.9032
gpu_tot_sim_cycle = 183530
gpu_tot_sim_insn = 15358208
gpu_tot_ipc =      83.6823
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 16003
gpu_stall_icnt2sh    = 38356
gpu_total_sim_rate=123856

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 300037
	L1I_total_cache_misses = 1037
	L1I_total_cache_miss_rate = 0.0035
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 28486, Miss = 14212, Miss_rate = 0.499, Pending_hits = 2630, Reservation_fails = 22489
	L1D_cache_core[1]: Access = 30291, Miss = 15153, Miss_rate = 0.500, Pending_hits = 2633, Reservation_fails = 22475
	L1D_cache_core[2]: Access = 30792, Miss = 15659, Miss_rate = 0.509, Pending_hits = 2625, Reservation_fails = 15194
	L1D_cache_core[3]: Access = 30823, Miss = 15956, Miss_rate = 0.518, Pending_hits = 2723, Reservation_fails = 26535
	L1D_cache_core[4]: Access = 39870, Miss = 20421, Miss_rate = 0.512, Pending_hits = 3504, Reservation_fails = 44926
	L1D_cache_core[5]: Access = 39870, Miss = 20417, Miss_rate = 0.512, Pending_hits = 3527, Reservation_fails = 44805
	L1D_cache_core[6]: Access = 39868, Miss = 20428, Miss_rate = 0.512, Pending_hits = 3414, Reservation_fails = 45297
	L1D_cache_core[7]: Access = 39185, Miss = 19913, Miss_rate = 0.508, Pending_hits = 3597, Reservation_fails = 45265
	L1D_cache_core[8]: Access = 39183, Miss = 20428, Miss_rate = 0.521, Pending_hits = 3534, Reservation_fails = 50039
	L1D_cache_core[9]: Access = 38686, Miss = 20039, Miss_rate = 0.518, Pending_hits = 3535, Reservation_fails = 50489
	L1D_cache_core[10]: Access = 38680, Miss = 19835, Miss_rate = 0.513, Pending_hits = 3598, Reservation_fails = 36824
	L1D_cache_core[11]: Access = 39848, Miss = 20386, Miss_rate = 0.512, Pending_hits = 3642, Reservation_fails = 40794
	L1D_cache_core[12]: Access = 39846, Miss = 20395, Miss_rate = 0.512, Pending_hits = 3569, Reservation_fails = 44275
	L1D_cache_core[13]: Access = 39848, Miss = 20401, Miss_rate = 0.512, Pending_hits = 3396, Reservation_fails = 45480
	L1D_cache_core[14]: Access = 38664, Miss = 19393, Miss_rate = 0.502, Pending_hits = 3592, Reservation_fails = 43693
	L1D_total_cache_accesses = 553940
	L1D_total_cache_misses = 283036
	L1D_total_cache_miss_rate = 0.5110
	L1D_total_cache_pending_hits = 49519
	L1D_total_cache_reservation_fails = 578580
	L1D_cache_data_port_util = 0.089
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 1528
	L1C_total_cache_misses = 236
	L1C_total_cache_miss_rate = 0.1545
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 220378
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 49519
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 22523
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 121060
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1292
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 236
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1007
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 260513
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 457520
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 299000
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1037
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
4582, 4582, 4582, 4582, 4582, 4582, 35, 35, 
gpgpu_n_tot_thrd_icount = 17253888
gpgpu_n_tot_w_icount = 539184
gpgpu_n_stall_shd_mem = 962072
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 22522
gpgpu_n_mem_write_global = 261520
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3241600
gpgpu_n_store_insn = 1635200
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 46592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 962072
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1227665	W0_Idle:72810	W0_Scoreboard:3139257	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:72640	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:466544
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 180176 {8:22522,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16328320 {40:152304,72:72144,136:37072,}
traffic_breakdown_coretomem[INST_ACC_R] = 1008 {8:126,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3062992 {136:22522,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2092160 {8:261520,}
traffic_breakdown_memtocore[INST_ACC_R] = 17136 {136:126,}
maxmrqlatency = 83 
maxdqlatency = 0 
maxmflatency = 714 
averagemflatency = 195 
max_icnt2mem_latency = 368 
max_icnt2sh_latency = 183529 
mrq_lat_table:2798 	576 	147 	320 	213 	34 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	273392 	10437 	228 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	15063 	36130 	99278 	132389 	1303 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	9426 	11629 	1433 	48 	1 	0 	0 	0 	228 	746 	9164 	26531 	52704 	106110 	66037 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	346 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32         0         0        20        20        64        64        64        64         0         0         0         0         0         0 
dram[1]:        32        32         0         0        20        20        64        64        64        64         0         0         0         0         0         0 
dram[2]:        32        32         0         0        20        24        64        64        64        64         0         0         0         0         0         0 
dram[3]:        32        32         0         0        20        24        64        64        64        64         0         0         0         0         0         0 
dram[4]:        32        32         0         0        20        24        64        64        64        64         0         0         0         0         0         0 
dram[5]:        32        32         0         0        20        24        64        64        64        64         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1271      1049      1774      1293      3450      4507     24329     26838    101854    103609      2651      2638         0         0      1231      1241 
dram[1]:      1037       834      1557      1301      3638      4672     24696     26981    102206    104606      2669      2641         0         0      1229      1238 
dram[2]:       759      1244      1679      1835      3816      2987     25180     27212    102485    104980      2676      2650         0         0      1247      1265 
dram[3]:      1622      1751      1460      1316      4066      3009     25506     27390    102801    105360      2666      2647         0         0      1243      1263 
dram[4]:      1121      1282      1616      1322      4219      2979     26091     27644    103069    105769      2635      2653         0         0      1241      1238 
dram[5]:      1272      1385      1387      1379      4360      3260     26500     28891    103334    106118      2634      2654         0         0      1244      1237 
average row accesses per activate:
dram[0]: 14.333333 13.666667 32.000000 32.000000 26.000000 26.000000 48.000000 48.000000 44.000000 43.000000 28.000000 24.000000      -nan      -nan  6.000000  6.000000 
dram[1]: 13.666667 14.666667 32.000000 32.000000 26.000000 26.000000 48.000000 48.000000 44.000000 43.000000 26.000000 24.000000      -nan      -nan  6.000000  6.000000 
dram[2]: 14.000000 14.666667 32.000000 32.000000 26.000000 28.000000 48.000000 48.000000 44.000000 43.000000 26.000000 24.000000      -nan      -nan  6.000000  6.000000 
dram[3]: 14.000000 21.000000 32.000000 32.000000 26.000000 28.000000 48.000000 48.000000 43.000000 43.000000 26.000000 24.000000      -nan      -nan  6.000000  6.000000 
dram[4]: 14.000000 20.500000 32.000000 32.000000 26.000000 28.000000 48.000000 48.000000 43.000000 43.000000 24.000000 24.000000      -nan      -nan  6.000000  8.000000 
dram[5]: 20.000000 13.666667 32.000000 32.000000 26.000000 28.000000 48.000000 48.000000 43.000000 43.000000 24.000000 24.000000      -nan      -nan  6.000000  8.000000 
average row locality = 4091/141 = 29.014185
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        43        41        32        32        42        42        64        64        56        54        18        16         0         0         6         6 
dram[1]:        41        44        32        32        42        42        64        64        56        54        16        16         0         0         6         6 
dram[2]:        42        44        32        32        42        44        64        64        56        54        16        16         0         0         6         6 
dram[3]:        42        42        32        32        42        44        64        64        54        54        16        16         0         0         6         6 
dram[4]:        42        41        32        32        42        44        64        64        54        54        16        16         0         0         6         8 
dram[5]:        40        41        32        32        42        44        64        64        54        54        16        16         0         0         6         8 
total reads: 3091
min_bank_accesses = 0!
chip skew: 518/513 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0        10        10        32        32        32        32        10         8         0         0         0         0 
dram[1]:         0         0         0         0        10        10        32        32        32        32        10         8         0         0         0         0 
dram[2]:         0         0         0         0        10        12        32        32        32        32        10         8         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32        32        32        10         8         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32        32        32         8         8         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32        32        32         8         8         0         0         0         0 
total reads: 1000
min_bank_accesses = 0!
chip skew: 168/166 = 1.01
average mf latency per bank:
dram[0]:      24499     23233      1940      1976      1813      1526      1249      1283      1056      1008       184       195    none      none      515863    501356
dram[1]:      29603     26344      1859      2235      1592      1607      1259      1271      1056       996       172       197    none      none      487825    474097
dram[2]:      24472     25784      1833      2107      1463      2089      1251      1290      1069       985       165       182    none      none      519690    482027
dram[3]:      26707     23994      2290      1730      1591      1564      1254      1281       995       978       174       194    none      none      568352    549431
dram[4]:      30619     29444      2051      1838      1987      1473      1262      1248       988      1015       202       182    none      none      484329    486227
dram[5]:      26407     29148      1836      2341      1504      1550      1245      1255       985      1022       178       189    none      none      445956    461425
maximum mf latency per bank:
dram[0]:        622       666       475       533       486       569       350       382       343       377       378       392         0         0       572       652
dram[1]:        576       598       619       537       467       358       359       355       356       409       382       407         0         0       532       546
dram[2]:        528       714       374       681       527       647       379       392       367       356       326       364         0         0       514       685
dram[3]:        652       530       573       413       557       446       357       398       366       331       396       377         0         0       497       420
dram[4]:        596       650       452       429       492       420       351       364       364       353       427       324         0         0       481       461
dram[5]:        640       675       492       552       386       418       347       379       363       369       301       371         0         0       538       523

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=242257 n_nop=240857 n_act=25 n_pre=11 n_req=682 n_rd=1032 n_write=332 bw_util=0.01126
n_activity=9188 dram_eff=0.2969
bk0: 86a 241984i bk1: 82a 241969i bk2: 64a 242109i bk3: 64a 242113i bk4: 84a 241816i bk5: 84a 241839i bk6: 128a 241282i bk7: 128a 241244i bk8: 112a 241327i bk9: 108a 241376i bk10: 36a 241947i bk11: 32a 241885i bk12: 0a 242255i bk13: 0a 242257i bk14: 12a 242216i bk15: 12a 242195i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00922574
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=242257 n_nop=240861 n_act=24 n_pre=10 n_req=681 n_rd=1030 n_write=332 bw_util=0.01124
n_activity=9387 dram_eff=0.2902
bk0: 82a 242020i bk1: 88a 242003i bk2: 64a 242112i bk3: 64a 242109i bk4: 84a 241852i bk5: 84a 241832i bk6: 128a 241342i bk7: 128a 241249i bk8: 112a 241336i bk9: 108a 241328i bk10: 32a 241959i bk11: 32a 241902i bk12: 0a 242252i bk13: 0a 242255i bk14: 12a 242213i bk15: 12a 242184i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00868499
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=242257 n_nop=240851 n_act=24 n_pre=10 n_req=686 n_rd=1036 n_write=336 bw_util=0.01133
n_activity=9238 dram_eff=0.297
bk0: 84a 242016i bk1: 88a 241994i bk2: 64a 242102i bk3: 64a 242110i bk4: 84a 241846i bk5: 88a 241817i bk6: 128a 241318i bk7: 128a 241284i bk8: 112a 241347i bk9: 108a 241357i bk10: 32a 241972i bk11: 32a 241941i bk12: 0a 242253i bk13: 0a 242256i bk14: 12a 242215i bk15: 12a 242215i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00866022
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=242257 n_nop=240861 n_act=23 n_pre=9 n_req=682 n_rd=1028 n_write=336 bw_util=0.01126
n_activity=9301 dram_eff=0.2933
bk0: 84a 242010i bk1: 84a 242015i bk2: 64a 242113i bk3: 64a 242115i bk4: 84a 241894i bk5: 88a 241790i bk6: 128a 241289i bk7: 128a 241238i bk8: 108a 241348i bk9: 108a 241329i bk10: 32a 241967i bk11: 32a 242005i bk12: 0a 242256i bk13: 0a 242258i bk14: 12a 242215i bk15: 12a 242209i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.010687
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=242257 n_nop=240863 n_act=23 n_pre=9 n_req=681 n_rd=1030 n_write=332 bw_util=0.01124
n_activity=9264 dram_eff=0.294
bk0: 84a 242013i bk1: 82a 242038i bk2: 64a 242113i bk3: 64a 242109i bk4: 84a 241860i bk5: 88a 241787i bk6: 128a 241326i bk7: 128a 241320i bk8: 108a 241325i bk9: 108a 241249i bk10: 32a 241988i bk11: 32a 241940i bk12: 0a 242254i bk13: 0a 242259i bk14: 12a 242213i bk15: 16a 242165i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.01285
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=242257 n_nop=240867 n_act=23 n_pre=9 n_req=679 n_rd=1026 n_write=332 bw_util=0.01121
n_activity=9221 dram_eff=0.2945
bk0: 80a 242049i bk1: 82a 242015i bk2: 64a 242110i bk3: 64a 242116i bk4: 84a 241885i bk5: 88a 241752i bk6: 128a 241300i bk7: 128a 241290i bk8: 108a 241335i bk9: 108a 241341i bk10: 32a 241953i bk11: 32a 242008i bk12: 0a 242253i bk13: 0a 242257i bk14: 12a 242216i bk15: 16a 242187i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00986556

========= L2 cache stats =========
L2_cache_bank[0]: Access = 24087, Miss = 261, Miss_rate = 0.011, Pending_hits = 284, Reservation_fails = 1714
L2_cache_bank[1]: Access = 22926, Miss = 255, Miss_rate = 0.011, Pending_hits = 295, Reservation_fails = 1925
L2_cache_bank[2]: Access = 23446, Miss = 257, Miss_rate = 0.011, Pending_hits = 294, Reservation_fails = 1861
L2_cache_bank[3]: Access = 23134, Miss = 258, Miss_rate = 0.011, Pending_hits = 289, Reservation_fails = 1886
L2_cache_bank[4]: Access = 22405, Miss = 258, Miss_rate = 0.012, Pending_hits = 271, Reservation_fails = 1942
L2_cache_bank[5]: Access = 22129, Miss = 260, Miss_rate = 0.012, Pending_hits = 299, Reservation_fails = 2083
L2_cache_bank[6]: Access = 24107, Miss = 256, Miss_rate = 0.011, Pending_hits = 302, Reservation_fails = 1593
L2_cache_bank[7]: Access = 22920, Miss = 258, Miss_rate = 0.011, Pending_hits = 304, Reservation_fails = 1711
L2_cache_bank[8]: Access = 23084, Miss = 256, Miss_rate = 0.011, Pending_hits = 301, Reservation_fails = 1612
L2_cache_bank[9]: Access = 27438, Miss = 259, Miss_rate = 0.009, Pending_hits = 293, Reservation_fails = 1264
L2_cache_bank[10]: Access = 21369, Miss = 254, Miss_rate = 0.012, Pending_hits = 288, Reservation_fails = 1483
L2_cache_bank[11]: Access = 27138, Miss = 259, Miss_rate = 0.010, Pending_hits = 300, Reservation_fails = 1539
L2_total_cache_accesses = 284183
L2_total_cache_misses = 3091
L2_total_cache_miss_rate = 0.0109
L2_total_cache_pending_hits = 3520
L2_total_cache_reservation_fails = 20613
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16960
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3486
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2076
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 19993
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 12
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 260520
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1000
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 80
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 14
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 620
L2_cache_data_port_util = 0.231
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=374805
icnt_total_pkts_simt_to_mem=729063
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 24.4373
	minimum = 6
	maximum = 90
Network latency average = 17.1007
	minimum = 6
	maximum = 90
Slowest packet = 566983
Flit latency average = 14.9226
	minimum = 6
	maximum = 90
Slowest flit = 1100285
Fragmentation average = 0.00581916
	minimum = 0
	maximum = 13
Injected packet rate average = 0.041704
	minimum = 0.0292339 (at node 12)
	maximum = 0.0544355 (at node 15)
Accepted packet rate average = 0.041704
	minimum = 0.0292339 (at node 12)
	maximum = 0.0544355 (at node 15)
Injected flit rate average = 0.102711
	minimum = 0.0509073 (at node 11)
	maximum = 0.193548 (at node 15)
Accepted flit rate average= 0.102711
	minimum = 0.0700605 (at node 16)
	maximum = 0.12752 (at node 0)
Injected packet length average = 2.46285
Accepted packet length average = 2.46285
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.1868 (3 samples)
	minimum = 6 (3 samples)
	maximum = 150.667 (3 samples)
Network latency average = 13.3598 (3 samples)
	minimum = 6 (3 samples)
	maximum = 123 (3 samples)
Flit latency average = 12.2477 (3 samples)
	minimum = 6 (3 samples)
	maximum = 121.667 (3 samples)
Fragmentation average = 0.00263369 (3 samples)
	minimum = 0 (3 samples)
	maximum = 37.3333 (3 samples)
Injected packet rate average = 0.0573221 (3 samples)
	minimum = 0.0371565 (3 samples)
	maximum = 0.087478 (3 samples)
Accepted packet rate average = 0.0573221 (3 samples)
	minimum = 0.0371565 (3 samples)
	maximum = 0.087478 (3 samples)
Injected flit rate average = 0.121597 (3 samples)
	minimum = 0.0709262 (3 samples)
	maximum = 0.246587 (3 samples)
Accepted flit rate average = 0.121597 (3 samples)
	minimum = 0.0600416 (3 samples)
	maximum = 0.202357 (3 samples)
Injected packet size average = 2.12129 (3 samples)
Accepted packet size average = 2.12129 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 4 sec (124 sec)
gpgpu_simulation_rate = 123856 (inst/sec)
gpgpu_simulation_rate = 1480 (cycle/sec)
