$date
	Sat Mar  8 23:01:58 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module basic_ram_tb $end
$var wire 8 ! out [7:0] $end
$var reg 4 " addr [3:0] $end
$var reg 1 # clk $end
$var reg 8 $ in [7:0] $end
$var reg 1 % we $end
$scope module bsr $end
$var wire 4 & addr [3:0] $end
$var wire 1 # clk $end
$var wire 8 ' in [7:0] $end
$var wire 8 ( out [7:0] $end
$var wire 1 % we $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx (
b10000001 '
b0 &
1%
b10000001 $
0#
b0 "
bx !
$end
#5
b10000001 !
b10000001 (
1#
#10
0#
b11101010 $
b11101010 '
bx !
bx (
b1 "
b1 &
#15
b11101010 !
b11101010 (
1#
#20
0#
b11111111 $
b11111111 '
bx !
bx (
b10 "
b10 &
#25
b11111111 !
b11111111 (
1#
#30
0#
b10000001 !
b10000001 (
b0 "
b0 &
0%
#31
b11101010 !
b11101010 (
b1 "
b1 &
#32
b11111111 !
b11111111 (
b10 "
b10 &
#33
