
---------- Begin Simulation Statistics ----------
final_tick                                34446808000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 179637                       # Simulator instruction rate (inst/s)
host_mem_usage                                4482968                       # Number of bytes of host memory used
host_op_rate                                   363477                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    87.09                       # Real time elapsed on the host
host_tick_rate                              395551095                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    15643813                       # Number of instructions simulated
sim_ops                                      31653648                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.034447                       # Number of seconds simulated
sim_ticks                                 34446808000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               92                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted              287                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             57                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              57                       # Number of indirect misses.
system.cpu0.branchPred.lookups                    287                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           39                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     20977542                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              6.889362                       # CPI: cycles per instruction
system.cpu0.discardedOps                      5692867                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    2461201                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                        35074                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    1493526                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                          534                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                29                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       28393960                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.145151                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    5357938                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          612                       # TLB misses on write requests
system.cpu0.numCycles                        68893616                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass             692868      3.30%      3.30% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               16308207     77.74%     81.04% # Class of committed instruction
system.cpu0.op_class_0::IntMult                  2368      0.01%     81.06% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                 162889      0.78%     81.83% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                25090      0.12%     81.95% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     81.95% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                 2096      0.01%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                 24906      0.12%     82.08% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     82.08% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                 86613      0.41%     82.49% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                  6936      0.03%     82.53% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                 95642      0.46%     82.98% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                89955      0.43%     83.41% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     83.41% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     83.41% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                6163      0.03%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd             1714      0.01%     83.45% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     83.45% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     83.45% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt             8287      0.04%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult              82      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::MemRead               1890985      9.01%     92.50% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1365189      6.51%     99.01% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead           156640      0.75%     99.76% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           50912      0.24%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                20977542                       # Class of committed instruction
system.cpu0.tickCycles                       40499656                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   92                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               36                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               77                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     77                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    5643813                       # Number of instructions committed
system.cpu1.committedOps                     10676106                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             12.206927                       # CPI: cycles per instruction
system.cpu1.discardedOps                      1979280                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1428248                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        19622                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    1040855                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                          748                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       50413620                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.081921                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    1886326                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          250                       # TLB misses on write requests
system.cpu1.numCycles                        68893616                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              22953      0.21%      0.21% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                8360907     78.31%     78.53% # Class of committed instruction
system.cpu1.op_class_0::IntMult                 21069      0.20%     78.73% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1365      0.01%     78.74% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                14287      0.13%     78.87% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     78.87% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  160      0.00%     78.87% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     78.87% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     78.87% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     78.87% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     78.87% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     78.87% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   946      0.01%     78.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     78.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1027      0.01%     78.89% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     78.89% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                 16254      0.15%     79.05% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                64967      0.61%     79.65% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     79.65% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     79.65% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 446      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::MemRead               1167330     10.93%     90.59% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               944105      8.84%     99.44% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            37882      0.35%     99.79% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           22396      0.21%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                10676106                       # Class of committed instruction
system.cpu1.tickCycles                       18479996                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   36                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       336802                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        674628                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2815162                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         7953                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5630389                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           7953                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             295496                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        60863                       # Transaction distribution
system.membus.trans_dist::CleanEvict           275939                       # Transaction distribution
system.membus.trans_dist::ReadExReq             42330                       # Transaction distribution
system.membus.trans_dist::ReadExResp            42330                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        295496                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1012454                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1012454                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1012454                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     25516096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     25516096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25516096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            337826                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  337826    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              337826                       # Request fanout histogram
system.membus.reqLayer4.occupancy           982925000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1806239000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  34446808000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      4216212                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4216212                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4216212                       # number of overall hits
system.cpu0.icache.overall_hits::total        4216212                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      1141567                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1141567                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      1141567                       # number of overall misses
system.cpu0.icache.overall_misses::total      1141567                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  16577937000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  16577937000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  16577937000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  16577937000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      5357779                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      5357779                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      5357779                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      5357779                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.213067                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.213067                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.213067                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.213067                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 14522.088498                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 14522.088498                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 14522.088498                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 14522.088498                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      1141550                       # number of writebacks
system.cpu0.icache.writebacks::total          1141550                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      1141567                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1141567                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      1141567                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1141567                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  15436371000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  15436371000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  15436371000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  15436371000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.213067                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.213067                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.213067                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.213067                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13522.089374                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13522.089374                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13522.089374                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13522.089374                       # average overall mshr miss latency
system.cpu0.icache.replacements               1141550                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4216212                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4216212                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      1141567                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1141567                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  16577937000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  16577937000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      5357779                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      5357779                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.213067                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.213067                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 14522.088498                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 14522.088498                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      1141567                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1141567                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  15436371000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  15436371000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.213067                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.213067                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13522.089374                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13522.089374                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  34446808000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999603                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            5357778                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1141566                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             4.693358                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999603                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999975                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         44003798                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        44003798                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34446808000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  34446808000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  34446808000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34446808000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  34446808000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34446808000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      3327698                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3327698                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      3328639                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3328639                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       462087                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        462087                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       463200                       # number of overall misses
system.cpu0.dcache.overall_misses::total       463200                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  10102135499                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  10102135499                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  10102135499                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  10102135499                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      3789785                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      3789785                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      3791839                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      3791839                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.121930                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.121930                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.122157                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.122157                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 21861.977288                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 21861.977288                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 21809.446241                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 21809.446241                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          311                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs   103.666667                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       188452                       # number of writebacks
system.cpu0.dcache.writebacks::total           188452                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        76330                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        76330                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        76330                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        76330                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       385757                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       385757                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       386795                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       386795                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   7646116500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7646116500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   7683284500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7683284500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.101789                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.101789                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.102007                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.102007                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 19821.070000                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19821.070000                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 19863.970579                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19863.970579                       # average overall mshr miss latency
system.cpu0.dcache.replacements                386779                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      2075062                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2075062                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       297622                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       297622                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   5761363000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   5761363000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      2372684                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2372684                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.125437                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.125437                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 19357.987649                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 19357.987649                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data        12950                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        12950                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       284672                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       284672                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   5194777500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5194777500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.119979                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.119979                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 18248.291016                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18248.291016                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1252636                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1252636                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       164465                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       164465                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   4340772499                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   4340772499                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1417101                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1417101                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.116057                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.116057                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 26393.290360                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 26393.290360                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        63380                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        63380                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       101085                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       101085                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2451339000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2451339000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.071332                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.071332                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 24250.274521                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 24250.274521                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data          941                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          941                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data         1113                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         1113                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.541870                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.541870                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data         1038                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         1038                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data     37168000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total     37168000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 35807.321773                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 35807.321773                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  34446808000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999629                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            3715434                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           386795                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.605693                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999629                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999977                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         30721507                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        30721507                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34446808000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  34446808000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  34446808000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       967154                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          967154                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       967154                       # number of overall hits
system.cpu1.icache.overall_hits::total         967154                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       919119                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        919119                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       919119                       # number of overall misses
system.cpu1.icache.overall_misses::total       919119                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  25729483000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  25729483000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  25729483000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  25729483000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      1886273                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1886273                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      1886273                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1886273                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.487267                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.487267                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.487267                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.487267                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 27993.636297                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 27993.636297                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 27993.636297                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 27993.636297                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       919103                       # number of writebacks
system.cpu1.icache.writebacks::total           919103                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       919119                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       919119                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       919119                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       919119                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst  24810364000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  24810364000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst  24810364000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  24810364000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.487267                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.487267                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.487267                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.487267                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 26993.636297                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 26993.636297                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 26993.636297                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 26993.636297                       # average overall mshr miss latency
system.cpu1.icache.replacements                919103                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       967154                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         967154                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       919119                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       919119                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  25729483000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  25729483000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      1886273                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1886273                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.487267                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.487267                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 27993.636297                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 27993.636297                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       919119                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       919119                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst  24810364000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  24810364000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.487267                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.487267                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 26993.636297                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 26993.636297                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  34446808000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999585                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1886273                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           919119                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             2.052262                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999585                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999974                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999974                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         16009303                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        16009303                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34446808000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  34446808000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  34446808000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34446808000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  34446808000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34446808000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1935132                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1935132                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1935132                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1935132                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       417370                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        417370                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       417370                       # number of overall misses
system.cpu1.dcache.overall_misses::total       417370                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  11798367500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  11798367500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  11798367500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  11798367500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      2352502                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2352502                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      2352502                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2352502                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.177415                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.177415                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.177415                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.177415                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 28268.365000                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 28268.365000                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 28268.365000                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 28268.365000                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       216142                       # number of writebacks
system.cpu1.dcache.writebacks::total           216142                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        49624                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        49624                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        49624                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        49624                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       367746                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       367746                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       367746                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       367746                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   9811764000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   9811764000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   9811764000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   9811764000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.156321                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.156321                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.156321                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.156321                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 26680.817738                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 26680.817738                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 26680.817738                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 26680.817738                       # average overall mshr miss latency
system.cpu1.dcache.replacements                367730                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1117106                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1117106                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       269247                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       269247                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   7271289000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7271289000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1386353                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1386353                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.194212                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.194212                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 27006.016780                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 27006.016780                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data        10429                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        10429                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       258818                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       258818                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   6805465500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6805465500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.186690                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.186690                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 26294.405721                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 26294.405721                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       818026                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        818026                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       148123                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       148123                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   4527078500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   4527078500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       966149                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       966149                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.153313                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.153313                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 30562.967939                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 30562.967939                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        39195                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        39195                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       108928                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       108928                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   3006298500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3006298500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.112745                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.112745                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 27598.950683                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 27598.950683                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  34446808000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999611                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            2302878                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           367746                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.262143                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           193500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999611                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999976                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         19187762                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        19187762                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34446808000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  34446808000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  34446808000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             1122946                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              347912                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              717385                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              289158                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2477401                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            1122946                       # number of overall hits
system.l2.overall_hits::.cpu0.data             347912                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             717385                       # number of overall hits
system.l2.overall_hits::.cpu1.data             289158                       # number of overall hits
system.l2.overall_hits::total                 2477401                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             18621                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             38883                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst            201734                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             78588                       # number of demand (read+write) misses
system.l2.demand_misses::total                 337826                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            18621                       # number of overall misses
system.l2.overall_misses::.cpu0.data            38883                       # number of overall misses
system.l2.overall_misses::.cpu1.inst           201734                       # number of overall misses
system.l2.overall_misses::.cpu1.data            78588                       # number of overall misses
system.l2.overall_misses::total                337826                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1633764500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   3369158000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst  15789583000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   6043107000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      26835612500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1633764500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   3369158000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst  15789583000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   6043107000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     26835612500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         1141567                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          386795                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          919119                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          367746                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2815227                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        1141567                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         386795                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         919119                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         367746                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2815227                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.016312                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.100526                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.219486                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.213702                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.120000                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.016312                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.100526                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.219486                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.213702                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.120000                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87737.742334                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 86648.612504                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 78269.319996                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 76896.052832                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79436.196444                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87737.742334                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 86648.612504                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 78269.319996                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 76896.052832                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79436.196444                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               60863                       # number of writebacks
system.l2.writebacks::total                     60863                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst        18621                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        38883                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst       201734                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        78588                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            337826                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        18621                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        38883                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst       201734                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        78588                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           337826                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1447554500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   2980328000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst  13772243000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   5257227000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  23457352500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1447554500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   2980328000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst  13772243000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   5257227000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  23457352500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.016312                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.100526                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.219486                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.213702                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.120000                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.016312                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.100526                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.219486                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.213702                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.120000                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77737.742334                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 76648.612504                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 68269.319996                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 66896.052832                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69436.196444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77737.742334                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 76648.612504                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 68269.319996                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 66896.052832                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69436.196444                       # average overall mshr miss latency
system.l2.replacements                         337458                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       404594                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           404594                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       404594                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       404594                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2060653                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2060653                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2060653                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2060653                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         7297                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          7297                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            84163                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            83551                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                167714                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          16953                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          25377                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               42330                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   1383337000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1954571500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3337908500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       101116                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       108928                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            210044                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.167659                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.232970                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.201529                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 81598.360172                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 77021.377625                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78854.441295                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        16953                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        25377                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          42330                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1213807000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1700801500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2914608500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.167659                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.232970                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.201529                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 71598.360172                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 67021.377625                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68854.441295                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       1122946                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        717385                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1840331                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        18621                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst       201734                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           220355                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1633764500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst  15789583000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  17423347500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      1141567                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       919119                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        2060686                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.016312                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.219486                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.106933                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87737.742334                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 78269.319996                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79069.444760                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        18621                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst       201734                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       220355                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1447554500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst  13772243000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  15219797500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.016312                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.219486                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.106933                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77737.742334                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 68269.319996                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69069.444760                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       263749                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       205607                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            469356                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        21930                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        53211                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           75141                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   1985821000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   4088535500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6074356500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       285679                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       258818                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        544497                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.076764                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.205592                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.138001                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 90552.713178                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 76836.283851                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80839.441849                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        21930                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        53211                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        75141                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data   1766521000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   3556425500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5322946500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.076764                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.205592                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.138001                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 80552.713178                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 66836.283851                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70839.441849                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  34446808000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.086498                       # Cycle average of tags in use
system.l2.tags.total_refs                     5623092                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    338482                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     16.612677                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      36.014929                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      311.416946                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      420.407728                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      122.185627                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      133.061268                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.035171                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.304118                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.410554                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.119322                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.129943                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999108                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           88                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          246                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          303                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          331                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  45381594                       # Number of tag accesses
system.l2.tags.data_accesses                 45381594                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34446808000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst       1191744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       2488512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst      12910976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       5029632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           21620864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1191744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst     12910976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      14102720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3895232                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3895232                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          18621                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          38883                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst         201734                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          78588                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              337826                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        60863                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              60863                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         34596645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         72242165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        374809068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        146011555                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             627659434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     34596645                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    374809068                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        409405713                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      113079621                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            113079621                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      113079621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        34596645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        72242165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       374809068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       146011555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            740739055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     45566.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     18621.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     37864.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples    201734.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     61025.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000875906250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2765                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2765                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              701878                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              42833                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      337826                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      60863                       # Number of write requests accepted
system.mem_ctrls.readBursts                    337826                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    60863                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  18582                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 15297                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             63874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            40823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            21525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            39935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            62598                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4535                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3358                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2402                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2647                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2889                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2518                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.38                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3785238000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1596220000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9771063000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11856.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30606.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   212655                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   35328                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 66.61                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.53                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                337826                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                60863                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  278585                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   38091                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2435                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       116808                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    199.871790                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   130.838064                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   229.900339                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        56277     48.18%     48.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        33510     28.69%     76.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        11197      9.59%     86.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2982      2.55%     89.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3090      2.65%     91.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1779      1.52%     93.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3541      3.03%     96.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1606      1.37%     97.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2826      2.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       116808                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2765                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     115.457143                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     86.952160                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     70.073556                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            674     24.38%     24.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           200      7.23%     31.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           162      5.86%     37.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          322     11.65%     49.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          504     18.23%     67.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191          581     21.01%     88.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223          193      6.98%     95.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255          109      3.94%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           12      0.43%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            3      0.11%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            2      0.07%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            2      0.07%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2765                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2765                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.473418                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.451036                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.880587                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2116     76.53%     76.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               47      1.70%     78.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              551     19.93%     98.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               46      1.66%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.11%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2765                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               20431616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1189248                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2915136                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                21620864                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3895232                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       593.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        84.63                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    627.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    113.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.63                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.66                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   34446718500                       # Total gap between requests
system.mem_ctrls.avgGap                      86399.97                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1191744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      2423296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst     12910976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      3905600                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2915136                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 34596645.355354838073                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 70348927.540688231587                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 374809067.940344393253                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 113380606.992671132088                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 84627173.583108186722                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        18621                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        38883                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst       201734                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        78588                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        60863                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    680748000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   1385791500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   5506341750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   2198181750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 846460140750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36558.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     35640.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     27295.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     27970.96                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13907630.92                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    67.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            524504400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            278776905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1394270640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          120451500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2719167360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      15463294020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        205853280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        20706318105                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        601.109923                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    400355000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1150240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  32896213000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            309519000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            164509455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           885131520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          117314280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2719167360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      14846255340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        725464800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        19767361755                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        573.851770                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1752701500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1150240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  31543866500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  34446808000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           2605182                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       465457                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2060653                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          626510                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           210044                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          210044                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       2060686                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       544497                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      3424683                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1160369                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      2757341                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1103222                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8445615                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    146119424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     36815808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    117646208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     37368832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              337950272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          337458                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3895232                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3152685                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002523                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.050162                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3144732     99.75%     99.75% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7953      0.25%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3152685                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5280441500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             15.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         552629964                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        1381173500                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         580620140                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1712816061                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  34446808000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
