```verilog
reg [7:0] prev_in;

always @(posedge clk) begin
    anyedge <= (in ^ prev_in); // XOR to detect changes
    prev_in <= in;             // Update previous input for next cycle
end

endmodule
```