Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Apr 27 02:34:24 2018
| Host         : Stationary running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file data_transition_control_sets_placed.rpt
| Design       : data_transition
| Device       : xc7a100t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             131 |           45 |
| No           | No                    | Yes                    |               8 |            2 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               4 |            1 |
| Yes          | No                    | Yes                    |              54 |           11 |
| Yes          | Yes                   | No                     |               4 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------+------------------+----------------+
|                     Clock Signal                     |                          Enable Signal                         |                 Set/Reset Signal                 | Slice Load Count | Bel Load Count |
+------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------+------------------+----------------+
|  spi_component/prescaler_component/Q[0]              |                                                                |                                                  |                1 |              1 |
|  select_logic_component/o_out_reg[1]_i_2_n_0         |                                                                |                                                  |                1 |              2 |
|  delay_logic_component/FSM_sequential_state_reg[0]   |                                                                |                                                  |                2 |              3 |
|  i_clk_IBUF_BUFG                                     | driver_sevenseg_component/output_component/E[0]                | driver_sevenseg_component/output_component/SR[0] |                1 |              4 |
|  driver_sevenseg_component/shape_form_reg[7]_i_2_n_0 |                                                                |                                                  |                3 |              7 |
|  clk_BUFG                                            |                                                                | spi_component/w_load_shift__0                    |                2 |              8 |
|  clk_BUFG                                            | spi_component/shiftlne_component/io_shift_register[63]_i_1_n_0 |                                                  |                2 |              8 |
|  w_done__0                                           |                                                                |                                                  |               17 |             48 |
|  clk_BUFG                                            | spi_component/shiftlne_component/io_shift_register[63]_i_1_n_0 | spi_component/w_load_shift__0                    |               11 |             54 |
|  i_clk_IBUF_BUFG                                     |                                                                |                                                  |               21 |             70 |
+------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     1 |
| 3      |                     1 |
| 4      |                     1 |
| 7      |                     1 |
| 8      |                     2 |
| 16+    |                     3 |
+--------+-----------------------+


