// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "mul.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic mul::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic mul::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<13> mul::ap_ST_fsm_state1 = "1";
const sc_lv<13> mul::ap_ST_fsm_state2 = "10";
const sc_lv<13> mul::ap_ST_fsm_pp0_stage0 = "100";
const sc_lv<13> mul::ap_ST_fsm_pp0_stage1 = "1000";
const sc_lv<13> mul::ap_ST_fsm_pp0_stage2 = "10000";
const sc_lv<13> mul::ap_ST_fsm_pp0_stage3 = "100000";
const sc_lv<13> mul::ap_ST_fsm_pp0_stage4 = "1000000";
const sc_lv<13> mul::ap_ST_fsm_pp0_stage5 = "10000000";
const sc_lv<13> mul::ap_ST_fsm_pp0_stage6 = "100000000";
const sc_lv<13> mul::ap_ST_fsm_pp0_stage7 = "1000000000";
const sc_lv<13> mul::ap_ST_fsm_pp0_stage8 = "10000000000";
const sc_lv<13> mul::ap_ST_fsm_pp0_stage9 = "100000000000";
const sc_lv<13> mul::ap_ST_fsm_state16 = "1000000000000";
const sc_lv<32> mul::ap_const_lv32_0 = "00000000000000000000000000000000";
const bool mul::ap_const_boolean_1 = true;
const int mul::C_S_AXI_DATA_WIDTH = "100000";
const sc_lv<32> mul::ap_const_lv32_3 = "11";
const bool mul::ap_const_boolean_0 = false;
const sc_lv<1> mul::ap_const_lv1_0 = "0";
const sc_lv<32> mul::ap_const_lv32_4 = "100";
const sc_lv<32> mul::ap_const_lv32_5 = "101";
const sc_lv<32> mul::ap_const_lv32_6 = "110";
const sc_lv<32> mul::ap_const_lv32_7 = "111";
const sc_lv<32> mul::ap_const_lv32_8 = "1000";
const sc_lv<32> mul::ap_const_lv32_9 = "1001";
const sc_lv<32> mul::ap_const_lv32_A = "1010";
const sc_lv<32> mul::ap_const_lv32_B = "1011";
const sc_lv<32> mul::ap_const_lv32_2 = "10";
const sc_lv<32> mul::ap_const_lv32_1 = "1";
const sc_lv<1> mul::ap_const_lv1_1 = "1";
const sc_lv<32> mul::ap_const_lv32_C = "1100";
const sc_lv<4> mul::ap_const_lv4_0 = "0000";
const sc_lv<8> mul::ap_const_lv8_5 = "101";
const sc_lv<8> mul::ap_const_lv8_A = "1010";
const sc_lv<8> mul::ap_const_lv8_0 = "00000000";
const sc_lv<8> mul::ap_const_lv8_1 = "1";
const sc_lv<8> mul::ap_const_lv8_2 = "10";
const sc_lv<8> mul::ap_const_lv8_3 = "11";
const sc_lv<8> mul::ap_const_lv8_4 = "100";
const sc_lv<8> mul::ap_const_lv8_6 = "110";
const sc_lv<8> mul::ap_const_lv8_7 = "111";
const sc_lv<8> mul::ap_const_lv8_8 = "1000";
const sc_lv<8> mul::ap_const_lv8_9 = "1001";
const sc_lv<4> mul::ap_const_lv4_A = "1010";
const sc_lv<4> mul::ap_const_lv4_1 = "1";
const sc_lv<3> mul::ap_const_lv3_0 = "000";
const sc_lv<7> mul::ap_const_lv7_1 = "1";
const sc_lv<7> mul::ap_const_lv7_2 = "10";
const sc_lv<7> mul::ap_const_lv7_3 = "11";
const sc_lv<7> mul::ap_const_lv7_4 = "100";
const sc_lv<7> mul::ap_const_lv7_5 = "101";
const sc_lv<7> mul::ap_const_lv7_6 = "110";
const sc_lv<7> mul::ap_const_lv7_7 = "111";
const sc_lv<7> mul::ap_const_lv7_8 = "1000";
const sc_lv<7> mul::ap_const_lv7_9 = "1001";
const sc_lv<5> mul::ap_const_lv5_A = "1010";
const sc_lv<5> mul::ap_const_lv5_14 = "10100";
const sc_lv<6> mul::ap_const_lv6_1E = "11110";
const sc_lv<6> mul::ap_const_lv6_28 = "101000";
const sc_lv<5> mul::ap_const_lv5_12 = "10010";
const sc_lv<7> mul::ap_const_lv7_3C = "111100";
const sc_lv<3> mul::ap_const_lv3_5 = "101";
const sc_lv<7> mul::ap_const_lv7_46 = "1000110";
const sc_lv<7> mul::ap_const_lv7_5A = "1011010";

mul::mul(sc_module_name name) : sc_module(name), mVcdFile(0) {
    mul_AXILiteS_s_axi_U = new mul_AXILiteS_s_axi<C_S_AXI_AXILITES_ADDR_WIDTH,C_S_AXI_AXILITES_DATA_WIDTH>("mul_AXILiteS_s_axi_U");
    mul_AXILiteS_s_axi_U->AWVALID(s_axi_AXILiteS_AWVALID);
    mul_AXILiteS_s_axi_U->AWREADY(s_axi_AXILiteS_AWREADY);
    mul_AXILiteS_s_axi_U->AWADDR(s_axi_AXILiteS_AWADDR);
    mul_AXILiteS_s_axi_U->WVALID(s_axi_AXILiteS_WVALID);
    mul_AXILiteS_s_axi_U->WREADY(s_axi_AXILiteS_WREADY);
    mul_AXILiteS_s_axi_U->WDATA(s_axi_AXILiteS_WDATA);
    mul_AXILiteS_s_axi_U->WSTRB(s_axi_AXILiteS_WSTRB);
    mul_AXILiteS_s_axi_U->ARVALID(s_axi_AXILiteS_ARVALID);
    mul_AXILiteS_s_axi_U->ARREADY(s_axi_AXILiteS_ARREADY);
    mul_AXILiteS_s_axi_U->ARADDR(s_axi_AXILiteS_ARADDR);
    mul_AXILiteS_s_axi_U->RVALID(s_axi_AXILiteS_RVALID);
    mul_AXILiteS_s_axi_U->RREADY(s_axi_AXILiteS_RREADY);
    mul_AXILiteS_s_axi_U->RDATA(s_axi_AXILiteS_RDATA);
    mul_AXILiteS_s_axi_U->RRESP(s_axi_AXILiteS_RRESP);
    mul_AXILiteS_s_axi_U->BVALID(s_axi_AXILiteS_BVALID);
    mul_AXILiteS_s_axi_U->BREADY(s_axi_AXILiteS_BREADY);
    mul_AXILiteS_s_axi_U->BRESP(s_axi_AXILiteS_BRESP);
    mul_AXILiteS_s_axi_U->ACLK(ap_clk);
    mul_AXILiteS_s_axi_U->ARESET(ap_rst_n_inv);
    mul_AXILiteS_s_axi_U->ACLK_EN(ap_var_for_const0);
    mul_AXILiteS_s_axi_U->a_address0(a_address0);
    mul_AXILiteS_s_axi_U->a_ce0(a_ce0);
    mul_AXILiteS_s_axi_U->a_q0(a_q0);
    mul_AXILiteS_s_axi_U->b_address0(b_address0);
    mul_AXILiteS_s_axi_U->b_ce0(b_ce0);
    mul_AXILiteS_s_axi_U->b_q0(b_q0);
    mul_AXILiteS_s_axi_U->c_address0(c_address0);
    mul_AXILiteS_s_axi_U->c_ce0(c_ce0);
    mul_AXILiteS_s_axi_U->c_we0(c_we0);
    mul_AXILiteS_s_axi_U->c_d0(ap_phi_mux_tmp_0_lcssa_phi_fu_340_p22);
    mul_AXILiteS_s_axi_U->n(n);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_a_address0);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_CS_fsm_pp0_stage5 );
    sensitive << ( ap_CS_fsm_pp0_stage6 );
    sensitive << ( ap_CS_fsm_pp0_stage7 );
    sensitive << ( ap_CS_fsm_pp0_stage8 );
    sensitive << ( ap_CS_fsm_pp0_stage9 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( a_addr_reg_873 );
    sensitive << ( a_addr_1_reg_878 );
    sensitive << ( a_addr_2_reg_883 );
    sensitive << ( a_addr_3_reg_888 );
    sensitive << ( a_addr_4_reg_893 );
    sensitive << ( a_addr_5_reg_898 );
    sensitive << ( a_addr_6_reg_903 );
    sensitive << ( a_addr_7_reg_908 );
    sensitive << ( a_addr_8_reg_913 );
    sensitive << ( a_addr_9_reg_918 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage5 );
    sensitive << ( ap_block_pp0_stage6 );
    sensitive << ( ap_block_pp0_stage7 );
    sensitive << ( ap_block_pp0_stage8 );
    sensitive << ( ap_block_pp0_stage9 );

    SC_METHOD(thread_a_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage3_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage4_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage5 );
    sensitive << ( ap_block_pp0_stage5_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage6 );
    sensitive << ( ap_block_pp0_stage6_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage7 );
    sensitive << ( ap_block_pp0_stage7_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage8 );
    sensitive << ( ap_block_pp0_stage8_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage9 );
    sensitive << ( ap_block_pp0_stage9_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_add_ln62_10_fu_679_p2);
    sensitive << ( reg_380 );
    sensitive << ( mul_ln62_reg_952 );

    SC_METHOD(thread_add_ln62_11_fu_654_p2);
    sensitive << ( zext_ln61_2_reg_941 );

    SC_METHOD(thread_add_ln62_12_fu_694_p2);
    sensitive << ( reg_380 );
    sensitive << ( add_ln62_10_reg_973 );

    SC_METHOD(thread_add_ln62_13_fu_668_p2);
    sensitive << ( zext_ln61_1_fu_664_p1 );

    SC_METHOD(thread_add_ln62_14_fu_717_p2);
    sensitive << ( reg_380 );
    sensitive << ( add_ln62_12_reg_984 );

    SC_METHOD(thread_add_ln62_15_fu_684_p2);
    sensitive << ( zext_ln61_1_reg_963 );

    SC_METHOD(thread_add_ln62_16_fu_741_p2);
    sensitive << ( reg_380 );
    sensitive << ( add_ln62_14_reg_1002 );

    SC_METHOD(thread_add_ln62_17_fu_699_p2);
    sensitive << ( zext_ln61_2_reg_941 );

    SC_METHOD(thread_add_ln62_18_fu_756_p2);
    sensitive << ( reg_380 );
    sensitive << ( add_ln62_16_reg_1018 );

    SC_METHOD(thread_add_ln62_19_fu_722_p2);
    sensitive << ( zext_ln61_fu_713_p1 );

    SC_METHOD(thread_add_ln62_1_fu_643_p2);
    sensitive << ( zext_ln61_2_fu_639_p1 );

    SC_METHOD(thread_add_ln62_20_fu_765_p2);
    sensitive << ( reg_380 );
    sensitive << ( add_ln62_18_reg_1029 );

    SC_METHOD(thread_add_ln62_21_fu_746_p2);
    sensitive << ( zext_ln61_reg_995 );

    SC_METHOD(thread_add_ln62_22_fu_780_p2);
    sensitive << ( reg_380 );
    sensitive << ( add_ln62_20_reg_1040 );

    SC_METHOD(thread_add_ln62_23_fu_785_p2);
    sensitive << ( reg_380 );
    sensitive << ( add_ln62_22_reg_1051 );

    SC_METHOD(thread_add_ln62_24_fu_770_p2);
    sensitive << ( zext_ln61_reg_995 );

    SC_METHOD(thread_add_ln62_25_fu_790_p2);
    sensitive << ( reg_380 );
    sensitive << ( add_ln62_23_reg_1057 );

    SC_METHOD(thread_add_ln62_2_fu_525_p2);
    sensitive << ( add_ln62_fu_503_p2 );

    SC_METHOD(thread_add_ln62_3_fu_536_p2);
    sensitive << ( add_ln62_fu_503_p2 );

    SC_METHOD(thread_add_ln62_4_fu_547_p2);
    sensitive << ( add_ln62_fu_503_p2 );

    SC_METHOD(thread_add_ln62_5_fu_558_p2);
    sensitive << ( add_ln62_fu_503_p2 );

    SC_METHOD(thread_add_ln62_6_fu_569_p2);
    sensitive << ( add_ln62_fu_503_p2 );

    SC_METHOD(thread_add_ln62_7_fu_580_p2);
    sensitive << ( add_ln62_fu_503_p2 );

    SC_METHOD(thread_add_ln62_8_fu_591_p2);
    sensitive << ( add_ln62_fu_503_p2 );

    SC_METHOD(thread_add_ln62_9_fu_602_p2);
    sensitive << ( add_ln62_fu_503_p2 );

    SC_METHOD(thread_add_ln62_fu_503_p2);
    sensitive << ( zext_ln62_fu_499_p1 );
    sensitive << ( shl_ln_fu_483_p3 );

    SC_METHOD(thread_add_ln65_fu_796_p2);
    sensitive << ( add_ln62_reg_868 );
    sensitive << ( zext_ln61_reg_995 );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage2);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage3);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage4);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage5);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage6);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage7);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage8);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage9);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state16);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state2);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_11001);

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);

    SC_METHOD(thread_ap_block_pp0_stage1);

    SC_METHOD(thread_ap_block_pp0_stage1_11001);

    SC_METHOD(thread_ap_block_pp0_stage1_subdone);

    SC_METHOD(thread_ap_block_pp0_stage2);

    SC_METHOD(thread_ap_block_pp0_stage2_11001);

    SC_METHOD(thread_ap_block_pp0_stage2_subdone);

    SC_METHOD(thread_ap_block_pp0_stage3);

    SC_METHOD(thread_ap_block_pp0_stage3_11001);

    SC_METHOD(thread_ap_block_pp0_stage3_subdone);

    SC_METHOD(thread_ap_block_pp0_stage4);

    SC_METHOD(thread_ap_block_pp0_stage4_11001);

    SC_METHOD(thread_ap_block_pp0_stage4_subdone);

    SC_METHOD(thread_ap_block_pp0_stage5);

    SC_METHOD(thread_ap_block_pp0_stage5_11001);

    SC_METHOD(thread_ap_block_pp0_stage5_subdone);

    SC_METHOD(thread_ap_block_pp0_stage6);

    SC_METHOD(thread_ap_block_pp0_stage6_11001);

    SC_METHOD(thread_ap_block_pp0_stage6_subdone);

    SC_METHOD(thread_ap_block_pp0_stage7);

    SC_METHOD(thread_ap_block_pp0_stage7_11001);

    SC_METHOD(thread_ap_block_pp0_stage7_subdone);

    SC_METHOD(thread_ap_block_pp0_stage8);

    SC_METHOD(thread_ap_block_pp0_stage8_11001);

    SC_METHOD(thread_ap_block_pp0_stage8_subdone);

    SC_METHOD(thread_ap_block_pp0_stage9);

    SC_METHOD(thread_ap_block_pp0_stage9_11001);

    SC_METHOD(thread_ap_block_pp0_stage9_subdone);

    SC_METHOD(thread_ap_block_state10_pp0_stage7_iter0);

    SC_METHOD(thread_ap_block_state11_pp0_stage8_iter0);

    SC_METHOD(thread_ap_block_state12_pp0_stage9_iter0);

    SC_METHOD(thread_ap_block_state13_pp0_stage0_iter1);

    SC_METHOD(thread_ap_block_state14_pp0_stage1_iter1);

    SC_METHOD(thread_ap_block_state15_pp0_stage2_iter1);

    SC_METHOD(thread_ap_block_state3_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state4_pp0_stage1_iter0);

    SC_METHOD(thread_ap_block_state5_pp0_stage2_iter0);

    SC_METHOD(thread_ap_block_state6_pp0_stage3_iter0);

    SC_METHOD(thread_ap_block_state7_pp0_stage4_iter0);

    SC_METHOD(thread_ap_block_state8_pp0_stage5_iter0);

    SC_METHOD(thread_ap_block_state9_pp0_stage6_iter0);

    SC_METHOD(thread_ap_condition_1002);
    sensitive << ( icmp_ln61_reg_815 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( icmp_ln56_fu_613_p2 );
    sensitive << ( icmp_ln58_fu_629_p2 );

    SC_METHOD(thread_ap_condition_1007);
    sensitive << ( icmp_ln56_reg_923 );
    sensitive << ( icmp_ln58_reg_932 );
    sensitive << ( icmp_ln61_reg_815 );
    sensitive << ( icmp_ln61_1_reg_819 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage3_11001 );

    SC_METHOD(thread_ap_condition_1011);
    sensitive << ( icmp_ln56_reg_923 );
    sensitive << ( icmp_ln58_reg_932 );
    sensitive << ( icmp_ln61_reg_815 );
    sensitive << ( icmp_ln61_1_reg_819 );
    sensitive << ( icmp_ln61_2_reg_823 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage4_11001 );

    SC_METHOD(thread_ap_condition_1015);
    sensitive << ( icmp_ln56_reg_923 );
    sensitive << ( icmp_ln58_reg_932 );
    sensitive << ( icmp_ln61_reg_815 );
    sensitive << ( icmp_ln61_1_reg_819 );
    sensitive << ( icmp_ln61_2_reg_823 );
    sensitive << ( icmp_ln61_3_reg_827 );
    sensitive << ( ap_CS_fsm_pp0_stage5 );
    sensitive << ( ap_block_pp0_stage5_11001 );

    SC_METHOD(thread_ap_condition_1019);
    sensitive << ( icmp_ln56_reg_923 );
    sensitive << ( icmp_ln58_reg_932 );
    sensitive << ( icmp_ln61_reg_815 );
    sensitive << ( icmp_ln61_1_reg_819 );
    sensitive << ( icmp_ln61_2_reg_823 );
    sensitive << ( icmp_ln61_3_reg_827 );
    sensitive << ( icmp_ln61_4_reg_831 );
    sensitive << ( ap_CS_fsm_pp0_stage6 );
    sensitive << ( ap_block_pp0_stage6_11001 );

    SC_METHOD(thread_ap_condition_1023);
    sensitive << ( icmp_ln56_reg_923 );
    sensitive << ( icmp_ln58_reg_932 );
    sensitive << ( icmp_ln61_reg_815 );
    sensitive << ( icmp_ln61_1_reg_819 );
    sensitive << ( icmp_ln61_2_reg_823 );
    sensitive << ( icmp_ln61_3_reg_827 );
    sensitive << ( icmp_ln61_4_reg_831 );
    sensitive << ( icmp_ln61_5_reg_835 );
    sensitive << ( ap_CS_fsm_pp0_stage7 );
    sensitive << ( ap_block_pp0_stage7_11001 );

    SC_METHOD(thread_ap_condition_1027);
    sensitive << ( icmp_ln56_reg_923 );
    sensitive << ( icmp_ln58_reg_932 );
    sensitive << ( icmp_ln61_reg_815 );
    sensitive << ( icmp_ln61_1_reg_819 );
    sensitive << ( icmp_ln61_2_reg_823 );
    sensitive << ( icmp_ln61_3_reg_827 );
    sensitive << ( icmp_ln61_4_reg_831 );
    sensitive << ( icmp_ln61_5_reg_835 );
    sensitive << ( icmp_ln61_6_reg_839 );
    sensitive << ( ap_CS_fsm_pp0_stage8 );
    sensitive << ( ap_block_pp0_stage8_11001 );

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state3);
    sensitive << ( ap_predicate_tran3to16_state3 );

    SC_METHOD(thread_ap_done);
    sensitive << ( or_ln53_reg_811 );
    sensitive << ( icmp_ln54_fu_462_p2 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln55_fu_478_p2 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_ap_phi_mux_j_0_phi_fu_328_p4);
    sensitive << ( j_0_reg_324 );
    sensitive << ( icmp_ln56_reg_923 );
    sensitive << ( icmp_ln58_reg_932 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( j_reg_927 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_phi_mux_tmp_0_lcssa_phi_fu_340_p22);
    sensitive << ( icmp_ln61_reg_815 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( icmp_ln61_1_reg_819 );
    sensitive << ( icmp_ln61_2_reg_823 );
    sensitive << ( icmp_ln61_3_reg_827 );
    sensitive << ( icmp_ln61_4_reg_831 );
    sensitive << ( icmp_ln61_5_reg_835 );
    sensitive << ( icmp_ln61_6_reg_839 );
    sensitive << ( icmp_ln61_7_reg_843 );
    sensitive << ( icmp_ln61_8_reg_847 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln61_9_reg_851 );
    sensitive << ( icmp_ln56_reg_923_pp0_iter1_reg );
    sensitive << ( icmp_ln58_reg_932_pp0_iter1_reg );
    sensitive << ( ap_phi_reg_pp0_iter1_tmp_0_lcssa_reg_336 );
    sensitive << ( add_ln62_25_fu_790_p2 );
    sensitive << ( ap_block_pp0_stage2 );

    SC_METHOD(thread_ap_predicate_tran3to16_state3);
    sensitive << ( icmp_ln56_fu_613_p2 );
    sensitive << ( icmp_ln58_fu_629_p2 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( or_ln53_reg_811 );
    sensitive << ( icmp_ln54_fu_462_p2 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln55_fu_478_p2 );

    SC_METHOD(thread_ap_rst_n_inv);
    sensitive << ( ap_rst_n );

    SC_METHOD(thread_b_address0);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_CS_fsm_pp0_stage5 );
    sensitive << ( ap_CS_fsm_pp0_stage6 );
    sensitive << ( ap_CS_fsm_pp0_stage7 );
    sensitive << ( ap_CS_fsm_pp0_stage8 );
    sensitive << ( ap_CS_fsm_pp0_stage9 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( zext_ln62_3_fu_634_p1 );
    sensitive << ( zext_ln62_5_fu_649_p1 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( zext_ln62_7_fu_659_p1 );
    sensitive << ( zext_ln62_9_fu_674_p1 );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( zext_ln62_11_fu_689_p1 );
    sensitive << ( ap_block_pp0_stage4 );
    sensitive << ( zext_ln62_13_fu_708_p1 );
    sensitive << ( ap_block_pp0_stage5 );
    sensitive << ( zext_ln62_15_fu_728_p1 );
    sensitive << ( ap_block_pp0_stage6 );
    sensitive << ( zext_ln62_17_fu_751_p1 );
    sensitive << ( ap_block_pp0_stage7 );
    sensitive << ( zext_ln62_19_fu_761_p1 );
    sensitive << ( ap_block_pp0_stage8 );
    sensitive << ( zext_ln62_20_fu_775_p1 );
    sensitive << ( ap_block_pp0_stage9 );

    SC_METHOD(thread_b_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage3_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage4_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage5 );
    sensitive << ( ap_block_pp0_stage5_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage6 );
    sensitive << ( ap_block_pp0_stage6_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage7 );
    sensitive << ( ap_block_pp0_stage7_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage8 );
    sensitive << ( ap_block_pp0_stage8_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage9 );
    sensitive << ( ap_block_pp0_stage9_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_c_address0);
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( zext_ln65_fu_800_p1 );

    SC_METHOD(thread_c_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_c_we0);
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln56_reg_923_pp0_iter1_reg );
    sensitive << ( icmp_ln58_reg_932_pp0_iter1_reg );

    SC_METHOD(thread_grp_fu_374_p2);
    sensitive << ( reg_366 );
    sensitive << ( reg_370 );

    SC_METHOD(thread_i_fu_468_p2);
    sensitive << ( i_0_reg_313 );

    SC_METHOD(thread_icmp_ln53_1_fu_390_p2);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( n );

    SC_METHOD(thread_icmp_ln53_fu_384_p2);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( n );

    SC_METHOD(thread_icmp_ln54_fu_462_p2);
    sensitive << ( or_ln53_reg_811 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( i_0_reg_313 );

    SC_METHOD(thread_icmp_ln55_fu_478_p2);
    sensitive << ( n_read_reg_805 );
    sensitive << ( or_ln53_reg_811 );
    sensitive << ( icmp_ln54_fu_462_p2 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( zext_ln54_fu_474_p1 );

    SC_METHOD(thread_icmp_ln56_fu_613_p2);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_phi_mux_j_0_phi_fu_328_p4 );

    SC_METHOD(thread_icmp_ln58_fu_629_p2);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( n_read_reg_805 );
    sensitive << ( icmp_ln56_fu_613_p2 );
    sensitive << ( zext_ln56_fu_625_p1 );

    SC_METHOD(thread_icmp_ln61_1_fu_408_p2);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( n );
    sensitive << ( or_ln53_fu_396_p2 );

    SC_METHOD(thread_icmp_ln61_2_fu_414_p2);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( n );
    sensitive << ( or_ln53_fu_396_p2 );

    SC_METHOD(thread_icmp_ln61_3_fu_420_p2);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( n );
    sensitive << ( or_ln53_fu_396_p2 );

    SC_METHOD(thread_icmp_ln61_4_fu_426_p2);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( n );
    sensitive << ( or_ln53_fu_396_p2 );

    SC_METHOD(thread_icmp_ln61_5_fu_432_p2);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( n );
    sensitive << ( or_ln53_fu_396_p2 );

    SC_METHOD(thread_icmp_ln61_6_fu_438_p2);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( n );
    sensitive << ( or_ln53_fu_396_p2 );

    SC_METHOD(thread_icmp_ln61_7_fu_444_p2);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( n );
    sensitive << ( or_ln53_fu_396_p2 );

    SC_METHOD(thread_icmp_ln61_8_fu_450_p2);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( n );
    sensitive << ( or_ln53_fu_396_p2 );

    SC_METHOD(thread_icmp_ln61_9_fu_456_p2);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( n );
    sensitive << ( or_ln53_fu_396_p2 );

    SC_METHOD(thread_icmp_ln61_fu_402_p2);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( n );
    sensitive << ( or_ln53_fu_396_p2 );

    SC_METHOD(thread_j_fu_619_p2);
    sensitive << ( ap_phi_mux_j_0_phi_fu_328_p4 );

    SC_METHOD(thread_or_ln53_fu_396_p2);
    sensitive << ( icmp_ln53_fu_384_p2 );
    sensitive << ( icmp_ln53_1_fu_390_p2 );

    SC_METHOD(thread_or_ln62_1_fu_733_p3);
    sensitive << ( j_0_reg_324 );

    SC_METHOD(thread_or_ln62_fu_514_p2);
    sensitive << ( add_ln62_fu_503_p2 );

    SC_METHOD(thread_sext_ln62_fu_704_p1);
    sensitive << ( add_ln62_17_fu_699_p2 );

    SC_METHOD(thread_shl_ln62_1_fu_491_p3);
    sensitive << ( i_0_reg_313 );

    SC_METHOD(thread_shl_ln_fu_483_p3);
    sensitive << ( i_0_reg_313 );

    SC_METHOD(thread_zext_ln54_fu_474_p1);
    sensitive << ( i_0_reg_313 );

    SC_METHOD(thread_zext_ln56_fu_625_p1);
    sensitive << ( ap_phi_mux_j_0_phi_fu_328_p4 );

    SC_METHOD(thread_zext_ln61_1_fu_664_p1);
    sensitive << ( j_0_reg_324 );

    SC_METHOD(thread_zext_ln61_2_fu_639_p1);
    sensitive << ( j_0_reg_324 );

    SC_METHOD(thread_zext_ln61_fu_713_p1);
    sensitive << ( j_0_reg_324 );

    SC_METHOD(thread_zext_ln62_10_fu_564_p1);
    sensitive << ( add_ln62_5_fu_558_p2 );

    SC_METHOD(thread_zext_ln62_11_fu_689_p1);
    sensitive << ( add_ln62_15_fu_684_p2 );

    SC_METHOD(thread_zext_ln62_12_fu_575_p1);
    sensitive << ( add_ln62_6_fu_569_p2 );

    SC_METHOD(thread_zext_ln62_13_fu_708_p1);
    sensitive << ( sext_ln62_fu_704_p1 );

    SC_METHOD(thread_zext_ln62_14_fu_586_p1);
    sensitive << ( add_ln62_7_fu_580_p2 );

    SC_METHOD(thread_zext_ln62_15_fu_728_p1);
    sensitive << ( add_ln62_19_fu_722_p2 );

    SC_METHOD(thread_zext_ln62_16_fu_597_p1);
    sensitive << ( add_ln62_8_fu_591_p2 );

    SC_METHOD(thread_zext_ln62_17_fu_751_p1);
    sensitive << ( add_ln62_21_fu_746_p2 );

    SC_METHOD(thread_zext_ln62_18_fu_608_p1);
    sensitive << ( add_ln62_9_fu_602_p2 );

    SC_METHOD(thread_zext_ln62_19_fu_761_p1);
    sensitive << ( or_ln62_1_reg_1013 );

    SC_METHOD(thread_zext_ln62_1_fu_509_p1);
    sensitive << ( add_ln62_fu_503_p2 );

    SC_METHOD(thread_zext_ln62_20_fu_775_p1);
    sensitive << ( add_ln62_24_fu_770_p2 );

    SC_METHOD(thread_zext_ln62_2_fu_520_p1);
    sensitive << ( or_ln62_fu_514_p2 );

    SC_METHOD(thread_zext_ln62_3_fu_634_p1);
    sensitive << ( ap_phi_mux_j_0_phi_fu_328_p4 );

    SC_METHOD(thread_zext_ln62_4_fu_531_p1);
    sensitive << ( add_ln62_2_fu_525_p2 );

    SC_METHOD(thread_zext_ln62_5_fu_649_p1);
    sensitive << ( add_ln62_1_fu_643_p2 );

    SC_METHOD(thread_zext_ln62_6_fu_542_p1);
    sensitive << ( add_ln62_3_fu_536_p2 );

    SC_METHOD(thread_zext_ln62_7_fu_659_p1);
    sensitive << ( add_ln62_11_fu_654_p2 );

    SC_METHOD(thread_zext_ln62_8_fu_553_p1);
    sensitive << ( add_ln62_4_fu_547_p2 );

    SC_METHOD(thread_zext_ln62_9_fu_674_p1);
    sensitive << ( add_ln62_13_fu_668_p2 );

    SC_METHOD(thread_zext_ln62_fu_499_p1);
    sensitive << ( shl_ln62_1_fu_491_p3 );

    SC_METHOD(thread_zext_ln65_fu_800_p1);
    sensitive << ( add_ln65_fu_796_p2 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( or_ln53_reg_811 );
    sensitive << ( icmp_ln54_fu_462_p2 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln55_fu_478_p2 );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_predicate_tran3to16_state3 );
    sensitive << ( ap_block_pp0_stage9_subdone );
    sensitive << ( ap_block_pp0_stage2_subdone );
    sensitive << ( ap_block_pp0_stage1_subdone );
    sensitive << ( ap_block_pp0_stage3_subdone );
    sensitive << ( ap_block_pp0_stage4_subdone );
    sensitive << ( ap_block_pp0_stage5_subdone );
    sensitive << ( ap_block_pp0_stage6_subdone );
    sensitive << ( ap_block_pp0_stage7_subdone );
    sensitive << ( ap_block_pp0_stage8_subdone );

    SC_THREAD(thread_hdltv_gen);
    sensitive << ( ap_clk.pos() );

    SC_THREAD(thread_ap_var_for_const0);

    ap_CS_fsm = "0000000000001";
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "mul_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst_n, "(port)ap_rst_n");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, s_axi_AXILiteS_AWVALID, "(port)s_axi_AXILiteS_AWVALID");
    sc_trace(mVcdFile, s_axi_AXILiteS_AWREADY, "(port)s_axi_AXILiteS_AWREADY");
    sc_trace(mVcdFile, s_axi_AXILiteS_AWADDR, "(port)s_axi_AXILiteS_AWADDR");
    sc_trace(mVcdFile, s_axi_AXILiteS_WVALID, "(port)s_axi_AXILiteS_WVALID");
    sc_trace(mVcdFile, s_axi_AXILiteS_WREADY, "(port)s_axi_AXILiteS_WREADY");
    sc_trace(mVcdFile, s_axi_AXILiteS_WDATA, "(port)s_axi_AXILiteS_WDATA");
    sc_trace(mVcdFile, s_axi_AXILiteS_WSTRB, "(port)s_axi_AXILiteS_WSTRB");
    sc_trace(mVcdFile, s_axi_AXILiteS_ARVALID, "(port)s_axi_AXILiteS_ARVALID");
    sc_trace(mVcdFile, s_axi_AXILiteS_ARREADY, "(port)s_axi_AXILiteS_ARREADY");
    sc_trace(mVcdFile, s_axi_AXILiteS_ARADDR, "(port)s_axi_AXILiteS_ARADDR");
    sc_trace(mVcdFile, s_axi_AXILiteS_RVALID, "(port)s_axi_AXILiteS_RVALID");
    sc_trace(mVcdFile, s_axi_AXILiteS_RREADY, "(port)s_axi_AXILiteS_RREADY");
    sc_trace(mVcdFile, s_axi_AXILiteS_RDATA, "(port)s_axi_AXILiteS_RDATA");
    sc_trace(mVcdFile, s_axi_AXILiteS_RRESP, "(port)s_axi_AXILiteS_RRESP");
    sc_trace(mVcdFile, s_axi_AXILiteS_BVALID, "(port)s_axi_AXILiteS_BVALID");
    sc_trace(mVcdFile, s_axi_AXILiteS_BREADY, "(port)s_axi_AXILiteS_BREADY");
    sc_trace(mVcdFile, s_axi_AXILiteS_BRESP, "(port)s_axi_AXILiteS_BRESP");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_rst_n_inv, "ap_rst_n_inv");
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, a_address0, "a_address0");
    sc_trace(mVcdFile, a_ce0, "a_ce0");
    sc_trace(mVcdFile, a_q0, "a_q0");
    sc_trace(mVcdFile, b_address0, "b_address0");
    sc_trace(mVcdFile, b_ce0, "b_ce0");
    sc_trace(mVcdFile, b_q0, "b_q0");
    sc_trace(mVcdFile, c_address0, "c_address0");
    sc_trace(mVcdFile, c_ce0, "c_ce0");
    sc_trace(mVcdFile, c_we0, "c_we0");
    sc_trace(mVcdFile, n, "n");
    sc_trace(mVcdFile, j_0_reg_324, "j_0_reg_324");
    sc_trace(mVcdFile, reg_366, "reg_366");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage1, "ap_CS_fsm_pp0_stage1");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage1_iter0, "ap_block_state4_pp0_stage1_iter0");
    sc_trace(mVcdFile, ap_block_state14_pp0_stage1_iter1, "ap_block_state14_pp0_stage1_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage1_11001, "ap_block_pp0_stage1_11001");
    sc_trace(mVcdFile, icmp_ln56_reg_923, "icmp_ln56_reg_923");
    sc_trace(mVcdFile, icmp_ln58_reg_932, "icmp_ln58_reg_932");
    sc_trace(mVcdFile, icmp_ln61_reg_815, "icmp_ln61_reg_815");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage2, "ap_CS_fsm_pp0_stage2");
    sc_trace(mVcdFile, ap_block_state5_pp0_stage2_iter0, "ap_block_state5_pp0_stage2_iter0");
    sc_trace(mVcdFile, ap_block_state15_pp0_stage2_iter1, "ap_block_state15_pp0_stage2_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage2_11001, "ap_block_pp0_stage2_11001");
    sc_trace(mVcdFile, icmp_ln61_1_reg_819, "icmp_ln61_1_reg_819");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage3, "ap_CS_fsm_pp0_stage3");
    sc_trace(mVcdFile, ap_block_state6_pp0_stage3_iter0, "ap_block_state6_pp0_stage3_iter0");
    sc_trace(mVcdFile, ap_block_pp0_stage3_11001, "ap_block_pp0_stage3_11001");
    sc_trace(mVcdFile, icmp_ln61_2_reg_823, "icmp_ln61_2_reg_823");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage4, "ap_CS_fsm_pp0_stage4");
    sc_trace(mVcdFile, ap_block_state7_pp0_stage4_iter0, "ap_block_state7_pp0_stage4_iter0");
    sc_trace(mVcdFile, ap_block_pp0_stage4_11001, "ap_block_pp0_stage4_11001");
    sc_trace(mVcdFile, icmp_ln61_3_reg_827, "icmp_ln61_3_reg_827");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage5, "ap_CS_fsm_pp0_stage5");
    sc_trace(mVcdFile, ap_block_state8_pp0_stage5_iter0, "ap_block_state8_pp0_stage5_iter0");
    sc_trace(mVcdFile, ap_block_pp0_stage5_11001, "ap_block_pp0_stage5_11001");
    sc_trace(mVcdFile, icmp_ln61_4_reg_831, "icmp_ln61_4_reg_831");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage6, "ap_CS_fsm_pp0_stage6");
    sc_trace(mVcdFile, ap_block_state9_pp0_stage6_iter0, "ap_block_state9_pp0_stage6_iter0");
    sc_trace(mVcdFile, ap_block_pp0_stage6_11001, "ap_block_pp0_stage6_11001");
    sc_trace(mVcdFile, icmp_ln61_5_reg_835, "icmp_ln61_5_reg_835");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage7, "ap_CS_fsm_pp0_stage7");
    sc_trace(mVcdFile, ap_block_state10_pp0_stage7_iter0, "ap_block_state10_pp0_stage7_iter0");
    sc_trace(mVcdFile, ap_block_pp0_stage7_11001, "ap_block_pp0_stage7_11001");
    sc_trace(mVcdFile, icmp_ln61_6_reg_839, "icmp_ln61_6_reg_839");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage8, "ap_CS_fsm_pp0_stage8");
    sc_trace(mVcdFile, ap_block_state11_pp0_stage8_iter0, "ap_block_state11_pp0_stage8_iter0");
    sc_trace(mVcdFile, ap_block_pp0_stage8_11001, "ap_block_pp0_stage8_11001");
    sc_trace(mVcdFile, icmp_ln61_7_reg_843, "icmp_ln61_7_reg_843");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage9, "ap_CS_fsm_pp0_stage9");
    sc_trace(mVcdFile, ap_block_state12_pp0_stage9_iter0, "ap_block_state12_pp0_stage9_iter0");
    sc_trace(mVcdFile, ap_block_pp0_stage9_11001, "ap_block_pp0_stage9_11001");
    sc_trace(mVcdFile, icmp_ln61_8_reg_847, "icmp_ln61_8_reg_847");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage0_iter0, "ap_block_state3_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state13_pp0_stage0_iter1, "ap_block_state13_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, icmp_ln61_9_reg_851, "icmp_ln61_9_reg_851");
    sc_trace(mVcdFile, reg_370, "reg_370");
    sc_trace(mVcdFile, grp_fu_374_p2, "grp_fu_374_p2");
    sc_trace(mVcdFile, reg_380, "reg_380");
    sc_trace(mVcdFile, icmp_ln56_reg_923_pp0_iter1_reg, "icmp_ln56_reg_923_pp0_iter1_reg");
    sc_trace(mVcdFile, icmp_ln58_reg_932_pp0_iter1_reg, "icmp_ln58_reg_932_pp0_iter1_reg");
    sc_trace(mVcdFile, n_read_reg_805, "n_read_reg_805");
    sc_trace(mVcdFile, or_ln53_fu_396_p2, "or_ln53_fu_396_p2");
    sc_trace(mVcdFile, or_ln53_reg_811, "or_ln53_reg_811");
    sc_trace(mVcdFile, icmp_ln61_fu_402_p2, "icmp_ln61_fu_402_p2");
    sc_trace(mVcdFile, icmp_ln61_1_fu_408_p2, "icmp_ln61_1_fu_408_p2");
    sc_trace(mVcdFile, icmp_ln61_2_fu_414_p2, "icmp_ln61_2_fu_414_p2");
    sc_trace(mVcdFile, icmp_ln61_3_fu_420_p2, "icmp_ln61_3_fu_420_p2");
    sc_trace(mVcdFile, icmp_ln61_4_fu_426_p2, "icmp_ln61_4_fu_426_p2");
    sc_trace(mVcdFile, icmp_ln61_5_fu_432_p2, "icmp_ln61_5_fu_432_p2");
    sc_trace(mVcdFile, icmp_ln61_6_fu_438_p2, "icmp_ln61_6_fu_438_p2");
    sc_trace(mVcdFile, icmp_ln61_7_fu_444_p2, "icmp_ln61_7_fu_444_p2");
    sc_trace(mVcdFile, icmp_ln61_8_fu_450_p2, "icmp_ln61_8_fu_450_p2");
    sc_trace(mVcdFile, icmp_ln61_9_fu_456_p2, "icmp_ln61_9_fu_456_p2");
    sc_trace(mVcdFile, icmp_ln54_fu_462_p2, "icmp_ln54_fu_462_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state2, "ap_CS_fsm_state2");
    sc_trace(mVcdFile, i_fu_468_p2, "i_fu_468_p2");
    sc_trace(mVcdFile, i_reg_859, "i_reg_859");
    sc_trace(mVcdFile, icmp_ln55_fu_478_p2, "icmp_ln55_fu_478_p2");
    sc_trace(mVcdFile, add_ln62_fu_503_p2, "add_ln62_fu_503_p2");
    sc_trace(mVcdFile, add_ln62_reg_868, "add_ln62_reg_868");
    sc_trace(mVcdFile, a_addr_reg_873, "a_addr_reg_873");
    sc_trace(mVcdFile, a_addr_1_reg_878, "a_addr_1_reg_878");
    sc_trace(mVcdFile, a_addr_2_reg_883, "a_addr_2_reg_883");
    sc_trace(mVcdFile, a_addr_3_reg_888, "a_addr_3_reg_888");
    sc_trace(mVcdFile, a_addr_4_reg_893, "a_addr_4_reg_893");
    sc_trace(mVcdFile, a_addr_5_reg_898, "a_addr_5_reg_898");
    sc_trace(mVcdFile, a_addr_6_reg_903, "a_addr_6_reg_903");
    sc_trace(mVcdFile, a_addr_7_reg_908, "a_addr_7_reg_908");
    sc_trace(mVcdFile, a_addr_8_reg_913, "a_addr_8_reg_913");
    sc_trace(mVcdFile, a_addr_9_reg_918, "a_addr_9_reg_918");
    sc_trace(mVcdFile, icmp_ln56_fu_613_p2, "icmp_ln56_fu_613_p2");
    sc_trace(mVcdFile, j_fu_619_p2, "j_fu_619_p2");
    sc_trace(mVcdFile, j_reg_927, "j_reg_927");
    sc_trace(mVcdFile, icmp_ln58_fu_629_p2, "icmp_ln58_fu_629_p2");
    sc_trace(mVcdFile, zext_ln61_2_fu_639_p1, "zext_ln61_2_fu_639_p1");
    sc_trace(mVcdFile, zext_ln61_2_reg_941, "zext_ln61_2_reg_941");
    sc_trace(mVcdFile, mul_ln62_reg_952, "mul_ln62_reg_952");
    sc_trace(mVcdFile, zext_ln61_1_fu_664_p1, "zext_ln61_1_fu_664_p1");
    sc_trace(mVcdFile, zext_ln61_1_reg_963, "zext_ln61_1_reg_963");
    sc_trace(mVcdFile, add_ln62_10_fu_679_p2, "add_ln62_10_fu_679_p2");
    sc_trace(mVcdFile, add_ln62_10_reg_973, "add_ln62_10_reg_973");
    sc_trace(mVcdFile, add_ln62_12_fu_694_p2, "add_ln62_12_fu_694_p2");
    sc_trace(mVcdFile, add_ln62_12_reg_984, "add_ln62_12_reg_984");
    sc_trace(mVcdFile, zext_ln61_fu_713_p1, "zext_ln61_fu_713_p1");
    sc_trace(mVcdFile, zext_ln61_reg_995, "zext_ln61_reg_995");
    sc_trace(mVcdFile, add_ln62_14_fu_717_p2, "add_ln62_14_fu_717_p2");
    sc_trace(mVcdFile, add_ln62_14_reg_1002, "add_ln62_14_reg_1002");
    sc_trace(mVcdFile, or_ln62_1_fu_733_p3, "or_ln62_1_fu_733_p3");
    sc_trace(mVcdFile, or_ln62_1_reg_1013, "or_ln62_1_reg_1013");
    sc_trace(mVcdFile, add_ln62_16_fu_741_p2, "add_ln62_16_fu_741_p2");
    sc_trace(mVcdFile, add_ln62_16_reg_1018, "add_ln62_16_reg_1018");
    sc_trace(mVcdFile, add_ln62_18_fu_756_p2, "add_ln62_18_fu_756_p2");
    sc_trace(mVcdFile, add_ln62_18_reg_1029, "add_ln62_18_reg_1029");
    sc_trace(mVcdFile, add_ln62_20_fu_765_p2, "add_ln62_20_fu_765_p2");
    sc_trace(mVcdFile, add_ln62_20_reg_1040, "add_ln62_20_reg_1040");
    sc_trace(mVcdFile, add_ln62_22_fu_780_p2, "add_ln62_22_fu_780_p2");
    sc_trace(mVcdFile, add_ln62_22_reg_1051, "add_ln62_22_reg_1051");
    sc_trace(mVcdFile, add_ln62_23_fu_785_p2, "add_ln62_23_fu_785_p2");
    sc_trace(mVcdFile, add_ln62_23_reg_1057, "add_ln62_23_reg_1057");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_predicate_tran3to16_state3, "ap_predicate_tran3to16_state3");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state3, "ap_condition_pp0_exit_iter0_state3");
    sc_trace(mVcdFile, ap_block_pp0_stage9_subdone, "ap_block_pp0_stage9_subdone");
    sc_trace(mVcdFile, ap_block_pp0_stage2_subdone, "ap_block_pp0_stage2_subdone");
    sc_trace(mVcdFile, i_0_reg_313, "i_0_reg_313");
    sc_trace(mVcdFile, ap_CS_fsm_state16, "ap_CS_fsm_state16");
    sc_trace(mVcdFile, ap_phi_mux_j_0_phi_fu_328_p4, "ap_phi_mux_j_0_phi_fu_328_p4");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, ap_phi_mux_tmp_0_lcssa_phi_fu_340_p22, "ap_phi_mux_tmp_0_lcssa_phi_fu_340_p22");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter0_tmp_0_lcssa_reg_336, "ap_phi_reg_pp0_iter0_tmp_0_lcssa_reg_336");
    sc_trace(mVcdFile, ap_phi_reg_pp0_iter1_tmp_0_lcssa_reg_336, "ap_phi_reg_pp0_iter1_tmp_0_lcssa_reg_336");
    sc_trace(mVcdFile, add_ln62_25_fu_790_p2, "add_ln62_25_fu_790_p2");
    sc_trace(mVcdFile, ap_block_pp0_stage2, "ap_block_pp0_stage2");
    sc_trace(mVcdFile, zext_ln62_1_fu_509_p1, "zext_ln62_1_fu_509_p1");
    sc_trace(mVcdFile, zext_ln62_2_fu_520_p1, "zext_ln62_2_fu_520_p1");
    sc_trace(mVcdFile, zext_ln62_4_fu_531_p1, "zext_ln62_4_fu_531_p1");
    sc_trace(mVcdFile, zext_ln62_6_fu_542_p1, "zext_ln62_6_fu_542_p1");
    sc_trace(mVcdFile, zext_ln62_8_fu_553_p1, "zext_ln62_8_fu_553_p1");
    sc_trace(mVcdFile, zext_ln62_10_fu_564_p1, "zext_ln62_10_fu_564_p1");
    sc_trace(mVcdFile, zext_ln62_12_fu_575_p1, "zext_ln62_12_fu_575_p1");
    sc_trace(mVcdFile, zext_ln62_14_fu_586_p1, "zext_ln62_14_fu_586_p1");
    sc_trace(mVcdFile, zext_ln62_16_fu_597_p1, "zext_ln62_16_fu_597_p1");
    sc_trace(mVcdFile, zext_ln62_18_fu_608_p1, "zext_ln62_18_fu_608_p1");
    sc_trace(mVcdFile, zext_ln62_3_fu_634_p1, "zext_ln62_3_fu_634_p1");
    sc_trace(mVcdFile, zext_ln62_5_fu_649_p1, "zext_ln62_5_fu_649_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage1, "ap_block_pp0_stage1");
    sc_trace(mVcdFile, zext_ln62_7_fu_659_p1, "zext_ln62_7_fu_659_p1");
    sc_trace(mVcdFile, zext_ln62_9_fu_674_p1, "zext_ln62_9_fu_674_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage3, "ap_block_pp0_stage3");
    sc_trace(mVcdFile, zext_ln62_11_fu_689_p1, "zext_ln62_11_fu_689_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage4, "ap_block_pp0_stage4");
    sc_trace(mVcdFile, zext_ln62_13_fu_708_p1, "zext_ln62_13_fu_708_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage5, "ap_block_pp0_stage5");
    sc_trace(mVcdFile, zext_ln62_15_fu_728_p1, "zext_ln62_15_fu_728_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage6, "ap_block_pp0_stage6");
    sc_trace(mVcdFile, zext_ln62_17_fu_751_p1, "zext_ln62_17_fu_751_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage7, "ap_block_pp0_stage7");
    sc_trace(mVcdFile, zext_ln62_19_fu_761_p1, "zext_ln62_19_fu_761_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage8, "ap_block_pp0_stage8");
    sc_trace(mVcdFile, zext_ln62_20_fu_775_p1, "zext_ln62_20_fu_775_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage9, "ap_block_pp0_stage9");
    sc_trace(mVcdFile, zext_ln65_fu_800_p1, "zext_ln65_fu_800_p1");
    sc_trace(mVcdFile, icmp_ln53_fu_384_p2, "icmp_ln53_fu_384_p2");
    sc_trace(mVcdFile, icmp_ln53_1_fu_390_p2, "icmp_ln53_1_fu_390_p2");
    sc_trace(mVcdFile, zext_ln54_fu_474_p1, "zext_ln54_fu_474_p1");
    sc_trace(mVcdFile, shl_ln62_1_fu_491_p3, "shl_ln62_1_fu_491_p3");
    sc_trace(mVcdFile, zext_ln62_fu_499_p1, "zext_ln62_fu_499_p1");
    sc_trace(mVcdFile, shl_ln_fu_483_p3, "shl_ln_fu_483_p3");
    sc_trace(mVcdFile, or_ln62_fu_514_p2, "or_ln62_fu_514_p2");
    sc_trace(mVcdFile, add_ln62_2_fu_525_p2, "add_ln62_2_fu_525_p2");
    sc_trace(mVcdFile, add_ln62_3_fu_536_p2, "add_ln62_3_fu_536_p2");
    sc_trace(mVcdFile, add_ln62_4_fu_547_p2, "add_ln62_4_fu_547_p2");
    sc_trace(mVcdFile, add_ln62_5_fu_558_p2, "add_ln62_5_fu_558_p2");
    sc_trace(mVcdFile, add_ln62_6_fu_569_p2, "add_ln62_6_fu_569_p2");
    sc_trace(mVcdFile, add_ln62_7_fu_580_p2, "add_ln62_7_fu_580_p2");
    sc_trace(mVcdFile, add_ln62_8_fu_591_p2, "add_ln62_8_fu_591_p2");
    sc_trace(mVcdFile, add_ln62_9_fu_602_p2, "add_ln62_9_fu_602_p2");
    sc_trace(mVcdFile, zext_ln56_fu_625_p1, "zext_ln56_fu_625_p1");
    sc_trace(mVcdFile, add_ln62_1_fu_643_p2, "add_ln62_1_fu_643_p2");
    sc_trace(mVcdFile, add_ln62_11_fu_654_p2, "add_ln62_11_fu_654_p2");
    sc_trace(mVcdFile, add_ln62_13_fu_668_p2, "add_ln62_13_fu_668_p2");
    sc_trace(mVcdFile, add_ln62_15_fu_684_p2, "add_ln62_15_fu_684_p2");
    sc_trace(mVcdFile, add_ln62_17_fu_699_p2, "add_ln62_17_fu_699_p2");
    sc_trace(mVcdFile, sext_ln62_fu_704_p1, "sext_ln62_fu_704_p1");
    sc_trace(mVcdFile, add_ln62_19_fu_722_p2, "add_ln62_19_fu_722_p2");
    sc_trace(mVcdFile, add_ln62_21_fu_746_p2, "add_ln62_21_fu_746_p2");
    sc_trace(mVcdFile, add_ln62_24_fu_770_p2, "add_ln62_24_fu_770_p2");
    sc_trace(mVcdFile, add_ln65_fu_796_p2, "add_ln65_fu_796_p2");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_block_pp0_stage1_subdone, "ap_block_pp0_stage1_subdone");
    sc_trace(mVcdFile, ap_block_pp0_stage3_subdone, "ap_block_pp0_stage3_subdone");
    sc_trace(mVcdFile, ap_block_pp0_stage4_subdone, "ap_block_pp0_stage4_subdone");
    sc_trace(mVcdFile, ap_block_pp0_stage5_subdone, "ap_block_pp0_stage5_subdone");
    sc_trace(mVcdFile, ap_block_pp0_stage6_subdone, "ap_block_pp0_stage6_subdone");
    sc_trace(mVcdFile, ap_block_pp0_stage7_subdone, "ap_block_pp0_stage7_subdone");
    sc_trace(mVcdFile, ap_block_pp0_stage8_subdone, "ap_block_pp0_stage8_subdone");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
    sc_trace(mVcdFile, ap_condition_1002, "ap_condition_1002");
    sc_trace(mVcdFile, ap_condition_1007, "ap_condition_1007");
    sc_trace(mVcdFile, ap_condition_1011, "ap_condition_1011");
    sc_trace(mVcdFile, ap_condition_1015, "ap_condition_1015");
    sc_trace(mVcdFile, ap_condition_1019, "ap_condition_1019");
    sc_trace(mVcdFile, ap_condition_1023, "ap_condition_1023");
    sc_trace(mVcdFile, ap_condition_1027, "ap_condition_1027");
#endif

    }
    mHdltvinHandle.open("mul.hdltvin.dat");
    mHdltvoutHandle.open("mul.hdltvout.dat");
}

mul::~mul() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    mHdltvinHandle << "] " << endl;
    mHdltvoutHandle << "] " << endl;
    mHdltvinHandle.close();
    mHdltvoutHandle.close();
    delete mul_AXILiteS_s_axi_U;
}

void mul::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_logic_1;
}

void mul::thread_ap_clk_no_reset_() {
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state3.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
                    esl_seteq<1,1,1>(ap_const_lv1_0, or_ln53_reg_811.read()) && 
                    esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln54_fu_462_p2.read()) && 
                    esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln55_fu_478_p2.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage9.read()) && 
              esl_seteq<1,1,1>(ap_block_pp0_stage9_subdone.read(), ap_const_boolean_0)) || 
             (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
              esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0)))) {
            ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
                    esl_seteq<1,1,1>(ap_const_lv1_0, or_ln53_reg_811.read()) && 
                    esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln54_fu_462_p2.read()) && 
                    esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln55_fu_478_p2.read()))) {
            ap_enable_reg_pp0_iter1 = ap_const_logic_0;
        }
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) {
        if (esl_seteq<1,1,1>(ap_condition_1027.read(), ap_const_boolean_1)) {
            ap_phi_reg_pp0_iter0_tmp_0_lcssa_reg_336 = add_ln62_18_fu_756_p2.read();
        } else if (esl_seteq<1,1,1>(ap_condition_1023.read(), ap_const_boolean_1)) {
            ap_phi_reg_pp0_iter0_tmp_0_lcssa_reg_336 = add_ln62_16_fu_741_p2.read();
        } else if (esl_seteq<1,1,1>(ap_condition_1019.read(), ap_const_boolean_1)) {
            ap_phi_reg_pp0_iter0_tmp_0_lcssa_reg_336 = add_ln62_14_fu_717_p2.read();
        } else if (esl_seteq<1,1,1>(ap_condition_1015.read(), ap_const_boolean_1)) {
            ap_phi_reg_pp0_iter0_tmp_0_lcssa_reg_336 = add_ln62_12_fu_694_p2.read();
        } else if (esl_seteq<1,1,1>(ap_condition_1011.read(), ap_const_boolean_1)) {
            ap_phi_reg_pp0_iter0_tmp_0_lcssa_reg_336 = add_ln62_10_fu_679_p2.read();
        } else if (esl_seteq<1,1,1>(ap_condition_1007.read(), ap_const_boolean_1)) {
            ap_phi_reg_pp0_iter0_tmp_0_lcssa_reg_336 = mul_ln62_reg_952.read();
        } else if (esl_seteq<1,1,1>(ap_condition_1002.read(), ap_const_boolean_1)) {
            ap_phi_reg_pp0_iter0_tmp_0_lcssa_reg_336 = ap_const_lv32_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_reg_815.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_1_reg_819.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_2_reg_823.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_3_reg_827.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_4_reg_831.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_5_reg_835.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_6_reg_839.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_7_reg_843.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_8_reg_847.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln56_reg_923_pp0_iter1_reg.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln58_reg_932_pp0_iter1_reg.read()) && 
         esl_seteq<1,1,1>(icmp_ln61_9_reg_851.read(), ap_const_lv1_1))) {
        ap_phi_reg_pp0_iter1_tmp_0_lcssa_reg_336 = add_ln62_23_fu_785_p2.read();
    } else if ((esl_seteq<1,1,1>(icmp_ln56_reg_923.read(), ap_const_lv1_0) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln58_reg_932.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_reg_815.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_1_reg_819.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_2_reg_823.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_3_reg_827.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_4_reg_831.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_5_reg_835.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_6_reg_839.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_7_reg_843.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(icmp_ln61_8_reg_847.read(), ap_const_lv1_1))) {
        ap_phi_reg_pp0_iter1_tmp_0_lcssa_reg_336 = add_ln62_22_fu_780_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(icmp_ln56_reg_923.read(), ap_const_lv1_0) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln58_reg_932.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_reg_815.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_1_reg_819.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_2_reg_823.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_3_reg_827.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_4_reg_831.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_5_reg_835.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_6_reg_839.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage9.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage9_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(icmp_ln61_7_reg_843.read(), ap_const_lv1_1))) {
        ap_phi_reg_pp0_iter1_tmp_0_lcssa_reg_336 = add_ln62_20_fu_765_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage9.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage9_11001.read(), ap_const_boolean_0))) {
        ap_phi_reg_pp0_iter1_tmp_0_lcssa_reg_336 = ap_phi_reg_pp0_iter0_tmp_0_lcssa_reg_336.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
         esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, or_ln53_fu_396_p2.read()))) {
        i_0_reg_313 = ap_const_lv4_0;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read())) {
        i_0_reg_313 = i_reg_859.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, or_ln53_reg_811.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln54_fu_462_p2.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln55_fu_478_p2.read()))) {
        j_0_reg_324 = ap_const_lv4_0;
    } else if ((esl_seteq<1,1,1>(icmp_ln56_reg_923.read(), ap_const_lv1_0) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln58_reg_932.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        j_0_reg_324 = j_reg_927.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, or_ln53_reg_811.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln54_fu_462_p2.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln55_fu_478_p2.read()))) {
        a_addr_1_reg_878 =  (sc_lv<7>) (zext_ln62_2_fu_520_p1.read());
        a_addr_2_reg_883 =  (sc_lv<7>) (zext_ln62_4_fu_531_p1.read());
        a_addr_3_reg_888 =  (sc_lv<7>) (zext_ln62_6_fu_542_p1.read());
        a_addr_4_reg_893 =  (sc_lv<7>) (zext_ln62_8_fu_553_p1.read());
        a_addr_5_reg_898 =  (sc_lv<7>) (zext_ln62_10_fu_564_p1.read());
        a_addr_6_reg_903 =  (sc_lv<7>) (zext_ln62_12_fu_575_p1.read());
        a_addr_7_reg_908 =  (sc_lv<7>) (zext_ln62_14_fu_586_p1.read());
        a_addr_8_reg_913 =  (sc_lv<7>) (zext_ln62_16_fu_597_p1.read());
        a_addr_9_reg_918 =  (sc_lv<7>) (zext_ln62_18_fu_608_p1.read());
        a_addr_reg_873 =  (sc_lv<7>) (zext_ln62_1_fu_509_p1.read());
        add_ln62_reg_868 = add_ln62_fu_503_p2.read();
    }
    if ((esl_seteq<1,1,1>(icmp_ln56_reg_923.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln58_reg_932.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_reg_815.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_1_reg_819.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0))) {
        add_ln62_10_reg_973 = add_ln62_10_fu_679_p2.read();
    }
    if ((esl_seteq<1,1,1>(icmp_ln56_reg_923.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln58_reg_932.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_reg_815.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_1_reg_819.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_2_reg_823.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage5.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage5_11001.read(), ap_const_boolean_0))) {
        add_ln62_12_reg_984 = add_ln62_12_fu_694_p2.read();
    }
    if ((esl_seteq<1,1,1>(icmp_ln56_reg_923.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln58_reg_932.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_reg_815.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_1_reg_819.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_2_reg_823.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_3_reg_827.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage6.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage6_11001.read(), ap_const_boolean_0))) {
        add_ln62_14_reg_1002 = add_ln62_14_fu_717_p2.read();
    }
    if ((esl_seteq<1,1,1>(icmp_ln56_reg_923.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln58_reg_932.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_reg_815.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_1_reg_819.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_2_reg_823.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_3_reg_827.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_4_reg_831.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage7.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage7_11001.read(), ap_const_boolean_0))) {
        add_ln62_16_reg_1018 = add_ln62_16_fu_741_p2.read();
    }
    if ((esl_seteq<1,1,1>(icmp_ln56_reg_923.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln58_reg_932.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_reg_815.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_1_reg_819.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_2_reg_823.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_3_reg_827.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_4_reg_831.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_5_reg_835.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage8.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage8_11001.read(), ap_const_boolean_0))) {
        add_ln62_18_reg_1029 = add_ln62_18_fu_756_p2.read();
    }
    if ((esl_seteq<1,1,1>(icmp_ln56_reg_923.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln58_reg_932.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_reg_815.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_1_reg_819.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_2_reg_823.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_3_reg_827.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_4_reg_831.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_5_reg_835.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_6_reg_839.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage9.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage9_11001.read(), ap_const_boolean_0))) {
        add_ln62_20_reg_1040 = add_ln62_20_fu_765_p2.read();
    }
    if ((esl_seteq<1,1,1>(icmp_ln56_reg_923.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln58_reg_932.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_reg_815.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_1_reg_819.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_2_reg_823.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_3_reg_827.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_4_reg_831.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_5_reg_835.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_6_reg_839.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_7_reg_843.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        add_ln62_22_reg_1051 = add_ln62_22_fu_780_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_reg_815.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_1_reg_819.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_2_reg_823.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_3_reg_827.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_4_reg_831.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_5_reg_835.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_6_reg_839.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_7_reg_843.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_8_reg_847.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln56_reg_923_pp0_iter1_reg.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln58_reg_932_pp0_iter1_reg.read()))) {
        add_ln62_23_reg_1057 = add_ln62_23_fu_785_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, or_ln53_reg_811.read()))) {
        i_reg_859 = i_fu_468_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln56_reg_923 = icmp_ln56_fu_613_p2.read();
        icmp_ln56_reg_923_pp0_iter1_reg = icmp_ln56_reg_923.read();
        icmp_ln58_reg_932_pp0_iter1_reg = icmp_ln58_reg_932.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln56_fu_613_p2.read()))) {
        icmp_ln58_reg_932 = icmp_ln58_fu_629_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1) && esl_seteq<1,1,1>(ap_const_lv1_0, or_ln53_fu_396_p2.read()))) {
        icmp_ln61_1_reg_819 = icmp_ln61_1_fu_408_p2.read();
        icmp_ln61_2_reg_823 = icmp_ln61_2_fu_414_p2.read();
        icmp_ln61_3_reg_827 = icmp_ln61_3_fu_420_p2.read();
        icmp_ln61_4_reg_831 = icmp_ln61_4_fu_426_p2.read();
        icmp_ln61_5_reg_835 = icmp_ln61_5_fu_432_p2.read();
        icmp_ln61_6_reg_839 = icmp_ln61_6_fu_438_p2.read();
        icmp_ln61_7_reg_843 = icmp_ln61_7_fu_444_p2.read();
        icmp_ln61_8_reg_847 = icmp_ln61_8_fu_450_p2.read();
        icmp_ln61_9_reg_851 = icmp_ln61_9_fu_456_p2.read();
        icmp_ln61_reg_815 = icmp_ln61_fu_402_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        j_reg_927 = j_fu_619_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(icmp_ln56_reg_923.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln58_reg_932.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_reg_815.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0))) {
        mul_ln62_reg_952 = grp_fu_374_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        n_read_reg_805 = n.read();
        or_ln53_reg_811 = or_ln53_fu_396_p2.read();
    }
    if ((esl_seteq<1,1,1>(icmp_ln56_reg_923.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln58_reg_932.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_reg_815.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_1_reg_819.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_2_reg_823.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_3_reg_827.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_4_reg_831.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage6.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage6_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_5_reg_835.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_6_reg_839.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_7_reg_843.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_8_reg_847.read()))) {
        or_ln62_1_reg_1013 = or_ln62_1_fu_733_p3.read();
    }
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(icmp_ln56_reg_923.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln58_reg_932.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_reg_815.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(icmp_ln56_reg_923.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln58_reg_932.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_reg_815.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_1_reg_819.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(icmp_ln56_reg_923.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln58_reg_932.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_reg_815.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_1_reg_819.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_2_reg_823.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(icmp_ln56_reg_923.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln58_reg_932.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_reg_815.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_1_reg_819.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_2_reg_823.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_3_reg_827.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(icmp_ln56_reg_923.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln58_reg_932.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_reg_815.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_1_reg_819.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_2_reg_823.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_3_reg_827.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage5.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage5_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_4_reg_831.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(icmp_ln56_reg_923.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln58_reg_932.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_reg_815.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_1_reg_819.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_2_reg_823.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_3_reg_827.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_4_reg_831.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage6.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage6_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_5_reg_835.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(icmp_ln56_reg_923.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln58_reg_932.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_reg_815.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_1_reg_819.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_2_reg_823.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_3_reg_827.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_4_reg_831.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_5_reg_835.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage7.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage7_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_6_reg_839.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(icmp_ln56_reg_923.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln58_reg_932.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_reg_815.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_1_reg_819.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_2_reg_823.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_3_reg_827.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_4_reg_831.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_5_reg_835.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_6_reg_839.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage8.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage8_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_7_reg_843.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(icmp_ln56_reg_923.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln58_reg_932.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_reg_815.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_1_reg_819.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_2_reg_823.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_3_reg_827.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_4_reg_831.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_5_reg_835.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_6_reg_839.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_7_reg_843.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage9.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage9_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_8_reg_847.read())) || (esl_seteq<1,1,1>(icmp_ln56_reg_923.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln58_reg_932.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_reg_815.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_1_reg_819.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_2_reg_823.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_3_reg_827.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_4_reg_831.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_5_reg_835.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_6_reg_839.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_7_reg_843.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_8_reg_847.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_9_reg_851.read())))) {
        reg_366 = a_q0.read();
        reg_370 = b_q0.read();
    }
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(icmp_ln56_reg_923.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln58_reg_932.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_reg_815.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_1_reg_819.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(icmp_ln56_reg_923.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln58_reg_932.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_reg_815.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_1_reg_819.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_2_reg_823.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(icmp_ln56_reg_923.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln58_reg_932.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_reg_815.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_1_reg_819.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_2_reg_823.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_3_reg_827.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage5.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage5_11001.read(), ap_const_boolean_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(icmp_ln56_reg_923.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln58_reg_932.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_reg_815.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_1_reg_819.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_2_reg_823.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_3_reg_827.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_4_reg_831.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage6.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage6_11001.read(), ap_const_boolean_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(icmp_ln56_reg_923.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln58_reg_932.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_reg_815.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_1_reg_819.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_2_reg_823.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_3_reg_827.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_4_reg_831.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_5_reg_835.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage7.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage7_11001.read(), ap_const_boolean_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(icmp_ln56_reg_923.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln58_reg_932.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_reg_815.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_1_reg_819.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_2_reg_823.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_3_reg_827.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_4_reg_831.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_5_reg_835.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_6_reg_839.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage8.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage8_11001.read(), ap_const_boolean_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(icmp_ln56_reg_923.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln58_reg_932.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_reg_815.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_1_reg_819.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_2_reg_823.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_3_reg_827.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_4_reg_831.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_5_reg_835.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_6_reg_839.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_7_reg_843.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage9.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage9_11001.read(), ap_const_boolean_0)) || (esl_seteq<1,1,1>(icmp_ln56_reg_923.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln58_reg_932.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_reg_815.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_1_reg_819.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_2_reg_823.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_3_reg_827.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_4_reg_831.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_5_reg_835.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_6_reg_839.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_7_reg_843.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_8_reg_847.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_reg_815.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_1_reg_819.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_2_reg_823.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_3_reg_827.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_4_reg_831.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_5_reg_835.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_6_reg_839.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_7_reg_843.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_8_reg_847.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_9_reg_851.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln56_reg_923_pp0_iter1_reg.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln58_reg_932_pp0_iter1_reg.read())))) {
        reg_380 = grp_fu_374_p2.read();
    }
    if ((esl_seteq<1,1,1>(icmp_ln56_reg_923.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln58_reg_932.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0))) {
        zext_ln61_1_reg_963 = zext_ln61_1_fu_664_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln56_reg_923.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln58_reg_932.read()))) {
        zext_ln61_2_reg_941 = zext_ln61_2_fu_639_p1.read();
    }
    if ((esl_seteq<1,1,1>(icmp_ln56_reg_923.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln58_reg_932.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage6.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage6_11001.read(), ap_const_boolean_0))) {
        zext_ln61_reg_995 = zext_ln61_fu_713_p1.read();
    }
}

void mul::thread_a_address0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage9.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage9.read(), ap_const_boolean_0))) {
            a_address0 = a_addr_9_reg_918.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage8.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage8.read(), ap_const_boolean_0))) {
            a_address0 = a_addr_8_reg_913.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage7.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage7.read(), ap_const_boolean_0))) {
            a_address0 = a_addr_7_reg_908.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage6.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage6.read(), ap_const_boolean_0))) {
            a_address0 = a_addr_6_reg_903.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage5.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage5.read(), ap_const_boolean_0))) {
            a_address0 = a_addr_5_reg_898.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage4.read(), ap_const_boolean_0))) {
            a_address0 = a_addr_4_reg_893.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0))) {
            a_address0 = a_addr_3_reg_888.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0))) {
            a_address0 = a_addr_2_reg_883.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
            a_address0 = a_addr_1_reg_878.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
            a_address0 = a_addr_reg_873.read();
        } else {
            a_address0 = "XXXXXXX";
        }
    } else {
        a_address0 = "XXXXXXX";
    }
}

void mul::thread_a_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage5.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage5_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage6.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage6_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage7.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage7_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage8.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage8_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage9.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage9_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)))) {
        a_ce0 = ap_const_logic_1;
    } else {
        a_ce0 = ap_const_logic_0;
    }
}

void mul::thread_add_ln62_10_fu_679_p2() {
    add_ln62_10_fu_679_p2 = (!mul_ln62_reg_952.read().is_01() || !reg_380.read().is_01())? sc_lv<32>(): (sc_biguint<32>(mul_ln62_reg_952.read()) + sc_biguint<32>(reg_380.read()));
}

void mul::thread_add_ln62_11_fu_654_p2() {
    add_ln62_11_fu_654_p2 = (!zext_ln61_2_reg_941.read().is_01() || !ap_const_lv5_14.is_01())? sc_lv<5>(): (sc_biguint<5>(zext_ln61_2_reg_941.read()) + sc_bigint<5>(ap_const_lv5_14));
}

void mul::thread_add_ln62_12_fu_694_p2() {
    add_ln62_12_fu_694_p2 = (!add_ln62_10_reg_973.read().is_01() || !reg_380.read().is_01())? sc_lv<32>(): (sc_biguint<32>(add_ln62_10_reg_973.read()) + sc_biguint<32>(reg_380.read()));
}

void mul::thread_add_ln62_13_fu_668_p2() {
    add_ln62_13_fu_668_p2 = (!zext_ln61_1_fu_664_p1.read().is_01() || !ap_const_lv6_1E.is_01())? sc_lv<6>(): (sc_biguint<6>(zext_ln61_1_fu_664_p1.read()) + sc_biguint<6>(ap_const_lv6_1E));
}

void mul::thread_add_ln62_14_fu_717_p2() {
    add_ln62_14_fu_717_p2 = (!add_ln62_12_reg_984.read().is_01() || !reg_380.read().is_01())? sc_lv<32>(): (sc_biguint<32>(add_ln62_12_reg_984.read()) + sc_biguint<32>(reg_380.read()));
}

void mul::thread_add_ln62_15_fu_684_p2() {
    add_ln62_15_fu_684_p2 = (!zext_ln61_1_reg_963.read().is_01() || !ap_const_lv6_28.is_01())? sc_lv<6>(): (sc_biguint<6>(zext_ln61_1_reg_963.read()) + sc_bigint<6>(ap_const_lv6_28));
}

void mul::thread_add_ln62_16_fu_741_p2() {
    add_ln62_16_fu_741_p2 = (!add_ln62_14_reg_1002.read().is_01() || !reg_380.read().is_01())? sc_lv<32>(): (sc_biguint<32>(add_ln62_14_reg_1002.read()) + sc_biguint<32>(reg_380.read()));
}

void mul::thread_add_ln62_17_fu_699_p2() {
    add_ln62_17_fu_699_p2 = (!zext_ln61_2_reg_941.read().is_01() || !ap_const_lv5_12.is_01())? sc_lv<5>(): (sc_biguint<5>(zext_ln61_2_reg_941.read()) + sc_bigint<5>(ap_const_lv5_12));
}

void mul::thread_add_ln62_18_fu_756_p2() {
    add_ln62_18_fu_756_p2 = (!add_ln62_16_reg_1018.read().is_01() || !reg_380.read().is_01())? sc_lv<32>(): (sc_biguint<32>(add_ln62_16_reg_1018.read()) + sc_biguint<32>(reg_380.read()));
}

void mul::thread_add_ln62_19_fu_722_p2() {
    add_ln62_19_fu_722_p2 = (!zext_ln61_fu_713_p1.read().is_01() || !ap_const_lv7_3C.is_01())? sc_lv<7>(): (sc_biguint<7>(zext_ln61_fu_713_p1.read()) + sc_biguint<7>(ap_const_lv7_3C));
}

void mul::thread_add_ln62_1_fu_643_p2() {
    add_ln62_1_fu_643_p2 = (!zext_ln61_2_fu_639_p1.read().is_01() || !ap_const_lv5_A.is_01())? sc_lv<5>(): (sc_biguint<5>(zext_ln61_2_fu_639_p1.read()) + sc_biguint<5>(ap_const_lv5_A));
}

void mul::thread_add_ln62_20_fu_765_p2() {
    add_ln62_20_fu_765_p2 = (!add_ln62_18_reg_1029.read().is_01() || !reg_380.read().is_01())? sc_lv<32>(): (sc_biguint<32>(add_ln62_18_reg_1029.read()) + sc_biguint<32>(reg_380.read()));
}

void mul::thread_add_ln62_21_fu_746_p2() {
    add_ln62_21_fu_746_p2 = (!zext_ln61_reg_995.read().is_01() || !ap_const_lv7_46.is_01())? sc_lv<7>(): (sc_biguint<7>(zext_ln61_reg_995.read()) + sc_bigint<7>(ap_const_lv7_46));
}

void mul::thread_add_ln62_22_fu_780_p2() {
    add_ln62_22_fu_780_p2 = (!add_ln62_20_reg_1040.read().is_01() || !reg_380.read().is_01())? sc_lv<32>(): (sc_biguint<32>(add_ln62_20_reg_1040.read()) + sc_biguint<32>(reg_380.read()));
}

void mul::thread_add_ln62_23_fu_785_p2() {
    add_ln62_23_fu_785_p2 = (!add_ln62_22_reg_1051.read().is_01() || !reg_380.read().is_01())? sc_lv<32>(): (sc_biguint<32>(add_ln62_22_reg_1051.read()) + sc_biguint<32>(reg_380.read()));
}

void mul::thread_add_ln62_24_fu_770_p2() {
    add_ln62_24_fu_770_p2 = (!zext_ln61_reg_995.read().is_01() || !ap_const_lv7_5A.is_01())? sc_lv<7>(): (sc_biguint<7>(zext_ln61_reg_995.read()) + sc_bigint<7>(ap_const_lv7_5A));
}

void mul::thread_add_ln62_25_fu_790_p2() {
    add_ln62_25_fu_790_p2 = (!add_ln62_23_reg_1057.read().is_01() || !reg_380.read().is_01())? sc_lv<32>(): (sc_biguint<32>(add_ln62_23_reg_1057.read()) + sc_biguint<32>(reg_380.read()));
}

void mul::thread_add_ln62_2_fu_525_p2() {
    add_ln62_2_fu_525_p2 = (!add_ln62_fu_503_p2.read().is_01() || !ap_const_lv7_2.is_01())? sc_lv<7>(): (sc_biguint<7>(add_ln62_fu_503_p2.read()) + sc_biguint<7>(ap_const_lv7_2));
}

void mul::thread_add_ln62_3_fu_536_p2() {
    add_ln62_3_fu_536_p2 = (!add_ln62_fu_503_p2.read().is_01() || !ap_const_lv7_3.is_01())? sc_lv<7>(): (sc_biguint<7>(add_ln62_fu_503_p2.read()) + sc_biguint<7>(ap_const_lv7_3));
}

void mul::thread_add_ln62_4_fu_547_p2() {
    add_ln62_4_fu_547_p2 = (!add_ln62_fu_503_p2.read().is_01() || !ap_const_lv7_4.is_01())? sc_lv<7>(): (sc_biguint<7>(add_ln62_fu_503_p2.read()) + sc_biguint<7>(ap_const_lv7_4));
}

void mul::thread_add_ln62_5_fu_558_p2() {
    add_ln62_5_fu_558_p2 = (!add_ln62_fu_503_p2.read().is_01() || !ap_const_lv7_5.is_01())? sc_lv<7>(): (sc_biguint<7>(add_ln62_fu_503_p2.read()) + sc_biguint<7>(ap_const_lv7_5));
}

void mul::thread_add_ln62_6_fu_569_p2() {
    add_ln62_6_fu_569_p2 = (!add_ln62_fu_503_p2.read().is_01() || !ap_const_lv7_6.is_01())? sc_lv<7>(): (sc_biguint<7>(add_ln62_fu_503_p2.read()) + sc_biguint<7>(ap_const_lv7_6));
}

void mul::thread_add_ln62_7_fu_580_p2() {
    add_ln62_7_fu_580_p2 = (!add_ln62_fu_503_p2.read().is_01() || !ap_const_lv7_7.is_01())? sc_lv<7>(): (sc_biguint<7>(add_ln62_fu_503_p2.read()) + sc_biguint<7>(ap_const_lv7_7));
}

void mul::thread_add_ln62_8_fu_591_p2() {
    add_ln62_8_fu_591_p2 = (!add_ln62_fu_503_p2.read().is_01() || !ap_const_lv7_8.is_01())? sc_lv<7>(): (sc_biguint<7>(add_ln62_fu_503_p2.read()) + sc_biguint<7>(ap_const_lv7_8));
}

void mul::thread_add_ln62_9_fu_602_p2() {
    add_ln62_9_fu_602_p2 = (!add_ln62_fu_503_p2.read().is_01() || !ap_const_lv7_9.is_01())? sc_lv<7>(): (sc_biguint<7>(add_ln62_fu_503_p2.read()) + sc_biguint<7>(ap_const_lv7_9));
}

void mul::thread_add_ln62_fu_503_p2() {
    add_ln62_fu_503_p2 = (!zext_ln62_fu_499_p1.read().is_01() || !shl_ln_fu_483_p3.read().is_01())? sc_lv<7>(): (sc_biguint<7>(zext_ln62_fu_499_p1.read()) + sc_biguint<7>(shl_ln_fu_483_p3.read()));
}

void mul::thread_add_ln65_fu_796_p2() {
    add_ln65_fu_796_p2 = (!add_ln62_reg_868.read().is_01() || !zext_ln61_reg_995.read().is_01())? sc_lv<7>(): (sc_biguint<7>(add_ln62_reg_868.read()) + sc_biguint<7>(zext_ln61_reg_995.read()));
}

void mul::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[2];
}

void mul::thread_ap_CS_fsm_pp0_stage1() {
    ap_CS_fsm_pp0_stage1 = ap_CS_fsm.read()[3];
}

void mul::thread_ap_CS_fsm_pp0_stage2() {
    ap_CS_fsm_pp0_stage2 = ap_CS_fsm.read()[4];
}

void mul::thread_ap_CS_fsm_pp0_stage3() {
    ap_CS_fsm_pp0_stage3 = ap_CS_fsm.read()[5];
}

void mul::thread_ap_CS_fsm_pp0_stage4() {
    ap_CS_fsm_pp0_stage4 = ap_CS_fsm.read()[6];
}

void mul::thread_ap_CS_fsm_pp0_stage5() {
    ap_CS_fsm_pp0_stage5 = ap_CS_fsm.read()[7];
}

void mul::thread_ap_CS_fsm_pp0_stage6() {
    ap_CS_fsm_pp0_stage6 = ap_CS_fsm.read()[8];
}

void mul::thread_ap_CS_fsm_pp0_stage7() {
    ap_CS_fsm_pp0_stage7 = ap_CS_fsm.read()[9];
}

void mul::thread_ap_CS_fsm_pp0_stage8() {
    ap_CS_fsm_pp0_stage8 = ap_CS_fsm.read()[10];
}

void mul::thread_ap_CS_fsm_pp0_stage9() {
    ap_CS_fsm_pp0_stage9 = ap_CS_fsm.read()[11];
}

void mul::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void mul::thread_ap_CS_fsm_state16() {
    ap_CS_fsm_state16 = ap_CS_fsm.read()[12];
}

void mul::thread_ap_CS_fsm_state2() {
    ap_CS_fsm_state2 = ap_CS_fsm.read()[1];
}

void mul::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul::thread_ap_block_pp0_stage1() {
    ap_block_pp0_stage1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul::thread_ap_block_pp0_stage1_11001() {
    ap_block_pp0_stage1_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul::thread_ap_block_pp0_stage1_subdone() {
    ap_block_pp0_stage1_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul::thread_ap_block_pp0_stage2() {
    ap_block_pp0_stage2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul::thread_ap_block_pp0_stage2_11001() {
    ap_block_pp0_stage2_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul::thread_ap_block_pp0_stage2_subdone() {
    ap_block_pp0_stage2_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul::thread_ap_block_pp0_stage3() {
    ap_block_pp0_stage3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul::thread_ap_block_pp0_stage3_11001() {
    ap_block_pp0_stage3_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul::thread_ap_block_pp0_stage3_subdone() {
    ap_block_pp0_stage3_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul::thread_ap_block_pp0_stage4() {
    ap_block_pp0_stage4 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul::thread_ap_block_pp0_stage4_11001() {
    ap_block_pp0_stage4_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul::thread_ap_block_pp0_stage4_subdone() {
    ap_block_pp0_stage4_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul::thread_ap_block_pp0_stage5() {
    ap_block_pp0_stage5 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul::thread_ap_block_pp0_stage5_11001() {
    ap_block_pp0_stage5_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul::thread_ap_block_pp0_stage5_subdone() {
    ap_block_pp0_stage5_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul::thread_ap_block_pp0_stage6() {
    ap_block_pp0_stage6 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul::thread_ap_block_pp0_stage6_11001() {
    ap_block_pp0_stage6_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul::thread_ap_block_pp0_stage6_subdone() {
    ap_block_pp0_stage6_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul::thread_ap_block_pp0_stage7() {
    ap_block_pp0_stage7 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul::thread_ap_block_pp0_stage7_11001() {
    ap_block_pp0_stage7_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul::thread_ap_block_pp0_stage7_subdone() {
    ap_block_pp0_stage7_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul::thread_ap_block_pp0_stage8() {
    ap_block_pp0_stage8 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul::thread_ap_block_pp0_stage8_11001() {
    ap_block_pp0_stage8_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul::thread_ap_block_pp0_stage8_subdone() {
    ap_block_pp0_stage8_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul::thread_ap_block_pp0_stage9() {
    ap_block_pp0_stage9 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul::thread_ap_block_pp0_stage9_11001() {
    ap_block_pp0_stage9_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul::thread_ap_block_pp0_stage9_subdone() {
    ap_block_pp0_stage9_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul::thread_ap_block_state10_pp0_stage7_iter0() {
    ap_block_state10_pp0_stage7_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul::thread_ap_block_state11_pp0_stage8_iter0() {
    ap_block_state11_pp0_stage8_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul::thread_ap_block_state12_pp0_stage9_iter0() {
    ap_block_state12_pp0_stage9_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul::thread_ap_block_state13_pp0_stage0_iter1() {
    ap_block_state13_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul::thread_ap_block_state14_pp0_stage1_iter1() {
    ap_block_state14_pp0_stage1_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul::thread_ap_block_state15_pp0_stage2_iter1() {
    ap_block_state15_pp0_stage2_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul::thread_ap_block_state3_pp0_stage0_iter0() {
    ap_block_state3_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul::thread_ap_block_state4_pp0_stage1_iter0() {
    ap_block_state4_pp0_stage1_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul::thread_ap_block_state5_pp0_stage2_iter0() {
    ap_block_state5_pp0_stage2_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul::thread_ap_block_state6_pp0_stage3_iter0() {
    ap_block_state6_pp0_stage3_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul::thread_ap_block_state7_pp0_stage4_iter0() {
    ap_block_state7_pp0_stage4_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul::thread_ap_block_state8_pp0_stage5_iter0() {
    ap_block_state8_pp0_stage5_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul::thread_ap_block_state9_pp0_stage6_iter0() {
    ap_block_state9_pp0_stage6_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul::thread_ap_condition_1002() {
    ap_condition_1002 = (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln56_fu_613_p2.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln58_fu_629_p2.read()) && esl_seteq<1,1,1>(icmp_ln61_reg_815.read(), ap_const_lv1_1));
}

void mul::thread_ap_condition_1007() {
    ap_condition_1007 = (esl_seteq<1,1,1>(icmp_ln56_reg_923.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln58_reg_932.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_reg_815.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln61_1_reg_819.read(), ap_const_lv1_1));
}

void mul::thread_ap_condition_1011() {
    ap_condition_1011 = (esl_seteq<1,1,1>(icmp_ln56_reg_923.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln58_reg_932.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_reg_815.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_1_reg_819.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln61_2_reg_823.read(), ap_const_lv1_1));
}

void mul::thread_ap_condition_1015() {
    ap_condition_1015 = (esl_seteq<1,1,1>(icmp_ln56_reg_923.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln58_reg_932.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_reg_815.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_1_reg_819.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_2_reg_823.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage5.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage5_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln61_3_reg_827.read(), ap_const_lv1_1));
}

void mul::thread_ap_condition_1019() {
    ap_condition_1019 = (esl_seteq<1,1,1>(icmp_ln56_reg_923.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln58_reg_932.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_reg_815.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_1_reg_819.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_2_reg_823.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_3_reg_827.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage6.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage6_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln61_4_reg_831.read(), ap_const_lv1_1));
}

void mul::thread_ap_condition_1023() {
    ap_condition_1023 = (esl_seteq<1,1,1>(icmp_ln56_reg_923.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln58_reg_932.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_reg_815.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_1_reg_819.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_2_reg_823.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_3_reg_827.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_4_reg_831.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage7.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage7_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln61_5_reg_835.read(), ap_const_lv1_1));
}

void mul::thread_ap_condition_1027() {
    ap_condition_1027 = (esl_seteq<1,1,1>(icmp_ln56_reg_923.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln58_reg_932.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_reg_815.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_1_reg_819.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_2_reg_823.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_3_reg_827.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_4_reg_831.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_5_reg_835.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage8.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage8_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln61_6_reg_839.read(), ap_const_lv1_1));
}

void mul::thread_ap_condition_pp0_exit_iter0_state3() {
    if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_predicate_tran3to16_state3.read())) {
        ap_condition_pp0_exit_iter0_state3 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state3 = ap_const_logic_0;
    }
}

void mul::thread_ap_done() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         ((esl_seteq<1,1,1>(icmp_ln55_fu_478_p2.read(), ap_const_lv1_1) || 
           esl_seteq<1,1,1>(icmp_ln54_fu_462_p2.read(), ap_const_lv1_1)) || 
          esl_seteq<1,1,1>(or_ln53_reg_811.read(), ap_const_lv1_1)))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_const_logic_0;
    }
}

void mul::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void mul::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void mul::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void mul::thread_ap_phi_mux_j_0_phi_fu_328_p4() {
    if ((esl_seteq<1,1,1>(icmp_ln56_reg_923.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln58_reg_932.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_j_0_phi_fu_328_p4 = j_reg_927.read();
    } else {
        ap_phi_mux_j_0_phi_fu_328_p4 = j_0_reg_324.read();
    }
}

void mul::thread_ap_phi_mux_tmp_0_lcssa_phi_fu_340_p22() {
    if ((esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_reg_815.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_1_reg_819.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_2_reg_823.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_3_reg_827.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_4_reg_831.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_5_reg_835.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_6_reg_839.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_7_reg_843.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_8_reg_847.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln61_9_reg_851.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln56_reg_923_pp0_iter1_reg.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln58_reg_932_pp0_iter1_reg.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0))) {
        ap_phi_mux_tmp_0_lcssa_phi_fu_340_p22 = add_ln62_25_fu_790_p2.read();
    } else {
        ap_phi_mux_tmp_0_lcssa_phi_fu_340_p22 = ap_phi_reg_pp0_iter1_tmp_0_lcssa_reg_336.read();
    }
}

void mul::thread_ap_predicate_tran3to16_state3() {
    ap_predicate_tran3to16_state3 = (esl_seteq<1,1,1>(icmp_ln58_fu_629_p2.read(), ap_const_lv1_1) || esl_seteq<1,1,1>(icmp_ln56_fu_613_p2.read(), ap_const_lv1_1));
}

void mul::thread_ap_ready() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         ((esl_seteq<1,1,1>(icmp_ln55_fu_478_p2.read(), ap_const_lv1_1) || 
           esl_seteq<1,1,1>(icmp_ln54_fu_462_p2.read(), ap_const_lv1_1)) || 
          esl_seteq<1,1,1>(or_ln53_reg_811.read(), ap_const_lv1_1)))) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void mul::thread_ap_rst_n_inv() {
    ap_rst_n_inv =  (sc_logic) (~ap_rst_n.read());
}

void mul::thread_b_address0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage9.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage9.read(), ap_const_boolean_0))) {
            b_address0 =  (sc_lv<7>) (zext_ln62_20_fu_775_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage8.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage8.read(), ap_const_boolean_0))) {
            b_address0 =  (sc_lv<7>) (zext_ln62_19_fu_761_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage7.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage7.read(), ap_const_boolean_0))) {
            b_address0 =  (sc_lv<7>) (zext_ln62_17_fu_751_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage6.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage6.read(), ap_const_boolean_0))) {
            b_address0 =  (sc_lv<7>) (zext_ln62_15_fu_728_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage5.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage5.read(), ap_const_boolean_0))) {
            b_address0 =  (sc_lv<7>) (zext_ln62_13_fu_708_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage4.read(), ap_const_boolean_0))) {
            b_address0 =  (sc_lv<7>) (zext_ln62_11_fu_689_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0))) {
            b_address0 =  (sc_lv<7>) (zext_ln62_9_fu_674_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0))) {
            b_address0 =  (sc_lv<7>) (zext_ln62_7_fu_659_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
            b_address0 =  (sc_lv<7>) (zext_ln62_5_fu_649_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
            b_address0 =  (sc_lv<7>) (zext_ln62_3_fu_634_p1.read());
        } else {
            b_address0 = "XXXXXXX";
        }
    } else {
        b_address0 = "XXXXXXX";
    }
}

void mul::thread_b_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage5.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage5_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage6.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage6_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage7.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage7_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage8.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage8_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage9.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage9_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)))) {
        b_ce0 = ap_const_logic_1;
    } else {
        b_ce0 = ap_const_logic_0;
    }
}

void mul::thread_c_address0() {
    c_address0 =  (sc_lv<7>) (zext_ln65_fu_800_p1.read());
}

void mul::thread_c_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        c_ce0 = ap_const_logic_1;
    } else {
        c_ce0 = ap_const_logic_0;
    }
}

void mul::thread_c_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln56_reg_923_pp0_iter1_reg.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln58_reg_932_pp0_iter1_reg.read()))) {
        c_we0 = ap_const_logic_1;
    } else {
        c_we0 = ap_const_logic_0;
    }
}

void mul::thread_grp_fu_374_p2() {
    grp_fu_374_p2 = (!reg_366.read().is_01() || !reg_370.read().is_01())? sc_lv<32>(): sc_bigint<32>(reg_366.read()) * sc_bigint<32>(reg_370.read());
}

void mul::thread_i_fu_468_p2() {
    i_fu_468_p2 = (!i_0_reg_313.read().is_01() || !ap_const_lv4_1.is_01())? sc_lv<4>(): (sc_biguint<4>(i_0_reg_313.read()) + sc_biguint<4>(ap_const_lv4_1));
}

void mul::thread_icmp_ln53_1_fu_390_p2() {
    icmp_ln53_1_fu_390_p2 = (!n.read().is_01() || !ap_const_lv8_A.is_01())? sc_lv<1>(): (sc_biguint<8>(n.read()) > sc_biguint<8>(ap_const_lv8_A));
}

void mul::thread_icmp_ln53_fu_384_p2() {
    icmp_ln53_fu_384_p2 = (!n.read().is_01() || !ap_const_lv8_5.is_01())? sc_lv<1>(): (sc_biguint<8>(n.read()) < sc_biguint<8>(ap_const_lv8_5));
}

void mul::thread_icmp_ln54_fu_462_p2() {
    icmp_ln54_fu_462_p2 = (!i_0_reg_313.read().is_01() || !ap_const_lv4_A.is_01())? sc_lv<1>(): sc_lv<1>(i_0_reg_313.read() == ap_const_lv4_A);
}

void mul::thread_icmp_ln55_fu_478_p2() {
    icmp_ln55_fu_478_p2 = (!zext_ln54_fu_474_p1.read().is_01() || !n_read_reg_805.read().is_01())? sc_lv<1>(): sc_lv<1>(zext_ln54_fu_474_p1.read() == n_read_reg_805.read());
}

void mul::thread_icmp_ln56_fu_613_p2() {
    icmp_ln56_fu_613_p2 = (!ap_phi_mux_j_0_phi_fu_328_p4.read().is_01() || !ap_const_lv4_A.is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_j_0_phi_fu_328_p4.read() == ap_const_lv4_A);
}

void mul::thread_icmp_ln58_fu_629_p2() {
    icmp_ln58_fu_629_p2 = (!zext_ln56_fu_625_p1.read().is_01() || !n_read_reg_805.read().is_01())? sc_lv<1>(): sc_lv<1>(zext_ln56_fu_625_p1.read() == n_read_reg_805.read());
}

void mul::thread_icmp_ln61_1_fu_408_p2() {
    icmp_ln61_1_fu_408_p2 = (!n.read().is_01() || !ap_const_lv8_1.is_01())? sc_lv<1>(): sc_lv<1>(n.read() == ap_const_lv8_1);
}

void mul::thread_icmp_ln61_2_fu_414_p2() {
    icmp_ln61_2_fu_414_p2 = (!n.read().is_01() || !ap_const_lv8_2.is_01())? sc_lv<1>(): sc_lv<1>(n.read() == ap_const_lv8_2);
}

void mul::thread_icmp_ln61_3_fu_420_p2() {
    icmp_ln61_3_fu_420_p2 = (!n.read().is_01() || !ap_const_lv8_3.is_01())? sc_lv<1>(): sc_lv<1>(n.read() == ap_const_lv8_3);
}

void mul::thread_icmp_ln61_4_fu_426_p2() {
    icmp_ln61_4_fu_426_p2 = (!n.read().is_01() || !ap_const_lv8_4.is_01())? sc_lv<1>(): sc_lv<1>(n.read() == ap_const_lv8_4);
}

void mul::thread_icmp_ln61_5_fu_432_p2() {
    icmp_ln61_5_fu_432_p2 = (!n.read().is_01() || !ap_const_lv8_5.is_01())? sc_lv<1>(): sc_lv<1>(n.read() == ap_const_lv8_5);
}

void mul::thread_icmp_ln61_6_fu_438_p2() {
    icmp_ln61_6_fu_438_p2 = (!n.read().is_01() || !ap_const_lv8_6.is_01())? sc_lv<1>(): sc_lv<1>(n.read() == ap_const_lv8_6);
}

void mul::thread_icmp_ln61_7_fu_444_p2() {
    icmp_ln61_7_fu_444_p2 = (!n.read().is_01() || !ap_const_lv8_7.is_01())? sc_lv<1>(): sc_lv<1>(n.read() == ap_const_lv8_7);
}

void mul::thread_icmp_ln61_8_fu_450_p2() {
    icmp_ln61_8_fu_450_p2 = (!n.read().is_01() || !ap_const_lv8_8.is_01())? sc_lv<1>(): sc_lv<1>(n.read() == ap_const_lv8_8);
}

void mul::thread_icmp_ln61_9_fu_456_p2() {
    icmp_ln61_9_fu_456_p2 = (!n.read().is_01() || !ap_const_lv8_9.is_01())? sc_lv<1>(): sc_lv<1>(n.read() == ap_const_lv8_9);
}

void mul::thread_icmp_ln61_fu_402_p2() {
    icmp_ln61_fu_402_p2 = (!n.read().is_01() || !ap_const_lv8_0.is_01())? sc_lv<1>(): sc_lv<1>(n.read() == ap_const_lv8_0);
}

void mul::thread_j_fu_619_p2() {
    j_fu_619_p2 = (!ap_phi_mux_j_0_phi_fu_328_p4.read().is_01() || !ap_const_lv4_1.is_01())? sc_lv<4>(): (sc_biguint<4>(ap_phi_mux_j_0_phi_fu_328_p4.read()) + sc_biguint<4>(ap_const_lv4_1));
}

void mul::thread_or_ln53_fu_396_p2() {
    or_ln53_fu_396_p2 = (icmp_ln53_fu_384_p2.read() | icmp_ln53_1_fu_390_p2.read());
}

void mul::thread_or_ln62_1_fu_733_p3() {
    or_ln62_1_fu_733_p3 = esl_concat<3,4>(ap_const_lv3_5, j_0_reg_324.read());
}

void mul::thread_or_ln62_fu_514_p2() {
    or_ln62_fu_514_p2 = (add_ln62_fu_503_p2.read() | ap_const_lv7_1);
}

void mul::thread_sext_ln62_fu_704_p1() {
    sext_ln62_fu_704_p1 = esl_sext<6,5>(add_ln62_17_fu_699_p2.read());
}

void mul::thread_shl_ln62_1_fu_491_p3() {
    shl_ln62_1_fu_491_p3 = esl_concat<4,1>(i_0_reg_313.read(), ap_const_lv1_0);
}

void mul::thread_shl_ln_fu_483_p3() {
    shl_ln_fu_483_p3 = esl_concat<4,3>(i_0_reg_313.read(), ap_const_lv3_0);
}

void mul::thread_zext_ln54_fu_474_p1() {
    zext_ln54_fu_474_p1 = esl_zext<8,4>(i_0_reg_313.read());
}

void mul::thread_zext_ln56_fu_625_p1() {
    zext_ln56_fu_625_p1 = esl_zext<8,4>(ap_phi_mux_j_0_phi_fu_328_p4.read());
}

void mul::thread_zext_ln61_1_fu_664_p1() {
    zext_ln61_1_fu_664_p1 = esl_zext<6,4>(j_0_reg_324.read());
}

void mul::thread_zext_ln61_2_fu_639_p1() {
    zext_ln61_2_fu_639_p1 = esl_zext<5,4>(j_0_reg_324.read());
}

void mul::thread_zext_ln61_fu_713_p1() {
    zext_ln61_fu_713_p1 = esl_zext<7,4>(j_0_reg_324.read());
}

void mul::thread_zext_ln62_10_fu_564_p1() {
    zext_ln62_10_fu_564_p1 = esl_zext<64,7>(add_ln62_5_fu_558_p2.read());
}

void mul::thread_zext_ln62_11_fu_689_p1() {
    zext_ln62_11_fu_689_p1 = esl_zext<64,6>(add_ln62_15_fu_684_p2.read());
}

void mul::thread_zext_ln62_12_fu_575_p1() {
    zext_ln62_12_fu_575_p1 = esl_zext<64,7>(add_ln62_6_fu_569_p2.read());
}

void mul::thread_zext_ln62_13_fu_708_p1() {
    zext_ln62_13_fu_708_p1 = esl_zext<64,6>(sext_ln62_fu_704_p1.read());
}

void mul::thread_zext_ln62_14_fu_586_p1() {
    zext_ln62_14_fu_586_p1 = esl_zext<64,7>(add_ln62_7_fu_580_p2.read());
}

void mul::thread_zext_ln62_15_fu_728_p1() {
    zext_ln62_15_fu_728_p1 = esl_zext<64,7>(add_ln62_19_fu_722_p2.read());
}

void mul::thread_zext_ln62_16_fu_597_p1() {
    zext_ln62_16_fu_597_p1 = esl_zext<64,7>(add_ln62_8_fu_591_p2.read());
}

void mul::thread_zext_ln62_17_fu_751_p1() {
    zext_ln62_17_fu_751_p1 = esl_zext<64,7>(add_ln62_21_fu_746_p2.read());
}

void mul::thread_zext_ln62_18_fu_608_p1() {
    zext_ln62_18_fu_608_p1 = esl_zext<64,7>(add_ln62_9_fu_602_p2.read());
}

void mul::thread_zext_ln62_19_fu_761_p1() {
    zext_ln62_19_fu_761_p1 = esl_zext<64,7>(or_ln62_1_reg_1013.read());
}

void mul::thread_zext_ln62_1_fu_509_p1() {
    zext_ln62_1_fu_509_p1 = esl_zext<64,7>(add_ln62_fu_503_p2.read());
}

void mul::thread_zext_ln62_20_fu_775_p1() {
    zext_ln62_20_fu_775_p1 = esl_zext<64,7>(add_ln62_24_fu_770_p2.read());
}

void mul::thread_zext_ln62_2_fu_520_p1() {
    zext_ln62_2_fu_520_p1 = esl_zext<64,7>(or_ln62_fu_514_p2.read());
}

void mul::thread_zext_ln62_3_fu_634_p1() {
    zext_ln62_3_fu_634_p1 = esl_zext<64,4>(ap_phi_mux_j_0_phi_fu_328_p4.read());
}

void mul::thread_zext_ln62_4_fu_531_p1() {
    zext_ln62_4_fu_531_p1 = esl_zext<64,7>(add_ln62_2_fu_525_p2.read());
}

void mul::thread_zext_ln62_5_fu_649_p1() {
    zext_ln62_5_fu_649_p1 = esl_zext<64,5>(add_ln62_1_fu_643_p2.read());
}

void mul::thread_zext_ln62_6_fu_542_p1() {
    zext_ln62_6_fu_542_p1 = esl_zext<64,7>(add_ln62_3_fu_536_p2.read());
}

void mul::thread_zext_ln62_7_fu_659_p1() {
    zext_ln62_7_fu_659_p1 = esl_zext<64,5>(add_ln62_11_fu_654_p2.read());
}

void mul::thread_zext_ln62_8_fu_553_p1() {
    zext_ln62_8_fu_553_p1 = esl_zext<64,7>(add_ln62_4_fu_547_p2.read());
}

void mul::thread_zext_ln62_9_fu_674_p1() {
    zext_ln62_9_fu_674_p1 = esl_zext<64,6>(add_ln62_13_fu_668_p2.read());
}

void mul::thread_zext_ln62_fu_499_p1() {
    zext_ln62_fu_499_p1 = esl_zext<7,5>(shl_ln62_1_fu_491_p3.read());
}

void mul::thread_zext_ln65_fu_800_p1() {
    zext_ln65_fu_800_p1 = esl_zext<64,7>(add_ln65_fu_796_p2.read());
}

void mul::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_state2;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && ((esl_seteq<1,1,1>(icmp_ln55_fu_478_p2.read(), ap_const_lv1_1) || 
   esl_seteq<1,1,1>(icmp_ln54_fu_462_p2.read(), ap_const_lv1_1)) || 
  esl_seteq<1,1,1>(or_ln53_reg_811.read(), ap_const_lv1_1)))) {
                ap_NS_fsm = ap_ST_fsm_state1;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 4 : 
            if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_boolean_1, ap_predicate_tran3to16_state3.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_boolean_1, ap_predicate_tran3to16_state3.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0))) {
                ap_NS_fsm = ap_ST_fsm_state16;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 8 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage1_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            }
            break;
        case 16 : 
            if ((esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_0))) {
                ap_NS_fsm = ap_ST_fsm_state16;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            }
            break;
        case 32 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage3_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            }
            break;
        case 64 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage4_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            }
            break;
        case 128 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage5_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            }
            break;
        case 256 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage6_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            }
            break;
        case 512 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage7_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            }
            break;
        case 1024 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage8_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            }
            break;
        case 2048 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage9_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            }
            break;
        case 4096 : 
            ap_NS_fsm = ap_ST_fsm_state2;
            break;
        default : 
            ap_NS_fsm =  (sc_lv<13>) ("XXXXXXXXXXXXX");
            break;
    }
}

void mul::thread_hdltv_gen() {
    const char* dump_tv = std::getenv("AP_WRITE_TV");
    if (!(dump_tv && string(dump_tv) == "on")) return;

    wait();

    mHdltvinHandle << "[ " << endl;
    mHdltvoutHandle << "[ " << endl;
    int ap_cycleNo = 0;
    while (1) {
        wait();
        const char* mComma = ap_cycleNo == 0 ? " " : ", " ;
        mHdltvinHandle << mComma << "{"  <<  " \"ap_rst_n\" :  \"" << ap_rst_n.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"ap_start\" :  \"" << ap_start.read() << "\" ";
        mHdltvoutHandle << mComma << "{"  <<  " \"ap_done\" :  \"" << ap_done.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"ap_idle\" :  \"" << ap_idle.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"ap_ready\" :  \"" << ap_ready.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_AXILiteS_AWVALID\" :  \"" << s_axi_AXILiteS_AWVALID.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_AXILiteS_AWREADY\" :  \"" << s_axi_AXILiteS_AWREADY.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_AXILiteS_AWADDR\" :  \"" << s_axi_AXILiteS_AWADDR.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_AXILiteS_WVALID\" :  \"" << s_axi_AXILiteS_WVALID.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_AXILiteS_WREADY\" :  \"" << s_axi_AXILiteS_WREADY.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_AXILiteS_WDATA\" :  \"" << s_axi_AXILiteS_WDATA.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_AXILiteS_WSTRB\" :  \"" << s_axi_AXILiteS_WSTRB.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_AXILiteS_ARVALID\" :  \"" << s_axi_AXILiteS_ARVALID.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_AXILiteS_ARREADY\" :  \"" << s_axi_AXILiteS_ARREADY.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_AXILiteS_ARADDR\" :  \"" << s_axi_AXILiteS_ARADDR.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_AXILiteS_RVALID\" :  \"" << s_axi_AXILiteS_RVALID.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_AXILiteS_RREADY\" :  \"" << s_axi_AXILiteS_RREADY.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_AXILiteS_RDATA\" :  \"" << s_axi_AXILiteS_RDATA.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_AXILiteS_RRESP\" :  \"" << s_axi_AXILiteS_RRESP.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_AXILiteS_BVALID\" :  \"" << s_axi_AXILiteS_BVALID.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_AXILiteS_BREADY\" :  \"" << s_axi_AXILiteS_BREADY.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_AXILiteS_BRESP\" :  \"" << s_axi_AXILiteS_BRESP.read() << "\" ";
        mHdltvinHandle << "}" << std::endl;
        mHdltvoutHandle << "}" << std::endl;
        ap_cycleNo++;
    }
}

}

