#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x58a50c0e3920 .scope module, "beam_tb" "beam_tb" 2 3;
 .timescale -12 -12;
v0x58a50c11a860_0 .net "bfout", 17 0, v0x58a50c118c60_0;  1 drivers
v0x58a50c11a940_0 .var "clk", 0 0;
v0x58a50c11aa00_0 .net "debug_state", 1 0, L_0x58a50c0ed710;  1 drivers
v0x58a50c11aaa0_0 .var "reset", 0 0;
v0x58a50c11ab40_0 .var "rf_data", 63 0;
v0x58a50c11ac80_0 .var "start", 0 0;
v0x58a50c11ad70_0 .net "valid", 0 0, v0x58a50c11a3d0_0;  1 drivers
S_0x58a50c0d85d0 .scope module, "top_mod" "top_bf" 2 32, 3 1 0, S_0x58a50c0e3920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 16 "x_f";
    .port_info 4 /INPUT 16 "z_f";
    .port_info 5 /INPUT 64 "rf_data_flat";
    .port_info 6 /OUTPUT 18 "beamformed_output";
    .port_info 7 /OUTPUT 1 "valid";
    .port_info 8 /OUTPUT 2 "debug_state";
P_0x58a50c0d3cf0 .param/l "DATA_WIDTH" 0 3 2, +C4<00000000000000000000000000010000>;
P_0x58a50c0d3d30 .param/l "DONE" 1 3 22, C4<11>;
P_0x58a50c0d3d70 .param/l "IDLE" 1 3 19, C4<00>;
P_0x58a50c0d3db0 .param/l "MAX_DELAY" 0 3 4, +C4<00000000000000000000000100000000>;
P_0x58a50c0d3df0 .param/l "NUM_CHANNELS" 0 3 3, +C4<00000000000000000000000000000100>;
P_0x58a50c0d3e30 .param/l "SUMMING" 1 3 21, C4<10>;
P_0x58a50c0d3e70 .param/l "SUM_WIDTH" 0 3 5, +C4<000000000000000000000000000010010>;
P_0x58a50c0d3eb0 .param/l "WAIT_DELAY" 1 3 20, C4<01>;
L_0x58a50c0ed710 .functor BUFZ 2, v0x58a50c11a260_0, C4<00>, C4<00>, C4<00>;
L_0x7a3689c520a8 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x58a50c118f00_0 .net/2u *"_ivl_10", 31 0, L_0x7a3689c520a8;  1 drivers
v0x58a50c119000_0 .net *"_ivl_13", 31 0, L_0x58a50c12b5f0;  1 drivers
v0x58a50c1190e0_0 .net *"_ivl_16", 31 0, L_0x58a50c12f3e0;  1 drivers
L_0x7a3689c52690 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x58a50c1191a0_0 .net *"_ivl_19", 28 0, L_0x7a3689c52690;  1 drivers
L_0x7a3689c52018 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x58a50c119280_0 .net/2u *"_ivl_2", 31 0, L_0x7a3689c52018;  1 drivers
L_0x7a3689c526d8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x58a50c119360_0 .net/2u *"_ivl_20", 31 0, L_0x7a3689c526d8;  1 drivers
v0x58a50c119440_0 .net *"_ivl_4", 31 0, L_0x58a50c12b340;  1 drivers
L_0x7a3689c52060 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x58a50c119520_0 .net *"_ivl_7", 28 0, L_0x7a3689c52060;  1 drivers
v0x58a50c119600_0 .net *"_ivl_8", 31 0, L_0x58a50c12b4b0;  1 drivers
v0x58a50c1196e0_0 .net "beamformed_output", 17 0, v0x58a50c118c60_0;  alias, 1 drivers
v0x58a50c1197a0_0 .var "channel_counter", 2 0;
v0x58a50c119860_0 .net "clk", 0 0, v0x58a50c11a940_0;  1 drivers
v0x58a50c119900_0 .net "current_sample", 15 0, L_0x58a50c12b760;  1 drivers
v0x58a50c1199f0_0 .net "debug_state", 1 0, L_0x58a50c0ed710;  alias, 1 drivers
v0x58a50c119ab0_0 .net "delayed_flat", 63 0, L_0x58a50c12f020;  1 drivers
v0x58a50c119ba0_0 .var "next_state", 1 0;
v0x58a50c119c60_0 .net "ready", 0 0, v0x58a50c117590_0;  1 drivers
v0x58a50c119e40_0 .net "reset", 0 0, v0x58a50c11aaa0_0;  1 drivers
v0x58a50c119ff0_0 .net "rf_data_flat", 63 0, v0x58a50c11ab40_0;  1 drivers
v0x58a50c11a0c0_0 .net "start", 0 0, v0x58a50c11ac80_0;  1 drivers
v0x58a50c11a190_0 .var "start_sum", 0 0;
v0x58a50c11a260_0 .var "state", 1 0;
v0x58a50c11a300_0 .var "sum_en", 0 0;
v0x58a50c11a3d0_0 .var "valid", 0 0;
v0x58a50c11a470_0 .net "valid_b", 3 0, L_0x58a50c12f2d0;  1 drivers
L_0x7a3689c52720 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x58a50c11a540_0 .net "x_f", 15 0, L_0x7a3689c52720;  1 drivers
L_0x7a3689c52768 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x58a50c11a5e0_0 .net "z_f", 15 0, L_0x7a3689c52768;  1 drivers
E_0x58a50c0c1460 .event edge, v0x58a50c11a260_0, v0x58a50c1176f0_0, v0x58a50c117590_0, v0x58a50c117960_0;
L_0x58a50c12b340 .concat [ 3 29 0 0], v0x58a50c1197a0_0, L_0x7a3689c52060;
L_0x58a50c12b4b0 .arith/sub 32, L_0x7a3689c52018, L_0x58a50c12b340;
L_0x58a50c12b5f0 .arith/mult 32, L_0x58a50c12b4b0, L_0x7a3689c520a8;
L_0x58a50c12b760 .part/v L_0x58a50c12f020, L_0x58a50c12b5f0, 16;
L_0x58a50c12f3e0 .concat [ 3 29 0 0], v0x58a50c1197a0_0, L_0x7a3689c52690;
L_0x58a50c12f520 .cmp/eq 32, L_0x58a50c12f3e0, L_0x7a3689c526d8;
S_0x58a50c0dd9a0 .scope module, "delay_ctrl" "delay_con" 3 48, 4 1 0, S_0x58a50c0d85d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 16 "x_f";
    .port_info 4 /INPUT 16 "z_f";
    .port_info 5 /INPUT 64 "din_flat";
    .port_info 6 /OUTPUT 64 "delayed_flat";
    .port_info 7 /OUTPUT 4 "valid_b";
    .port_info 8 /OUTPUT 1 "ready";
P_0x58a50c041cf0 .param/l "DATA_WIDTH" 0 4 2, +C4<00000000000000000000000000010000>;
P_0x58a50c041d30 .param/l "DONE" 1 4 27, +C4<00000000000000000000000000000110>;
P_0x58a50c041d70 .param/l "IDLE" 1 4 26, +C4<00000000000000000000000000000000>;
P_0x58a50c041db0 .param/l "INCREMENT" 1 4 27, +C4<00000000000000000000000000000101>;
P_0x58a50c041df0 .param/l "LOAD_COORD" 1 4 26, +C4<00000000000000000000000000000001>;
P_0x58a50c041e30 .param/l "MAX_DELAY" 0 4 4, +C4<00000000000000000000000100000000>;
P_0x58a50c041e70 .param/l "NUM_CHANNELS" 0 4 3, +C4<00000000000000000000000000000100>;
P_0x58a50c041eb0 .param/l "START_CALC" 1 4 26, +C4<00000000000000000000000000000010>;
P_0x58a50c041ef0 .param/l "STORE" 1 4 27, +C4<00000000000000000000000000000100>;
P_0x58a50c041f30 .param/l "WAIT_VALID" 1 4 27, +C4<00000000000000000000000000000011>;
L_0x58a50c12f2d0 .functor BUFZ 4, L_0x58a50c12ee40, C4<0000>, C4<0000>, C4<0000>;
v0x58a50c116dc0_0 .var "calc_start", 0 0;
v0x58a50c116e90_0 .var "channel_idx", 1 0;
v0x58a50c116f60_0 .net "clk", 0 0, v0x58a50c11a940_0;  alias, 1 drivers
v0x58a50c117030_0 .net "delay_out", 7 0, v0x58a50c10e870_0;  1 drivers
v0x58a50c117100 .array "delay_values", 3 0, 7 0;
v0x58a50c1172b0_0 .net "delayed_flat", 63 0, L_0x58a50c12f020;  alias, 1 drivers
v0x58a50c117350_0 .net "din_flat", 63 0, v0x58a50c11ab40_0;  alias, 1 drivers
v0x58a50c1173f0_0 .var "enable_buff", 3 0;
v0x58a50c1174b0_0 .var "next_state", 2 0;
v0x58a50c117590_0 .var "ready", 0 0;
v0x58a50c117650_0 .net "reset", 0 0, v0x58a50c11aaa0_0;  alias, 1 drivers
v0x58a50c1176f0_0 .net "start", 0 0, v0x58a50c11ac80_0;  alias, 1 drivers
v0x58a50c1177b0_0 .var "state", 2 0;
v0x58a50c117890_0 .net "valid", 0 0, v0x58a50c10e950_0;  1 drivers
v0x58a50c117960_0 .net "valid_b", 3 0, L_0x58a50c12f2d0;  alias, 1 drivers
v0x58a50c117a20_0 .net "valid_buff", 3 0, L_0x58a50c12ee40;  1 drivers
v0x58a50c117b00_0 .net "x_f", 15 0, L_0x7a3689c52720;  alias, 1 drivers
v0x58a50c117d00_0 .net "x_i", 15 0, v0x58a50c0e1630_0;  1 drivers
v0x58a50c117da0_0 .net "z_f", 15 0, L_0x7a3689c52768;  alias, 1 drivers
v0x58a50c117e60_0 .net "z_i", 15 0, v0x58a50c0d6f70_0;  1 drivers
E_0x58a50c0c15e0 .event edge, v0x58a50c1177b0_0, v0x58a50c1176f0_0, v0x58a50c10e950_0, v0x58a50c0f0250_0;
L_0x58a50c12c1b0 .part v0x58a50c1173f0_0, 0, 1;
L_0x58a50c12c250 .part v0x58a50c1173f0_0, 0, 1;
L_0x58a50c12c340 .part v0x58a50c11ab40_0, 0, 16;
L_0x58a50c12ce40 .part v0x58a50c1173f0_0, 1, 1;
L_0x58a50c12cf10 .part v0x58a50c1173f0_0, 1, 1;
L_0x58a50c12d040 .part v0x58a50c11ab40_0, 16, 16;
L_0x58a50c12dca0 .part v0x58a50c1173f0_0, 2, 1;
L_0x58a50c12dd40 .part v0x58a50c1173f0_0, 2, 1;
L_0x58a50c12de30 .part v0x58a50c11ab40_0, 32, 16;
L_0x58a50c12e8f0 .part v0x58a50c1173f0_0, 3, 1;
L_0x58a50c12e9f0 .part v0x58a50c1173f0_0, 3, 1;
L_0x58a50c12eba0 .part v0x58a50c11ab40_0, 48, 16;
L_0x58a50c12ee40 .concat8 [ 1 1 1 1], L_0x58a50c12c070, L_0x58a50c12cd00, L_0x58a50c12db60, L_0x58a50c12e7b0;
L_0x58a50c12f020 .concat8 [ 16 16 16 16], L_0x58a50c0e14d0, L_0x58a50c0dc170, L_0x58a50c0d6e10, L_0x58a50c12ec40;
S_0x58a50c0ce140 .scope module, "coord_inst" "coord_rom" 4 87, 5 1 0, S_0x58a50c0dd9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "addr";
    .port_info 2 /OUTPUT 16 "x_out";
    .port_info 3 /OUTPUT 16 "z_out";
P_0x58a50c0f4050 .param/l "DATA_WIDTH" 0 5 3, +C4<00000000000000000000000000000010>;
P_0x58a50c0f4090 .param/l "NUM_CHANNELS" 0 5 2, +C4<00000000000000000000000000000100>;
v0x58a50c0f0250_0 .net "addr", 1 0, v0x58a50c116e90_0;  1 drivers
v0x58a50c0e35d0_0 .net "clk", 0 0, v0x58a50c11a940_0;  alias, 1 drivers
v0x58a50c0e1630_0 .var "x_out", 15 0;
v0x58a50c0dc2d0 .array "x_rom", 3 0, 15 0;
v0x58a50c0d6f70_0 .var "z_out", 15 0;
v0x58a50c0d18d0 .array "z_rom", 3 0, 15 0;
E_0x58a50c065a70 .event posedge, v0x58a50c0e35d0_0;
S_0x58a50c10cc60 .scope module, "delay_calc_inst" "delay_calc" 4 95, 6 1 0, S_0x58a50c0dd9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 16 "x_i";
    .port_info 4 /INPUT 16 "x_f";
    .port_info 5 /INPUT 16 "z_i";
    .port_info 6 /INPUT 16 "z_f";
    .port_info 7 /OUTPUT 8 "delay_out";
    .port_info 8 /OUTPUT 4 "debug_state";
    .port_info 9 /OUTPUT 1 "done";
P_0x58a50c043c40 .param/l "DONE" 0 6 24, +C4<00000000000000000000000000000110>;
P_0x58a50c043c80 .param/l "IDLE" 0 6 24, +C4<00000000000000000000000000000000>;
P_0x58a50c043cc0 .param/l "SQRT_START" 0 6 24, +C4<00000000000000000000000000000100>;
P_0x58a50c043d00 .param/l "SQUARE" 0 6 24, +C4<00000000000000000000000000000010>;
P_0x58a50c043d40 .param/l "SUB" 0 6 24, +C4<00000000000000000000000000000001>;
P_0x58a50c043d80 .param/l "SUM" 0 6 24, +C4<00000000000000000000000000000011>;
P_0x58a50c043dc0 .param/l "WAIT_SQRT" 0 6 24, +C4<00000000000000000000000000000101>;
L_0x58a50c0ebca0 .functor BUFZ 4, v0x58a50c10f210_0, C4<0000>, C4<0000>, C4<0000>;
v0x58a50c10e650_0 .net "clk", 0 0, v0x58a50c11a940_0;  alias, 1 drivers
v0x58a50c10e710_0 .net "csv", 3 0, L_0x58a50c0d1770;  1 drivers
v0x58a50c10e7d0_0 .net "debug_state", 3 0, L_0x58a50c0ebca0;  1 drivers
v0x58a50c10e870_0 .var "delay_out", 7 0;
v0x58a50c10e950_0 .var "done", 0 0;
v0x58a50c10ea60_0 .var "dx", 15 0;
v0x58a50c10eb40_0 .var "dx2", 31 0;
v0x58a50c10ec20_0 .var "dz", 15 0;
v0x58a50c10ed00_0 .var "dz2", 31 0;
v0x58a50c10ee70_0 .var "enable", 0 0;
v0x58a50c10ef10_0 .var "next_state", 3 0;
v0x58a50c10efd0_0 .net "reset", 0 0, v0x58a50c11aaa0_0;  alias, 1 drivers
v0x58a50c10f0a0_0 .net "sqrt_out", 15 0, v0x58a50c10dba0_0;  1 drivers
v0x58a50c10f170_0 .net "start", 0 0, v0x58a50c116dc0_0;  1 drivers
v0x58a50c10f210_0 .var "state", 3 0;
v0x58a50c10f2f0_0 .var "sum_sq", 31 0;
v0x58a50c10f3e0_0 .net "valid", 0 0, v0x58a50c10e2b0_0;  1 drivers
v0x58a50c10f4b0_0 .net "x_f", 15 0, L_0x7a3689c52720;  alias, 1 drivers
v0x58a50c10f550_0 .net "x_i", 15 0, v0x58a50c0e1630_0;  alias, 1 drivers
v0x58a50c10f640_0 .net "z_f", 15 0, L_0x7a3689c52768;  alias, 1 drivers
v0x58a50c10f700_0 .net "z_i", 15 0, v0x58a50c0d6f70_0;  alias, 1 drivers
E_0x58a50c0f6210 .event edge, v0x58a50c10f210_0, v0x58a50c10f170_0, v0x58a50c10e2b0_0;
S_0x58a50c10d2d0 .scope module, "uut" "sqrt" 6 26, 7 1 0, S_0x58a50c10cc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 16 "dout";
    .port_info 5 /OUTPUT 4 "cstate";
    .port_info 6 /OUTPUT 1 "valid";
P_0x58a50c0439d0 .param/l "ADD" 0 7 15, +C4<00000000000000000000000000000010>;
P_0x58a50c043a10 .param/l "CHECK" 0 7 15, +C4<00000000000000000000000000000101>;
P_0x58a50c043a50 .param/l "DIVIDE" 0 7 15, +C4<00000000000000000000000000000001>;
P_0x58a50c043a90 .param/l "HALT" 0 7 15, +C4<00000000000000000000000000000110>;
P_0x58a50c043ad0 .param/l "IDLE" 0 7 15, +C4<00000000000000000000000000000000>;
P_0x58a50c043b10 .param/l "SHIFT" 0 7 15, +C4<00000000000000000000000000000011>;
P_0x58a50c043b50 .param/l "UPDATE" 0 7 15, +C4<00000000000000000000000000000100>;
L_0x58a50c0d1770 .functor BUFZ 4, v0x58a50c10e0f0_0, C4<0000>, C4<0000>, C4<0000>;
v0x58a50c0e3670_0 .net "clk", 0 0, v0x58a50c11a940_0;  alias, 1 drivers
v0x58a50c10d9f0_0 .net "cstate", 3 0, L_0x58a50c0d1770;  alias, 1 drivers
v0x58a50c10dab0_0 .net "din", 31 0, v0x58a50c10f2f0_0;  1 drivers
v0x58a50c10dba0_0 .var "dout", 15 0;
v0x58a50c10dc80_0 .net "enable", 0 0, v0x58a50c10ee70_0;  1 drivers
v0x58a50c10dd90_0 .var "iter", 3 0;
v0x58a50c10de70_0 .var "next_state", 3 0;
v0x58a50c10df50_0 .var "quotient", 15 0;
v0x58a50c10e030_0 .net "reset", 0 0, v0x58a50c11aaa0_0;  alias, 1 drivers
v0x58a50c10e0f0_0 .var "state", 3 0;
v0x58a50c10e1d0_0 .var "sum", 16 0;
v0x58a50c10e2b0_0 .var "valid", 0 0;
v0x58a50c10e370_0 .var "y_curr", 15 0;
v0x58a50c10e450_0 .var "y_next", 15 0;
E_0x58a50c0f6550 .event posedge, v0x58a50c10e030_0, v0x58a50c0e35d0_0;
E_0x58a50c10d940 .event edge, v0x58a50c10e0f0_0, v0x58a50c10dd90_0;
S_0x58a50c10f970 .scope generate, "sample_array[0]" "sample_array[0]" 4 110, 4 110 0, S_0x58a50c0dd9a0;
 .timescale 0 0;
P_0x58a50c10fb50 .param/l "i" 0 4 110, +C4<00>;
L_0x58a50c0e14d0 .functor BUFZ 16, L_0x58a50c12bdb0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x58a50c111130_0 .net *"_ivl_1", 0 0, L_0x58a50c12c250;  1 drivers
v0x58a50c111230_0 .net *"_ivl_2", 15 0, L_0x58a50c12c340;  1 drivers
L_0x7a3689c52210 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x58a50c111310_0 .net/2u *"_ivl_3", 15 0, L_0x7a3689c52210;  1 drivers
v0x58a50c1113d0_0 .net *"_ivl_9", 15 0, L_0x58a50c0e14d0;  1 drivers
v0x58a50c1114b0_0 .net "dout_i", 15 0, L_0x58a50c12bdb0;  1 drivers
L_0x58a50c12c3e0 .functor MUXZ 16, L_0x7a3689c52210, L_0x58a50c12c340, L_0x58a50c12c250, C4<>;
S_0x58a50c10fc10 .scope module, "sd_inst" "sample_delay" 4 116, 8 1 0, S_0x58a50c10f970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 16 "din";
    .port_info 4 /INPUT 8 "delay";
    .port_info 5 /OUTPUT 16 "dout";
    .port_info 6 /OUTPUT 1 "valid";
P_0x58a50c10fdf0 .param/l "ADDR_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
P_0x58a50c10fe30 .param/l "DATA_WIDTH" 0 8 2, +C4<00000000000000000000000000010000>;
P_0x58a50c10fe70 .param/l "MAX_DELAY" 0 8 3, +C4<00000000000000000000000100000000>;
L_0x7a3689c52138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x58a50c1100f0_0 .net *"_ivl_11", 1 0, L_0x7a3689c52138;  1 drivers
v0x58a50c1101f0_0 .net *"_ivl_14", 0 0, L_0x58a50c12bf40;  1 drivers
L_0x7a3689c52180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x58a50c1102b0_0 .net/2u *"_ivl_16", 0 0, L_0x7a3689c52180;  1 drivers
L_0x7a3689c521c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x58a50c1103a0_0 .net/2u *"_ivl_18", 0 0, L_0x7a3689c521c8;  1 drivers
L_0x7a3689c520f0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x58a50c110480_0 .net/2u *"_ivl_2", 7 0, L_0x7a3689c520f0;  1 drivers
v0x58a50c1105b0_0 .net *"_ivl_4", 0 0, L_0x58a50c12ba10;  1 drivers
v0x58a50c110670_0 .net *"_ivl_6", 15 0, L_0x58a50c12bb00;  1 drivers
v0x58a50c110750_0 .net *"_ivl_8", 9 0, L_0x58a50c12bba0;  1 drivers
v0x58a50c110830 .array "buffer", 255 0, 15 0;
v0x58a50c1108f0_0 .net "clk", 0 0, v0x58a50c11a940_0;  alias, 1 drivers
v0x58a50c117100_0 .array/port v0x58a50c117100, 0;
v0x58a50c110990_0 .net "delay", 7 0, v0x58a50c117100_0;  1 drivers
v0x58a50c110a70_0 .net "din", 15 0, L_0x58a50c12c3e0;  1 drivers
v0x58a50c110b50_0 .net "dout", 15 0, L_0x58a50c12bdb0;  alias, 1 drivers
v0x58a50c110c30_0 .net "enable", 0 0, L_0x58a50c12c1b0;  1 drivers
v0x58a50c110cf0_0 .net "read_ptr", 7 0, L_0x58a50c12b920;  1 drivers
v0x58a50c110dd0_0 .net "reset", 0 0, v0x58a50c11aaa0_0;  alias, 1 drivers
v0x58a50c110e70_0 .net "valid", 0 0, L_0x58a50c12c070;  1 drivers
v0x58a50c110f30_0 .var "write_ptr", 7 0;
L_0x58a50c12b920 .arith/sub 8, v0x58a50c110f30_0, v0x58a50c117100_0;
L_0x58a50c12ba10 .cmp/eq 8, v0x58a50c117100_0, L_0x7a3689c520f0;
L_0x58a50c12bb00 .array/port v0x58a50c110830, L_0x58a50c12bba0;
L_0x58a50c12bba0 .concat [ 8 2 0 0], L_0x58a50c12b920, L_0x7a3689c52138;
L_0x58a50c12bdb0 .functor MUXZ 16, L_0x58a50c12bb00, L_0x58a50c12c3e0, L_0x58a50c12ba10, C4<>;
L_0x58a50c12bf40 .cmp/ge 8, v0x58a50c110f30_0, v0x58a50c117100_0;
L_0x58a50c12c070 .functor MUXZ 1, L_0x7a3689c521c8, L_0x7a3689c52180, L_0x58a50c12bf40, C4<>;
S_0x58a50c1115c0 .scope generate, "sample_array[1]" "sample_array[1]" 4 110, 4 110 0, S_0x58a50c0dd9a0;
 .timescale 0 0;
P_0x58a50c1117a0 .param/l "i" 0 4 110, +C4<01>;
L_0x58a50c0dc170 .functor BUFZ 16, L_0x58a50c12c9b0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x58a50c112f10_0 .net *"_ivl_1", 0 0, L_0x58a50c12cf10;  1 drivers
v0x58a50c113010_0 .net *"_ivl_2", 15 0, L_0x58a50c12d040;  1 drivers
L_0x7a3689c52378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x58a50c1130f0_0 .net/2u *"_ivl_3", 15 0, L_0x7a3689c52378;  1 drivers
v0x58a50c1131b0_0 .net *"_ivl_9", 15 0, L_0x58a50c0dc170;  1 drivers
v0x58a50c113290_0 .net "dout_i", 15 0, L_0x58a50c12c9b0;  1 drivers
L_0x58a50c12d1b0 .functor MUXZ 16, L_0x7a3689c52378, L_0x58a50c12d040, L_0x58a50c12cf10, C4<>;
S_0x58a50c111880 .scope module, "sd_inst" "sample_delay" 4 116, 8 1 0, S_0x58a50c1115c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 16 "din";
    .port_info 4 /INPUT 8 "delay";
    .port_info 5 /OUTPUT 16 "dout";
    .port_info 6 /OUTPUT 1 "valid";
P_0x58a50c111a60 .param/l "ADDR_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
P_0x58a50c111aa0 .param/l "DATA_WIDTH" 0 8 2, +C4<00000000000000000000000000010000>;
P_0x58a50c111ae0 .param/l "MAX_DELAY" 0 8 3, +C4<00000000000000000000000100000000>;
L_0x7a3689c522a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x58a50c111d30_0 .net *"_ivl_11", 1 0, L_0x7a3689c522a0;  1 drivers
v0x58a50c111e30_0 .net *"_ivl_14", 0 0, L_0x58a50c12cb40;  1 drivers
L_0x7a3689c522e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x58a50c111ef0_0 .net/2u *"_ivl_16", 0 0, L_0x7a3689c522e8;  1 drivers
L_0x7a3689c52330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x58a50c111fe0_0 .net/2u *"_ivl_18", 0 0, L_0x7a3689c52330;  1 drivers
L_0x7a3689c52258 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x58a50c1120c0_0 .net/2u *"_ivl_2", 7 0, L_0x7a3689c52258;  1 drivers
v0x58a50c1121f0_0 .net *"_ivl_4", 0 0, L_0x58a50c12c6b0;  1 drivers
v0x58a50c1122b0_0 .net *"_ivl_6", 15 0, L_0x58a50c12c750;  1 drivers
v0x58a50c112390_0 .net *"_ivl_8", 9 0, L_0x58a50c12c7f0;  1 drivers
v0x58a50c112470 .array "buffer", 255 0, 15 0;
v0x58a50c112530_0 .net "clk", 0 0, v0x58a50c11a940_0;  alias, 1 drivers
v0x58a50c117100_1 .array/port v0x58a50c117100, 1;
v0x58a50c112660_0 .net "delay", 7 0, v0x58a50c117100_1;  1 drivers
v0x58a50c112740_0 .net "din", 15 0, L_0x58a50c12d1b0;  1 drivers
v0x58a50c112820_0 .net "dout", 15 0, L_0x58a50c12c9b0;  alias, 1 drivers
v0x58a50c112900_0 .net "enable", 0 0, L_0x58a50c12ce40;  1 drivers
v0x58a50c1129c0_0 .net "read_ptr", 7 0, L_0x58a50c12c5c0;  1 drivers
v0x58a50c112aa0_0 .net "reset", 0 0, v0x58a50c11aaa0_0;  alias, 1 drivers
v0x58a50c112b40_0 .net "valid", 0 0, L_0x58a50c12cd00;  1 drivers
v0x58a50c112d10_0 .var "write_ptr", 7 0;
L_0x58a50c12c5c0 .arith/sub 8, v0x58a50c112d10_0, v0x58a50c117100_1;
L_0x58a50c12c6b0 .cmp/eq 8, v0x58a50c117100_1, L_0x7a3689c52258;
L_0x58a50c12c750 .array/port v0x58a50c112470, L_0x58a50c12c7f0;
L_0x58a50c12c7f0 .concat [ 8 2 0 0], L_0x58a50c12c5c0, L_0x7a3689c522a0;
L_0x58a50c12c9b0 .functor MUXZ 16, L_0x58a50c12c750, L_0x58a50c12d1b0, L_0x58a50c12c6b0, C4<>;
L_0x58a50c12cb40 .cmp/ge 8, v0x58a50c112d10_0, v0x58a50c117100_1;
L_0x58a50c12cd00 .functor MUXZ 1, L_0x7a3689c52330, L_0x7a3689c522e8, L_0x58a50c12cb40, C4<>;
S_0x58a50c113350 .scope generate, "sample_array[2]" "sample_array[2]" 4 110, 4 110 0, S_0x58a50c0dd9a0;
 .timescale 0 0;
P_0x58a50c113530 .param/l "i" 0 4 110, +C4<010>;
L_0x58a50c0d6e10 .functor BUFZ 16, L_0x58a50c12d700, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x58a50c114ca0_0 .net *"_ivl_1", 0 0, L_0x58a50c12dd40;  1 drivers
v0x58a50c114da0_0 .net *"_ivl_2", 15 0, L_0x58a50c12de30;  1 drivers
L_0x7a3689c524e0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x58a50c114e80_0 .net/2u *"_ivl_3", 15 0, L_0x7a3689c524e0;  1 drivers
v0x58a50c114f40_0 .net *"_ivl_9", 15 0, L_0x58a50c0d6e10;  1 drivers
v0x58a50c115020_0 .net "dout_i", 15 0, L_0x58a50c12d700;  1 drivers
L_0x58a50c12ded0 .functor MUXZ 16, L_0x7a3689c524e0, L_0x58a50c12de30, L_0x58a50c12dd40, C4<>;
S_0x58a50c113610 .scope module, "sd_inst" "sample_delay" 4 116, 8 1 0, S_0x58a50c113350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 16 "din";
    .port_info 4 /INPUT 8 "delay";
    .port_info 5 /OUTPUT 16 "dout";
    .port_info 6 /OUTPUT 1 "valid";
P_0x58a50c1137f0 .param/l "ADDR_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
P_0x58a50c113830 .param/l "DATA_WIDTH" 0 8 2, +C4<00000000000000000000000000010000>;
P_0x58a50c113870 .param/l "MAX_DELAY" 0 8 3, +C4<00000000000000000000000100000000>;
L_0x7a3689c52408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x58a50c113ac0_0 .net *"_ivl_11", 1 0, L_0x7a3689c52408;  1 drivers
v0x58a50c113bc0_0 .net *"_ivl_14", 0 0, L_0x58a50c12d890;  1 drivers
L_0x7a3689c52450 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x58a50c113c80_0 .net/2u *"_ivl_16", 0 0, L_0x7a3689c52450;  1 drivers
L_0x7a3689c52498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x58a50c113d70_0 .net/2u *"_ivl_18", 0 0, L_0x7a3689c52498;  1 drivers
L_0x7a3689c523c0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x58a50c113e50_0 .net/2u *"_ivl_2", 7 0, L_0x7a3689c523c0;  1 drivers
v0x58a50c113f80_0 .net *"_ivl_4", 0 0, L_0x58a50c12d3e0;  1 drivers
v0x58a50c114040_0 .net *"_ivl_6", 15 0, L_0x58a50c12d4d0;  1 drivers
v0x58a50c114120_0 .net *"_ivl_8", 9 0, L_0x58a50c12d570;  1 drivers
v0x58a50c114200 .array "buffer", 255 0, 15 0;
v0x58a50c1142c0_0 .net "clk", 0 0, v0x58a50c11a940_0;  alias, 1 drivers
v0x58a50c117100_2 .array/port v0x58a50c117100, 2;
v0x58a50c114360_0 .net "delay", 7 0, v0x58a50c117100_2;  1 drivers
v0x58a50c114440_0 .net "din", 15 0, L_0x58a50c12ded0;  1 drivers
v0x58a50c114520_0 .net "dout", 15 0, L_0x58a50c12d700;  alias, 1 drivers
v0x58a50c114600_0 .net "enable", 0 0, L_0x58a50c12dca0;  1 drivers
v0x58a50c1146c0_0 .net "read_ptr", 7 0, L_0x58a50c12d2f0;  1 drivers
v0x58a50c1147a0_0 .net "reset", 0 0, v0x58a50c11aaa0_0;  alias, 1 drivers
v0x58a50c1148d0_0 .net "valid", 0 0, L_0x58a50c12db60;  1 drivers
v0x58a50c114aa0_0 .var "write_ptr", 7 0;
L_0x58a50c12d2f0 .arith/sub 8, v0x58a50c114aa0_0, v0x58a50c117100_2;
L_0x58a50c12d3e0 .cmp/eq 8, v0x58a50c117100_2, L_0x7a3689c523c0;
L_0x58a50c12d4d0 .array/port v0x58a50c114200, L_0x58a50c12d570;
L_0x58a50c12d570 .concat [ 8 2 0 0], L_0x58a50c12d2f0, L_0x7a3689c52408;
L_0x58a50c12d700 .functor MUXZ 16, L_0x58a50c12d4d0, L_0x58a50c12ded0, L_0x58a50c12d3e0, C4<>;
L_0x58a50c12d890 .cmp/ge 8, v0x58a50c114aa0_0, v0x58a50c117100_2;
L_0x58a50c12db60 .functor MUXZ 1, L_0x7a3689c52498, L_0x7a3689c52450, L_0x58a50c12d890, C4<>;
S_0x58a50c1150e0 .scope generate, "sample_array[3]" "sample_array[3]" 4 110, 4 110 0, S_0x58a50c0dd9a0;
 .timescale 0 0;
P_0x58a50c115270 .param/l "i" 0 4 110, +C4<011>;
L_0x58a50c12ec40 .functor BUFZ 16, L_0x58a50c12e4f0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x58a50c116980_0 .net *"_ivl_1", 0 0, L_0x58a50c12e9f0;  1 drivers
v0x58a50c116a80_0 .net *"_ivl_2", 15 0, L_0x58a50c12eba0;  1 drivers
L_0x7a3689c52648 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x58a50c116b60_0 .net/2u *"_ivl_3", 15 0, L_0x7a3689c52648;  1 drivers
v0x58a50c116c20_0 .net *"_ivl_9", 15 0, L_0x58a50c12ec40;  1 drivers
v0x58a50c116d00_0 .net "dout_i", 15 0, L_0x58a50c12e4f0;  1 drivers
L_0x58a50c12ecb0 .functor MUXZ 16, L_0x7a3689c52648, L_0x58a50c12eba0, L_0x58a50c12e9f0, C4<>;
S_0x58a50c115350 .scope module, "sd_inst" "sample_delay" 4 116, 8 1 0, S_0x58a50c1150e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 16 "din";
    .port_info 4 /INPUT 8 "delay";
    .port_info 5 /OUTPUT 16 "dout";
    .port_info 6 /OUTPUT 1 "valid";
P_0x58a50c115530 .param/l "ADDR_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
P_0x58a50c115570 .param/l "DATA_WIDTH" 0 8 2, +C4<00000000000000000000000000010000>;
P_0x58a50c1155b0 .param/l "MAX_DELAY" 0 8 3, +C4<00000000000000000000000100000000>;
L_0x7a3689c52570 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x58a50c115830_0 .net *"_ivl_11", 1 0, L_0x7a3689c52570;  1 drivers
v0x58a50c115930_0 .net *"_ivl_14", 0 0, L_0x58a50c12e680;  1 drivers
L_0x7a3689c525b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x58a50c1159f0_0 .net/2u *"_ivl_16", 0 0, L_0x7a3689c525b8;  1 drivers
L_0x7a3689c52600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x58a50c115ae0_0 .net/2u *"_ivl_18", 0 0, L_0x7a3689c52600;  1 drivers
L_0x7a3689c52528 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x58a50c115bc0_0 .net/2u *"_ivl_2", 7 0, L_0x7a3689c52528;  1 drivers
v0x58a50c115cf0_0 .net *"_ivl_4", 0 0, L_0x58a50c12e1a0;  1 drivers
v0x58a50c115db0_0 .net *"_ivl_6", 15 0, L_0x58a50c12e290;  1 drivers
v0x58a50c115e90_0 .net *"_ivl_8", 9 0, L_0x58a50c12e330;  1 drivers
v0x58a50c115f70 .array "buffer", 255 0, 15 0;
v0x58a50c116030_0 .net "clk", 0 0, v0x58a50c11a940_0;  alias, 1 drivers
v0x58a50c117100_3 .array/port v0x58a50c117100, 3;
v0x58a50c1160d0_0 .net "delay", 7 0, v0x58a50c117100_3;  1 drivers
v0x58a50c1161b0_0 .net "din", 15 0, L_0x58a50c12ecb0;  1 drivers
v0x58a50c116290_0 .net "dout", 15 0, L_0x58a50c12e4f0;  alias, 1 drivers
v0x58a50c116370_0 .net "enable", 0 0, L_0x58a50c12e8f0;  1 drivers
v0x58a50c116430_0 .net "read_ptr", 7 0, L_0x58a50c12e0b0;  1 drivers
v0x58a50c116510_0 .net "reset", 0 0, v0x58a50c11aaa0_0;  alias, 1 drivers
v0x58a50c1165b0_0 .net "valid", 0 0, L_0x58a50c12e7b0;  1 drivers
v0x58a50c116780_0 .var "write_ptr", 7 0;
L_0x58a50c12e0b0 .arith/sub 8, v0x58a50c116780_0, v0x58a50c117100_3;
L_0x58a50c12e1a0 .cmp/eq 8, v0x58a50c117100_3, L_0x7a3689c52528;
L_0x58a50c12e290 .array/port v0x58a50c115f70, L_0x58a50c12e330;
L_0x58a50c12e330 .concat [ 8 2 0 0], L_0x58a50c12e0b0, L_0x7a3689c52570;
L_0x58a50c12e4f0 .functor MUXZ 16, L_0x58a50c12e290, L_0x58a50c12ecb0, L_0x58a50c12e1a0, C4<>;
L_0x58a50c12e680 .cmp/ge 8, v0x58a50c116780_0, v0x58a50c117100_3;
L_0x58a50c12e7b0 .functor MUXZ 1, L_0x7a3689c52600, L_0x7a3689c525b8, L_0x58a50c12e680, C4<>;
S_0x58a50c1180c0 .scope module, "summation_unit" "summ_sa" 3 65, 9 1 0, S_0x58a50c0d85d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start_sum";
    .port_info 3 /INPUT 1 "sum_en";
    .port_info 4 /INPUT 16 "delayed_sample";
    .port_info 5 /INPUT 1 "done_channel";
    .port_info 6 /OUTPUT 18 "sum_result";
    .port_info 7 /OUTPUT 1 "valid";
P_0x58a50c118270 .param/l "DATA_WIDTH" 0 9 2, +C4<00000000000000000000000000010000>;
P_0x58a50c1182b0 .param/l "NUM_CHANNELS" 0 9 3, +C4<00000000000000000000000000000100>;
P_0x58a50c1182f0 .param/l "SUM_WIDTH" 0 9 4, +C4<000000000000000000000000000010010>;
v0x58a50c1185b0_0 .var "accumulator", 17 0;
v0x58a50c118690_0 .net "clk", 0 0, v0x58a50c11a940_0;  alias, 1 drivers
v0x58a50c118860_0 .net "delayed_sample", 15 0, L_0x58a50c12b760;  alias, 1 drivers
v0x58a50c118930_0 .net "done_channel", 0 0, L_0x58a50c12f520;  1 drivers
v0x58a50c1189f0_0 .net "reset", 0 0, v0x58a50c11aaa0_0;  alias, 1 drivers
v0x58a50c118ae0_0 .net "start_sum", 0 0, v0x58a50c11a190_0;  1 drivers
v0x58a50c118ba0_0 .net "sum_en", 0 0, v0x58a50c11a300_0;  1 drivers
v0x58a50c118c60_0 .var "sum_result", 17 0;
v0x58a50c118d40_0 .var "valid", 0 0;
S_0x58a50c0e2d00 .scope module, "readrf_vals" "readrf_vals" 10 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 16 "val";
o0x7a3689c9d778 .functor BUFZ 1, C4<z>; HiZ drive
v0x58a50c11ae30_0 .net "clk", 0 0, o0x7a3689c9d778;  0 drivers
v0x58a50c11aef0_0 .var "count", 15 0;
o0x7a3689c9d7d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x58a50c11afd0_0 .net "reset", 0 0, o0x7a3689c9d7d8;  0 drivers
v0x58a50c11b070 .array "rf_vals", 3 0, 15 0;
v0x58a50c11b130_0 .var "val", 15 0;
E_0x58a50c0f6510 .event posedge, v0x58a50c11ae30_0;
    .scope S_0x58a50c10fc10;
T_0 ;
    %wait E_0x58a50c065a70;
    %load/vec4 v0x58a50c110dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x58a50c110f30_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x58a50c110c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x58a50c110a70_0;
    %load/vec4 v0x58a50c110f30_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x58a50c110830, 0, 4;
    %load/vec4 v0x58a50c110f30_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x58a50c110f30_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x58a50c111880;
T_1 ;
    %wait E_0x58a50c065a70;
    %load/vec4 v0x58a50c112aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x58a50c112d10_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x58a50c112900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x58a50c112740_0;
    %load/vec4 v0x58a50c112d10_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x58a50c112470, 0, 4;
    %load/vec4 v0x58a50c112d10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x58a50c112d10_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x58a50c113610;
T_2 ;
    %wait E_0x58a50c065a70;
    %load/vec4 v0x58a50c1147a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x58a50c114aa0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x58a50c114600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x58a50c114440_0;
    %load/vec4 v0x58a50c114aa0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x58a50c114200, 0, 4;
    %load/vec4 v0x58a50c114aa0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x58a50c114aa0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x58a50c115350;
T_3 ;
    %wait E_0x58a50c065a70;
    %load/vec4 v0x58a50c116510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x58a50c116780_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x58a50c116370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x58a50c1161b0_0;
    %load/vec4 v0x58a50c116780_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x58a50c115f70, 0, 4;
    %load/vec4 v0x58a50c116780_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x58a50c116780_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x58a50c0ce140;
T_4 ;
    %vpi_call 5 15 "$readmemh", "data/X_4.txt", v0x58a50c0dc2d0 {0 0 0};
    %vpi_call 5 16 "$readmemh", "data/Z_4.txt", v0x58a50c0d18d0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x58a50c0ce140;
T_5 ;
    %wait E_0x58a50c065a70;
    %load/vec4 v0x58a50c0f0250_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x58a50c0dc2d0, 4;
    %assign/vec4 v0x58a50c0e1630_0, 0;
    %load/vec4 v0x58a50c0f0250_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x58a50c0d18d0, 4;
    %assign/vec4 v0x58a50c0d6f70_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x58a50c10d2d0;
T_6 ;
    %wait E_0x58a50c10d940;
    %load/vec4 v0x58a50c10e0f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %jmp T_6.7;
T_6.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x58a50c10de70_0, 0, 4;
    %jmp T_6.7;
T_6.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x58a50c10de70_0, 0, 4;
    %jmp T_6.7;
T_6.2 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x58a50c10de70_0, 0, 4;
    %jmp T_6.7;
T_6.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x58a50c10de70_0, 0, 4;
    %jmp T_6.7;
T_6.4 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x58a50c10de70_0, 0, 4;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v0x58a50c10dd90_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_6.8, 5;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x58a50c10de70_0, 0, 4;
    %jmp T_6.9;
T_6.8 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x58a50c10de70_0, 0, 4;
T_6.9 ;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x58a50c10de70_0, 0, 4;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x58a50c10d2d0;
T_7 ;
    %wait E_0x58a50c0f6550;
    %load/vec4 v0x58a50c10e030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x58a50c10e0f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x58a50c10e370_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x58a50c10df50_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x58a50c10e1d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x58a50c10dd90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58a50c10e2b0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x58a50c10dc80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x58a50c10e0f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %jmp T_7.10;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58a50c10e2b0_0, 0;
    %load/vec4 v0x58a50c10dab0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v0x58a50c10e370_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x58a50c10dd90_0, 0;
    %jmp T_7.10;
T_7.5 ;
    %load/vec4 v0x58a50c10dab0_0;
    %load/vec4 v0x58a50c10e370_0;
    %pad/u 32;
    %div;
    %pad/u 16;
    %assign/vec4 v0x58a50c10df50_0, 0;
    %jmp T_7.10;
T_7.6 ;
    %load/vec4 v0x58a50c10e370_0;
    %pad/u 17;
    %load/vec4 v0x58a50c10df50_0;
    %pad/u 17;
    %add;
    %assign/vec4 v0x58a50c10e1d0_0, 0;
    %jmp T_7.10;
T_7.7 ;
    %load/vec4 v0x58a50c10e1d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v0x58a50c10e450_0, 0;
    %jmp T_7.10;
T_7.8 ;
    %load/vec4 v0x58a50c10e450_0;
    %assign/vec4 v0x58a50c10e370_0, 0;
    %load/vec4 v0x58a50c10dd90_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x58a50c10dd90_0, 0;
    %jmp T_7.10;
T_7.9 ;
    %load/vec4 v0x58a50c10e370_0;
    %assign/vec4 v0x58a50c10dba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x58a50c10e2b0_0, 0;
    %jmp T_7.10;
T_7.10 ;
    %pop/vec4 1;
    %load/vec4 v0x58a50c10de70_0;
    %assign/vec4 v0x58a50c10e0f0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x58a50c10cc60;
T_8 ;
    %wait E_0x58a50c0f6210;
    %load/vec4 v0x58a50c10f210_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %jmp T_8.7;
T_8.0 ;
    %load/vec4 v0x58a50c10f170_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_8.9, 8;
T_8.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_8.9, 8;
 ; End of false expr.
    %blend;
T_8.9;
    %pad/s 4;
    %store/vec4 v0x58a50c10ef10_0, 0, 4;
    %jmp T_8.7;
T_8.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x58a50c10ef10_0, 0, 4;
    %jmp T_8.7;
T_8.2 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x58a50c10ef10_0, 0, 4;
    %jmp T_8.7;
T_8.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x58a50c10ef10_0, 0, 4;
    %jmp T_8.7;
T_8.4 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x58a50c10ef10_0, 0, 4;
    %jmp T_8.7;
T_8.5 ;
    %load/vec4 v0x58a50c10f3e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.10, 8;
    %pushi/vec4 6, 0, 32;
    %jmp/1 T_8.11, 8;
T_8.10 ; End of true expr.
    %pushi/vec4 5, 0, 32;
    %jmp/0 T_8.11, 8;
 ; End of false expr.
    %blend;
T_8.11;
    %pad/s 4;
    %store/vec4 v0x58a50c10ef10_0, 0, 4;
    %jmp T_8.7;
T_8.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x58a50c10ef10_0, 0, 4;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x58a50c10cc60;
T_9 ;
    %wait E_0x58a50c065a70;
    %load/vec4 v0x58a50c10efd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x58a50c10f210_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x58a50c10ea60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x58a50c10ec20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58a50c10f2f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x58a50c10e870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58a50c10e950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58a50c10ee70_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x58a50c10f210_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %jmp T_9.9;
T_9.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58a50c10e950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58a50c10ee70_0, 0;
    %jmp T_9.9;
T_9.3 ;
    %load/vec4 v0x58a50c10f550_0;
    %load/vec4 v0x58a50c10f4b0_0;
    %sub;
    %assign/vec4 v0x58a50c10ea60_0, 0;
    %load/vec4 v0x58a50c10f700_0;
    %load/vec4 v0x58a50c10f640_0;
    %sub;
    %assign/vec4 v0x58a50c10ec20_0, 0;
    %jmp T_9.9;
T_9.4 ;
    %load/vec4 v0x58a50c10ea60_0;
    %pad/u 32;
    %load/vec4 v0x58a50c10ea60_0;
    %pad/u 32;
    %mul;
    %assign/vec4 v0x58a50c10eb40_0, 0;
    %load/vec4 v0x58a50c10ec20_0;
    %pad/u 32;
    %load/vec4 v0x58a50c10ec20_0;
    %pad/u 32;
    %mul;
    %assign/vec4 v0x58a50c10ed00_0, 0;
    %jmp T_9.9;
T_9.5 ;
    %load/vec4 v0x58a50c10eb40_0;
    %load/vec4 v0x58a50c10ed00_0;
    %add;
    %assign/vec4 v0x58a50c10f2f0_0, 0;
    %jmp T_9.9;
T_9.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x58a50c10ee70_0, 0;
    %jmp T_9.9;
T_9.7 ;
    %jmp T_9.9;
T_9.8 ;
    %load/vec4 v0x58a50c10f0a0_0;
    %pad/u 8;
    %assign/vec4 v0x58a50c10e870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x58a50c10e950_0, 0;
    %jmp T_9.9;
T_9.9 ;
    %pop/vec4 1;
    %load/vec4 v0x58a50c10ef10_0;
    %assign/vec4 v0x58a50c10f210_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x58a50c0dd9a0;
T_10 ;
    %wait E_0x58a50c065a70;
    %load/vec4 v0x58a50c117650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x58a50c1177b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x58a50c116e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58a50c116dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58a50c117590_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x58a50c1173f0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x58a50c1174b0_0;
    %assign/vec4 v0x58a50c1177b0_0, 0;
    %load/vec4 v0x58a50c1177b0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58a50c116dc0_0, 0;
    %jmp T_10.4;
T_10.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x58a50c116dc0_0, 0;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %load/vec4 v0x58a50c1177b0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_10.5, 4;
    %load/vec4 v0x58a50c117030_0;
    %load/vec4 v0x58a50c116e90_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x58a50c117100, 0, 4;
T_10.5 ;
    %load/vec4 v0x58a50c1177b0_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_10.7, 4;
    %load/vec4 v0x58a50c116e90_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x58a50c116e90_0, 0;
T_10.7 ;
    %load/vec4 v0x58a50c1177b0_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_10.9, 4;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x58a50c1173f0_0, 0;
    %load/vec4 v0x58a50c117a20_0;
    %and/r;
    %assign/vec4 v0x58a50c117590_0, 0;
T_10.9 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x58a50c0dd9a0;
T_11 ;
    %wait E_0x58a50c0c15e0;
    %load/vec4 v0x58a50c1177b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x58a50c1174b0_0, 0, 3;
    %jmp T_11.8;
T_11.0 ;
    %load/vec4 v0x58a50c1176f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.9, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.10, 8;
T_11.9 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.10, 8;
 ; End of false expr.
    %blend;
T_11.10;
    %pad/s 3;
    %store/vec4 v0x58a50c1174b0_0, 0, 3;
    %jmp T_11.8;
T_11.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x58a50c1174b0_0, 0, 3;
    %jmp T_11.8;
T_11.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x58a50c1174b0_0, 0, 3;
    %jmp T_11.8;
T_11.3 ;
    %load/vec4 v0x58a50c117890_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.11, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_11.12, 8;
T_11.11 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_11.12, 8;
 ; End of false expr.
    %blend;
T_11.12;
    %pad/s 3;
    %store/vec4 v0x58a50c1174b0_0, 0, 3;
    %jmp T_11.8;
T_11.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x58a50c1174b0_0, 0, 3;
    %jmp T_11.8;
T_11.5 ;
    %load/vec4 v0x58a50c116e90_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_11.13, 8;
    %pushi/vec4 6, 0, 32;
    %jmp/1 T_11.14, 8;
T_11.13 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_11.14, 8;
 ; End of false expr.
    %blend;
T_11.14;
    %pad/s 3;
    %store/vec4 v0x58a50c1174b0_0, 0, 3;
    %jmp T_11.8;
T_11.6 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x58a50c1174b0_0, 0, 3;
    %jmp T_11.8;
T_11.8 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x58a50c1180c0;
T_12 ;
    %wait E_0x58a50c065a70;
    %load/vec4 v0x58a50c1189f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x58a50c118c60_0, 0;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x58a50c1185b0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x58a50c118ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x58a50c1185b0_0, 0;
T_12.2 ;
    %load/vec4 v0x58a50c118ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x58a50c1185b0_0;
    %load/vec4 v0x58a50c118860_0;
    %pad/u 18;
    %add;
    %assign/vec4 v0x58a50c1185b0_0, 0;
T_12.4 ;
    %load/vec4 v0x58a50c118930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x58a50c1185b0_0;
    %assign/vec4 v0x58a50c118c60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x58a50c118d40_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58a50c118d40_0, 0;
T_12.7 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x58a50c0d85d0;
T_13 ;
    %wait E_0x58a50c065a70;
    %load/vec4 v0x58a50c119e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x58a50c11a260_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x58a50c1197a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58a50c11a3d0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x58a50c119ba0_0;
    %assign/vec4 v0x58a50c11a260_0, 0;
    %load/vec4 v0x58a50c11a260_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58a50c11a3d0_0, 0;
    %jmp T_13.5;
T_13.2 ;
    %load/vec4 v0x58a50c1197a0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_13.6, 5;
    %load/vec4 v0x58a50c1197a0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x58a50c1197a0_0, 0;
T_13.6 ;
    %jmp T_13.5;
T_13.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x58a50c11a3d0_0, 0;
    %jmp T_13.5;
T_13.5 ;
    %pop/vec4 1;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x58a50c0d85d0;
T_14 ;
    %wait E_0x58a50c0c1460;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58a50c11a190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58a50c11a300_0, 0, 1;
    %load/vec4 v0x58a50c11a260_0;
    %store/vec4 v0x58a50c119ba0_0, 0, 2;
    %load/vec4 v0x58a50c11a260_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %jmp T_14.4;
T_14.0 ;
    %load/vec4 v0x58a50c11a0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x58a50c119ba0_0, 0, 2;
T_14.5 ;
    %jmp T_14.4;
T_14.1 ;
    %load/vec4 v0x58a50c119c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.7, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x58a50c119ba0_0, 0, 2;
T_14.7 ;
    %jmp T_14.4;
T_14.2 ;
    %load/vec4 v0x58a50c11a470_0;
    %and/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.9, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58a50c11a300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58a50c11a190_0, 0, 1;
T_14.9 ;
    %jmp T_14.4;
T_14.3 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x58a50c119ba0_0, 0, 2;
    %jmp T_14.4;
T_14.4 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x58a50c0e3920;
T_15 ;
    %pushi/vec4 2147549185, 0, 43;
    %concati/vec4 16, 0, 21;
    %store/vec4 v0x58a50c11ab40_0, 0, 64;
    %end;
    .thread T_15;
    .scope S_0x58a50c0e3920;
T_16 ;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58a50c11a940_0, 0, 1;
T_16.0 ;
    %delay 5, 0;
    %load/vec4 v0x58a50c11a940_0;
    %inv;
    %store/vec4 v0x58a50c11a940_0, 0, 1;
    %jmp T_16.0;
    %end;
    .thread T_16;
    .scope S_0x58a50c0e3920;
T_17 ;
    %vpi_call 2 20 "$dumpfile", "./beam_tb.vcb" {0 0 0};
    %vpi_call 2 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x58a50c0e3920 {0 0 0};
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58a50c11aaa0_0, 0, 1;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58a50c11ac80_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58a50c11aaa0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58a50c11ac80_0, 0, 1;
    %delay 5000, 0;
    %vpi_call 2 29 "$finish" {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x58a50c0e2d00;
T_18 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x58a50c11aef0_0, 0, 16;
    %end;
    .thread T_18;
    .scope S_0x58a50c0e2d00;
T_19 ;
    %vpi_call 10 11 "$readmemh", "data/RF_DATA_4.txt", v0x58a50c11b070, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000011 {0 0 0};
    %end;
    .thread T_19;
    .scope S_0x58a50c0e2d00;
T_20 ;
    %wait E_0x58a50c0f6510;
    %load/vec4 v0x58a50c11afd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x58a50c11b130_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x58a50c11aef0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %ix/getv 4, v0x58a50c11aef0_0;
    %load/vec4a v0x58a50c11b070, 4;
    %assign/vec4 v0x58a50c11b130_0, 0;
    %load/vec4 v0x58a50c11aef0_0;
    %cmpi/e 24099, 0, 16;
    %jmp/0xz  T_20.2, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x58a50c11aef0_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x58a50c11aef0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x58a50c11aef0_0, 0;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "tb/beam_tb.v";
    "verilog/beamforming/top_bf.v";
    "verilog/beamforming/delay_con.v";
    "verilog/beamforming/coord_rom.v";
    "verilog/beamforming/delay_calc.v";
    "verilog/beamforming/sqrt.v";
    "verilog/beamforming/sample_delay.v";
    "verilog/beamforming/summ_sa.v";
    "verilog/beamforming/readrf_vals.v";
