

================================================================
== Vitis HLS Report for 'C_drain_IO_L1_out_boundary_wrapper_4_x0'
================================================================
* Date:           Sun Sep 18 09:14:05 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    16386|    16386|  54.615 us|  54.615 us|  16386|  16386|     none|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                            Loop Name                                            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- C_drain_IO_L1_out_boundary_wrapper_4_x0_loop_1_C_drain_IO_L1_out_boundary_wrapper_4_x0_loop_2  |    16384|    16384|        65|         64|         64|   256|       yes|
        +-------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 64, depth = 65


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 67
* Pipeline : 1
  Pipeline-0 : II = 64, D = 65, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 67 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 2 
67 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_4_7_x0267, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 68 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_7_4_x0203, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 69 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_4_7_x0267, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_7_4_x0203, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.38ns)   --->   "%br_ln16946 = br void" [./dut.cpp:16946]   --->   Operation 72 'br' 'br_ln16946' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.71>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i9 0, void, i9 %add_ln890, void %.split23"   --->   Operation 73 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.71ns)   --->   "%add_ln890 = add i9 %indvar_flatten, i9 1"   --->   Operation 74 'add' 'add_ln890' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.59ns)   --->   "%icmp_ln890 = icmp_eq  i9 %indvar_flatten, i9 256"   --->   Operation 75 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split23, void"   --->   Operation 76 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.21>
ST_3 : Operation 77 [1/1] (1.21ns)   --->   "%fifo_C_drain_PE_7_4_x0203_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_7_4_x0203" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 77 'read' 'fifo_C_drain_PE_7_4_x0203_read' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 4 <SV = 3> <Delay = 1.21>
ST_4 : Operation 78 [1/1] (1.21ns)   --->   "%fifo_C_drain_PE_7_4_x0203_read_1 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_7_4_x0203" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 78 'read' 'fifo_C_drain_PE_7_4_x0203_read_1' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 5 <SV = 4> <Delay = 1.21>
ST_5 : Operation 79 [1/1] (1.21ns)   --->   "%fifo_C_drain_PE_7_4_x0203_read_2 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_7_4_x0203" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 79 'read' 'fifo_C_drain_PE_7_4_x0203_read_2' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 6 <SV = 5> <Delay = 1.21>
ST_6 : Operation 80 [1/1] (1.21ns)   --->   "%fifo_C_drain_PE_7_4_x0203_read_3 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_7_4_x0203" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 80 'read' 'fifo_C_drain_PE_7_4_x0203_read_3' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 7 <SV = 6> <Delay = 1.21>
ST_7 : Operation 81 [1/1] (1.21ns)   --->   "%fifo_C_drain_PE_7_4_x0203_read_4 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_7_4_x0203" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 81 'read' 'fifo_C_drain_PE_7_4_x0203_read_4' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 8 <SV = 7> <Delay = 1.21>
ST_8 : Operation 82 [1/1] (1.21ns)   --->   "%fifo_C_drain_PE_7_4_x0203_read_5 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_7_4_x0203" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 82 'read' 'fifo_C_drain_PE_7_4_x0203_read_5' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 9 <SV = 8> <Delay = 1.21>
ST_9 : Operation 83 [1/1] (1.21ns)   --->   "%fifo_C_drain_PE_7_4_x0203_read_6 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_7_4_x0203" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 83 'read' 'fifo_C_drain_PE_7_4_x0203_read_6' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 10 <SV = 9> <Delay = 1.21>
ST_10 : Operation 84 [1/1] (1.21ns)   --->   "%fifo_C_drain_PE_7_4_x0203_read_7 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_7_4_x0203" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 84 'read' 'fifo_C_drain_PE_7_4_x0203_read_7' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 11 <SV = 10> <Delay = 1.21>
ST_11 : Operation 85 [1/1] (1.21ns)   --->   "%fifo_C_drain_PE_7_4_x0203_read_8 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_7_4_x0203" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 85 'read' 'fifo_C_drain_PE_7_4_x0203_read_8' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 12 <SV = 11> <Delay = 1.21>
ST_12 : Operation 86 [1/1] (1.21ns)   --->   "%fifo_C_drain_PE_7_4_x0203_read_9 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_7_4_x0203" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 86 'read' 'fifo_C_drain_PE_7_4_x0203_read_9' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 13 <SV = 12> <Delay = 1.21>
ST_13 : Operation 87 [1/1] (1.21ns)   --->   "%fifo_C_drain_PE_7_4_x0203_read_10 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_7_4_x0203" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 87 'read' 'fifo_C_drain_PE_7_4_x0203_read_10' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 14 <SV = 13> <Delay = 1.21>
ST_14 : Operation 88 [1/1] (1.21ns)   --->   "%fifo_C_drain_PE_7_4_x0203_read_11 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_7_4_x0203" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 88 'read' 'fifo_C_drain_PE_7_4_x0203_read_11' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 15 <SV = 14> <Delay = 1.21>
ST_15 : Operation 89 [1/1] (1.21ns)   --->   "%fifo_C_drain_PE_7_4_x0203_read_12 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_7_4_x0203" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 89 'read' 'fifo_C_drain_PE_7_4_x0203_read_12' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 16 <SV = 15> <Delay = 1.21>
ST_16 : Operation 90 [1/1] (1.21ns)   --->   "%fifo_C_drain_PE_7_4_x0203_read_13 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_7_4_x0203" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 90 'read' 'fifo_C_drain_PE_7_4_x0203_read_13' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 17 <SV = 16> <Delay = 1.21>
ST_17 : Operation 91 [1/1] (1.21ns)   --->   "%fifo_C_drain_PE_7_4_x0203_read_14 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_7_4_x0203" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 91 'read' 'fifo_C_drain_PE_7_4_x0203_read_14' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 18 <SV = 17> <Delay = 1.21>
ST_18 : Operation 92 [1/1] (1.21ns)   --->   "%fifo_C_drain_PE_7_4_x0203_read_15 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_7_4_x0203" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 92 'read' 'fifo_C_drain_PE_7_4_x0203_read_15' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 19 <SV = 18> <Delay = 1.21>
ST_19 : Operation 93 [1/1] (1.21ns)   --->   "%fifo_C_drain_PE_7_4_x0203_read_16 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_7_4_x0203" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 93 'read' 'fifo_C_drain_PE_7_4_x0203_read_16' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 20 <SV = 19> <Delay = 1.21>
ST_20 : Operation 94 [1/1] (1.21ns)   --->   "%fifo_C_drain_PE_7_4_x0203_read_17 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_7_4_x0203" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 94 'read' 'fifo_C_drain_PE_7_4_x0203_read_17' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 21 <SV = 20> <Delay = 1.21>
ST_21 : Operation 95 [1/1] (1.21ns)   --->   "%fifo_C_drain_PE_7_4_x0203_read_18 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_7_4_x0203" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 95 'read' 'fifo_C_drain_PE_7_4_x0203_read_18' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 22 <SV = 21> <Delay = 1.21>
ST_22 : Operation 96 [1/1] (1.21ns)   --->   "%fifo_C_drain_PE_7_4_x0203_read_19 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_7_4_x0203" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 96 'read' 'fifo_C_drain_PE_7_4_x0203_read_19' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 23 <SV = 22> <Delay = 1.21>
ST_23 : Operation 97 [1/1] (1.21ns)   --->   "%fifo_C_drain_PE_7_4_x0203_read_20 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_7_4_x0203" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 97 'read' 'fifo_C_drain_PE_7_4_x0203_read_20' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 24 <SV = 23> <Delay = 1.21>
ST_24 : Operation 98 [1/1] (1.21ns)   --->   "%fifo_C_drain_PE_7_4_x0203_read_21 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_7_4_x0203" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 98 'read' 'fifo_C_drain_PE_7_4_x0203_read_21' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 25 <SV = 24> <Delay = 1.21>
ST_25 : Operation 99 [1/1] (1.21ns)   --->   "%fifo_C_drain_PE_7_4_x0203_read_22 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_7_4_x0203" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 99 'read' 'fifo_C_drain_PE_7_4_x0203_read_22' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 26 <SV = 25> <Delay = 1.21>
ST_26 : Operation 100 [1/1] (1.21ns)   --->   "%fifo_C_drain_PE_7_4_x0203_read_23 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_7_4_x0203" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 100 'read' 'fifo_C_drain_PE_7_4_x0203_read_23' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 27 <SV = 26> <Delay = 1.21>
ST_27 : Operation 101 [1/1] (1.21ns)   --->   "%fifo_C_drain_PE_7_4_x0203_read_24 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_7_4_x0203" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 101 'read' 'fifo_C_drain_PE_7_4_x0203_read_24' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 28 <SV = 27> <Delay = 1.21>
ST_28 : Operation 102 [1/1] (1.21ns)   --->   "%fifo_C_drain_PE_7_4_x0203_read_25 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_7_4_x0203" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 102 'read' 'fifo_C_drain_PE_7_4_x0203_read_25' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 29 <SV = 28> <Delay = 1.21>
ST_29 : Operation 103 [1/1] (1.21ns)   --->   "%fifo_C_drain_PE_7_4_x0203_read_26 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_7_4_x0203" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 103 'read' 'fifo_C_drain_PE_7_4_x0203_read_26' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 30 <SV = 29> <Delay = 1.21>
ST_30 : Operation 104 [1/1] (1.21ns)   --->   "%fifo_C_drain_PE_7_4_x0203_read_27 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_7_4_x0203" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 104 'read' 'fifo_C_drain_PE_7_4_x0203_read_27' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 31 <SV = 30> <Delay = 1.21>
ST_31 : Operation 105 [1/1] (1.21ns)   --->   "%fifo_C_drain_PE_7_4_x0203_read_28 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_7_4_x0203" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 105 'read' 'fifo_C_drain_PE_7_4_x0203_read_28' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 32 <SV = 31> <Delay = 1.21>
ST_32 : Operation 106 [1/1] (1.21ns)   --->   "%fifo_C_drain_PE_7_4_x0203_read_29 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_7_4_x0203" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 106 'read' 'fifo_C_drain_PE_7_4_x0203_read_29' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 33 <SV = 32> <Delay = 1.21>
ST_33 : Operation 107 [1/1] (1.21ns)   --->   "%fifo_C_drain_PE_7_4_x0203_read_30 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_7_4_x0203" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 107 'read' 'fifo_C_drain_PE_7_4_x0203_read_30' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 34 <SV = 33> <Delay = 1.21>
ST_34 : Operation 108 [1/1] (1.21ns)   --->   "%fifo_C_drain_PE_7_4_x0203_read_31 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_7_4_x0203" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 108 'read' 'fifo_C_drain_PE_7_4_x0203_read_31' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 35 <SV = 34> <Delay = 1.21>
ST_35 : Operation 109 [1/1] (1.21ns)   --->   "%fifo_C_drain_PE_7_4_x0203_read_32 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_7_4_x0203" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 109 'read' 'fifo_C_drain_PE_7_4_x0203_read_32' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 36 <SV = 35> <Delay = 1.21>
ST_36 : Operation 110 [1/1] (1.21ns)   --->   "%fifo_C_drain_PE_7_4_x0203_read_33 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_7_4_x0203" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 110 'read' 'fifo_C_drain_PE_7_4_x0203_read_33' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 37 <SV = 36> <Delay = 1.21>
ST_37 : Operation 111 [1/1] (1.21ns)   --->   "%fifo_C_drain_PE_7_4_x0203_read_34 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_7_4_x0203" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 111 'read' 'fifo_C_drain_PE_7_4_x0203_read_34' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 38 <SV = 37> <Delay = 1.21>
ST_38 : Operation 112 [1/1] (1.21ns)   --->   "%fifo_C_drain_PE_7_4_x0203_read_35 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_7_4_x0203" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 112 'read' 'fifo_C_drain_PE_7_4_x0203_read_35' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 39 <SV = 38> <Delay = 1.21>
ST_39 : Operation 113 [1/1] (1.21ns)   --->   "%fifo_C_drain_PE_7_4_x0203_read_36 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_7_4_x0203" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 113 'read' 'fifo_C_drain_PE_7_4_x0203_read_36' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 40 <SV = 39> <Delay = 1.21>
ST_40 : Operation 114 [1/1] (1.21ns)   --->   "%fifo_C_drain_PE_7_4_x0203_read_37 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_7_4_x0203" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 114 'read' 'fifo_C_drain_PE_7_4_x0203_read_37' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 41 <SV = 40> <Delay = 1.21>
ST_41 : Operation 115 [1/1] (1.21ns)   --->   "%fifo_C_drain_PE_7_4_x0203_read_38 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_7_4_x0203" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 115 'read' 'fifo_C_drain_PE_7_4_x0203_read_38' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 42 <SV = 41> <Delay = 1.21>
ST_42 : Operation 116 [1/1] (1.21ns)   --->   "%fifo_C_drain_PE_7_4_x0203_read_39 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_7_4_x0203" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 116 'read' 'fifo_C_drain_PE_7_4_x0203_read_39' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 43 <SV = 42> <Delay = 1.21>
ST_43 : Operation 117 [1/1] (1.21ns)   --->   "%fifo_C_drain_PE_7_4_x0203_read_40 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_7_4_x0203" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 117 'read' 'fifo_C_drain_PE_7_4_x0203_read_40' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 44 <SV = 43> <Delay = 1.21>
ST_44 : Operation 118 [1/1] (1.21ns)   --->   "%fifo_C_drain_PE_7_4_x0203_read_41 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_7_4_x0203" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 118 'read' 'fifo_C_drain_PE_7_4_x0203_read_41' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 45 <SV = 44> <Delay = 1.21>
ST_45 : Operation 119 [1/1] (1.21ns)   --->   "%fifo_C_drain_PE_7_4_x0203_read_42 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_7_4_x0203" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 119 'read' 'fifo_C_drain_PE_7_4_x0203_read_42' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 46 <SV = 45> <Delay = 1.21>
ST_46 : Operation 120 [1/1] (1.21ns)   --->   "%fifo_C_drain_PE_7_4_x0203_read_43 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_7_4_x0203" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 120 'read' 'fifo_C_drain_PE_7_4_x0203_read_43' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 47 <SV = 46> <Delay = 1.21>
ST_47 : Operation 121 [1/1] (1.21ns)   --->   "%fifo_C_drain_PE_7_4_x0203_read_44 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_7_4_x0203" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 121 'read' 'fifo_C_drain_PE_7_4_x0203_read_44' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 48 <SV = 47> <Delay = 1.21>
ST_48 : Operation 122 [1/1] (1.21ns)   --->   "%fifo_C_drain_PE_7_4_x0203_read_45 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_7_4_x0203" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 122 'read' 'fifo_C_drain_PE_7_4_x0203_read_45' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 49 <SV = 48> <Delay = 1.21>
ST_49 : Operation 123 [1/1] (1.21ns)   --->   "%fifo_C_drain_PE_7_4_x0203_read_46 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_7_4_x0203" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 123 'read' 'fifo_C_drain_PE_7_4_x0203_read_46' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 50 <SV = 49> <Delay = 1.21>
ST_50 : Operation 124 [1/1] (1.21ns)   --->   "%fifo_C_drain_PE_7_4_x0203_read_47 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_7_4_x0203" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 124 'read' 'fifo_C_drain_PE_7_4_x0203_read_47' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 51 <SV = 50> <Delay = 1.21>
ST_51 : Operation 125 [1/1] (1.21ns)   --->   "%fifo_C_drain_PE_7_4_x0203_read_48 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_7_4_x0203" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 125 'read' 'fifo_C_drain_PE_7_4_x0203_read_48' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 52 <SV = 51> <Delay = 1.21>
ST_52 : Operation 126 [1/1] (1.21ns)   --->   "%fifo_C_drain_PE_7_4_x0203_read_49 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_7_4_x0203" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 126 'read' 'fifo_C_drain_PE_7_4_x0203_read_49' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 53 <SV = 52> <Delay = 1.21>
ST_53 : Operation 127 [1/1] (1.21ns)   --->   "%fifo_C_drain_PE_7_4_x0203_read_50 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_7_4_x0203" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 127 'read' 'fifo_C_drain_PE_7_4_x0203_read_50' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 54 <SV = 53> <Delay = 1.21>
ST_54 : Operation 128 [1/1] (1.21ns)   --->   "%fifo_C_drain_PE_7_4_x0203_read_51 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_7_4_x0203" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 128 'read' 'fifo_C_drain_PE_7_4_x0203_read_51' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 55 <SV = 54> <Delay = 1.21>
ST_55 : Operation 129 [1/1] (1.21ns)   --->   "%fifo_C_drain_PE_7_4_x0203_read_52 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_7_4_x0203" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 129 'read' 'fifo_C_drain_PE_7_4_x0203_read_52' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 56 <SV = 55> <Delay = 1.21>
ST_56 : Operation 130 [1/1] (1.21ns)   --->   "%fifo_C_drain_PE_7_4_x0203_read_53 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_7_4_x0203" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 130 'read' 'fifo_C_drain_PE_7_4_x0203_read_53' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 57 <SV = 56> <Delay = 1.21>
ST_57 : Operation 131 [1/1] (1.21ns)   --->   "%fifo_C_drain_PE_7_4_x0203_read_54 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_7_4_x0203" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 131 'read' 'fifo_C_drain_PE_7_4_x0203_read_54' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 58 <SV = 57> <Delay = 1.21>
ST_58 : Operation 132 [1/1] (1.21ns)   --->   "%fifo_C_drain_PE_7_4_x0203_read_55 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_7_4_x0203" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 132 'read' 'fifo_C_drain_PE_7_4_x0203_read_55' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 59 <SV = 58> <Delay = 2.43>
ST_59 : Operation 133 [1/1] (1.21ns)   --->   "%fifo_C_drain_PE_7_4_x0203_read_56 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_7_4_x0203" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 133 'read' 'fifo_C_drain_PE_7_4_x0203_read_56' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_59 : Operation 134 [1/1] (0.00ns)   --->   "%local_C_V_addr_60_0_0_loc_assign_8 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i16.i16.i16.i16.i16.i16.i16.i16, i16 %fifo_C_drain_PE_7_4_x0203_read_56, i16 %fifo_C_drain_PE_7_4_x0203_read_48, i16 %fifo_C_drain_PE_7_4_x0203_read_40, i16 %fifo_C_drain_PE_7_4_x0203_read_32, i16 %fifo_C_drain_PE_7_4_x0203_read_24, i16 %fifo_C_drain_PE_7_4_x0203_read_16, i16 %fifo_C_drain_PE_7_4_x0203_read_8, i16 %fifo_C_drain_PE_7_4_x0203_read"   --->   Operation 134 'bitconcatenate' 'local_C_V_addr_60_0_0_loc_assign_8' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_59 : Operation 135 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_C_drain_C_drain_IO_L1_out_4_7_x0267, i128 %local_C_V_addr_60_0_0_loc_assign_8" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 135 'write' 'write_ln174' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>

State 60 <SV = 59> <Delay = 2.43>
ST_60 : Operation 136 [1/1] (1.21ns)   --->   "%fifo_C_drain_PE_7_4_x0203_read_57 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_7_4_x0203" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 136 'read' 'fifo_C_drain_PE_7_4_x0203_read_57' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_60 : Operation 137 [1/1] (0.00ns)   --->   "%local_C_V_addr_60_0_1_loc_assign_8 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i16.i16.i16.i16.i16.i16.i16.i16, i16 %fifo_C_drain_PE_7_4_x0203_read_57, i16 %fifo_C_drain_PE_7_4_x0203_read_49, i16 %fifo_C_drain_PE_7_4_x0203_read_41, i16 %fifo_C_drain_PE_7_4_x0203_read_33, i16 %fifo_C_drain_PE_7_4_x0203_read_25, i16 %fifo_C_drain_PE_7_4_x0203_read_17, i16 %fifo_C_drain_PE_7_4_x0203_read_9, i16 %fifo_C_drain_PE_7_4_x0203_read_1"   --->   Operation 137 'bitconcatenate' 'local_C_V_addr_60_0_1_loc_assign_8' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_60 : Operation 138 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_C_drain_C_drain_IO_L1_out_4_7_x0267, i128 %local_C_V_addr_60_0_1_loc_assign_8" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 138 'write' 'write_ln174' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>

State 61 <SV = 60> <Delay = 2.43>
ST_61 : Operation 139 [1/1] (1.21ns)   --->   "%fifo_C_drain_PE_7_4_x0203_read_58 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_7_4_x0203" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 139 'read' 'fifo_C_drain_PE_7_4_x0203_read_58' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_61 : Operation 140 [1/1] (0.00ns)   --->   "%local_C_V_addr_60_0_2_loc_assign_8 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i16.i16.i16.i16.i16.i16.i16.i16, i16 %fifo_C_drain_PE_7_4_x0203_read_58, i16 %fifo_C_drain_PE_7_4_x0203_read_50, i16 %fifo_C_drain_PE_7_4_x0203_read_42, i16 %fifo_C_drain_PE_7_4_x0203_read_34, i16 %fifo_C_drain_PE_7_4_x0203_read_26, i16 %fifo_C_drain_PE_7_4_x0203_read_18, i16 %fifo_C_drain_PE_7_4_x0203_read_10, i16 %fifo_C_drain_PE_7_4_x0203_read_2"   --->   Operation 140 'bitconcatenate' 'local_C_V_addr_60_0_2_loc_assign_8' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_61 : Operation 141 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_C_drain_C_drain_IO_L1_out_4_7_x0267, i128 %local_C_V_addr_60_0_2_loc_assign_8" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 141 'write' 'write_ln174' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>

State 62 <SV = 61> <Delay = 2.43>
ST_62 : Operation 142 [1/1] (1.21ns)   --->   "%fifo_C_drain_PE_7_4_x0203_read_59 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_7_4_x0203" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 142 'read' 'fifo_C_drain_PE_7_4_x0203_read_59' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_62 : Operation 143 [1/1] (0.00ns)   --->   "%local_C_V_addr_60_0_3_loc_assign_8 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i16.i16.i16.i16.i16.i16.i16.i16, i16 %fifo_C_drain_PE_7_4_x0203_read_59, i16 %fifo_C_drain_PE_7_4_x0203_read_51, i16 %fifo_C_drain_PE_7_4_x0203_read_43, i16 %fifo_C_drain_PE_7_4_x0203_read_35, i16 %fifo_C_drain_PE_7_4_x0203_read_27, i16 %fifo_C_drain_PE_7_4_x0203_read_19, i16 %fifo_C_drain_PE_7_4_x0203_read_11, i16 %fifo_C_drain_PE_7_4_x0203_read_3"   --->   Operation 143 'bitconcatenate' 'local_C_V_addr_60_0_3_loc_assign_8' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_62 : Operation 144 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_C_drain_C_drain_IO_L1_out_4_7_x0267, i128 %local_C_V_addr_60_0_3_loc_assign_8" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 144 'write' 'write_ln174' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>

State 63 <SV = 62> <Delay = 2.43>
ST_63 : Operation 145 [1/1] (1.21ns)   --->   "%fifo_C_drain_PE_7_4_x0203_read_60 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_7_4_x0203" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 145 'read' 'fifo_C_drain_PE_7_4_x0203_read_60' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_63 : Operation 146 [1/1] (0.00ns)   --->   "%local_C_V_addr_60_0_4_loc_assign_8 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i16.i16.i16.i16.i16.i16.i16.i16, i16 %fifo_C_drain_PE_7_4_x0203_read_60, i16 %fifo_C_drain_PE_7_4_x0203_read_52, i16 %fifo_C_drain_PE_7_4_x0203_read_44, i16 %fifo_C_drain_PE_7_4_x0203_read_36, i16 %fifo_C_drain_PE_7_4_x0203_read_28, i16 %fifo_C_drain_PE_7_4_x0203_read_20, i16 %fifo_C_drain_PE_7_4_x0203_read_12, i16 %fifo_C_drain_PE_7_4_x0203_read_4"   --->   Operation 146 'bitconcatenate' 'local_C_V_addr_60_0_4_loc_assign_8' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_63 : Operation 147 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_C_drain_C_drain_IO_L1_out_4_7_x0267, i128 %local_C_V_addr_60_0_4_loc_assign_8" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 147 'write' 'write_ln174' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>

State 64 <SV = 63> <Delay = 2.43>
ST_64 : Operation 148 [1/1] (1.21ns)   --->   "%fifo_C_drain_PE_7_4_x0203_read_61 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_7_4_x0203" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 148 'read' 'fifo_C_drain_PE_7_4_x0203_read_61' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_64 : Operation 149 [1/1] (0.00ns)   --->   "%local_C_V_addr_60_0_5_loc_assign_8 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i16.i16.i16.i16.i16.i16.i16.i16, i16 %fifo_C_drain_PE_7_4_x0203_read_61, i16 %fifo_C_drain_PE_7_4_x0203_read_53, i16 %fifo_C_drain_PE_7_4_x0203_read_45, i16 %fifo_C_drain_PE_7_4_x0203_read_37, i16 %fifo_C_drain_PE_7_4_x0203_read_29, i16 %fifo_C_drain_PE_7_4_x0203_read_21, i16 %fifo_C_drain_PE_7_4_x0203_read_13, i16 %fifo_C_drain_PE_7_4_x0203_read_5"   --->   Operation 149 'bitconcatenate' 'local_C_V_addr_60_0_5_loc_assign_8' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_64 : Operation 150 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_C_drain_C_drain_IO_L1_out_4_7_x0267, i128 %local_C_V_addr_60_0_5_loc_assign_8" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 150 'write' 'write_ln174' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>

State 65 <SV = 64> <Delay = 2.43>
ST_65 : Operation 151 [1/1] (1.21ns)   --->   "%fifo_C_drain_PE_7_4_x0203_read_62 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_7_4_x0203" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 151 'read' 'fifo_C_drain_PE_7_4_x0203_read_62' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_65 : Operation 152 [1/1] (0.00ns)   --->   "%local_C_V_addr_60_0_6_loc_assign_8 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i16.i16.i16.i16.i16.i16.i16.i16, i16 %fifo_C_drain_PE_7_4_x0203_read_62, i16 %fifo_C_drain_PE_7_4_x0203_read_54, i16 %fifo_C_drain_PE_7_4_x0203_read_46, i16 %fifo_C_drain_PE_7_4_x0203_read_38, i16 %fifo_C_drain_PE_7_4_x0203_read_30, i16 %fifo_C_drain_PE_7_4_x0203_read_22, i16 %fifo_C_drain_PE_7_4_x0203_read_14, i16 %fifo_C_drain_PE_7_4_x0203_read_6"   --->   Operation 152 'bitconcatenate' 'local_C_V_addr_60_0_6_loc_assign_8' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_65 : Operation 153 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_C_drain_C_drain_IO_L1_out_4_7_x0267, i128 %local_C_V_addr_60_0_6_loc_assign_8" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 153 'write' 'write_ln174' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>

State 66 <SV = 65> <Delay = 2.43>
ST_66 : Operation 154 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_drain_IO_L1_out_boundary_wrapper_4_x0_loop_1_C_drain_IO_L1_out_boundary_wrapper_4_x0_loop_2_str"   --->   Operation 154 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_66 : Operation 155 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 155 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_66 : Operation 156 [1/1] (0.00ns)   --->   "%specpipeline_ln16951 = specpipeline void @_ssdm_op_SpecPipeline, i32 64, i32 0, i32 0, i32 0, void @empty_1068" [./dut.cpp:16951]   --->   Operation 156 'specpipeline' 'specpipeline_ln16951' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_66 : Operation 157 [1/1] (0.00ns)   --->   "%specloopname_ln16951 = specloopname void @_ssdm_op_SpecLoopName, void @empty_917" [./dut.cpp:16951]   --->   Operation 157 'specloopname' 'specloopname_ln16951' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_66 : Operation 158 [1/1] (1.21ns)   --->   "%fifo_C_drain_PE_7_4_x0203_read_63 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_7_4_x0203" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 158 'read' 'fifo_C_drain_PE_7_4_x0203_read_63' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_66 : Operation 159 [1/1] (0.00ns)   --->   "%local_C_V_addr_60_0_7_loc_assign_8 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i16.i16.i16.i16.i16.i16.i16.i16, i16 %fifo_C_drain_PE_7_4_x0203_read_63, i16 %fifo_C_drain_PE_7_4_x0203_read_55, i16 %fifo_C_drain_PE_7_4_x0203_read_47, i16 %fifo_C_drain_PE_7_4_x0203_read_39, i16 %fifo_C_drain_PE_7_4_x0203_read_31, i16 %fifo_C_drain_PE_7_4_x0203_read_23, i16 %fifo_C_drain_PE_7_4_x0203_read_15, i16 %fifo_C_drain_PE_7_4_x0203_read_7"   --->   Operation 159 'bitconcatenate' 'local_C_V_addr_60_0_7_loc_assign_8' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_66 : Operation 160 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_C_drain_C_drain_IO_L1_out_4_7_x0267, i128 %local_C_V_addr_60_0_7_loc_assign_8" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 160 'write' 'write_ln174' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_66 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 161 'br' 'br_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>

State 67 <SV = 2> <Delay = 0.00>
ST_67 : Operation 162 [1/1] (0.00ns)   --->   "%ret_ln16995 = ret" [./dut.cpp:16995]   --->   Operation 162 'ret' 'ret_ln16995' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten') with incoming values : ('add_ln890') [9]  (0.387 ns)

 <State 2>: 0.715ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten') with incoming values : ('add_ln890') [9]  (0 ns)
	'add' operation ('add_ln890') [10]  (0.715 ns)

 <State 3>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_PE_7_4_x0203' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [18]  (1.22 ns)

 <State 4>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_PE_7_4_x0203' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [19]  (1.22 ns)

 <State 5>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_PE_7_4_x0203' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [20]  (1.22 ns)

 <State 6>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_PE_7_4_x0203' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [21]  (1.22 ns)

 <State 7>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_PE_7_4_x0203' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [22]  (1.22 ns)

 <State 8>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_PE_7_4_x0203' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [23]  (1.22 ns)

 <State 9>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_PE_7_4_x0203' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [24]  (1.22 ns)

 <State 10>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_PE_7_4_x0203' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [25]  (1.22 ns)

 <State 11>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_PE_7_4_x0203' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [26]  (1.22 ns)

 <State 12>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_PE_7_4_x0203' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [27]  (1.22 ns)

 <State 13>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_PE_7_4_x0203' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [28]  (1.22 ns)

 <State 14>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_PE_7_4_x0203' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [29]  (1.22 ns)

 <State 15>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_PE_7_4_x0203' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [30]  (1.22 ns)

 <State 16>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_PE_7_4_x0203' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [31]  (1.22 ns)

 <State 17>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_PE_7_4_x0203' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [32]  (1.22 ns)

 <State 18>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_PE_7_4_x0203' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [33]  (1.22 ns)

 <State 19>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_PE_7_4_x0203' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [34]  (1.22 ns)

 <State 20>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_PE_7_4_x0203' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [35]  (1.22 ns)

 <State 21>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_PE_7_4_x0203' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [36]  (1.22 ns)

 <State 22>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_PE_7_4_x0203' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [37]  (1.22 ns)

 <State 23>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_PE_7_4_x0203' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [38]  (1.22 ns)

 <State 24>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_PE_7_4_x0203' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [39]  (1.22 ns)

 <State 25>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_PE_7_4_x0203' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [40]  (1.22 ns)

 <State 26>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_PE_7_4_x0203' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [41]  (1.22 ns)

 <State 27>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_PE_7_4_x0203' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [42]  (1.22 ns)

 <State 28>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_PE_7_4_x0203' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [43]  (1.22 ns)

 <State 29>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_PE_7_4_x0203' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [44]  (1.22 ns)

 <State 30>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_PE_7_4_x0203' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [45]  (1.22 ns)

 <State 31>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_PE_7_4_x0203' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [46]  (1.22 ns)

 <State 32>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_PE_7_4_x0203' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [47]  (1.22 ns)

 <State 33>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_PE_7_4_x0203' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [48]  (1.22 ns)

 <State 34>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_PE_7_4_x0203' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [49]  (1.22 ns)

 <State 35>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_PE_7_4_x0203' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [50]  (1.22 ns)

 <State 36>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_PE_7_4_x0203' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [51]  (1.22 ns)

 <State 37>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_PE_7_4_x0203' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [52]  (1.22 ns)

 <State 38>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_PE_7_4_x0203' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [53]  (1.22 ns)

 <State 39>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_PE_7_4_x0203' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [54]  (1.22 ns)

 <State 40>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_PE_7_4_x0203' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [55]  (1.22 ns)

 <State 41>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_PE_7_4_x0203' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [56]  (1.22 ns)

 <State 42>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_PE_7_4_x0203' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [57]  (1.22 ns)

 <State 43>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_PE_7_4_x0203' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [58]  (1.22 ns)

 <State 44>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_PE_7_4_x0203' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [59]  (1.22 ns)

 <State 45>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_PE_7_4_x0203' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [60]  (1.22 ns)

 <State 46>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_PE_7_4_x0203' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [61]  (1.22 ns)

 <State 47>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_PE_7_4_x0203' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [62]  (1.22 ns)

 <State 48>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_PE_7_4_x0203' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [63]  (1.22 ns)

 <State 49>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_PE_7_4_x0203' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [64]  (1.22 ns)

 <State 50>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_PE_7_4_x0203' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [65]  (1.22 ns)

 <State 51>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_PE_7_4_x0203' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [66]  (1.22 ns)

 <State 52>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_PE_7_4_x0203' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [67]  (1.22 ns)

 <State 53>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_PE_7_4_x0203' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [68]  (1.22 ns)

 <State 54>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_PE_7_4_x0203' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [69]  (1.22 ns)

 <State 55>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_PE_7_4_x0203' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [70]  (1.22 ns)

 <State 56>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_PE_7_4_x0203' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [71]  (1.22 ns)

 <State 57>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_PE_7_4_x0203' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [72]  (1.22 ns)

 <State 58>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_PE_7_4_x0203' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [73]  (1.22 ns)

 <State 59>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_PE_7_4_x0203' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [74]  (1.22 ns)
	fifo write on port 'fifo_C_drain_C_drain_IO_L1_out_4_7_x0267' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [90]  (1.22 ns)

 <State 60>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_PE_7_4_x0203' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [76]  (1.22 ns)
	fifo write on port 'fifo_C_drain_C_drain_IO_L1_out_4_7_x0267' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [91]  (1.22 ns)

 <State 61>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_PE_7_4_x0203' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [78]  (1.22 ns)
	fifo write on port 'fifo_C_drain_C_drain_IO_L1_out_4_7_x0267' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [92]  (1.22 ns)

 <State 62>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_PE_7_4_x0203' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [80]  (1.22 ns)
	fifo write on port 'fifo_C_drain_C_drain_IO_L1_out_4_7_x0267' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [93]  (1.22 ns)

 <State 63>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_PE_7_4_x0203' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [82]  (1.22 ns)
	fifo write on port 'fifo_C_drain_C_drain_IO_L1_out_4_7_x0267' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [94]  (1.22 ns)

 <State 64>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_PE_7_4_x0203' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [84]  (1.22 ns)
	fifo write on port 'fifo_C_drain_C_drain_IO_L1_out_4_7_x0267' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [95]  (1.22 ns)

 <State 65>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_PE_7_4_x0203' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [86]  (1.22 ns)
	fifo write on port 'fifo_C_drain_C_drain_IO_L1_out_4_7_x0267' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [96]  (1.22 ns)

 <State 66>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_PE_7_4_x0203' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [88]  (1.22 ns)
	fifo write on port 'fifo_C_drain_C_drain_IO_L1_out_4_7_x0267' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [97]  (1.22 ns)

 <State 67>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
