#Build: Fabric Compiler 2020.2-Lite, Build 59895, Jul 24 10:50 2020
#Install: D:\pango\PDS_2020.2-Lite\bin
#Application name: pds
#OS: Windows 10 10.0.22000
#Hostname: LAPTOP-3DR578RQ
Generated by Fabric Compiler (version 2020.2-Lite build 59895) at Mon Jul 17 17:01:41 2023
Compiling architecture definition.
Analyzing project file 'D:/VERILOG/smart_car/prj/smart_car.pds'.
E: Verilog-4039: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 53)]: Identifier sys_rst is not declared
E: Verilog-4039: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 62)]: Identifier state is not declared
E: Verilog-4039: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 69)]: Identifier reg_rgb_r is not declared
E: Verilog-4039: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 70)]: Identifier reg_rgb_g is not declared
E: Verilog-4039: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 71)]: Identifier reg_rgb_y is not declared
E: Parsing ERROR.
Compiling architecture definition.
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 63)]: Syntax error near else
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 73)]: Syntax error near else
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 83)]: Syntax error near else
E: Verilog-4039: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 52)]: Identifier sys_rst is not declared
E: Verilog-4039: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 61)]: Identifier state is not declared
E: Verilog-4039: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 64)]: Identifier state is not declared
E: Verilog-4039: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 71)]: Identifier state is not declared
E: Verilog-4039: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 74)]: Identifier state is not declared
E: Verilog-4039: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 81)]: Identifier state is not declared
E: Verilog-4039: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 84)]: Identifier state is not declared
E: Parsing ERROR.
I: Flow-6004: Design file modified: "D:/VERILOG/smart_car/prj/source/rtl/smart_car.v". 
Compiling architecture definition.
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 63)]: Syntax error near else
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 73)]: Syntax error near else
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 83)]: Syntax error near else
E: Verilog-4039: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 52)]: Identifier sys_rst is not declared
E: Parsing ERROR.
I: Flow-6004: Design file modified: "D:/VERILOG/smart_car/prj/source/rtl/smart_car.v". 
Compiling architecture definition.
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 63)]: Syntax error near else
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 73)]: Syntax error near else
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 83)]: Syntax error near else
E: Parsing ERROR.
I: Flow-6004: Design file modified: "D:/VERILOG/smart_car/prj/source/rtl/smart_car.v". 
Compiling architecture definition.
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 63)]: Syntax error near else
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 73)]: Syntax error near else
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 83)]: Syntax error near else
E: Parsing ERROR.
I: Flow-6004: Design file modified: "D:/VERILOG/smart_car/prj/source/rtl/smart_car.v". 
Compiling architecture definition.
I: Flow-6004: Design file modified: "D:/VERILOG/smart_car/prj/source/rtl/smart_car.v". 


Process "Compile" started.
Current time: Mon Jul 17 17:27:39 2023
Compiling architecture definition.
Analyzing project file 'D:/VERILOG/smart_car/prj/smart_car.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0001: Analyzing file D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0002: Analyzing module smart_car (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v successfully.
 0.001523s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "smart_car" is set as top module.
E: Verilog-4086: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 62)]: More than one always block assigned a value to the same variable counter_rgb_t
Program Error Out.
Compiling architecture definition.
Compiling architecture definition.
I: Flow-6004: Design file modified: "D:/VERILOG/smart_car/prj/source/rtl/smart_car.v". 


Process "Compile" started.
Current time: Mon Jul 17 17:28:28 2023
Compiling architecture definition.
Analyzing project file 'D:/VERILOG/smart_car/prj/smart_car.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0001: Analyzing file D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0002: Analyzing module smart_car (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v successfully.
 0.001524s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "smart_car" is set as top module.
E: Verilog-4086: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 61)]: More than one always block assigned a value to the same variable counter_rgb_t
Program Error Out.
Compiling architecture definition.
Compiling architecture definition.
I: Flow-6004: Design file modified: "D:/VERILOG/smart_car/prj/source/rtl/smart_car.v". 


Process "Compile" started.
Current time: Mon Jul 17 17:32:15 2023
Compiling architecture definition.
Analyzing project file 'D:/VERILOG/smart_car/prj/smart_car.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0001: Analyzing file D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0002: Analyzing module smart_car (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v successfully.
 0.001472s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "smart_car" is set as top module.
Executing : rtl-elaborate successfully.
 0.012096s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (129.2%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.008918s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (175.2%)
Start rtl-infer.
W: Sdm-2004: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 337)]: Latch is generated for signal next_state_b, possible missing assignment in an if or case statement.
W: Sdm-2004: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 266)]: Latch is generated for signal next_state_a, possible missing assignment in an if or case statement.
Executing : rtl-infer successfully.
 0.069113s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (90.4%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.004162s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.022732s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (137.5%)
Start FSM inference.
I: FSM state_rgb[2:0]_fsm[2:0] inferred.
FSM state_rgb[2:0]_fsm[2:0] STG:
Number of reachable states: 3
Input nets: a b echo_en_n en_ab 
S0(000)-->S1(001): 0011
S1(001)-->S0(000): 1x0x
S1(001)-->S0(000): x10x
S1(001)-->S0(000): xx00
S0(000)-->S2(010): 0001
S1(001)-->S2(010): 0001
S2(010)-->S0(000): 1xxx
S2(010)-->S0(000): x1xx
S2(010)-->S0(000): xxx0

Executing : FSM inference successfully.
 0.013603s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (114.9%)
Start sdm2adm.
I: Constant propagation done on N130 (bmsWIDEMUX).
I: Constant propagation done on N131 (bmsWIDEMUX).
Executing : sdm2adm successfully.
 0.037999s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (82.2%)
Saving design to DB.
Action compile: Real time elapsed is 3.000 sec
Action compile: CPU time elapsed is 2.766 sec
Current time: Mon Jul 17 17:32:19 2023
Action compile: Peak memory pool usage is 113,143,808 bytes
Process "Compile" done.


Process "Synthesize" started.
Current time: Mon Jul 17 17:32:19 2023
Compiling architecture definition.
Analyzing project file 'D:/VERILOG/smart_car/prj/smart_car.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351568

Generated by Fabric Compiler ( version 2020.2-Lite <build 59895> ) at Mon Jul 17 17:32:22 2023


Compiling prim grid devices.
Building architecture model.
Loading device packaging model 'MBG324'.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/source/source/smart_car.fdc(line number: 68)] | Port a has been placed at location C8, whose type is share pin.
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/source/source/smart_car.fdc(line number: 72)] | Port b has been placed at location E8, whose type is share pin.
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/source/source/smart_car.fdc(line number: 88)] | Port echo_en_n has been placed at location D8, whose type is share pin.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk_Inferred [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name sys_clk_Inferred [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins N428:Z
Executing : get_pins N428:Z successfully.
Executing : create_clock -name N428/Z_Inferred [get_pins N428:Z] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name N428/Z_Inferred [get_pins N428:Z] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins N425:Z
Executing : get_pins N425:Z successfully.
Executing : create_clock -name N425/Z_Inferred [get_pins N425:Z] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name N425/Z_Inferred [get_pins N425:Z] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group sys_clk_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group sys_clk_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group N428/Z_Inferred
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group N428/Z_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group N425/Z_Inferred
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group N425/Z_Inferred successfully.
Start pre-mapping.
I: Encoding type of FSM 'state_rgb[2:0]_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'state_rgb[2:0]_fsm[2:0]':
I: from  state_rgb[2] state_rgb[1] state_rgb[0]
I: to  state_rgb_2 state_rgb_1 state_rgb_0
I: 000 => 001
I: 001 => 010
I: 010 => 100
Executing : pre-mapping successfully.
 0.042387s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (73.7%)
Start mod-gen.
I: Constant propagation done on N9_bc0 (bmsREDAND).
I: Constant propagation done on N120_sum2 (bmsREDXOR).
I: Constant propagation done on N120_ab2 (bmsREDAND).
I: Constant propagation done on N120_ac2 (bmsREDAND).
I: Constant propagation done on N120_sum4 (bmsREDXOR).
I: Constant propagation done on N9_sum0 (bmsREDXOR).
I: Constant propagation done on N9_ab0 (bmsREDAND).
I: Constant propagation done on N120_ac1 (bmsREDAND).
I: Constant propagation done on N120_maj0 (bmsREDXOR).
I: Constant propagation done on N120_ab0 (bmsREDAND).
Executing : mod-gen successfully.
 0.070936s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (110.1%)
Start logic-optimization.
Executing : logic-optimization successfully.
 1.194407s wall, 1.171875s user + 0.015625s system = 1.187500s CPU (99.4%)
Start tech-mapping phase 1.
I: Removed inst reg_rgb[2] that is redundant to reg_rgb[1] (type GTP_DFF_E)
I: Removed inst reg_rgb[3] that is redundant to reg_rgb[1] (type GTP_DFF_E)
I: Removed inst reg_rgb[4] that is redundant to reg_rgb[1] (type GTP_DFF_E)
I: Removed inst reg_rgb[5] that is redundant to reg_rgb[1] (type GTP_DFF_E)
I: Removed inst reg_rgb[6] that is redundant to reg_rgb[1] (type GTP_DFF_E)
I: Removed inst reg_rgb[7] that is redundant to reg_rgb[1] (type GTP_DFF_E)
I: Removed inst reg_rgb[1] that is redundant to reg_rgb[0] (type GTP_DFF_E)
I: Removed inst reg_rgb[9] that is redundant to reg_rgb[8] (type GTP_DFF_E)
I: Removed inst reg_rgb[10] that is redundant to reg_rgb[8] (type GTP_DFF_E)
I: Removed inst reg_rgb[11] that is redundant to reg_rgb[8] (type GTP_DFF_E)
I: Removed inst reg_rgb[12] that is redundant to reg_rgb[8] (type GTP_DFF_E)
I: Removed inst reg_rgb[13] that is redundant to reg_rgb[8] (type GTP_DFF_E)
I: Removed inst reg_rgb[14] that is redundant to reg_rgb[8] (type GTP_DFF_E)
I: Removed inst reg_rgb[15] that is redundant to reg_rgb[8] (type GTP_DFF_E)
I: Removed inst reg_rgb[17] that is redundant to reg_rgb[16] (type GTP_DFF_E)
I: Removed inst reg_rgb[18] that is redundant to reg_rgb[16] (type GTP_DFF_E)
I: Removed inst reg_rgb[19] that is redundant to reg_rgb[16] (type GTP_DFF_E)
I: Removed inst reg_rgb[20] that is redundant to reg_rgb[16] (type GTP_DFF_E)
I: Removed inst reg_rgb[21] that is redundant to reg_rgb[16] (type GTP_DFF_E)
I: Removed inst reg_rgb[22] that is redundant to reg_rgb[16] (type GTP_DFF_E)
I: Removed inst reg_rgb[23] that is redundant to reg_rgb[16] (type GTP_DFF_E)
Executing : tech-mapping phase 1 successfully.
 0.046159s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (101.6%)
Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully.
 1.653205s wall, 1.640625s user + 0.015625s system = 1.656250s CPU (100.2%)
Start tech-optimization.
Executing : tech-optimization successfully.
 0.077287s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (101.1%)
Start phys-optimization.
Executing : phys-optimization successfully.
 0.000065s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start restore-hierarchy.
Executing : restore-hierarchy successfully.
 0.000354s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

Cell Usage:
GTP_DFF_C                    53 uses
GTP_DFF_CE                  119 uses
GTP_DFF_E                     6 uses
GTP_DFF_PE                    1 use
GTP_DLATCH                    4 uses
GTP_DLATCH_C                  1 use
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_LUT1                      1 use
GTP_LUT2                    122 uses
GTP_LUT3                     11 uses
GTP_LUT4                     27 uses
GTP_LUT5                     59 uses
GTP_LUT5CARRY               113 uses
GTP_LUT5M                     3 uses
GTP_MUX2LUT6                  5 uses

I/O ports: 26
GTP_INBUF                  11 uses
GTP_OUTBUF                 15 uses

Mapping Summary:
Total LUTs: 336 of 17536 (1.92%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 336
Total Registers: 179 of 26304 (0.68%)
Total Latches: 5

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 26 of 240 (10.83%)


Number of unique control sets : 16
  CLK(nt_sys_clk), C(N393)                         : 1
  CLK(nt_sys_clk), C(~nt_sys_rst_n)                : 52
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N304)      : 21
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N311)      : 21
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N353)      : 5
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N380)      : 24
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N401)      : 21
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N408)      : 2
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N415)      : 21
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N422)      : 2
  CLK(nt_sys_clk), CE(N388)                        : 2
  CLK(nt_sys_clk), CE(~nt_echo_en_n)               : 4
  CLK(nt_sys_clk), CP(~nt_sys_rst_n), CE(_N1388)         : 3
      CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(_N1388)      : 2
      CLK(nt_sys_clk), P(~nt_sys_rst_n), CE(_N1388)      : 1
  G(N393), C(N392)                                 : 1
  G(N425)                                          : 2
  G(N428)                                          : 2


Number of DFF:CE Signals : 11
  N304(from GTP_LUT2:Z)                            : 21
  N311(from GTP_LUT2:Z)                            : 21
  N353(from GTP_LUT5:Z)                            : 5
  N380(from GTP_LUT5M:Z)                           : 24
  N388(from GTP_LUT5M:Z)                           : 2
  N401(from GTP_LUT4:Z)                            : 21
  N408(from GTP_LUT4:Z)                            : 2
  N415(from GTP_LUT4:Z)                            : 21
  N422(from GTP_LUT4:Z)                            : 2
  _N1388(from GTP_LUT5:Z)                          : 3
  ~nt_echo_en_n(from GTP_INV:Z)                    : 4

Number of DFF:CLK Signals : 1
  nt_sys_clk(from GTP_INBUF:O)                     : 179

Number of DFF:CP Signals : 2
  N393(from GTP_LUT5:Z)                            : 1
  ~nt_sys_rst_n(from GTP_INV:Z)                    : 172

Number of DLATCH:CP Signals : 1
  N392(from GTP_LUT5:Z)                            : 1

Number of DLATCH:G Signals : 3
  N393(from GTP_LUT5:Z)                            : 1
  N425(from GTP_LUT2:Z)                            : 2
  N428(from GTP_LUT2:Z)                            : 2

Design 'smart_car' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to smart_car_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
C: STA-3011: Clock pin 'next_state_a[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_a[1]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[1]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'pwm_ab_cp/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'l1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_ab' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rgb_p' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'trig' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_en_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'en_ab' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p2' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p3' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Detailed Timing Report:

Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred         1000.000     {0 500}        Declared               179           0  {sys_clk}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               sys_clk_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred             1.000 MHz     188.395 MHz       1000.000          5.308        994.692
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           994.692       0.000              0            294
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             0.881       0.000              0            294
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           995.465       0.000              0              1
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             1.864       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred                                  499.279       0.000              0            179
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : counter_rgb_t[14]/CLK (GTP_DFF_CE)
Endpoint    : counter_rgb_t[14]/CE (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_rgb_t[14]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       counter_rgb_t[14]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.597       4.688         counter_rgb_t[14]
                                                                                   N26_15/I0 (GTP_LUT3)
                                   td                    0.231       4.919 f       N26_15/Z (GTP_LUT3)
                                   net (fanout=1)        0.465       5.384         _N1595           
                                                                                   N26_19/I1 (GTP_LUT5)
                                   td                    0.282       5.666 r       N26_19/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       6.146         _N1395           
                                                                                   N380_12/I4 (GTP_LUT5)
                                   td                    0.174       6.320 f       N380_12/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.785         _N1603           
                                                                                   N380_14/I4 (GTP_LUT5)
                                   td                    0.174       6.959 f       N380_14/Z (GTP_LUT5)
                                   net (fanout=25)       0.764       7.723         _N1390           
                                                                                   N380/I1 (GTP_LUT5M)
                                   td                    0.282       8.005 r       N380/Z (GTP_LUT5M)
                                   net (fanout=24)       0.742       8.747         N380             
                                                                           r       counter_rgb_t[14]/CE (GTP_DFF_CE)

 Data arrival time                                                   8.747         Logic Levels: 5  
                                                                                   Logic: 1.468ns(29.472%), Route: 3.513ns(70.528%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555    1003.766         nt_sys_clk       
                                                                           r       counter_rgb_t[14]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  -8.747                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.692                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[14]/CLK (GTP_DFF_CE)
Endpoint    : counter_rgb_t[1]/CE (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_rgb_t[14]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       counter_rgb_t[14]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.597       4.688         counter_rgb_t[14]
                                                                                   N26_15/I0 (GTP_LUT3)
                                   td                    0.231       4.919 f       N26_15/Z (GTP_LUT3)
                                   net (fanout=1)        0.465       5.384         _N1595           
                                                                                   N26_19/I1 (GTP_LUT5)
                                   td                    0.282       5.666 r       N26_19/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       6.146         _N1395           
                                                                                   N380_12/I4 (GTP_LUT5)
                                   td                    0.174       6.320 f       N380_12/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.785         _N1603           
                                                                                   N380_14/I4 (GTP_LUT5)
                                   td                    0.174       6.959 f       N380_14/Z (GTP_LUT5)
                                   net (fanout=25)       0.764       7.723         _N1390           
                                                                                   N380/I1 (GTP_LUT5M)
                                   td                    0.282       8.005 r       N380/Z (GTP_LUT5M)
                                   net (fanout=24)       0.742       8.747         N380             
                                                                           r       counter_rgb_t[1]/CE (GTP_DFF_CE)

 Data arrival time                                                   8.747         Logic Levels: 5  
                                                                                   Logic: 1.468ns(29.472%), Route: 3.513ns(70.528%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555    1003.766         nt_sys_clk       
                                                                           r       counter_rgb_t[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  -8.747                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.692                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[14]/CLK (GTP_DFF_CE)
Endpoint    : counter_rgb_t[2]/CE (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_rgb_t[14]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       counter_rgb_t[14]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.597       4.688         counter_rgb_t[14]
                                                                                   N26_15/I0 (GTP_LUT3)
                                   td                    0.231       4.919 f       N26_15/Z (GTP_LUT3)
                                   net (fanout=1)        0.465       5.384         _N1595           
                                                                                   N26_19/I1 (GTP_LUT5)
                                   td                    0.282       5.666 r       N26_19/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       6.146         _N1395           
                                                                                   N380_12/I4 (GTP_LUT5)
                                   td                    0.174       6.320 f       N380_12/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.785         _N1603           
                                                                                   N380_14/I4 (GTP_LUT5)
                                   td                    0.174       6.959 f       N380_14/Z (GTP_LUT5)
                                   net (fanout=25)       0.764       7.723         _N1390           
                                                                                   N380/I1 (GTP_LUT5M)
                                   td                    0.282       8.005 r       N380/Z (GTP_LUT5M)
                                   net (fanout=24)       0.742       8.747         N380             
                                                                           r       counter_rgb_t[2]/CE (GTP_DFF_CE)

 Data arrival time                                                   8.747         Logic Levels: 5  
                                                                                   Logic: 1.468ns(29.472%), Route: 3.513ns(70.528%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555    1003.766         nt_sys_clk       
                                                                           r       counter_rgb_t[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  -8.747                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.692                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[12]/CLK (GTP_DFF_CE)
Endpoint    : dis_reg_b[12]/D (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_e_b[12]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       counter_e_b[12]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.597       4.680         counter_e_b[12]  
                                                                           f       dis_reg_b[12]/D (GTP_DFF_CE)

 Data arrival time                                                   4.680         Logic Levels: 0  
                                                                                   Logic: 0.317ns(34.683%), Route: 0.597ns(65.317%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       dis_reg_b[12]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.881                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[14]/CLK (GTP_DFF_CE)
Endpoint    : dis_reg_b[14]/D (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_e_b[14]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       counter_e_b[14]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.597       4.680         counter_e_b[14]  
                                                                           f       dis_reg_b[14]/D (GTP_DFF_CE)

 Data arrival time                                                   4.680         Logic Levels: 0  
                                                                                   Logic: 0.317ns(34.683%), Route: 0.597ns(65.317%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       dis_reg_b[14]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.881                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[11]/CLK (GTP_DFF_CE)
Endpoint    : dis_reg_b[11]/D (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_e_b[11]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       counter_e_b[11]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.597       4.680         counter_e_b[11]  
                                                                           f       dis_reg_b[11]/D (GTP_DFF_CE)

 Data arrival time                                                   4.680         Logic Levels: 0  
                                                                                   Logic: 0.317ns(34.683%), Route: 0.597ns(65.317%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       dis_reg_b[11]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.881                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[4]/CLK (GTP_DFF_C)
Endpoint    : pwm_ab_sel/C (GTP_DFF_C)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[4]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[4]/Q (GTP_DFF_C)
                                   net (fanout=5)        0.630       4.721         counter_p[4]     
                                                                                   N134_mux4_5/I0 (GTP_LUT5)
                                   td                    0.282       5.003 r       N134_mux4_5/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       5.483         _N880            
                                                                                   N182_mux8/I4 (GTP_LUT5)
                                   td                    0.174       5.657 f       N182_mux8/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.122         _N840            
                                                                                   N182_mux12/I4 (GTP_LUT5)
                                   td                    0.174       6.296 f       N182_mux12/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.761         _N921            
                                                                                   N182_mux18_4/I4 (GTP_LUT5)
                                   td                    0.174       6.935 f       N182_mux18_4/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       7.415         _N1560           
                                                                                   N393/I0 (GTP_LUT5)
                                   td                    0.164       7.579 r       N393/Z (GTP_LUT5)
                                   net (fanout=2)        0.395       7.974         N393             
                                                                           r       pwm_ab_sel/C (GTP_DFF_C)

 Data arrival time                                                   7.974         Logic Levels: 5  
                                                                                   Logic: 1.293ns(30.727%), Route: 2.915ns(69.273%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555    1003.766         nt_sys_clk       
                                                                           r       pwm_ab_sel/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Recovery time                                          -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  -7.974                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.465                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[17]/CLK (GTP_DFF_C)
Endpoint    : pwm_ab_sel/C (GTP_DFF_C)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[17]/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       counter_p[17]/Q (GTP_DFF_C)
                                   net (fanout=7)        0.651       4.734         counter_p[17]    
                                                                                   N393/I1 (GTP_LUT5)
                                   td                    0.290       5.024 f       N393/Z (GTP_LUT5)
                                   net (fanout=2)        0.395       5.419         N393             
                                                                           f       pwm_ab_sel/C (GTP_DFF_C)

 Data arrival time                                                   5.419         Logic Levels: 1  
                                                                                   Logic: 0.607ns(36.721%), Route: 1.046ns(63.279%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       pwm_ab_sel/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Removal time                                           -0.211       3.555                          

 Data required time                                                  3.555                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.555                          
 Data arrival time                                                  -5.419                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.864                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[7]/CLK (GTP_DFF_C)
Endpoint    : pwm2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[7]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[7]/Q (GTP_DFF_C)
                                   net (fanout=7)        0.651       4.742         counter_p[7]     
                                                                                   N152_mux6_4/I4 (GTP_LUT5)
                                   td                    0.283       5.025 r       N152_mux6_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       5.490         _N1582           
                                                                                   N152_mux8/I4 (GTP_LUT5)
                                   td                    0.174       5.664 f       N152_mux8/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.129         _N828            
                                                                                   N152_mux12/I4 (GTP_LUT5)
                                   td                    0.174       6.303 f       N152_mux12/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.768         _N991            
                                                                                   N152_mux16/I4 (GTP_LUT5)
                                   td                    0.174       6.942 f       N152_mux16/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       7.422         _N911            
                                                                                   N157/I3 (GTP_LUT4)
                                   td                    0.174       7.596 f       N157/Z (GTP_LUT4)
                                   net (fanout=1)        0.749       8.345         nt_pwm2          
                                                                                   pwm2_obuf/I (GTP_OUTBUF)
                                   td                    2.409      10.754 f       pwm2_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      10.754         pwm2             
 pwm2                                                                      f       pwm2 (port)      

 Data arrival time                                                  10.754         Logic Levels: 6  
                                                                                   Logic: 3.713ns(53.134%), Route: 3.275ns(46.866%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[5]/CLK (GTP_DFF_C)
Endpoint    : pwm4 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[5]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[5]/Q (GTP_DFF_C)
                                   net (fanout=6)        0.640       4.731         counter_p[5]     
                                                                                   N142_mux3/I0 (GTP_LUT4)
                                   td                    0.260       4.991 f       N142_mux3/Z (GTP_LUT4)
                                   net (fanout=2)        0.480       5.471         _N881            
                                                                                   N163_mux7_7/I4 (GTP_LUT5)
                                   td                    0.174       5.645 f       N163_mux7_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.110         _N915            
                                                                                   N163_mux13_4/I4 (GTP_LUT5)
                                   td                    0.174       6.284 f       N163_mux13_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.749         _N1585           
                                                                                   N163_mux16/I3 (GTP_LUT4)
                                   td                    0.174       6.923 f       N163_mux16/Z (GTP_LUT4)
                                   net (fanout=2)        0.480       7.403         _N914            
                                                                                   N178_6/I4 (GTP_LUT5)
                                   td                    0.174       7.577 f       N178_6/Z (GTP_LUT5)
                                   net (fanout=1)        0.749       8.326         _N1107           
                                                                                   pwm4_obuf/I (GTP_OUTBUF)
                                   td                    2.409      10.735 f       pwm4_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      10.735         pwm4             
 pwm4                                                                      f       pwm4 (port)      

 Data arrival time                                                  10.735         Logic Levels: 6  
                                                                                   Logic: 3.690ns(52.949%), Route: 3.279ns(47.051%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[7]/CLK (GTP_DFF_C)
Endpoint    : pwm3 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[7]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[7]/Q (GTP_DFF_C)
                                   net (fanout=7)        0.651       4.742         counter_p[7]     
                                                                                   N152_mux6_4/I4 (GTP_LUT5)
                                   td                    0.283       5.025 r       N152_mux6_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       5.490         _N1582           
                                                                                   N152_mux8/I4 (GTP_LUT5)
                                   td                    0.174       5.664 f       N152_mux8/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.129         _N828            
                                                                                   N152_mux12/I4 (GTP_LUT5)
                                   td                    0.174       6.303 f       N152_mux12/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.768         _N991            
                                                                                   N152_mux16/I4 (GTP_LUT5)
                                   td                    0.174       6.942 f       N152_mux16/Z (GTP_LUT5)
                                   net (fanout=2)        0.000       6.942         _N911            
                                                                                   N165/I1 (GTP_MUX2LUT6)
                                   td                    0.000       6.942 f       N165/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.749       7.691         nt_pwm3          
                                                                                   pwm3_obuf/I (GTP_OUTBUF)
                                   td                    2.409      10.100 f       pwm3_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      10.100         pwm3             
 pwm3                                                                      f       pwm3 (port)      

 Data arrival time                                                  10.100         Logic Levels: 6  
                                                                                   Logic: 3.539ns(55.873%), Route: 2.795ns(44.127%)
====================================================================================================

====================================================================================================

Startpoint  : echo_a (port)
Endpoint    : echo_a1/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 echo_a                                                  0.000       0.000 r       echo_a (port)    
                                   net (fanout=1)        0.000       0.000         echo_a           
                                                                                   echo_a_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       echo_a_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.175       2.386         nt_echo_a        
                                                                           r       echo_a1/D (GTP_DFF_C)

 Data arrival time                                                   2.386         Logic Levels: 1  
                                                                                   Logic: 1.211ns(50.754%), Route: 1.175ns(49.246%)
====================================================================================================

====================================================================================================

Startpoint  : echo_b (port)
Endpoint    : echo_b1/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 echo_b                                                  0.000       0.000 r       echo_b (port)    
                                   net (fanout=1)        0.000       0.000         echo_b           
                                                                                   echo_b_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       echo_b_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.175       2.386         nt_echo_b        
                                                                           r       echo_b1/D (GTP_DFF_C)

 Data arrival time                                                   2.386         Logic Levels: 1  
                                                                                   Logic: 1.211ns(50.754%), Route: 1.175ns(49.246%)
====================================================================================================

====================================================================================================

Startpoint  : echo_en_n (port)
Endpoint    : nr_a/CE (GTP_DFF_E)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 echo_en_n                                               0.000       0.000 r       echo_en_n (port) 
                                   net (fanout=1)        0.000       0.000         echo_en_n        
                                                                                   echo_en_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       echo_en_n_ibuf/O (GTP_INBUF)
                                   net (fanout=8)        0.000       1.211         nt_echo_en_n     
                                                                                   N240_0/I (GTP_INV)
                                   td                    0.000       1.211 f       N240_0/Z (GTP_INV)
                                   net (fanout=4)        1.560       2.771         N240_0           
                                                                           f       nr_a/CE (GTP_DFF_E)

 Data arrival time                                                   2.771         Logic Levels: 2  
                                                                                   Logic: 1.211ns(43.703%), Route: 1.560ns(56.297%)
====================================================================================================

====================================================================================================
Action synthesize: Real time elapsed is 8.000 sec
Action synthesize: CPU time elapsed is 7.813 sec
Current time: Mon Jul 17 17:32:27 2023
Action synthesize: Peak memory pool usage is 236,380,160 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Mon Jul 17 17:32:29 2023
Compiling architecture definition.
Analyzing project file 'D:/VERILOG/smart_car/prj/smart_car.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file D:/VERILOG/smart_car/prj/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351568

Flattening design 'smart_car'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_sys_clk in design, driver pin O(instance sys_clk_ibuf) -> load pin CLK(instance counter_e_a[0]).
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.140625 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
|      Logic Utilization|      Used|      Available|      Utilization(%)
+-------------------------------------------------------------------------+
|                    APM|         0|             30|                    0
|                IOCKDLY|         0|             24|                    0
|                     FF|       179|          26304|                    1
|                    LUT|       341|          17536|                    2
|        Distributed RAM|         0|           4440|                    0
|                    DLL|         0|              6|                    0
|                   DQSL|         0|             18|                    0
|                    DRM|         0|             48|                    0
|               FUSECODE|         0|              1|                    0
|                     IO|        26|            240|                   11
|                IOCKDIV|         0|             12|                    0
|               IOCKGATE|         0|             12|                    0
|                   IPAL|         0|              1|                    0
|                    PLL|         0|              6|                    0
|                   RCKB|         0|             24|                    0
|              SCANCHAIN|         0|              4|                    0
|                  START|         0|              1|                    0
|                   USCM|         1|             20|                    5
|                  HMEMC|         0|              2|                    0
|                    OSC|         0|              1|                    0
|                    ADC|         0|              1|                    0
|                CRYSTAL|         0|              6|                    0
|                  FLSIF|         0|              1|                    0
|                 RESCAL|         0|              6|                    0
|                   UDID|         0|              1|                    0
+-------------------------------------------------------------------------+

Design 'smart_car' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/VERILOG/smart_car/prj/device_map/flow_led.pcf has been covered.
Action dev_map: Real time elapsed is 7.000 sec
Action dev_map: CPU time elapsed is 6.109 sec
Current time: Mon Jul 17 17:32:36 2023
Action dev_map: Peak memory pool usage is 220,553,216 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Mon Jul 17 17:32:36 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file D:/VERILOG/smart_car/prj/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f D:/VERILOG/smart_car/prj/device_map/flow_led.pcf
Executing : def_port l1 -LOC D4 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port l1 -LOC D4 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port l2 -LOC C6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port l2 -LOC C6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port l3 -LOC A5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port l3 -LOC A5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port l4 -LOC D6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port l4 -LOC D6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port nr_a -LOC F8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port nr_a -LOC F8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port nr_a_led -LOC F3 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -DRIVE 4 -SLEW SLOW
Executing : def_port nr_a_led -LOC F3 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port nr_b -LOC E6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port nr_b -LOC E6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port nr_b_led -LOC J6 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -DRIVE 4 -SLEW SLOW
Executing : def_port nr_b_led -LOC J6 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm1 -LOC R13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm1 -LOC R13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm2 -LOC B6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm2 -LOC B6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm3 -LOC B7 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm3 -LOC B7 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm4 -LOC A8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm4 -LOC A8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm_ab -LOC P13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm_ab -LOC P13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port rgb_p -LOC V16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port rgb_p -LOC V16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port trig -LOC E7 -IOSTANDARD LVTTL33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port trig -LOC E7 -IOSTANDARD LVTTL33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port a -LOC C8 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/device_map/flow_led.pcf(line number: 18)] | Port a has been placed at location C8, whose type is share pin.
Executing : def_port a -LOC C8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port b -LOC E8 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/device_map/flow_led.pcf(line number: 19)] | Port b has been placed at location E8, whose type is share pin.
Executing : def_port b -LOC E8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port echo_a -LOC F7 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port echo_a -LOC F7 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port echo_b -LOC E5 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port echo_b -LOC E5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port echo_en_n -LOC D8 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/device_map/flow_led.pcf(line number: 22)] | Port echo_en_n has been placed at location D8, whose type is share pin.
Executing : def_port echo_en_n -LOC D8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port en_ab -LOC T13 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port en_ab -LOC T13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port p1 -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port p1 -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port p2 -LOC R17 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port p2 -LOC R17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port p3 -LOC R18 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port p3 -LOC R18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port sys_clk -LOC B5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP
Executing : def_port sys_clk -LOC B5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP successfully.
Executing : def_port sys_rst_n -LOC G5 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -BUS_KEEPER PULLUP
Executing : def_port sys_rst_n -LOC G5 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -BUS_KEEPER PULLUP successfully.
Executing : apply_constraint -f D:/VERILOG/smart_car/prj/device_map/flow_led.pcf successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 467485


Placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Pre global placement takes 1.83 sec.
Run super clustering :
	Initial slack 990944.
	1 iterations finished.
	Final slack 990944.
Super clustering done.
Design Utilization : 2%.
Global placement takes 0.22 sec.
Wirelength after global placement is 2855.
Placed fixed group with base inst a_ibuf/opit_1 on IOL_7_362.
Placed fixed group with base inst b_ibuf/opit_1 on IOL_7_366.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Placed fixed group with base inst echo_a_ibuf/opit_1 on IOL_7_294.
Placed fixed group with base inst echo_b_ibuf/opit_1 on IOL_7_326.
Placed fixed group with base inst echo_en_n_ibuf/opit_1 on IOL_7_361.
Placed fixed group with base inst en_ab_ibuf/opit_1 on IOL_151_13.
Placed fixed group with base inst l1_obuf/opit_1 on IOL_7_333.
Placed fixed group with base inst l2_obuf/opit_1 on IOL_7_358.
Placed fixed group with base inst l3_obuf/opit_1 on IOL_7_297.
Placed fixed group with base inst l4_obuf/opit_1 on IOL_7_357.
Placed fixed group with base inst nr_a_led_obuf/opit_1 on IOL_7_229.
Placed fixed group with base inst nr_a_obuf/opit_1 on IOL_7_293.
Placed fixed group with base inst nr_b_led_obuf/opit_1 on IOL_7_226.
Placed fixed group with base inst nr_b_obuf/opit_1 on IOL_7_325.
Placed fixed group with base inst p1_ibuf/opit_1 on IOL_151_114.
Placed fixed group with base inst p2_ibuf/opit_1 on IOL_151_50.
Placed fixed group with base inst p3_ibuf/opit_1 on IOL_151_49.
Placed fixed group with base inst pwm1_obuf/opit_1 on IOL_151_14.
Placed fixed group with base inst pwm2_obuf/opit_1 on IOL_7_322.
Placed fixed group with base inst pwm3_obuf/opit_1 on IOL_7_330.
Placed fixed group with base inst pwm4_obuf/opit_1 on IOL_7_349.
Placed fixed group with base inst pwm_ab_obuf/opit_1 on IOL_151_10.
Placed fixed group with base inst rgb_p_obuf/opit_1 on IOL_151_22.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst sys_rst_n_ibuf/opit_1 on IOL_7_241.
Placed fixed group with base inst trig_obuf/opit_1 on IOL_7_365.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_2_144.
Placed fixed instance BKCL_auto_2 on BKCL_154_20.
Wirelength after Macro cell placement is 2855.
Macro cell placement takes 0.00 sec.
Run super clustering :
	Initial slack 990944.
	1 iterations finished.
	Final slack 990944.
Super clustering done.
Design Utilization : 2%.
Wirelength after post global placement is 2855.
Post global placement takes 0.27 sec.
Wirelength after legalization is 3016.
Legalization takes 0.08 sec.
Worst slack before Replication Place is 995824.
Wirelength after replication placement is 3016.
Legalized cost 995824.000000.
The detailed placement ends at 10th iteration.
Wirelength after detailed placement is 3101.
Timing-driven detailed placement takes 0.73 sec.
Placement done.
Total placement takes 3.36 sec.
Finished placement. (CPU time elapsed 0h:00m:04s)

Routing started.
Building routing graph takes 1.81 sec.
Worst slack is 996523.
Processing design graph takes 0.17 sec.
Total memory for routing:
	47.062454 M.
Total nets for routing : 527.
Global Routing step 1 takes 0.00 sec.
Global Routing step 2 takes 0.00 sec.
Global Routing step 3 takes 0.00 sec.
Global Routing step 1 takes 0.00 sec.
Global Routing step 2 takes 0.02 sec.
Unrouted nets 20 at the end of iteration 0.
Unrouted nets 6 at the end of iteration 1.
Unrouted nets 2 at the end of iteration 2.
Unrouted nets 2 at the end of iteration 3.
Unrouted nets 2 at the end of iteration 4.
Unrouted nets 0 at the end of iteration 5.
Global Routing step 3 takes 0.16 sec.
Global routing takes 0.19 sec.
Total 590 subnets.
    forward max bucket size 83 , backward 25.
        Unrouted nets 379 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.078125 sec.
    forward max bucket size 23 , backward 39.
        Unrouted nets 250 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.062500 sec.
    forward max bucket size 22 , backward 78.
        Unrouted nets 181 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.046875 sec.
    forward max bucket size 21 , backward 64.
        Unrouted nets 137 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.031250 sec.
    forward max bucket size 24 , backward 47.
        Unrouted nets 72 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.015625 sec.
    forward max bucket size 35 , backward 130.
        Unrouted nets 49 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.015625 sec.
    forward max bucket size 23 , backward 45.
        Unrouted nets 31 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 38.
        Unrouted nets 17 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.015625 sec.
    forward max bucket size 15 , backward 101.
        Unrouted nets 6 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 35.
        Unrouted nets 5 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 17.
        Unrouted nets 5 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 63.
        Unrouted nets 0 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
Detailed routing takes 0.28 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.28 sec.
Cleanup routing takes 0.06 sec.
Routing done.
Total routing takes 3.06 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
|         Logic Utilization|      Used|      Available|      Utilization(%)
+----------------------------------------------------------------------------+
|                Use of ADC|         0|              1|                    0
|                Use of APM|         0|             30|                    0
|               Use of BKCL|         3|              6|                   50
|               Use of CLMA|        99|           3274|                    3
|                        FF|       129|          19644|                    1
|                       LUT|       278|          13096|                    2
|              LUT-FF pairs|        88|          13096|                    1
|               Use of CLMS|        28|           1110|                    3
|                        FF|        50|           6660|                    1
|                       LUT|        69|           4440|                    2
|              LUT-FF pairs|        40|           4440|                    1
|           Distributed RAM|         0|           4440|                    0
|            Use of CRYSTAL|         0|              6|                    0
|                Use of DRM|         0|             48|                    0
|              Use of FLSIF|         0|              1|                    0
|           Use of FUSECODE|         0|              1|                    0
|            Use of HARD0N1|         0|           2745|                    0
|              Use of HMEMC|         0|              2|                    0
|                 Use of IO|        26|            240|                   11
|                      IOBD|        14|            120|                   12
|                      IOBR|         1|              6|                   17
|                      IOBS|        11|            114|                   10
|                       DLL|         0|              6|                    0
|                      DQSL|         0|             18|                    0
|            Use of IOCKDIV|         0|             12|                    0
|            Use of IOCKDLY|         0|             24|                    0
|           Use of IOCKGATE|         0|             12|                    0
|      Use of IOCKGMUX_TEST|         0|             12|                    0
|                Use of IOL|        26|            240|                   11
|               Use of IPAL|         0|              1|                    0
|           Use of MFG_TEST|         0|              1|                    0
|                Use of OSC|         0|              1|                    0
|                Use of PLL|         0|              6|                    0
|       Use of PREGMUX_TEST|         0|              6|                    0
|               Use of RCKB|         0|             24|                    0
|       Use of RCKBMUX_TEST|         0|             12|                    0
|             Use of RESCAL|         0|              6|                    0
|          Use of SCANCHAIN|         0|              4|                    0
|              Use of START|         1|              1|                  100
|               Use of UDID|         0|              1|                    0
|               Use of USCM|         1|             20|                    5
|       Use of USCMMUX_TEST|         0|             20|                    0
|       Use of VCKBMUX_TEST|         0|             12|                    0
+----------------------------------------------------------------------------+

I: critical_path_diff_worst_slack: 0 ps. (place 60000 ps, route 60000 ps)
I: critical_path_diff_same_rate: 0.00%. (route 0, same 0)
Finished routing. (CPU time elapsed 0h:00m:07s)
Design 'smart_car' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 13.000 sec
Action pnr: CPU time elapsed is 13.234 sec
Current time: Mon Jul 17 17:32:50 2023
Action pnr: Peak memory pool usage is 423,542,784 bytes
Finished placement and routing. (CPU time elapsed 0h:00m:07s)
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Mon Jul 17 17:32:52 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 467485

Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
C: STA-3011: Clock pin 'next_state_a[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_a[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'pwm_ab_cp/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'l1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_ab' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rgb_p' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'trig' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_en_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'en_ab' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p2' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p3' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.2-Lite <build 59895>)
| Date         : Mon Jul 17 17:33:00 2023
| Design       : smart_car
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred         1000.000     {0 500}        Declared               179           0  {sys_clk}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               sys_clk_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred             1.000 MHz     226.603 MHz       1000.000          4.413        995.587
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           995.587       0.000              0            467
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             0.177       0.000              0            467
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           995.000       0.000              0              1
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             1.328       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred                                  499.291       0.000              0            179
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           996.343       0.000              0            467
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             0.217       0.000              0            467
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           995.943       0.000              0              1
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             1.205       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred                                  499.609       0.000              0            179
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : counter_rgb_t[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[13]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.753
  Launch Clock Delay      :  4.383
  Clock Pessimism Removal :  0.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.819       4.383         ntclkbufg_0      
 CLMA_54_212/CLK                                                           r       counter_rgb_t[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_54_212/Q0                    tco                   0.261       4.644 r       counter_rgb_t[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.606       5.250         counter_rgb_t[3] 
 CLMS_54_209/Y3                    td                    0.276       5.526 r       N22_mux5_4/gateop_perm/Z
                                   net (fanout=2)        0.263       5.789         _N1374           
 CLMA_54_208/Y0                    td                    0.282       6.071 r       N22_mux6/gateop_perm/Z
                                   net (fanout=1)        0.260       6.331         _N958            
 CLMA_54_208/Y2                    td                    0.165       6.496 r       N22_mux10/gateop_perm/Z
                                   net (fanout=1)        0.588       7.084         _N960            
 CLMA_50_228/Y0                    td                    0.164       7.248 r       N380_14/gateop_perm/Z
                                   net (fanout=25)       0.266       7.514         _N1390           
 CLMA_50_228/Y3                    td                    0.276       7.790 r       N380/gateop/F    
                                   net (fanout=16)       0.534       8.324         N380             
 CLMS_54_225/CECO                  td                    0.118       8.442 r       counter_rgb_t[15]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=1)        0.000       8.442         _N34             
 CLMS_54_229/CECI                                                          r       counter_rgb_t[13]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.442         Logic Levels: 6  
                                                                                   Logic: 1.542ns(37.990%), Route: 2.517ns(62.010%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.561    1003.753         ntclkbufg_0      
 CLMS_54_229/CLK                                                           r       counter_rgb_t[13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.617    1004.370                          
 clock uncertainty                                      -0.050    1004.320                          

 Setup time                                             -0.291    1004.029                          

 Data required time                                               1004.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.029                          
 Data arrival time                                                  -8.442                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.587                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[4]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.733
  Launch Clock Delay      :  4.383
  Clock Pessimism Removal :  0.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.819       4.383         ntclkbufg_0      
 CLMA_54_212/CLK                                                           r       counter_rgb_t[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_54_212/Q0                    tco                   0.261       4.644 r       counter_rgb_t[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.606       5.250         counter_rgb_t[3] 
 CLMS_54_209/Y3                    td                    0.276       5.526 r       N22_mux5_4/gateop_perm/Z
                                   net (fanout=2)        0.263       5.789         _N1374           
 CLMA_54_208/Y0                    td                    0.282       6.071 r       N22_mux6/gateop_perm/Z
                                   net (fanout=1)        0.260       6.331         _N958            
 CLMA_54_208/Y2                    td                    0.165       6.496 r       N22_mux10/gateop_perm/Z
                                   net (fanout=1)        0.588       7.084         _N960            
 CLMA_50_228/Y0                    td                    0.164       7.248 r       N380_14/gateop_perm/Z
                                   net (fanout=25)       0.266       7.514         _N1390           
 CLMA_50_228/Y3                    td                    0.276       7.790 r       N380/gateop/F    
                                   net (fanout=16)       0.573       8.363         N380             
 CLMA_54_212/CE                                                            r       counter_rgb_t[4]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.363         Logic Levels: 5  
                                                                                   Logic: 1.424ns(35.779%), Route: 2.556ns(64.221%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.541    1003.733         ntclkbufg_0      
 CLMA_54_212/CLK                                                           r       counter_rgb_t[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.650    1004.383                          
 clock uncertainty                                      -0.050    1004.333                          

 Setup time                                             -0.277    1004.056                          

 Data required time                                               1004.056                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.056                          
 Data arrival time                                                  -8.363                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.693                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[3]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.733
  Launch Clock Delay      :  4.383
  Clock Pessimism Removal :  0.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.819       4.383         ntclkbufg_0      
 CLMA_54_212/CLK                                                           r       counter_rgb_t[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_54_212/Q0                    tco                   0.261       4.644 r       counter_rgb_t[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.606       5.250         counter_rgb_t[3] 
 CLMS_54_209/Y3                    td                    0.276       5.526 r       N22_mux5_4/gateop_perm/Z
                                   net (fanout=2)        0.263       5.789         _N1374           
 CLMA_54_208/Y0                    td                    0.282       6.071 r       N22_mux6/gateop_perm/Z
                                   net (fanout=1)        0.260       6.331         _N958            
 CLMA_54_208/Y2                    td                    0.165       6.496 r       N22_mux10/gateop_perm/Z
                                   net (fanout=1)        0.588       7.084         _N960            
 CLMA_50_228/Y0                    td                    0.164       7.248 r       N380_14/gateop_perm/Z
                                   net (fanout=25)       0.266       7.514         _N1390           
 CLMA_50_228/Y3                    td                    0.276       7.790 r       N380/gateop/F    
                                   net (fanout=16)       0.573       8.363         N380             
 CLMA_54_212/CE                                                            r       counter_rgb_t[3]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.363         Logic Levels: 5  
                                                                                   Logic: 1.424ns(35.779%), Route: 2.556ns(64.221%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.541    1003.733         ntclkbufg_0      
 CLMA_54_212/CLK                                                           r       counter_rgb_t[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.650    1004.383                          
 clock uncertainty                                      -0.050    1004.333                          

 Setup time                                             -0.277    1004.056                          

 Data required time                                               1004.056                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.056                          
 Data arrival time                                                  -8.363                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.693                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[13]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[13]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.297  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.442
  Launch Clock Delay      :  3.773
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.581       3.773         ntclkbufg_0      
 CLMA_30_245/CLK                                                           r       counter_e_b[13]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_245/Q2                    tco                   0.223       3.996 f       counter_e_b[13]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.235       4.231         counter_e_b[13]  
 CLMA_30_248/M2                                                            f       dis_reg_b[13]/opit_0_inv/D

 Data arrival time                                                   4.231         Logic Levels: 0  
                                                                                   Logic: 0.223ns(48.690%), Route: 0.235ns(51.310%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.878       4.442         ntclkbufg_0      
 CLMA_30_248/CLK                                                           r       dis_reg_b[13]/opit_0_inv/CLK
 clock pessimism                                        -0.372       4.070                          
 clock uncertainty                                       0.000       4.070                          

 Hold time                                              -0.016       4.054                          

 Data required time                                                  4.054                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.054                          
 Data arrival time                                                  -4.231                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.177                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[14]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.297  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.442
  Launch Clock Delay      :  3.773
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.581       3.773         ntclkbufg_0      
 CLMA_30_245/CLK                                                           r       counter_e_b[14]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_245/Q0                    tco                   0.223       3.996 f       counter_e_b[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.256       4.252         counter_e_b[14]  
 CLMA_30_248/M0                                                            f       dis_reg_b[14]/opit_0_inv/D

 Data arrival time                                                   4.252         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.555%), Route: 0.256ns(53.445%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.878       4.442         ntclkbufg_0      
 CLMA_30_248/CLK                                                           r       dis_reg_b[14]/opit_0_inv/CLK
 clock pessimism                                        -0.372       4.070                          
 clock uncertainty                                       0.000       4.070                          

 Hold time                                              -0.016       4.054                          

 Data required time                                                  4.054                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.054                          
 Data arrival time                                                  -4.252                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.198                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[12]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[12]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.262  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.423
  Launch Clock Delay      :  3.789
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.597       3.789         ntclkbufg_0      
 CLMA_30_249/CLK                                                           r       counter_e_b[12]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_249/Q3                    tco                   0.223       4.012 f       counter_e_b[12]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.236       4.248         counter_e_b[12]  
 CLMA_30_244/M2                                                            f       dis_reg_b[12]/opit_0_inv/D

 Data arrival time                                                   4.248         Logic Levels: 0  
                                                                                   Logic: 0.223ns(48.584%), Route: 0.236ns(51.416%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.859       4.423         ntclkbufg_0      
 CLMA_30_244/CLK                                                           r       dis_reg_b[12]/opit_0_inv/CLK
 clock pessimism                                        -0.372       4.051                          
 clock uncertainty                                       0.000       4.051                          

 Hold time                                              -0.016       4.035                          

 Data required time                                                  4.035                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.035                          
 Data arrival time                                                  -4.248                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.213                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.715
  Launch Clock Delay      :  4.366
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.802       4.366         ntclkbufg_0      
 CLMA_58_172/CLK                                                           r       counter_p[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_172/Q0                    tco                   0.261       4.627 r       counter_p[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.442       5.069         counter_p[2]     
 CLMS_54_177/Y1                    td                    0.377       5.446 r       N134_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.460       5.906         _N880            
 CLMA_58_180/Y0                    td                    0.282       6.188 r       N182_mux8/gateop_perm/Z
                                   net (fanout=1)        0.482       6.670         _N840            
 CLMA_66_176/Y0                    td                    0.387       7.057 r       N182_mux12/gateop_perm/Z
                                   net (fanout=1)        0.591       7.648         _N921            
 CLMA_70_188/Y2                    td                    0.284       7.932 r       N182_mux18_4/gateop_perm/Z
                                   net (fanout=2)        0.263       8.195         _N1560           
 CLMA_70_189/Y0                    td                    0.383       8.578 r       N393/gateop_perm/Z
                                   net (fanout=2)        0.408       8.986         N393             
 CLMA_70_181/RS                                                            r       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   8.986         Logic Levels: 5  
                                                                                   Logic: 1.974ns(42.727%), Route: 2.646ns(57.273%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.523    1003.715         ntclkbufg_0      
 CLMA_70_181/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                         0.598    1004.313                          
 clock uncertainty                                      -0.050    1004.263                          

 Recovery time                                          -0.277    1003.986                          

 Data required time                                               1003.986                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.986                          
 Data arrival time                                                  -8.986                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.000                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[19]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.365
  Launch Clock Delay      :  3.716
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.524       3.716         ntclkbufg_0      
 CLMA_58_196/CLK                                                           r       counter_p[19]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_196/Q0                    tco                   0.223       3.939 f       counter_p[19]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.357       4.296         counter_p[19]    
 CLMA_70_189/Y0                    td                    0.314       4.610 f       N393/gateop_perm/Z
                                   net (fanout=2)        0.274       4.884         N393             
 CLMA_70_181/RS                                                            f       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   4.884         Logic Levels: 1  
                                                                                   Logic: 0.537ns(45.976%), Route: 0.631ns(54.024%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.801       4.365         ntclkbufg_0      
 CLMA_70_181/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                        -0.598       3.767                          
 clock uncertainty                                       0.000       3.767                          

 Removal time                                           -0.211       3.556                          

 Data required time                                                  3.556                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.556                          
 Data arrival time                                                  -4.884                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.328                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[7]/opit_0_inv_L5Q/CLK
Endpoint    : pwm2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.797       4.361         ntclkbufg_0      
 CLMA_58_193/CLK                                                           r       counter_p[7]/opit_0_inv_L5Q/CLK

 CLMA_58_193/Q3                    tco                   0.261       4.622 r       counter_p[7]/opit_0_inv_L5Q/Q
                                   net (fanout=7)        0.603       5.225         counter_p[7]     
 CLMS_54_177/Y2                    td                    0.284       5.509 r       N152_mux6_4/gateop_perm/Z
                                   net (fanout=1)        0.781       6.290         _N1582           
 CLMA_66_192/Y1                    td                    0.382       6.672 r       N152_mux8/gateop_perm/Z
                                   net (fanout=1)        0.419       7.091         _N828            
 CLMA_66_196/Y0                    td                    0.387       7.478 r       N152_mux12/gateop_perm/Z
                                   net (fanout=1)        0.421       7.899         _N991            
 CLMS_66_193/Y1                    td                    0.382       8.281 r       N165_muxf6_perm/Y1
                                   net (fanout=1)        0.727       9.008         _N911            
 CLMA_70_188/Y3                    td                    0.230       9.238 f       N157/gateop_perm/Z
                                   net (fanout=1)        2.339      11.577         nt_pwm2          
 IOL_7_322/DO                      td                    0.122      11.699 f       pwm2_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.699         pwm2_obuf/ntO    
 IOBD_0_322/PAD                    td                    2.788      14.487 f       pwm2_obuf/opit_0/O
                                   net (fanout=1)        0.097      14.584         pwm2             
 B6                                                                        f       pwm2 (port)      

 Data arrival time                                                  14.584         Logic Levels: 7  
                                                                                   Logic: 4.836ns(47.305%), Route: 5.387ns(52.695%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm4 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.794       4.358         ntclkbufg_0      
 CLMS_54_177/CLK                                                           r       counter_p[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_54_177/Q0                    tco                   0.261       4.619 r       counter_p[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.577       5.196         counter_p[4]     
 CLMA_58_180/Y3                    td                    0.276       5.472 r       N142_mux3/gateop_perm/Z
                                   net (fanout=2)        0.656       6.128         _N881            
 CLMA_66_180/Y2                    td                    0.389       6.517 r       N163_mux7_7/gateop_perm/Z
                                   net (fanout=1)        0.465       6.982         _N915            
 CLMA_66_192/Y2                    td                    0.389       7.371 r       N163_mux13_4/gateop_perm/Z
                                   net (fanout=1)        0.260       7.631         _N1585           
 CLMS_66_193/Y0                    td                    0.383       8.014 r       N165_muxf6_perm/Y0
                                   net (fanout=1)        0.312       8.326         _N914            
 CLMS_66_181/Y0                    td                    0.174       8.500 f       N178_6/gateop_perm/Z
                                   net (fanout=1)        2.620      11.120         _N1107           
 IOL_7_349/DO                      td                    0.122      11.242 f       pwm4_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.242         pwm4_obuf/ntO    
 IOBS_0_349/PAD                    td                    2.788      14.030 f       pwm4_obuf/opit_0/O
                                   net (fanout=1)        0.092      14.122         pwm4             
 A8                                                                        f       pwm4 (port)      

 Data arrival time                                                  14.122         Logic Levels: 7  
                                                                                   Logic: 4.782ns(48.976%), Route: 4.982ns(51.024%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[7]/opit_0_inv_L5Q/CLK
Endpoint    : pwm3 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.797       4.361         ntclkbufg_0      
 CLMA_58_193/CLK                                                           r       counter_p[7]/opit_0_inv_L5Q/CLK

 CLMA_58_193/Q3                    tco                   0.261       4.622 r       counter_p[7]/opit_0_inv_L5Q/Q
                                   net (fanout=7)        0.603       5.225         counter_p[7]     
 CLMS_54_177/Y2                    td                    0.284       5.509 r       N152_mux6_4/gateop_perm/Z
                                   net (fanout=1)        0.781       6.290         _N1582           
 CLMA_66_192/Y1                    td                    0.382       6.672 r       N152_mux8/gateop_perm/Z
                                   net (fanout=1)        0.419       7.091         _N828            
 CLMA_66_196/Y0                    td                    0.387       7.478 r       N152_mux12/gateop_perm/Z
                                   net (fanout=1)        0.421       7.899         _N991            
 CLMS_66_193/Y6AB                  td                    0.352       8.251 f       N165_muxf6_perm/Z
                                   net (fanout=1)        2.422      10.673         nt_pwm3          
 IOL_7_330/DO                      td                    0.122      10.795 f       pwm3_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.795         pwm3_obuf/ntO    
 IOBD_0_330/PAD                    td                    2.788      13.583 f       pwm3_obuf/opit_0/O
                                   net (fanout=1)        0.095      13.678         pwm3             
 B7                                                                        f       pwm3 (port)      

 Data arrival time                                                  13.678         Logic Levels: 6  
                                                                                   Logic: 4.576ns(49.115%), Route: 4.741ns(50.885%)
====================================================================================================

====================================================================================================

Startpoint  : echo_b (port)
Endpoint    : echo_b1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E5                                                      0.000       0.000 r       echo_b (port)    
                                   net (fanout=1)        0.036       0.036         echo_b           
 IOBD_0_326/DIN                    td                    0.935       0.971 r       echo_b_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.971         echo_b_ibuf/ntD  
 IOL_7_326/RX_DATA_DD              td                    0.094       1.065 r       echo_b_ibuf/opit_1/OUT
                                   net (fanout=1)        1.014       2.079         nt_echo_b        
 CLMS_26_245/M0                                                            r       echo_b1/opit_0_inv/D

 Data arrival time                                                   2.079         Logic Levels: 2  
                                                                                   Logic: 1.029ns(49.495%), Route: 1.050ns(50.505%)
====================================================================================================

====================================================================================================

Startpoint  : echo_a (port)
Endpoint    : echo_a1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F7                                                      0.000       0.000 r       echo_a (port)    
                                   net (fanout=1)        0.055       0.055         echo_a           
 IOBD_0_294/DIN                    td                    0.935       0.990 r       echo_a_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.990         echo_a_ibuf/ntD  
 IOL_7_294/RX_DATA_DD              td                    0.094       1.084 r       echo_a_ibuf/opit_1/OUT
                                   net (fanout=1)        1.039       2.123         nt_echo_a        
 CLMA_30_229/M0                                                            r       echo_a1/opit_0_inv/D

 Data arrival time                                                   2.123         Logic Levels: 2  
                                                                                   Logic: 1.029ns(48.469%), Route: 1.094ns(51.531%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : dis_reg_b[8]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G5                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.042       0.042         sys_rst_n        
 IOBS_0_241/DIN                    td                    1.824       1.866 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.866         sys_rst_n_ibuf/ntD
 IOL_7_241/RX_DATA_DD              td                    0.094       1.960 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=101)      0.430       2.390         nt_sys_rst_n     
 CLMA_30_240/RS                                                            r       dis_reg_b[8]/opit_0_inv/RS

 Data arrival time                                                   2.390         Logic Levels: 2  
                                                                                   Logic: 1.918ns(80.251%), Route: 0.472ns(19.749%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : counter_rgb_t[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[13]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.106
  Launch Clock Delay      :  3.542
  Clock Pessimism Removal :  0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.475       3.542         ntclkbufg_0      
 CLMA_54_212/CLK                                                           r       counter_rgb_t[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_54_212/Q0                    tco                   0.209       3.751 r       counter_rgb_t[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.469       4.220         counter_rgb_t[3] 
 CLMS_54_209/Y3                    td                    0.221       4.441 r       N22_mux5_4/gateop_perm/Z
                                   net (fanout=2)        0.242       4.683         _N1374           
 CLMA_54_208/Y0                    td                    0.226       4.909 r       N22_mux6/gateop_perm/Z
                                   net (fanout=1)        0.239       5.148         _N958            
 CLMA_54_208/Y2                    td                    0.132       5.280 r       N22_mux10/gateop_perm/Z
                                   net (fanout=1)        0.481       5.761         _N960            
 CLMA_50_228/Y0                    td                    0.131       5.892 r       N380_14/gateop_perm/Z
                                   net (fanout=25)       0.247       6.139         _N1390           
 CLMA_50_228/Y3                    td                    0.221       6.360 r       N380/gateop/F    
                                   net (fanout=16)       0.432       6.792         N380             
 CLMS_54_225/CECO                  td                    0.094       6.886 r       counter_rgb_t[15]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=1)        0.000       6.886         _N34             
 CLMS_54_229/CECI                                                          r       counter_rgb_t[13]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.886         Logic Levels: 6  
                                                                                   Logic: 1.234ns(36.902%), Route: 2.110ns(63.098%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.297    1003.106         ntclkbufg_0      
 CLMS_54_229/CLK                                                           r       counter_rgb_t[13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.406    1003.512                          
 clock uncertainty                                      -0.050    1003.462                          

 Setup time                                             -0.233    1003.229                          

 Data required time                                               1003.229                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.229                          
 Data arrival time                                                  -6.886                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.343                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[20]/opit_0_inv_L5Q/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.098
  Launch Clock Delay      :  3.542
  Clock Pessimism Removal :  0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.475       3.542         ntclkbufg_0      
 CLMA_54_212/CLK                                                           r       counter_rgb_t[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_54_212/Q0                    tco                   0.209       3.751 r       counter_rgb_t[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.469       4.220         counter_rgb_t[3] 
 CLMS_54_209/Y3                    td                    0.221       4.441 r       N22_mux5_4/gateop_perm/Z
                                   net (fanout=2)        0.242       4.683         _N1374           
 CLMA_54_208/Y0                    td                    0.226       4.909 r       N22_mux6/gateop_perm/Z
                                   net (fanout=1)        0.239       5.148         _N958            
 CLMA_54_208/Y2                    td                    0.132       5.280 r       N22_mux10/gateop_perm/Z
                                   net (fanout=1)        0.481       5.761         _N960            
 CLMA_50_228/Y0                    td                    0.131       5.892 r       N380_14/gateop_perm/Z
                                   net (fanout=25)       0.247       6.139         _N1390           
 CLMA_50_228/Y3                    td                    0.221       6.360 r       N380/gateop/F    
                                   net (fanout=16)       0.331       6.691         N380             
 CLMA_50_220/CECO                  td                    0.094       6.785 r       counter_rgb_t[1]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=1)        0.000       6.785         _N33             
 CLMA_50_224/CECI                                                          r       counter_rgb_t[20]/opit_0_inv_L5Q/CE

 Data arrival time                                                   6.785         Logic Levels: 6  
                                                                                   Logic: 1.234ns(38.051%), Route: 2.009ns(61.949%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.289    1003.098         ntclkbufg_0      
 CLMA_50_224/CLK                                                           r       counter_rgb_t[20]/opit_0_inv_L5Q/CLK
 clock pessimism                                         0.396    1003.494                          
 clock uncertainty                                      -0.050    1003.444                          

 Setup time                                             -0.233    1003.211                          

 Data required time                                               1003.211                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.211                          
 Data arrival time                                                  -6.785                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.426                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[5]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.040  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.096
  Launch Clock Delay      :  3.542
  Clock Pessimism Removal :  0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.475       3.542         ntclkbufg_0      
 CLMA_54_212/CLK                                                           r       counter_rgb_t[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_54_212/Q0                    tco                   0.209       3.751 r       counter_rgb_t[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.469       4.220         counter_rgb_t[3] 
 CLMS_54_209/Y3                    td                    0.221       4.441 r       N22_mux5_4/gateop_perm/Z
                                   net (fanout=2)        0.242       4.683         _N1374           
 CLMA_54_208/Y0                    td                    0.226       4.909 r       N22_mux6/gateop_perm/Z
                                   net (fanout=1)        0.239       5.148         _N958            
 CLMA_54_208/Y2                    td                    0.132       5.280 r       N22_mux10/gateop_perm/Z
                                   net (fanout=1)        0.481       5.761         _N960            
 CLMA_50_228/Y0                    td                    0.131       5.892 r       N380_14/gateop_perm/Z
                                   net (fanout=25)       0.247       6.139         _N1390           
 CLMA_50_228/Y3                    td                    0.221       6.360 r       N380/gateop/F    
                                   net (fanout=16)       0.441       6.801         N380             
 CLMA_54_220/CE                                                            r       counter_rgb_t[5]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.801         Logic Levels: 5  
                                                                                   Logic: 1.140ns(34.980%), Route: 2.119ns(65.020%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.287    1003.096         ntclkbufg_0      
 CLMA_54_220/CLK                                                           r       counter_rgb_t[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.406    1003.502                          
 clock uncertainty                                      -0.050    1003.452                          

 Setup time                                             -0.223    1003.229                          

 Data required time                                               1003.229                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.229                          
 Data arrival time                                                  -6.801                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.428                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[13]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[13]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.222  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.604
  Launch Clock Delay      :  3.124
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.315       3.124         ntclkbufg_0      
 CLMA_30_245/CLK                                                           r       counter_e_b[13]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_245/Q2                    tco                   0.198       3.322 r       counter_e_b[13]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.238       3.560         counter_e_b[13]  
 CLMA_30_248/M2                                                            r       dis_reg_b[13]/opit_0_inv/D

 Data arrival time                                                   3.560         Logic Levels: 0  
                                                                                   Logic: 0.198ns(45.413%), Route: 0.238ns(54.587%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.537       3.604         ntclkbufg_0      
 CLMA_30_248/CLK                                                           r       dis_reg_b[13]/opit_0_inv/CLK
 clock pessimism                                        -0.258       3.346                          
 clock uncertainty                                       0.000       3.346                          

 Hold time                                              -0.003       3.343                          

 Data required time                                                  3.343                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.343                          
 Data arrival time                                                  -3.560                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.217                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[14]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.222  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.604
  Launch Clock Delay      :  3.124
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.315       3.124         ntclkbufg_0      
 CLMA_30_245/CLK                                                           r       counter_e_b[14]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_245/Q0                    tco                   0.198       3.322 r       counter_e_b[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.243       3.565         counter_e_b[14]  
 CLMA_30_248/M0                                                            r       dis_reg_b[14]/opit_0_inv/D

 Data arrival time                                                   3.565         Logic Levels: 0  
                                                                                   Logic: 0.198ns(44.898%), Route: 0.243ns(55.102%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.537       3.604         ntclkbufg_0      
 CLMA_30_248/CLK                                                           r       dis_reg_b[14]/opit_0_inv/CLK
 clock pessimism                                        -0.258       3.346                          
 clock uncertainty                                       0.000       3.346                          

 Hold time                                              -0.003       3.343                          

 Data required time                                                  3.343                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.343                          
 Data arrival time                                                  -3.565                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.222                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[12]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[12]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.175  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.579
  Launch Clock Delay      :  3.146
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.337       3.146         ntclkbufg_0      
 CLMA_30_249/CLK                                                           r       counter_e_b[12]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_249/Q3                    tco                   0.198       3.344 r       counter_e_b[12]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.240       3.584         counter_e_b[12]  
 CLMA_30_244/M2                                                            r       dis_reg_b[12]/opit_0_inv/D

 Data arrival time                                                   3.584         Logic Levels: 0  
                                                                                   Logic: 0.198ns(45.205%), Route: 0.240ns(54.795%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.512       3.579         ntclkbufg_0      
 CLMA_30_244/CLK                                                           r       dis_reg_b[12]/opit_0_inv/CLK
 clock pessimism                                        -0.258       3.321                          
 clock uncertainty                                       0.000       3.321                          

 Hold time                                              -0.003       3.318                          

 Data required time                                                  3.318                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.318                          
 Data arrival time                                                  -3.584                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.073
  Launch Clock Delay      :  3.527
  Clock Pessimism Removal :  0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.460       3.527         ntclkbufg_0      
 CLMA_58_172/CLK                                                           r       counter_p[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_172/Q0                    tco                   0.209       3.736 r       counter_p[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.347       4.083         counter_p[2]     
 CLMS_54_177/Y1                    td                    0.302       4.385 r       N134_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.359       4.744         _N880            
 CLMA_58_180/Y0                    td                    0.226       4.970 r       N182_mux8/gateop_perm/Z
                                   net (fanout=1)        0.377       5.347         _N840            
 CLMA_66_176/Y0                    td                    0.310       5.657 r       N182_mux12/gateop_perm/Z
                                   net (fanout=1)        0.480       6.137         _N921            
 CLMA_70_188/Y2                    td                    0.227       6.364 r       N182_mux18_4/gateop_perm/Z
                                   net (fanout=2)        0.242       6.606         _N1560           
 CLMA_70_189/Y0                    td                    0.308       6.914 r       N393/gateop_perm/Z
                                   net (fanout=2)        0.339       7.253         N393             
 CLMA_70_181/RS                                                            r       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   7.253         Logic Levels: 5  
                                                                                   Logic: 1.582ns(42.458%), Route: 2.144ns(57.542%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.264    1003.073         ntclkbufg_0      
 CLMA_70_181/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                         0.396    1003.469                          
 clock uncertainty                                      -0.050    1003.419                          

 Recovery time                                          -0.223    1003.196                          

 Data required time                                               1003.196                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.196                          
 Data arrival time                                                  -7.253                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.943                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[19]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.060  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.528
  Launch Clock Delay      :  3.072
  Clock Pessimism Removal :  -0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.263       3.072         ntclkbufg_0      
 CLMA_58_196/CLK                                                           r       counter_p[19]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_196/Q0                    tco                   0.197       3.269 f       counter_p[19]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.341       3.610         counter_p[19]    
 CLMA_70_189/Y0                    td                    0.278       3.888 f       N393/gateop_perm/Z
                                   net (fanout=2)        0.263       4.151         N393             
 CLMA_70_181/RS                                                            f       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   4.151         Logic Levels: 1  
                                                                                   Logic: 0.475ns(44.022%), Route: 0.604ns(55.978%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.461       3.528         ntclkbufg_0      
 CLMA_70_181/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                        -0.396       3.132                          
 clock uncertainty                                       0.000       3.132                          

 Removal time                                           -0.186       2.946                          

 Data required time                                                  2.946                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.946                          
 Data arrival time                                                  -4.151                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.205                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[7]/opit_0_inv_L5Q/CLK
Endpoint    : pwm2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.455       3.522         ntclkbufg_0      
 CLMA_58_193/CLK                                                           r       counter_p[7]/opit_0_inv_L5Q/CLK

 CLMA_58_193/Q3                    tco                   0.209       3.731 r       counter_p[7]/opit_0_inv_L5Q/Q
                                   net (fanout=7)        0.494       4.225         counter_p[7]     
 CLMS_54_177/Y2                    td                    0.227       4.452 r       N152_mux6_4/gateop_perm/Z
                                   net (fanout=1)        0.623       5.075         _N1582           
 CLMA_66_192/Y1                    td                    0.307       5.382 r       N152_mux8/gateop_perm/Z
                                   net (fanout=1)        0.354       5.736         _N828            
 CLMA_66_196/Y0                    td                    0.310       6.046 r       N152_mux12/gateop_perm/Z
                                   net (fanout=1)        0.355       6.401         _N991            
 CLMS_66_193/Y1                    td                    0.307       6.708 r       N165_muxf6_perm/Y1
                                   net (fanout=1)        0.556       7.264         _N911            
 CLMA_70_188/Y3                    td                    0.185       7.449 f       N157/gateop_perm/Z
                                   net (fanout=1)        2.151       9.600         nt_pwm2          
 IOL_7_322/DO                      td                    0.081       9.681 f       pwm2_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.681         pwm2_obuf/ntO    
 IOBD_0_322/PAD                    td                    2.049      11.730 f       pwm2_obuf/opit_0/O
                                   net (fanout=1)        0.097      11.827         pwm2             
 B6                                                                        f       pwm2 (port)      

 Data arrival time                                                  11.827         Logic Levels: 7  
                                                                                   Logic: 3.675ns(44.250%), Route: 4.630ns(55.750%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm4 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.452       3.519         ntclkbufg_0      
 CLMS_54_177/CLK                                                           r       counter_p[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_54_177/Q0                    tco                   0.209       3.728 r       counter_p[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.472       4.200         counter_p[4]     
 CLMA_58_180/Y3                    td                    0.221       4.421 r       N142_mux3/gateop_perm/Z
                                   net (fanout=2)        0.530       4.951         _N881            
 CLMA_66_180/Y2                    td                    0.312       5.263 r       N163_mux7_7/gateop_perm/Z
                                   net (fanout=1)        0.363       5.626         _N915            
 CLMA_66_192/Y2                    td                    0.312       5.938 r       N163_mux13_4/gateop_perm/Z
                                   net (fanout=1)        0.239       6.177         _N1585           
 CLMS_66_193/Y0                    td                    0.308       6.485 r       N165_muxf6_perm/Y0
                                   net (fanout=1)        0.254       6.739         _N914            
 CLMS_66_181/Y0                    td                    0.139       6.878 f       N178_6/gateop_perm/Z
                                   net (fanout=1)        2.412       9.290         _N1107           
 IOL_7_349/DO                      td                    0.081       9.371 f       pwm4_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.371         pwm4_obuf/ntO    
 IOBS_0_349/PAD                    td                    2.049      11.420 f       pwm4_obuf/opit_0/O
                                   net (fanout=1)        0.092      11.512         pwm4             
 A8                                                                        f       pwm4 (port)      

 Data arrival time                                                  11.512         Logic Levels: 7  
                                                                                   Logic: 3.631ns(45.427%), Route: 4.362ns(54.573%)
====================================================================================================

====================================================================================================

Startpoint  : reg_rgb[8]/opit_0_L5Q_perm/CLK
Endpoint    : rgb_p (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.486       3.553         ntclkbufg_0      
 CLMS_46_229/CLK                                                           r       reg_rgb[8]/opit_0_L5Q_perm/CLK

 CLMS_46_229/Q1                    tco                   0.209       3.762 r       reg_rgb[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.588       4.350         reg_rgb[8]       
 CLMA_46_224/Y0                    td                    0.171       4.521 r       N121_25/gateop_perm/Z
                                   net (fanout=1)        0.409       4.930         _N1104           
 CLMS_46_213/Y6AB                  td                    0.101       5.031 r       N129_muxf6_perm/Z
                                   net (fanout=1)        0.463       5.494         N129             
 CLMS_54_209/Y2                    td                    0.295       5.789 f       N131/gateop/F    
                                   net (fanout=1)        3.283       9.072         _N1              
 IOL_151_22/DO                     td                    0.081       9.153 f       rgb_p_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.153         rgb_p_obuf/ntO   
 IOBD_152_22/PAD                   td                    2.049      11.202 f       rgb_p_obuf/opit_0/O
                                   net (fanout=1)        0.060      11.262         rgb_p            
 V16                                                                       f       rgb_p (port)     

 Data arrival time                                                  11.262         Logic Levels: 5  
                                                                                   Logic: 2.906ns(37.696%), Route: 4.803ns(62.304%)
====================================================================================================

====================================================================================================

Startpoint  : echo_b (port)
Endpoint    : echo_b1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E5                                                      0.000       0.000 r       echo_b (port)    
                                   net (fanout=1)        0.036       0.036         echo_b           
 IOBD_0_326/DIN                    td                    0.781       0.817 r       echo_b_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.817         echo_b_ibuf/ntD  
 IOL_7_326/RX_DATA_DD              td                    0.071       0.888 r       echo_b_ibuf/opit_1/OUT
                                   net (fanout=1)        0.820       1.708         nt_echo_b        
 CLMS_26_245/M0                                                            r       echo_b1/opit_0_inv/D

 Data arrival time                                                   1.708         Logic Levels: 2  
                                                                                   Logic: 0.852ns(49.883%), Route: 0.856ns(50.117%)
====================================================================================================

====================================================================================================

Startpoint  : echo_a (port)
Endpoint    : echo_a1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F7                                                      0.000       0.000 r       echo_a (port)    
                                   net (fanout=1)        0.055       0.055         echo_a           
 IOBD_0_294/DIN                    td                    0.781       0.836 r       echo_a_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.836         echo_a_ibuf/ntD  
 IOL_7_294/RX_DATA_DD              td                    0.071       0.907 r       echo_a_ibuf/opit_1/OUT
                                   net (fanout=1)        0.861       1.768         nt_echo_a        
 CLMA_30_229/M0                                                            r       echo_a1/opit_0_inv/D

 Data arrival time                                                   1.768         Logic Levels: 2  
                                                                                   Logic: 0.852ns(48.190%), Route: 0.916ns(51.810%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : counter_e_b[3]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G5                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.042       0.042         sys_rst_n        
 IOBS_0_241/DIN                    td                    1.477       1.519 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.519         sys_rst_n_ibuf/ntD
 IOL_7_241/RX_DATA_DD              td                    0.071       1.590 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=101)      0.378       1.968         nt_sys_rst_n     
 CLMS_26_241/RS                                                            f       counter_e_b[3]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   1.968         Logic Levels: 2  
                                                                                   Logic: 1.548ns(78.659%), Route: 0.420ns(21.341%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 7.000 sec
Action report_timing: CPU time elapsed is 6.625 sec
Current time: Mon Jul 17 17:33:00 2023
Action report_timing: Peak memory pool usage is 324,243,456 bytes
Report timing is finished successfully.
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Mon Jul 17 17:33:02 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.343750 sec.
Generating architecture configuration.
The bitstream file is "D:/VERILOG/smart_car/prj/generate_bitstream/smart_car.sbit"
Generate programming file takes 10.921875 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 17.000 sec
Action gen_bit_stream: CPU time elapsed is 16.469 sec
Current time: Mon Jul 17 17:33:19 2023
Action gen_bit_stream: Peak memory pool usage is 341,037,056 bytes
Process "Generate Bitstream" done.
Process exit normally.
Compiling architecture definition.
Compiling architecture definition.
I: Flow-6004: Design file modified: "D:/VERILOG/smart_car/prj/source/rtl/smart_car.v". 


Process "Compile" started.
Current time: Mon Jul 17 18:04:41 2023
Compiling architecture definition.
Analyzing project file 'D:/VERILOG/smart_car/prj/smart_car.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0001: Analyzing file D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0002: Analyzing module smart_car (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v successfully.
 0.001464s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "smart_car" is set as top module.
Executing : rtl-elaborate successfully.
 0.011601s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (134.7%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.010285s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-infer.
W: Sdm-2004: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 266)]: Latch is generated for signal next_state_a, possible missing assignment in an if or case statement.
W: Sdm-2004: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 337)]: Latch is generated for signal next_state_b, possible missing assignment in an if or case statement.
Executing : rtl-infer successfully.
 0.071837s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (108.8%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.004000s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.022222s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (140.6%)
Start FSM inference.
I: FSM state_rgb[2:0]_fsm[2:0] inferred.
FSM state_rgb[2:0]_fsm[2:0] STG:
Number of reachable states: 3
Input nets: a b echo_en_n en_ab 
S0(000)-->S1(001): 0011
S1(001)-->S0(000): 1x0x
S1(001)-->S0(000): x10x
S1(001)-->S0(000): xx00
S0(000)-->S2(010): 0001
S1(001)-->S2(010): 0001
S2(010)-->S0(000): 1xxx
S2(010)-->S0(000): x1xx
S2(010)-->S0(000): xxx0

Executing : FSM inference successfully.
 0.013581s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start sdm2adm.
I: Constant propagation done on N146 (bmsWIDEMUX).
I: Constant propagation done on N147 (bmsWIDEMUX).
Executing : sdm2adm successfully.
 0.037731s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (124.2%)
Saving design to DB.
Action compile: Real time elapsed is 3.000 sec
Action compile: CPU time elapsed is 2.766 sec
Current time: Mon Jul 17 18:04:44 2023
Action compile: Peak memory pool usage is 112,697,344 bytes
Process "Compile" done.


Process "Synthesize" started.
Current time: Mon Jul 17 18:04:45 2023
Compiling architecture definition.
Analyzing project file 'D:/VERILOG/smart_car/prj/smart_car.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351568

Generated by Fabric Compiler ( version 2020.2-Lite <build 59895> ) at Mon Jul 17 18:04:48 2023


Compiling prim grid devices.
Building architecture model.
Loading device packaging model 'MBG324'.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/source/source/smart_car.fdc(line number: 68)] | Port a has been placed at location C8, whose type is share pin.
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/source/source/smart_car.fdc(line number: 72)] | Port b has been placed at location E8, whose type is share pin.
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/source/source/smart_car.fdc(line number: 88)] | Port echo_en_n has been placed at location D8, whose type is share pin.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk_Inferred [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name sys_clk_Inferred [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins N441:Z
Executing : get_pins N441:Z successfully.
Executing : create_clock -name N441/Z_Inferred [get_pins N441:Z] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name N441/Z_Inferred [get_pins N441:Z] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins N444:Z
Executing : get_pins N444:Z successfully.
Executing : create_clock -name N444/Z_Inferred [get_pins N444:Z] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name N444/Z_Inferred [get_pins N444:Z] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group sys_clk_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group sys_clk_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group N441/Z_Inferred
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group N441/Z_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group N444/Z_Inferred
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group N444/Z_Inferred successfully.
Start pre-mapping.
I: Encoding type of FSM 'state_rgb[2:0]_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'state_rgb[2:0]_fsm[2:0]':
I: from  state_rgb[2] state_rgb[1] state_rgb[0]
I: to  state_rgb_2 state_rgb_1 state_rgb_0
I: 000 => 001
I: 001 => 010
I: 010 => 100
Executing : pre-mapping successfully.
 0.041031s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (114.2%)
Start mod-gen.
I: Constant propagation done on N9_bc0 (bmsREDAND).
I: Constant propagation done on N136_sum2 (bmsREDXOR).
I: Constant propagation done on N136_ab2 (bmsREDAND).
I: Constant propagation done on N136_ac2 (bmsREDAND).
I: Constant propagation done on N136_sum4 (bmsREDXOR).
I: Constant propagation done on N9_sum0 (bmsREDXOR).
I: Constant propagation done on N9_ab0 (bmsREDAND).
I: Constant propagation done on N136_ac1 (bmsREDAND).
I: Constant propagation done on N136_maj0 (bmsREDXOR).
I: Constant propagation done on N136_ab0 (bmsREDAND).
Executing : mod-gen successfully.
 0.070091s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (89.2%)
Start logic-optimization.
Executing : logic-optimization successfully.
 1.143699s wall, 1.156250s user + 0.000000s system = 1.156250s CPU (101.1%)
Start tech-mapping phase 1.
I: Removed inst reg_rgb[2] that is redundant to reg_rgb[1] (type GTP_DFF_E)
I: Removed inst reg_rgb[3] that is redundant to reg_rgb[1] (type GTP_DFF_E)
I: Removed inst reg_rgb[4] that is redundant to reg_rgb[1] (type GTP_DFF_E)
I: Removed inst reg_rgb[5] that is redundant to reg_rgb[1] (type GTP_DFF_E)
I: Removed inst reg_rgb[6] that is redundant to reg_rgb[1] (type GTP_DFF_E)
I: Removed inst reg_rgb[7] that is redundant to reg_rgb[1] (type GTP_DFF_E)
I: Removed inst reg_rgb[1] that is redundant to reg_rgb[0] (type GTP_DFF_E)
I: Removed inst reg_rgb[9] that is redundant to reg_rgb[8] (type GTP_DFF_E)
I: Removed inst reg_rgb[10] that is redundant to reg_rgb[8] (type GTP_DFF_E)
I: Removed inst reg_rgb[11] that is redundant to reg_rgb[8] (type GTP_DFF_E)
I: Removed inst reg_rgb[12] that is redundant to reg_rgb[8] (type GTP_DFF_E)
I: Removed inst reg_rgb[13] that is redundant to reg_rgb[8] (type GTP_DFF_E)
I: Removed inst reg_rgb[14] that is redundant to reg_rgb[8] (type GTP_DFF_E)
I: Removed inst reg_rgb[15] that is redundant to reg_rgb[8] (type GTP_DFF_E)
I: Removed inst reg_rgb[17] that is redundant to reg_rgb[16] (type GTP_DFF_E)
I: Removed inst reg_rgb[18] that is redundant to reg_rgb[16] (type GTP_DFF_E)
I: Removed inst reg_rgb[19] that is redundant to reg_rgb[16] (type GTP_DFF_E)
I: Removed inst reg_rgb[20] that is redundant to reg_rgb[16] (type GTP_DFF_E)
I: Removed inst reg_rgb[21] that is redundant to reg_rgb[16] (type GTP_DFF_E)
I: Removed inst reg_rgb[22] that is redundant to reg_rgb[16] (type GTP_DFF_E)
I: Removed inst reg_rgb[23] that is redundant to reg_rgb[16] (type GTP_DFF_E)
Executing : tech-mapping phase 1 successfully.
 0.045343s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (68.9%)
Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully.
 1.603720s wall, 1.593750s user + 0.015625s system = 1.609375s CPU (100.4%)
Start tech-optimization.
Executing : tech-optimization successfully.
 0.072302s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (108.1%)
Start phys-optimization.
Executing : phys-optimization successfully.
 0.000062s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start restore-hierarchy.
Executing : restore-hierarchy successfully.
 0.000279s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

Cell Usage:
GTP_DFF_C                    53 uses
GTP_DFF_CE                  119 uses
GTP_DFF_E                     6 uses
GTP_DFF_PE                    1 use
GTP_DLATCH                    4 uses
GTP_DLATCH_C                  1 use
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_LUT1                      1 use
GTP_LUT2                    122 uses
GTP_LUT3                     11 uses
GTP_LUT4                     27 uses
GTP_LUT5                     59 uses
GTP_LUT5CARRY               113 uses
GTP_LUT5M                     3 uses
GTP_MUX2LUT6                  5 uses

I/O ports: 26
GTP_INBUF                  11 uses
GTP_OUTBUF                 15 uses

Mapping Summary:
Total LUTs: 336 of 17536 (1.92%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 336
Total Registers: 179 of 26304 (0.68%)
Total Latches: 5

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 26 of 240 (10.83%)


Number of unique control sets : 16
  CLK(nt_sys_clk), C(N409)                         : 1
  CLK(nt_sys_clk), C(~nt_sys_rst_n)                : 52
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N326)      : 21
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N333)      : 21
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N369)      : 5
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N396)      : 24
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N417)      : 21
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N424)      : 2
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N431)      : 21
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N438)      : 2
  CLK(nt_sys_clk), CE(N404)                        : 2
  CLK(nt_sys_clk), CE(~nt_echo_en_n)               : 4
  CLK(nt_sys_clk), CP(~nt_sys_rst_n), CE(_N1387)         : 3
      CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(_N1387)      : 2
      CLK(nt_sys_clk), P(~nt_sys_rst_n), CE(_N1387)      : 1
  G(N409), C(N408)                                 : 1
  G(N441)                                          : 2
  G(N444)                                          : 2


Number of DFF:CE Signals : 11
  N326(from GTP_LUT2:Z)                            : 21
  N333(from GTP_LUT2:Z)                            : 21
  N369(from GTP_LUT5:Z)                            : 5
  N396(from GTP_LUT5M:Z)                           : 24
  N404(from GTP_LUT5M:Z)                           : 2
  N417(from GTP_LUT4:Z)                            : 21
  N424(from GTP_LUT4:Z)                            : 2
  N431(from GTP_LUT4:Z)                            : 21
  N438(from GTP_LUT4:Z)                            : 2
  _N1387(from GTP_LUT5:Z)                          : 3
  ~nt_echo_en_n(from GTP_INV:Z)                    : 4

Number of DFF:CLK Signals : 1
  nt_sys_clk(from GTP_INBUF:O)                     : 179

Number of DFF:CP Signals : 2
  N409(from GTP_LUT5:Z)                            : 1
  ~nt_sys_rst_n(from GTP_INV:Z)                    : 172

Number of DLATCH:CP Signals : 1
  N408(from GTP_LUT5:Z)                            : 1

Number of DLATCH:G Signals : 3
  N409(from GTP_LUT5:Z)                            : 1
  N441(from GTP_LUT2:Z)                            : 2
  N444(from GTP_LUT2:Z)                            : 2

Design 'smart_car' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to smart_car_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
C: STA-3011: Clock pin 'next_state_a[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_a[1]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[1]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'pwm_ab_cp/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'l1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_ab' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rgb_p' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'trig' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_en_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'en_ab' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p2' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p3' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Detailed Timing Report:

Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred         1000.000     {0 500}        Declared               179           0  {sys_clk}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               sys_clk_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred             1.000 MHz     188.395 MHz       1000.000          5.308        994.692
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           994.692       0.000              0            294
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             0.881       0.000              0            294
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           995.465       0.000              0              1
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             1.864       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred                                  499.279       0.000              0            179
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : counter_rgb_t[14]/CLK (GTP_DFF_CE)
Endpoint    : counter_rgb_t[14]/CE (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_rgb_t[14]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       counter_rgb_t[14]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.597       4.688         counter_rgb_t[14]
                                                                                   N26_15/I0 (GTP_LUT3)
                                   td                    0.231       4.919 f       N26_15/Z (GTP_LUT3)
                                   net (fanout=1)        0.465       5.384         _N1549           
                                                                                   N26_19/I1 (GTP_LUT5)
                                   td                    0.282       5.666 r       N26_19/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       6.146         _N1394           
                                                                                   N396_11/I4 (GTP_LUT5)
                                   td                    0.174       6.320 f       N396_11/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.785         _N1590           
                                                                                   N396_13/I4 (GTP_LUT5)
                                   td                    0.174       6.959 f       N396_13/Z (GTP_LUT5)
                                   net (fanout=25)       0.764       7.723         _N1389           
                                                                                   N396/I1 (GTP_LUT5M)
                                   td                    0.282       8.005 r       N396/Z (GTP_LUT5M)
                                   net (fanout=24)       0.742       8.747         N396             
                                                                           r       counter_rgb_t[14]/CE (GTP_DFF_CE)

 Data arrival time                                                   8.747         Logic Levels: 5  
                                                                                   Logic: 1.468ns(29.472%), Route: 3.513ns(70.528%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555    1003.766         nt_sys_clk       
                                                                           r       counter_rgb_t[14]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  -8.747                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.692                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[14]/CLK (GTP_DFF_CE)
Endpoint    : counter_rgb_t[1]/CE (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_rgb_t[14]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       counter_rgb_t[14]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.597       4.688         counter_rgb_t[14]
                                                                                   N26_15/I0 (GTP_LUT3)
                                   td                    0.231       4.919 f       N26_15/Z (GTP_LUT3)
                                   net (fanout=1)        0.465       5.384         _N1549           
                                                                                   N26_19/I1 (GTP_LUT5)
                                   td                    0.282       5.666 r       N26_19/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       6.146         _N1394           
                                                                                   N396_11/I4 (GTP_LUT5)
                                   td                    0.174       6.320 f       N396_11/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.785         _N1590           
                                                                                   N396_13/I4 (GTP_LUT5)
                                   td                    0.174       6.959 f       N396_13/Z (GTP_LUT5)
                                   net (fanout=25)       0.764       7.723         _N1389           
                                                                                   N396/I1 (GTP_LUT5M)
                                   td                    0.282       8.005 r       N396/Z (GTP_LUT5M)
                                   net (fanout=24)       0.742       8.747         N396             
                                                                           r       counter_rgb_t[1]/CE (GTP_DFF_CE)

 Data arrival time                                                   8.747         Logic Levels: 5  
                                                                                   Logic: 1.468ns(29.472%), Route: 3.513ns(70.528%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555    1003.766         nt_sys_clk       
                                                                           r       counter_rgb_t[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  -8.747                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.692                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[14]/CLK (GTP_DFF_CE)
Endpoint    : counter_rgb_t[2]/CE (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_rgb_t[14]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       counter_rgb_t[14]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.597       4.688         counter_rgb_t[14]
                                                                                   N26_15/I0 (GTP_LUT3)
                                   td                    0.231       4.919 f       N26_15/Z (GTP_LUT3)
                                   net (fanout=1)        0.465       5.384         _N1549           
                                                                                   N26_19/I1 (GTP_LUT5)
                                   td                    0.282       5.666 r       N26_19/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       6.146         _N1394           
                                                                                   N396_11/I4 (GTP_LUT5)
                                   td                    0.174       6.320 f       N396_11/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.785         _N1590           
                                                                                   N396_13/I4 (GTP_LUT5)
                                   td                    0.174       6.959 f       N396_13/Z (GTP_LUT5)
                                   net (fanout=25)       0.764       7.723         _N1389           
                                                                                   N396/I1 (GTP_LUT5M)
                                   td                    0.282       8.005 r       N396/Z (GTP_LUT5M)
                                   net (fanout=24)       0.742       8.747         N396             
                                                                           r       counter_rgb_t[2]/CE (GTP_DFF_CE)

 Data arrival time                                                   8.747         Logic Levels: 5  
                                                                                   Logic: 1.468ns(29.472%), Route: 3.513ns(70.528%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555    1003.766         nt_sys_clk       
                                                                           r       counter_rgb_t[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  -8.747                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.692                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[12]/CLK (GTP_DFF_CE)
Endpoint    : dis_reg_b[12]/D (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_e_b[12]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       counter_e_b[12]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.597       4.680         counter_e_b[12]  
                                                                           f       dis_reg_b[12]/D (GTP_DFF_CE)

 Data arrival time                                                   4.680         Logic Levels: 0  
                                                                                   Logic: 0.317ns(34.683%), Route: 0.597ns(65.317%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       dis_reg_b[12]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.881                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[14]/CLK (GTP_DFF_CE)
Endpoint    : dis_reg_b[14]/D (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_e_b[14]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       counter_e_b[14]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.597       4.680         counter_e_b[14]  
                                                                           f       dis_reg_b[14]/D (GTP_DFF_CE)

 Data arrival time                                                   4.680         Logic Levels: 0  
                                                                                   Logic: 0.317ns(34.683%), Route: 0.597ns(65.317%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       dis_reg_b[14]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.881                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[11]/CLK (GTP_DFF_CE)
Endpoint    : dis_reg_b[11]/D (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_e_b[11]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       counter_e_b[11]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.597       4.680         counter_e_b[11]  
                                                                           f       dis_reg_b[11]/D (GTP_DFF_CE)

 Data arrival time                                                   4.680         Logic Levels: 0  
                                                                                   Logic: 0.317ns(34.683%), Route: 0.597ns(65.317%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       dis_reg_b[11]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.881                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[4]/CLK (GTP_DFF_C)
Endpoint    : pwm_ab_sel/C (GTP_DFF_C)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[4]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[4]/Q (GTP_DFF_C)
                                   net (fanout=5)        0.630       4.721         counter_p[4]     
                                                                                   N150_mux4_5/I0 (GTP_LUT5)
                                   td                    0.282       5.003 r       N150_mux4_5/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       5.483         _N880            
                                                                                   N198_mux8/I4 (GTP_LUT5)
                                   td                    0.174       5.657 f       N198_mux8/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.122         _N840            
                                                                                   N198_mux12/I4 (GTP_LUT5)
                                   td                    0.174       6.296 f       N198_mux12/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.761         _N921            
                                                                                   N198_mux18_4/I4 (GTP_LUT5)
                                   td                    0.174       6.935 f       N198_mux18_4/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       7.415         _N1562           
                                                                                   N409/I0 (GTP_LUT5)
                                   td                    0.164       7.579 r       N409/Z (GTP_LUT5)
                                   net (fanout=2)        0.395       7.974         N409             
                                                                           r       pwm_ab_sel/C (GTP_DFF_C)

 Data arrival time                                                   7.974         Logic Levels: 5  
                                                                                   Logic: 1.293ns(30.727%), Route: 2.915ns(69.273%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555    1003.766         nt_sys_clk       
                                                                           r       pwm_ab_sel/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Recovery time                                          -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  -7.974                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.465                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[17]/CLK (GTP_DFF_C)
Endpoint    : pwm_ab_sel/C (GTP_DFF_C)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[17]/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       counter_p[17]/Q (GTP_DFF_C)
                                   net (fanout=7)        0.651       4.734         counter_p[17]    
                                                                                   N409/I1 (GTP_LUT5)
                                   td                    0.290       5.024 f       N409/Z (GTP_LUT5)
                                   net (fanout=2)        0.395       5.419         N409             
                                                                           f       pwm_ab_sel/C (GTP_DFF_C)

 Data arrival time                                                   5.419         Logic Levels: 1  
                                                                                   Logic: 0.607ns(36.721%), Route: 1.046ns(63.279%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       pwm_ab_sel/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Removal time                                           -0.211       3.555                          

 Data required time                                                  3.555                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.555                          
 Data arrival time                                                  -5.419                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.864                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[7]/CLK (GTP_DFF_C)
Endpoint    : pwm2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[7]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[7]/Q (GTP_DFF_C)
                                   net (fanout=7)        0.651       4.742         counter_p[7]     
                                                                                   N168_mux6_4/I4 (GTP_LUT5)
                                   td                    0.283       5.025 r       N168_mux6_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       5.490         _N1597           
                                                                                   N168_mux8/I4 (GTP_LUT5)
                                   td                    0.174       5.664 f       N168_mux8/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.129         _N828            
                                                                                   N168_mux12/I4 (GTP_LUT5)
                                   td                    0.174       6.303 f       N168_mux12/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.768         _N991            
                                                                                   N168_mux16/I4 (GTP_LUT5)
                                   td                    0.174       6.942 f       N168_mux16/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       7.422         _N911            
                                                                                   N173/I3 (GTP_LUT4)
                                   td                    0.174       7.596 f       N173/Z (GTP_LUT4)
                                   net (fanout=1)        0.749       8.345         nt_pwm2          
                                                                                   pwm2_obuf/I (GTP_OUTBUF)
                                   td                    2.409      10.754 f       pwm2_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      10.754         pwm2             
 pwm2                                                                      f       pwm2 (port)      

 Data arrival time                                                  10.754         Logic Levels: 6  
                                                                                   Logic: 3.713ns(53.134%), Route: 3.275ns(46.866%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[5]/CLK (GTP_DFF_C)
Endpoint    : pwm4 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[5]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[5]/Q (GTP_DFF_C)
                                   net (fanout=6)        0.640       4.731         counter_p[5]     
                                                                                   N158_mux3/I0 (GTP_LUT4)
                                   td                    0.260       4.991 f       N158_mux3/Z (GTP_LUT4)
                                   net (fanout=2)        0.480       5.471         _N881            
                                                                                   N179_mux7_7/I4 (GTP_LUT5)
                                   td                    0.174       5.645 f       N179_mux7_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.110         _N915            
                                                                                   N179_mux13_4/I4 (GTP_LUT5)
                                   td                    0.174       6.284 f       N179_mux13_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.749         _N1628           
                                                                                   N179_mux16/I3 (GTP_LUT4)
                                   td                    0.174       6.923 f       N179_mux16/Z (GTP_LUT4)
                                   net (fanout=2)        0.480       7.403         _N914            
                                                                                   N194_6/I4 (GTP_LUT5)
                                   td                    0.174       7.577 f       N194_6/Z (GTP_LUT5)
                                   net (fanout=1)        0.749       8.326         _N1107           
                                                                                   pwm4_obuf/I (GTP_OUTBUF)
                                   td                    2.409      10.735 f       pwm4_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      10.735         pwm4             
 pwm4                                                                      f       pwm4 (port)      

 Data arrival time                                                  10.735         Logic Levels: 6  
                                                                                   Logic: 3.690ns(52.949%), Route: 3.279ns(47.051%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[7]/CLK (GTP_DFF_C)
Endpoint    : pwm3 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[7]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[7]/Q (GTP_DFF_C)
                                   net (fanout=7)        0.651       4.742         counter_p[7]     
                                                                                   N168_mux6_4/I4 (GTP_LUT5)
                                   td                    0.283       5.025 r       N168_mux6_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       5.490         _N1597           
                                                                                   N168_mux8/I4 (GTP_LUT5)
                                   td                    0.174       5.664 f       N168_mux8/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.129         _N828            
                                                                                   N168_mux12/I4 (GTP_LUT5)
                                   td                    0.174       6.303 f       N168_mux12/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.768         _N991            
                                                                                   N168_mux16/I4 (GTP_LUT5)
                                   td                    0.174       6.942 f       N168_mux16/Z (GTP_LUT5)
                                   net (fanout=2)        0.000       6.942         _N911            
                                                                                   N181/I1 (GTP_MUX2LUT6)
                                   td                    0.000       6.942 f       N181/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.749       7.691         nt_pwm3          
                                                                                   pwm3_obuf/I (GTP_OUTBUF)
                                   td                    2.409      10.100 f       pwm3_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      10.100         pwm3             
 pwm3                                                                      f       pwm3 (port)      

 Data arrival time                                                  10.100         Logic Levels: 6  
                                                                                   Logic: 3.539ns(55.873%), Route: 2.795ns(44.127%)
====================================================================================================

====================================================================================================

Startpoint  : echo_a (port)
Endpoint    : echo_a1/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 echo_a                                                  0.000       0.000 r       echo_a (port)    
                                   net (fanout=1)        0.000       0.000         echo_a           
                                                                                   echo_a_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       echo_a_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.175       2.386         nt_echo_a        
                                                                           r       echo_a1/D (GTP_DFF_C)

 Data arrival time                                                   2.386         Logic Levels: 1  
                                                                                   Logic: 1.211ns(50.754%), Route: 1.175ns(49.246%)
====================================================================================================

====================================================================================================

Startpoint  : echo_b (port)
Endpoint    : echo_b1/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 echo_b                                                  0.000       0.000 r       echo_b (port)    
                                   net (fanout=1)        0.000       0.000         echo_b           
                                                                                   echo_b_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       echo_b_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.175       2.386         nt_echo_b        
                                                                           r       echo_b1/D (GTP_DFF_C)

 Data arrival time                                                   2.386         Logic Levels: 1  
                                                                                   Logic: 1.211ns(50.754%), Route: 1.175ns(49.246%)
====================================================================================================

====================================================================================================

Startpoint  : echo_en_n (port)
Endpoint    : nr_a/CE (GTP_DFF_E)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 echo_en_n                                               0.000       0.000 r       echo_en_n (port) 
                                   net (fanout=1)        0.000       0.000         echo_en_n        
                                                                                   echo_en_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       echo_en_n_ibuf/O (GTP_INBUF)
                                   net (fanout=8)        0.000       1.211         nt_echo_en_n     
                                                                                   N256_0/I (GTP_INV)
                                   td                    0.000       1.211 f       N256_0/Z (GTP_INV)
                                   net (fanout=4)        1.560       2.771         N256_0           
                                                                           f       nr_a/CE (GTP_DFF_E)

 Data arrival time                                                   2.771         Logic Levels: 2  
                                                                                   Logic: 1.211ns(43.703%), Route: 1.560ns(56.297%)
====================================================================================================

====================================================================================================
Action synthesize: Real time elapsed is 8.000 sec
Action synthesize: CPU time elapsed is 7.719 sec
Current time: Mon Jul 17 18:04:53 2023
Action synthesize: Peak memory pool usage is 235,892,736 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Mon Jul 17 18:04:55 2023
Compiling architecture definition.
Analyzing project file 'D:/VERILOG/smart_car/prj/smart_car.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file D:/VERILOG/smart_car/prj/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351568

Flattening design 'smart_car'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_sys_clk in design, driver pin O(instance sys_clk_ibuf) -> load pin CLK(instance counter_e_a[0]).
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.140625 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
|      Logic Utilization|      Used|      Available|      Utilization(%)
+-------------------------------------------------------------------------+
|                    APM|         0|             30|                    0
|                IOCKDLY|         0|             24|                    0
|                     FF|       179|          26304|                    1
|                    LUT|       341|          17536|                    2
|        Distributed RAM|         0|           4440|                    0
|                    DLL|         0|              6|                    0
|                   DQSL|         0|             18|                    0
|                    DRM|         0|             48|                    0
|               FUSECODE|         0|              1|                    0
|                     IO|        26|            240|                   11
|                IOCKDIV|         0|             12|                    0
|               IOCKGATE|         0|             12|                    0
|                   IPAL|         0|              1|                    0
|                    PLL|         0|              6|                    0
|                   RCKB|         0|             24|                    0
|              SCANCHAIN|         0|              4|                    0
|                  START|         0|              1|                    0
|                   USCM|         1|             20|                    5
|                  HMEMC|         0|              2|                    0
|                    OSC|         0|              1|                    0
|                    ADC|         0|              1|                    0
|                CRYSTAL|         0|              6|                    0
|                  FLSIF|         0|              1|                    0
|                 RESCAL|         0|              6|                    0
|                   UDID|         0|              1|                    0
+-------------------------------------------------------------------------+

Design 'smart_car' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/VERILOG/smart_car/prj/device_map/flow_led.pcf has been covered.
Action dev_map: Real time elapsed is 6.000 sec
Action dev_map: CPU time elapsed is 5.781 sec
Current time: Mon Jul 17 18:05:01 2023
Action dev_map: Peak memory pool usage is 219,926,528 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Mon Jul 17 18:05:02 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file D:/VERILOG/smart_car/prj/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f D:/VERILOG/smart_car/prj/device_map/flow_led.pcf
Executing : def_port l1 -LOC D4 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port l1 -LOC D4 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port l2 -LOC C6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port l2 -LOC C6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port l3 -LOC A5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port l3 -LOC A5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port l4 -LOC D6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port l4 -LOC D6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port nr_a -LOC F8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port nr_a -LOC F8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port nr_a_led -LOC F3 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -DRIVE 4 -SLEW SLOW
Executing : def_port nr_a_led -LOC F3 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port nr_b -LOC E6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port nr_b -LOC E6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port nr_b_led -LOC J6 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -DRIVE 4 -SLEW SLOW
Executing : def_port nr_b_led -LOC J6 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm1 -LOC R13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm1 -LOC R13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm2 -LOC B6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm2 -LOC B6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm3 -LOC B7 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm3 -LOC B7 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm4 -LOC A8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm4 -LOC A8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm_ab -LOC P13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm_ab -LOC P13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port rgb_p -LOC V16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port rgb_p -LOC V16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port trig -LOC E7 -IOSTANDARD LVTTL33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port trig -LOC E7 -IOSTANDARD LVTTL33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port a -LOC C8 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/device_map/flow_led.pcf(line number: 18)] | Port a has been placed at location C8, whose type is share pin.
Executing : def_port a -LOC C8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port b -LOC E8 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/device_map/flow_led.pcf(line number: 19)] | Port b has been placed at location E8, whose type is share pin.
Executing : def_port b -LOC E8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port echo_a -LOC F7 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port echo_a -LOC F7 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port echo_b -LOC E5 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port echo_b -LOC E5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port echo_en_n -LOC D8 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/device_map/flow_led.pcf(line number: 22)] | Port echo_en_n has been placed at location D8, whose type is share pin.
Executing : def_port echo_en_n -LOC D8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port en_ab -LOC T13 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port en_ab -LOC T13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port p1 -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port p1 -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port p2 -LOC R17 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port p2 -LOC R17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port p3 -LOC R18 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port p3 -LOC R18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port sys_clk -LOC B5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP
Executing : def_port sys_clk -LOC B5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP successfully.
Executing : def_port sys_rst_n -LOC G5 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -BUS_KEEPER PULLUP
Executing : def_port sys_rst_n -LOC G5 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -BUS_KEEPER PULLUP successfully.
Executing : apply_constraint -f D:/VERILOG/smart_car/prj/device_map/flow_led.pcf successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 467485


Placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Pre global placement takes 1.78 sec.
Run super clustering :
	Initial slack 990944.
	1 iterations finished.
	Final slack 990944.
Super clustering done.
Design Utilization : 2%.
Global placement takes 0.22 sec.
Wirelength after global placement is 2842.
Placed fixed group with base inst a_ibuf/opit_1 on IOL_7_362.
Placed fixed group with base inst b_ibuf/opit_1 on IOL_7_366.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Placed fixed group with base inst echo_a_ibuf/opit_1 on IOL_7_294.
Placed fixed group with base inst echo_b_ibuf/opit_1 on IOL_7_326.
Placed fixed group with base inst echo_en_n_ibuf/opit_1 on IOL_7_361.
Placed fixed group with base inst en_ab_ibuf/opit_1 on IOL_151_13.
Placed fixed group with base inst l1_obuf/opit_1 on IOL_7_333.
Placed fixed group with base inst l2_obuf/opit_1 on IOL_7_358.
Placed fixed group with base inst l3_obuf/opit_1 on IOL_7_297.
Placed fixed group with base inst l4_obuf/opit_1 on IOL_7_357.
Placed fixed group with base inst nr_a_led_obuf/opit_1 on IOL_7_229.
Placed fixed group with base inst nr_a_obuf/opit_1 on IOL_7_293.
Placed fixed group with base inst nr_b_led_obuf/opit_1 on IOL_7_226.
Placed fixed group with base inst nr_b_obuf/opit_1 on IOL_7_325.
Placed fixed group with base inst p1_ibuf/opit_1 on IOL_151_114.
Placed fixed group with base inst p2_ibuf/opit_1 on IOL_151_50.
Placed fixed group with base inst p3_ibuf/opit_1 on IOL_151_49.
Placed fixed group with base inst pwm1_obuf/opit_1 on IOL_151_14.
Placed fixed group with base inst pwm2_obuf/opit_1 on IOL_7_322.
Placed fixed group with base inst pwm3_obuf/opit_1 on IOL_7_330.
Placed fixed group with base inst pwm4_obuf/opit_1 on IOL_7_349.
Placed fixed group with base inst pwm_ab_obuf/opit_1 on IOL_151_10.
Placed fixed group with base inst rgb_p_obuf/opit_1 on IOL_151_22.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst sys_rst_n_ibuf/opit_1 on IOL_7_241.
Placed fixed group with base inst trig_obuf/opit_1 on IOL_7_365.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_2_144.
Placed fixed instance BKCL_auto_2 on BKCL_154_20.
Wirelength after Macro cell placement is 2842.
Macro cell placement takes 0.00 sec.
Run super clustering :
	Initial slack 990944.
	1 iterations finished.
	Final slack 990944.
Super clustering done.
Design Utilization : 2%.
Wirelength after post global placement is 2842.
Post global placement takes 0.27 sec.
Wirelength after legalization is 3052.
Legalization takes 0.08 sec.
Worst slack before Replication Place is 995560.
Wirelength after replication placement is 3052.
Legalized cost 995560.000000.
The detailed placement ends at 10th iteration.
Wirelength after detailed placement is 3016.
Timing-driven detailed placement takes 0.67 sec.
Placement done.
Total placement takes 3.23 sec.
Finished placement. (CPU time elapsed 0h:00m:04s)

Routing started.
Building routing graph takes 1.73 sec.
Worst slack is 996416.
Processing design graph takes 0.17 sec.
Total memory for routing:
	47.063122 M.
Total nets for routing : 532.
Global Routing step 1 takes 0.00 sec.
Global Routing step 2 takes 0.00 sec.
Global Routing step 3 takes 0.00 sec.
Global Routing step 1 takes 0.00 sec.
Global Routing step 2 takes 0.00 sec.
Unrouted nets 24 at the end of iteration 0.
Unrouted nets 4 at the end of iteration 1.
Unrouted nets 2 at the end of iteration 2.
Unrouted nets 0 at the end of iteration 3.
Global Routing step 3 takes 0.14 sec.
Global routing takes 0.14 sec.
Total 592 subnets.
    forward max bucket size 83 , backward 22.
        Unrouted nets 368 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.078125 sec.
    forward max bucket size 22 , backward 33.
        Unrouted nets 276 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.062500 sec.
    forward max bucket size 21 , backward 61.
        Unrouted nets 187 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.031250 sec.
    forward max bucket size 33 , backward 36.
        Unrouted nets 116 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.031250 sec.
    forward max bucket size 21 , backward 22.
        Unrouted nets 63 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.015625 sec.
    forward max bucket size 16 , backward 42.
        Unrouted nets 40 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 18 , backward 54.
        Unrouted nets 26 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.015625 sec.
    forward max bucket size 19 , backward 28.
        Unrouted nets 7 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 27.
        Unrouted nets 0 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
Detailed routing takes 0.27 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.28 sec.
Cleanup routing takes 0.06 sec.
Routing done.
Total routing takes 2.92 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
|         Logic Utilization|      Used|      Available|      Utilization(%)
+----------------------------------------------------------------------------+
|                Use of ADC|         0|              1|                    0
|                Use of APM|         0|             30|                    0
|               Use of BKCL|         3|              6|                   50
|               Use of CLMA|       108|           3274|                    3
|                        FF|       132|          19644|                    1
|                       LUT|       267|          13096|                    2
|              LUT-FF pairs|        96|          13096|                    1
|               Use of CLMS|        29|           1110|                    3
|                        FF|        47|           6660|                    1
|                       LUT|        83|           4440|                    2
|              LUT-FF pairs|        32|           4440|                    1
|           Distributed RAM|         0|           4440|                    0
|            Use of CRYSTAL|         0|              6|                    0
|                Use of DRM|         0|             48|                    0
|              Use of FLSIF|         0|              1|                    0
|           Use of FUSECODE|         0|              1|                    0
|            Use of HARD0N1|         0|           2745|                    0
|              Use of HMEMC|         0|              2|                    0
|                 Use of IO|        26|            240|                   11
|                      IOBD|        14|            120|                   12
|                      IOBR|         1|              6|                   17
|                      IOBS|        11|            114|                   10
|                       DLL|         0|              6|                    0
|                      DQSL|         0|             18|                    0
|            Use of IOCKDIV|         0|             12|                    0
|            Use of IOCKDLY|         0|             24|                    0
|           Use of IOCKGATE|         0|             12|                    0
|      Use of IOCKGMUX_TEST|         0|             12|                    0
|                Use of IOL|        26|            240|                   11
|               Use of IPAL|         0|              1|                    0
|           Use of MFG_TEST|         0|              1|                    0
|                Use of OSC|         0|              1|                    0
|                Use of PLL|         0|              6|                    0
|       Use of PREGMUX_TEST|         0|              6|                    0
|               Use of RCKB|         0|             24|                    0
|       Use of RCKBMUX_TEST|         0|             12|                    0
|             Use of RESCAL|         0|              6|                    0
|          Use of SCANCHAIN|         0|              4|                    0
|              Use of START|         1|              1|                  100
|               Use of UDID|         0|              1|                    0
|               Use of USCM|         1|             20|                    5
|       Use of USCMMUX_TEST|         0|             20|                    0
|       Use of VCKBMUX_TEST|         0|             12|                    0
+----------------------------------------------------------------------------+

I: critical_path_diff_worst_slack: 0 ps. (place 60000 ps, route 60000 ps)
I: critical_path_diff_same_rate: 0.00%. (route 0, same 0)
Finished routing. (CPU time elapsed 0h:00m:07s)
Design 'smart_car' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 13.000 sec
Action pnr: CPU time elapsed is 12.594 sec
Current time: Mon Jul 17 18:05:15 2023
Action pnr: Peak memory pool usage is 422,543,360 bytes
Finished placement and routing. (CPU time elapsed 0h:00m:07s)
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Mon Jul 17 18:05:17 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 467485

Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
C: STA-3011: Clock pin 'next_state_a[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_a[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'pwm_ab_cp/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'l1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_ab' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rgb_p' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'trig' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_en_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'en_ab' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p2' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p3' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.2-Lite <build 59895>)
| Date         : Mon Jul 17 18:05:24 2023
| Design       : smart_car
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred         1000.000     {0 500}        Declared               179           0  {sys_clk}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               sys_clk_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred             1.000 MHz     203.211 MHz       1000.000          4.921        995.079
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           995.079       0.000              0            467
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             0.182       0.000              0            467
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           994.593       0.000              0              1
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             1.231       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred                                  499.291       0.000              0            179
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           995.919       0.000              0            467
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             0.233       0.000              0            467
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           995.533       0.000              0              1
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             1.117       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred                                  499.609       0.000              0            179
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : counter_rgb_t[16]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[20]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.743
  Launch Clock Delay      :  4.383
  Clock Pessimism Removal :  0.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.819       4.383         ntclkbufg_0      
 CLMA_54_212/CLK                                                           r       counter_rgb_t[16]/opit_0_inv_L5Q_perm/CLK

 CLMA_54_212/Q2                    tco                   0.261       4.644 r       counter_rgb_t[16]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.430       5.074         counter_rgb_t[16]
 CLMA_54_220/Y2                    td                    0.384       5.458 r       N128_mux23_9/gateop_perm/Z
                                   net (fanout=1)        0.450       5.908         _N1456           
 CLMA_50_216/Y2                    td                    0.284       6.192 r       N26_19/gateop_perm/Z
                                   net (fanout=2)        0.263       6.455         _N1394           
 CLMA_50_216/Y0                    td                    0.387       6.842 r       N396_11/gateop_perm/Z
                                   net (fanout=1)        0.569       7.411         _N1590           
 CLMS_54_213/Y3                    td                    0.169       7.580 r       N396_13/gateop_perm/Z
                                   net (fanout=25)       0.269       7.849         _N1389           
 CLMA_54_212/Y3                    td                    0.276       8.125 r       N396/gateop/F    
                                   net (fanout=10)       0.379       8.504         N396             
 CLMS_54_209/CECO                  td                    0.118       8.622 r       counter_rgb_t[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       8.622         _N36             
 CLMS_54_213/CECO                  td                    0.159       8.781 r       counter_rgb_t[13]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=1)        0.000       8.781         _N35             
 CLMS_54_217/CECO                  td                    0.159       8.940 r       counter_rgb_t[23]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=1)        0.000       8.940         _N34             
 CLMS_54_221/CECI                                                          r       counter_rgb_t[20]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.940         Logic Levels: 8  
                                                                                   Logic: 2.197ns(48.212%), Route: 2.360ns(51.788%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.551    1003.743         ntclkbufg_0      
 CLMS_54_221/CLK                                                           r       counter_rgb_t[20]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.617    1004.360                          
 clock uncertainty                                      -0.050    1004.310                          

 Setup time                                             -0.291    1004.019                          

 Data required time                                               1004.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.019                          
 Data arrival time                                                  -8.940                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.079                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[16]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[23]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.738
  Launch Clock Delay      :  4.383
  Clock Pessimism Removal :  0.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.819       4.383         ntclkbufg_0      
 CLMA_54_212/CLK                                                           r       counter_rgb_t[16]/opit_0_inv_L5Q_perm/CLK

 CLMA_54_212/Q2                    tco                   0.261       4.644 r       counter_rgb_t[16]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.430       5.074         counter_rgb_t[16]
 CLMA_54_220/Y2                    td                    0.384       5.458 r       N128_mux23_9/gateop_perm/Z
                                   net (fanout=1)        0.450       5.908         _N1456           
 CLMA_50_216/Y2                    td                    0.284       6.192 r       N26_19/gateop_perm/Z
                                   net (fanout=2)        0.263       6.455         _N1394           
 CLMA_50_216/Y0                    td                    0.387       6.842 r       N396_11/gateop_perm/Z
                                   net (fanout=1)        0.569       7.411         _N1590           
 CLMS_54_213/Y3                    td                    0.169       7.580 r       N396_13/gateop_perm/Z
                                   net (fanout=25)       0.269       7.849         _N1389           
 CLMA_54_212/Y3                    td                    0.276       8.125 r       N396/gateop/F    
                                   net (fanout=10)       0.379       8.504         N396             
 CLMS_54_209/CECO                  td                    0.118       8.622 r       counter_rgb_t[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       8.622         _N36             
 CLMS_54_213/CECO                  td                    0.159       8.781 r       counter_rgb_t[13]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=1)        0.000       8.781         _N35             
 CLMS_54_217/CECI                                                          r       counter_rgb_t[23]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.781         Logic Levels: 7  
                                                                                   Logic: 2.038ns(46.339%), Route: 2.360ns(53.661%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.546    1003.738         ntclkbufg_0      
 CLMS_54_217/CLK                                                           r       counter_rgb_t[23]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.617    1004.355                          
 clock uncertainty                                      -0.050    1004.305                          

 Setup time                                             -0.291    1004.014                          

 Data required time                                               1004.014                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.014                          
 Data arrival time                                                  -8.781                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.233                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[16]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[5]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.733
  Launch Clock Delay      :  4.383
  Clock Pessimism Removal :  0.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.819       4.383         ntclkbufg_0      
 CLMA_54_212/CLK                                                           r       counter_rgb_t[16]/opit_0_inv_L5Q_perm/CLK

 CLMA_54_212/Q2                    tco                   0.261       4.644 r       counter_rgb_t[16]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.430       5.074         counter_rgb_t[16]
 CLMA_54_220/Y2                    td                    0.384       5.458 r       N128_mux23_9/gateop_perm/Z
                                   net (fanout=1)        0.450       5.908         _N1456           
 CLMA_50_216/Y2                    td                    0.284       6.192 r       N26_19/gateop_perm/Z
                                   net (fanout=2)        0.263       6.455         _N1394           
 CLMA_50_216/Y0                    td                    0.387       6.842 r       N396_11/gateop_perm/Z
                                   net (fanout=1)        0.569       7.411         _N1590           
 CLMS_54_213/Y3                    td                    0.169       7.580 r       N396_13/gateop_perm/Z
                                   net (fanout=25)       0.269       7.849         _N1389           
 CLMA_54_212/Y3                    td                    0.276       8.125 r       N396/gateop/F    
                                   net (fanout=10)       0.379       8.504         N396             
 CLMS_54_209/CECO                  td                    0.118       8.622 r       counter_rgb_t[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       8.622         _N36             
 CLMS_54_213/CECI                                                          r       counter_rgb_t[5]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.622         Logic Levels: 6  
                                                                                   Logic: 1.879ns(44.326%), Route: 2.360ns(55.674%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.541    1003.733         ntclkbufg_0      
 CLMS_54_213/CLK                                                           r       counter_rgb_t[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.617    1004.350                          
 clock uncertainty                                      -0.050    1004.300                          

 Setup time                                             -0.291    1004.009                          

 Data required time                                               1004.009                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.009                          
 Data arrival time                                                  -8.622                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.387                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[19]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[19]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.267  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.423
  Launch Clock Delay      :  3.784
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.592       3.784         ntclkbufg_0      
 CLMA_30_253/CLK                                                           r       counter_e_b[19]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_253/Q2                    tco                   0.223       4.007 f       counter_e_b[19]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.259       4.266         counter_e_b[19]  
 CLMA_30_245/AD                                                            f       dis_reg_b[19]/opit_0_inv/D

 Data arrival time                                                   4.266         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.266%), Route: 0.259ns(53.734%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.859       4.423         ntclkbufg_0      
 CLMA_30_245/CLK                                                           r       dis_reg_b[19]/opit_0_inv/CLK
 clock pessimism                                        -0.372       4.051                          
 clock uncertainty                                       0.000       4.051                          

 Hold time                                               0.033       4.084                          

 Data required time                                                  4.084                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.084                          
 Data arrival time                                                  -4.266                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.182                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[11]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[11]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.262  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.423
  Launch Clock Delay      :  3.789
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.597       3.789         ntclkbufg_0      
 CLMA_30_248/CLK                                                           r       counter_e_b[11]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_248/Q1                    tco                   0.223       4.012 f       counter_e_b[11]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.237       4.249         counter_e_b[11]  
 CLMA_30_244/M0                                                            f       dis_reg_b[11]/opit_0_inv/D

 Data arrival time                                                   4.249         Logic Levels: 0  
                                                                                   Logic: 0.223ns(48.478%), Route: 0.237ns(51.522%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.859       4.423         ntclkbufg_0      
 CLMA_30_244/CLK                                                           r       dis_reg_b[11]/opit_0_inv/CLK
 clock pessimism                                        -0.372       4.051                          
 clock uncertainty                                       0.000       4.051                          

 Hold time                                              -0.016       4.035                          

 Data required time                                                  4.035                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.035                          
 Data arrival time                                                  -4.249                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.214                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[18]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.267  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.423
  Launch Clock Delay      :  3.784
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.592       3.784         ntclkbufg_0      
 CLMA_30_253/CLK                                                           r       counter_e_b[18]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_253/Q0                    tco                   0.223       4.007 f       counter_e_b[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.253       4.260         counter_e_b[18]  
 CLMA_30_245/M2                                                            f       dis_reg_b[18]/opit_0_inv/D

 Data arrival time                                                   4.260         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.849%), Route: 0.253ns(53.151%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.859       4.423         ntclkbufg_0      
 CLMA_30_245/CLK                                                           r       dis_reg_b[18]/opit_0_inv/CLK
 clock pessimism                                        -0.372       4.051                          
 clock uncertainty                                       0.000       4.051                          

 Hold time                                              -0.016       4.035                          

 Data required time                                                  4.035                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.035                          
 Data arrival time                                                  -4.260                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.225                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[0]/opit_0_inv_L5Q/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.039  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.724
  Launch Clock Delay      :  4.361
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.797       4.361         ntclkbufg_0      
 CLMA_58_176/CLK                                                           r       counter_p[0]/opit_0_inv_L5Q/CLK

 CLMA_58_176/Q1                    tco                   0.261       4.622 r       counter_p[0]/opit_0_inv_L5Q/Q
                                   net (fanout=3)        0.429       5.051         counter_p[0]     
 CLMA_58_180/Y2                    td                    0.384       5.435 r       N150_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.939       6.374         _N880            
 CLMA_58_180/Y3                    td                    0.276       6.650 r       N198_mux8/gateop_perm/Z
                                   net (fanout=1)        0.692       7.342         _N840            
 CLMA_66_188/Y2                    td                    0.389       7.731 r       N198_mux12/gateop_perm/Z
                                   net (fanout=1)        0.260       7.991         _N921            
 CLMS_66_189/Y2                    td                    0.165       8.156 r       N198_mux18_4/gateop_perm/Z
                                   net (fanout=2)        0.438       8.594         _N1562           
 CLMA_70_181/Y0                    td                    0.383       8.977 r       N409/gateop_perm/Z
                                   net (fanout=2)        0.425       9.402         N409             
 CLMA_78_180/RS                                                            r       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   9.402         Logic Levels: 5  
                                                                                   Logic: 1.858ns(36.858%), Route: 3.183ns(63.142%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.532    1003.724         ntclkbufg_0      
 CLMA_78_180/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                         0.598    1004.322                          
 clock uncertainty                                      -0.050    1004.272                          

 Recovery time                                          -0.277    1003.995                          

 Data required time                                               1003.995                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.995                          
 Data arrival time                                                  -9.402                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.593                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[17]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.374
  Launch Clock Delay      :  3.722
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.530       3.722         ntclkbufg_0      
 CLMA_66_196/CLK                                                           r       counter_p[17]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_196/Q1                    tco                   0.223       3.945 f       counter_p[17]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.388       4.333         counter_p[17]    
 CLMA_70_181/Y0                    td                    0.152       4.485 f       N409/gateop_perm/Z
                                   net (fanout=2)        0.311       4.796         N409             
 CLMA_78_180/RS                                                            f       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   4.796         Logic Levels: 1  
                                                                                   Logic: 0.375ns(34.916%), Route: 0.699ns(65.084%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.810       4.374         ntclkbufg_0      
 CLMA_78_180/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                        -0.598       3.776                          
 clock uncertainty                                       0.000       3.776                          

 Removal time                                           -0.211       3.565                          

 Data required time                                                  3.565                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.565                          
 Data arrival time                                                  -4.796                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.231                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[11]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm4 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.802       4.366         ntclkbufg_0      
 CLMA_58_196/CLK                                                           r       counter_p[11]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_196/Q0                    tco                   0.261       4.627 r       counter_p[11]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.515       5.142         counter_p[11]    
 CLMA_66_188/Y0                    td                    0.383       5.525 r       N158_mux8_1/gateop_perm/Z
                                   net (fanout=2)        0.455       5.980         _N1374           
 CLMA_66_180/Y2                    td                    0.384       6.364 r       N158_mux9/gateop_perm/Z
                                   net (fanout=1)        0.464       6.828         _N983            
 CLMS_66_189/Y0                    td                    0.387       7.215 r       N163_muxf6_perm/Y0
                                   net (fanout=1)        0.909       8.124         _N904            
 CLMS_66_189/Y3                    td                    0.357       8.481 f       N194_6/gateop_perm/Z
                                   net (fanout=1)        2.465      10.946         _N1107           
 IOL_7_349/DO                      td                    0.122      11.068 f       pwm4_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.068         pwm4_obuf/ntO    
 IOBS_0_349/PAD                    td                    2.788      13.856 f       pwm4_obuf/opit_0/O
                                   net (fanout=1)        0.092      13.948         pwm4             
 A8                                                                        f       pwm4 (port)      

 Data arrival time                                                  13.948         Logic Levels: 6  
                                                                                   Logic: 4.682ns(48.862%), Route: 4.900ns(51.138%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[5]/opit_0_inv_L5Q/CLK
Endpoint    : pwm2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.797       4.361         ntclkbufg_0      
 CLMA_58_192/CLK                                                           r       counter_p[5]/opit_0_inv_L5Q/CLK

 CLMA_58_192/Q2                    tco                   0.261       4.622 r       counter_p[5]/opit_0_inv_L5Q/Q
                                   net (fanout=6)        0.577       5.199         counter_p[5]     
 CLMA_58_188/Y0                    td                    0.282       5.481 r       N168_mux6_4/gateop_perm/Z
                                   net (fanout=1)        0.548       6.029         _N1597           
 CLMA_66_188/Y1                    td                    0.377       6.406 r       N168_mux8/gateop_perm/Z
                                   net (fanout=1)        0.290       6.696         _N828            
 CLMA_66_192/Y1                    td                    0.382       7.078 r       N168_mux12/gateop_perm/Z
                                   net (fanout=1)        0.260       7.338         _N991            
 CLMS_66_193/Y1                    td                    0.382       7.720 r       N181_muxf6_perm/Y1
                                   net (fanout=1)        0.261       7.981         _N911            
 CLMS_66_193/Y2                    td                    0.283       8.264 f       N173/gateop_perm/Z
                                   net (fanout=1)        2.518      10.782         nt_pwm2          
 IOL_7_322/DO                      td                    0.122      10.904 f       pwm2_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.904         pwm2_obuf/ntO    
 IOBD_0_322/PAD                    td                    2.788      13.692 f       pwm2_obuf/opit_0/O
                                   net (fanout=1)        0.097      13.789         pwm2             
 B6                                                                        f       pwm2 (port)      

 Data arrival time                                                  13.789         Logic Levels: 7  
                                                                                   Logic: 4.877ns(51.729%), Route: 4.551ns(48.271%)
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : rgb_p (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.819       4.383         ntclkbufg_0      
 CLMS_54_213/CLK                                                           r       counter_rgb_t[5]/opit_0_inv_L5Q_perm/CLK

 CLMS_54_213/Q1                    tco                   0.261       4.644 r       counter_rgb_t[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.434       5.078         counter_rgb_t[5] 
 CLMA_54_204/Y1                    td                    0.276       5.354 r       N22_mux5_4/gateop_perm/Z
                                   net (fanout=2)        0.620       5.974         _N1373           
 CLMA_54_208/Y0                    td                    0.164       6.138 r       N131_mux5/gateop_perm/Z
                                   net (fanout=1)        0.739       6.877         _N968            
 CLMS_54_209/Y3                    td                    0.230       7.107 f       N147/gateop/F    
                                   net (fanout=1)        3.450      10.557         _N1              
 IOL_151_22/DO                     td                    0.122      10.679 f       rgb_p_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.679         rgb_p_obuf/ntO   
 IOBD_152_22/PAD                   td                    2.788      13.467 f       rgb_p_obuf/opit_0/O
                                   net (fanout=1)        0.060      13.527         rgb_p            
 V16                                                                       f       rgb_p (port)     

 Data arrival time                                                  13.527         Logic Levels: 5  
                                                                                   Logic: 3.841ns(42.006%), Route: 5.303ns(57.994%)
====================================================================================================

====================================================================================================

Startpoint  : echo_b (port)
Endpoint    : echo_b1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E5                                                      0.000       0.000 r       echo_b (port)    
                                   net (fanout=1)        0.036       0.036         echo_b           
 IOBD_0_326/DIN                    td                    0.935       0.971 r       echo_b_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.971         echo_b_ibuf/ntD  
 IOL_7_326/RX_DATA_DD              td                    0.094       1.065 r       echo_b_ibuf/opit_1/OUT
                                   net (fanout=1)        1.095       2.160         nt_echo_b        
 CLMS_26_245/M2                                                            r       echo_b1/opit_0_inv/D

 Data arrival time                                                   2.160         Logic Levels: 2  
                                                                                   Logic: 1.029ns(47.639%), Route: 1.131ns(52.361%)
====================================================================================================

====================================================================================================

Startpoint  : echo_a (port)
Endpoint    : echo_a1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F7                                                      0.000       0.000 r       echo_a (port)    
                                   net (fanout=1)        0.055       0.055         echo_a           
 IOBD_0_294/DIN                    td                    0.935       0.990 r       echo_a_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.990         echo_a_ibuf/ntD  
 IOL_7_294/RX_DATA_DD              td                    0.094       1.084 r       echo_a_ibuf/opit_1/OUT
                                   net (fanout=1)        1.276       2.360         nt_echo_a        
 CLMA_38_228/M0                                                            r       echo_a1/opit_0_inv/D

 Data arrival time                                                   2.360         Logic Levels: 2  
                                                                                   Logic: 1.029ns(43.602%), Route: 1.331ns(56.398%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : echo_b2/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G5                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.042       0.042         sys_rst_n        
 IOBS_0_241/DIN                    td                    1.824       1.866 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.866         sys_rst_n_ibuf/ntD
 IOL_7_241/RX_DATA_DD              td                    0.094       1.960 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=89)       0.531       2.491         nt_sys_rst_n     
 CLMS_26_245/RS                                                            r       echo_b2/opit_0_inv/RS

 Data arrival time                                                   2.491         Logic Levels: 2  
                                                                                   Logic: 1.918ns(76.997%), Route: 0.573ns(23.003%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : counter_rgb_t[16]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[20]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.040  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.096
  Launch Clock Delay      :  3.542
  Clock Pessimism Removal :  0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.475       3.542         ntclkbufg_0      
 CLMA_54_212/CLK                                                           r       counter_rgb_t[16]/opit_0_inv_L5Q_perm/CLK

 CLMA_54_212/Q2                    tco                   0.209       3.751 r       counter_rgb_t[16]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.366       4.117         counter_rgb_t[16]
 CLMA_54_220/Y2                    td                    0.308       4.425 r       N128_mux23_9/gateop_perm/Z
                                   net (fanout=1)        0.357       4.782         _N1456           
 CLMA_50_216/Y2                    td                    0.227       5.009 r       N26_19/gateop_perm/Z
                                   net (fanout=2)        0.242       5.251         _N1394           
 CLMA_50_216/Y0                    td                    0.310       5.561 r       N396_11/gateop_perm/Z
                                   net (fanout=1)        0.468       6.029         _N1590           
 CLMS_54_213/Y3                    td                    0.135       6.164 r       N396_13/gateop_perm/Z
                                   net (fanout=25)       0.250       6.414         _N1389           
 CLMA_54_212/Y3                    td                    0.221       6.635 r       N396/gateop/F    
                                   net (fanout=10)       0.317       6.952         N396             
 CLMS_54_209/CECO                  td                    0.094       7.046 r       counter_rgb_t[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       7.046         _N36             
 CLMS_54_213/CECO                  td                    0.127       7.173 r       counter_rgb_t[13]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=1)        0.000       7.173         _N35             
 CLMS_54_217/CECO                  td                    0.127       7.300 r       counter_rgb_t[23]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=1)        0.000       7.300         _N34             
 CLMS_54_221/CECI                                                          r       counter_rgb_t[20]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   7.300         Logic Levels: 8  
                                                                                   Logic: 1.758ns(46.780%), Route: 2.000ns(53.220%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.287    1003.096         ntclkbufg_0      
 CLMS_54_221/CLK                                                           r       counter_rgb_t[20]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.406    1003.502                          
 clock uncertainty                                      -0.050    1003.452                          

 Setup time                                             -0.233    1003.219                          

 Data required time                                               1003.219                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.219                          
 Data arrival time                                                  -7.300                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.919                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[16]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[23]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.092
  Launch Clock Delay      :  3.542
  Clock Pessimism Removal :  0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.475       3.542         ntclkbufg_0      
 CLMA_54_212/CLK                                                           r       counter_rgb_t[16]/opit_0_inv_L5Q_perm/CLK

 CLMA_54_212/Q2                    tco                   0.209       3.751 r       counter_rgb_t[16]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.366       4.117         counter_rgb_t[16]
 CLMA_54_220/Y2                    td                    0.308       4.425 r       N128_mux23_9/gateop_perm/Z
                                   net (fanout=1)        0.357       4.782         _N1456           
 CLMA_50_216/Y2                    td                    0.227       5.009 r       N26_19/gateop_perm/Z
                                   net (fanout=2)        0.242       5.251         _N1394           
 CLMA_50_216/Y0                    td                    0.310       5.561 r       N396_11/gateop_perm/Z
                                   net (fanout=1)        0.468       6.029         _N1590           
 CLMS_54_213/Y3                    td                    0.135       6.164 r       N396_13/gateop_perm/Z
                                   net (fanout=25)       0.250       6.414         _N1389           
 CLMA_54_212/Y3                    td                    0.221       6.635 r       N396/gateop/F    
                                   net (fanout=10)       0.317       6.952         N396             
 CLMS_54_209/CECO                  td                    0.094       7.046 r       counter_rgb_t[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       7.046         _N36             
 CLMS_54_213/CECO                  td                    0.127       7.173 r       counter_rgb_t[13]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=1)        0.000       7.173         _N35             
 CLMS_54_217/CECI                                                          r       counter_rgb_t[23]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   7.173         Logic Levels: 7  
                                                                                   Logic: 1.631ns(44.919%), Route: 2.000ns(55.081%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.283    1003.092         ntclkbufg_0      
 CLMS_54_217/CLK                                                           r       counter_rgb_t[23]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.406    1003.498                          
 clock uncertainty                                      -0.050    1003.448                          

 Setup time                                             -0.233    1003.215                          

 Data required time                                               1003.215                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.215                          
 Data arrival time                                                  -7.173                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.042                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[16]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[5]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.087
  Launch Clock Delay      :  3.542
  Clock Pessimism Removal :  0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.475       3.542         ntclkbufg_0      
 CLMA_54_212/CLK                                                           r       counter_rgb_t[16]/opit_0_inv_L5Q_perm/CLK

 CLMA_54_212/Q2                    tco                   0.209       3.751 r       counter_rgb_t[16]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.366       4.117         counter_rgb_t[16]
 CLMA_54_220/Y2                    td                    0.308       4.425 r       N128_mux23_9/gateop_perm/Z
                                   net (fanout=1)        0.357       4.782         _N1456           
 CLMA_50_216/Y2                    td                    0.227       5.009 r       N26_19/gateop_perm/Z
                                   net (fanout=2)        0.242       5.251         _N1394           
 CLMA_50_216/Y0                    td                    0.310       5.561 r       N396_11/gateop_perm/Z
                                   net (fanout=1)        0.468       6.029         _N1590           
 CLMS_54_213/Y3                    td                    0.135       6.164 r       N396_13/gateop_perm/Z
                                   net (fanout=25)       0.250       6.414         _N1389           
 CLMA_54_212/Y3                    td                    0.221       6.635 r       N396/gateop/F    
                                   net (fanout=10)       0.317       6.952         N396             
 CLMS_54_209/CECO                  td                    0.094       7.046 r       counter_rgb_t[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       7.046         _N36             
 CLMS_54_213/CECI                                                          r       counter_rgb_t[5]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   7.046         Logic Levels: 6  
                                                                                   Logic: 1.504ns(42.922%), Route: 2.000ns(57.078%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.278    1003.087         ntclkbufg_0      
 CLMS_54_213/CLK                                                           r       counter_rgb_t[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.406    1003.493                          
 clock uncertainty                                      -0.050    1003.443                          

 Setup time                                             -0.233    1003.210                          

 Data required time                                               1003.210                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.210                          
 Data arrival time                                                  -7.046                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.164                          
====================================================================================================

====================================================================================================

Startpoint  : dis_reg_b[20]/opit_0_inv/CLK
Endpoint    : nr_b/opit_0_inv_L6Q_perm/A4
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.222  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.604
  Launch Clock Delay      :  3.124
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.315       3.124         ntclkbufg_0      
 CLMA_30_245/CLK                                                           r       dis_reg_b[20]/opit_0_inv/CLK

 CLMA_30_245/Q0                    tco                   0.197       3.321 f       dis_reg_b[20]/opit_0_inv/Q
                                   net (fanout=2)        0.169       3.490         dis_reg_b[20]    
 CLMA_30_249/A4                                                            f       nr_b/opit_0_inv_L6Q_perm/A4

 Data arrival time                                                   3.490         Logic Levels: 0  
                                                                                   Logic: 0.197ns(53.825%), Route: 0.169ns(46.175%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.537       3.604         ntclkbufg_0      
 CLMA_30_249/CLK                                                           r       nr_b/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.258       3.346                          
 clock uncertainty                                       0.000       3.346                          

 Hold time                                              -0.089       3.257                          

 Data required time                                                  3.257                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.257                          
 Data arrival time                                                  -3.490                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.233                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[19]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[19]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.180  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.579
  Launch Clock Delay      :  3.141
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.332       3.141         ntclkbufg_0      
 CLMA_30_253/CLK                                                           r       counter_e_b[19]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_253/Q2                    tco                   0.197       3.338 f       counter_e_b[19]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.247       3.585         counter_e_b[19]  
 CLMA_30_245/AD                                                            f       dis_reg_b[19]/opit_0_inv/D

 Data arrival time                                                   3.585         Logic Levels: 0  
                                                                                   Logic: 0.197ns(44.369%), Route: 0.247ns(55.631%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.512       3.579         ntclkbufg_0      
 CLMA_30_245/CLK                                                           r       dis_reg_b[19]/opit_0_inv/CLK
 clock pessimism                                        -0.258       3.321                          
 clock uncertainty                                       0.000       3.321                          

 Hold time                                               0.028       3.349                          

 Data required time                                                  3.349                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.349                          
 Data arrival time                                                  -3.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.236                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[3]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.574
  Launch Clock Delay      :  3.119
  Clock Pessimism Removal :  -0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.310       3.119         ntclkbufg_0      
 CLMA_30_241/CLK                                                           r       counter_e_b[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_241/Q0                    tco                   0.197       3.316 f       counter_e_b[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.139       3.455         counter_e_b[3]   
 CLMA_30_240/AD                                                            f       dis_reg_b[3]/opit_0_inv/D

 Data arrival time                                                   3.455         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.507       3.574         ntclkbufg_0      
 CLMA_30_240/CLK                                                           r       dis_reg_b[3]/opit_0_inv/CLK
 clock pessimism                                        -0.406       3.168                          
 clock uncertainty                                       0.000       3.168                          

 Hold time                                               0.028       3.196                          

 Data required time                                                  3.196                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.196                          
 Data arrival time                                                  -3.455                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.259                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[0]/opit_0_inv_L5Q/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.084
  Launch Clock Delay      :  3.522
  Clock Pessimism Removal :  0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.455       3.522         ntclkbufg_0      
 CLMA_58_176/CLK                                                           r       counter_p[0]/opit_0_inv_L5Q/CLK

 CLMA_58_176/Q1                    tco                   0.209       3.731 r       counter_p[0]/opit_0_inv_L5Q/Q
                                   net (fanout=3)        0.359       4.090         counter_p[0]     
 CLMA_58_180/Y2                    td                    0.308       4.398 r       N150_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.786       5.184         _N880            
 CLMA_58_180/Y3                    td                    0.221       5.405 r       N198_mux8/gateop_perm/Z
                                   net (fanout=1)        0.552       5.957         _N840            
 CLMA_66_188/Y2                    td                    0.312       6.269 r       N198_mux12/gateop_perm/Z
                                   net (fanout=1)        0.239       6.508         _N921            
 CLMS_66_189/Y2                    td                    0.132       6.640 r       N198_mux18_4/gateop_perm/Z
                                   net (fanout=2)        0.372       7.012         _N1562           
 CLMA_70_181/Y0                    td                    0.308       7.320 r       N409/gateop_perm/Z
                                   net (fanout=2)        0.354       7.674         N409             
 CLMA_78_180/RS                                                            r       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   7.674         Logic Levels: 5  
                                                                                   Logic: 1.490ns(35.886%), Route: 2.662ns(64.114%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.275    1003.084         ntclkbufg_0      
 CLMA_78_180/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                         0.396    1003.480                          
 clock uncertainty                                      -0.050    1003.430                          

 Recovery time                                          -0.223    1003.207                          

 Data required time                                               1003.207                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.207                          
 Data arrival time                                                  -7.674                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.533                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[17]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.538
  Launch Clock Delay      :  3.079
  Clock Pessimism Removal :  -0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.270       3.079         ntclkbufg_0      
 CLMA_66_196/CLK                                                           r       counter_p[17]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_196/Q1                    tco                   0.197       3.276 f       counter_p[17]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.374       3.650         counter_p[17]    
 CLMA_70_181/Y0                    td                    0.121       3.771 r       N409/gateop_perm/Z
                                   net (fanout=2)        0.293       4.064         N409             
 CLMA_78_180/RS                                                            r       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   4.064         Logic Levels: 1  
                                                                                   Logic: 0.318ns(32.284%), Route: 0.667ns(67.716%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.471       3.538         ntclkbufg_0      
 CLMA_78_180/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                        -0.396       3.142                          
 clock uncertainty                                       0.000       3.142                          

 Removal time                                           -0.195       2.947                          

 Data required time                                                  2.947                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.947                          
 Data arrival time                                                  -4.064                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.117                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.455       3.522         ntclkbufg_0      
 CLMA_58_176/CLK                                                           r       counter_p[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_176/Q3                    tco                   0.209       3.731 r       counter_p[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.381       4.112         counter_p[7]     
 CLMA_58_188/Y0                    td                    0.308       4.420 r       N168_mux6_4/gateop_perm/Z
                                   net (fanout=1)        0.425       4.845         _N1597           
 CLMA_66_188/Y1                    td                    0.302       5.147 r       N168_mux8/gateop_perm/Z
                                   net (fanout=1)        0.234       5.381         _N828            
 CLMA_66_192/Y1                    td                    0.307       5.688 r       N168_mux12/gateop_perm/Z
                                   net (fanout=1)        0.239       5.927         _N991            
 CLMS_66_193/Y1                    td                    0.307       6.234 r       N181_muxf6_perm/Y1
                                   net (fanout=1)        0.240       6.474         _N911            
 CLMS_66_193/Y2                    td                    0.227       6.701 f       N173/gateop_perm/Z
                                   net (fanout=1)        2.475       9.176         nt_pwm2          
 IOL_7_322/DO                      td                    0.081       9.257 f       pwm2_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.257         pwm2_obuf/ntO    
 IOBD_0_322/PAD                    td                    2.049      11.306 f       pwm2_obuf/opit_0/O
                                   net (fanout=1)        0.097      11.403         pwm2             
 B6                                                                        f       pwm2 (port)      

 Data arrival time                                                  11.403         Logic Levels: 7  
                                                                                   Logic: 3.790ns(48.090%), Route: 4.091ns(51.910%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[5]/opit_0_inv_L5Q/CLK
Endpoint    : pwm4 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.455       3.522         ntclkbufg_0      
 CLMA_58_192/CLK                                                           r       counter_p[5]/opit_0_inv_L5Q/CLK

 CLMA_58_192/Q2                    tco                   0.209       3.731 r       counter_p[5]/opit_0_inv_L5Q/Q
                                   net (fanout=6)        0.541       4.272         counter_p[5]     
 CLMA_66_180/Y0                    td                    0.226       4.498 r       N158_mux3/gateop_perm/Z
                                   net (fanout=2)        0.242       4.740         _N881            
 CLMA_66_180/Y3                    td                    0.135       4.875 r       N179_mux7_7/gateop_perm/Z
                                   net (fanout=1)        0.497       5.372         _N915            
 CLMA_66_192/Y2                    td                    0.227       5.599 r       N179_mux13_4/gateop_perm/Z
                                   net (fanout=1)        0.240       5.839         _N1628           
 CLMS_66_193/Y0                    td                    0.131       5.970 r       N181_muxf6_perm/Y0
                                   net (fanout=1)        0.587       6.557         _N914            
 CLMS_66_189/Y3                    td                    0.270       6.827 f       N194_6/gateop_perm/Z
                                   net (fanout=1)        2.271       9.098         _N1107           
 IOL_7_349/DO                      td                    0.081       9.179 f       pwm4_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.179         pwm4_obuf/ntO    
 IOBS_0_349/PAD                    td                    2.049      11.228 f       pwm4_obuf/opit_0/O
                                   net (fanout=1)        0.092      11.320         pwm4             
 A8                                                                        f       pwm4 (port)      

 Data arrival time                                                  11.320         Logic Levels: 7  
                                                                                   Logic: 3.328ns(42.678%), Route: 4.470ns(57.322%)
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : rgb_p (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.475       3.542         ntclkbufg_0      
 CLMS_54_213/CLK                                                           r       counter_rgb_t[5]/opit_0_inv_L5Q_perm/CLK

 CLMS_54_213/Q1                    tco                   0.209       3.751 r       counter_rgb_t[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.370       4.121         counter_rgb_t[5] 
 CLMA_54_204/Y1                    td                    0.221       4.342 r       N22_mux5_4/gateop_perm/Z
                                   net (fanout=2)        0.482       4.824         _N1373           
 CLMA_54_208/Y0                    td                    0.131       4.955 r       N131_mux5/gateop_perm/Z
                                   net (fanout=1)        0.565       5.520         _N968            
 CLMS_54_209/Y3                    td                    0.185       5.705 f       N147/gateop/F    
                                   net (fanout=1)        3.357       9.062         _N1              
 IOL_151_22/DO                     td                    0.081       9.143 f       rgb_p_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.143         rgb_p_obuf/ntO   
 IOBD_152_22/PAD                   td                    2.049      11.192 f       rgb_p_obuf/opit_0/O
                                   net (fanout=1)        0.060      11.252         rgb_p            
 V16                                                                       f       rgb_p (port)     

 Data arrival time                                                  11.252         Logic Levels: 5  
                                                                                   Logic: 2.876ns(37.302%), Route: 4.834ns(62.698%)
====================================================================================================

====================================================================================================

Startpoint  : echo_b (port)
Endpoint    : echo_b1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E5                                                      0.000       0.000 r       echo_b (port)    
                                   net (fanout=1)        0.036       0.036         echo_b           
 IOBD_0_326/DIN                    td                    0.781       0.817 r       echo_b_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.817         echo_b_ibuf/ntD  
 IOL_7_326/RX_DATA_DD              td                    0.071       0.888 r       echo_b_ibuf/opit_1/OUT
                                   net (fanout=1)        0.890       1.778         nt_echo_b        
 CLMS_26_245/M2                                                            r       echo_b1/opit_0_inv/D

 Data arrival time                                                   1.778         Logic Levels: 2  
                                                                                   Logic: 0.852ns(47.919%), Route: 0.926ns(52.081%)
====================================================================================================

====================================================================================================

Startpoint  : echo_a (port)
Endpoint    : echo_a1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F7                                                      0.000       0.000 r       echo_a (port)    
                                   net (fanout=1)        0.055       0.055         echo_a           
 IOBD_0_294/DIN                    td                    0.781       0.836 r       echo_a_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.836         echo_a_ibuf/ntD  
 IOL_7_294/RX_DATA_DD              td                    0.071       0.907 r       echo_a_ibuf/opit_1/OUT
                                   net (fanout=1)        1.120       2.027         nt_echo_a        
 CLMA_38_228/M0                                                            r       echo_a1/opit_0_inv/D

 Data arrival time                                                   2.027         Logic Levels: 2  
                                                                                   Logic: 0.852ns(42.033%), Route: 1.175ns(57.967%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : echo_b2/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G5                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.042       0.042         sys_rst_n        
 IOBS_0_241/DIN                    td                    1.477       1.519 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.519         sys_rst_n_ibuf/ntD
 IOL_7_241/RX_DATA_DD              td                    0.071       1.590 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=89)       0.478       2.068         nt_sys_rst_n     
 CLMS_26_245/RS                                                            f       echo_b2/opit_0_inv/RS

 Data arrival time                                                   2.068         Logic Levels: 2  
                                                                                   Logic: 1.548ns(74.855%), Route: 0.520ns(25.145%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 7.000 sec
Action report_timing: CPU time elapsed is 6.266 sec
Current time: Mon Jul 17 18:05:24 2023
Action report_timing: Peak memory pool usage is 323,944,448 bytes
Report timing is finished successfully.
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Mon Jul 17 18:05:26 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.343750 sec.
Generating architecture configuration.
The bitstream file is "D:/VERILOG/smart_car/prj/generate_bitstream/smart_car.sbit"
Generate programming file takes 10.500000 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 17.000 sec
Action gen_bit_stream: CPU time elapsed is 16.047 sec
Current time: Mon Jul 17 18:05:43 2023
Action gen_bit_stream: Peak memory pool usage is 340,795,392 bytes
Process "Generate Bitstream" done.
Process exit normally.
Compiling architecture definition.
I: Flow-6004: Design file modified: "D:/VERILOG/smart_car/prj/source/rtl/smart_car.v". 


Process "Compile" started.
Current time: Mon Jul 17 18:10:38 2023
Compiling architecture definition.
Analyzing project file 'D:/VERILOG/smart_car/prj/smart_car.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0001: Analyzing file D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0002: Analyzing module smart_car (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v successfully.
 0.001511s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "smart_car" is set as top module.
Executing : rtl-elaborate successfully.
 0.010664s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (146.5%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.010466s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (149.3%)
Start rtl-infer.
W: Sdm-2004: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 267)]: Latch is generated for signal next_state_a, possible missing assignment in an if or case statement.
W: Sdm-2004: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 338)]: Latch is generated for signal next_state_b, possible missing assignment in an if or case statement.
Executing : rtl-infer successfully.
 0.067111s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (93.1%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.004054s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.022968s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (136.1%)
Start FSM inference.
I: FSM state_rgb[2:0]_fsm[2:0] inferred.
FSM state_rgb[2:0]_fsm[2:0] STG:
Number of reachable states: 3
Input nets: a b echo_en_n en_ab 
S0(000)-->S1(001): 0011
S1(001)-->S0(000): 1x0x
S1(001)-->S0(000): x10x
S1(001)-->S0(000): xx00
S0(000)-->S2(010): 0001
S1(001)-->S2(010): 0001
S2(010)-->S0(000): 1xxx
S2(010)-->S0(000): x1xx
S2(010)-->S0(000): xxx0

Executing : FSM inference successfully.
 0.013354s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (117.0%)
Start sdm2adm.
I: Constant propagation done on N146 (bmsWIDEMUX).
I: Constant propagation done on N147 (bmsWIDEMUX).
Executing : sdm2adm successfully.
 0.037318s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (83.7%)
Saving design to DB.
Action compile: Real time elapsed is 3.000 sec
Action compile: CPU time elapsed is 2.828 sec
Current time: Mon Jul 17 18:10:41 2023
Action compile: Peak memory pool usage is 112,664,576 bytes
Process "Compile" done.


Process "Compile" started.
Current time: Mon Jul 17 18:10:55 2023
Compiling architecture definition.
Analyzing project file 'D:/VERILOG/smart_car/prj/smart_car.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0001: Analyzing file D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0002: Analyzing module smart_car (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v successfully.
 0.001412s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "smart_car" is set as top module.
Executing : rtl-elaborate successfully.
 0.010664s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (146.5%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.010306s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (151.6%)
Start rtl-infer.
W: Sdm-2004: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 267)]: Latch is generated for signal next_state_a, possible missing assignment in an if or case statement.
W: Sdm-2004: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 338)]: Latch is generated for signal next_state_b, possible missing assignment in an if or case statement.
Executing : rtl-infer successfully.
 0.066916s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (93.4%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.004380s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.022229s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (140.6%)
Start FSM inference.
I: FSM state_rgb[2:0]_fsm[2:0] inferred.
FSM state_rgb[2:0]_fsm[2:0] STG:
Number of reachable states: 3
Input nets: a b echo_en_n en_ab 
S0(000)-->S1(001): 0011
S1(001)-->S0(000): 1x0x
S1(001)-->S0(000): x10x
S1(001)-->S0(000): xx00
S0(000)-->S2(010): 0001
S1(001)-->S2(010): 0001
S2(010)-->S0(000): 1xxx
S2(010)-->S0(000): x1xx
S2(010)-->S0(000): xxx0

Executing : FSM inference successfully.
 0.012888s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (121.2%)
Start sdm2adm.
I: Constant propagation done on N146 (bmsWIDEMUX).
I: Constant propagation done on N147 (bmsWIDEMUX).
Executing : sdm2adm successfully.
 0.036922s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (84.6%)
Saving design to DB.
Action compile: Real time elapsed is 3.000 sec
Action compile: CPU time elapsed is 2.797 sec
Current time: Mon Jul 17 18:10:58 2023
Action compile: Peak memory pool usage is 112,599,040 bytes
Process "Compile" done.


Process "Synthesize" started.
Current time: Mon Jul 17 18:10:58 2023
Compiling architecture definition.
Analyzing project file 'D:/VERILOG/smart_car/prj/smart_car.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351568

Generated by Fabric Compiler ( version 2020.2-Lite <build 59895> ) at Mon Jul 17 18:11:01 2023


Compiling prim grid devices.
Building architecture model.
Loading device packaging model 'MBG324'.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/source/source/smart_car.fdc(line number: 68)] | Port a has been placed at location C8, whose type is share pin.
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/source/source/smart_car.fdc(line number: 72)] | Port b has been placed at location E8, whose type is share pin.
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/source/source/smart_car.fdc(line number: 88)] | Port echo_en_n has been placed at location D8, whose type is share pin.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk_Inferred [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name sys_clk_Inferred [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins N442:Z
Executing : get_pins N442:Z successfully.
Executing : create_clock -name N442/Z_Inferred [get_pins N442:Z] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name N442/Z_Inferred [get_pins N442:Z] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins N445:Z
Executing : get_pins N445:Z successfully.
Executing : create_clock -name N445/Z_Inferred [get_pins N445:Z] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name N445/Z_Inferred [get_pins N445:Z] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group sys_clk_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group sys_clk_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group N442/Z_Inferred
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group N442/Z_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group N445/Z_Inferred
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group N445/Z_Inferred successfully.
Start pre-mapping.
I: Encoding type of FSM 'state_rgb[2:0]_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'state_rgb[2:0]_fsm[2:0]':
I: from  state_rgb[2] state_rgb[1] state_rgb[0]
I: to  state_rgb_2 state_rgb_1 state_rgb_0
I: 000 => 001
I: 001 => 010
I: 010 => 100
Executing : pre-mapping successfully.
 0.041187s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (113.8%)
Start mod-gen.
I: Constant propagation done on N22_bc0 (bmsREDAND).
I: Constant propagation done on N136_sum2 (bmsREDXOR).
I: Constant propagation done on N136_ab2 (bmsREDAND).
I: Constant propagation done on N136_ac2 (bmsREDAND).
I: Constant propagation done on N136_sum4 (bmsREDXOR).
I: Constant propagation done on N22_sum0 (bmsREDXOR).
I: Constant propagation done on N22_ab0 (bmsREDAND).
I: Constant propagation done on N136_ac1 (bmsREDAND).
I: Constant propagation done on N136_maj0 (bmsREDXOR).
I: Constant propagation done on N136_ab0 (bmsREDAND).
Executing : mod-gen successfully.
 0.070662s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (110.6%)
Start logic-optimization.
Executing : logic-optimization successfully.
 1.134664s wall, 1.109375s user + 0.000000s system = 1.109375s CPU (97.8%)
Start tech-mapping phase 1.
I: Removed inst reg_rgb[2] that is redundant to reg_rgb[1] (type GTP_DFF_E)
I: Removed inst reg_rgb[3] that is redundant to reg_rgb[1] (type GTP_DFF_E)
I: Removed inst reg_rgb[4] that is redundant to reg_rgb[1] (type GTP_DFF_E)
I: Removed inst reg_rgb[5] that is redundant to reg_rgb[1] (type GTP_DFF_E)
I: Removed inst reg_rgb[6] that is redundant to reg_rgb[1] (type GTP_DFF_E)
I: Removed inst reg_rgb[7] that is redundant to reg_rgb[1] (type GTP_DFF_E)
I: Removed inst reg_rgb[1] that is redundant to reg_rgb[0] (type GTP_DFF_E)
I: Removed inst reg_rgb[9] that is redundant to reg_rgb[8] (type GTP_DFF_E)
I: Removed inst reg_rgb[10] that is redundant to reg_rgb[8] (type GTP_DFF_E)
I: Removed inst reg_rgb[11] that is redundant to reg_rgb[8] (type GTP_DFF_E)
I: Removed inst reg_rgb[12] that is redundant to reg_rgb[8] (type GTP_DFF_E)
I: Removed inst reg_rgb[13] that is redundant to reg_rgb[8] (type GTP_DFF_E)
I: Removed inst reg_rgb[14] that is redundant to reg_rgb[8] (type GTP_DFF_E)
I: Removed inst reg_rgb[15] that is redundant to reg_rgb[8] (type GTP_DFF_E)
I: Removed inst reg_rgb[17] that is redundant to reg_rgb[16] (type GTP_DFF_E)
I: Removed inst reg_rgb[18] that is redundant to reg_rgb[16] (type GTP_DFF_E)
I: Removed inst reg_rgb[19] that is redundant to reg_rgb[16] (type GTP_DFF_E)
I: Removed inst reg_rgb[20] that is redundant to reg_rgb[16] (type GTP_DFF_E)
I: Removed inst reg_rgb[21] that is redundant to reg_rgb[16] (type GTP_DFF_E)
I: Removed inst reg_rgb[22] that is redundant to reg_rgb[16] (type GTP_DFF_E)
I: Removed inst reg_rgb[23] that is redundant to reg_rgb[16] (type GTP_DFF_E)
Executing : tech-mapping phase 1 successfully.
 0.045070s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (104.0%)
Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully.
 1.618164s wall, 1.625000s user + 0.000000s system = 1.625000s CPU (100.4%)
Start tech-optimization.
Executing : tech-optimization successfully.
 0.089485s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (87.3%)
Start phys-optimization.
Executing : phys-optimization successfully.
 0.000068s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start restore-hierarchy.
Executing : restore-hierarchy successfully.
 0.000290s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

Cell Usage:
GTP_DFF_C                    53 uses
GTP_DFF_CE                  119 uses
GTP_DFF_E                     6 uses
GTP_DFF_PE                    1 use
GTP_DLATCH                    4 uses
GTP_DLATCH_C                  1 use
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_LUT1                      1 use
GTP_LUT2                     98 uses
GTP_LUT3                     12 uses
GTP_LUT4                     30 uses
GTP_LUT5                     80 uses
GTP_LUT5CARRY               113 uses
GTP_LUT5M                     3 uses
GTP_MUX2LUT6                  5 uses

I/O ports: 26
GTP_INBUF                  11 uses
GTP_OUTBUF                 15 uses

Mapping Summary:
Total LUTs: 337 of 17536 (1.92%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 337
Total Registers: 179 of 26304 (0.68%)
Total Latches: 5

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 26 of 240 (10.83%)


Number of unique control sets : 16
  CLK(nt_sys_clk), C(N410)                         : 1
  CLK(nt_sys_clk), C(~nt_sys_rst_n)                : 52
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N328)      : 21
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N333)      : 21
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N393)      : 24
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N397)      : 5
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N418)      : 21
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N425)      : 2
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N432)      : 21
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N439)      : 2
  CLK(nt_sys_clk), CE(N405)                        : 2
  CLK(nt_sys_clk), CE(~nt_echo_en_n)               : 4
  CLK(nt_sys_clk), CP(~nt_sys_rst_n), CE(_N1387)         : 3
      CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(_N1387)      : 2
      CLK(nt_sys_clk), P(~nt_sys_rst_n), CE(_N1387)      : 1
  G(N410), C(N409)                                 : 1
  G(N442)                                          : 2
  G(N445)                                          : 2


Number of DFF:CE Signals : 11
  N328(from GTP_LUT2:Z)                            : 21
  N333(from GTP_LUT2:Z)                            : 21
  N393(from GTP_LUT5M:Z)                           : 24
  N397(from GTP_LUT4:Z)                            : 5
  N405(from GTP_LUT5M:Z)                           : 2
  N418(from GTP_LUT4:Z)                            : 21
  N425(from GTP_LUT4:Z)                            : 2
  N432(from GTP_LUT4:Z)                            : 21
  N439(from GTP_LUT4:Z)                            : 2
  _N1387(from GTP_LUT5:Z)                          : 3
  ~nt_echo_en_n(from GTP_INV:Z)                    : 4

Number of DFF:CLK Signals : 1
  nt_sys_clk(from GTP_INBUF:O)                     : 179

Number of DFF:CP Signals : 2
  N410(from GTP_LUT5:Z)                            : 1
  ~nt_sys_rst_n(from GTP_INV:Z)                    : 172

Number of DLATCH:CP Signals : 1
  N409(from GTP_LUT5:Z)                            : 1

Number of DLATCH:G Signals : 3
  N410(from GTP_LUT5:Z)                            : 1
  N442(from GTP_LUT2:Z)                            : 2
  N445(from GTP_LUT2:Z)                            : 2

Design 'smart_car' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to smart_car_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
C: STA-3011: Clock pin 'next_state_a[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_a[1]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[1]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'pwm_ab_cp/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'l1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_ab' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rgb_p' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'trig' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_en_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'en_ab' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p2' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p3' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Detailed Timing Report:

Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred         1000.000     {0 500}        Declared               179           0  {sys_clk}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               sys_clk_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred             1.000 MHz     188.076 MHz       1000.000          5.317        994.683
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           994.683       0.000              0            294
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             0.881       0.000              0            294
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           995.465       0.000              0              1
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             1.864       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred                                  499.279       0.000              0            179
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : counter_rgb_t[14]/CLK (GTP_DFF_CE)
Endpoint    : counter_rgb_t[14]/CE (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_rgb_t[14]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       counter_rgb_t[14]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.597       4.688         counter_rgb_t[14]
                                                                                   N18_15/I0 (GTP_LUT3)
                                   td                    0.231       4.919 f       N18_15/Z (GTP_LUT3)
                                   net (fanout=1)        0.465       5.384         _N1549           
                                                                                   N18_20/I1 (GTP_LUT5)
                                   td                    0.282       5.666 r       N18_20/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       6.146         _N1394           
                                                                                   N18_24/I2 (GTP_LUT3)
                                   td                    0.174       6.320 f       N18_24/Z (GTP_LUT3)
                                   net (fanout=26)       0.773       7.093         _N1627           
                                                                                   N393_2/I3 (GTP_LUT4)
                                   td                    0.174       7.267 f       N393_2/Z (GTP_LUT4)
                                   net (fanout=1)        0.465       7.732         _N1389           
                                                                                   N393/I1 (GTP_LUT5M)
                                   td                    0.282       8.014 r       N393/Z (GTP_LUT5M)
                                   net (fanout=24)       0.742       8.756         N393             
                                                                           r       counter_rgb_t[14]/CE (GTP_DFF_CE)

 Data arrival time                                                   8.756         Logic Levels: 5  
                                                                                   Logic: 1.468ns(29.419%), Route: 3.522ns(70.581%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555    1003.766         nt_sys_clk       
                                                                           r       counter_rgb_t[14]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  -8.756                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.683                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[14]/CLK (GTP_DFF_CE)
Endpoint    : counter_rgb_t[1]/CE (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_rgb_t[14]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       counter_rgb_t[14]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.597       4.688         counter_rgb_t[14]
                                                                                   N18_15/I0 (GTP_LUT3)
                                   td                    0.231       4.919 f       N18_15/Z (GTP_LUT3)
                                   net (fanout=1)        0.465       5.384         _N1549           
                                                                                   N18_20/I1 (GTP_LUT5)
                                   td                    0.282       5.666 r       N18_20/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       6.146         _N1394           
                                                                                   N18_24/I2 (GTP_LUT3)
                                   td                    0.174       6.320 f       N18_24/Z (GTP_LUT3)
                                   net (fanout=26)       0.773       7.093         _N1627           
                                                                                   N393_2/I3 (GTP_LUT4)
                                   td                    0.174       7.267 f       N393_2/Z (GTP_LUT4)
                                   net (fanout=1)        0.465       7.732         _N1389           
                                                                                   N393/I1 (GTP_LUT5M)
                                   td                    0.282       8.014 r       N393/Z (GTP_LUT5M)
                                   net (fanout=24)       0.742       8.756         N393             
                                                                           r       counter_rgb_t[1]/CE (GTP_DFF_CE)

 Data arrival time                                                   8.756         Logic Levels: 5  
                                                                                   Logic: 1.468ns(29.419%), Route: 3.522ns(70.581%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555    1003.766         nt_sys_clk       
                                                                           r       counter_rgb_t[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  -8.756                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.683                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[14]/CLK (GTP_DFF_CE)
Endpoint    : counter_rgb_t[2]/CE (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_rgb_t[14]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       counter_rgb_t[14]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.597       4.688         counter_rgb_t[14]
                                                                                   N18_15/I0 (GTP_LUT3)
                                   td                    0.231       4.919 f       N18_15/Z (GTP_LUT3)
                                   net (fanout=1)        0.465       5.384         _N1549           
                                                                                   N18_20/I1 (GTP_LUT5)
                                   td                    0.282       5.666 r       N18_20/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       6.146         _N1394           
                                                                                   N18_24/I2 (GTP_LUT3)
                                   td                    0.174       6.320 f       N18_24/Z (GTP_LUT3)
                                   net (fanout=26)       0.773       7.093         _N1627           
                                                                                   N393_2/I3 (GTP_LUT4)
                                   td                    0.174       7.267 f       N393_2/Z (GTP_LUT4)
                                   net (fanout=1)        0.465       7.732         _N1389           
                                                                                   N393/I1 (GTP_LUT5M)
                                   td                    0.282       8.014 r       N393/Z (GTP_LUT5M)
                                   net (fanout=24)       0.742       8.756         N393             
                                                                           r       counter_rgb_t[2]/CE (GTP_DFF_CE)

 Data arrival time                                                   8.756         Logic Levels: 5  
                                                                                   Logic: 1.468ns(29.419%), Route: 3.522ns(70.581%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555    1003.766         nt_sys_clk       
                                                                           r       counter_rgb_t[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  -8.756                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.683                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[1]/CLK (GTP_DFF_CE)
Endpoint    : dis_reg_b[1]/D (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_e_b[1]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       counter_e_b[1]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.597       4.680         counter_e_b[1]   
                                                                           f       dis_reg_b[1]/D (GTP_DFF_CE)

 Data arrival time                                                   4.680         Logic Levels: 0  
                                                                                   Logic: 0.317ns(34.683%), Route: 0.597ns(65.317%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       dis_reg_b[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.881                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[12]/CLK (GTP_DFF_CE)
Endpoint    : dis_reg_b[12]/D (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_e_b[12]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       counter_e_b[12]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.597       4.680         counter_e_b[12]  
                                                                           f       dis_reg_b[12]/D (GTP_DFF_CE)

 Data arrival time                                                   4.680         Logic Levels: 0  
                                                                                   Logic: 0.317ns(34.683%), Route: 0.597ns(65.317%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       dis_reg_b[12]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.881                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[14]/CLK (GTP_DFF_CE)
Endpoint    : dis_reg_b[14]/D (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_e_b[14]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       counter_e_b[14]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.597       4.680         counter_e_b[14]  
                                                                           f       dis_reg_b[14]/D (GTP_DFF_CE)

 Data arrival time                                                   4.680         Logic Levels: 0  
                                                                                   Logic: 0.317ns(34.683%), Route: 0.597ns(65.317%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       dis_reg_b[14]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.881                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[4]/CLK (GTP_DFF_C)
Endpoint    : pwm_ab_sel/C (GTP_DFF_C)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[4]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[4]/Q (GTP_DFF_C)
                                   net (fanout=5)        0.630       4.721         counter_p[4]     
                                                                                   N150_mux4_5/I0 (GTP_LUT5)
                                   td                    0.282       5.003 r       N150_mux4_5/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       5.483         _N880            
                                                                                   N198_mux8/I4 (GTP_LUT5)
                                   td                    0.174       5.657 f       N198_mux8/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.122         _N840            
                                                                                   N198_mux12/I4 (GTP_LUT5)
                                   td                    0.174       6.296 f       N198_mux12/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.761         _N921            
                                                                                   N198_mux18_4/I4 (GTP_LUT5)
                                   td                    0.174       6.935 f       N198_mux18_4/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       7.415         _N1562           
                                                                                   N410/I0 (GTP_LUT5)
                                   td                    0.164       7.579 r       N410/Z (GTP_LUT5)
                                   net (fanout=2)        0.395       7.974         N410             
                                                                           r       pwm_ab_sel/C (GTP_DFF_C)

 Data arrival time                                                   7.974         Logic Levels: 5  
                                                                                   Logic: 1.293ns(30.727%), Route: 2.915ns(69.273%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555    1003.766         nt_sys_clk       
                                                                           r       pwm_ab_sel/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Recovery time                                          -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  -7.974                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.465                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[17]/CLK (GTP_DFF_C)
Endpoint    : pwm_ab_sel/C (GTP_DFF_C)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[17]/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       counter_p[17]/Q (GTP_DFF_C)
                                   net (fanout=7)        0.651       4.734         counter_p[17]    
                                                                                   N410/I1 (GTP_LUT5)
                                   td                    0.290       5.024 f       N410/Z (GTP_LUT5)
                                   net (fanout=2)        0.395       5.419         N410             
                                                                           f       pwm_ab_sel/C (GTP_DFF_C)

 Data arrival time                                                   5.419         Logic Levels: 1  
                                                                                   Logic: 0.607ns(36.721%), Route: 1.046ns(63.279%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       pwm_ab_sel/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Removal time                                           -0.211       3.555                          

 Data required time                                                  3.555                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.555                          
 Data arrival time                                                  -5.419                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.864                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[7]/CLK (GTP_DFF_C)
Endpoint    : pwm2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[7]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[7]/Q (GTP_DFF_C)
                                   net (fanout=7)        0.651       4.742         counter_p[7]     
                                                                                   N168_mux6_4/I4 (GTP_LUT5)
                                   td                    0.283       5.025 r       N168_mux6_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       5.490         _N1591           
                                                                                   N168_mux8/I4 (GTP_LUT5)
                                   td                    0.174       5.664 f       N168_mux8/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.129         _N828            
                                                                                   N168_mux12/I4 (GTP_LUT5)
                                   td                    0.174       6.303 f       N168_mux12/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.768         _N991            
                                                                                   N168_mux16/I4 (GTP_LUT5)
                                   td                    0.174       6.942 f       N168_mux16/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       7.422         _N911            
                                                                                   N173/I3 (GTP_LUT4)
                                   td                    0.174       7.596 f       N173/Z (GTP_LUT4)
                                   net (fanout=1)        0.749       8.345         nt_pwm2          
                                                                                   pwm2_obuf/I (GTP_OUTBUF)
                                   td                    2.409      10.754 f       pwm2_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      10.754         pwm2             
 pwm2                                                                      f       pwm2 (port)      

 Data arrival time                                                  10.754         Logic Levels: 6  
                                                                                   Logic: 3.713ns(53.134%), Route: 3.275ns(46.866%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[5]/CLK (GTP_DFF_C)
Endpoint    : pwm4 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[5]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[5]/Q (GTP_DFF_C)
                                   net (fanout=6)        0.640       4.731         counter_p[5]     
                                                                                   N158_mux3/I0 (GTP_LUT4)
                                   td                    0.260       4.991 f       N158_mux3/Z (GTP_LUT4)
                                   net (fanout=2)        0.480       5.471         _N881            
                                                                                   N179_mux7_7/I4 (GTP_LUT5)
                                   td                    0.174       5.645 f       N179_mux7_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.110         _N915            
                                                                                   N179_mux13_4/I4 (GTP_LUT5)
                                   td                    0.174       6.284 f       N179_mux13_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.749         _N1622           
                                                                                   N179_mux16/I3 (GTP_LUT4)
                                   td                    0.174       6.923 f       N179_mux16/Z (GTP_LUT4)
                                   net (fanout=2)        0.480       7.403         _N914            
                                                                                   N194_6/I4 (GTP_LUT5)
                                   td                    0.174       7.577 f       N194_6/Z (GTP_LUT5)
                                   net (fanout=1)        0.749       8.326         _N1107           
                                                                                   pwm4_obuf/I (GTP_OUTBUF)
                                   td                    2.409      10.735 f       pwm4_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      10.735         pwm4             
 pwm4                                                                      f       pwm4 (port)      

 Data arrival time                                                  10.735         Logic Levels: 6  
                                                                                   Logic: 3.690ns(52.949%), Route: 3.279ns(47.051%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[7]/CLK (GTP_DFF_C)
Endpoint    : pwm3 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[7]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[7]/Q (GTP_DFF_C)
                                   net (fanout=7)        0.651       4.742         counter_p[7]     
                                                                                   N168_mux6_4/I4 (GTP_LUT5)
                                   td                    0.283       5.025 r       N168_mux6_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       5.490         _N1591           
                                                                                   N168_mux8/I4 (GTP_LUT5)
                                   td                    0.174       5.664 f       N168_mux8/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.129         _N828            
                                                                                   N168_mux12/I4 (GTP_LUT5)
                                   td                    0.174       6.303 f       N168_mux12/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.768         _N991            
                                                                                   N168_mux16/I4 (GTP_LUT5)
                                   td                    0.174       6.942 f       N168_mux16/Z (GTP_LUT5)
                                   net (fanout=2)        0.000       6.942         _N911            
                                                                                   N181/I1 (GTP_MUX2LUT6)
                                   td                    0.000       6.942 f       N181/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.749       7.691         nt_pwm3          
                                                                                   pwm3_obuf/I (GTP_OUTBUF)
                                   td                    2.409      10.100 f       pwm3_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      10.100         pwm3             
 pwm3                                                                      f       pwm3 (port)      

 Data arrival time                                                  10.100         Logic Levels: 6  
                                                                                   Logic: 3.539ns(55.873%), Route: 2.795ns(44.127%)
====================================================================================================

====================================================================================================

Startpoint  : echo_a (port)
Endpoint    : echo_a1/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 echo_a                                                  0.000       0.000 r       echo_a (port)    
                                   net (fanout=1)        0.000       0.000         echo_a           
                                                                                   echo_a_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       echo_a_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.175       2.386         nt_echo_a        
                                                                           r       echo_a1/D (GTP_DFF_C)

 Data arrival time                                                   2.386         Logic Levels: 1  
                                                                                   Logic: 1.211ns(50.754%), Route: 1.175ns(49.246%)
====================================================================================================

====================================================================================================

Startpoint  : echo_b (port)
Endpoint    : echo_b1/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 echo_b                                                  0.000       0.000 r       echo_b (port)    
                                   net (fanout=1)        0.000       0.000         echo_b           
                                                                                   echo_b_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       echo_b_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.175       2.386         nt_echo_b        
                                                                           r       echo_b1/D (GTP_DFF_C)

 Data arrival time                                                   2.386         Logic Levels: 1  
                                                                                   Logic: 1.211ns(50.754%), Route: 1.175ns(49.246%)
====================================================================================================

====================================================================================================

Startpoint  : echo_en_n (port)
Endpoint    : nr_a/CE (GTP_DFF_E)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 echo_en_n                                               0.000       0.000 r       echo_en_n (port) 
                                   net (fanout=1)        0.000       0.000         echo_en_n        
                                                                                   echo_en_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       echo_en_n_ibuf/O (GTP_INBUF)
                                   net (fanout=8)        0.000       1.211         nt_echo_en_n     
                                                                                   N256_0/I (GTP_INV)
                                   td                    0.000       1.211 f       N256_0/Z (GTP_INV)
                                   net (fanout=4)        1.560       2.771         N256_0           
                                                                           f       nr_a/CE (GTP_DFF_E)

 Data arrival time                                                   2.771         Logic Levels: 2  
                                                                                   Logic: 1.211ns(43.703%), Route: 1.560ns(56.297%)
====================================================================================================

====================================================================================================
Action synthesize: Real time elapsed is 8.000 sec
Action synthesize: CPU time elapsed is 7.625 sec
Current time: Mon Jul 17 18:11:06 2023
Action synthesize: Peak memory pool usage is 236,081,152 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Mon Jul 17 18:11:08 2023
Compiling architecture definition.
Analyzing project file 'D:/VERILOG/smart_car/prj/smart_car.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file D:/VERILOG/smart_car/prj/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351568

Flattening design 'smart_car'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_sys_clk in design, driver pin O(instance sys_clk_ibuf) -> load pin CLK(instance counter_e_a[0]).
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.140625 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
|      Logic Utilization|      Used|      Available|      Utilization(%)
+-------------------------------------------------------------------------+
|                    APM|         0|             30|                    0
|                IOCKDLY|         0|             24|                    0
|                     FF|       179|          26304|                    1
|                    LUT|       342|          17536|                    2
|        Distributed RAM|         0|           4440|                    0
|                    DLL|         0|              6|                    0
|                   DQSL|         0|             18|                    0
|                    DRM|         0|             48|                    0
|               FUSECODE|         0|              1|                    0
|                     IO|        26|            240|                   11
|                IOCKDIV|         0|             12|                    0
|               IOCKGATE|         0|             12|                    0
|                   IPAL|         0|              1|                    0
|                    PLL|         0|              6|                    0
|                   RCKB|         0|             24|                    0
|              SCANCHAIN|         0|              4|                    0
|                  START|         0|              1|                    0
|                   USCM|         1|             20|                    5
|                  HMEMC|         0|              2|                    0
|                    OSC|         0|              1|                    0
|                    ADC|         0|              1|                    0
|                CRYSTAL|         0|              6|                    0
|                  FLSIF|         0|              1|                    0
|                 RESCAL|         0|              6|                    0
|                   UDID|         0|              1|                    0
+-------------------------------------------------------------------------+

Design 'smart_car' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/VERILOG/smart_car/prj/device_map/flow_led.pcf has been covered.
Action dev_map: Real time elapsed is 7.000 sec
Action dev_map: CPU time elapsed is 5.781 sec
Current time: Mon Jul 17 18:11:15 2023
Action dev_map: Peak memory pool usage is 220,798,976 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Mon Jul 17 18:11:15 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file D:/VERILOG/smart_car/prj/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f D:/VERILOG/smart_car/prj/device_map/flow_led.pcf
Executing : def_port l1 -LOC D4 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port l1 -LOC D4 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port l2 -LOC C6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port l2 -LOC C6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port l3 -LOC A5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port l3 -LOC A5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port l4 -LOC D6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port l4 -LOC D6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port nr_a -LOC F8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port nr_a -LOC F8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port nr_a_led -LOC F3 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -DRIVE 4 -SLEW SLOW
Executing : def_port nr_a_led -LOC F3 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port nr_b -LOC E6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port nr_b -LOC E6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port nr_b_led -LOC J6 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -DRIVE 4 -SLEW SLOW
Executing : def_port nr_b_led -LOC J6 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm1 -LOC R13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm1 -LOC R13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm2 -LOC B6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm2 -LOC B6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm3 -LOC B7 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm3 -LOC B7 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm4 -LOC A8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm4 -LOC A8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm_ab -LOC P13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm_ab -LOC P13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port rgb_p -LOC V16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port rgb_p -LOC V16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port trig -LOC E7 -IOSTANDARD LVTTL33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port trig -LOC E7 -IOSTANDARD LVTTL33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port a -LOC C8 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/device_map/flow_led.pcf(line number: 18)] | Port a has been placed at location C8, whose type is share pin.
Executing : def_port a -LOC C8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port b -LOC E8 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/device_map/flow_led.pcf(line number: 19)] | Port b has been placed at location E8, whose type is share pin.
Executing : def_port b -LOC E8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port echo_a -LOC F7 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port echo_a -LOC F7 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port echo_b -LOC E5 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port echo_b -LOC E5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port echo_en_n -LOC D8 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/device_map/flow_led.pcf(line number: 22)] | Port echo_en_n has been placed at location D8, whose type is share pin.
Executing : def_port echo_en_n -LOC D8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port en_ab -LOC T13 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port en_ab -LOC T13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port p1 -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port p1 -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port p2 -LOC R17 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port p2 -LOC R17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port p3 -LOC R18 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port p3 -LOC R18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port sys_clk -LOC B5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP
Executing : def_port sys_clk -LOC B5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP successfully.
Executing : def_port sys_rst_n -LOC G5 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -BUS_KEEPER PULLUP
Executing : def_port sys_rst_n -LOC G5 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -BUS_KEEPER PULLUP successfully.
Executing : apply_constraint -f D:/VERILOG/smart_car/prj/device_map/flow_led.pcf successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 467485


Placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Pre global placement takes 1.78 sec.
Run super clustering :
	Initial slack 990536.
	1 iterations finished.
	Final slack 990536.
Super clustering done.
Design Utilization : 2%.
Global placement takes 0.20 sec.
Wirelength after global placement is 2708.
Placed fixed group with base inst a_ibuf/opit_1 on IOL_7_362.
Placed fixed group with base inst b_ibuf/opit_1 on IOL_7_366.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Placed fixed group with base inst echo_a_ibuf/opit_1 on IOL_7_294.
Placed fixed group with base inst echo_b_ibuf/opit_1 on IOL_7_326.
Placed fixed group with base inst echo_en_n_ibuf/opit_1 on IOL_7_361.
Placed fixed group with base inst en_ab_ibuf/opit_1 on IOL_151_13.
Placed fixed group with base inst l1_obuf/opit_1 on IOL_7_333.
Placed fixed group with base inst l2_obuf/opit_1 on IOL_7_358.
Placed fixed group with base inst l3_obuf/opit_1 on IOL_7_297.
Placed fixed group with base inst l4_obuf/opit_1 on IOL_7_357.
Placed fixed group with base inst nr_a_led_obuf/opit_1 on IOL_7_229.
Placed fixed group with base inst nr_a_obuf/opit_1 on IOL_7_293.
Placed fixed group with base inst nr_b_led_obuf/opit_1 on IOL_7_226.
Placed fixed group with base inst nr_b_obuf/opit_1 on IOL_7_325.
Placed fixed group with base inst p1_ibuf/opit_1 on IOL_151_114.
Placed fixed group with base inst p2_ibuf/opit_1 on IOL_151_50.
Placed fixed group with base inst p3_ibuf/opit_1 on IOL_151_49.
Placed fixed group with base inst pwm1_obuf/opit_1 on IOL_151_14.
Placed fixed group with base inst pwm2_obuf/opit_1 on IOL_7_322.
Placed fixed group with base inst pwm3_obuf/opit_1 on IOL_7_330.
Placed fixed group with base inst pwm4_obuf/opit_1 on IOL_7_349.
Placed fixed group with base inst pwm_ab_obuf/opit_1 on IOL_151_10.
Placed fixed group with base inst rgb_p_obuf/opit_1 on IOL_151_22.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst sys_rst_n_ibuf/opit_1 on IOL_7_241.
Placed fixed group with base inst trig_obuf/opit_1 on IOL_7_365.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_2_144.
Placed fixed instance BKCL_auto_2 on BKCL_154_20.
Wirelength after Macro cell placement is 2708.
Macro cell placement takes 0.00 sec.
Run super clustering :
	Initial slack 990536.
	1 iterations finished.
	Final slack 990536.
Super clustering done.
Design Utilization : 2%.
Wirelength after post global placement is 2708.
Post global placement takes 0.23 sec.
Wirelength after legalization is 2976.
Legalization takes 0.08 sec.
Worst slack before Replication Place is 995160.
Wirelength after replication placement is 2976.
Legalized cost 995160.000000.
The detailed placement ends at 10th iteration.
Wirelength after detailed placement is 3026.
Timing-driven detailed placement takes 0.78 sec.
Placement done.
Total placement takes 3.28 sec.
Finished placement. (CPU time elapsed 0h:00m:04s)

Routing started.
Building routing graph takes 1.73 sec.
Worst slack is 996652.
Processing design graph takes 0.17 sec.
Total memory for routing:
	47.067245 M.
Total nets for routing : 527.
Global Routing step 1 takes 0.00 sec.
Global Routing step 2 takes 0.00 sec.
Global Routing step 3 takes 0.00 sec.
Global Routing step 1 takes 0.00 sec.
Global Routing step 2 takes 0.00 sec.
Unrouted nets 4 at the end of iteration 0.
Unrouted nets 0 at the end of iteration 1.
Global Routing step 3 takes 0.11 sec.
Global routing takes 0.11 sec.
Total 567 subnets.
    forward max bucket size 288 , backward 164.
        Unrouted nets 363 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.093750 sec.
    forward max bucket size 27 , backward 24.
        Unrouted nets 276 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.046875 sec.
    forward max bucket size 25 , backward 23.
        Unrouted nets 206 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.046875 sec.
    forward max bucket size 26 , backward 37.
        Unrouted nets 146 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.031250 sec.
    forward max bucket size 31 , backward 39.
        Unrouted nets 95 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.015625 sec.
    forward max bucket size 18 , backward 57.
        Unrouted nets 65 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.015625 sec.
    forward max bucket size 19 , backward 44.
        Unrouted nets 40 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.015625 sec.
    forward max bucket size 16 , backward 44.
        Unrouted nets 20 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 18 , backward 41.
        Unrouted nets 11 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 18.
        Unrouted nets 15 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.015625 sec.
    forward max bucket size 15 , backward 40.
        Unrouted nets 8 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 11.
        Unrouted nets 2 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 2.
        Unrouted nets 2 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
    forward max bucket size 6 , backward 3.
        Unrouted nets 0 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.000000 sec.
Detailed routing takes 0.30 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.30 sec.
Cleanup routing takes 0.06 sec.
Routing done.
Total routing takes 2.94 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
|         Logic Utilization|      Used|      Available|      Utilization(%)
+----------------------------------------------------------------------------+
|                Use of ADC|         0|              1|                    0
|                Use of APM|         0|             30|                    0
|               Use of BKCL|         3|              6|                   50
|               Use of CLMA|       106|           3274|                    3
|                        FF|       139|          19644|                    1
|                       LUT|       283|          13096|                    2
|              LUT-FF pairs|       104|          13096|                    1
|               Use of CLMS|        25|           1110|                    2
|                        FF|        40|           6660|                    1
|                       LUT|        68|           4440|                    2
|              LUT-FF pairs|        24|           4440|                    1
|           Distributed RAM|         0|           4440|                    0
|            Use of CRYSTAL|         0|              6|                    0
|                Use of DRM|         0|             48|                    0
|              Use of FLSIF|         0|              1|                    0
|           Use of FUSECODE|         0|              1|                    0
|            Use of HARD0N1|         0|           2745|                    0
|              Use of HMEMC|         0|              2|                    0
|                 Use of IO|        26|            240|                   11
|                      IOBD|        14|            120|                   12
|                      IOBR|         1|              6|                   17
|                      IOBS|        11|            114|                   10
|                       DLL|         0|              6|                    0
|                      DQSL|         0|             18|                    0
|            Use of IOCKDIV|         0|             12|                    0
|            Use of IOCKDLY|         0|             24|                    0
|           Use of IOCKGATE|         0|             12|                    0
|      Use of IOCKGMUX_TEST|         0|             12|                    0
|                Use of IOL|        26|            240|                   11
|               Use of IPAL|         0|              1|                    0
|           Use of MFG_TEST|         0|              1|                    0
|                Use of OSC|         0|              1|                    0
|                Use of PLL|         0|              6|                    0
|       Use of PREGMUX_TEST|         0|              6|                    0
|               Use of RCKB|         0|             24|                    0
|       Use of RCKBMUX_TEST|         0|             12|                    0
|             Use of RESCAL|         0|              6|                    0
|          Use of SCANCHAIN|         0|              4|                    0
|              Use of START|         1|              1|                  100
|               Use of UDID|         0|              1|                    0
|               Use of USCM|         1|             20|                    5
|       Use of USCMMUX_TEST|         0|             20|                    0
|       Use of VCKBMUX_TEST|         0|             12|                    0
+----------------------------------------------------------------------------+

I: critical_path_diff_worst_slack: 0 ps. (place 60000 ps, route 60000 ps)
I: critical_path_diff_same_rate: 0.00%. (route 0, same 0)
Finished routing. (CPU time elapsed 0h:00m:07s)
Design 'smart_car' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 14.000 sec
Action pnr: CPU time elapsed is 12.750 sec
Current time: Mon Jul 17 18:11:29 2023
Action pnr: Peak memory pool usage is 425,275,392 bytes
Finished placement and routing. (CPU time elapsed 0h:00m:07s)
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Mon Jul 17 18:11:31 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 467485

Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
C: STA-3011: Clock pin 'next_state_a[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_a[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'pwm_ab_cp/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'l1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_ab' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rgb_p' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'trig' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_en_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'en_ab' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p2' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p3' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.2-Lite <build 59895>)
| Date         : Mon Jul 17 18:11:38 2023
| Design       : smart_car
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred         1000.000     {0 500}        Declared               179           0  {sys_clk}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               sys_clk_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred             1.000 MHz     220.799 MHz       1000.000          4.529        995.471
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           995.471       0.000              0            539
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             0.190       0.000              0            539
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           995.067       0.000              0              1
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             1.256       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred                                  499.291       0.000              0            179
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           996.268       0.000              0            539
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             0.220       0.000              0            539
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           995.919       0.000              0              1
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             1.144       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred                                  499.609       0.000              0            179
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : counter_rgb_t[23]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[18]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.743
  Launch Clock Delay      :  4.387
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.823       4.387         ntclkbufg_0      
 CLMS_46_221/CLK                                                           r       counter_rgb_t[23]/opit_0_inv_L5Q_perm/CLK

 CLMS_46_221/Q0                    tco                   0.261       4.648 r       counter_rgb_t[23]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.446       5.094         counter_rgb_t[23]
 CLMS_54_225/Y0                    td                    0.387       5.481 r       N18_15/gateop_perm/Z
                                   net (fanout=1)        0.260       5.741         _N1549           
 CLMA_54_224/Y0                    td                    0.387       6.128 r       N18_20/gateop_perm/Z
                                   net (fanout=2)        0.418       6.546         _N1394           
 CLMA_54_228/Y0                    td                    0.164       6.710 r       N18_24/gateop/Z  
                                   net (fanout=26)       0.490       7.200         _N1627           
 CLMA_54_220/Y0                    td                    0.282       7.482 r       N393_2/gateop_perm/Z
                                   net (fanout=1)        0.261       7.743         _N1389           
 CLMA_54_220/Y2                    td                    0.284       8.027 r       N393/gateop/F    
                                   net (fanout=11)       0.384       8.411         N393             
 CLMA_54_216/CECO                  td                    0.118       8.529 r       counter_rgb_t[5]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000       8.529         _N36             
 CLMA_54_220/CECI                                                          r       counter_rgb_t[18]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.529         Logic Levels: 6  
                                                                                   Logic: 1.883ns(45.461%), Route: 2.259ns(54.539%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.551    1003.743         ntclkbufg_0      
 CLMA_54_220/CLK                                                           r       counter_rgb_t[18]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.598    1004.341                          
 clock uncertainty                                      -0.050    1004.291                          

 Setup time                                             -0.291    1004.000                          

 Data required time                                               1004.000                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.000                          
 Data arrival time                                                  -8.529                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.471                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[23]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[20]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.743
  Launch Clock Delay      :  4.387
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.823       4.387         ntclkbufg_0      
 CLMS_46_221/CLK                                                           r       counter_rgb_t[23]/opit_0_inv_L5Q_perm/CLK

 CLMS_46_221/Q0                    tco                   0.261       4.648 r       counter_rgb_t[23]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.446       5.094         counter_rgb_t[23]
 CLMS_54_225/Y0                    td                    0.387       5.481 r       N18_15/gateop_perm/Z
                                   net (fanout=1)        0.260       5.741         _N1549           
 CLMA_54_224/Y0                    td                    0.387       6.128 r       N18_20/gateop_perm/Z
                                   net (fanout=2)        0.418       6.546         _N1394           
 CLMA_54_228/Y0                    td                    0.164       6.710 r       N18_24/gateop/Z  
                                   net (fanout=26)       0.490       7.200         _N1627           
 CLMA_54_220/Y0                    td                    0.282       7.482 r       N393_2/gateop_perm/Z
                                   net (fanout=1)        0.261       7.743         _N1389           
 CLMA_54_220/Y2                    td                    0.284       8.027 r       N393/gateop/F    
                                   net (fanout=11)       0.384       8.411         N393             
 CLMA_54_216/CECO                  td                    0.118       8.529 r       counter_rgb_t[5]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000       8.529         _N36             
 CLMA_54_220/CECI                                                          r       counter_rgb_t[20]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.529         Logic Levels: 6  
                                                                                   Logic: 1.883ns(45.461%), Route: 2.259ns(54.539%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.551    1003.743         ntclkbufg_0      
 CLMA_54_220/CLK                                                           r       counter_rgb_t[20]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.598    1004.341                          
 clock uncertainty                                      -0.050    1004.291                          

 Setup time                                             -0.291    1004.000                          

 Data required time                                               1004.000                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.000                          
 Data arrival time                                                  -8.529                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.471                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[23]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[7]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.740
  Launch Clock Delay      :  4.387
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.823       4.387         ntclkbufg_0      
 CLMS_46_221/CLK                                                           r       counter_rgb_t[23]/opit_0_inv_L5Q_perm/CLK

 CLMS_46_221/Q0                    tco                   0.261       4.648 r       counter_rgb_t[23]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.446       5.094         counter_rgb_t[23]
 CLMS_54_225/Y0                    td                    0.387       5.481 r       N18_15/gateop_perm/Z
                                   net (fanout=1)        0.260       5.741         _N1549           
 CLMA_54_224/Y0                    td                    0.387       6.128 r       N18_20/gateop_perm/Z
                                   net (fanout=2)        0.418       6.546         _N1394           
 CLMA_54_228/Y0                    td                    0.164       6.710 r       N18_24/gateop/Z  
                                   net (fanout=26)       0.490       7.200         _N1627           
 CLMA_54_220/Y0                    td                    0.282       7.482 r       N393_2/gateop_perm/Z
                                   net (fanout=1)        0.261       7.743         _N1389           
 CLMA_54_220/Y2                    td                    0.284       8.027 r       N393/gateop/F    
                                   net (fanout=11)       0.379       8.406         N393             
 CLMA_50_216/CECO                  td                    0.118       8.524 r       counter_rgb_t[3]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       8.524         _N34             
 CLMA_50_220/CECI                                                          r       counter_rgb_t[7]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.524         Logic Levels: 6  
                                                                                   Logic: 1.883ns(45.516%), Route: 2.254ns(54.484%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.548    1003.740         ntclkbufg_0      
 CLMA_50_220/CLK                                                           r       counter_rgb_t[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.598    1004.338                          
 clock uncertainty                                      -0.050    1004.288                          

 Setup time                                             -0.291    1003.997                          

 Data required time                                               1003.997                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.997                          
 Data arrival time                                                  -8.524                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.473                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[6]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.302  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.442
  Launch Clock Delay      :  3.768
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.576       3.768         ntclkbufg_0      
 CLMA_30_241/CLK                                                           r       counter_e_b[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_241/Q1                    tco                   0.223       3.991 f       counter_e_b[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.253       4.244         counter_e_b[6]   
 CLMA_30_249/M3                                                            f       dis_reg_b[6]/opit_0_inv/D

 Data arrival time                                                   4.244         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.849%), Route: 0.253ns(53.151%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.878       4.442         ntclkbufg_0      
 CLMA_30_249/CLK                                                           r       dis_reg_b[6]/opit_0_inv/CLK
 clock pessimism                                        -0.372       4.070                          
 clock uncertainty                                       0.000       4.070                          

 Hold time                                              -0.016       4.054                          

 Data required time                                                  4.054                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.054                          
 Data arrival time                                                  -4.244                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.190                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[19]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[19]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.440
  Launch Clock Delay      :  3.784
  Clock Pessimism Removal :  -0.601

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.592       3.784         ntclkbufg_0      
 CLMA_30_252/CLK                                                           r       counter_e_b[19]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_252/Q0                    tco                   0.223       4.007 f       counter_e_b[19]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.189       4.196         counter_e_b[19]  
 CLMS_26_253/AD                                                            f       dis_reg_b[19]/opit_0_inv/D

 Data arrival time                                                   4.196         Logic Levels: 0  
                                                                                   Logic: 0.223ns(54.126%), Route: 0.189ns(45.874%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.876       4.440         ntclkbufg_0      
 CLMS_26_253/CLK                                                           r       dis_reg_b[19]/opit_0_inv/CLK
 clock pessimism                                        -0.601       3.839                          
 clock uncertainty                                       0.000       3.839                          

 Hold time                                               0.033       3.872                          

 Data required time                                                  3.872                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.872                          
 Data arrival time                                                  -4.196                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.324                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[1]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.423
  Launch Clock Delay      :  3.771
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.579       3.771         ntclkbufg_0      
 CLMS_26_241/CLK                                                           r       counter_e_b[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_241/Q2                    tco                   0.223       3.994 f       counter_e_b[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.188       4.182         counter_e_b[1]   
 CLMA_30_244/CD                                                            f       dis_reg_b[1]/opit_0_inv/D

 Data arrival time                                                   4.182         Logic Levels: 0  
                                                                                   Logic: 0.223ns(54.258%), Route: 0.188ns(45.742%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.859       4.423         ntclkbufg_0      
 CLMA_30_244/CLK                                                           r       dis_reg_b[1]/opit_0_inv/CLK
 clock pessimism                                        -0.598       3.825                          
 clock uncertainty                                       0.000       3.825                          

 Hold time                                               0.033       3.858                          

 Data required time                                                  3.858                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.858                          
 Data arrival time                                                  -4.182                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.324                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.040  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.734
  Launch Clock Delay      :  4.372
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.808       4.372         ntclkbufg_0      
 CLMA_66_172/CLK                                                           r       counter_p[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_172/Q2                    tco                   0.261       4.633 r       counter_p[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.473       5.106         counter_p[3]     
 CLMS_66_177/Y0                    td                    0.387       5.493 r       N150_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.678       6.171         _N880            
 CLMA_70_172/Y2                    td                    0.389       6.560 r       N198_mux8/gateop_perm/Z
                                   net (fanout=1)        0.287       6.847         _N840            
 CLMA_70_176/Y2                    td                    0.389       7.236 r       N198_mux12/gateop_perm/Z
                                   net (fanout=1)        0.260       7.496         _N921            
 CLMA_70_176/Y1                    td                    0.377       7.873 r       N198_mux18_4/gateop_perm/Z
                                   net (fanout=2)        0.260       8.133         _N1562           
 CLMA_70_177/Y1                    td                    0.382       8.515 r       N410/gateop_perm/Z
                                   net (fanout=2)        0.423       8.938         N410             
 CLMA_78_172/RS                                                            r       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   8.938         Logic Levels: 5  
                                                                                   Logic: 2.185ns(47.854%), Route: 2.381ns(52.146%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.542    1003.734         ntclkbufg_0      
 CLMA_78_172/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                         0.598    1004.332                          
 clock uncertainty                                      -0.050    1004.282                          

 Recovery time                                          -0.277    1004.005                          

 Data required time                                               1004.005                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.005                          
 Data arrival time                                                  -8.938                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.067                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[19]/opit_0_inv_L5Q/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.384
  Launch Clock Delay      :  3.712
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.520       3.712         ntclkbufg_0      
 CLMS_66_181/CLK                                                           r       counter_p[19]/opit_0_inv_L5Q/CLK

 CLMS_66_181/Q0                    tco                   0.223       3.935 f       counter_p[19]/opit_0_inv_L5Q/Q
                                   net (fanout=7)        0.360       4.295         counter_p[19]    
 CLMA_70_177/Y1                    td                    0.226       4.521 f       N410/gateop_perm/Z
                                   net (fanout=2)        0.310       4.831         N410             
 CLMA_78_172/RS                                                            f       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   4.831         Logic Levels: 1  
                                                                                   Logic: 0.449ns(40.125%), Route: 0.670ns(59.875%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.820       4.384         ntclkbufg_0      
 CLMA_78_172/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                        -0.598       3.786                          
 clock uncertainty                                       0.000       3.786                          

 Removal time                                           -0.211       3.575                          

 Data required time                                                  3.575                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.575                          
 Data arrival time                                                  -4.831                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.256                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.797       4.361         ntclkbufg_0      
 CLMA_58_177/CLK                                                           r       counter_p[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_177/Q2                    tco                   0.261       4.622 r       counter_p[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.664       5.286         counter_p[7]     
 CLMS_66_173/Y0                    td                    0.214       5.500 r       N168_mux6_4/gateop_perm/Z
                                   net (fanout=1)        0.637       6.137         _N1591           
 CLMA_58_181/Y2                    td                    0.389       6.526 r       N168_mux8/gateop_perm/Z
                                   net (fanout=1)        0.260       6.786         _N828            
 CLMA_58_181/Y3                    td                    0.381       7.167 r       N168_mux12/gateop_perm/Z
                                   net (fanout=1)        0.681       7.848         _N991            
 CLMS_66_189/Y1                    td                    0.276       8.124 r       N181_muxf6_perm/Y1
                                   net (fanout=1)        0.854       8.978         _N911            
 CLMA_58_173/Y2                    td                    0.283       9.261 f       N173/gateop_perm/Z
                                   net (fanout=1)        2.345      11.606         nt_pwm2          
 IOL_7_322/DO                      td                    0.122      11.728 f       pwm2_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.728         pwm2_obuf/ntO    
 IOBD_0_322/PAD                    td                    2.788      14.516 f       pwm2_obuf/opit_0/O
                                   net (fanout=1)        0.097      14.613         pwm2             
 B6                                                                        f       pwm2 (port)      

 Data arrival time                                                  14.613         Logic Levels: 7  
                                                                                   Logic: 4.714ns(45.981%), Route: 5.538ns(54.019%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm4 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.813       4.377         ntclkbufg_0      
 CLMA_66_168/CLK                                                           r       counter_p[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_168/Q2                    tco                   0.261       4.638 r       counter_p[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.704       5.342         counter_p[6]     
 CLMS_66_177/Y1                    td                    0.276       5.618 r       N158_mux3/gateop_perm/Z
                                   net (fanout=2)        0.420       6.038         _N881            
 CLMA_70_180/Y0                    td                    0.387       6.425 r       N179_mux7_7/gateop_perm/Z
                                   net (fanout=1)        0.311       6.736         _N915            
 CLMA_70_188/Y0                    td                    0.387       7.123 r       N179_mux13_4/gateop_perm/Z
                                   net (fanout=1)        0.321       7.444         _N1622           
 CLMS_66_189/Y0                    td                    0.387       7.831 r       N181_muxf6_perm/Y0
                                   net (fanout=1)        0.860       8.691         _N914            
 CLMA_58_176/Y3                    td                    0.271       8.962 f       N194_6/gateop_perm/Z
                                   net (fanout=1)        2.468      11.430         _N1107           
 IOL_7_349/DO                      td                    0.122      11.552 f       pwm4_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.552         pwm4_obuf/ntO    
 IOBS_0_349/PAD                    td                    2.788      14.340 f       pwm4_obuf/opit_0/O
                                   net (fanout=1)        0.092      14.432         pwm4             
 A8                                                                        f       pwm4 (port)      

 Data arrival time                                                  14.432         Logic Levels: 7  
                                                                                   Logic: 4.879ns(48.523%), Route: 5.176ns(51.477%)
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : rgb_p (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.833       4.397         ntclkbufg_0      
 CLMA_66_216/CLK                                                           r       counter_rgb[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_216/Q0                    tco                   0.261       4.658 r       counter_rgb[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.620       5.278         counter_rgb[4]   
 CLMA_58_213/Y1                    td                    0.276       5.554 r       N3_mux5_1/gateop_perm/Z
                                   net (fanout=1)        0.289       5.843         _N1354           
 CLMA_58_216/Y6AB                  td                    0.382       6.225 r       N145_muxf6_perm/Z
                                   net (fanout=1)        0.418       6.643         N145             
 CLMS_54_213/Y0                    td                    0.371       7.014 f       N147/gateop/F    
                                   net (fanout=1)        3.559      10.573         _N1              
 IOL_151_22/DO                     td                    0.122      10.695 f       rgb_p_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.695         rgb_p_obuf/ntO   
 IOBD_152_22/PAD                   td                    2.788      13.483 f       rgb_p_obuf/opit_0/O
                                   net (fanout=1)        0.060      13.543         rgb_p            
 V16                                                                       f       rgb_p (port)     

 Data arrival time                                                  13.543         Logic Levels: 5  
                                                                                   Logic: 4.200ns(45.922%), Route: 4.946ns(54.078%)
====================================================================================================

====================================================================================================

Startpoint  : echo_a (port)
Endpoint    : echo_a1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F7                                                      0.000       0.000 r       echo_a (port)    
                                   net (fanout=1)        0.055       0.055         echo_a           
 IOBD_0_294/DIN                    td                    0.935       0.990 r       echo_a_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.990         echo_a_ibuf/ntD  
 IOL_7_294/RX_DATA_DD              td                    0.094       1.084 r       echo_a_ibuf/opit_1/OUT
                                   net (fanout=1)        1.174       2.258         nt_echo_a        
 CLMS_38_233/M2                                                            r       echo_a1/opit_0_inv/D

 Data arrival time                                                   2.258         Logic Levels: 2  
                                                                                   Logic: 1.029ns(45.571%), Route: 1.229ns(54.429%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : counter_e_b[2]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G5                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.042       0.042         sys_rst_n        
 IOBS_0_241/DIN                    td                    1.824       1.866 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.866         sys_rst_n_ibuf/ntD
 IOL_7_241/RX_DATA_DD              td                    0.094       1.960 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=82)       0.434       2.394         nt_sys_rst_n     
 CLMS_26_241/RS                                                            r       counter_e_b[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.394         Logic Levels: 2  
                                                                                   Logic: 1.918ns(80.117%), Route: 0.476ns(19.883%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : counter_e_b[4]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G5                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.042       0.042         sys_rst_n        
 IOBS_0_241/DIN                    td                    1.824       1.866 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.866         sys_rst_n_ibuf/ntD
 IOL_7_241/RX_DATA_DD              td                    0.094       1.960 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=82)       0.434       2.394         nt_sys_rst_n     
 CLMS_26_241/RS                                                            r       counter_e_b[4]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.394         Logic Levels: 2  
                                                                                   Logic: 1.918ns(80.117%), Route: 0.476ns(19.883%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : counter_rgb_t[23]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[18]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.096
  Launch Clock Delay      :  3.544
  Clock Pessimism Removal :  0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.477       3.544         ntclkbufg_0      
 CLMS_46_221/CLK                                                           r       counter_rgb_t[23]/opit_0_inv_L5Q_perm/CLK

 CLMS_46_221/Q0                    tco                   0.209       3.753 r       counter_rgb_t[23]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.349       4.102         counter_rgb_t[23]
 CLMS_54_225/Y0                    td                    0.310       4.412 r       N18_15/gateop_perm/Z
                                   net (fanout=1)        0.239       4.651         _N1549           
 CLMA_54_224/Y0                    td                    0.310       4.961 r       N18_20/gateop_perm/Z
                                   net (fanout=2)        0.357       5.318         _N1394           
 CLMA_54_228/Y0                    td                    0.131       5.449 r       N18_24/gateop/Z  
                                   net (fanout=26)       0.380       5.829         _N1627           
 CLMA_54_220/Y0                    td                    0.226       6.055 r       N393_2/gateop_perm/Z
                                   net (fanout=1)        0.240       6.295         _N1389           
 CLMA_54_220/Y2                    td                    0.227       6.522 r       N393/gateop/F    
                                   net (fanout=11)       0.325       6.847         N393             
 CLMA_54_216/CECO                  td                    0.094       6.941 r       counter_rgb_t[5]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000       6.941         _N36             
 CLMA_54_220/CECI                                                          r       counter_rgb_t[18]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.941         Logic Levels: 6  
                                                                                   Logic: 1.507ns(44.363%), Route: 1.890ns(55.637%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.287    1003.096         ntclkbufg_0      
 CLMA_54_220/CLK                                                           r       counter_rgb_t[18]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.396    1003.492                          
 clock uncertainty                                      -0.050    1003.442                          

 Setup time                                             -0.233    1003.209                          

 Data required time                                               1003.209                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.209                          
 Data arrival time                                                  -6.941                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.268                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[23]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[20]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.096
  Launch Clock Delay      :  3.544
  Clock Pessimism Removal :  0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.477       3.544         ntclkbufg_0      
 CLMS_46_221/CLK                                                           r       counter_rgb_t[23]/opit_0_inv_L5Q_perm/CLK

 CLMS_46_221/Q0                    tco                   0.209       3.753 r       counter_rgb_t[23]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.349       4.102         counter_rgb_t[23]
 CLMS_54_225/Y0                    td                    0.310       4.412 r       N18_15/gateop_perm/Z
                                   net (fanout=1)        0.239       4.651         _N1549           
 CLMA_54_224/Y0                    td                    0.310       4.961 r       N18_20/gateop_perm/Z
                                   net (fanout=2)        0.357       5.318         _N1394           
 CLMA_54_228/Y0                    td                    0.131       5.449 r       N18_24/gateop/Z  
                                   net (fanout=26)       0.380       5.829         _N1627           
 CLMA_54_220/Y0                    td                    0.226       6.055 r       N393_2/gateop_perm/Z
                                   net (fanout=1)        0.240       6.295         _N1389           
 CLMA_54_220/Y2                    td                    0.227       6.522 r       N393/gateop/F    
                                   net (fanout=11)       0.325       6.847         N393             
 CLMA_54_216/CECO                  td                    0.094       6.941 r       counter_rgb_t[5]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000       6.941         _N36             
 CLMA_54_220/CECI                                                          r       counter_rgb_t[20]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.941         Logic Levels: 6  
                                                                                   Logic: 1.507ns(44.363%), Route: 1.890ns(55.637%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.287    1003.096         ntclkbufg_0      
 CLMA_54_220/CLK                                                           r       counter_rgb_t[20]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.396    1003.492                          
 clock uncertainty                                      -0.050    1003.442                          

 Setup time                                             -0.233    1003.209                          

 Data required time                                               1003.209                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.209                          
 Data arrival time                                                  -6.941                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.268                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[23]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[10]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  3.544
  Clock Pessimism Removal :  0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.477       3.544         ntclkbufg_0      
 CLMS_46_221/CLK                                                           r       counter_rgb_t[23]/opit_0_inv_L5Q_perm/CLK

 CLMS_46_221/Q0                    tco                   0.209       3.753 r       counter_rgb_t[23]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.349       4.102         counter_rgb_t[23]
 CLMS_54_225/Y0                    td                    0.310       4.412 r       N18_15/gateop_perm/Z
                                   net (fanout=1)        0.239       4.651         _N1549           
 CLMA_54_224/Y0                    td                    0.310       4.961 r       N18_20/gateop_perm/Z
                                   net (fanout=2)        0.357       5.318         _N1394           
 CLMA_54_228/Y0                    td                    0.131       5.449 r       N18_24/gateop/Z  
                                   net (fanout=26)       0.380       5.829         _N1627           
 CLMA_54_220/Y0                    td                    0.226       6.055 r       N393_2/gateop_perm/Z
                                   net (fanout=1)        0.240       6.295         _N1389           
 CLMA_54_220/Y2                    td                    0.227       6.522 r       N393/gateop/F    
                                   net (fanout=11)       0.320       6.842         N393             
 CLMA_50_216/CECO                  td                    0.094       6.936 r       counter_rgb_t[3]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.936         _N34             
 CLMA_50_220/CECI                                                          r       counter_rgb_t[10]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.936         Logic Levels: 6  
                                                                                   Logic: 1.507ns(44.428%), Route: 1.885ns(55.572%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.284    1003.093         ntclkbufg_0      
 CLMA_50_220/CLK                                                           r       counter_rgb_t[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.396    1003.489                          
 clock uncertainty                                      -0.050    1003.439                          

 Setup time                                             -0.233    1003.206                          

 Data required time                                               1003.206                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.206                          
 Data arrival time                                                  -6.936                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.270                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[6]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.227  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.604
  Launch Clock Delay      :  3.119
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.310       3.119         ntclkbufg_0      
 CLMA_30_241/CLK                                                           r       counter_e_b[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_241/Q1                    tco                   0.198       3.317 r       counter_e_b[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.246       3.563         counter_e_b[6]   
 CLMA_30_249/M3                                                            r       dis_reg_b[6]/opit_0_inv/D

 Data arrival time                                                   3.563         Logic Levels: 0  
                                                                                   Logic: 0.198ns(44.595%), Route: 0.246ns(55.405%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.537       3.604         ntclkbufg_0      
 CLMA_30_249/CLK                                                           r       dis_reg_b[6]/opit_0_inv/CLK
 clock pessimism                                        -0.258       3.346                          
 clock uncertainty                                       0.000       3.346                          

 Hold time                                              -0.003       3.343                          

 Data required time                                                  3.343                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.343                          
 Data arrival time                                                  -3.563                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.220                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[19]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[19]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.603
  Launch Clock Delay      :  3.141
  Clock Pessimism Removal :  -0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.332       3.141         ntclkbufg_0      
 CLMA_30_252/CLK                                                           r       counter_e_b[19]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_252/Q0                    tco                   0.197       3.338 f       counter_e_b[19]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.182       3.520         counter_e_b[19]  
 CLMS_26_253/AD                                                            f       dis_reg_b[19]/opit_0_inv/D

 Data arrival time                                                   3.520         Logic Levels: 0  
                                                                                   Logic: 0.197ns(51.979%), Route: 0.182ns(48.021%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.536       3.603         ntclkbufg_0      
 CLMS_26_253/CLK                                                           r       dis_reg_b[19]/opit_0_inv/CLK
 clock pessimism                                        -0.399       3.204                          
 clock uncertainty                                       0.000       3.204                          

 Hold time                                               0.028       3.232                          

 Data required time                                                  3.232                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.232                          
 Data arrival time                                                  -3.520                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.288                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[1]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.060  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.579
  Launch Clock Delay      :  3.123
  Clock Pessimism Removal :  -0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.314       3.123         ntclkbufg_0      
 CLMS_26_241/CLK                                                           r       counter_e_b[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_241/Q2                    tco                   0.197       3.320 f       counter_e_b[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.181       3.501         counter_e_b[1]   
 CLMA_30_244/CD                                                            f       dis_reg_b[1]/opit_0_inv/D

 Data arrival time                                                   3.501         Logic Levels: 0  
                                                                                   Logic: 0.197ns(52.116%), Route: 0.181ns(47.884%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.512       3.579         ntclkbufg_0      
 CLMA_30_244/CLK                                                           r       dis_reg_b[1]/opit_0_inv/CLK
 clock pessimism                                        -0.396       3.183                          
 clock uncertainty                                       0.000       3.183                          

 Hold time                                               0.027       3.210                          

 Data required time                                                  3.210                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.210                          
 Data arrival time                                                  -3.501                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.291                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  3.534
  Clock Pessimism Removal :  0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.467       3.534         ntclkbufg_0      
 CLMA_66_172/CLK                                                           r       counter_p[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_172/Q2                    tco                   0.209       3.743 r       counter_p[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.400       4.143         counter_p[3]     
 CLMS_66_177/Y0                    td                    0.310       4.453 r       N150_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.548       5.001         _N880            
 CLMA_70_172/Y2                    td                    0.312       5.313 r       N198_mux8/gateop_perm/Z
                                   net (fanout=1)        0.232       5.545         _N840            
 CLMA_70_176/Y2                    td                    0.312       5.857 r       N198_mux12/gateop_perm/Z
                                   net (fanout=1)        0.239       6.096         _N921            
 CLMA_70_176/Y1                    td                    0.302       6.398 r       N198_mux18_4/gateop_perm/Z
                                   net (fanout=2)        0.239       6.637         _N1562           
 CLMA_70_177/Y1                    td                    0.307       6.944 r       N410/gateop_perm/Z
                                   net (fanout=2)        0.353       7.297         N410             
 CLMA_78_172/RS                                                            r       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   7.297         Logic Levels: 5  
                                                                                   Logic: 1.752ns(46.559%), Route: 2.011ns(53.441%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.284    1003.093         ntclkbufg_0      
 CLMA_78_172/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                         0.396    1003.489                          
 clock uncertainty                                      -0.050    1003.439                          

 Recovery time                                          -0.223    1003.216                          

 Data required time                                               1003.216                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.216                          
 Data arrival time                                                  -7.297                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.919                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[19]/opit_0_inv_L5Q/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.082  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.548
  Launch Clock Delay      :  3.070
  Clock Pessimism Removal :  -0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.261       3.070         ntclkbufg_0      
 CLMS_66_181/CLK                                                           r       counter_p[19]/opit_0_inv_L5Q/CLK

 CLMS_66_181/Q0                    tco                   0.197       3.267 f       counter_p[19]/opit_0_inv_L5Q/Q
                                   net (fanout=7)        0.347       3.614         counter_p[19]    
 CLMA_70_177/Y1                    td                    0.200       3.814 f       N410/gateop_perm/Z
                                   net (fanout=2)        0.296       4.110         N410             
 CLMA_78_172/RS                                                            f       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   4.110         Logic Levels: 1  
                                                                                   Logic: 0.397ns(38.173%), Route: 0.643ns(61.827%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.481       3.548         ntclkbufg_0      
 CLMA_78_172/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                        -0.396       3.152                          
 clock uncertainty                                       0.000       3.152                          

 Removal time                                           -0.186       2.966                          

 Data required time                                                  2.966                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.966                          
 Data arrival time                                                  -4.110                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.144                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.455       3.522         ntclkbufg_0      
 CLMA_58_177/CLK                                                           r       counter_p[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_177/Q2                    tco                   0.209       3.731 r       counter_p[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.537       4.268         counter_p[7]     
 CLMS_66_173/Y0                    td                    0.171       4.439 r       N168_mux6_4/gateop_perm/Z
                                   net (fanout=1)        0.517       4.956         _N1591           
 CLMA_58_181/Y2                    td                    0.312       5.268 r       N168_mux8/gateop_perm/Z
                                   net (fanout=1)        0.239       5.507         _N828            
 CLMA_58_181/Y3                    td                    0.305       5.812 r       N168_mux12/gateop_perm/Z
                                   net (fanout=1)        0.548       6.360         _N991            
 CLMS_66_189/Y1                    td                    0.221       6.581 r       N181_muxf6_perm/Y1
                                   net (fanout=1)        0.650       7.231         _N911            
 CLMA_58_173/Y2                    td                    0.227       7.458 f       N173/gateop_perm/Z
                                   net (fanout=1)        2.158       9.616         nt_pwm2          
 IOL_7_322/DO                      td                    0.081       9.697 f       pwm2_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.697         pwm2_obuf/ntO    
 IOBD_0_322/PAD                    td                    2.049      11.746 f       pwm2_obuf/opit_0/O
                                   net (fanout=1)        0.097      11.843         pwm2             
 B6                                                                        f       pwm2 (port)      

 Data arrival time                                                  11.843         Logic Levels: 7  
                                                                                   Logic: 3.575ns(42.964%), Route: 4.746ns(57.036%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm4 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.471       3.538         ntclkbufg_0      
 CLMA_66_168/CLK                                                           r       counter_p[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_168/Q2                    tco                   0.209       3.747 r       counter_p[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.542       4.289         counter_p[6]     
 CLMS_66_177/Y1                    td                    0.221       4.510 r       N158_mux3/gateop_perm/Z
                                   net (fanout=2)        0.359       4.869         _N881            
 CLMA_70_180/Y0                    td                    0.310       5.179 r       N179_mux7_7/gateop_perm/Z
                                   net (fanout=1)        0.251       5.430         _N915            
 CLMA_70_188/Y0                    td                    0.310       5.740 r       N179_mux13_4/gateop_perm/Z
                                   net (fanout=1)        0.256       5.996         _N1622           
 CLMS_66_189/Y0                    td                    0.310       6.306 r       N181_muxf6_perm/Y0
                                   net (fanout=1)        0.654       6.960         _N914            
 CLMA_58_176/Y3                    td                    0.217       7.177 f       N194_6/gateop_perm/Z
                                   net (fanout=1)        2.270       9.447         _N1107           
 IOL_7_349/DO                      td                    0.081       9.528 f       pwm4_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.528         pwm4_obuf/ntO    
 IOBS_0_349/PAD                    td                    2.049      11.577 f       pwm4_obuf/opit_0/O
                                   net (fanout=1)        0.092      11.669         pwm4             
 A8                                                                        f       pwm4 (port)      

 Data arrival time                                                  11.669         Logic Levels: 7  
                                                                                   Logic: 3.707ns(45.591%), Route: 4.424ns(54.409%)
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : rgb_p (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.490       3.557         ntclkbufg_0      
 CLMA_66_216/CLK                                                           r       counter_rgb[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_216/Q0                    tco                   0.209       3.766 r       counter_rgb[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.508       4.274         counter_rgb[4]   
 CLMA_58_213/Y1                    td                    0.221       4.495 r       N3_mux5_1/gateop_perm/Z
                                   net (fanout=1)        0.233       4.728         _N1354           
 CLMA_58_216/Y6AB                  td                    0.307       5.035 r       N145_muxf6_perm/Z
                                   net (fanout=1)        0.356       5.391         N145             
 CLMS_54_213/Y0                    td                    0.297       5.688 f       N147/gateop/F    
                                   net (fanout=1)        3.318       9.006         _N1              
 IOL_151_22/DO                     td                    0.081       9.087 f       rgb_p_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.087         rgb_p_obuf/ntO   
 IOBD_152_22/PAD                   td                    2.049      11.136 f       rgb_p_obuf/opit_0/O
                                   net (fanout=1)        0.060      11.196         rgb_p            
 V16                                                                       f       rgb_p (port)     

 Data arrival time                                                  11.196         Logic Levels: 5  
                                                                                   Logic: 3.164ns(41.419%), Route: 4.475ns(58.581%)
====================================================================================================

====================================================================================================

Startpoint  : echo_a (port)
Endpoint    : echo_a1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F7                                                      0.000       0.000 r       echo_a (port)    
                                   net (fanout=1)        0.055       0.055         echo_a           
 IOBD_0_294/DIN                    td                    0.781       0.836 r       echo_a_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.836         echo_a_ibuf/ntD  
 IOL_7_294/RX_DATA_DD              td                    0.071       0.907 r       echo_a_ibuf/opit_1/OUT
                                   net (fanout=1)        1.052       1.959         nt_echo_a        
 CLMS_38_233/M2                                                            r       echo_a1/opit_0_inv/D

 Data arrival time                                                   1.959         Logic Levels: 2  
                                                                                   Logic: 0.852ns(43.492%), Route: 1.107ns(56.508%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : counter_e_b[2]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G5                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.042       0.042         sys_rst_n        
 IOBS_0_241/DIN                    td                    1.477       1.519 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.519         sys_rst_n_ibuf/ntD
 IOL_7_241/RX_DATA_DD              td                    0.071       1.590 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=82)       0.377       1.967         nt_sys_rst_n     
 CLMS_26_241/RS                                                            f       counter_e_b[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   1.967         Logic Levels: 2  
                                                                                   Logic: 1.548ns(78.699%), Route: 0.419ns(21.301%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : counter_e_b[1]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G5                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.042       0.042         sys_rst_n        
 IOBS_0_241/DIN                    td                    1.477       1.519 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.519         sys_rst_n_ibuf/ntD
 IOL_7_241/RX_DATA_DD              td                    0.071       1.590 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=82)       0.377       1.967         nt_sys_rst_n     
 CLMS_26_241/RS                                                            f       counter_e_b[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   1.967         Logic Levels: 2  
                                                                                   Logic: 1.548ns(78.699%), Route: 0.419ns(21.301%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 7.000 sec
Action report_timing: CPU time elapsed is 6.344 sec
Current time: Mon Jul 17 18:11:38 2023
Action report_timing: Peak memory pool usage is 323,833,856 bytes
Report timing is finished successfully.
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Mon Jul 17 18:11:40 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.343750 sec.
Generating architecture configuration.
The bitstream file is "D:/VERILOG/smart_car/prj/generate_bitstream/smart_car.sbit"
Generate programming file takes 10.703125 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 16.000 sec
Action gen_bit_stream: CPU time elapsed is 16.047 sec
Current time: Mon Jul 17 18:11:56 2023
Action gen_bit_stream: Peak memory pool usage is 341,094,400 bytes
Process "Generate Bitstream" done.
Process exit normally.
Compiling architecture definition.
Compiling architecture definition.
I: Flow-6004: Design file modified: "D:/VERILOG/smart_car/prj/source/rtl/smart_car.v". 


Process "Compile" started.
Current time: Mon Jul 17 18:19:43 2023
Compiling architecture definition.
Analyzing project file 'D:/VERILOG/smart_car/prj/smart_car.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0001: Analyzing file D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0002: Analyzing module smart_car (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v successfully.
 0.001484s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (1053.0%)
Start rtl-elaborate.
I: Module "smart_car" is set as top module.
Executing : rtl-elaborate successfully.
 0.010958s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.010323s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (151.4%)
Start rtl-infer.
W: Sdm-2004: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 267)]: Latch is generated for signal next_state_a, possible missing assignment in an if or case statement.
W: Sdm-2004: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 338)]: Latch is generated for signal next_state_b, possible missing assignment in an if or case statement.
Executing : rtl-infer successfully.
 0.069181s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (90.3%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.003950s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (395.6%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.022211s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (70.3%)
Start FSM inference.
I: FSM state_rgb[2:0]_fsm[2:0] inferred.
FSM state_rgb[2:0]_fsm[2:0] STG:
Number of reachable states: 3
Input nets: a b echo_en_n en_ab 
S0(000)-->S1(001): 0011
S1(001)-->S0(000): 1x0x
S1(001)-->S0(000): x10x
S1(001)-->S0(000): xx00
S0(000)-->S2(010): 0001
S1(001)-->S2(010): 0001
S2(010)-->S0(000): 1xxx
S2(010)-->S0(000): x1xx
S2(010)-->S0(000): xxx0

Executing : FSM inference successfully.
 0.012949s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (120.7%)
Start sdm2adm.
I: Constant propagation done on N150 (bmsWIDEMUX).
I: Constant propagation done on N151 (bmsWIDEMUX).
Executing : sdm2adm successfully.
 0.037335s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (83.7%)
Saving design to DB.
Action compile: Real time elapsed is 3.000 sec
Action compile: CPU time elapsed is 2.703 sec
Current time: Mon Jul 17 18:19:46 2023
Action compile: Peak memory pool usage is 112,906,240 bytes
Process "Compile" done.


Process "Synthesize" started.
Current time: Mon Jul 17 18:19:46 2023
Compiling architecture definition.
Analyzing project file 'D:/VERILOG/smart_car/prj/smart_car.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351568

Generated by Fabric Compiler ( version 2020.2-Lite <build 59895> ) at Mon Jul 17 18:19:50 2023


Compiling prim grid devices.
Building architecture model.
Loading device packaging model 'MBG324'.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/source/source/smart_car.fdc(line number: 68)] | Port a has been placed at location C8, whose type is share pin.
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/source/source/smart_car.fdc(line number: 72)] | Port b has been placed at location E8, whose type is share pin.
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/source/source/smart_car.fdc(line number: 88)] | Port echo_en_n has been placed at location D8, whose type is share pin.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk_Inferred [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name sys_clk_Inferred [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins N446:Z
Executing : get_pins N446:Z successfully.
Executing : create_clock -name N446/Z_Inferred [get_pins N446:Z] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name N446/Z_Inferred [get_pins N446:Z] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins N449:Z
Executing : get_pins N449:Z successfully.
Executing : create_clock -name N449/Z_Inferred [get_pins N449:Z] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name N449/Z_Inferred [get_pins N449:Z] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group sys_clk_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group sys_clk_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group N446/Z_Inferred
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group N446/Z_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group N449/Z_Inferred
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group N449/Z_Inferred successfully.
Start pre-mapping.
I: Encoding type of FSM 'state_rgb[2:0]_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'state_rgb[2:0]_fsm[2:0]':
I: from  state_rgb[2] state_rgb[1] state_rgb[0]
I: to  state_rgb_2 state_rgb_1 state_rgb_0
I: 000 => 001
I: 001 => 010
I: 010 => 100
Executing : pre-mapping successfully.
 0.041641s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (112.6%)
Start mod-gen.
I: Constant propagation done on N22_bc0 (bmsREDAND).
I: Constant propagation done on N140_sum2 (bmsREDXOR).
I: Constant propagation done on N140_ab2 (bmsREDAND).
I: Constant propagation done on N140_ac2 (bmsREDAND).
I: Constant propagation done on N140_sum4 (bmsREDXOR).
I: Constant propagation done on N22_sum0 (bmsREDXOR).
I: Constant propagation done on N22_ab0 (bmsREDAND).
I: Constant propagation done on N140_ac1 (bmsREDAND).
I: Constant propagation done on N140_maj0 (bmsREDXOR).
I: Constant propagation done on N140_ab0 (bmsREDAND).
Executing : mod-gen successfully.
 0.070991s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (88.0%)
Start logic-optimization.
Executing : logic-optimization successfully.
 1.136487s wall, 1.140625s user + 0.000000s system = 1.140625s CPU (100.4%)
Start tech-mapping phase 1.
I: Removed inst reg_rgb[2] that is redundant to reg_rgb[1] (type GTP_DFF_E)
I: Removed inst reg_rgb[3] that is redundant to reg_rgb[1] (type GTP_DFF_E)
I: Removed inst reg_rgb[4] that is redundant to reg_rgb[1] (type GTP_DFF_E)
I: Removed inst reg_rgb[5] that is redundant to reg_rgb[1] (type GTP_DFF_E)
I: Removed inst reg_rgb[6] that is redundant to reg_rgb[1] (type GTP_DFF_E)
I: Removed inst reg_rgb[7] that is redundant to reg_rgb[1] (type GTP_DFF_E)
I: Removed inst reg_rgb[1] that is redundant to reg_rgb[0] (type GTP_DFF_E)
I: Removed inst reg_rgb[9] that is redundant to reg_rgb[8] (type GTP_DFF_E)
I: Removed inst reg_rgb[10] that is redundant to reg_rgb[8] (type GTP_DFF_E)
I: Removed inst reg_rgb[11] that is redundant to reg_rgb[8] (type GTP_DFF_E)
I: Removed inst reg_rgb[12] that is redundant to reg_rgb[8] (type GTP_DFF_E)
I: Removed inst reg_rgb[13] that is redundant to reg_rgb[8] (type GTP_DFF_E)
I: Removed inst reg_rgb[14] that is redundant to reg_rgb[8] (type GTP_DFF_E)
I: Removed inst reg_rgb[15] that is redundant to reg_rgb[8] (type GTP_DFF_E)
I: Removed inst reg_rgb[17] that is redundant to reg_rgb[16] (type GTP_DFF_E)
I: Removed inst reg_rgb[18] that is redundant to reg_rgb[16] (type GTP_DFF_E)
I: Removed inst reg_rgb[19] that is redundant to reg_rgb[16] (type GTP_DFF_E)
I: Removed inst reg_rgb[20] that is redundant to reg_rgb[16] (type GTP_DFF_E)
I: Removed inst reg_rgb[21] that is redundant to reg_rgb[16] (type GTP_DFF_E)
I: Removed inst reg_rgb[22] that is redundant to reg_rgb[16] (type GTP_DFF_E)
I: Removed inst reg_rgb[23] that is redundant to reg_rgb[16] (type GTP_DFF_E)
Executing : tech-mapping phase 1 successfully.
 0.045283s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (103.5%)
Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully.
 1.629325s wall, 1.609375s user + 0.015625s system = 1.625000s CPU (99.7%)
Start tech-optimization.
Executing : tech-optimization successfully.
 0.092972s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (100.8%)
Start phys-optimization.
Executing : phys-optimization successfully.
 0.000074s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start restore-hierarchy.
Executing : restore-hierarchy successfully.
 0.000298s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

Cell Usage:
GTP_DFF_C                    53 uses
GTP_DFF_CE                  119 uses
GTP_DFF_E                     6 uses
GTP_DFF_PE                    1 use
GTP_DLATCH                    4 uses
GTP_DLATCH_C                  1 use
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_LUT1                      1 use
GTP_LUT2                     97 uses
GTP_LUT3                     12 uses
GTP_LUT4                     35 uses
GTP_LUT5                     81 uses
GTP_LUT5CARRY               113 uses
GTP_LUT5M                     2 uses
GTP_MUX2LUT6                  5 uses

I/O ports: 26
GTP_INBUF                  11 uses
GTP_OUTBUF                 15 uses

Mapping Summary:
Total LUTs: 341 of 17536 (1.94%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 341
Total Registers: 179 of 26304 (0.68%)
Total Latches: 5

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 26 of 240 (10.83%)


Number of unique control sets : 16
  CLK(nt_sys_clk), C(N414)                         : 1
  CLK(nt_sys_clk), C(~nt_sys_rst_n)                : 52
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N332)      : 21
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N337)      : 21
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N397)      : 24
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N401)      : 5
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N422)      : 21
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N429)      : 2
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N436)      : 21
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N443)      : 2
  CLK(nt_sys_clk), CE(N409)                        : 2
  CLK(nt_sys_clk), CE(~nt_echo_en_n)               : 4
  CLK(nt_sys_clk), CP(~nt_sys_rst_n), CE(_N1387)         : 3
      CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(_N1387)      : 2
      CLK(nt_sys_clk), P(~nt_sys_rst_n), CE(_N1387)      : 1
  G(N414), C(N413)                                 : 1
  G(N446)                                          : 2
  G(N449)                                          : 2


Number of DFF:CE Signals : 11
  N332(from GTP_LUT2:Z)                            : 21
  N337(from GTP_LUT2:Z)                            : 21
  N397(from GTP_LUT5M:Z)                           : 24
  N401(from GTP_LUT5:Z)                            : 5
  N409(from GTP_LUT5M:Z)                           : 2
  N422(from GTP_LUT4:Z)                            : 21
  N429(from GTP_LUT4:Z)                            : 2
  N436(from GTP_LUT4:Z)                            : 21
  N443(from GTP_LUT4:Z)                            : 2
  _N1387(from GTP_LUT5:Z)                          : 3
  ~nt_echo_en_n(from GTP_INV:Z)                    : 4

Number of DFF:CLK Signals : 1
  nt_sys_clk(from GTP_INBUF:O)                     : 179

Number of DFF:CP Signals : 2
  N414(from GTP_LUT5:Z)                            : 1
  ~nt_sys_rst_n(from GTP_INV:Z)                    : 172

Number of DLATCH:CP Signals : 1
  N413(from GTP_LUT5:Z)                            : 1

Number of DLATCH:G Signals : 3
  N414(from GTP_LUT5:Z)                            : 1
  N446(from GTP_LUT2:Z)                            : 2
  N449(from GTP_LUT2:Z)                            : 2

Design 'smart_car' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to smart_car_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
C: STA-3011: Clock pin 'next_state_a[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_a[1]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[1]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'pwm_ab_cp/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'l1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_ab' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rgb_p' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'trig' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_en_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'en_ab' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p2' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p3' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Detailed Timing Report:

Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred         1000.000     {0 500}        Declared               179           0  {sys_clk}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               sys_clk_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred             1.000 MHz     188.005 MHz       1000.000          5.319        994.681
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           994.681       0.000              0            294
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             0.881       0.000              0            294
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           995.465       0.000              0              1
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             1.864       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred                                  499.279       0.000              0            179
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : counter_rgb_t[14]/CLK (GTP_DFF_CE)
Endpoint    : counter_rgb_t[15]/CE (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_rgb_t[14]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       counter_rgb_t[14]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.597       4.688         counter_rgb_t[14]
                                                                                   N18_15/I0 (GTP_LUT3)
                                   td                    0.231       4.919 f       N18_15/Z (GTP_LUT3)
                                   net (fanout=1)        0.465       5.384         _N1549           
                                                                                   N18_19/I0 (GTP_LUT4)
                                   td                    0.239       5.623 f       N18_19/Z (GTP_LUT4)
                                   net (fanout=5)        0.525       6.148         _N1552           
                                                                                   N18_24/I3 (GTP_LUT4)
                                   td                    0.174       6.322 f       N18_24/Z (GTP_LUT4)
                                   net (fanout=26)       0.773       7.095         _N1626           
                                                                                   N397_2/I3 (GTP_LUT4)
                                   td                    0.174       7.269 f       N397_2/Z (GTP_LUT4)
                                   net (fanout=1)        0.465       7.734         _N1389           
                                                                                   N397/I1 (GTP_LUT5M)
                                   td                    0.282       8.016 r       N397/Z (GTP_LUT5M)
                                   net (fanout=24)       0.742       8.758         N397             
                                                                           r       counter_rgb_t[15]/CE (GTP_DFF_CE)

 Data arrival time                                                   8.758         Logic Levels: 5  
                                                                                   Logic: 1.425ns(28.546%), Route: 3.567ns(71.454%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555    1003.766         nt_sys_clk       
                                                                           r       counter_rgb_t[15]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  -8.758                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.681                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[14]/CLK (GTP_DFF_CE)
Endpoint    : counter_rgb_t[1]/CE (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_rgb_t[14]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       counter_rgb_t[14]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.597       4.688         counter_rgb_t[14]
                                                                                   N18_15/I0 (GTP_LUT3)
                                   td                    0.231       4.919 f       N18_15/Z (GTP_LUT3)
                                   net (fanout=1)        0.465       5.384         _N1549           
                                                                                   N18_19/I0 (GTP_LUT4)
                                   td                    0.239       5.623 f       N18_19/Z (GTP_LUT4)
                                   net (fanout=5)        0.525       6.148         _N1552           
                                                                                   N18_24/I3 (GTP_LUT4)
                                   td                    0.174       6.322 f       N18_24/Z (GTP_LUT4)
                                   net (fanout=26)       0.773       7.095         _N1626           
                                                                                   N397_2/I3 (GTP_LUT4)
                                   td                    0.174       7.269 f       N397_2/Z (GTP_LUT4)
                                   net (fanout=1)        0.465       7.734         _N1389           
                                                                                   N397/I1 (GTP_LUT5M)
                                   td                    0.282       8.016 r       N397/Z (GTP_LUT5M)
                                   net (fanout=24)       0.742       8.758         N397             
                                                                           r       counter_rgb_t[1]/CE (GTP_DFF_CE)

 Data arrival time                                                   8.758         Logic Levels: 5  
                                                                                   Logic: 1.425ns(28.546%), Route: 3.567ns(71.454%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555    1003.766         nt_sys_clk       
                                                                           r       counter_rgb_t[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  -8.758                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.681                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[14]/CLK (GTP_DFF_CE)
Endpoint    : counter_rgb_t[2]/CE (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_rgb_t[14]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       counter_rgb_t[14]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.597       4.688         counter_rgb_t[14]
                                                                                   N18_15/I0 (GTP_LUT3)
                                   td                    0.231       4.919 f       N18_15/Z (GTP_LUT3)
                                   net (fanout=1)        0.465       5.384         _N1549           
                                                                                   N18_19/I0 (GTP_LUT4)
                                   td                    0.239       5.623 f       N18_19/Z (GTP_LUT4)
                                   net (fanout=5)        0.525       6.148         _N1552           
                                                                                   N18_24/I3 (GTP_LUT4)
                                   td                    0.174       6.322 f       N18_24/Z (GTP_LUT4)
                                   net (fanout=26)       0.773       7.095         _N1626           
                                                                                   N397_2/I3 (GTP_LUT4)
                                   td                    0.174       7.269 f       N397_2/Z (GTP_LUT4)
                                   net (fanout=1)        0.465       7.734         _N1389           
                                                                                   N397/I1 (GTP_LUT5M)
                                   td                    0.282       8.016 r       N397/Z (GTP_LUT5M)
                                   net (fanout=24)       0.742       8.758         N397             
                                                                           r       counter_rgb_t[2]/CE (GTP_DFF_CE)

 Data arrival time                                                   8.758         Logic Levels: 5  
                                                                                   Logic: 1.425ns(28.546%), Route: 3.567ns(71.454%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555    1003.766         nt_sys_clk       
                                                                           r       counter_rgb_t[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  -8.758                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.681                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[1]/CLK (GTP_DFF_CE)
Endpoint    : dis_reg_b[1]/D (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_e_b[1]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       counter_e_b[1]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.597       4.680         counter_e_b[1]   
                                                                           f       dis_reg_b[1]/D (GTP_DFF_CE)

 Data arrival time                                                   4.680         Logic Levels: 0  
                                                                                   Logic: 0.317ns(34.683%), Route: 0.597ns(65.317%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       dis_reg_b[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.881                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[14]/CLK (GTP_DFF_CE)
Endpoint    : dis_reg_b[14]/D (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_e_b[14]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       counter_e_b[14]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.597       4.680         counter_e_b[14]  
                                                                           f       dis_reg_b[14]/D (GTP_DFF_CE)

 Data arrival time                                                   4.680         Logic Levels: 0  
                                                                                   Logic: 0.317ns(34.683%), Route: 0.597ns(65.317%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       dis_reg_b[14]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.881                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[12]/CLK (GTP_DFF_CE)
Endpoint    : dis_reg_b[12]/D (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_e_b[12]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       counter_e_b[12]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.597       4.680         counter_e_b[12]  
                                                                           f       dis_reg_b[12]/D (GTP_DFF_CE)

 Data arrival time                                                   4.680         Logic Levels: 0  
                                                                                   Logic: 0.317ns(34.683%), Route: 0.597ns(65.317%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       dis_reg_b[12]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.881                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[4]/CLK (GTP_DFF_C)
Endpoint    : pwm_ab_sel/C (GTP_DFF_C)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[4]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[4]/Q (GTP_DFF_C)
                                   net (fanout=5)        0.630       4.721         counter_p[4]     
                                                                                   N154_mux4_5/I0 (GTP_LUT5)
                                   td                    0.282       5.003 r       N154_mux4_5/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       5.483         _N880            
                                                                                   N202_mux8/I4 (GTP_LUT5)
                                   td                    0.174       5.657 f       N202_mux8/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.122         _N840            
                                                                                   N202_mux12/I4 (GTP_LUT5)
                                   td                    0.174       6.296 f       N202_mux12/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.761         _N921            
                                                                                   N202_mux18_4/I4 (GTP_LUT5)
                                   td                    0.174       6.935 f       N202_mux18_4/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       7.415         _N1609           
                                                                                   N414/I0 (GTP_LUT5)
                                   td                    0.164       7.579 r       N414/Z (GTP_LUT5)
                                   net (fanout=2)        0.395       7.974         N414             
                                                                           r       pwm_ab_sel/C (GTP_DFF_C)

 Data arrival time                                                   7.974         Logic Levels: 5  
                                                                                   Logic: 1.293ns(30.727%), Route: 2.915ns(69.273%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555    1003.766         nt_sys_clk       
                                                                           r       pwm_ab_sel/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Recovery time                                          -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  -7.974                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.465                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[17]/CLK (GTP_DFF_C)
Endpoint    : pwm_ab_sel/C (GTP_DFF_C)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[17]/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       counter_p[17]/Q (GTP_DFF_C)
                                   net (fanout=7)        0.651       4.734         counter_p[17]    
                                                                                   N414/I1 (GTP_LUT5)
                                   td                    0.290       5.024 f       N414/Z (GTP_LUT5)
                                   net (fanout=2)        0.395       5.419         N414             
                                                                           f       pwm_ab_sel/C (GTP_DFF_C)

 Data arrival time                                                   5.419         Logic Levels: 1  
                                                                                   Logic: 0.607ns(36.721%), Route: 1.046ns(63.279%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       pwm_ab_sel/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Removal time                                           -0.211       3.555                          

 Data required time                                                  3.555                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.555                          
 Data arrival time                                                  -5.419                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.864                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[7]/CLK (GTP_DFF_C)
Endpoint    : pwm2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[7]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[7]/Q (GTP_DFF_C)
                                   net (fanout=7)        0.651       4.742         counter_p[7]     
                                                                                   N172_mux6_4/I4 (GTP_LUT5)
                                   td                    0.283       5.025 r       N172_mux6_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       5.490         _N1594           
                                                                                   N172_mux8/I4 (GTP_LUT5)
                                   td                    0.174       5.664 f       N172_mux8/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.129         _N828            
                                                                                   N172_mux12/I4 (GTP_LUT5)
                                   td                    0.174       6.303 f       N172_mux12/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.768         _N991            
                                                                                   N172_mux16/I4 (GTP_LUT5)
                                   td                    0.174       6.942 f       N172_mux16/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       7.422         _N911            
                                                                                   N177/I3 (GTP_LUT4)
                                   td                    0.174       7.596 f       N177/Z (GTP_LUT4)
                                   net (fanout=1)        0.749       8.345         nt_pwm2          
                                                                                   pwm2_obuf/I (GTP_OUTBUF)
                                   td                    2.409      10.754 f       pwm2_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      10.754         pwm2             
 pwm2                                                                      f       pwm2 (port)      

 Data arrival time                                                  10.754         Logic Levels: 6  
                                                                                   Logic: 3.713ns(53.134%), Route: 3.275ns(46.866%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[5]/CLK (GTP_DFF_C)
Endpoint    : pwm4 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[5]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[5]/Q (GTP_DFF_C)
                                   net (fanout=6)        0.640       4.731         counter_p[5]     
                                                                                   N162_mux3/I0 (GTP_LUT4)
                                   td                    0.260       4.991 f       N162_mux3/Z (GTP_LUT4)
                                   net (fanout=2)        0.480       5.471         _N881            
                                                                                   N183_mux7_7/I4 (GTP_LUT5)
                                   td                    0.174       5.645 f       N183_mux7_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.110         _N915            
                                                                                   N183_mux13_4/I4 (GTP_LUT5)
                                   td                    0.174       6.284 f       N183_mux13_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.749         _N1621           
                                                                                   N183_mux16/I3 (GTP_LUT4)
                                   td                    0.174       6.923 f       N183_mux16/Z (GTP_LUT4)
                                   net (fanout=2)        0.480       7.403         _N914            
                                                                                   N198_6/I4 (GTP_LUT5)
                                   td                    0.174       7.577 f       N198_6/Z (GTP_LUT5)
                                   net (fanout=1)        0.749       8.326         _N1107           
                                                                                   pwm4_obuf/I (GTP_OUTBUF)
                                   td                    2.409      10.735 f       pwm4_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      10.735         pwm4             
 pwm4                                                                      f       pwm4 (port)      

 Data arrival time                                                  10.735         Logic Levels: 6  
                                                                                   Logic: 3.690ns(52.949%), Route: 3.279ns(47.051%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[7]/CLK (GTP_DFF_C)
Endpoint    : pwm3 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[7]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[7]/Q (GTP_DFF_C)
                                   net (fanout=7)        0.651       4.742         counter_p[7]     
                                                                                   N172_mux6_4/I4 (GTP_LUT5)
                                   td                    0.283       5.025 r       N172_mux6_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       5.490         _N1594           
                                                                                   N172_mux8/I4 (GTP_LUT5)
                                   td                    0.174       5.664 f       N172_mux8/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.129         _N828            
                                                                                   N172_mux12/I4 (GTP_LUT5)
                                   td                    0.174       6.303 f       N172_mux12/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.768         _N991            
                                                                                   N172_mux16/I4 (GTP_LUT5)
                                   td                    0.174       6.942 f       N172_mux16/Z (GTP_LUT5)
                                   net (fanout=2)        0.000       6.942         _N911            
                                                                                   N185/I1 (GTP_MUX2LUT6)
                                   td                    0.000       6.942 f       N185/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.749       7.691         nt_pwm3          
                                                                                   pwm3_obuf/I (GTP_OUTBUF)
                                   td                    2.409      10.100 f       pwm3_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      10.100         pwm3             
 pwm3                                                                      f       pwm3 (port)      

 Data arrival time                                                  10.100         Logic Levels: 6  
                                                                                   Logic: 3.539ns(55.873%), Route: 2.795ns(44.127%)
====================================================================================================

====================================================================================================

Startpoint  : echo_a (port)
Endpoint    : echo_a1/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 echo_a                                                  0.000       0.000 r       echo_a (port)    
                                   net (fanout=1)        0.000       0.000         echo_a           
                                                                                   echo_a_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       echo_a_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.175       2.386         nt_echo_a        
                                                                           r       echo_a1/D (GTP_DFF_C)

 Data arrival time                                                   2.386         Logic Levels: 1  
                                                                                   Logic: 1.211ns(50.754%), Route: 1.175ns(49.246%)
====================================================================================================

====================================================================================================

Startpoint  : echo_b (port)
Endpoint    : echo_b1/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 echo_b                                                  0.000       0.000 r       echo_b (port)    
                                   net (fanout=1)        0.000       0.000         echo_b           
                                                                                   echo_b_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       echo_b_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.175       2.386         nt_echo_b        
                                                                           r       echo_b1/D (GTP_DFF_C)

 Data arrival time                                                   2.386         Logic Levels: 1  
                                                                                   Logic: 1.211ns(50.754%), Route: 1.175ns(49.246%)
====================================================================================================

====================================================================================================

Startpoint  : echo_en_n (port)
Endpoint    : nr_a/CE (GTP_DFF_E)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 echo_en_n                                               0.000       0.000 r       echo_en_n (port) 
                                   net (fanout=1)        0.000       0.000         echo_en_n        
                                                                                   echo_en_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       echo_en_n_ibuf/O (GTP_INBUF)
                                   net (fanout=8)        0.000       1.211         nt_echo_en_n     
                                                                                   N260_0/I (GTP_INV)
                                   td                    0.000       1.211 f       N260_0/Z (GTP_INV)
                                   net (fanout=4)        1.560       2.771         N260_0           
                                                                           f       nr_a/CE (GTP_DFF_E)

 Data arrival time                                                   2.771         Logic Levels: 2  
                                                                                   Logic: 1.211ns(43.703%), Route: 1.560ns(56.297%)
====================================================================================================

====================================================================================================
Action synthesize: Real time elapsed is 8.000 sec
Action synthesize: CPU time elapsed is 7.750 sec
Current time: Mon Jul 17 18:19:55 2023
Action synthesize: Peak memory pool usage is 235,896,832 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Mon Jul 17 18:19:57 2023
Compiling architecture definition.
Analyzing project file 'D:/VERILOG/smart_car/prj/smart_car.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file D:/VERILOG/smart_car/prj/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351568

Flattening design 'smart_car'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_sys_clk in design, driver pin O(instance sys_clk_ibuf) -> load pin CLK(instance counter_e_a[0]).
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.140625 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
|      Logic Utilization|      Used|      Available|      Utilization(%)
+-------------------------------------------------------------------------+
|                    APM|         0|             30|                    0
|                IOCKDLY|         0|             24|                    0
|                     FF|       179|          26304|                    1
|                    LUT|       346|          17536|                    2
|        Distributed RAM|         0|           4440|                    0
|                    DLL|         0|              6|                    0
|                   DQSL|         0|             18|                    0
|                    DRM|         0|             48|                    0
|               FUSECODE|         0|              1|                    0
|                     IO|        26|            240|                   11
|                IOCKDIV|         0|             12|                    0
|               IOCKGATE|         0|             12|                    0
|                   IPAL|         0|              1|                    0
|                    PLL|         0|              6|                    0
|                   RCKB|         0|             24|                    0
|              SCANCHAIN|         0|              4|                    0
|                  START|         0|              1|                    0
|                   USCM|         1|             20|                    5
|                  HMEMC|         0|              2|                    0
|                    OSC|         0|              1|                    0
|                    ADC|         0|              1|                    0
|                CRYSTAL|         0|              6|                    0
|                  FLSIF|         0|              1|                    0
|                 RESCAL|         0|              6|                    0
|                   UDID|         0|              1|                    0
+-------------------------------------------------------------------------+

Design 'smart_car' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/VERILOG/smart_car/prj/device_map/flow_led.pcf has been covered.
Action dev_map: Real time elapsed is 6.000 sec
Action dev_map: CPU time elapsed is 5.609 sec
Current time: Mon Jul 17 18:20:03 2023
Action dev_map: Peak memory pool usage is 220,631,040 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Mon Jul 17 18:20:03 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file D:/VERILOG/smart_car/prj/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f D:/VERILOG/smart_car/prj/device_map/flow_led.pcf
Executing : def_port l1 -LOC D4 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port l1 -LOC D4 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port l2 -LOC C6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port l2 -LOC C6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port l3 -LOC A5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port l3 -LOC A5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port l4 -LOC D6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port l4 -LOC D6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port nr_a -LOC F8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port nr_a -LOC F8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port nr_a_led -LOC F3 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -DRIVE 4 -SLEW SLOW
Executing : def_port nr_a_led -LOC F3 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port nr_b -LOC E6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port nr_b -LOC E6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port nr_b_led -LOC J6 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -DRIVE 4 -SLEW SLOW
Executing : def_port nr_b_led -LOC J6 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm1 -LOC R13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm1 -LOC R13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm2 -LOC B6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm2 -LOC B6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm3 -LOC B7 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm3 -LOC B7 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm4 -LOC A8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm4 -LOC A8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm_ab -LOC P13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm_ab -LOC P13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port rgb_p -LOC V16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port rgb_p -LOC V16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port trig -LOC E7 -IOSTANDARD LVTTL33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port trig -LOC E7 -IOSTANDARD LVTTL33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port a -LOC C8 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/device_map/flow_led.pcf(line number: 18)] | Port a has been placed at location C8, whose type is share pin.
Executing : def_port a -LOC C8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port b -LOC E8 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/device_map/flow_led.pcf(line number: 19)] | Port b has been placed at location E8, whose type is share pin.
Executing : def_port b -LOC E8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port echo_a -LOC F7 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port echo_a -LOC F7 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port echo_b -LOC E5 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port echo_b -LOC E5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port echo_en_n -LOC D8 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/device_map/flow_led.pcf(line number: 22)] | Port echo_en_n has been placed at location D8, whose type is share pin.
Executing : def_port echo_en_n -LOC D8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port en_ab -LOC T13 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port en_ab -LOC T13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port p1 -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port p1 -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port p2 -LOC R17 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port p2 -LOC R17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port p3 -LOC R18 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port p3 -LOC R18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port sys_clk -LOC B5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP
Executing : def_port sys_clk -LOC B5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP successfully.
Executing : def_port sys_rst_n -LOC G5 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -BUS_KEEPER PULLUP
Executing : def_port sys_rst_n -LOC G5 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -BUS_KEEPER PULLUP successfully.
Executing : apply_constraint -f D:/VERILOG/smart_car/prj/device_map/flow_led.pcf successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 467485


Placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Pre global placement takes 1.75 sec.
Run super clustering :
	Initial slack 990462.
	1 iterations finished.
	Final slack 990462.
Super clustering done.
Design Utilization : 2%.
Global placement takes 0.19 sec.
Wirelength after global placement is 2773.
Placed fixed group with base inst a_ibuf/opit_1 on IOL_7_362.
Placed fixed group with base inst b_ibuf/opit_1 on IOL_7_366.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Placed fixed group with base inst echo_a_ibuf/opit_1 on IOL_7_294.
Placed fixed group with base inst echo_b_ibuf/opit_1 on IOL_7_326.
Placed fixed group with base inst echo_en_n_ibuf/opit_1 on IOL_7_361.
Placed fixed group with base inst en_ab_ibuf/opit_1 on IOL_151_13.
Placed fixed group with base inst l1_obuf/opit_1 on IOL_7_333.
Placed fixed group with base inst l2_obuf/opit_1 on IOL_7_358.
Placed fixed group with base inst l3_obuf/opit_1 on IOL_7_297.
Placed fixed group with base inst l4_obuf/opit_1 on IOL_7_357.
Placed fixed group with base inst nr_a_led_obuf/opit_1 on IOL_7_229.
Placed fixed group with base inst nr_a_obuf/opit_1 on IOL_7_293.
Placed fixed group with base inst nr_b_led_obuf/opit_1 on IOL_7_226.
Placed fixed group with base inst nr_b_obuf/opit_1 on IOL_7_325.
Placed fixed group with base inst p1_ibuf/opit_1 on IOL_151_114.
Placed fixed group with base inst p2_ibuf/opit_1 on IOL_151_50.
Placed fixed group with base inst p3_ibuf/opit_1 on IOL_151_49.
Placed fixed group with base inst pwm1_obuf/opit_1 on IOL_151_14.
Placed fixed group with base inst pwm2_obuf/opit_1 on IOL_7_322.
Placed fixed group with base inst pwm3_obuf/opit_1 on IOL_7_330.
Placed fixed group with base inst pwm4_obuf/opit_1 on IOL_7_349.
Placed fixed group with base inst pwm_ab_obuf/opit_1 on IOL_151_10.
Placed fixed group with base inst rgb_p_obuf/opit_1 on IOL_151_22.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst sys_rst_n_ibuf/opit_1 on IOL_7_241.
Placed fixed group with base inst trig_obuf/opit_1 on IOL_7_365.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_2_144.
Placed fixed instance BKCL_auto_2 on BKCL_154_20.
Wirelength after Macro cell placement is 2773.
Macro cell placement takes 0.00 sec.
Run super clustering :
	Initial slack 990462.
	1 iterations finished.
	Final slack 990462.
Super clustering done.
Design Utilization : 2%.
Wirelength after post global placement is 2773.
Post global placement takes 0.25 sec.
Wirelength after legalization is 3041.
Legalization takes 0.08 sec.
Worst slack before Replication Place is 995266.
Wirelength after replication placement is 3041.
Legalized cost 995266.000000.
The detailed placement ends at 10th iteration.
Wirelength after detailed placement is 2849.
Timing-driven detailed placement takes 0.73 sec.
Placement done.
Total placement takes 3.22 sec.
Finished placement. (CPU time elapsed 0h:00m:04s)

Routing started.
Building routing graph takes 1.77 sec.
Worst slack is 996644.
Processing design graph takes 0.19 sec.
Total memory for routing:
	47.073967 M.
Total nets for routing : 549.
Global Routing step 1 takes 0.00 sec.
Global Routing step 2 takes 0.00 sec.
Global Routing step 3 takes 0.00 sec.
Global Routing step 1 takes 0.00 sec.
Global Routing step 2 takes 0.00 sec.
Unrouted nets 2 at the end of iteration 0.
Unrouted nets 0 at the end of iteration 1.
Global Routing step 3 takes 0.13 sec.
Global routing takes 0.13 sec.
Total 581 subnets.
    forward max bucket size 83 , backward 22.
        Unrouted nets 375 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.078125 sec.
    forward max bucket size 23 , backward 20.
        Unrouted nets 280 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.078125 sec.
    forward max bucket size 25 , backward 32.
        Unrouted nets 237 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.031250 sec.
    forward max bucket size 24 , backward 39.
        Unrouted nets 171 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.046875 sec.
    forward max bucket size 19 , backward 91.
        Unrouted nets 114 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.015625 sec.
    forward max bucket size 18 , backward 69.
        Unrouted nets 68 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.015625 sec.
    forward max bucket size 16 , backward 79.
        Unrouted nets 43 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.015625 sec.
    forward max bucket size 17 , backward 41.
        Unrouted nets 13 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 26.
        Unrouted nets 4 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 19.
        Unrouted nets 7 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 19.
        Unrouted nets 6 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.015625 sec.
    forward max bucket size 14 , backward 9.
        Unrouted nets 5 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 12.
        Unrouted nets 2 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 8.
        Unrouted nets 3 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 6.
        Unrouted nets 0 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.000000 sec.
Detailed routing takes 0.31 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.27 sec.
Cleanup routing takes 0.06 sec.
Routing done.
Total routing takes 2.98 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
|         Logic Utilization|      Used|      Available|      Utilization(%)
+----------------------------------------------------------------------------+
|                Use of ADC|         0|              1|                    0
|                Use of APM|         0|             30|                    0
|               Use of BKCL|         3|              6|                   50
|               Use of CLMA|       111|           3274|                    3
|                        FF|       145|          19644|                    1
|                       LUT|       285|          13096|                    2
|              LUT-FF pairs|        98|          13096|                    1
|               Use of CLMS|        29|           1110|                    3
|                        FF|        34|           6660|                    1
|                       LUT|        71|           4440|                    2
|              LUT-FF pairs|        30|           4440|                    1
|           Distributed RAM|         0|           4440|                    0
|            Use of CRYSTAL|         0|              6|                    0
|                Use of DRM|         0|             48|                    0
|              Use of FLSIF|         0|              1|                    0
|           Use of FUSECODE|         0|              1|                    0
|            Use of HARD0N1|         0|           2745|                    0
|              Use of HMEMC|         0|              2|                    0
|                 Use of IO|        26|            240|                   11
|                      IOBD|        14|            120|                   12
|                      IOBR|         1|              6|                   17
|                      IOBS|        11|            114|                   10
|                       DLL|         0|              6|                    0
|                      DQSL|         0|             18|                    0
|            Use of IOCKDIV|         0|             12|                    0
|            Use of IOCKDLY|         0|             24|                    0
|           Use of IOCKGATE|         0|             12|                    0
|      Use of IOCKGMUX_TEST|         0|             12|                    0
|                Use of IOL|        26|            240|                   11
|               Use of IPAL|         0|              1|                    0
|           Use of MFG_TEST|         0|              1|                    0
|                Use of OSC|         0|              1|                    0
|                Use of PLL|         0|              6|                    0
|       Use of PREGMUX_TEST|         0|              6|                    0
|               Use of RCKB|         0|             24|                    0
|       Use of RCKBMUX_TEST|         0|             12|                    0
|             Use of RESCAL|         0|              6|                    0
|          Use of SCANCHAIN|         0|              4|                    0
|              Use of START|         1|              1|                  100
|               Use of UDID|         0|              1|                    0
|               Use of USCM|         1|             20|                    5
|       Use of USCMMUX_TEST|         0|             20|                    0
|       Use of VCKBMUX_TEST|         0|             12|                    0
+----------------------------------------------------------------------------+

I: critical_path_diff_worst_slack: 0 ps. (place 60000 ps, route 60000 ps)
I: critical_path_diff_same_rate: 0.00%. (route 0, same 0)
Finished routing. (CPU time elapsed 0h:00m:07s)
Design 'smart_car' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 13.000 sec
Action pnr: CPU time elapsed is 12.672 sec
Current time: Mon Jul 17 18:20:17 2023
Action pnr: Peak memory pool usage is 424,800,256 bytes
Finished placement and routing. (CPU time elapsed 0h:00m:07s)
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Mon Jul 17 18:20:19 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 467485

Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
C: STA-3011: Clock pin 'next_state_a[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_a[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'pwm_ab_cp/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'l1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_ab' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rgb_p' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'trig' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_en_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'en_ab' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p2' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p3' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.2-Lite <build 59895>)
| Date         : Mon Jul 17 18:20:26 2023
| Design       : smart_car
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred         1000.000     {0 500}        Declared               179           0  {sys_clk}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               sys_clk_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred             1.000 MHz     237.756 MHz       1000.000          4.206        995.794
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           995.794       0.000              0            540
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             0.212       0.000              0            540
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           995.252       0.000              0              1
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             1.252       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred                                  499.291       0.000              0            179
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           996.533       0.000              0            540
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             0.233       0.000              0            540
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           996.096       0.000              0              1
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             1.133       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred                                  499.609       0.000              0            179
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : counter_rgb_t[15]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[6]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.735
  Launch Clock Delay      :  4.390
  Clock Pessimism Removal :  0.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.826       4.390         ntclkbufg_0      
 CLMA_50_220/CLK                                                           r       counter_rgb_t[15]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_220/Q0                    tco                   0.261       4.651 r       counter_rgb_t[15]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.601       5.252         counter_rgb_t[15]
 CLMA_50_221/Y0                    td                    0.164       5.416 r       N132_mux23_9/gateop_perm/Z
                                   net (fanout=1)        0.450       5.866         _N1456           
 CLMA_54_216/Y0                    td                    0.164       6.030 r       N18_19/gateop_perm/Z
                                   net (fanout=5)        0.288       6.318         _N1552           
 CLMA_50_216/Y0                    td                    0.214       6.532 r       N18_24/gateop_perm/Z
                                   net (fanout=26)       0.270       6.802         _N1626           
 CLMA_50_217/Y0                    td                    0.383       7.185 r       N397_2/gateop_perm/Z
                                   net (fanout=1)        0.260       7.445         _N1389           
 CLMA_50_216/Y3                    td                    0.276       7.721 r       N397/gateop/F    
                                   net (fanout=13)       0.378       8.099         N397             
 CLMA_50_213/CECO                  td                    0.118       8.217 r       counter_rgb_t[20]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       8.217         _N47             
 CLMA_50_217/CECI                                                          r       counter_rgb_t[6]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.217         Logic Levels: 6  
                                                                                   Logic: 1.580ns(41.286%), Route: 2.247ns(58.714%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.543    1003.735         ntclkbufg_0      
 CLMA_50_217/CLK                                                           r       counter_rgb_t[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.617    1004.352                          
 clock uncertainty                                      -0.050    1004.302                          

 Setup time                                             -0.291    1004.011                          

 Data required time                                               1004.011                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.011                          
 Data arrival time                                                  -8.217                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.794                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[15]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[8]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.735
  Launch Clock Delay      :  4.390
  Clock Pessimism Removal :  0.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.826       4.390         ntclkbufg_0      
 CLMA_50_220/CLK                                                           r       counter_rgb_t[15]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_220/Q0                    tco                   0.261       4.651 r       counter_rgb_t[15]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.601       5.252         counter_rgb_t[15]
 CLMA_50_221/Y0                    td                    0.164       5.416 r       N132_mux23_9/gateop_perm/Z
                                   net (fanout=1)        0.450       5.866         _N1456           
 CLMA_54_216/Y0                    td                    0.164       6.030 r       N18_19/gateop_perm/Z
                                   net (fanout=5)        0.288       6.318         _N1552           
 CLMA_50_216/Y0                    td                    0.214       6.532 r       N18_24/gateop_perm/Z
                                   net (fanout=26)       0.270       6.802         _N1626           
 CLMA_50_217/Y0                    td                    0.383       7.185 r       N397_2/gateop_perm/Z
                                   net (fanout=1)        0.260       7.445         _N1389           
 CLMA_50_216/Y3                    td                    0.276       7.721 r       N397/gateop/F    
                                   net (fanout=13)       0.378       8.099         N397             
 CLMA_50_212/CECO                  td                    0.118       8.217 r       counter_rgb_t[21]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000       8.217         _N49             
 CLMA_50_216/CECI                                                          r       counter_rgb_t[8]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.217         Logic Levels: 6  
                                                                                   Logic: 1.580ns(41.286%), Route: 2.247ns(58.714%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.543    1003.735         ntclkbufg_0      
 CLMA_50_216/CLK                                                           r       counter_rgb_t[8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.617    1004.352                          
 clock uncertainty                                      -0.050    1004.302                          

 Setup time                                             -0.291    1004.011                          

 Data required time                                               1004.011                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.011                          
 Data arrival time                                                  -8.217                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.794                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[15]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[9]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.735
  Launch Clock Delay      :  4.390
  Clock Pessimism Removal :  0.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.826       4.390         ntclkbufg_0      
 CLMA_50_220/CLK                                                           r       counter_rgb_t[15]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_220/Q0                    tco                   0.261       4.651 r       counter_rgb_t[15]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.601       5.252         counter_rgb_t[15]
 CLMA_50_221/Y0                    td                    0.164       5.416 r       N132_mux23_9/gateop_perm/Z
                                   net (fanout=1)        0.450       5.866         _N1456           
 CLMA_54_216/Y0                    td                    0.164       6.030 r       N18_19/gateop_perm/Z
                                   net (fanout=5)        0.288       6.318         _N1552           
 CLMA_50_216/Y0                    td                    0.214       6.532 r       N18_24/gateop_perm/Z
                                   net (fanout=26)       0.270       6.802         _N1626           
 CLMA_50_217/Y0                    td                    0.383       7.185 r       N397_2/gateop_perm/Z
                                   net (fanout=1)        0.260       7.445         _N1389           
 CLMA_50_216/Y3                    td                    0.276       7.721 r       N397/gateop/F    
                                   net (fanout=13)       0.378       8.099         N397             
 CLMA_50_213/CECO                  td                    0.118       8.217 r       counter_rgb_t[20]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       8.217         _N47             
 CLMA_50_217/CECI                                                          r       counter_rgb_t[9]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.217         Logic Levels: 6  
                                                                                   Logic: 1.580ns(41.286%), Route: 2.247ns(58.714%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.543    1003.735         ntclkbufg_0      
 CLMA_50_217/CLK                                                           r       counter_rgb_t[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.617    1004.352                          
 clock uncertainty                                      -0.050    1004.302                          

 Setup time                                             -0.291    1004.011                          

 Data required time                                               1004.011                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.011                          
 Data arrival time                                                  -8.217                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.794                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[11]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[11]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.262  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.417
  Launch Clock Delay      :  3.783
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.591       3.783         ntclkbufg_0      
 CLMA_38_248/CLK                                                           r       counter_e_b[11]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_248/Q1                    tco                   0.223       4.006 f       counter_e_b[11]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.235       4.241         counter_e_b[11]  
 CLMA_38_244/M3                                                            f       dis_reg_b[11]/opit_0_inv/D

 Data arrival time                                                   4.241         Logic Levels: 0  
                                                                                   Logic: 0.223ns(48.690%), Route: 0.235ns(51.310%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.853       4.417         ntclkbufg_0      
 CLMA_38_244/CLK                                                           r       dis_reg_b[11]/opit_0_inv/CLK
 clock pessimism                                        -0.372       4.045                          
 clock uncertainty                                       0.000       4.045                          

 Hold time                                              -0.016       4.029                          

 Data required time                                                  4.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.029                          
 Data arrival time                                                  -4.241                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.212                          
====================================================================================================

====================================================================================================

Startpoint  : dis_reg_b[19]/opit_0_inv/CLK
Endpoint    : nr_b/opit_0_inv_L6Q_perm/A4
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.297  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.442
  Launch Clock Delay      :  3.773
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.581       3.773         ntclkbufg_0      
 CLMA_30_244/CLK                                                           r       dis_reg_b[19]/opit_0_inv/CLK

 CLMA_30_244/Q0                    tco                   0.223       3.996 f       dis_reg_b[19]/opit_0_inv/Q
                                   net (fanout=2)        0.176       4.172         dis_reg_b[19]    
 CLMA_30_249/A4                                                            f       nr_b/opit_0_inv_L6Q_perm/A4

 Data arrival time                                                   4.172         Logic Levels: 0  
                                                                                   Logic: 0.223ns(55.890%), Route: 0.176ns(44.110%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.878       4.442         ntclkbufg_0      
 CLMA_30_249/CLK                                                           r       nr_b/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.372       4.070                          
 clock uncertainty                                       0.000       4.070                          

 Hold time                                              -0.127       3.943                          

 Data required time                                                  3.943                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.943                          
 Data arrival time                                                  -4.172                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.229                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[16]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[16]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.272  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.423
  Launch Clock Delay      :  3.779
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.587       3.779         ntclkbufg_0      
 CLMA_30_257/CLK                                                           r       counter_e_b[16]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_257/Q2                    tco                   0.223       4.002 f       counter_e_b[16]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.295       4.297         counter_e_b[16]  
 CLMA_30_244/M3                                                            f       dis_reg_b[16]/opit_0_inv/D

 Data arrival time                                                   4.297         Logic Levels: 0  
                                                                                   Logic: 0.223ns(43.050%), Route: 0.295ns(56.950%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.859       4.423         ntclkbufg_0      
 CLMA_30_244/CLK                                                           r       dis_reg_b[16]/opit_0_inv/CLK
 clock pessimism                                        -0.372       4.051                          
 clock uncertainty                                       0.000       4.051                          

 Hold time                                              -0.016       4.035                          

 Data required time                                                  4.035                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.035                          
 Data arrival time                                                  -4.297                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.262                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.724
  Launch Clock Delay      :  4.371
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.807       4.371         ntclkbufg_0      
 CLMA_58_168/CLK                                                           r       counter_p[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_168/Q1                    tco                   0.261       4.632 r       counter_p[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.420       5.052         counter_p[0]     
 CLMA_58_172/Y3                    td                    0.276       5.328 r       N154_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.518       5.846         _N880            
 CLMA_66_176/Y3                    td                    0.377       6.223 r       N202_mux8/gateop_perm/Z
                                   net (fanout=1)        0.448       6.671         _N840            
 CLMA_66_180/Y1                    td                    0.209       6.880 r       N202_mux12/gateop_perm/Z
                                   net (fanout=1)        0.594       7.474         _N921            
 CLMA_70_189/Y2                    td                    0.384       7.858 r       N202_mux18_4/gateop_perm/Z
                                   net (fanout=2)        0.502       8.360         _N1609           
 CLMS_78_189/Y2                    td                    0.165       8.525 r       N414/gateop_perm/Z
                                   net (fanout=2)        0.218       8.743         N414             
 CLMS_78_189/RS                                                            r       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   8.743         Logic Levels: 5  
                                                                                   Logic: 1.672ns(38.243%), Route: 2.700ns(61.757%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.532    1003.724         ntclkbufg_0      
 CLMS_78_189/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                         0.598    1004.322                          
 clock uncertainty                                      -0.050    1004.272                          

 Recovery time                                          -0.277    1003.995                          

 Data required time                                               1003.995                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.995                          
 Data arrival time                                                  -8.743                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.252                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[19]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.065  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.374
  Launch Clock Delay      :  3.711
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.519       3.711         ntclkbufg_0      
 CLMA_58_193/CLK                                                           r       counter_p[19]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_193/Q0                    tco                   0.223       3.934 f       counter_p[19]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.410       4.344         counter_p[19]    
 CLMS_78_189/Y2                    td                    0.313       4.657 f       N414/gateop_perm/Z
                                   net (fanout=2)        0.160       4.817         N414             
 CLMS_78_189/RS                                                            f       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   4.817         Logic Levels: 1  
                                                                                   Logic: 0.536ns(48.463%), Route: 0.570ns(51.537%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.810       4.374         ntclkbufg_0      
 CLMS_78_189/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                        -0.598       3.776                          
 clock uncertainty                                       0.000       3.776                          

 Removal time                                           -0.211       3.565                          

 Data required time                                                  3.565                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.565                          
 Data arrival time                                                  -4.817                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.252                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm4 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.797       4.361         ntclkbufg_0      
 CLMA_58_176/CLK                                                           r       counter_p[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_176/Q2                    tco                   0.261       4.622 r       counter_p[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.636       5.258         counter_p[5]     
 CLMS_66_173/Y0                    td                    0.164       5.422 r       N162_mux3/gateop_perm/Z
                                   net (fanout=2)        0.757       6.179         _N881            
 CLMA_70_180/Y1                    td                    0.209       6.388 r       N183_mux7_7/gateop_perm/Z
                                   net (fanout=1)        0.725       7.113         _N915            
 CLMA_70_180/Y0                    td                    0.383       7.496 r       N183_mux13_4/gateop_perm/Z
                                   net (fanout=1)        0.303       7.799         _N1621           
 CLMS_66_189/Y0                    td                    0.164       7.963 r       N185_muxf6_perm/Y0
                                   net (fanout=1)        0.284       8.247         _N914            
 CLMA_70_193/Y0                    td                    0.371       8.618 f       N198_6/gateop_perm/Z
                                   net (fanout=1)        2.583      11.201         _N1107           
 IOL_7_349/DO                      td                    0.122      11.323 f       pwm4_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.323         pwm4_obuf/ntO    
 IOBS_0_349/PAD                    td                    2.788      14.111 f       pwm4_obuf/opit_0/O
                                   net (fanout=1)        0.092      14.203         pwm4             
 A8                                                                        f       pwm4 (port)      

 Data arrival time                                                  14.203         Logic Levels: 7  
                                                                                   Logic: 4.462ns(45.336%), Route: 5.380ns(54.664%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.807       4.371         ntclkbufg_0      
 CLMA_58_168/CLK                                                           r       counter_p[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_168/Q0                    tco                   0.261       4.632 r       counter_p[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.624       5.256         counter_p[3]     
 CLMS_66_177/Y1                    td                    0.276       5.532 r       N172_mux6_4/gateop_perm/Z
                                   net (fanout=1)        0.420       5.952         _N1594           
 CLMS_66_181/Y3                    td                    0.169       6.121 r       N172_mux8/gateop_perm/Z
                                   net (fanout=1)        0.443       6.564         _N828            
 CLMS_66_189/Y2                    td                    0.389       6.953 r       N172_mux12/gateop_perm/Z
                                   net (fanout=1)        0.260       7.213         _N991            
 CLMS_66_189/Y1                    td                    0.382       7.595 r       N185_muxf6_perm/Y1
                                   net (fanout=1)        0.345       7.940         _N911            
 CLMA_78_188/Y1                    td                    0.360       8.300 f       N177/gateop_perm/Z
                                   net (fanout=1)        2.651      10.951         nt_pwm2          
 IOL_7_322/DO                      td                    0.122      11.073 f       pwm2_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.073         pwm2_obuf/ntO    
 IOBD_0_322/PAD                    td                    2.788      13.861 f       pwm2_obuf/opit_0/O
                                   net (fanout=1)        0.097      13.958         pwm2             
 B6                                                                        f       pwm2 (port)      

 Data arrival time                                                  13.958         Logic Levels: 7  
                                                                                   Logic: 4.747ns(49.515%), Route: 4.840ns(50.485%)
====================================================================================================

====================================================================================================

Startpoint  : reg_rgb[16]/opit_0_L5Q_perm/CLK
Endpoint    : rgb_p (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.833       4.397         ntclkbufg_0      
 CLMS_46_229/CLK                                                           r       reg_rgb[16]/opit_0_L5Q_perm/CLK

 CLMS_46_229/Q0                    tco                   0.261       4.658 r       reg_rgb[16]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.455       5.113         reg_rgb[16]      
 CLMS_54_225/Y0                    td                    0.387       5.500 r       N141_25/gateop_perm/Z
                                   net (fanout=1)        0.654       6.154         _N1104           
 CLMA_58_213/Y6AB                  td                    0.126       6.280 r       N149_muxf6_perm/Z
                                   net (fanout=1)        0.629       6.909         N149             
 CLMA_58_212/Y1                    td                    0.339       7.248 f       N151/gateop_perm/Z
                                   net (fanout=1)        3.546      10.794         _N1              
 IOL_151_22/DO                     td                    0.122      10.916 f       rgb_p_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.916         rgb_p_obuf/ntO   
 IOBD_152_22/PAD                   td                    2.788      13.704 f       rgb_p_obuf/opit_0/O
                                   net (fanout=1)        0.060      13.764         rgb_p            
 V16                                                                       f       rgb_p (port)     

 Data arrival time                                                  13.764         Logic Levels: 5  
                                                                                   Logic: 4.023ns(42.949%), Route: 5.344ns(57.051%)
====================================================================================================

====================================================================================================

Startpoint  : echo_b (port)
Endpoint    : echo_b1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E5                                                      0.000       0.000 r       echo_b (port)    
                                   net (fanout=1)        0.036       0.036         echo_b           
 IOBD_0_326/DIN                    td                    0.935       0.971 r       echo_b_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.971         echo_b_ibuf/ntD  
 IOL_7_326/RX_DATA_DD              td                    0.094       1.065 r       echo_b_ibuf/opit_1/OUT
                                   net (fanout=1)        1.063       2.128         nt_echo_b        
 CLMS_26_253/M0                                                            r       echo_b1/opit_0_inv/D

 Data arrival time                                                   2.128         Logic Levels: 2  
                                                                                   Logic: 1.029ns(48.355%), Route: 1.099ns(51.645%)
====================================================================================================

====================================================================================================

Startpoint  : echo_a (port)
Endpoint    : echo_a1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F7                                                      0.000       0.000 r       echo_a (port)    
                                   net (fanout=1)        0.055       0.055         echo_a           
 IOBD_0_294/DIN                    td                    0.935       0.990 r       echo_a_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.990         echo_a_ibuf/ntD  
 IOL_7_294/RX_DATA_DD              td                    0.094       1.084 r       echo_a_ibuf/opit_1/OUT
                                   net (fanout=1)        1.048       2.132         nt_echo_a        
 CLMA_30_228/M0                                                            r       echo_a1/opit_0_inv/D

 Data arrival time                                                   2.132         Logic Levels: 2  
                                                                                   Logic: 1.029ns(48.265%), Route: 1.103ns(51.735%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : counter_e_b[6]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G5                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.042       0.042         sys_rst_n        
 IOBS_0_241/DIN                    td                    1.824       1.866 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.866         sys_rst_n_ibuf/ntD
 IOL_7_241/RX_DATA_DD              td                    0.094       1.960 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=67)       0.532       2.492         nt_sys_rst_n     
 CLMA_30_237/RS                                                            r       counter_e_b[6]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.492         Logic Levels: 2  
                                                                                   Logic: 1.918ns(76.966%), Route: 0.574ns(23.034%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : counter_rgb_t[15]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[8]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.088
  Launch Clock Delay      :  3.548
  Clock Pessimism Removal :  0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.481       3.548         ntclkbufg_0      
 CLMA_50_220/CLK                                                           r       counter_rgb_t[15]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_220/Q0                    tco                   0.209       3.757 r       counter_rgb_t[15]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.466       4.223         counter_rgb_t[15]
 CLMA_50_221/Y0                    td                    0.131       4.354 r       N132_mux23_9/gateop_perm/Z
                                   net (fanout=1)        0.352       4.706         _N1456           
 CLMA_54_216/Y0                    td                    0.131       4.837 r       N18_19/gateop_perm/Z
                                   net (fanout=5)        0.238       5.075         _N1552           
 CLMA_50_216/Y0                    td                    0.171       5.246 r       N18_24/gateop_perm/Z
                                   net (fanout=26)       0.251       5.497         _N1626           
 CLMA_50_217/Y0                    td                    0.308       5.805 r       N397_2/gateop_perm/Z
                                   net (fanout=1)        0.239       6.044         _N1389           
 CLMA_50_216/Y3                    td                    0.221       6.265 r       N397/gateop/F    
                                   net (fanout=13)       0.319       6.584         N397             
 CLMA_50_212/CECO                  td                    0.094       6.678 r       counter_rgb_t[21]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=2)        0.000       6.678         _N49             
 CLMA_50_216/CECI                                                          r       counter_rgb_t[8]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.678         Logic Levels: 6  
                                                                                   Logic: 1.265ns(40.415%), Route: 1.865ns(59.585%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.279    1003.088         ntclkbufg_0      
 CLMA_50_216/CLK                                                           r       counter_rgb_t[8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.406    1003.494                          
 clock uncertainty                                      -0.050    1003.444                          

 Setup time                                             -0.233    1003.211                          

 Data required time                                               1003.211                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.211                          
 Data arrival time                                                  -6.678                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.533                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[15]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[9]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.088
  Launch Clock Delay      :  3.548
  Clock Pessimism Removal :  0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.481       3.548         ntclkbufg_0      
 CLMA_50_220/CLK                                                           r       counter_rgb_t[15]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_220/Q0                    tco                   0.209       3.757 r       counter_rgb_t[15]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.466       4.223         counter_rgb_t[15]
 CLMA_50_221/Y0                    td                    0.131       4.354 r       N132_mux23_9/gateop_perm/Z
                                   net (fanout=1)        0.352       4.706         _N1456           
 CLMA_54_216/Y0                    td                    0.131       4.837 r       N18_19/gateop_perm/Z
                                   net (fanout=5)        0.238       5.075         _N1552           
 CLMA_50_216/Y0                    td                    0.171       5.246 r       N18_24/gateop_perm/Z
                                   net (fanout=26)       0.251       5.497         _N1626           
 CLMA_50_217/Y0                    td                    0.308       5.805 r       N397_2/gateop_perm/Z
                                   net (fanout=1)        0.239       6.044         _N1389           
 CLMA_50_216/Y3                    td                    0.221       6.265 r       N397/gateop/F    
                                   net (fanout=13)       0.319       6.584         N397             
 CLMA_50_213/CECO                  td                    0.094       6.678 r       counter_rgb_t[20]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       6.678         _N47             
 CLMA_50_217/CECI                                                          r       counter_rgb_t[9]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.678         Logic Levels: 6  
                                                                                   Logic: 1.265ns(40.415%), Route: 1.865ns(59.585%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.279    1003.088         ntclkbufg_0      
 CLMA_50_217/CLK                                                           r       counter_rgb_t[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.406    1003.494                          
 clock uncertainty                                      -0.050    1003.444                          

 Setup time                                             -0.233    1003.211                          

 Data required time                                               1003.211                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.211                          
 Data arrival time                                                  -6.678                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.533                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[15]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[6]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.088
  Launch Clock Delay      :  3.548
  Clock Pessimism Removal :  0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.481       3.548         ntclkbufg_0      
 CLMA_50_220/CLK                                                           r       counter_rgb_t[15]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_220/Q0                    tco                   0.209       3.757 r       counter_rgb_t[15]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.466       4.223         counter_rgb_t[15]
 CLMA_50_221/Y0                    td                    0.131       4.354 r       N132_mux23_9/gateop_perm/Z
                                   net (fanout=1)        0.352       4.706         _N1456           
 CLMA_54_216/Y0                    td                    0.131       4.837 r       N18_19/gateop_perm/Z
                                   net (fanout=5)        0.238       5.075         _N1552           
 CLMA_50_216/Y0                    td                    0.171       5.246 r       N18_24/gateop_perm/Z
                                   net (fanout=26)       0.251       5.497         _N1626           
 CLMA_50_217/Y0                    td                    0.308       5.805 r       N397_2/gateop_perm/Z
                                   net (fanout=1)        0.239       6.044         _N1389           
 CLMA_50_216/Y3                    td                    0.221       6.265 r       N397/gateop/F    
                                   net (fanout=13)       0.319       6.584         N397             
 CLMA_50_213/CECO                  td                    0.094       6.678 r       counter_rgb_t[20]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       6.678         _N47             
 CLMA_50_217/CECI                                                          r       counter_rgb_t[6]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.678         Logic Levels: 6  
                                                                                   Logic: 1.265ns(40.415%), Route: 1.865ns(59.585%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.279    1003.088         ntclkbufg_0      
 CLMA_50_217/CLK                                                           r       counter_rgb_t[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.406    1003.494                          
 clock uncertainty                                      -0.050    1003.444                          

 Setup time                                             -0.233    1003.211                          

 Data required time                                               1003.211                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.211                          
 Data arrival time                                                  -6.678                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.533                          
====================================================================================================

====================================================================================================

Startpoint  : dis_reg_b[19]/opit_0_inv/CLK
Endpoint    : nr_b/opit_0_inv_L6Q_perm/A4
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.222  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.604
  Launch Clock Delay      :  3.124
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.315       3.124         ntclkbufg_0      
 CLMA_30_244/CLK                                                           r       dis_reg_b[19]/opit_0_inv/CLK

 CLMA_30_244/Q0                    tco                   0.197       3.321 f       dis_reg_b[19]/opit_0_inv/Q
                                   net (fanout=2)        0.169       3.490         dis_reg_b[19]    
 CLMA_30_249/A4                                                            f       nr_b/opit_0_inv_L6Q_perm/A4

 Data arrival time                                                   3.490         Logic Levels: 0  
                                                                                   Logic: 0.197ns(53.825%), Route: 0.169ns(46.175%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.537       3.604         ntclkbufg_0      
 CLMA_30_249/CLK                                                           r       nr_b/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.258       3.346                          
 clock uncertainty                                       0.000       3.346                          

 Hold time                                              -0.089       3.257                          

 Data required time                                                  3.257                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.257                          
 Data arrival time                                                  -3.490                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.233                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[11]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[11]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.175  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.572
  Launch Clock Delay      :  3.139
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.330       3.139         ntclkbufg_0      
 CLMA_38_248/CLK                                                           r       counter_e_b[11]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_248/Q1                    tco                   0.198       3.337 r       counter_e_b[11]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.238       3.575         counter_e_b[11]  
 CLMA_38_244/M3                                                            r       dis_reg_b[11]/opit_0_inv/D

 Data arrival time                                                   3.575         Logic Levels: 0  
                                                                                   Logic: 0.198ns(45.413%), Route: 0.238ns(54.587%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.505       3.572         ntclkbufg_0      
 CLMA_38_244/CLK                                                           r       dis_reg_b[11]/opit_0_inv/CLK
 clock pessimism                                        -0.258       3.314                          
 clock uncertainty                                       0.000       3.314                          

 Hold time                                              -0.003       3.311                          

 Data required time                                                  3.311                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.311                          
 Data arrival time                                                  -3.575                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.264                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[16]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[16]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.184  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.579
  Launch Clock Delay      :  3.137
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.328       3.137         ntclkbufg_0      
 CLMA_30_257/CLK                                                           r       counter_e_b[16]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_257/Q2                    tco                   0.198       3.335 r       counter_e_b[16]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.259       3.594         counter_e_b[16]  
 CLMA_30_244/M3                                                            r       dis_reg_b[16]/opit_0_inv/D

 Data arrival time                                                   3.594         Logic Levels: 0  
                                                                                   Logic: 0.198ns(43.326%), Route: 0.259ns(56.674%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.512       3.579         ntclkbufg_0      
 CLMA_30_244/CLK                                                           r       dis_reg_b[16]/opit_0_inv/CLK
 clock pessimism                                        -0.258       3.321                          
 clock uncertainty                                       0.000       3.321                          

 Hold time                                              -0.003       3.318                          

 Data required time                                                  3.318                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.318                          
 Data arrival time                                                  -3.594                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.276                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.084
  Launch Clock Delay      :  3.532
  Clock Pessimism Removal :  0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.465       3.532         ntclkbufg_0      
 CLMA_58_168/CLK                                                           r       counter_p[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_168/Q1                    tco                   0.209       3.741 r       counter_p[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.358       4.099         counter_p[0]     
 CLMA_58_172/Y3                    td                    0.221       4.320 r       N154_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.404       4.724         _N880            
 CLMA_66_176/Y3                    td                    0.302       5.026 r       N202_mux8/gateop_perm/Z
                                   net (fanout=1)        0.376       5.402         _N840            
 CLMA_66_180/Y1                    td                    0.167       5.569 r       N202_mux12/gateop_perm/Z
                                   net (fanout=1)        0.485       6.054         _N921            
 CLMA_70_189/Y2                    td                    0.308       6.362 r       N202_mux18_4/gateop_perm/Z
                                   net (fanout=2)        0.416       6.778         _N1609           
 CLMS_78_189/Y2                    td                    0.132       6.910 r       N414/gateop_perm/Z
                                   net (fanout=2)        0.201       7.111         N414             
 CLMS_78_189/RS                                                            r       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   7.111         Logic Levels: 5  
                                                                                   Logic: 1.339ns(37.413%), Route: 2.240ns(62.587%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.275    1003.084         ntclkbufg_0      
 CLMS_78_189/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                         0.396    1003.480                          
 clock uncertainty                                      -0.050    1003.430                          

 Recovery time                                          -0.223    1003.207                          

 Data required time                                               1003.207                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.207                          
 Data arrival time                                                  -7.111                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.096                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[19]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.538
  Launch Clock Delay      :  3.068
  Clock Pessimism Removal :  -0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.259       3.068         ntclkbufg_0      
 CLMA_58_193/CLK                                                           r       counter_p[19]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_193/Q0                    tco                   0.197       3.265 f       counter_p[19]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.395       3.660         counter_p[19]    
 CLMS_78_189/Y2                    td                    0.277       3.937 f       N414/gateop_perm/Z
                                   net (fanout=2)        0.152       4.089         N414             
 CLMS_78_189/RS                                                            f       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   4.089         Logic Levels: 1  
                                                                                   Logic: 0.474ns(46.425%), Route: 0.547ns(53.575%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.471       3.538         ntclkbufg_0      
 CLMS_78_189/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                        -0.396       3.142                          
 clock uncertainty                                       0.000       3.142                          

 Removal time                                           -0.186       2.956                          

 Data required time                                                  2.956                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.956                          
 Data arrival time                                                  -4.089                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.133                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.465       3.532         ntclkbufg_0      
 CLMA_58_168/CLK                                                           r       counter_p[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_168/Q0                    tco                   0.209       3.741 r       counter_p[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.509       4.250         counter_p[3]     
 CLMS_66_177/Y1                    td                    0.221       4.471 r       N172_mux6_4/gateop_perm/Z
                                   net (fanout=1)        0.355       4.826         _N1594           
 CLMS_66_181/Y3                    td                    0.135       4.961 r       N172_mux8/gateop_perm/Z
                                   net (fanout=1)        0.373       5.334         _N828            
 CLMS_66_189/Y2                    td                    0.312       5.646 r       N172_mux12/gateop_perm/Z
                                   net (fanout=1)        0.239       5.885         _N991            
 CLMS_66_189/Y1                    td                    0.307       6.192 r       N185_muxf6_perm/Y1
                                   net (fanout=1)        0.278       6.470         _N911            
 CLMA_78_188/Y1                    td                    0.288       6.758 f       N177/gateop_perm/Z
                                   net (fanout=1)        2.595       9.353         nt_pwm2          
 IOL_7_322/DO                      td                    0.081       9.434 f       pwm2_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.434         pwm2_obuf/ntO    
 IOBD_0_322/PAD                    td                    2.049      11.483 f       pwm2_obuf/opit_0/O
                                   net (fanout=1)        0.097      11.580         pwm2             
 B6                                                                        f       pwm2 (port)      

 Data arrival time                                                  11.580         Logic Levels: 7  
                                                                                   Logic: 3.602ns(44.756%), Route: 4.446ns(55.244%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm4 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.455       3.522         ntclkbufg_0      
 CLMA_58_176/CLK                                                           r       counter_p[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_176/Q2                    tco                   0.209       3.731 r       counter_p[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.519       4.250         counter_p[5]     
 CLMS_66_173/Y0                    td                    0.131       4.381 r       N162_mux3/gateop_perm/Z
                                   net (fanout=2)        0.580       4.961         _N881            
 CLMA_70_180/Y1                    td                    0.167       5.128 r       N183_mux7_7/gateop_perm/Z
                                   net (fanout=1)        0.556       5.684         _N915            
 CLMA_70_180/Y0                    td                    0.308       5.992 r       N183_mux13_4/gateop_perm/Z
                                   net (fanout=1)        0.248       6.240         _N1621           
 CLMS_66_189/Y0                    td                    0.131       6.371 r       N185_muxf6_perm/Y0
                                   net (fanout=1)        0.232       6.603         _N914            
 CLMA_70_193/Y0                    td                    0.297       6.900 f       N198_6/gateop_perm/Z
                                   net (fanout=1)        2.379       9.279         _N1107           
 IOL_7_349/DO                      td                    0.081       9.360 f       pwm4_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.360         pwm4_obuf/ntO    
 IOBS_0_349/PAD                    td                    2.049      11.409 f       pwm4_obuf/opit_0/O
                                   net (fanout=1)        0.092      11.501         pwm4             
 A8                                                                        f       pwm4 (port)      

 Data arrival time                                                  11.501         Logic Levels: 7  
                                                                                   Logic: 3.373ns(42.273%), Route: 4.606ns(57.727%)
====================================================================================================

====================================================================================================

Startpoint  : reg_rgb[16]/opit_0_L5Q_perm/CLK
Endpoint    : rgb_p (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.486       3.553         ntclkbufg_0      
 CLMS_46_229/CLK                                                           r       reg_rgb[16]/opit_0_L5Q_perm/CLK

 CLMS_46_229/Q0                    tco                   0.209       3.762 r       reg_rgb[16]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.355       4.117         reg_rgb[16]      
 CLMS_54_225/Y0                    td                    0.310       4.427 r       N141_25/gateop_perm/Z
                                   net (fanout=1)        0.517       4.944         _N1104           
 CLMA_58_213/Y6AB                  td                    0.101       5.045 r       N149_muxf6_perm/Z
                                   net (fanout=1)        0.487       5.532         N149             
 CLMA_58_212/Y1                    td                    0.272       5.804 f       N151/gateop_perm/Z
                                   net (fanout=1)        3.443       9.247         _N1              
 IOL_151_22/DO                     td                    0.081       9.328 f       rgb_p_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.328         rgb_p_obuf/ntO   
 IOBD_152_22/PAD                   td                    2.049      11.377 f       rgb_p_obuf/opit_0/O
                                   net (fanout=1)        0.060      11.437         rgb_p            
 V16                                                                       f       rgb_p (port)     

 Data arrival time                                                  11.437         Logic Levels: 5  
                                                                                   Logic: 3.022ns(38.331%), Route: 4.862ns(61.669%)
====================================================================================================

====================================================================================================

Startpoint  : echo_b (port)
Endpoint    : echo_b1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E5                                                      0.000       0.000 r       echo_b (port)    
                                   net (fanout=1)        0.036       0.036         echo_b           
 IOBD_0_326/DIN                    td                    0.781       0.817 r       echo_b_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.817         echo_b_ibuf/ntD  
 IOL_7_326/RX_DATA_DD              td                    0.071       0.888 r       echo_b_ibuf/opit_1/OUT
                                   net (fanout=1)        0.878       1.766         nt_echo_b        
 CLMS_26_253/M0                                                            r       echo_b1/opit_0_inv/D

 Data arrival time                                                   1.766         Logic Levels: 2  
                                                                                   Logic: 0.852ns(48.245%), Route: 0.914ns(51.755%)
====================================================================================================

====================================================================================================

Startpoint  : echo_a (port)
Endpoint    : echo_a1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F7                                                      0.000       0.000 r       echo_a (port)    
                                   net (fanout=1)        0.055       0.055         echo_a           
 IOBD_0_294/DIN                    td                    0.781       0.836 r       echo_a_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.836         echo_a_ibuf/ntD  
 IOL_7_294/RX_DATA_DD              td                    0.071       0.907 r       echo_a_ibuf/opit_1/OUT
                                   net (fanout=1)        0.937       1.844         nt_echo_a        
 CLMA_30_228/M0                                                            r       echo_a1/opit_0_inv/D

 Data arrival time                                                   1.844         Logic Levels: 2  
                                                                                   Logic: 0.852ns(46.204%), Route: 0.992ns(53.796%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : counter_e_b[5]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G5                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.042       0.042         sys_rst_n        
 IOBS_0_241/DIN                    td                    1.477       1.519 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.519         sys_rst_n_ibuf/ntD
 IOL_7_241/RX_DATA_DD              td                    0.071       1.590 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=67)       0.511       2.101         nt_sys_rst_n     
 CLMA_30_237/RS                                                            f       counter_e_b[5]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.101         Logic Levels: 2  
                                                                                   Logic: 1.548ns(73.679%), Route: 0.553ns(26.321%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 7.000 sec
Action report_timing: CPU time elapsed is 6.438 sec
Current time: Mon Jul 17 18:20:26 2023
Action report_timing: Peak memory pool usage is 323,846,144 bytes
Report timing is finished successfully.
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Mon Jul 17 18:20:28 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.343750 sec.
Generating architecture configuration.
The bitstream file is "D:/VERILOG/smart_car/prj/generate_bitstream/smart_car.sbit"
Generate programming file takes 10.906250 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 17.000 sec
Action gen_bit_stream: CPU time elapsed is 16.391 sec
Current time: Mon Jul 17 18:20:45 2023
Action gen_bit_stream: Peak memory pool usage is 340,619,264 bytes
Process "Generate Bitstream" done.
Process exit normally.
Compiling architecture definition.
I: Flow-6004: Design file modified: "D:/VERILOG/smart_car/prj/source/rtl/smart_car.v". 


Process "Compile" started.
Current time: Mon Jul 17 18:34:58 2023
Compiling architecture definition.
Analyzing project file 'D:/VERILOG/smart_car/prj/smart_car.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0001: Analyzing file D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0002: Analyzing module smart_car (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v successfully.
 0.001447s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "smart_car" is set as top module.
Executing : rtl-elaborate successfully.
 0.010534s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (148.3%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.008039s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (194.4%)
Start rtl-infer.
W: Sdm-2004: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 336)]: Latch is generated for signal next_state_b, possible missing assignment in an if or case statement.
W: Sdm-2004: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 265)]: Latch is generated for signal next_state_a, possible missing assignment in an if or case statement.
Executing : rtl-infer successfully.
 0.065243s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (95.8%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.003880s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.020919s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (74.7%)
Start FSM inference.
I: FSM state_rgb[2:0]_fsm[2:0] inferred.
FSM state_rgb[2:0]_fsm[2:0] STG:
Number of reachable states: 3
Input nets: N32 echo_en_n 
S1(001)-->S0(000): 0x
S1(001)-->S2(010): 1x
S0(000)-->S2(010): 10
S1(001)-->S2(010): 10
S2(010)-->S0(000): 00
S0(000)-->S1(001): x1
S2(010)-->S1(001): x1

Executing : FSM inference successfully.
 0.011832s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (132.1%)
Start sdm2adm.
I: Constant propagation done on N110 (bmsWIDEMUX).
I: Constant propagation done on N111 (bmsWIDEMUX).
Executing : sdm2adm successfully.
 0.036413s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (85.8%)
Saving design to DB.
Action compile: Real time elapsed is 3.000 sec
Action compile: CPU time elapsed is 2.781 sec
Current time: Mon Jul 17 18:35:01 2023
Action compile: Peak memory pool usage is 113,213,440 bytes
Process "Compile" done.


Process "Synthesize" started.
Current time: Mon Jul 17 18:35:01 2023
Compiling architecture definition.
Analyzing project file 'D:/VERILOG/smart_car/prj/smart_car.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351568

Generated by Fabric Compiler ( version 2020.2-Lite <build 59895> ) at Mon Jul 17 18:35:04 2023


Compiling prim grid devices.
Building architecture model.
Loading device packaging model 'MBG324'.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/source/source/smart_car.fdc(line number: 68)] | Port a has been placed at location C8, whose type is share pin.
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/source/source/smart_car.fdc(line number: 72)] | Port b has been placed at location E8, whose type is share pin.
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/source/source/smart_car.fdc(line number: 88)] | Port echo_en_n has been placed at location D8, whose type is share pin.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk_Inferred [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name sys_clk_Inferred [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins N403:Z
Executing : get_pins N403:Z successfully.
Executing : create_clock -name N403/Z_Inferred [get_pins N403:Z] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name N403/Z_Inferred [get_pins N403:Z] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins N400:Z
Executing : get_pins N400:Z successfully.
Executing : create_clock -name N400/Z_Inferred [get_pins N400:Z] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name N400/Z_Inferred [get_pins N400:Z] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group sys_clk_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group sys_clk_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group N403/Z_Inferred
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group N403/Z_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group N400/Z_Inferred
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group N400/Z_Inferred successfully.
Start pre-mapping.
I: Encoding type of FSM 'state_rgb[2:0]_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'state_rgb[2:0]_fsm[2:0]':
I: from  state_rgb[2] state_rgb[1] state_rgb[0]
I: to  state_rgb_2 state_rgb_1 state_rgb_0
I: 000 => 001
I: 001 => 010
I: 010 => 100
Executing : pre-mapping successfully.
 0.042202s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (111.1%)
Start mod-gen.
I: Constant propagation done on N22_bc0 (bmsREDAND).
I: Constant propagation done on N100_sum2 (bmsREDXOR).
I: Constant propagation done on N100_ab2 (bmsREDAND).
I: Constant propagation done on N100_ac2 (bmsREDAND).
I: Constant propagation done on N100_sum4 (bmsREDXOR).
I: Constant propagation done on N22_sum0 (bmsREDXOR).
I: Constant propagation done on N22_ab0 (bmsREDAND).
I: Constant propagation done on N100_ac1 (bmsREDAND).
I: Constant propagation done on N100_maj0 (bmsREDXOR).
I: Constant propagation done on N100_ab0 (bmsREDAND).
Executing : mod-gen successfully.
 0.068120s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (114.7%)
Start logic-optimization.
Executing : logic-optimization successfully.
 1.109958s wall, 1.109375s user + 0.000000s system = 1.109375s CPU (99.9%)
Start tech-mapping phase 1.
I: Removed inst reg_rgb[2] that is redundant to reg_rgb[1] (type GTP_DFF_E)
I: Removed inst reg_rgb[3] that is redundant to reg_rgb[1] (type GTP_DFF_E)
I: Removed inst reg_rgb[4] that is redundant to reg_rgb[1] (type GTP_DFF_E)
I: Removed inst reg_rgb[5] that is redundant to reg_rgb[1] (type GTP_DFF_E)
I: Removed inst reg_rgb[6] that is redundant to reg_rgb[1] (type GTP_DFF_E)
I: Removed inst reg_rgb[7] that is redundant to reg_rgb[1] (type GTP_DFF_E)
I: Removed inst reg_rgb[1] that is redundant to reg_rgb[0] (type GTP_DFF_E)
I: Removed inst reg_rgb[17] that is redundant to reg_rgb[16] (type GTP_DFF_E)
I: Removed inst reg_rgb[18] that is redundant to reg_rgb[16] (type GTP_DFF_E)
I: Removed inst reg_rgb[19] that is redundant to reg_rgb[16] (type GTP_DFF_E)
I: Removed inst reg_rgb[20] that is redundant to reg_rgb[16] (type GTP_DFF_E)
I: Removed inst reg_rgb[21] that is redundant to reg_rgb[16] (type GTP_DFF_E)
I: Removed inst reg_rgb[22] that is redundant to reg_rgb[16] (type GTP_DFF_E)
I: Removed inst reg_rgb[23] that is redundant to reg_rgb[16] (type GTP_DFF_E)
I: Removed inst reg_rgb[9] that is redundant to reg_rgb[8] (type GTP_DFF_E)
I: Removed inst reg_rgb[10] that is redundant to reg_rgb[8] (type GTP_DFF_E)
I: Removed inst reg_rgb[11] that is redundant to reg_rgb[8] (type GTP_DFF_E)
I: Removed inst reg_rgb[12] that is redundant to reg_rgb[8] (type GTP_DFF_E)
I: Removed inst reg_rgb[13] that is redundant to reg_rgb[8] (type GTP_DFF_E)
I: Removed inst reg_rgb[14] that is redundant to reg_rgb[8] (type GTP_DFF_E)
I: Removed inst reg_rgb[15] that is redundant to reg_rgb[8] (type GTP_DFF_E)
Executing : tech-mapping phase 1 successfully.
 0.044950s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (69.5%)
Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully.
 1.659066s wall, 1.593750s user + 0.078125s system = 1.671875s CPU (100.8%)
Start tech-optimization.
Executing : tech-optimization successfully.
 0.088805s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (88.0%)
Start phys-optimization.
Executing : phys-optimization successfully.
 0.000072s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start restore-hierarchy.
Executing : restore-hierarchy successfully.
 0.000291s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

Cell Usage:
GTP_DFF_C                    53 uses
GTP_DFF_CE                  119 uses
GTP_DFF_E                     6 uses
GTP_DFF_PE                    1 use
GTP_DLATCH                    4 uses
GTP_DLATCH_C                  1 use
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_LUT1                      3 uses
GTP_LUT2                    101 uses
GTP_LUT3                     12 uses
GTP_LUT4                     51 uses
GTP_LUT5                     58 uses
GTP_LUT5CARRY               113 uses
GTP_MUX2LUT6                  5 uses

I/O ports: 26
GTP_INBUF                  11 uses
GTP_OUTBUF                 15 uses

Mapping Summary:
Total LUTs: 338 of 17536 (1.93%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 338
Total Registers: 179 of 26304 (0.68%)
Total Latches: 5

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 26 of 240 (10.83%)


Number of unique control sets : 16
  CLK(nt_sys_clk), C(N368)                         : 1
  CLK(nt_sys_clk), C(~nt_sys_rst_n)                : 52
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N282)      : 21
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N287)      : 21
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N353)      : 24
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N357)      : 5
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N376)      : 21
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N383)      : 2
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N390)      : 21
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N397)      : 2
  CLK(nt_sys_clk), CE(N362)                        : 2
  CLK(nt_sys_clk), CE(~nt_echo_en_n)               : 4
  CLK(nt_sys_clk), CP(~nt_sys_rst_n), CE(_N1364)         : 3
      CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(_N1364)      : 2
      CLK(nt_sys_clk), P(~nt_sys_rst_n), CE(_N1364)      : 1
  G(N368), C(N367)                                 : 1
  G(N400)                                          : 2
  G(N403)                                          : 2


Number of DFF:CE Signals : 11
  N282(from GTP_LUT2:Z)                            : 21
  N287(from GTP_LUT2:Z)                            : 21
  N353(from GTP_LUT3:Z)                            : 24
  N357(from GTP_LUT5:Z)                            : 5
  N362(from GTP_LUT4:Z)                            : 2
  N376(from GTP_LUT4:Z)                            : 21
  N383(from GTP_LUT4:Z)                            : 2
  N390(from GTP_LUT4:Z)                            : 21
  N397(from GTP_LUT4:Z)                            : 2
  _N1364(from GTP_LUT5:Z)                          : 3
  ~nt_echo_en_n(from GTP_INV:Z)                    : 4

Number of DFF:CLK Signals : 1
  nt_sys_clk(from GTP_INBUF:O)                     : 179

Number of DFF:CP Signals : 2
  N368(from GTP_LUT5:Z)                            : 1
  ~nt_sys_rst_n(from GTP_INV:Z)                    : 172

Number of DLATCH:CP Signals : 1
  N367(from GTP_LUT5:Z)                            : 1

Number of DLATCH:G Signals : 3
  N368(from GTP_LUT5:Z)                            : 1
  N400(from GTP_LUT2:Z)                            : 2
  N403(from GTP_LUT2:Z)                            : 2

Design 'smart_car' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to smart_car_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
C: STA-3011: Clock pin 'next_state_a[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_a[1]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[1]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'pwm_ab_cp/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'l1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_ab' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rgb_p' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'trig' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_en_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'en_ab' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p2' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p3' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Detailed Timing Report:

Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred         1000.000     {0 500}        Declared               179           0  {sys_clk}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               sys_clk_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred             1.000 MHz     183.688 MHz       1000.000          5.444        994.556
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           994.556       0.000              0            294
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             0.881       0.000              0            294
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           995.465       0.000              0              1
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             1.864       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred                                  499.279       0.000              0            179
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : counter_rgb_t[4]/CLK (GTP_DFF_CE)
Endpoint    : counter_rgb_t[4]/CE (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_rgb_t[4]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       counter_rgb_t[4]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.619       4.710         counter_rgb_t[4] 
                                                                                   N14_mux5_4/I0 (GTP_LUT3)
                                   td                    0.231       4.941 f       N14_mux5_4/Z (GTP_LUT3)
                                   net (fanout=1)        0.465       5.406         _N1354           
                                                                                   N14_mux6/I4 (GTP_LUT5)
                                   td                    0.174       5.580 f       N14_mux6/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.045         _N956            
                                                                                   N14_mux10/I4 (GTP_LUT5)
                                   td                    0.174       6.219 f       N14_mux10/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.684         _N958            
                                                                                   N18_25/I4 (GTP_LUT5)
                                   td                    0.174       6.858 f       N18_25/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       7.323         _N1571           
                                                                                   N18_26/I4 (GTP_LUT5)
                                   td                    0.174       7.497 f       N18_26/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       7.977         N18              
                                                                                   N353_8/I2 (GTP_LUT3)
                                   td                    0.164       8.141 r       N353_8/Z (GTP_LUT3)
                                   net (fanout=24)       0.742       8.883         N353             
                                                                           r       counter_rgb_t[4]/CE (GTP_DFF_CE)

 Data arrival time                                                   8.883         Logic Levels: 6  
                                                                                   Logic: 1.416ns(27.672%), Route: 3.701ns(72.328%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555    1003.766         nt_sys_clk       
                                                                           r       counter_rgb_t[4]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  -8.883                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.556                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[4]/CLK (GTP_DFF_CE)
Endpoint    : counter_rgb_t[18]/CE (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_rgb_t[4]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       counter_rgb_t[4]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.619       4.710         counter_rgb_t[4] 
                                                                                   N14_mux5_4/I0 (GTP_LUT3)
                                   td                    0.231       4.941 f       N14_mux5_4/Z (GTP_LUT3)
                                   net (fanout=1)        0.465       5.406         _N1354           
                                                                                   N14_mux6/I4 (GTP_LUT5)
                                   td                    0.174       5.580 f       N14_mux6/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.045         _N956            
                                                                                   N14_mux10/I4 (GTP_LUT5)
                                   td                    0.174       6.219 f       N14_mux10/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.684         _N958            
                                                                                   N18_25/I4 (GTP_LUT5)
                                   td                    0.174       6.858 f       N18_25/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       7.323         _N1571           
                                                                                   N18_26/I4 (GTP_LUT5)
                                   td                    0.174       7.497 f       N18_26/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       7.977         N18              
                                                                                   N353_8/I2 (GTP_LUT3)
                                   td                    0.164       8.141 r       N353_8/Z (GTP_LUT3)
                                   net (fanout=24)       0.742       8.883         N353             
                                                                           r       counter_rgb_t[18]/CE (GTP_DFF_CE)

 Data arrival time                                                   8.883         Logic Levels: 6  
                                                                                   Logic: 1.416ns(27.672%), Route: 3.701ns(72.328%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555    1003.766         nt_sys_clk       
                                                                           r       counter_rgb_t[18]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  -8.883                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.556                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[4]/CLK (GTP_DFF_CE)
Endpoint    : counter_rgb_t[20]/CE (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_rgb_t[4]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       counter_rgb_t[4]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.619       4.710         counter_rgb_t[4] 
                                                                                   N14_mux5_4/I0 (GTP_LUT3)
                                   td                    0.231       4.941 f       N14_mux5_4/Z (GTP_LUT3)
                                   net (fanout=1)        0.465       5.406         _N1354           
                                                                                   N14_mux6/I4 (GTP_LUT5)
                                   td                    0.174       5.580 f       N14_mux6/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.045         _N956            
                                                                                   N14_mux10/I4 (GTP_LUT5)
                                   td                    0.174       6.219 f       N14_mux10/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.684         _N958            
                                                                                   N18_25/I4 (GTP_LUT5)
                                   td                    0.174       6.858 f       N18_25/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       7.323         _N1571           
                                                                                   N18_26/I4 (GTP_LUT5)
                                   td                    0.174       7.497 f       N18_26/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       7.977         N18              
                                                                                   N353_8/I2 (GTP_LUT3)
                                   td                    0.164       8.141 r       N353_8/Z (GTP_LUT3)
                                   net (fanout=24)       0.742       8.883         N353             
                                                                           r       counter_rgb_t[20]/CE (GTP_DFF_CE)

 Data arrival time                                                   8.883         Logic Levels: 6  
                                                                                   Logic: 1.416ns(27.672%), Route: 3.701ns(72.328%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555    1003.766         nt_sys_clk       
                                                                           r       counter_rgb_t[20]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  -8.883                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.556                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_a[16]/CLK (GTP_DFF_CE)
Endpoint    : dis_reg_a[16]/D (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_e_a[16]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       counter_e_a[16]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.597       4.680         counter_e_a[16]  
                                                                           f       dis_reg_a[16]/D (GTP_DFF_CE)

 Data arrival time                                                   4.680         Logic Levels: 0  
                                                                                   Logic: 0.317ns(34.683%), Route: 0.597ns(65.317%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       dis_reg_a[16]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.881                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[11]/CLK (GTP_DFF_CE)
Endpoint    : dis_reg_b[11]/D (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_e_b[11]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       counter_e_b[11]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.597       4.680         counter_e_b[11]  
                                                                           f       dis_reg_b[11]/D (GTP_DFF_CE)

 Data arrival time                                                   4.680         Logic Levels: 0  
                                                                                   Logic: 0.317ns(34.683%), Route: 0.597ns(65.317%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       dis_reg_b[11]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.881                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[9]/CLK (GTP_DFF_CE)
Endpoint    : dis_reg_b[9]/D (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_e_b[9]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       counter_e_b[9]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.597       4.680         counter_e_b[9]   
                                                                           f       dis_reg_b[9]/D (GTP_DFF_CE)

 Data arrival time                                                   4.680         Logic Levels: 0  
                                                                                   Logic: 0.317ns(34.683%), Route: 0.597ns(65.317%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       dis_reg_b[9]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.881                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[4]/CLK (GTP_DFF_C)
Endpoint    : pwm_ab_sel/C (GTP_DFF_C)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[4]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[4]/Q (GTP_DFF_C)
                                   net (fanout=5)        0.630       4.721         counter_p[4]     
                                                                                   N114_mux4_5/I0 (GTP_LUT5)
                                   td                    0.282       5.003 r       N114_mux4_5/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       5.483         _N878            
                                                                                   N162_mux8/I4 (GTP_LUT5)
                                   td                    0.174       5.657 f       N162_mux8/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.122         _N838            
                                                                                   N162_mux12/I4 (GTP_LUT5)
                                   td                    0.174       6.296 f       N162_mux12/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.761         _N919            
                                                                                   N162_mux18_4/I4 (GTP_LUT5)
                                   td                    0.174       6.935 f       N162_mux18_4/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       7.415         _N1575           
                                                                                   N368/I0 (GTP_LUT5)
                                   td                    0.164       7.579 r       N368/Z (GTP_LUT5)
                                   net (fanout=2)        0.395       7.974         N368             
                                                                           r       pwm_ab_sel/C (GTP_DFF_C)

 Data arrival time                                                   7.974         Logic Levels: 5  
                                                                                   Logic: 1.293ns(30.727%), Route: 2.915ns(69.273%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555    1003.766         nt_sys_clk       
                                                                           r       pwm_ab_sel/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Recovery time                                          -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  -7.974                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.465                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[17]/CLK (GTP_DFF_C)
Endpoint    : pwm_ab_sel/C (GTP_DFF_C)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[17]/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       counter_p[17]/Q (GTP_DFF_C)
                                   net (fanout=7)        0.651       4.734         counter_p[17]    
                                                                                   N368/I1 (GTP_LUT5)
                                   td                    0.290       5.024 f       N368/Z (GTP_LUT5)
                                   net (fanout=2)        0.395       5.419         N368             
                                                                           f       pwm_ab_sel/C (GTP_DFF_C)

 Data arrival time                                                   5.419         Logic Levels: 1  
                                                                                   Logic: 0.607ns(36.721%), Route: 1.046ns(63.279%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       pwm_ab_sel/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Removal time                                           -0.211       3.555                          

 Data required time                                                  3.555                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.555                          
 Data arrival time                                                  -5.419                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.864                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[7]/CLK (GTP_DFF_C)
Endpoint    : pwm2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[7]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[7]/Q (GTP_DFF_C)
                                   net (fanout=7)        0.651       4.742         counter_p[7]     
                                                                                   N132_mux6_4/I4 (GTP_LUT5)
                                   td                    0.283       5.025 r       N132_mux6_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       5.490         _N1511           
                                                                                   N132_mux8/I4 (GTP_LUT5)
                                   td                    0.174       5.664 f       N132_mux8/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.129         _N826            
                                                                                   N132_mux12/I4 (GTP_LUT5)
                                   td                    0.174       6.303 f       N132_mux12/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.768         _N988            
                                                                                   N132_mux16/I4 (GTP_LUT5)
                                   td                    0.174       6.942 f       N132_mux16/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       7.422         _N909            
                                                                                   N137/I3 (GTP_LUT4)
                                   td                    0.174       7.596 f       N137/Z (GTP_LUT4)
                                   net (fanout=1)        0.749       8.345         nt_pwm2          
                                                                                   pwm2_obuf/I (GTP_OUTBUF)
                                   td                    2.409      10.754 f       pwm2_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      10.754         pwm2             
 pwm2                                                                      f       pwm2 (port)      

 Data arrival time                                                  10.754         Logic Levels: 6  
                                                                                   Logic: 3.713ns(53.134%), Route: 3.275ns(46.866%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[5]/CLK (GTP_DFF_C)
Endpoint    : pwm4 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[5]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[5]/Q (GTP_DFF_C)
                                   net (fanout=6)        0.640       4.731         counter_p[5]     
                                                                                   N122_mux3/I0 (GTP_LUT4)
                                   td                    0.260       4.991 f       N122_mux3/Z (GTP_LUT4)
                                   net (fanout=2)        0.480       5.471         _N879            
                                                                                   N143_mux7_7/I4 (GTP_LUT5)
                                   td                    0.174       5.645 f       N143_mux7_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.110         _N913            
                                                                                   N143_mux13_4/I4 (GTP_LUT5)
                                   td                    0.174       6.284 f       N143_mux13_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.749         _N1537           
                                                                                   N143_mux16/I3 (GTP_LUT4)
                                   td                    0.174       6.923 f       N143_mux16/Z (GTP_LUT4)
                                   net (fanout=2)        0.480       7.403         _N912            
                                                                                   N158_6/I4 (GTP_LUT5)
                                   td                    0.174       7.577 f       N158_6/Z (GTP_LUT5)
                                   net (fanout=1)        0.749       8.326         _N1105           
                                                                                   pwm4_obuf/I (GTP_OUTBUF)
                                   td                    2.409      10.735 f       pwm4_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      10.735         pwm4             
 pwm4                                                                      f       pwm4 (port)      

 Data arrival time                                                  10.735         Logic Levels: 6  
                                                                                   Logic: 3.690ns(52.949%), Route: 3.279ns(47.051%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[7]/CLK (GTP_DFF_C)
Endpoint    : pwm3 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[7]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[7]/Q (GTP_DFF_C)
                                   net (fanout=7)        0.651       4.742         counter_p[7]     
                                                                                   N132_mux6_4/I4 (GTP_LUT5)
                                   td                    0.283       5.025 r       N132_mux6_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       5.490         _N1511           
                                                                                   N132_mux8/I4 (GTP_LUT5)
                                   td                    0.174       5.664 f       N132_mux8/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.129         _N826            
                                                                                   N132_mux12/I4 (GTP_LUT5)
                                   td                    0.174       6.303 f       N132_mux12/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.768         _N988            
                                                                                   N132_mux16/I4 (GTP_LUT5)
                                   td                    0.174       6.942 f       N132_mux16/Z (GTP_LUT5)
                                   net (fanout=2)        0.000       6.942         _N909            
                                                                                   N145/I1 (GTP_MUX2LUT6)
                                   td                    0.000       6.942 f       N145/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.749       7.691         nt_pwm3          
                                                                                   pwm3_obuf/I (GTP_OUTBUF)
                                   td                    2.409      10.100 f       pwm3_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      10.100         pwm3             
 pwm3                                                                      f       pwm3 (port)      

 Data arrival time                                                  10.100         Logic Levels: 6  
                                                                                   Logic: 3.539ns(55.873%), Route: 2.795ns(44.127%)
====================================================================================================

====================================================================================================

Startpoint  : echo_a (port)
Endpoint    : echo_a1/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 echo_a                                                  0.000       0.000 r       echo_a (port)    
                                   net (fanout=1)        0.000       0.000         echo_a           
                                                                                   echo_a_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       echo_a_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.175       2.386         nt_echo_a        
                                                                           r       echo_a1/D (GTP_DFF_C)

 Data arrival time                                                   2.386         Logic Levels: 1  
                                                                                   Logic: 1.211ns(50.754%), Route: 1.175ns(49.246%)
====================================================================================================

====================================================================================================

Startpoint  : echo_b (port)
Endpoint    : echo_b1/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 echo_b                                                  0.000       0.000 r       echo_b (port)    
                                   net (fanout=1)        0.000       0.000         echo_b           
                                                                                   echo_b_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       echo_b_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.175       2.386         nt_echo_b        
                                                                           r       echo_b1/D (GTP_DFF_C)

 Data arrival time                                                   2.386         Logic Levels: 1  
                                                                                   Logic: 1.211ns(50.754%), Route: 1.175ns(49.246%)
====================================================================================================

====================================================================================================

Startpoint  : echo_en_n (port)
Endpoint    : nr_a/CE (GTP_DFF_E)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 echo_en_n                                               0.000       0.000 r       echo_en_n (port) 
                                   net (fanout=1)        0.000       0.000         echo_en_n        
                                                                                   echo_en_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       echo_en_n_ibuf/O (GTP_INBUF)
                                   net (fanout=7)        0.000       1.211         nt_echo_en_n     
                                                                                   N220_0/I (GTP_INV)
                                   td                    0.000       1.211 f       N220_0/Z (GTP_INV)
                                   net (fanout=4)        1.545       2.756         N220_0           
                                                                           f       nr_a/CE (GTP_DFF_E)

 Data arrival time                                                   2.756         Logic Levels: 2  
                                                                                   Logic: 1.211ns(43.940%), Route: 1.545ns(56.060%)
====================================================================================================

====================================================================================================
Action synthesize: Real time elapsed is 8.000 sec
Action synthesize: CPU time elapsed is 7.594 sec
Current time: Mon Jul 17 18:35:09 2023
Action synthesize: Peak memory pool usage is 235,884,544 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Mon Jul 17 18:35:11 2023
Compiling architecture definition.
Analyzing project file 'D:/VERILOG/smart_car/prj/smart_car.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file D:/VERILOG/smart_car/prj/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351568

Flattening design 'smart_car'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_sys_clk in design, driver pin O(instance sys_clk_ibuf) -> load pin CLK(instance counter_e_a[0]).
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.140625 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
|      Logic Utilization|      Used|      Available|      Utilization(%)
+-------------------------------------------------------------------------+
|                    APM|         0|             30|                    0
|                IOCKDLY|         0|             24|                    0
|                     FF|       179|          26304|                    1
|                    LUT|       343|          17536|                    2
|        Distributed RAM|         0|           4440|                    0
|                    DLL|         0|              6|                    0
|                   DQSL|         0|             18|                    0
|                    DRM|         0|             48|                    0
|               FUSECODE|         0|              1|                    0
|                     IO|        26|            240|                   11
|                IOCKDIV|         0|             12|                    0
|               IOCKGATE|         0|             12|                    0
|                   IPAL|         0|              1|                    0
|                    PLL|         0|              6|                    0
|                   RCKB|         0|             24|                    0
|              SCANCHAIN|         0|              4|                    0
|                  START|         0|              1|                    0
|                   USCM|         1|             20|                    5
|                  HMEMC|         0|              2|                    0
|                    OSC|         0|              1|                    0
|                    ADC|         0|              1|                    0
|                CRYSTAL|         0|              6|                    0
|                  FLSIF|         0|              1|                    0
|                 RESCAL|         0|              6|                    0
|                   UDID|         0|              1|                    0
+-------------------------------------------------------------------------+

Design 'smart_car' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/VERILOG/smart_car/prj/device_map/flow_led.pcf has been covered.
Action dev_map: Real time elapsed is 6.000 sec
Action dev_map: CPU time elapsed is 5.734 sec
Current time: Mon Jul 17 18:35:17 2023
Action dev_map: Peak memory pool usage is 220,884,992 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Mon Jul 17 18:35:18 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file D:/VERILOG/smart_car/prj/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f D:/VERILOG/smart_car/prj/device_map/flow_led.pcf
Executing : def_port l1 -LOC D4 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port l1 -LOC D4 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port l2 -LOC C6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port l2 -LOC C6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port l3 -LOC A5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port l3 -LOC A5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port l4 -LOC D6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port l4 -LOC D6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port nr_a -LOC F8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port nr_a -LOC F8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port nr_a_led -LOC F3 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -DRIVE 4 -SLEW SLOW
Executing : def_port nr_a_led -LOC F3 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port nr_b -LOC E6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port nr_b -LOC E6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port nr_b_led -LOC J6 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -DRIVE 4 -SLEW SLOW
Executing : def_port nr_b_led -LOC J6 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm1 -LOC R13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm1 -LOC R13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm2 -LOC B6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm2 -LOC B6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm3 -LOC B7 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm3 -LOC B7 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm4 -LOC A8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm4 -LOC A8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm_ab -LOC P13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm_ab -LOC P13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port rgb_p -LOC V16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port rgb_p -LOC V16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port trig -LOC E7 -IOSTANDARD LVTTL33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port trig -LOC E7 -IOSTANDARD LVTTL33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port a -LOC C8 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/device_map/flow_led.pcf(line number: 18)] | Port a has been placed at location C8, whose type is share pin.
Executing : def_port a -LOC C8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port b -LOC E8 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/device_map/flow_led.pcf(line number: 19)] | Port b has been placed at location E8, whose type is share pin.
Executing : def_port b -LOC E8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port echo_a -LOC F7 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port echo_a -LOC F7 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port echo_b -LOC E5 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port echo_b -LOC E5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port echo_en_n -LOC D8 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/device_map/flow_led.pcf(line number: 22)] | Port echo_en_n has been placed at location D8, whose type is share pin.
Executing : def_port echo_en_n -LOC D8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port en_ab -LOC T13 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port en_ab -LOC T13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port p1 -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port p1 -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port p2 -LOC R17 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port p2 -LOC R17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port p3 -LOC R18 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port p3 -LOC R18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port sys_clk -LOC B5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP
Executing : def_port sys_clk -LOC B5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP successfully.
Executing : def_port sys_rst_n -LOC G5 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -BUS_KEEPER PULLUP
Executing : def_port sys_rst_n -LOC G5 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -BUS_KEEPER PULLUP successfully.
Executing : apply_constraint -f D:/VERILOG/smart_car/prj/device_map/flow_led.pcf successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 467485


Placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Pre global placement takes 1.78 sec.
Run super clustering :
	Initial slack 989589.
	1 iterations finished.
	Final slack 989589.
Super clustering done.
Design Utilization : 2%.
Global placement takes 0.22 sec.
Wirelength after global placement is 2921.
Placed fixed group with base inst a_ibuf/opit_1 on IOL_7_362.
Placed fixed group with base inst b_ibuf/opit_1 on IOL_7_366.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Placed fixed group with base inst echo_a_ibuf/opit_1 on IOL_7_294.
Placed fixed group with base inst echo_b_ibuf/opit_1 on IOL_7_326.
Placed fixed group with base inst echo_en_n_ibuf/opit_1 on IOL_7_361.
Placed fixed group with base inst en_ab_ibuf/opit_1 on IOL_151_13.
Placed fixed group with base inst l1_obuf/opit_1 on IOL_7_333.
Placed fixed group with base inst l2_obuf/opit_1 on IOL_7_358.
Placed fixed group with base inst l3_obuf/opit_1 on IOL_7_297.
Placed fixed group with base inst l4_obuf/opit_1 on IOL_7_357.
Placed fixed group with base inst nr_a_led_obuf/opit_1 on IOL_7_229.
Placed fixed group with base inst nr_a_obuf/opit_1 on IOL_7_293.
Placed fixed group with base inst nr_b_led_obuf/opit_1 on IOL_7_226.
Placed fixed group with base inst nr_b_obuf/opit_1 on IOL_7_325.
Placed fixed group with base inst p1_ibuf/opit_1 on IOL_151_114.
Placed fixed group with base inst p2_ibuf/opit_1 on IOL_151_50.
Placed fixed group with base inst p3_ibuf/opit_1 on IOL_151_49.
Placed fixed group with base inst pwm1_obuf/opit_1 on IOL_151_14.
Placed fixed group with base inst pwm2_obuf/opit_1 on IOL_7_322.
Placed fixed group with base inst pwm3_obuf/opit_1 on IOL_7_330.
Placed fixed group with base inst pwm4_obuf/opit_1 on IOL_7_349.
Placed fixed group with base inst pwm_ab_obuf/opit_1 on IOL_151_10.
Placed fixed group with base inst rgb_p_obuf/opit_1 on IOL_151_22.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst sys_rst_n_ibuf/opit_1 on IOL_7_241.
Placed fixed group with base inst trig_obuf/opit_1 on IOL_7_365.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_2_144.
Placed fixed instance BKCL_auto_2 on BKCL_154_20.
Wirelength after Macro cell placement is 2921.
Macro cell placement takes 0.02 sec.
Run super clustering :
	Initial slack 989589.
	1 iterations finished.
	Final slack 989589.
Super clustering done.
Design Utilization : 2%.
Wirelength after post global placement is 2921.
Post global placement takes 0.28 sec.
Wirelength after legalization is 3106.
Legalization takes 0.08 sec.
Worst slack before Replication Place is 995591.
Wirelength after replication placement is 3106.
Legalized cost 995591.000000.
The detailed placement ends at 10th iteration.
Wirelength after detailed placement is 3106.
Timing-driven detailed placement takes 0.63 sec.
Placement done.
Total placement takes 3.20 sec.
Finished placement. (CPU time elapsed 0h:00m:03s)

Routing started.
Building routing graph takes 1.80 sec.
Worst slack is 996424.
Processing design graph takes 0.17 sec.
Total memory for routing:
	47.067703 M.
Total nets for routing : 535.
Global Routing step 1 takes 0.00 sec.
Global Routing step 2 takes 0.00 sec.
Global Routing step 3 takes 0.00 sec.
Global Routing step 1 takes 0.02 sec.
Global Routing step 2 takes 0.00 sec.
Unrouted nets 6 at the end of iteration 0.
Unrouted nets 0 at the end of iteration 1.
Global Routing step 3 takes 0.19 sec.
Global routing takes 0.20 sec.
Total 574 subnets.
    forward max bucket size 83 , backward 24.
        Unrouted nets 363 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.078125 sec.
    forward max bucket size 23 , backward 40.
        Unrouted nets 258 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.062500 sec.
    forward max bucket size 22 , backward 39.
        Unrouted nets 207 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.046875 sec.
    forward max bucket size 18 , backward 23.
        Unrouted nets 127 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.015625 sec.
    forward max bucket size 20 , backward 86.
        Unrouted nets 74 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.015625 sec.
    forward max bucket size 28 , backward 33.
        Unrouted nets 55 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.015625 sec.
    forward max bucket size 19 , backward 35.
        Unrouted nets 32 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 35.
        Unrouted nets 19 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.015625 sec.
    forward max bucket size 18 , backward 47.
        Unrouted nets 11 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 30.
        Unrouted nets 4 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 12.
        Unrouted nets 2 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 7.
        Unrouted nets 3 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 6.
        Unrouted nets 0 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
Detailed routing takes 0.27 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.33 sec.
Cleanup routing takes 0.06 sec.
Routing done.
Total routing takes 3.06 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
|         Logic Utilization|      Used|      Available|      Utilization(%)
+----------------------------------------------------------------------------+
|                Use of ADC|         0|              1|                    0
|                Use of APM|         0|             30|                    0
|               Use of BKCL|         3|              6|                   50
|               Use of CLMA|        98|           3274|                    3
|                        FF|       133|          19644|                    1
|                       LUT|       260|          13096|                    2
|              LUT-FF pairs|       108|          13096|                    1
|               Use of CLMS|        37|           1110|                    3
|                        FF|        46|           6660|                    1
|                       LUT|        94|           4440|                    2
|              LUT-FF pairs|        20|           4440|                    1
|           Distributed RAM|         0|           4440|                    0
|            Use of CRYSTAL|         0|              6|                    0
|                Use of DRM|         0|             48|                    0
|              Use of FLSIF|         0|              1|                    0
|           Use of FUSECODE|         0|              1|                    0
|            Use of HARD0N1|         0|           2745|                    0
|              Use of HMEMC|         0|              2|                    0
|                 Use of IO|        26|            240|                   11
|                      IOBD|        14|            120|                   12
|                      IOBR|         1|              6|                   17
|                      IOBS|        11|            114|                   10
|                       DLL|         0|              6|                    0
|                      DQSL|         0|             18|                    0
|            Use of IOCKDIV|         0|             12|                    0
|            Use of IOCKDLY|         0|             24|                    0
|           Use of IOCKGATE|         0|             12|                    0
|      Use of IOCKGMUX_TEST|         0|             12|                    0
|                Use of IOL|        26|            240|                   11
|               Use of IPAL|         0|              1|                    0
|           Use of MFG_TEST|         0|              1|                    0
|                Use of OSC|         0|              1|                    0
|                Use of PLL|         0|              6|                    0
|       Use of PREGMUX_TEST|         0|              6|                    0
|               Use of RCKB|         0|             24|                    0
|       Use of RCKBMUX_TEST|         0|             12|                    0
|             Use of RESCAL|         0|              6|                    0
|          Use of SCANCHAIN|         0|              4|                    0
|              Use of START|         1|              1|                  100
|               Use of UDID|         0|              1|                    0
|               Use of USCM|         1|             20|                    5
|       Use of USCMMUX_TEST|         0|             20|                    0
|       Use of VCKBMUX_TEST|         0|             12|                    0
+----------------------------------------------------------------------------+

I: critical_path_diff_worst_slack: 0 ps. (place 60000 ps, route 60000 ps)
I: critical_path_diff_same_rate: 0.00%. (route 0, same 0)
Finished routing. (CPU time elapsed 0h:00m:07s)
Design 'smart_car' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 13.000 sec
Action pnr: CPU time elapsed is 12.797 sec
Current time: Mon Jul 17 18:35:31 2023
Action pnr: Peak memory pool usage is 422,105,088 bytes
Finished placement and routing. (CPU time elapsed 0h:00m:07s)
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Mon Jul 17 18:35:33 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 467485

Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
C: STA-3011: Clock pin 'next_state_a[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_a[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'pwm_ab_cp/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'l1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_ab' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rgb_p' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'trig' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_en_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'en_ab' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p2' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p3' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.2-Lite <build 59895>)
| Date         : Mon Jul 17 18:35:40 2023
| Design       : smart_car
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred         1000.000     {0 500}        Declared               179           0  {sys_clk}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               sys_clk_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred             1.000 MHz     235.516 MHz       1000.000          4.246        995.754
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           995.754       0.000              0            509
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             0.230       0.000              0            509
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           994.259       0.000              0              1
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             1.299       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred                                  499.291       0.000              0            179
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           996.535       0.000              0            509
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             0.265       0.000              0            509
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           995.336       0.000              0              1
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             1.197       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred                                  499.609       0.000              0            179
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : counter_rgb_t[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[3]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.728
  Launch Clock Delay      :  4.380
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.816       4.380         ntclkbufg_0      
 CLMA_50_212/CLK                                                           r       counter_rgb_t[18]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_212/Q2                    tco                   0.261       4.641 r       counter_rgb_t[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.579       5.220         counter_rgb_t[18]
 CLMA_50_225/Y0                    td                    0.383       5.603 r       N92_mux23_9/gateop_perm/Z
                                   net (fanout=1)        0.290       5.893         _N1429           
 CLMA_54_220/Y0                    td                    0.387       6.280 r       N18_17/gateop_perm/Z
                                   net (fanout=5)        0.604       6.884         _N1504           
 CLMA_50_217/Y0                    td                    0.387       7.271 r       N18_26/gateop_perm/Z
                                   net (fanout=2)        0.261       7.532         N18              
 CLMA_50_216/Y0                    td                    0.164       7.696 r       N353_8/gateop_perm/Z
                                   net (fanout=10)       0.549       8.245         N353             
 CLMA_54_208/CE                                                            r       counter_rgb_t[3]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.245         Logic Levels: 4  
                                                                                   Logic: 1.582ns(40.931%), Route: 2.283ns(59.069%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.536    1003.728         ntclkbufg_0      
 CLMA_54_208/CLK                                                           r       counter_rgb_t[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.598    1004.326                          
 clock uncertainty                                      -0.050    1004.276                          

 Setup time                                             -0.277    1003.999                          

 Data required time                                               1003.999                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.999                          
 Data arrival time                                                  -8.245                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.754                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[2]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.738
  Launch Clock Delay      :  4.380
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.816       4.380         ntclkbufg_0      
 CLMA_50_212/CLK                                                           r       counter_rgb_t[18]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_212/Q2                    tco                   0.261       4.641 r       counter_rgb_t[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.579       5.220         counter_rgb_t[18]
 CLMA_50_225/Y0                    td                    0.383       5.603 r       N92_mux23_9/gateop_perm/Z
                                   net (fanout=1)        0.290       5.893         _N1429           
 CLMA_54_220/Y0                    td                    0.387       6.280 r       N18_17/gateop_perm/Z
                                   net (fanout=5)        0.604       6.884         _N1504           
 CLMA_50_217/Y0                    td                    0.387       7.271 r       N18_26/gateop_perm/Z
                                   net (fanout=2)        0.261       7.532         N18              
 CLMA_50_216/Y0                    td                    0.164       7.696 r       N353_8/gateop_perm/Z
                                   net (fanout=10)       0.382       8.078         N353             
 CLMS_54_213/CECO                  td                    0.118       8.196 r       counter_rgb_t[1]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=1)        0.000       8.196         _N32             
 CLMS_54_217/CECI                                                          r       counter_rgb_t[2]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.196         Logic Levels: 5  
                                                                                   Logic: 1.700ns(44.549%), Route: 2.116ns(55.451%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.546    1003.738         ntclkbufg_0      
 CLMS_54_217/CLK                                                           r       counter_rgb_t[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.598    1004.336                          
 clock uncertainty                                      -0.050    1004.286                          

 Setup time                                             -0.291    1003.995                          

 Data required time                                               1003.995                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.995                          
 Data arrival time                                                  -8.196                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.799                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[16]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.735
  Launch Clock Delay      :  4.380
  Clock Pessimism Removal :  0.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.816       4.380         ntclkbufg_0      
 CLMA_50_212/CLK                                                           r       counter_rgb_t[18]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_212/Q2                    tco                   0.261       4.641 r       counter_rgb_t[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.579       5.220         counter_rgb_t[18]
 CLMA_50_225/Y0                    td                    0.383       5.603 r       N92_mux23_9/gateop_perm/Z
                                   net (fanout=1)        0.290       5.893         _N1429           
 CLMA_54_220/Y0                    td                    0.387       6.280 r       N18_17/gateop_perm/Z
                                   net (fanout=5)        0.604       6.884         _N1504           
 CLMA_50_217/Y0                    td                    0.387       7.271 r       N18_26/gateop_perm/Z
                                   net (fanout=2)        0.261       7.532         N18              
 CLMA_50_216/Y0                    td                    0.164       7.696 r       N353_8/gateop_perm/Z
                                   net (fanout=10)       0.386       8.082         N353             
 CLMA_50_208/CECO                  td                    0.118       8.200 r       counter_rgb_t[5]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       8.200         _N36             
 CLMA_50_212/CECO                  td                    0.000       8.200 r       counter_rgb_t[19]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       8.200         _N35             
 CLMA_50_216/CECI                                                          r       counter_rgb_t[16]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.200         Logic Levels: 6  
                                                                                   Logic: 1.700ns(44.503%), Route: 2.120ns(55.497%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.543    1003.735         ntclkbufg_0      
 CLMA_50_216/CLK                                                           r       counter_rgb_t[16]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.617    1004.352                          
 clock uncertainty                                      -0.050    1004.302                          

 Setup time                                             -0.291    1004.011                          

 Data required time                                               1004.011                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.011                          
 Data arrival time                                                  -8.200                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.811                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[8]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.265  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.417
  Launch Clock Delay      :  3.780
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.588       3.780         ntclkbufg_0      
 CLMA_42_248/CLK                                                           r       counter_e_b[8]/opit_0_inv_L5Q_perm/CLK

 CLMA_42_248/Q0                    tco                   0.223       4.003 f       counter_e_b[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.256       4.259         counter_e_b[8]   
 CLMS_38_245/M2                                                            f       dis_reg_b[8]/opit_0_inv/D

 Data arrival time                                                   4.259         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.555%), Route: 0.256ns(53.445%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.853       4.417         ntclkbufg_0      
 CLMS_38_245/CLK                                                           r       dis_reg_b[8]/opit_0_inv/CLK
 clock pessimism                                        -0.372       4.045                          
 clock uncertainty                                       0.000       4.045                          

 Hold time                                              -0.016       4.029                          

 Data required time                                                  4.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.029                          
 Data arrival time                                                  -4.259                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.230                          
====================================================================================================

====================================================================================================

Startpoint  : curr_state_b[0]/opit_0_inv/CLK
Endpoint    : counter_e_b[17]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.291  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.436
  Launch Clock Delay      :  3.773
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.581       3.773         ntclkbufg_0      
 CLMA_30_244/CLK                                                           r       curr_state_b[0]/opit_0_inv/CLK

 CLMA_30_244/Q0                    tco                   0.223       3.996 f       curr_state_b[0]/opit_0_inv/Q
                                   net (fanout=27)       0.322       4.318         curr_state_b[0]  
 CLMA_38_248/D4                                                            f       counter_e_b[17]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.318         Logic Levels: 0  
                                                                                   Logic: 0.223ns(40.917%), Route: 0.322ns(59.083%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.872       4.436         ntclkbufg_0      
 CLMA_38_248/CLK                                                           r       counter_e_b[17]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.372       4.064                          
 clock uncertainty                                       0.000       4.064                          

 Hold time                                              -0.083       3.981                          

 Data required time                                                  3.981                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.981                          
 Data arrival time                                                  -4.318                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.337                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_a[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_a[3]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.382
  Launch Clock Delay      :  3.732
  Clock Pessimism Removal :  -0.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.540       3.732         ntclkbufg_0      
 CLMA_38_216/CLK                                                           r       counter_e_a[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_216/Q1                    tco                   0.224       3.956 r       counter_e_a[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.139       4.095         counter_e_a[3]   
 CLMS_38_217/M1                                                            r       dis_reg_a[3]/opit_0_inv/D

 Data arrival time                                                   4.095         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.708%), Route: 0.139ns(38.292%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.818       4.382         ntclkbufg_0      
 CLMS_38_217/CLK                                                           r       dis_reg_a[3]/opit_0_inv/CLK
 clock pessimism                                        -0.617       3.765                          
 clock uncertainty                                       0.000       3.765                          

 Hold time                                              -0.012       3.753                          

 Data required time                                                  3.753                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.753                          
 Data arrival time                                                  -4.095                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.739
  Launch Clock Delay      :  4.356
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.792       4.356         ntclkbufg_0      
 CLMA_58_181/CLK                                                           r       counter_p[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_181/Q3                    tco                   0.261       4.617 r       counter_p[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.729       5.346         counter_p[1]     
 CLMA_58_180/Y0                    td                    0.282       5.628 r       N114_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.796       6.424         _N878            
 CLMA_58_196/Y0                    td                    0.383       6.807 r       N162_mux8/gateop_perm/Z
                                   net (fanout=1)        0.260       7.067         _N838            
 CLMA_58_197/Y2                    td                    0.389       7.456 r       N162_mux12/gateop_perm/Z
                                   net (fanout=1)        0.615       8.071         _N919            
 CLMS_66_189/Y0                    td                    0.387       8.458 r       N162_mux18_4/gateop_perm/Z
                                   net (fanout=2)        0.346       8.804         _N1575           
 CLMA_78_188/Y0                    td                    0.383       9.187 r       N368/gateop_perm/Z
                                   net (fanout=2)        0.564       9.751         N368             
 CLMS_78_169/RS                                                            r       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   9.751         Logic Levels: 5  
                                                                                   Logic: 2.085ns(38.647%), Route: 3.310ns(61.353%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.547    1003.739         ntclkbufg_0      
 CLMS_78_169/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                         0.598    1004.337                          
 clock uncertainty                                      -0.050    1004.287                          

 Recovery time                                          -0.277    1004.010                          

 Data required time                                               1004.010                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.010                          
 Data arrival time                                                  -9.751                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.259                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[19]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.389
  Launch Clock Delay      :  3.722
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.530       3.722         ntclkbufg_0      
 CLMS_66_197/CLK                                                           r       counter_p[19]/opit_0_inv_L5Q_perm/CLK

 CLMS_66_197/Q2                    tco                   0.223       3.945 f       counter_p[19]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.390       4.335         counter_p[19]    
 CLMA_78_188/Y0                    td                    0.152       4.487 f       N368/gateop_perm/Z
                                   net (fanout=2)        0.392       4.879         N368             
 CLMS_78_169/RS                                                            f       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   4.879         Logic Levels: 1  
                                                                                   Logic: 0.375ns(32.411%), Route: 0.782ns(67.589%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.825       4.389         ntclkbufg_0      
 CLMS_78_169/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                        -0.598       3.791                          
 clock uncertainty                                       0.000       3.791                          

 Removal time                                           -0.211       3.580                          

 Data required time                                                  3.580                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.580                          
 Data arrival time                                                  -4.879                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.299                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm4 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.803       4.367         ntclkbufg_0      
 CLMS_66_193/CLK                                                           r       counter_p[5]/opit_0_inv_L5Q_perm/CLK

 CLMS_66_193/Q0                    tco                   0.261       4.628 r       counter_p[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.520       5.148         counter_p[5]     
 CLMA_58_189/Y0                    td                    0.387       5.535 r       N122_mux3/gateop_perm/Z
                                   net (fanout=2)        0.577       6.112         _N879            
 CLMA_58_192/Y1                    td                    0.382       6.494 r       N143_mux7_7/gateop_perm/Z
                                   net (fanout=1)        0.284       6.778         _N913            
 CLMA_58_197/Y1                    td                    0.377       7.155 r       N143_mux13_4/gateop_perm/Z
                                   net (fanout=1)        0.802       7.957         _N1537           
 CLMA_70_197/Y0                    td                    0.164       8.121 r       N145_muxf6_perm/Y0
                                   net (fanout=1)        0.365       8.486         _N912            
 CLMA_78_196/Y0                    td                    0.351       8.837 f       N158_6/gateop_perm/Z
                                   net (fanout=1)        2.694      11.531         _N1105           
 IOL_7_349/DO                      td                    0.122      11.653 f       pwm4_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.653         pwm4_obuf/ntO    
 IOBS_0_349/PAD                    td                    2.788      14.441 f       pwm4_obuf/opit_0/O
                                   net (fanout=1)        0.092      14.533         pwm4             
 A8                                                                        f       pwm4 (port)      

 Data arrival time                                                  14.533         Logic Levels: 7  
                                                                                   Logic: 4.832ns(47.531%), Route: 5.334ns(52.469%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.803       4.367         ntclkbufg_0      
 CLMS_66_193/CLK                                                           r       counter_p[5]/opit_0_inv_L5Q_perm/CLK

 CLMS_66_193/Q0                    tco                   0.261       4.628 r       counter_p[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.652       5.280         counter_p[5]     
 CLMA_58_189/Y1                    td                    0.377       5.657 r       N132_mux6_4/gateop_perm/Z
                                   net (fanout=1)        0.420       6.077         _N1511           
 CLMA_58_193/Y2                    td                    0.389       6.466 r       N132_mux8/gateop_perm/Z
                                   net (fanout=1)        0.630       7.096         _N826            
 CLMA_70_196/Y1                    td                    0.169       7.265 r       N132_mux12/gateop_perm/Z
                                   net (fanout=1)        0.261       7.526         _N988            
 CLMA_70_197/Y1                    td                    0.382       7.908 r       N145_muxf6_perm/Y1
                                   net (fanout=1)        0.365       8.273         _N909            
 CLMA_78_196/Y1                    td                    0.339       8.612 f       N137/gateop_perm/Z
                                   net (fanout=1)        2.284      10.896         nt_pwm2          
 IOL_7_322/DO                      td                    0.122      11.018 f       pwm2_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.018         pwm2_obuf/ntO    
 IOBD_0_322/PAD                    td                    2.788      13.806 f       pwm2_obuf/opit_0/O
                                   net (fanout=1)        0.097      13.903         pwm2             
 B6                                                                        f       pwm2 (port)      

 Data arrival time                                                  13.903         Logic Levels: 7  
                                                                                   Logic: 4.827ns(50.619%), Route: 4.709ns(49.381%)
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : rgb_p (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.824       4.388         ntclkbufg_0      
 CLMA_54_216/CLK                                                           r       counter_rgb_t[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_54_216/Q2                    tco                   0.261       4.649 r       counter_rgb_t[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.567       5.216         counter_rgb_t[4] 
 CLMS_54_209/Y1                    td                    0.276       5.492 r       N95_mux3/gateop_perm/Z
                                   net (fanout=1)        0.421       5.913         _N1034           
 CLMA_50_209/Y0                    td                    0.387       6.300 r       N95_mux7/gateop_perm/Z
                                   net (fanout=1)        0.713       7.013         _N968            
 CLMS_54_209/Y3                    td                    0.357       7.370 f       N111/gateop_perm/Z
                                   net (fanout=1)        3.450      10.820         _N1              
 IOL_151_22/DO                     td                    0.122      10.942 f       rgb_p_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.942         rgb_p_obuf/ntO   
 IOBD_152_22/PAD                   td                    2.788      13.730 f       rgb_p_obuf/opit_0/O
                                   net (fanout=1)        0.060      13.790         rgb_p            
 V16                                                                       f       rgb_p (port)     

 Data arrival time                                                  13.790         Logic Levels: 5  
                                                                                   Logic: 4.191ns(44.576%), Route: 5.211ns(55.424%)
====================================================================================================

====================================================================================================

Startpoint  : echo_a (port)
Endpoint    : echo_a1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F7                                                      0.000       0.000 r       echo_a (port)    
                                   net (fanout=1)        0.055       0.055         echo_a           
 IOBD_0_294/DIN                    td                    0.935       0.990 r       echo_a_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.990         echo_a_ibuf/ntD  
 IOL_7_294/RX_DATA_DD              td                    0.094       1.084 r       echo_a_ibuf/opit_1/OUT
                                   net (fanout=1)        0.840       1.924         nt_echo_a        
 CLMS_26_233/M0                                                            r       echo_a1/opit_0_inv/D

 Data arrival time                                                   1.924         Logic Levels: 2  
                                                                                   Logic: 1.029ns(53.482%), Route: 0.895ns(46.518%)
====================================================================================================

====================================================================================================

Startpoint  : echo_b (port)
Endpoint    : echo_b1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E5                                                      0.000       0.000 r       echo_b (port)    
                                   net (fanout=1)        0.036       0.036         echo_b           
 IOBD_0_326/DIN                    td                    0.935       0.971 r       echo_b_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.971         echo_b_ibuf/ntD  
 IOL_7_326/RX_DATA_DD              td                    0.094       1.065 r       echo_b_ibuf/opit_1/OUT
                                   net (fanout=1)        1.006       2.071         nt_echo_b        
 CLMS_26_245/M0                                                            r       echo_b1/opit_0_inv/D

 Data arrival time                                                   2.071         Logic Levels: 2  
                                                                                   Logic: 1.029ns(49.686%), Route: 1.042ns(50.314%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : echo_b2/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G5                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.042       0.042         sys_rst_n        
 IOBS_0_241/DIN                    td                    1.824       1.866 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.866         sys_rst_n_ibuf/ntD
 IOL_7_241/RX_DATA_DD              td                    0.094       1.960 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=82)       0.411       2.371         nt_sys_rst_n     
 CLMS_26_245/RS                                                            r       echo_b2/opit_0_inv/RS

 Data arrival time                                                   2.371         Logic Levels: 2  
                                                                                   Logic: 1.918ns(80.894%), Route: 0.453ns(19.106%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : counter_rgb_t[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[3]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.083
  Launch Clock Delay      :  3.538
  Clock Pessimism Removal :  0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.471       3.538         ntclkbufg_0      
 CLMA_50_212/CLK                                                           r       counter_rgb_t[18]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_212/Q2                    tco                   0.209       3.747 r       counter_rgb_t[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.477       4.224         counter_rgb_t[18]
 CLMA_50_225/Y0                    td                    0.308       4.532 r       N92_mux23_9/gateop_perm/Z
                                   net (fanout=1)        0.237       4.769         _N1429           
 CLMA_54_220/Y0                    td                    0.310       5.079 r       N18_17/gateop_perm/Z
                                   net (fanout=5)        0.468       5.547         _N1504           
 CLMA_50_217/Y0                    td                    0.310       5.857 r       N18_26/gateop_perm/Z
                                   net (fanout=2)        0.240       6.097         N18              
 CLMA_50_216/Y0                    td                    0.131       6.228 r       N353_8/gateop_perm/Z
                                   net (fanout=10)       0.443       6.671         N353             
 CLMA_54_208/CE                                                            r       counter_rgb_t[3]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.671         Logic Levels: 4  
                                                                                   Logic: 1.268ns(40.472%), Route: 1.865ns(59.528%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.274    1003.083         ntclkbufg_0      
 CLMA_54_208/CLK                                                           r       counter_rgb_t[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.396    1003.479                          
 clock uncertainty                                      -0.050    1003.429                          

 Setup time                                             -0.223    1003.206                          

 Data required time                                               1003.206                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.206                          
 Data arrival time                                                  -6.671                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.535                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[2]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.092
  Launch Clock Delay      :  3.538
  Clock Pessimism Removal :  0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.471       3.538         ntclkbufg_0      
 CLMA_50_212/CLK                                                           r       counter_rgb_t[18]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_212/Q2                    tco                   0.209       3.747 r       counter_rgb_t[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.477       4.224         counter_rgb_t[18]
 CLMA_50_225/Y0                    td                    0.308       4.532 r       N92_mux23_9/gateop_perm/Z
                                   net (fanout=1)        0.237       4.769         _N1429           
 CLMA_54_220/Y0                    td                    0.310       5.079 r       N18_17/gateop_perm/Z
                                   net (fanout=5)        0.468       5.547         _N1504           
 CLMA_50_217/Y0                    td                    0.310       5.857 r       N18_26/gateop_perm/Z
                                   net (fanout=2)        0.240       6.097         N18              
 CLMA_50_216/Y0                    td                    0.131       6.228 r       N353_8/gateop_perm/Z
                                   net (fanout=10)       0.323       6.551         N353             
 CLMS_54_213/CECO                  td                    0.094       6.645 r       counter_rgb_t[1]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=1)        0.000       6.645         _N32             
 CLMS_54_217/CECI                                                          r       counter_rgb_t[2]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.645         Logic Levels: 5  
                                                                                   Logic: 1.362ns(43.836%), Route: 1.745ns(56.164%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.283    1003.092         ntclkbufg_0      
 CLMS_54_217/CLK                                                           r       counter_rgb_t[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.396    1003.488                          
 clock uncertainty                                      -0.050    1003.438                          

 Setup time                                             -0.233    1003.205                          

 Data required time                                               1003.205                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.205                          
 Data arrival time                                                  -6.645                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.560                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[16]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.088
  Launch Clock Delay      :  3.538
  Clock Pessimism Removal :  0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.471       3.538         ntclkbufg_0      
 CLMA_50_212/CLK                                                           r       counter_rgb_t[18]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_212/Q2                    tco                   0.209       3.747 r       counter_rgb_t[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.477       4.224         counter_rgb_t[18]
 CLMA_50_225/Y0                    td                    0.308       4.532 r       N92_mux23_9/gateop_perm/Z
                                   net (fanout=1)        0.237       4.769         _N1429           
 CLMA_54_220/Y0                    td                    0.310       5.079 r       N18_17/gateop_perm/Z
                                   net (fanout=5)        0.468       5.547         _N1504           
 CLMA_50_217/Y0                    td                    0.310       5.857 r       N18_26/gateop_perm/Z
                                   net (fanout=2)        0.240       6.097         N18              
 CLMA_50_216/Y0                    td                    0.131       6.228 r       N353_8/gateop_perm/Z
                                   net (fanout=10)       0.325       6.553         N353             
 CLMA_50_208/CECO                  td                    0.094       6.647 r       counter_rgb_t[5]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.647         _N36             
 CLMA_50_212/CECO                  td                    0.000       6.647 r       counter_rgb_t[19]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       6.647         _N35             
 CLMA_50_216/CECI                                                          r       counter_rgb_t[16]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.647         Logic Levels: 6  
                                                                                   Logic: 1.362ns(43.808%), Route: 1.747ns(56.192%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.279    1003.088         ntclkbufg_0      
 CLMA_50_216/CLK                                                           r       counter_rgb_t[16]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.406    1003.494                          
 clock uncertainty                                      -0.050    1003.444                          

 Setup time                                             -0.233    1003.211                          

 Data required time                                               1003.211                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.211                          
 Data arrival time                                                  -6.647                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.564                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[8]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.178  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.572
  Launch Clock Delay      :  3.136
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.327       3.136         ntclkbufg_0      
 CLMA_42_248/CLK                                                           r       counter_e_b[8]/opit_0_inv_L5Q_perm/CLK

 CLMA_42_248/Q0                    tco                   0.198       3.334 r       counter_e_b[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.242       3.576         counter_e_b[8]   
 CLMS_38_245/M2                                                            r       dis_reg_b[8]/opit_0_inv/D

 Data arrival time                                                   3.576         Logic Levels: 0  
                                                                                   Logic: 0.198ns(45.000%), Route: 0.242ns(55.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.505       3.572         ntclkbufg_0      
 CLMS_38_245/CLK                                                           r       dis_reg_b[8]/opit_0_inv/CLK
 clock pessimism                                        -0.258       3.314                          
 clock uncertainty                                       0.000       3.314                          

 Hold time                                              -0.003       3.311                          

 Data required time                                                  3.311                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.311                          
 Data arrival time                                                  -3.576                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_a[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_a[3]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.540
  Launch Clock Delay      :  3.085
  Clock Pessimism Removal :  -0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.276       3.085         ntclkbufg_0      
 CLMA_38_216/CLK                                                           r       counter_e_a[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_216/Q1                    tco                   0.198       3.283 r       counter_e_a[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.141       3.424         counter_e_a[3]   
 CLMS_38_217/M1                                                            r       dis_reg_a[3]/opit_0_inv/D

 Data arrival time                                                   3.424         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.407%), Route: 0.141ns(41.593%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.473       3.540         ntclkbufg_0      
 CLMS_38_217/CLK                                                           r       dis_reg_a[3]/opit_0_inv/CLK
 clock pessimism                                        -0.406       3.134                          
 clock uncertainty                                       0.000       3.134                          

 Hold time                                              -0.003       3.131                          

 Data required time                                                  3.131                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.131                          
 Data arrival time                                                  -3.424                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.293                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[1]/opit_0_inv_L5Q/CLK
Endpoint    : dis_reg_b[1]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.567
  Launch Clock Delay      :  3.113
  Clock Pessimism Removal :  -0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.304       3.113         ntclkbufg_0      
 CLMA_38_240/CLK                                                           r       counter_e_b[1]/opit_0_inv_L5Q/CLK

 CLMA_38_240/Q3                    tco                   0.198       3.311 r       counter_e_b[1]/opit_0_inv_L5Q/Q
                                   net (fanout=2)        0.142       3.453         counter_e_b[1]   
 CLMS_38_241/M3                                                            r       dis_reg_b[1]/opit_0_inv/D

 Data arrival time                                                   3.453         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.235%), Route: 0.142ns(41.765%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.500       3.567         ntclkbufg_0      
 CLMS_38_241/CLK                                                           r       dis_reg_b[1]/opit_0_inv/CLK
 clock pessimism                                        -0.406       3.161                          
 clock uncertainty                                       0.000       3.161                          

 Hold time                                              -0.003       3.158                          

 Data required time                                                  3.158                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.158                          
 Data arrival time                                                  -3.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.295                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.024  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.098
  Launch Clock Delay      :  3.518
  Clock Pessimism Removal :  0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.451       3.518         ntclkbufg_0      
 CLMA_58_181/CLK                                                           r       counter_p[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_181/Q3                    tco                   0.209       3.727 r       counter_p[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.585       4.312         counter_p[1]     
 CLMA_58_180/Y0                    td                    0.226       4.538 r       N114_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.633       5.171         _N878            
 CLMA_58_196/Y0                    td                    0.308       5.479 r       N162_mux8/gateop_perm/Z
                                   net (fanout=1)        0.239       5.718         _N838            
 CLMA_58_197/Y2                    td                    0.312       6.030 r       N162_mux12/gateop_perm/Z
                                   net (fanout=1)        0.502       6.532         _N919            
 CLMS_66_189/Y0                    td                    0.310       6.842 r       N162_mux18_4/gateop_perm/Z
                                   net (fanout=2)        0.280       7.122         _N1575           
 CLMA_78_188/Y0                    td                    0.308       7.430 r       N368/gateop_perm/Z
                                   net (fanout=2)        0.455       7.885         N368             
 CLMS_78_169/RS                                                            r       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   7.885         Logic Levels: 5  
                                                                                   Logic: 1.673ns(38.310%), Route: 2.694ns(61.690%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.289    1003.098         ntclkbufg_0      
 CLMS_78_169/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                         0.396    1003.494                          
 clock uncertainty                                      -0.050    1003.444                          

 Recovery time                                          -0.223    1003.221                          

 Data required time                                               1003.221                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.221                          
 Data arrival time                                                  -7.885                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.336                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[19]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.077  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.552
  Launch Clock Delay      :  3.079
  Clock Pessimism Removal :  -0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.270       3.079         ntclkbufg_0      
 CLMS_66_197/CLK                                                           r       counter_p[19]/opit_0_inv_L5Q_perm/CLK

 CLMS_66_197/Q2                    tco                   0.197       3.276 f       counter_p[19]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.392       3.668         counter_p[19]    
 CLMA_78_188/Y0                    td                    0.121       3.789 r       N368/gateop_perm/Z
                                   net (fanout=2)        0.369       4.158         N368             
 CLMS_78_169/RS                                                            r       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   4.158         Logic Levels: 1  
                                                                                   Logic: 0.318ns(29.472%), Route: 0.761ns(70.528%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.485       3.552         ntclkbufg_0      
 CLMS_78_169/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                        -0.396       3.156                          
 clock uncertainty                                       0.000       3.156                          

 Removal time                                           -0.195       2.961                          

 Data required time                                                  2.961                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.961                          
 Data arrival time                                                  -4.158                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.197                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm4 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.462       3.529         ntclkbufg_0      
 CLMS_66_193/CLK                                                           r       counter_p[5]/opit_0_inv_L5Q_perm/CLK

 CLMS_66_193/Q0                    tco                   0.209       3.738 r       counter_p[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.407       4.145         counter_p[5]     
 CLMA_58_189/Y0                    td                    0.310       4.455 r       N122_mux3/gateop_perm/Z
                                   net (fanout=2)        0.469       4.924         _N879            
 CLMA_58_192/Y1                    td                    0.307       5.231 r       N143_mux7_7/gateop_perm/Z
                                   net (fanout=1)        0.232       5.463         _N913            
 CLMA_58_197/Y1                    td                    0.302       5.765 r       N143_mux13_4/gateop_perm/Z
                                   net (fanout=1)        0.639       6.404         _N1537           
 CLMA_70_197/Y0                    td                    0.131       6.535 r       N145_muxf6_perm/Y0
                                   net (fanout=1)        0.292       6.827         _N912            
 CLMA_78_196/Y0                    td                    0.281       7.108 f       N158_6/gateop_perm/Z
                                   net (fanout=1)        2.481       9.589         _N1105           
 IOL_7_349/DO                      td                    0.081       9.670 f       pwm4_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.670         pwm4_obuf/ntO    
 IOBS_0_349/PAD                    td                    2.049      11.719 f       pwm4_obuf/opit_0/O
                                   net (fanout=1)        0.092      11.811         pwm4             
 A8                                                                        f       pwm4 (port)      

 Data arrival time                                                  11.811         Logic Levels: 7  
                                                                                   Logic: 3.670ns(44.313%), Route: 4.612ns(55.687%)
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : rgb_p (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.480       3.547         ntclkbufg_0      
 CLMA_54_216/CLK                                                           r       counter_rgb_t[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_54_216/Q2                    tco                   0.209       3.756 r       counter_rgb_t[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.465       4.221         counter_rgb_t[4] 
 CLMS_54_209/Y1                    td                    0.221       4.442 r       N95_mux3/gateop_perm/Z
                                   net (fanout=1)        0.357       4.799         _N1034           
 CLMA_50_209/Y0                    td                    0.310       5.109 r       N95_mux7/gateop_perm/Z
                                   net (fanout=1)        0.550       5.659         _N968            
 CLMS_54_209/Y3                    td                    0.286       5.945 f       N111/gateop_perm/Z
                                   net (fanout=1)        3.356       9.301         _N1              
 IOL_151_22/DO                     td                    0.081       9.382 f       rgb_p_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.382         rgb_p_obuf/ntO   
 IOBD_152_22/PAD                   td                    2.049      11.431 f       rgb_p_obuf/opit_0/O
                                   net (fanout=1)        0.060      11.491         rgb_p            
 V16                                                                       f       rgb_p (port)     

 Data arrival time                                                  11.491         Logic Levels: 5  
                                                                                   Logic: 3.156ns(39.728%), Route: 4.788ns(60.272%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.462       3.529         ntclkbufg_0      
 CLMS_66_193/CLK                                                           r       counter_p[5]/opit_0_inv_L5Q_perm/CLK

 CLMS_66_193/Q0                    tco                   0.209       3.738 r       counter_p[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.530       4.268         counter_p[5]     
 CLMA_58_189/Y1                    td                    0.302       4.570 r       N132_mux6_4/gateop_perm/Z
                                   net (fanout=1)        0.359       4.929         _N1511           
 CLMA_58_193/Y2                    td                    0.312       5.241 r       N132_mux8/gateop_perm/Z
                                   net (fanout=1)        0.511       5.752         _N826            
 CLMA_70_196/Y1                    td                    0.135       5.887 r       N132_mux12/gateop_perm/Z
                                   net (fanout=1)        0.240       6.127         _N988            
 CLMA_70_197/Y1                    td                    0.307       6.434 r       N145_muxf6_perm/Y1
                                   net (fanout=1)        0.292       6.726         _N909            
 CLMA_78_196/Y1                    td                    0.272       6.998 f       N137/gateop_perm/Z
                                   net (fanout=1)        2.102       9.100         nt_pwm2          
 IOL_7_322/DO                      td                    0.081       9.181 f       pwm2_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.181         pwm2_obuf/ntO    
 IOBD_0_322/PAD                    td                    2.049      11.230 f       pwm2_obuf/opit_0/O
                                   net (fanout=1)        0.097      11.327         pwm2             
 B6                                                                        f       pwm2 (port)      

 Data arrival time                                                  11.327         Logic Levels: 7  
                                                                                   Logic: 3.667ns(47.025%), Route: 4.131ns(52.975%)
====================================================================================================

====================================================================================================

Startpoint  : echo_a (port)
Endpoint    : echo_a1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F7                                                      0.000       0.000 r       echo_a (port)    
                                   net (fanout=1)        0.055       0.055         echo_a           
 IOBD_0_294/DIN                    td                    0.781       0.836 r       echo_a_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.836         echo_a_ibuf/ntD  
 IOL_7_294/RX_DATA_DD              td                    0.071       0.907 r       echo_a_ibuf/opit_1/OUT
                                   net (fanout=1)        0.684       1.591         nt_echo_a        
 CLMS_26_233/M0                                                            r       echo_a1/opit_0_inv/D

 Data arrival time                                                   1.591         Logic Levels: 2  
                                                                                   Logic: 0.852ns(53.551%), Route: 0.739ns(46.449%)
====================================================================================================

====================================================================================================

Startpoint  : echo_b (port)
Endpoint    : echo_b1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E5                                                      0.000       0.000 r       echo_b (port)    
                                   net (fanout=1)        0.036       0.036         echo_b           
 IOBD_0_326/DIN                    td                    0.781       0.817 r       echo_b_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.817         echo_b_ibuf/ntD  
 IOL_7_326/RX_DATA_DD              td                    0.071       0.888 r       echo_b_ibuf/opit_1/OUT
                                   net (fanout=1)        0.816       1.704         nt_echo_b        
 CLMS_26_245/M0                                                            r       echo_b1/opit_0_inv/D

 Data arrival time                                                   1.704         Logic Levels: 2  
                                                                                   Logic: 0.852ns(50.000%), Route: 0.852ns(50.000%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : echo_b2/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G5                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.042       0.042         sys_rst_n        
 IOBS_0_241/DIN                    td                    1.477       1.519 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.519         sys_rst_n_ibuf/ntD
 IOL_7_241/RX_DATA_DD              td                    0.071       1.590 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=82)       0.399       1.989         nt_sys_rst_n     
 CLMS_26_245/RS                                                            f       echo_b2/opit_0_inv/RS

 Data arrival time                                                   1.989         Logic Levels: 2  
                                                                                   Logic: 1.548ns(77.828%), Route: 0.441ns(22.172%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 7.000 sec
Action report_timing: CPU time elapsed is 6.359 sec
Current time: Mon Jul 17 18:35:41 2023
Action report_timing: Peak memory pool usage is 323,850,240 bytes
Report timing is finished successfully.
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Mon Jul 17 18:35:43 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.328125 sec.
Generating architecture configuration.
The bitstream file is "D:/VERILOG/smart_car/prj/generate_bitstream/smart_car.sbit"
Generate programming file takes 11.109375 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 17.000 sec
Action gen_bit_stream: CPU time elapsed is 16.391 sec
Current time: Mon Jul 17 18:36:00 2023
Action gen_bit_stream: Peak memory pool usage is 340,713,472 bytes
Process "Generate Bitstream" done.
Process exit normally.
Compiling architecture definition.
I: Flow-6004: Design file modified: "D:/VERILOG/smart_car/prj/source/rtl/smart_car.v". 


Process "Compile" started.
Current time: Mon Jul 17 18:39:12 2023
Compiling architecture definition.
Analyzing project file 'D:/VERILOG/smart_car/prj/smart_car.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0001: Analyzing file D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0002: Analyzing module smart_car (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v successfully.
 0.001399s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "smart_car" is set as top module.
Executing : rtl-elaborate successfully.
 0.010469s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (149.2%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.008450s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (184.9%)
Start rtl-infer.
W: Sdm-2004: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 337)]: Latch is generated for signal next_state_b, possible missing assignment in an if or case statement.
W: Sdm-2004: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 266)]: Latch is generated for signal next_state_a, possible missing assignment in an if or case statement.
Executing : rtl-infer successfully.
 0.064358s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (97.1%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.003811s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.020918s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (74.7%)
Start FSM inference.
I: FSM state_rgb[2:0]_fsm[2:0] inferred.
FSM state_rgb[2:0]_fsm[2:0] STG:
Number of reachable states: 3
Input nets: N32 echo_en_n 
S1(001)-->S0(000): 00
S0(000)-->S2(010): 10
S1(001)-->S2(010): 10
S2(010)-->S0(000): 00
S0(000)-->S1(001): x1
S2(010)-->S1(001): x1

Executing : FSM inference successfully.
 0.011834s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (132.0%)
Start sdm2adm.
I: Constant propagation done on N113 (bmsWIDEMUX).
I: Constant propagation done on N114 (bmsWIDEMUX).
Executing : sdm2adm successfully.
 0.036533s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (128.3%)
Saving design to DB.
Action compile: Real time elapsed is 3.000 sec
Action compile: CPU time elapsed is 2.703 sec
Current time: Mon Jul 17 18:39:15 2023
Action compile: Peak memory pool usage is 113,307,648 bytes
Process "Compile" done.


Process "Synthesize" started.
Current time: Mon Jul 17 18:39:15 2023
Compiling architecture definition.
Analyzing project file 'D:/VERILOG/smart_car/prj/smart_car.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351568

Generated by Fabric Compiler ( version 2020.2-Lite <build 59895> ) at Mon Jul 17 18:39:18 2023


Compiling prim grid devices.
Building architecture model.
Loading device packaging model 'MBG324'.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/source/source/smart_car.fdc(line number: 68)] | Port a has been placed at location C8, whose type is share pin.
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/source/source/smart_car.fdc(line number: 72)] | Port b has been placed at location E8, whose type is share pin.
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/source/source/smart_car.fdc(line number: 88)] | Port echo_en_n has been placed at location D8, whose type is share pin.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk_Inferred [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name sys_clk_Inferred [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins N408:Z
Executing : get_pins N408:Z successfully.
Executing : create_clock -name N408/Z_Inferred [get_pins N408:Z] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name N408/Z_Inferred [get_pins N408:Z] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins N405:Z
Executing : get_pins N405:Z successfully.
Executing : create_clock -name N405/Z_Inferred [get_pins N405:Z] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name N405/Z_Inferred [get_pins N405:Z] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group sys_clk_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group sys_clk_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group N408/Z_Inferred
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group N408/Z_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group N405/Z_Inferred
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group N405/Z_Inferred successfully.
Start pre-mapping.
I: Encoding type of FSM 'state_rgb[2:0]_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'state_rgb[2:0]_fsm[2:0]':
I: from  state_rgb[2] state_rgb[1] state_rgb[0]
I: to  state_rgb_2 state_rgb_1 state_rgb_0
I: 000 => 001
I: 001 => 010
I: 010 => 100
Executing : pre-mapping successfully.
 0.039796s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (78.5%)
Start mod-gen.
I: Constant propagation done on N22_bc0 (bmsREDAND).
I: Constant propagation done on N103_sum2 (bmsREDXOR).
I: Constant propagation done on N103_ab2 (bmsREDAND).
I: Constant propagation done on N103_ac2 (bmsREDAND).
I: Constant propagation done on N103_sum4 (bmsREDXOR).
I: Constant propagation done on N22_sum0 (bmsREDXOR).
I: Constant propagation done on N22_ab0 (bmsREDAND).
I: Constant propagation done on N103_ac1 (bmsREDAND).
I: Constant propagation done on N103_maj0 (bmsREDXOR).
I: Constant propagation done on N103_ab0 (bmsREDAND).
Executing : mod-gen successfully.
 0.069673s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (112.1%)
Start logic-optimization.
Executing : logic-optimization successfully.
 1.120630s wall, 1.109375s user + 0.000000s system = 1.109375s CPU (99.0%)
Start tech-mapping phase 1.
I: Removed inst reg_rgb[2] that is redundant to reg_rgb[1] (type GTP_DFF_E)
I: Removed inst reg_rgb[3] that is redundant to reg_rgb[1] (type GTP_DFF_E)
I: Removed inst reg_rgb[4] that is redundant to reg_rgb[1] (type GTP_DFF_E)
I: Removed inst reg_rgb[5] that is redundant to reg_rgb[1] (type GTP_DFF_E)
I: Removed inst reg_rgb[6] that is redundant to reg_rgb[1] (type GTP_DFF_E)
I: Removed inst reg_rgb[7] that is redundant to reg_rgb[1] (type GTP_DFF_E)
I: Removed inst reg_rgb[1] that is redundant to reg_rgb[0] (type GTP_DFF_E)
I: Removed inst reg_rgb[17] that is redundant to reg_rgb[16] (type GTP_DFF_E)
I: Removed inst reg_rgb[18] that is redundant to reg_rgb[16] (type GTP_DFF_E)
I: Removed inst reg_rgb[19] that is redundant to reg_rgb[16] (type GTP_DFF_E)
I: Removed inst reg_rgb[20] that is redundant to reg_rgb[16] (type GTP_DFF_E)
I: Removed inst reg_rgb[21] that is redundant to reg_rgb[16] (type GTP_DFF_E)
I: Removed inst reg_rgb[22] that is redundant to reg_rgb[16] (type GTP_DFF_E)
I: Removed inst reg_rgb[23] that is redundant to reg_rgb[16] (type GTP_DFF_E)
I: Removed inst reg_rgb[9] that is redundant to reg_rgb[8] (type GTP_DFF_E)
I: Removed inst reg_rgb[10] that is redundant to reg_rgb[8] (type GTP_DFF_E)
I: Removed inst reg_rgb[11] that is redundant to reg_rgb[8] (type GTP_DFF_E)
I: Removed inst reg_rgb[12] that is redundant to reg_rgb[8] (type GTP_DFF_E)
I: Removed inst reg_rgb[13] that is redundant to reg_rgb[8] (type GTP_DFF_E)
I: Removed inst reg_rgb[14] that is redundant to reg_rgb[8] (type GTP_DFF_E)
I: Removed inst reg_rgb[15] that is redundant to reg_rgb[8] (type GTP_DFF_E)
Executing : tech-mapping phase 1 successfully.
 0.045272s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (103.5%)
Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully.
 1.608642s wall, 1.593750s user + 0.015625s system = 1.609375s CPU (100.0%)
Start tech-optimization.
Executing : tech-optimization successfully.
 0.076203s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (102.5%)
Start phys-optimization.
Executing : phys-optimization successfully.
 0.000065s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start restore-hierarchy.
Executing : restore-hierarchy successfully.
 0.000303s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

Cell Usage:
GTP_DFF_C                    53 uses
GTP_DFF_CE                  119 uses
GTP_DFF_E                     6 uses
GTP_DFF_PE                    1 use
GTP_DLATCH                    4 uses
GTP_DLATCH_C                  1 use
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_LUT1                      3 uses
GTP_LUT2                    121 uses
GTP_LUT3                     12 uses
GTP_LUT4                     30 uses
GTP_LUT5                     60 uses
GTP_LUT5CARRY               113 uses
GTP_MUX2LUT6                  5 uses

I/O ports: 26
GTP_INBUF                  11 uses
GTP_OUTBUF                 15 uses

Mapping Summary:
Total LUTs: 339 of 17536 (1.93%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 339
Total Registers: 179 of 26304 (0.68%)
Total Latches: 5

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 26 of 240 (10.83%)


Number of unique control sets : 16
  CLK(nt_sys_clk), C(N373)                         : 1
  CLK(nt_sys_clk), C(~nt_sys_rst_n)                : 52
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N285)      : 21
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N290)      : 21
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N357)      : 24
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N361)      : 5
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N381)      : 21
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N388)      : 2
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N395)      : 21
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N402)      : 2
  CLK(nt_sys_clk), CE(N367)                        : 2
  CLK(nt_sys_clk), CE(~nt_echo_en_n)               : 4
  CLK(nt_sys_clk), CP(~nt_sys_rst_n), CE(_N1369)         : 3
      CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(_N1369)      : 2
      CLK(nt_sys_clk), P(~nt_sys_rst_n), CE(_N1369)      : 1
  G(N373), C(N372)                                 : 1
  G(N405)                                          : 2
  G(N408)                                          : 2


Number of DFF:CE Signals : 11
  N285(from GTP_LUT2:Z)                            : 21
  N290(from GTP_LUT2:Z)                            : 21
  N357(from GTP_LUT3:Z)                            : 24
  N361(from GTP_LUT5:Z)                            : 5
  N367(from GTP_LUT5:Z)                            : 2
  N381(from GTP_LUT4:Z)                            : 21
  N388(from GTP_LUT4:Z)                            : 2
  N395(from GTP_LUT4:Z)                            : 21
  N402(from GTP_LUT4:Z)                            : 2
  _N1369(from GTP_LUT5:Z)                          : 3
  ~nt_echo_en_n(from GTP_INV:Z)                    : 4

Number of DFF:CLK Signals : 1
  nt_sys_clk(from GTP_INBUF:O)                     : 179

Number of DFF:CP Signals : 2
  N373(from GTP_LUT5:Z)                            : 1
  ~nt_sys_rst_n(from GTP_INV:Z)                    : 172

Number of DLATCH:CP Signals : 1
  N372(from GTP_LUT5:Z)                            : 1

Number of DLATCH:G Signals : 3
  N373(from GTP_LUT5:Z)                            : 1
  N405(from GTP_LUT2:Z)                            : 2
  N408(from GTP_LUT2:Z)                            : 2

Design 'smart_car' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to smart_car_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
C: STA-3011: Clock pin 'next_state_a[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_a[1]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[1]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'pwm_ab_cp/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'l1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_ab' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rgb_p' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'trig' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_en_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'en_ab' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p2' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p3' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Detailed Timing Report:

Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred         1000.000     {0 500}        Declared               179           0  {sys_clk}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               sys_clk_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred             1.000 MHz     183.688 MHz       1000.000          5.444        994.556
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           994.556       0.000              0            294
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             0.881       0.000              0            294
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           995.465       0.000              0              1
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             1.864       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred                                  499.279       0.000              0            179
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : counter_rgb_t[4]/CLK (GTP_DFF_CE)
Endpoint    : counter_rgb_t[0]/CE (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_rgb_t[4]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       counter_rgb_t[4]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.619       4.710         counter_rgb_t[4] 
                                                                                   N14_mux5_4/I0 (GTP_LUT3)
                                   td                    0.231       4.941 f       N14_mux5_4/Z (GTP_LUT3)
                                   net (fanout=1)        0.465       5.406         _N1359           
                                                                                   N14_mux6/I4 (GTP_LUT5)
                                   td                    0.174       5.580 f       N14_mux6/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.045         _N955            
                                                                                   N14_mux10/I4 (GTP_LUT5)
                                   td                    0.174       6.219 f       N14_mux10/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.684         _N957            
                                                                                   N18_25/I4 (GTP_LUT5)
                                   td                    0.174       6.858 f       N18_25/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       7.323         _N1580           
                                                                                   N18_26/I4 (GTP_LUT5)
                                   td                    0.174       7.497 f       N18_26/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       7.977         N18              
                                                                                   N357_9/I2 (GTP_LUT3)
                                   td                    0.164       8.141 r       N357_9/Z (GTP_LUT3)
                                   net (fanout=24)       0.742       8.883         N357             
                                                                           r       counter_rgb_t[0]/CE (GTP_DFF_CE)

 Data arrival time                                                   8.883         Logic Levels: 6  
                                                                                   Logic: 1.416ns(27.672%), Route: 3.701ns(72.328%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555    1003.766         nt_sys_clk       
                                                                           r       counter_rgb_t[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  -8.883                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.556                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[4]/CLK (GTP_DFF_CE)
Endpoint    : counter_rgb_t[2]/CE (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_rgb_t[4]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       counter_rgb_t[4]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.619       4.710         counter_rgb_t[4] 
                                                                                   N14_mux5_4/I0 (GTP_LUT3)
                                   td                    0.231       4.941 f       N14_mux5_4/Z (GTP_LUT3)
                                   net (fanout=1)        0.465       5.406         _N1359           
                                                                                   N14_mux6/I4 (GTP_LUT5)
                                   td                    0.174       5.580 f       N14_mux6/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.045         _N955            
                                                                                   N14_mux10/I4 (GTP_LUT5)
                                   td                    0.174       6.219 f       N14_mux10/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.684         _N957            
                                                                                   N18_25/I4 (GTP_LUT5)
                                   td                    0.174       6.858 f       N18_25/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       7.323         _N1580           
                                                                                   N18_26/I4 (GTP_LUT5)
                                   td                    0.174       7.497 f       N18_26/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       7.977         N18              
                                                                                   N357_9/I2 (GTP_LUT3)
                                   td                    0.164       8.141 r       N357_9/Z (GTP_LUT3)
                                   net (fanout=24)       0.742       8.883         N357             
                                                                           r       counter_rgb_t[2]/CE (GTP_DFF_CE)

 Data arrival time                                                   8.883         Logic Levels: 6  
                                                                                   Logic: 1.416ns(27.672%), Route: 3.701ns(72.328%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555    1003.766         nt_sys_clk       
                                                                           r       counter_rgb_t[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  -8.883                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.556                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[4]/CLK (GTP_DFF_CE)
Endpoint    : counter_rgb_t[3]/CE (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_rgb_t[4]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       counter_rgb_t[4]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.619       4.710         counter_rgb_t[4] 
                                                                                   N14_mux5_4/I0 (GTP_LUT3)
                                   td                    0.231       4.941 f       N14_mux5_4/Z (GTP_LUT3)
                                   net (fanout=1)        0.465       5.406         _N1359           
                                                                                   N14_mux6/I4 (GTP_LUT5)
                                   td                    0.174       5.580 f       N14_mux6/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.045         _N955            
                                                                                   N14_mux10/I4 (GTP_LUT5)
                                   td                    0.174       6.219 f       N14_mux10/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.684         _N957            
                                                                                   N18_25/I4 (GTP_LUT5)
                                   td                    0.174       6.858 f       N18_25/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       7.323         _N1580           
                                                                                   N18_26/I4 (GTP_LUT5)
                                   td                    0.174       7.497 f       N18_26/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       7.977         N18              
                                                                                   N357_9/I2 (GTP_LUT3)
                                   td                    0.164       8.141 r       N357_9/Z (GTP_LUT3)
                                   net (fanout=24)       0.742       8.883         N357             
                                                                           r       counter_rgb_t[3]/CE (GTP_DFF_CE)

 Data arrival time                                                   8.883         Logic Levels: 6  
                                                                                   Logic: 1.416ns(27.672%), Route: 3.701ns(72.328%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555    1003.766         nt_sys_clk       
                                                                           r       counter_rgb_t[3]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  -8.883                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.556                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_a[16]/CLK (GTP_DFF_CE)
Endpoint    : dis_reg_a[16]/D (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_e_a[16]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       counter_e_a[16]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.597       4.680         counter_e_a[16]  
                                                                           f       dis_reg_a[16]/D (GTP_DFF_CE)

 Data arrival time                                                   4.680         Logic Levels: 0  
                                                                                   Logic: 0.317ns(34.683%), Route: 0.597ns(65.317%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       dis_reg_a[16]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.881                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[11]/CLK (GTP_DFF_CE)
Endpoint    : dis_reg_b[11]/D (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_e_b[11]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       counter_e_b[11]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.597       4.680         counter_e_b[11]  
                                                                           f       dis_reg_b[11]/D (GTP_DFF_CE)

 Data arrival time                                                   4.680         Logic Levels: 0  
                                                                                   Logic: 0.317ns(34.683%), Route: 0.597ns(65.317%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       dis_reg_b[11]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.881                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[9]/CLK (GTP_DFF_CE)
Endpoint    : dis_reg_b[9]/D (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_e_b[9]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       counter_e_b[9]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.597       4.680         counter_e_b[9]   
                                                                           f       dis_reg_b[9]/D (GTP_DFF_CE)

 Data arrival time                                                   4.680         Logic Levels: 0  
                                                                                   Logic: 0.317ns(34.683%), Route: 0.597ns(65.317%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       dis_reg_b[9]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.881                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[4]/CLK (GTP_DFF_C)
Endpoint    : pwm_ab_sel/C (GTP_DFF_C)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[4]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[4]/Q (GTP_DFF_C)
                                   net (fanout=5)        0.630       4.721         counter_p[4]     
                                                                                   N117_mux4_5/I0 (GTP_LUT5)
                                   td                    0.282       5.003 r       N117_mux4_5/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       5.483         _N877            
                                                                                   N165_mux8/I4 (GTP_LUT5)
                                   td                    0.174       5.657 f       N165_mux8/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.122         _N837            
                                                                                   N165_mux12/I4 (GTP_LUT5)
                                   td                    0.174       6.296 f       N165_mux12/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.761         _N918            
                                                                                   N165_mux18_4/I4 (GTP_LUT5)
                                   td                    0.174       6.935 f       N165_mux18_4/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       7.415         _N1517           
                                                                                   N373/I0 (GTP_LUT5)
                                   td                    0.164       7.579 r       N373/Z (GTP_LUT5)
                                   net (fanout=2)        0.395       7.974         N373             
                                                                           r       pwm_ab_sel/C (GTP_DFF_C)

 Data arrival time                                                   7.974         Logic Levels: 5  
                                                                                   Logic: 1.293ns(30.727%), Route: 2.915ns(69.273%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555    1003.766         nt_sys_clk       
                                                                           r       pwm_ab_sel/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Recovery time                                          -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  -7.974                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.465                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[17]/CLK (GTP_DFF_C)
Endpoint    : pwm_ab_sel/C (GTP_DFF_C)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[17]/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       counter_p[17]/Q (GTP_DFF_C)
                                   net (fanout=7)        0.651       4.734         counter_p[17]    
                                                                                   N373/I1 (GTP_LUT5)
                                   td                    0.290       5.024 f       N373/Z (GTP_LUT5)
                                   net (fanout=2)        0.395       5.419         N373             
                                                                           f       pwm_ab_sel/C (GTP_DFF_C)

 Data arrival time                                                   5.419         Logic Levels: 1  
                                                                                   Logic: 0.607ns(36.721%), Route: 1.046ns(63.279%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       pwm_ab_sel/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Removal time                                           -0.211       3.555                          

 Data required time                                                  3.555                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.555                          
 Data arrival time                                                  -5.419                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.864                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[7]/CLK (GTP_DFF_C)
Endpoint    : pwm2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[7]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[7]/Q (GTP_DFF_C)
                                   net (fanout=7)        0.651       4.742         counter_p[7]     
                                                                                   N135_mux6_4/I4 (GTP_LUT5)
                                   td                    0.283       5.025 r       N135_mux6_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       5.490         _N1584           
                                                                                   N135_mux8/I4 (GTP_LUT5)
                                   td                    0.174       5.664 f       N135_mux8/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.129         _N825            
                                                                                   N135_mux12/I4 (GTP_LUT5)
                                   td                    0.174       6.303 f       N135_mux12/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.768         _N987            
                                                                                   N135_mux16/I4 (GTP_LUT5)
                                   td                    0.174       6.942 f       N135_mux16/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       7.422         _N908            
                                                                                   N140/I3 (GTP_LUT4)
                                   td                    0.174       7.596 f       N140/Z (GTP_LUT4)
                                   net (fanout=1)        0.749       8.345         nt_pwm2          
                                                                                   pwm2_obuf/I (GTP_OUTBUF)
                                   td                    2.409      10.754 f       pwm2_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      10.754         pwm2             
 pwm2                                                                      f       pwm2 (port)      

 Data arrival time                                                  10.754         Logic Levels: 6  
                                                                                   Logic: 3.713ns(53.134%), Route: 3.275ns(46.866%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[5]/CLK (GTP_DFF_C)
Endpoint    : pwm4 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[5]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[5]/Q (GTP_DFF_C)
                                   net (fanout=6)        0.640       4.731         counter_p[5]     
                                                                                   N125_mux3/I0 (GTP_LUT4)
                                   td                    0.260       4.991 f       N125_mux3/Z (GTP_LUT4)
                                   net (fanout=2)        0.480       5.471         _N878            
                                                                                   N146_mux7_7/I4 (GTP_LUT5)
                                   td                    0.174       5.645 f       N146_mux7_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.110         _N912            
                                                                                   N146_mux13_4/I4 (GTP_LUT5)
                                   td                    0.174       6.284 f       N146_mux13_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.749         _N1504           
                                                                                   N146_mux16/I3 (GTP_LUT4)
                                   td                    0.174       6.923 f       N146_mux16/Z (GTP_LUT4)
                                   net (fanout=2)        0.480       7.403         _N911            
                                                                                   N161_6/I4 (GTP_LUT5)
                                   td                    0.174       7.577 f       N161_6/Z (GTP_LUT5)
                                   net (fanout=1)        0.749       8.326         _N1104           
                                                                                   pwm4_obuf/I (GTP_OUTBUF)
                                   td                    2.409      10.735 f       pwm4_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      10.735         pwm4             
 pwm4                                                                      f       pwm4 (port)      

 Data arrival time                                                  10.735         Logic Levels: 6  
                                                                                   Logic: 3.690ns(52.949%), Route: 3.279ns(47.051%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[7]/CLK (GTP_DFF_C)
Endpoint    : pwm3 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[7]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[7]/Q (GTP_DFF_C)
                                   net (fanout=7)        0.651       4.742         counter_p[7]     
                                                                                   N135_mux6_4/I4 (GTP_LUT5)
                                   td                    0.283       5.025 r       N135_mux6_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       5.490         _N1584           
                                                                                   N135_mux8/I4 (GTP_LUT5)
                                   td                    0.174       5.664 f       N135_mux8/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.129         _N825            
                                                                                   N135_mux12/I4 (GTP_LUT5)
                                   td                    0.174       6.303 f       N135_mux12/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.768         _N987            
                                                                                   N135_mux16/I4 (GTP_LUT5)
                                   td                    0.174       6.942 f       N135_mux16/Z (GTP_LUT5)
                                   net (fanout=2)        0.000       6.942         _N908            
                                                                                   N148/I1 (GTP_MUX2LUT6)
                                   td                    0.000       6.942 f       N148/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.749       7.691         nt_pwm3          
                                                                                   pwm3_obuf/I (GTP_OUTBUF)
                                   td                    2.409      10.100 f       pwm3_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      10.100         pwm3             
 pwm3                                                                      f       pwm3 (port)      

 Data arrival time                                                  10.100         Logic Levels: 6  
                                                                                   Logic: 3.539ns(55.873%), Route: 2.795ns(44.127%)
====================================================================================================

====================================================================================================

Startpoint  : echo_a (port)
Endpoint    : echo_a1/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 echo_a                                                  0.000       0.000 r       echo_a (port)    
                                   net (fanout=1)        0.000       0.000         echo_a           
                                                                                   echo_a_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       echo_a_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.175       2.386         nt_echo_a        
                                                                           r       echo_a1/D (GTP_DFF_C)

 Data arrival time                                                   2.386         Logic Levels: 1  
                                                                                   Logic: 1.211ns(50.754%), Route: 1.175ns(49.246%)
====================================================================================================

====================================================================================================

Startpoint  : echo_b (port)
Endpoint    : echo_b1/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 echo_b                                                  0.000       0.000 r       echo_b (port)    
                                   net (fanout=1)        0.000       0.000         echo_b           
                                                                                   echo_b_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       echo_b_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.175       2.386         nt_echo_b        
                                                                           r       echo_b1/D (GTP_DFF_C)

 Data arrival time                                                   2.386         Logic Levels: 1  
                                                                                   Logic: 1.211ns(50.754%), Route: 1.175ns(49.246%)
====================================================================================================

====================================================================================================

Startpoint  : echo_en_n (port)
Endpoint    : nr_a/CE (GTP_DFF_E)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 echo_en_n                                               0.000       0.000 r       echo_en_n (port) 
                                   net (fanout=1)        0.000       0.000         echo_en_n        
                                                                                   echo_en_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       echo_en_n_ibuf/O (GTP_INBUF)
                                   net (fanout=8)        0.000       1.211         nt_echo_en_n     
                                                                                   N223_0/I (GTP_INV)
                                   td                    0.000       1.211 f       N223_0/Z (GTP_INV)
                                   net (fanout=4)        1.560       2.771         N223_0           
                                                                           f       nr_a/CE (GTP_DFF_E)

 Data arrival time                                                   2.771         Logic Levels: 2  
                                                                                   Logic: 1.211ns(43.703%), Route: 1.560ns(56.297%)
====================================================================================================

====================================================================================================
Action synthesize: Real time elapsed is 8.000 sec
Action synthesize: CPU time elapsed is 7.656 sec
Current time: Mon Jul 17 18:39:23 2023
Action synthesize: Peak memory pool usage is 235,859,968 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Mon Jul 17 18:39:25 2023
Compiling architecture definition.
Analyzing project file 'D:/VERILOG/smart_car/prj/smart_car.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file D:/VERILOG/smart_car/prj/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351568

Flattening design 'smart_car'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_sys_clk in design, driver pin O(instance sys_clk_ibuf) -> load pin CLK(instance counter_e_a[0]).
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.140625 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
|      Logic Utilization|      Used|      Available|      Utilization(%)
+-------------------------------------------------------------------------+
|                    APM|         0|             30|                    0
|                IOCKDLY|         0|             24|                    0
|                     FF|       179|          26304|                    1
|                    LUT|       344|          17536|                    2
|        Distributed RAM|         0|           4440|                    0
|                    DLL|         0|              6|                    0
|                   DQSL|         0|             18|                    0
|                    DRM|         0|             48|                    0
|               FUSECODE|         0|              1|                    0
|                     IO|        26|            240|                   11
|                IOCKDIV|         0|             12|                    0
|               IOCKGATE|         0|             12|                    0
|                   IPAL|         0|              1|                    0
|                    PLL|         0|              6|                    0
|                   RCKB|         0|             24|                    0
|              SCANCHAIN|         0|              4|                    0
|                  START|         0|              1|                    0
|                   USCM|         1|             20|                    5
|                  HMEMC|         0|              2|                    0
|                    OSC|         0|              1|                    0
|                    ADC|         0|              1|                    0
|                CRYSTAL|         0|              6|                    0
|                  FLSIF|         0|              1|                    0
|                 RESCAL|         0|              6|                    0
|                   UDID|         0|              1|                    0
+-------------------------------------------------------------------------+

Design 'smart_car' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/VERILOG/smart_car/prj/device_map/flow_led.pcf has been covered.
Action dev_map: Real time elapsed is 6.000 sec
Action dev_map: CPU time elapsed is 5.828 sec
Current time: Mon Jul 17 18:39:31 2023
Action dev_map: Peak memory pool usage is 220,450,816 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Mon Jul 17 18:39:32 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file D:/VERILOG/smart_car/prj/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f D:/VERILOG/smart_car/prj/device_map/flow_led.pcf
Executing : def_port l1 -LOC D4 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port l1 -LOC D4 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port l2 -LOC C6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port l2 -LOC C6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port l3 -LOC A5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port l3 -LOC A5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port l4 -LOC D6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port l4 -LOC D6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port nr_a -LOC F8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port nr_a -LOC F8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port nr_a_led -LOC F3 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -DRIVE 4 -SLEW SLOW
Executing : def_port nr_a_led -LOC F3 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port nr_b -LOC E6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port nr_b -LOC E6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port nr_b_led -LOC J6 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -DRIVE 4 -SLEW SLOW
Executing : def_port nr_b_led -LOC J6 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm1 -LOC R13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm1 -LOC R13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm2 -LOC B6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm2 -LOC B6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm3 -LOC B7 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm3 -LOC B7 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm4 -LOC A8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm4 -LOC A8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm_ab -LOC P13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm_ab -LOC P13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port rgb_p -LOC V16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port rgb_p -LOC V16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port trig -LOC E7 -IOSTANDARD LVTTL33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port trig -LOC E7 -IOSTANDARD LVTTL33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port a -LOC C8 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/device_map/flow_led.pcf(line number: 18)] | Port a has been placed at location C8, whose type is share pin.
Executing : def_port a -LOC C8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port b -LOC E8 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/device_map/flow_led.pcf(line number: 19)] | Port b has been placed at location E8, whose type is share pin.
Executing : def_port b -LOC E8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port echo_a -LOC F7 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port echo_a -LOC F7 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port echo_b -LOC E5 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port echo_b -LOC E5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port echo_en_n -LOC D8 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/device_map/flow_led.pcf(line number: 22)] | Port echo_en_n has been placed at location D8, whose type is share pin.
Executing : def_port echo_en_n -LOC D8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port en_ab -LOC T13 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port en_ab -LOC T13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port p1 -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port p1 -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port p2 -LOC R17 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port p2 -LOC R17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port p3 -LOC R18 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port p3 -LOC R18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port sys_clk -LOC B5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP
Executing : def_port sys_clk -LOC B5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP successfully.
Executing : def_port sys_rst_n -LOC G5 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -BUS_KEEPER PULLUP
Executing : def_port sys_rst_n -LOC G5 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -BUS_KEEPER PULLUP successfully.
Executing : apply_constraint -f D:/VERILOG/smart_car/prj/device_map/flow_led.pcf successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 467485


Placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Pre global placement takes 1.81 sec.
Run super clustering :
	Initial slack 989589.
	1 iterations finished.
	Final slack 989589.
Super clustering done.
Design Utilization : 2%.
Global placement takes 0.22 sec.
Wirelength after global placement is 2928.
Placed fixed group with base inst a_ibuf/opit_1 on IOL_7_362.
Placed fixed group with base inst b_ibuf/opit_1 on IOL_7_366.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Placed fixed group with base inst echo_a_ibuf/opit_1 on IOL_7_294.
Placed fixed group with base inst echo_b_ibuf/opit_1 on IOL_7_326.
Placed fixed group with base inst echo_en_n_ibuf/opit_1 on IOL_7_361.
Placed fixed group with base inst en_ab_ibuf/opit_1 on IOL_151_13.
Placed fixed group with base inst l1_obuf/opit_1 on IOL_7_333.
Placed fixed group with base inst l2_obuf/opit_1 on IOL_7_358.
Placed fixed group with base inst l3_obuf/opit_1 on IOL_7_297.
Placed fixed group with base inst l4_obuf/opit_1 on IOL_7_357.
Placed fixed group with base inst nr_a_led_obuf/opit_1 on IOL_7_229.
Placed fixed group with base inst nr_a_obuf/opit_1 on IOL_7_293.
Placed fixed group with base inst nr_b_led_obuf/opit_1 on IOL_7_226.
Placed fixed group with base inst nr_b_obuf/opit_1 on IOL_7_325.
Placed fixed group with base inst p1_ibuf/opit_1 on IOL_151_114.
Placed fixed group with base inst p2_ibuf/opit_1 on IOL_151_50.
Placed fixed group with base inst p3_ibuf/opit_1 on IOL_151_49.
Placed fixed group with base inst pwm1_obuf/opit_1 on IOL_151_14.
Placed fixed group with base inst pwm2_obuf/opit_1 on IOL_7_322.
Placed fixed group with base inst pwm3_obuf/opit_1 on IOL_7_330.
Placed fixed group with base inst pwm4_obuf/opit_1 on IOL_7_349.
Placed fixed group with base inst pwm_ab_obuf/opit_1 on IOL_151_10.
Placed fixed group with base inst rgb_p_obuf/opit_1 on IOL_151_22.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst sys_rst_n_ibuf/opit_1 on IOL_7_241.
Placed fixed group with base inst trig_obuf/opit_1 on IOL_7_365.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_2_144.
Placed fixed instance BKCL_auto_2 on BKCL_154_20.
Wirelength after Macro cell placement is 2928.
Macro cell placement takes 0.00 sec.
Run super clustering :
	Initial slack 989589.
	1 iterations finished.
	Final slack 989589.
Super clustering done.
Design Utilization : 2%.
Wirelength after post global placement is 2928.
Post global placement takes 0.27 sec.
Wirelength after legalization is 3085.
Legalization takes 0.08 sec.
Worst slack before Replication Place is 995177.
Wirelength after replication placement is 3085.
Legalized cost 995177.000000.
The detailed placement ends at 10th iteration.
Wirelength after detailed placement is 3098.
Timing-driven detailed placement takes 0.66 sec.
Placement done.
Total placement takes 3.25 sec.
Finished placement. (CPU time elapsed 0h:00m:04s)

Routing started.
Building routing graph takes 1.80 sec.
Worst slack is 996465.
Processing design graph takes 0.16 sec.
Total memory for routing:
	47.064289 M.
Total nets for routing : 522.
Global Routing step 1 takes 0.00 sec.
Global Routing step 2 takes 0.00 sec.
Global Routing step 3 takes 0.00 sec.
Global Routing step 1 takes 0.00 sec.
Global Routing step 2 takes 0.00 sec.
Unrouted nets 3 at the end of iteration 0.
Unrouted nets 0 at the end of iteration 1.
Global Routing step 3 takes 0.19 sec.
Global routing takes 0.19 sec.
Total 560 subnets.
    forward max bucket size 83 , backward 25.
        Unrouted nets 376 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.078125 sec.
    forward max bucket size 22 , backward 32.
        Unrouted nets 254 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.062500 sec.
    forward max bucket size 24 , backward 41.
        Unrouted nets 192 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.031250 sec.
    forward max bucket size 20 , backward 41.
        Unrouted nets 132 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.015625 sec.
    forward max bucket size 18 , backward 57.
        Unrouted nets 86 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.031250 sec.
    forward max bucket size 20 , backward 59.
        Unrouted nets 51 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 56.
        Unrouted nets 27 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.015625 sec.
    forward max bucket size 19 , backward 25.
        Unrouted nets 12 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 17.
        Unrouted nets 10 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 27.
        Unrouted nets 4 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 25.
        Unrouted nets 2 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.015625 sec.
    forward max bucket size 25 , backward 25.
        Unrouted nets 0 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
Detailed routing takes 0.25 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.31 sec.
Cleanup routing takes 0.08 sec.
Routing done.
Total routing takes 3.03 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
|         Logic Utilization|      Used|      Available|      Utilization(%)
+----------------------------------------------------------------------------+
|                Use of ADC|         0|              1|                    0
|                Use of APM|         0|             30|                    0
|               Use of BKCL|         3|              6|                   50
|               Use of CLMA|       107|           3274|                    3
|                        FF|       135|          19644|                    1
|                       LUT|       297|          13096|                    2
|              LUT-FF pairs|        98|          13096|                    1
|               Use of CLMS|        25|           1110|                    2
|                        FF|        44|           6660|                    1
|                       LUT|        56|           4440|                    1
|              LUT-FF pairs|        30|           4440|                    1
|           Distributed RAM|         0|           4440|                    0
|            Use of CRYSTAL|         0|              6|                    0
|                Use of DRM|         0|             48|                    0
|              Use of FLSIF|         0|              1|                    0
|           Use of FUSECODE|         0|              1|                    0
|            Use of HARD0N1|         0|           2745|                    0
|              Use of HMEMC|         0|              2|                    0
|                 Use of IO|        26|            240|                   11
|                      IOBD|        14|            120|                   12
|                      IOBR|         1|              6|                   17
|                      IOBS|        11|            114|                   10
|                       DLL|         0|              6|                    0
|                      DQSL|         0|             18|                    0
|            Use of IOCKDIV|         0|             12|                    0
|            Use of IOCKDLY|         0|             24|                    0
|           Use of IOCKGATE|         0|             12|                    0
|      Use of IOCKGMUX_TEST|         0|             12|                    0
|                Use of IOL|        26|            240|                   11
|               Use of IPAL|         0|              1|                    0
|           Use of MFG_TEST|         0|              1|                    0
|                Use of OSC|         0|              1|                    0
|                Use of PLL|         0|              6|                    0
|       Use of PREGMUX_TEST|         0|              6|                    0
|               Use of RCKB|         0|             24|                    0
|       Use of RCKBMUX_TEST|         0|             12|                    0
|             Use of RESCAL|         0|              6|                    0
|          Use of SCANCHAIN|         0|              4|                    0
|              Use of START|         1|              1|                  100
|               Use of UDID|         0|              1|                    0
|               Use of USCM|         1|             20|                    5
|       Use of USCMMUX_TEST|         0|             20|                    0
|       Use of VCKBMUX_TEST|         0|             12|                    0
+----------------------------------------------------------------------------+

I: critical_path_diff_worst_slack: 0 ps. (place 60000 ps, route 60000 ps)
I: critical_path_diff_same_rate: 0.00%. (route 0, same 0)
Finished routing. (CPU time elapsed 0h:00m:07s)
Design 'smart_car' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 13.000 sec
Action pnr: CPU time elapsed is 12.891 sec
Current time: Mon Jul 17 18:39:45 2023
Action pnr: Peak memory pool usage is 421,777,408 bytes
Finished placement and routing. (CPU time elapsed 0h:00m:07s)
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Mon Jul 17 18:39:47 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 467485

Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
C: STA-3011: Clock pin 'next_state_a[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_a[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'pwm_ab_cp/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'l1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_ab' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rgb_p' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'trig' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_en_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'en_ab' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p2' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p3' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.2-Lite <build 59895>)
| Date         : Mon Jul 17 18:39:54 2023
| Design       : smart_car
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred         1000.000     {0 500}        Declared               179           0  {sys_clk}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               sys_clk_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred             1.000 MHz     224.517 MHz       1000.000          4.454        995.546
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           995.546       0.000              0            469
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             0.233       0.000              0            469
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           994.474       0.000              0              1
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             1.170       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred                                  499.291       0.000              0            179
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           996.330       0.000              0            469
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             0.260       0.000              0            469
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           995.473       0.000              0              1
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             1.082       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred                                  499.609       0.000              0            179
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : counter_rgb_t[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[12]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.740
  Launch Clock Delay      :  4.385
  Clock Pessimism Removal :  0.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.821       4.385         ntclkbufg_0      
 CLMA_50_216/CLK                                                           r       counter_rgb_t[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_216/Q0                    tco                   0.261       4.646 r       counter_rgb_t[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.449       5.095         counter_rgb_t[5] 
 CLMA_50_208/Y0                    td                    0.282       5.377 r       N14_mux5_4/gateop_perm/Z
                                   net (fanout=1)        0.260       5.637         _N1359           
 CLMA_50_209/Y0                    td                    0.164       5.801 r       N14_mux6/gateop_perm/Z
                                   net (fanout=1)        0.284       6.085         _N955            
 CLMA_54_208/Y0                    td                    0.282       6.367 r       N14_mux10/gateop_perm/Z
                                   net (fanout=1)        0.444       6.811         _N957            
 CLMS_54_217/Y0                    td                    0.164       6.975 r       N18_25/gateop_perm/Z
                                   net (fanout=1)        0.261       7.236         _N1580           
 CLMA_54_216/Y2                    td                    0.284       7.520 r       N18_26/gateop_perm/Z
                                   net (fanout=2)        0.287       7.807         N18              
 CLMA_50_221/Y2                    td                    0.165       7.972 r       N357_9/gateop_perm/Z
                                   net (fanout=12)       0.380       8.352         N357             
 CLMA_50_216/CECO                  td                    0.118       8.470 r       counter_rgb_t[5]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       8.470         _N23             
 CLMA_50_220/CECI                                                          r       counter_rgb_t[12]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.470         Logic Levels: 7  
                                                                                   Logic: 1.720ns(42.105%), Route: 2.365ns(57.895%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.548    1003.740         ntclkbufg_0      
 CLMA_50_220/CLK                                                           r       counter_rgb_t[12]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.617    1004.357                          
 clock uncertainty                                      -0.050    1004.307                          

 Setup time                                             -0.291    1004.016                          

 Data required time                                               1004.016                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.016                          
 Data arrival time                                                  -8.470                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.546                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[9]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.740
  Launch Clock Delay      :  4.385
  Clock Pessimism Removal :  0.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.821       4.385         ntclkbufg_0      
 CLMA_50_216/CLK                                                           r       counter_rgb_t[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_216/Q0                    tco                   0.261       4.646 r       counter_rgb_t[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.449       5.095         counter_rgb_t[5] 
 CLMA_50_208/Y0                    td                    0.282       5.377 r       N14_mux5_4/gateop_perm/Z
                                   net (fanout=1)        0.260       5.637         _N1359           
 CLMA_50_209/Y0                    td                    0.164       5.801 r       N14_mux6/gateop_perm/Z
                                   net (fanout=1)        0.284       6.085         _N955            
 CLMA_54_208/Y0                    td                    0.282       6.367 r       N14_mux10/gateop_perm/Z
                                   net (fanout=1)        0.444       6.811         _N957            
 CLMS_54_217/Y0                    td                    0.164       6.975 r       N18_25/gateop_perm/Z
                                   net (fanout=1)        0.261       7.236         _N1580           
 CLMA_54_216/Y2                    td                    0.284       7.520 r       N18_26/gateop_perm/Z
                                   net (fanout=2)        0.287       7.807         N18              
 CLMA_50_221/Y2                    td                    0.165       7.972 r       N357_9/gateop_perm/Z
                                   net (fanout=12)       0.380       8.352         N357             
 CLMA_50_216/CECO                  td                    0.118       8.470 r       counter_rgb_t[5]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       8.470         _N23             
 CLMA_50_220/CECI                                                          r       counter_rgb_t[9]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.470         Logic Levels: 7  
                                                                                   Logic: 1.720ns(42.105%), Route: 2.365ns(57.895%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.548    1003.740         ntclkbufg_0      
 CLMA_50_220/CLK                                                           r       counter_rgb_t[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.617    1004.357                          
 clock uncertainty                                      -0.050    1004.307                          

 Setup time                                             -0.291    1004.016                          

 Data required time                                               1004.016                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.016                          
 Data arrival time                                                  -8.470                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.546                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[11]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.740
  Launch Clock Delay      :  4.385
  Clock Pessimism Removal :  0.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.821       4.385         ntclkbufg_0      
 CLMA_50_216/CLK                                                           r       counter_rgb_t[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_216/Q0                    tco                   0.261       4.646 r       counter_rgb_t[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.449       5.095         counter_rgb_t[5] 
 CLMA_50_208/Y0                    td                    0.282       5.377 r       N14_mux5_4/gateop_perm/Z
                                   net (fanout=1)        0.260       5.637         _N1359           
 CLMA_50_209/Y0                    td                    0.164       5.801 r       N14_mux6/gateop_perm/Z
                                   net (fanout=1)        0.284       6.085         _N955            
 CLMA_54_208/Y0                    td                    0.282       6.367 r       N14_mux10/gateop_perm/Z
                                   net (fanout=1)        0.444       6.811         _N957            
 CLMS_54_217/Y0                    td                    0.164       6.975 r       N18_25/gateop_perm/Z
                                   net (fanout=1)        0.261       7.236         _N1580           
 CLMA_54_216/Y2                    td                    0.284       7.520 r       N18_26/gateop_perm/Z
                                   net (fanout=2)        0.287       7.807         N18              
 CLMA_50_221/Y2                    td                    0.165       7.972 r       N357_9/gateop_perm/Z
                                   net (fanout=12)       0.380       8.352         N357             
 CLMA_50_216/CECO                  td                    0.118       8.470 r       counter_rgb_t[5]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       8.470         _N23             
 CLMA_50_220/CECI                                                          r       counter_rgb_t[11]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.470         Logic Levels: 7  
                                                                                   Logic: 1.720ns(42.105%), Route: 2.365ns(57.895%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.548    1003.740         ntclkbufg_0      
 CLMA_50_220/CLK                                                           r       counter_rgb_t[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.617    1004.357                          
 clock uncertainty                                      -0.050    1004.307                          

 Setup time                                             -0.291    1004.016                          

 Data required time                                               1004.016                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.016                          
 Data arrival time                                                  -8.470                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.546                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[15]/opit_0_inv_L5Q/CLK
Endpoint    : dis_reg_b[15]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.262  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.423
  Launch Clock Delay      :  3.789
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.597       3.789         ntclkbufg_0      
 CLMA_30_248/CLK                                                           r       counter_e_b[15]/opit_0_inv_L5Q/CLK

 CLMA_30_248/Q0                    tco                   0.223       4.012 f       counter_e_b[15]/opit_0_inv_L5Q/Q
                                   net (fanout=2)        0.256       4.268         counter_e_b[15]  
 CLMA_30_244/M2                                                            f       dis_reg_b[15]/opit_0_inv/D

 Data arrival time                                                   4.268         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.555%), Route: 0.256ns(53.445%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.859       4.423         ntclkbufg_0      
 CLMA_30_244/CLK                                                           r       dis_reg_b[15]/opit_0_inv/CLK
 clock pessimism                                        -0.372       4.051                          
 clock uncertainty                                       0.000       4.051                          

 Hold time                                              -0.016       4.035                          

 Data required time                                                  4.035                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.035                          
 Data arrival time                                                  -4.268                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.233                          
====================================================================================================

====================================================================================================

Startpoint  : curr_state_b[0]/opit_0_inv/CLK
Endpoint    : counter_e_b[16]/opit_0_inv_L5Q/L0
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.299  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.442
  Launch Clock Delay      :  3.771
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.579       3.771         ntclkbufg_0      
 CLMS_26_241/CLK                                                           r       curr_state_b[0]/opit_0_inv/CLK

 CLMS_26_241/Q0                    tco                   0.223       3.994 f       curr_state_b[0]/opit_0_inv/Q
                                   net (fanout=27)       0.220       4.214         curr_state_b[0]  
 CLMA_30_249/A0                                                            f       counter_e_b[16]/opit_0_inv_L5Q/L0

 Data arrival time                                                   4.214         Logic Levels: 0  
                                                                                   Logic: 0.223ns(50.339%), Route: 0.220ns(49.661%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.878       4.442         ntclkbufg_0      
 CLMA_30_249/CLK                                                           r       counter_e_b[16]/opit_0_inv_L5Q/CLK
 clock pessimism                                        -0.372       4.070                          
 clock uncertainty                                       0.000       4.070                          

 Hold time                                              -0.125       3.945                          

 Data required time                                                  3.945                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.945                          
 Data arrival time                                                  -4.214                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.269                          
====================================================================================================

====================================================================================================

Startpoint  : curr_state_b[0]/opit_0_inv/CLK
Endpoint    : counter_e_b[15]/opit_0_inv_L5Q/L0
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.299  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.442
  Launch Clock Delay      :  3.771
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.579       3.771         ntclkbufg_0      
 CLMS_26_241/CLK                                                           r       curr_state_b[0]/opit_0_inv/CLK

 CLMS_26_241/Q0                    tco                   0.223       3.994 f       curr_state_b[0]/opit_0_inv/Q
                                   net (fanout=27)       0.220       4.214         curr_state_b[0]  
 CLMA_30_248/A0                                                            f       counter_e_b[15]/opit_0_inv_L5Q/L0

 Data arrival time                                                   4.214         Logic Levels: 0  
                                                                                   Logic: 0.223ns(50.339%), Route: 0.220ns(49.661%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.878       4.442         ntclkbufg_0      
 CLMA_30_248/CLK                                                           r       counter_e_b[15]/opit_0_inv_L5Q/CLK
 clock pessimism                                        -0.372       4.070                          
 clock uncertainty                                       0.000       4.070                          

 Hold time                                              -0.125       3.945                          

 Data required time                                                  3.945                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.945                          
 Data arrival time                                                  -4.214                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.269                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.729
  Launch Clock Delay      :  4.362
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.798       4.362         ntclkbufg_0      
 CLMS_66_189/CLK                                                           r       counter_p[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_66_189/Q2                    tco                   0.261       4.623 r       counter_p[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.658       5.281         counter_p[4]     
 CLMA_58_177/Y3                    td                    0.169       5.450 r       N117_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.451       5.901         _N877            
 CLMA_58_189/Y3                    td                    0.381       6.282 r       N165_mux8/gateop_perm/Z
                                   net (fanout=1)        0.415       6.697         _N837            
 CLMA_58_193/Y1                    td                    0.382       7.079 r       N165_mux12/gateop_perm/Z
                                   net (fanout=1)        0.628       7.707         _N918            
 CLMA_70_192/Y2                    td                    0.389       8.096 r       N165_mux18_4/gateop_perm/Z
                                   net (fanout=2)        0.679       8.775         _N1517           
 CLMS_78_181/Y1                    td                    0.377       9.152 r       N373/gateop_perm/Z
                                   net (fanout=2)        0.374       9.526         N373             
 CLMS_78_177/RS                                                            r       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   9.526         Logic Levels: 5  
                                                                                   Logic: 1.959ns(37.936%), Route: 3.205ns(62.064%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.537    1003.729         ntclkbufg_0      
 CLMS_78_177/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                         0.598    1004.327                          
 clock uncertainty                                      -0.050    1004.277                          

 Recovery time                                          -0.277    1004.000                          

 Data required time                                               1004.000                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.000                          
 Data arrival time                                                  -9.526                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.474                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[19]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.064  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.379
  Launch Clock Delay      :  3.717
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.525       3.717         ntclkbufg_0      
 CLMS_66_193/CLK                                                           r       counter_p[19]/opit_0_inv_L5Q_perm/CLK

 CLMS_66_193/Q0                    tco                   0.223       3.940 f       counter_p[19]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.390       4.330         counter_p[19]    
 CLMS_78_181/Y1                    td                    0.154       4.484 f       N373/gateop_perm/Z
                                   net (fanout=2)        0.256       4.740         N373             
 CLMS_78_177/RS                                                            f       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   4.740         Logic Levels: 1  
                                                                                   Logic: 0.377ns(36.852%), Route: 0.646ns(63.148%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.815       4.379         ntclkbufg_0      
 CLMS_78_177/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                        -0.598       3.781                          
 clock uncertainty                                       0.000       3.781                          

 Removal time                                           -0.211       3.570                          

 Data required time                                                  3.570                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.570                          
 Data arrival time                                                  -4.740                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.170                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm4 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.792       4.356         ntclkbufg_0      
 CLMA_58_181/CLK                                                           r       counter_p[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_181/Q0                    tco                   0.261       4.617 r       counter_p[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.634       5.251         counter_p[5]     
 CLMA_58_188/Y1                    td                    0.276       5.527 r       N125_mux3/gateop_perm/Z
                                   net (fanout=2)        0.262       5.789         _N878            
 CLMA_58_188/Y3                    td                    0.381       6.170 r       N146_mux7_7/gateop_perm/Z
                                   net (fanout=1)        0.450       6.620         _N912            
 CLMA_58_181/Y3                    td                    0.381       7.001 r       N146_mux13_4/gateop_perm/Z
                                   net (fanout=1)        0.688       7.689         _N1504           
 CLMA_70_192/Y0                    td                    0.383       8.072 r       N148_muxf6_perm/Y0
                                   net (fanout=1)        0.482       8.554         _N911            
 CLMA_70_189/Y0                    td                    0.351       8.905 f       N161_6/gateop_perm/Z
                                   net (fanout=1)        2.704      11.609         _N1104           
 IOL_7_349/DO                      td                    0.122      11.731 f       pwm4_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.731         pwm4_obuf/ntO    
 IOBS_0_349/PAD                    td                    2.788      14.519 f       pwm4_obuf/opit_0/O
                                   net (fanout=1)        0.092      14.611         pwm4             
 A8                                                                        f       pwm4 (port)      

 Data arrival time                                                  14.611         Logic Levels: 7  
                                                                                   Logic: 4.943ns(48.201%), Route: 5.312ns(51.799%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.797       4.361         ntclkbufg_0      
 CLMA_58_177/CLK                                                           r       counter_p[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_177/Q2                    tco                   0.261       4.622 r       counter_p[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.448       5.070         counter_p[3]     
 CLMA_58_189/Y2                    td                    0.389       5.459 r       N135_mux6_4/gateop_perm/Z
                                   net (fanout=1)        0.414       5.873         _N1584           
 CLMA_58_193/Y0                    td                    0.387       6.260 r       N135_mux8/gateop_perm/Z
                                   net (fanout=1)        0.449       6.709         _N825            
 CLMA_58_188/Y2                    td                    0.389       7.098 r       N135_mux12/gateop_perm/Z
                                   net (fanout=1)        0.631       7.729         _N987            
 CLMA_70_192/Y1                    td                    0.377       8.106 r       N148_muxf6_perm/Y1
                                   net (fanout=1)        0.467       8.573         _N908            
 CLMA_70_177/Y0                    td                    0.174       8.747 f       N140/gateop_perm/Z
                                   net (fanout=1)        2.420      11.167         nt_pwm2          
 IOL_7_322/DO                      td                    0.122      11.289 f       pwm2_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.289         pwm2_obuf/ntO    
 IOBD_0_322/PAD                    td                    2.788      14.077 f       pwm2_obuf/opit_0/O
                                   net (fanout=1)        0.097      14.174         pwm2             
 B6                                                                        f       pwm2 (port)      

 Data arrival time                                                  14.174         Logic Levels: 7  
                                                                                   Logic: 4.887ns(49.801%), Route: 4.926ns(50.199%)
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : rgb_p (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.823       4.387         ntclkbufg_0      
 CLMS_46_221/CLK                                                           r       counter_rgb_t[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_46_221/Q0                    tco                   0.261       4.648 r       counter_rgb_t[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.747       5.395         counter_rgb_t[6] 
 CLMA_54_208/Y1                    td                    0.169       5.564 r       N98_mux3/gateop_perm/Z
                                   net (fanout=1)        0.717       6.281         _N1033           
 CLMA_54_212/Y0                    td                    0.387       6.668 r       N98_mux7/gateop_perm/Z
                                   net (fanout=1)        0.419       7.087         _N967            
 CLMA_58_216/Y1                    td                    0.230       7.317 f       N114/gateop_perm/Z
                                   net (fanout=1)        3.442      10.759         _N1              
 IOL_151_22/DO                     td                    0.122      10.881 f       rgb_p_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.881         rgb_p_obuf/ntO   
 IOBD_152_22/PAD                   td                    2.788      13.669 f       rgb_p_obuf/opit_0/O
                                   net (fanout=1)        0.060      13.729         rgb_p            
 V16                                                                       f       rgb_p (port)     

 Data arrival time                                                  13.729         Logic Levels: 5  
                                                                                   Logic: 3.957ns(42.357%), Route: 5.385ns(57.643%)
====================================================================================================

====================================================================================================

Startpoint  : echo_a (port)
Endpoint    : echo_a1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F7                                                      0.000       0.000 r       echo_a (port)    
                                   net (fanout=1)        0.055       0.055         echo_a           
 IOBD_0_294/DIN                    td                    0.935       0.990 r       echo_a_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.990         echo_a_ibuf/ntD  
 IOL_7_294/RX_DATA_DD              td                    0.094       1.084 r       echo_a_ibuf/opit_1/OUT
                                   net (fanout=1)        0.951       2.035         nt_echo_a        
 CLMA_30_228/M2                                                            r       echo_a1/opit_0_inv/D

 Data arrival time                                                   2.035         Logic Levels: 2  
                                                                                   Logic: 1.029ns(50.565%), Route: 1.006ns(49.435%)
====================================================================================================

====================================================================================================

Startpoint  : echo_b (port)
Endpoint    : echo_b1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E5                                                      0.000       0.000 r       echo_b (port)    
                                   net (fanout=1)        0.036       0.036         echo_b           
 IOBD_0_326/DIN                    td                    0.935       0.971 r       echo_b_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.971         echo_b_ibuf/ntD  
 IOL_7_326/RX_DATA_DD              td                    0.094       1.065 r       echo_b_ibuf/opit_1/OUT
                                   net (fanout=1)        1.196       2.261         nt_echo_b        
 CLMA_22_241/M0                                                            r       echo_b1/opit_0_inv/D

 Data arrival time                                                   2.261         Logic Levels: 2  
                                                                                   Logic: 1.029ns(45.511%), Route: 1.232ns(54.489%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : echo_b2/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G5                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.042       0.042         sys_rst_n        
 IOBS_0_241/DIN                    td                    1.824       1.866 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.866         sys_rst_n_ibuf/ntD
 IOL_7_241/RX_DATA_DD              td                    0.094       1.960 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=108)      0.417       2.377         nt_sys_rst_n     
 CLMA_22_241/RS                                                            r       echo_b2/opit_0_inv/RS

 Data arrival time                                                   2.377         Logic Levels: 2  
                                                                                   Logic: 1.918ns(80.690%), Route: 0.459ns(19.310%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : counter_rgb_t[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[12]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  3.543
  Clock Pessimism Removal :  0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.476       3.543         ntclkbufg_0      
 CLMA_50_216/CLK                                                           r       counter_rgb_t[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_216/Q0                    tco                   0.209       3.752 r       counter_rgb_t[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.351       4.103         counter_rgb_t[5] 
 CLMA_50_208/Y0                    td                    0.226       4.329 r       N14_mux5_4/gateop_perm/Z
                                   net (fanout=1)        0.239       4.568         _N1359           
 CLMA_50_209/Y0                    td                    0.131       4.699 r       N14_mux6/gateop_perm/Z
                                   net (fanout=1)        0.232       4.931         _N955            
 CLMA_54_208/Y0                    td                    0.226       5.157 r       N14_mux10/gateop_perm/Z
                                   net (fanout=1)        0.346       5.503         _N957            
 CLMS_54_217/Y0                    td                    0.131       5.634 r       N18_25/gateop_perm/Z
                                   net (fanout=1)        0.240       5.874         _N1580           
 CLMA_54_216/Y2                    td                    0.227       6.101 r       N18_26/gateop_perm/Z
                                   net (fanout=2)        0.236       6.337         N18              
 CLMA_50_221/Y2                    td                    0.132       6.469 r       N357_9/gateop_perm/Z
                                   net (fanout=12)       0.323       6.792         N357             
 CLMA_50_216/CECO                  td                    0.094       6.886 r       counter_rgb_t[5]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.886         _N23             
 CLMA_50_220/CECI                                                          r       counter_rgb_t[12]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.886         Logic Levels: 7  
                                                                                   Logic: 1.376ns(41.161%), Route: 1.967ns(58.839%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.284    1003.093         ntclkbufg_0      
 CLMA_50_220/CLK                                                           r       counter_rgb_t[12]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.406    1003.499                          
 clock uncertainty                                      -0.050    1003.449                          

 Setup time                                             -0.233    1003.216                          

 Data required time                                               1003.216                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.216                          
 Data arrival time                                                  -6.886                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.330                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[22]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  3.543
  Clock Pessimism Removal :  0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.476       3.543         ntclkbufg_0      
 CLMA_50_216/CLK                                                           r       counter_rgb_t[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_216/Q0                    tco                   0.209       3.752 r       counter_rgb_t[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.351       4.103         counter_rgb_t[5] 
 CLMA_50_208/Y0                    td                    0.226       4.329 r       N14_mux5_4/gateop_perm/Z
                                   net (fanout=1)        0.239       4.568         _N1359           
 CLMA_50_209/Y0                    td                    0.131       4.699 r       N14_mux6/gateop_perm/Z
                                   net (fanout=1)        0.232       4.931         _N955            
 CLMA_54_208/Y0                    td                    0.226       5.157 r       N14_mux10/gateop_perm/Z
                                   net (fanout=1)        0.346       5.503         _N957            
 CLMS_54_217/Y0                    td                    0.131       5.634 r       N18_25/gateop_perm/Z
                                   net (fanout=1)        0.240       5.874         _N1580           
 CLMA_54_216/Y2                    td                    0.227       6.101 r       N18_26/gateop_perm/Z
                                   net (fanout=2)        0.236       6.337         N18              
 CLMA_50_221/Y2                    td                    0.132       6.469 r       N357_9/gateop_perm/Z
                                   net (fanout=12)       0.323       6.792         N357             
 CLMA_50_217/CECO                  td                    0.094       6.886 r       counter_rgb_t[21]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       6.886         _N25             
 CLMA_50_221/CECI                                                          r       counter_rgb_t[22]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.886         Logic Levels: 7  
                                                                                   Logic: 1.376ns(41.161%), Route: 1.967ns(58.839%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.284    1003.093         ntclkbufg_0      
 CLMA_50_221/CLK                                                           r       counter_rgb_t[22]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.406    1003.499                          
 clock uncertainty                                      -0.050    1003.449                          

 Setup time                                             -0.233    1003.216                          

 Data required time                                               1003.216                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.216                          
 Data arrival time                                                  -6.886                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.330                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[17]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  3.543
  Clock Pessimism Removal :  0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.476       3.543         ntclkbufg_0      
 CLMA_50_216/CLK                                                           r       counter_rgb_t[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_216/Q0                    tco                   0.209       3.752 r       counter_rgb_t[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.351       4.103         counter_rgb_t[5] 
 CLMA_50_208/Y0                    td                    0.226       4.329 r       N14_mux5_4/gateop_perm/Z
                                   net (fanout=1)        0.239       4.568         _N1359           
 CLMA_50_209/Y0                    td                    0.131       4.699 r       N14_mux6/gateop_perm/Z
                                   net (fanout=1)        0.232       4.931         _N955            
 CLMA_54_208/Y0                    td                    0.226       5.157 r       N14_mux10/gateop_perm/Z
                                   net (fanout=1)        0.346       5.503         _N957            
 CLMS_54_217/Y0                    td                    0.131       5.634 r       N18_25/gateop_perm/Z
                                   net (fanout=1)        0.240       5.874         _N1580           
 CLMA_54_216/Y2                    td                    0.227       6.101 r       N18_26/gateop_perm/Z
                                   net (fanout=2)        0.236       6.337         N18              
 CLMA_50_221/Y2                    td                    0.132       6.469 r       N357_9/gateop_perm/Z
                                   net (fanout=12)       0.323       6.792         N357             
 CLMA_50_217/CECO                  td                    0.094       6.886 r       counter_rgb_t[21]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       6.886         _N25             
 CLMA_50_221/CECI                                                          r       counter_rgb_t[17]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.886         Logic Levels: 7  
                                                                                   Logic: 1.376ns(41.161%), Route: 1.967ns(58.839%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.284    1003.093         ntclkbufg_0      
 CLMA_50_221/CLK                                                           r       counter_rgb_t[17]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.406    1003.499                          
 clock uncertainty                                      -0.050    1003.449                          

 Setup time                                             -0.233    1003.216                          

 Data required time                                               1003.216                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.216                          
 Data arrival time                                                  -6.886                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.330                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_a[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_a[7]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.545
  Launch Clock Delay      :  3.091
  Clock Pessimism Removal :  -0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.282       3.091         ntclkbufg_0      
 CLMA_42_224/CLK                                                           r       counter_e_a[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_42_224/Q1                    tco                   0.197       3.288 f       counter_e_a[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.138       3.426         counter_e_a[7]   
 CLMA_42_225/CD                                                            f       dis_reg_a[7]/opit_0_inv/D

 Data arrival time                                                   3.426         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.478       3.545         ntclkbufg_0      
 CLMA_42_225/CLK                                                           r       dis_reg_a[7]/opit_0_inv/CLK
 clock pessimism                                        -0.406       3.139                          
 clock uncertainty                                       0.000       3.139                          

 Hold time                                               0.027       3.166                          

 Data required time                                                  3.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.166                          
 Data arrival time                                                  -3.426                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.260                          
====================================================================================================

====================================================================================================

Startpoint  : curr_state_b[0]/opit_0_inv/CLK
Endpoint    : counter_e_b[16]/opit_0_inv_L5Q/L0
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.223  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.604
  Launch Clock Delay      :  3.123
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.314       3.123         ntclkbufg_0      
 CLMS_26_241/CLK                                                           r       curr_state_b[0]/opit_0_inv/CLK

 CLMS_26_241/Q0                    tco                   0.197       3.320 f       curr_state_b[0]/opit_0_inv/Q
                                   net (fanout=27)       0.212       3.532         curr_state_b[0]  
 CLMA_30_249/A0                                                            f       counter_e_b[16]/opit_0_inv_L5Q/L0

 Data arrival time                                                   3.532         Logic Levels: 0  
                                                                                   Logic: 0.197ns(48.166%), Route: 0.212ns(51.834%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.537       3.604         ntclkbufg_0      
 CLMA_30_249/CLK                                                           r       counter_e_b[16]/opit_0_inv_L5Q/CLK
 clock pessimism                                        -0.258       3.346                          
 clock uncertainty                                       0.000       3.346                          

 Hold time                                              -0.082       3.264                          

 Data required time                                                  3.264                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.264                          
 Data arrival time                                                  -3.532                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.268                          
====================================================================================================

====================================================================================================

Startpoint  : curr_state_b[0]/opit_0_inv/CLK
Endpoint    : counter_e_b[15]/opit_0_inv_L5Q/L0
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.223  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.604
  Launch Clock Delay      :  3.123
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.314       3.123         ntclkbufg_0      
 CLMS_26_241/CLK                                                           r       curr_state_b[0]/opit_0_inv/CLK

 CLMS_26_241/Q0                    tco                   0.197       3.320 f       curr_state_b[0]/opit_0_inv/Q
                                   net (fanout=27)       0.212       3.532         curr_state_b[0]  
 CLMA_30_248/A0                                                            f       counter_e_b[15]/opit_0_inv_L5Q/L0

 Data arrival time                                                   3.532         Logic Levels: 0  
                                                                                   Logic: 0.197ns(48.166%), Route: 0.212ns(51.834%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.537       3.604         ntclkbufg_0      
 CLMA_30_248/CLK                                                           r       counter_e_b[15]/opit_0_inv_L5Q/CLK
 clock pessimism                                        -0.258       3.346                          
 clock uncertainty                                       0.000       3.346                          

 Hold time                                              -0.082       3.264                          

 Data required time                                                  3.264                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.264                          
 Data arrival time                                                  -3.532                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.268                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.088
  Launch Clock Delay      :  3.525
  Clock Pessimism Removal :  0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.458       3.525         ntclkbufg_0      
 CLMS_66_189/CLK                                                           r       counter_p[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_66_189/Q2                    tco                   0.209       3.734 r       counter_p[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.534       4.268         counter_p[4]     
 CLMA_58_177/Y3                    td                    0.135       4.403 r       N117_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.381       4.784         _N877            
 CLMA_58_189/Y3                    td                    0.305       5.089 r       N165_mux8/gateop_perm/Z
                                   net (fanout=1)        0.353       5.442         _N837            
 CLMA_58_193/Y1                    td                    0.307       5.749 r       N165_mux12/gateop_perm/Z
                                   net (fanout=1)        0.510       6.259         _N918            
 CLMA_70_192/Y2                    td                    0.312       6.571 r       N165_mux18_4/gateop_perm/Z
                                   net (fanout=2)        0.550       7.121         _N1517           
 CLMS_78_181/Y1                    td                    0.302       7.423 r       N373/gateop_perm/Z
                                   net (fanout=2)        0.315       7.738         N373             
 CLMS_78_177/RS                                                            r       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   7.738         Logic Levels: 5  
                                                                                   Logic: 1.570ns(37.266%), Route: 2.643ns(62.734%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.279    1003.088         ntclkbufg_0      
 CLMS_78_177/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                         0.396    1003.484                          
 clock uncertainty                                      -0.050    1003.434                          

 Recovery time                                          -0.223    1003.211                          

 Data required time                                               1003.211                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.211                          
 Data arrival time                                                  -7.738                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.473                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[19]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.543
  Launch Clock Delay      :  3.075
  Clock Pessimism Removal :  -0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.266       3.075         ntclkbufg_0      
 CLMS_66_193/CLK                                                           r       counter_p[19]/opit_0_inv_L5Q_perm/CLK

 CLMS_66_193/Q0                    tco                   0.197       3.272 f       counter_p[19]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.392       3.664         counter_p[19]    
 CLMS_78_181/Y1                    td                    0.126       3.790 r       N373/gateop_perm/Z
                                   net (fanout=2)        0.244       4.034         N373             
 CLMS_78_177/RS                                                            r       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   4.034         Logic Levels: 1  
                                                                                   Logic: 0.323ns(33.681%), Route: 0.636ns(66.319%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.476       3.543         ntclkbufg_0      
 CLMS_78_177/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                        -0.396       3.147                          
 clock uncertainty                                       0.000       3.147                          

 Removal time                                           -0.195       2.952                          

 Data required time                                                  2.952                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.952                          
 Data arrival time                                                  -4.034                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.082                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm4 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.451       3.518         ntclkbufg_0      
 CLMA_58_181/CLK                                                           r       counter_p[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_181/Q0                    tco                   0.209       3.727 r       counter_p[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.515       4.242         counter_p[5]     
 CLMA_58_188/Y1                    td                    0.221       4.463 r       N125_mux3/gateop_perm/Z
                                   net (fanout=2)        0.241       4.704         _N878            
 CLMA_58_188/Y3                    td                    0.305       5.009 r       N146_mux7_7/gateop_perm/Z
                                   net (fanout=1)        0.378       5.387         _N912            
 CLMA_58_181/Y3                    td                    0.305       5.692 r       N146_mux13_4/gateop_perm/Z
                                   net (fanout=1)        0.527       6.219         _N1504           
 CLMA_70_192/Y0                    td                    0.308       6.527 r       N148_muxf6_perm/Y0
                                   net (fanout=1)        0.378       6.905         _N911            
 CLMA_70_189/Y0                    td                    0.281       7.186 f       N161_6/gateop_perm/Z
                                   net (fanout=1)        2.490       9.676         _N1104           
 IOL_7_349/DO                      td                    0.081       9.757 f       pwm4_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.757         pwm4_obuf/ntO    
 IOBS_0_349/PAD                    td                    2.049      11.806 f       pwm4_obuf/opit_0/O
                                   net (fanout=1)        0.092      11.898         pwm4             
 A8                                                                        f       pwm4 (port)      

 Data arrival time                                                  11.898         Logic Levels: 7  
                                                                                   Logic: 3.759ns(44.857%), Route: 4.621ns(55.143%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.455       3.522         ntclkbufg_0      
 CLMA_58_177/CLK                                                           r       counter_p[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_177/Q2                    tco                   0.209       3.731 r       counter_p[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.380       4.111         counter_p[3]     
 CLMA_58_189/Y2                    td                    0.312       4.423 r       N135_mux6_4/gateop_perm/Z
                                   net (fanout=1)        0.351       4.774         _N1584           
 CLMA_58_193/Y0                    td                    0.310       5.084 r       N135_mux8/gateop_perm/Z
                                   net (fanout=1)        0.377       5.461         _N825            
 CLMA_58_188/Y2                    td                    0.312       5.773 r       N135_mux12/gateop_perm/Z
                                   net (fanout=1)        0.512       6.285         _N987            
 CLMA_70_192/Y1                    td                    0.302       6.587 r       N148_muxf6_perm/Y1
                                   net (fanout=1)        0.366       6.953         _N908            
 CLMA_70_177/Y0                    td                    0.139       7.092 f       N140/gateop_perm/Z
                                   net (fanout=1)        2.227       9.319         nt_pwm2          
 IOL_7_322/DO                      td                    0.081       9.400 f       pwm2_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.400         pwm2_obuf/ntO    
 IOBD_0_322/PAD                    td                    2.049      11.449 f       pwm2_obuf/opit_0/O
                                   net (fanout=1)        0.097      11.546         pwm2             
 B6                                                                        f       pwm2 (port)      

 Data arrival time                                                  11.546         Logic Levels: 7  
                                                                                   Logic: 3.714ns(46.286%), Route: 4.310ns(53.714%)
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : rgb_p (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.477       3.544         ntclkbufg_0      
 CLMS_46_221/CLK                                                           r       counter_rgb_t[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_46_221/Q0                    tco                   0.209       3.753 r       counter_rgb_t[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.599       4.352         counter_rgb_t[6] 
 CLMA_54_208/Y1                    td                    0.135       4.487 r       N98_mux3/gateop_perm/Z
                                   net (fanout=1)        0.554       5.041         _N1033           
 CLMA_54_212/Y0                    td                    0.310       5.351 r       N98_mux7/gateop_perm/Z
                                   net (fanout=1)        0.358       5.709         _N967            
 CLMA_58_216/Y1                    td                    0.185       5.894 f       N114/gateop_perm/Z
                                   net (fanout=1)        3.359       9.253         _N1              
 IOL_151_22/DO                     td                    0.081       9.334 f       rgb_p_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.334         rgb_p_obuf/ntO   
 IOBD_152_22/PAD                   td                    2.049      11.383 f       rgb_p_obuf/opit_0/O
                                   net (fanout=1)        0.060      11.443         rgb_p            
 V16                                                                       f       rgb_p (port)     

 Data arrival time                                                  11.443         Logic Levels: 5  
                                                                                   Logic: 2.969ns(37.587%), Route: 4.930ns(62.413%)
====================================================================================================

====================================================================================================

Startpoint  : echo_a (port)
Endpoint    : echo_a1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F7                                                      0.000       0.000 r       echo_a (port)    
                                   net (fanout=1)        0.055       0.055         echo_a           
 IOBD_0_294/DIN                    td                    0.781       0.836 r       echo_a_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.836         echo_a_ibuf/ntD  
 IOL_7_294/RX_DATA_DD              td                    0.071       0.907 r       echo_a_ibuf/opit_1/OUT
                                   net (fanout=1)        0.776       1.683         nt_echo_a        
 CLMA_30_228/M2                                                            r       echo_a1/opit_0_inv/D

 Data arrival time                                                   1.683         Logic Levels: 2  
                                                                                   Logic: 0.852ns(50.624%), Route: 0.831ns(49.376%)
====================================================================================================

====================================================================================================

Startpoint  : echo_b (port)
Endpoint    : echo_b1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E5                                                      0.000       0.000 r       echo_b (port)    
                                   net (fanout=1)        0.036       0.036         echo_b           
 IOBD_0_326/DIN                    td                    0.781       0.817 r       echo_b_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.817         echo_b_ibuf/ntD  
 IOL_7_326/RX_DATA_DD              td                    0.071       0.888 r       echo_b_ibuf/opit_1/OUT
                                   net (fanout=1)        0.983       1.871         nt_echo_b        
 CLMA_22_241/M0                                                            r       echo_b1/opit_0_inv/D

 Data arrival time                                                   1.871         Logic Levels: 2  
                                                                                   Logic: 0.852ns(45.537%), Route: 1.019ns(54.463%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : echo_b2/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G5                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.042       0.042         sys_rst_n        
 IOBS_0_241/DIN                    td                    1.477       1.519 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.519         sys_rst_n_ibuf/ntD
 IOL_7_241/RX_DATA_DD              td                    0.071       1.590 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=108)      0.362       1.952         nt_sys_rst_n     
 CLMA_22_241/RS                                                            f       echo_b2/opit_0_inv/RS

 Data arrival time                                                   1.952         Logic Levels: 2  
                                                                                   Logic: 1.548ns(79.303%), Route: 0.404ns(20.697%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 7.000 sec
Action report_timing: CPU time elapsed is 6.469 sec
Current time: Mon Jul 17 18:39:55 2023
Action report_timing: Peak memory pool usage is 323,141,632 bytes
Report timing is finished successfully.
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Mon Jul 17 18:39:57 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.343750 sec.
Generating architecture configuration.
The bitstream file is "D:/VERILOG/smart_car/prj/generate_bitstream/smart_car.sbit"
Generate programming file takes 11.093750 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 17.000 sec
Action gen_bit_stream: CPU time elapsed is 16.563 sec
Current time: Mon Jul 17 18:40:14 2023
Action gen_bit_stream: Peak memory pool usage is 340,770,816 bytes
Process "Generate Bitstream" done.
Process exit normally.
Compiling architecture definition.
I: Flow-6004: Design file modified: "D:/VERILOG/smart_car/prj/source/rtl/smart_car.v". 


Process "Compile" started.
Current time: Mon Jul 17 18:52:05 2023
Compiling architecture definition.
Analyzing project file 'D:/VERILOG/smart_car/prj/smart_car.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0001: Analyzing file D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0002: Analyzing module smart_car (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v successfully.
 0.002105s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "smart_car" is set as top module.
Executing : rtl-elaborate successfully.
 0.010587s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (147.6%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.008318s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-infer.
W: Sdm-2004: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 337)]: Latch is generated for signal next_state_b, possible missing assignment in an if or case statement.
W: Sdm-2004: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 266)]: Latch is generated for signal next_state_a, possible missing assignment in an if or case statement.
Executing : rtl-infer successfully.
 0.066047s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (94.6%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.004041s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (386.7%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.021391s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (73.0%)
Start FSM inference.
I: FSM state_rgb[2:0]_fsm[2:0] inferred.
FSM state_rgb[2:0]_fsm[2:0] STG:
Number of reachable states: 3
Input nets: N32 echo_en_n 
S1(001)-->S0(000): 00
S0(000)-->S2(010): 10
S1(001)-->S2(010): 10
S2(010)-->S0(000): 00
S0(000)-->S1(001): x1
S2(010)-->S1(001): x1

Executing : FSM inference successfully.
 0.012536s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (124.6%)
Start sdm2adm.
I: Constant propagation done on N113 (bmsWIDEMUX).
I: Constant propagation done on N114 (bmsWIDEMUX).
Executing : sdm2adm successfully.
 0.036786s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (85.0%)
Saving design to DB.
Action compile: Real time elapsed is 3.000 sec
Action compile: CPU time elapsed is 2.641 sec
Current time: Mon Jul 17 18:52:08 2023
Action compile: Peak memory pool usage is 112,926,720 bytes
Process "Compile" done.


Process "Synthesize" started.
Current time: Mon Jul 17 18:52:08 2023
Compiling architecture definition.
Analyzing project file 'D:/VERILOG/smart_car/prj/smart_car.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351568

Generated by Fabric Compiler ( version 2020.2-Lite <build 59895> ) at Mon Jul 17 18:52:11 2023


Compiling prim grid devices.
Building architecture model.
Loading device packaging model 'MBG324'.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/source/source/smart_car.fdc(line number: 68)] | Port a has been placed at location C8, whose type is share pin.
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/source/source/smart_car.fdc(line number: 72)] | Port b has been placed at location E8, whose type is share pin.
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/source/source/smart_car.fdc(line number: 88)] | Port echo_en_n has been placed at location D8, whose type is share pin.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk_Inferred [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name sys_clk_Inferred [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins N408:Z
Executing : get_pins N408:Z successfully.
Executing : create_clock -name N408/Z_Inferred [get_pins N408:Z] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name N408/Z_Inferred [get_pins N408:Z] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins N405:Z
Executing : get_pins N405:Z successfully.
Executing : create_clock -name N405/Z_Inferred [get_pins N405:Z] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name N405/Z_Inferred [get_pins N405:Z] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group sys_clk_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group sys_clk_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group N408/Z_Inferred
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group N408/Z_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group N405/Z_Inferred
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group N405/Z_Inferred successfully.
Start pre-mapping.
I: Encoding type of FSM 'state_rgb[2:0]_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'state_rgb[2:0]_fsm[2:0]':
I: from  state_rgb[2] state_rgb[1] state_rgb[0]
I: to  state_rgb_2 state_rgb_1 state_rgb_0
I: 000 => 001
I: 001 => 010
I: 010 => 100
Executing : pre-mapping successfully.
 0.039724s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (118.0%)
Start mod-gen.
I: Constant propagation done on N22_bc0 (bmsREDAND).
I: Constant propagation done on N103_sum2 (bmsREDXOR).
I: Constant propagation done on N103_ab2 (bmsREDAND).
I: Constant propagation done on N103_ac2 (bmsREDAND).
I: Constant propagation done on N103_sum4 (bmsREDXOR).
I: Constant propagation done on N22_sum0 (bmsREDXOR).
I: Constant propagation done on N22_ab0 (bmsREDAND).
I: Constant propagation done on N103_ac1 (bmsREDAND).
I: Constant propagation done on N103_maj0 (bmsREDXOR).
I: Constant propagation done on N103_ab0 (bmsREDAND).
Executing : mod-gen successfully.
 0.068406s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (91.4%)
Start logic-optimization.
Executing : logic-optimization successfully.
 1.157524s wall, 1.140625s user + 0.015625s system = 1.156250s CPU (99.9%)
Start tech-mapping phase 1.
I: Removed inst reg_rgb[2] that is redundant to reg_rgb[1] (type GTP_DFF_E)
I: Removed inst reg_rgb[3] that is redundant to reg_rgb[1] (type GTP_DFF_E)
I: Removed inst reg_rgb[4] that is redundant to reg_rgb[1] (type GTP_DFF_E)
I: Removed inst reg_rgb[5] that is redundant to reg_rgb[1] (type GTP_DFF_E)
I: Removed inst reg_rgb[6] that is redundant to reg_rgb[1] (type GTP_DFF_E)
I: Removed inst reg_rgb[7] that is redundant to reg_rgb[1] (type GTP_DFF_E)
I: Removed inst reg_rgb[1] that is redundant to reg_rgb[0] (type GTP_DFF_E)
I: Removed inst reg_rgb[17] that is redundant to reg_rgb[16] (type GTP_DFF_E)
I: Removed inst reg_rgb[18] that is redundant to reg_rgb[16] (type GTP_DFF_E)
I: Removed inst reg_rgb[19] that is redundant to reg_rgb[16] (type GTP_DFF_E)
I: Removed inst reg_rgb[20] that is redundant to reg_rgb[16] (type GTP_DFF_E)
I: Removed inst reg_rgb[21] that is redundant to reg_rgb[16] (type GTP_DFF_E)
I: Removed inst reg_rgb[22] that is redundant to reg_rgb[16] (type GTP_DFF_E)
I: Removed inst reg_rgb[23] that is redundant to reg_rgb[16] (type GTP_DFF_E)
I: Removed inst reg_rgb[9] that is redundant to reg_rgb[8] (type GTP_DFF_E)
I: Removed inst reg_rgb[10] that is redundant to reg_rgb[8] (type GTP_DFF_E)
I: Removed inst reg_rgb[11] that is redundant to reg_rgb[8] (type GTP_DFF_E)
I: Removed inst reg_rgb[12] that is redundant to reg_rgb[8] (type GTP_DFF_E)
I: Removed inst reg_rgb[13] that is redundant to reg_rgb[8] (type GTP_DFF_E)
I: Removed inst reg_rgb[14] that is redundant to reg_rgb[8] (type GTP_DFF_E)
I: Removed inst reg_rgb[15] that is redundant to reg_rgb[8] (type GTP_DFF_E)
Executing : tech-mapping phase 1 successfully.
 0.045158s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (103.8%)
Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully.
 1.603495s wall, 1.578125s user + 0.031250s system = 1.609375s CPU (100.4%)
Start tech-optimization.
Executing : tech-optimization successfully.
 0.074273s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (105.2%)
Start phys-optimization.
Executing : phys-optimization successfully.
 0.000063s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start restore-hierarchy.
Executing : restore-hierarchy successfully.
 0.000291s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

Cell Usage:
GTP_DFF_C                    53 uses
GTP_DFF_CE                  119 uses
GTP_DFF_E                     6 uses
GTP_DFF_PE                    1 use
GTP_DLATCH                    4 uses
GTP_DLATCH_C                  1 use
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_LUT1                      3 uses
GTP_LUT2                    122 uses
GTP_LUT3                     11 uses
GTP_LUT4                     31 uses
GTP_LUT5                     59 uses
GTP_LUT5CARRY               113 uses
GTP_MUX2LUT6                  5 uses

I/O ports: 26
GTP_INBUF                  11 uses
GTP_OUTBUF                 15 uses

Mapping Summary:
Total LUTs: 339 of 17536 (1.93%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 339
Total Registers: 179 of 26304 (0.68%)
Total Latches: 5

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 26 of 240 (10.83%)


Number of unique control sets : 16
  CLK(nt_sys_clk), C(N373)                         : 1
  CLK(nt_sys_clk), C(~nt_sys_rst_n)                : 52
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N285)      : 21
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N290)      : 21
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N357)      : 24
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N361)      : 5
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N381)      : 21
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N388)      : 2
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N395)      : 21
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N402)      : 2
  CLK(nt_sys_clk), CE(N367)                        : 2
  CLK(nt_sys_clk), CE(~nt_echo_en_n)               : 4
  CLK(nt_sys_clk), CP(~nt_sys_rst_n), CE(_N1366)         : 3
      CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(_N1366)      : 2
      CLK(nt_sys_clk), P(~nt_sys_rst_n), CE(_N1366)      : 1
  G(N373), C(N372)                                 : 1
  G(N405)                                          : 2
  G(N408)                                          : 2


Number of DFF:CE Signals : 11
  N285(from GTP_LUT2:Z)                            : 21
  N290(from GTP_LUT2:Z)                            : 21
  N357(from GTP_LUT3:Z)                            : 24
  N361(from GTP_LUT5:Z)                            : 5
  N367(from GTP_LUT5:Z)                            : 2
  N381(from GTP_LUT4:Z)                            : 21
  N388(from GTP_LUT4:Z)                            : 2
  N395(from GTP_LUT4:Z)                            : 21
  N402(from GTP_LUT4:Z)                            : 2
  _N1366(from GTP_LUT5:Z)                          : 3
  ~nt_echo_en_n(from GTP_INV:Z)                    : 4

Number of DFF:CLK Signals : 1
  nt_sys_clk(from GTP_INBUF:O)                     : 179

Number of DFF:CP Signals : 2
  N373(from GTP_LUT4:Z)                            : 1
  ~nt_sys_rst_n(from GTP_INV:Z)                    : 172

Number of DLATCH:CP Signals : 1
  N372(from GTP_LUT4:Z)                            : 1

Number of DLATCH:G Signals : 3
  N373(from GTP_LUT4:Z)                            : 1
  N405(from GTP_LUT2:Z)                            : 2
  N408(from GTP_LUT2:Z)                            : 2

Design 'smart_car' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to smart_car_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
C: STA-3011: Clock pin 'next_state_a[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_a[1]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[1]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'pwm_ab_cp/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'l1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_ab' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rgb_p' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'trig' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_en_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'en_ab' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p2' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p3' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Detailed Timing Report:

Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred         1000.000     {0 500}        Declared               179           0  {sys_clk}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               sys_clk_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred             1.000 MHz     183.688 MHz       1000.000          5.444        994.556
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           994.556       0.000              0            294
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             0.881       0.000              0            294
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           994.935       0.000              0              1
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             1.834       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred                                  499.279       0.000              0            179
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : counter_rgb_t[4]/CLK (GTP_DFF_CE)
Endpoint    : counter_rgb_t[4]/CE (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_rgb_t[4]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       counter_rgb_t[4]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.619       4.710         counter_rgb_t[4] 
                                                                                   N14_mux5_4/I0 (GTP_LUT3)
                                   td                    0.231       4.941 f       N14_mux5_4/Z (GTP_LUT3)
                                   net (fanout=1)        0.465       5.406         _N1358           
                                                                                   N14_mux6/I4 (GTP_LUT5)
                                   td                    0.174       5.580 f       N14_mux6/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.045         _N954            
                                                                                   N14_mux10/I4 (GTP_LUT5)
                                   td                    0.174       6.219 f       N14_mux10/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.684         _N956            
                                                                                   N18_23/I4 (GTP_LUT5)
                                   td                    0.174       6.858 f       N18_23/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       7.323         _N1535           
                                                                                   N18_24/I4 (GTP_LUT5)
                                   td                    0.174       7.497 f       N18_24/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       7.977         N18              
                                                                                   N357_9/I2 (GTP_LUT3)
                                   td                    0.164       8.141 r       N357_9/Z (GTP_LUT3)
                                   net (fanout=24)       0.742       8.883         N357             
                                                                           r       counter_rgb_t[4]/CE (GTP_DFF_CE)

 Data arrival time                                                   8.883         Logic Levels: 6  
                                                                                   Logic: 1.416ns(27.672%), Route: 3.701ns(72.328%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555    1003.766         nt_sys_clk       
                                                                           r       counter_rgb_t[4]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  -8.883                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.556                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[4]/CLK (GTP_DFF_CE)
Endpoint    : counter_rgb_t[18]/CE (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_rgb_t[4]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       counter_rgb_t[4]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.619       4.710         counter_rgb_t[4] 
                                                                                   N14_mux5_4/I0 (GTP_LUT3)
                                   td                    0.231       4.941 f       N14_mux5_4/Z (GTP_LUT3)
                                   net (fanout=1)        0.465       5.406         _N1358           
                                                                                   N14_mux6/I4 (GTP_LUT5)
                                   td                    0.174       5.580 f       N14_mux6/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.045         _N954            
                                                                                   N14_mux10/I4 (GTP_LUT5)
                                   td                    0.174       6.219 f       N14_mux10/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.684         _N956            
                                                                                   N18_23/I4 (GTP_LUT5)
                                   td                    0.174       6.858 f       N18_23/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       7.323         _N1535           
                                                                                   N18_24/I4 (GTP_LUT5)
                                   td                    0.174       7.497 f       N18_24/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       7.977         N18              
                                                                                   N357_9/I2 (GTP_LUT3)
                                   td                    0.164       8.141 r       N357_9/Z (GTP_LUT3)
                                   net (fanout=24)       0.742       8.883         N357             
                                                                           r       counter_rgb_t[18]/CE (GTP_DFF_CE)

 Data arrival time                                                   8.883         Logic Levels: 6  
                                                                                   Logic: 1.416ns(27.672%), Route: 3.701ns(72.328%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555    1003.766         nt_sys_clk       
                                                                           r       counter_rgb_t[18]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  -8.883                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.556                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[4]/CLK (GTP_DFF_CE)
Endpoint    : counter_rgb_t[20]/CE (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_rgb_t[4]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       counter_rgb_t[4]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.619       4.710         counter_rgb_t[4] 
                                                                                   N14_mux5_4/I0 (GTP_LUT3)
                                   td                    0.231       4.941 f       N14_mux5_4/Z (GTP_LUT3)
                                   net (fanout=1)        0.465       5.406         _N1358           
                                                                                   N14_mux6/I4 (GTP_LUT5)
                                   td                    0.174       5.580 f       N14_mux6/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.045         _N954            
                                                                                   N14_mux10/I4 (GTP_LUT5)
                                   td                    0.174       6.219 f       N14_mux10/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.684         _N956            
                                                                                   N18_23/I4 (GTP_LUT5)
                                   td                    0.174       6.858 f       N18_23/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       7.323         _N1535           
                                                                                   N18_24/I4 (GTP_LUT5)
                                   td                    0.174       7.497 f       N18_24/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       7.977         N18              
                                                                                   N357_9/I2 (GTP_LUT3)
                                   td                    0.164       8.141 r       N357_9/Z (GTP_LUT3)
                                   net (fanout=24)       0.742       8.883         N357             
                                                                           r       counter_rgb_t[20]/CE (GTP_DFF_CE)

 Data arrival time                                                   8.883         Logic Levels: 6  
                                                                                   Logic: 1.416ns(27.672%), Route: 3.701ns(72.328%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555    1003.766         nt_sys_clk       
                                                                           r       counter_rgb_t[20]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  -8.883                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.556                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_a[16]/CLK (GTP_DFF_CE)
Endpoint    : dis_reg_a[16]/D (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_e_a[16]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       counter_e_a[16]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.597       4.680         counter_e_a[16]  
                                                                           f       dis_reg_a[16]/D (GTP_DFF_CE)

 Data arrival time                                                   4.680         Logic Levels: 0  
                                                                                   Logic: 0.317ns(34.683%), Route: 0.597ns(65.317%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       dis_reg_a[16]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.881                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[11]/CLK (GTP_DFF_CE)
Endpoint    : dis_reg_b[11]/D (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_e_b[11]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       counter_e_b[11]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.597       4.680         counter_e_b[11]  
                                                                           f       dis_reg_b[11]/D (GTP_DFF_CE)

 Data arrival time                                                   4.680         Logic Levels: 0  
                                                                                   Logic: 0.317ns(34.683%), Route: 0.597ns(65.317%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       dis_reg_b[11]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.881                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[9]/CLK (GTP_DFF_CE)
Endpoint    : dis_reg_b[9]/D (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_e_b[9]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       counter_e_b[9]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.597       4.680         counter_e_b[9]   
                                                                           f       dis_reg_b[9]/D (GTP_DFF_CE)

 Data arrival time                                                   4.680         Logic Levels: 0  
                                                                                   Logic: 0.317ns(34.683%), Route: 0.597ns(65.317%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       dis_reg_b[9]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.881                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[1]/CLK (GTP_DFF_C)
Endpoint    : pwm_ab_sel/C (GTP_DFF_C)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[1]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[1]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.597       4.688         counter_p[1]     
                                                                                   N117_mux5_2/I0 (GTP_LUT2)
                                   td                    0.206       4.894 f       N117_mux5_2/Z (GTP_LUT2)
                                   net (fanout=1)        0.465       5.359         _N1526           
                                                                                   N117_mux5_6/I4 (GTP_LUT5)
                                   td                    0.174       5.533 f       N117_mux5_6/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       6.013         _N817            
                                                                                   N165_mux9/I4 (GTP_LUT5)
                                   td                    0.174       6.187 f       N165_mux9/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.652         _N952            
                                                                                   N165_mux13_5/I4 (GTP_LUT5)
                                   td                    0.174       6.826 f       N165_mux13_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       7.291         _N997            
                                                                                   N165_mux17_9/I4 (GTP_LUT5)
                                   td                    0.174       7.465 f       N165_mux17_9/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       7.945         _N1056           
                                                                                   N373/I0 (GTP_LUT4)
                                   td                    0.164       8.109 r       N373/Z (GTP_LUT4)
                                   net (fanout=2)        0.395       8.504         N373             
                                                                           r       pwm_ab_sel/C (GTP_DFF_C)

 Data arrival time                                                   8.504         Logic Levels: 6  
                                                                                   Logic: 1.391ns(29.358%), Route: 3.347ns(70.642%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555    1003.766         nt_sys_clk       
                                                                           r       pwm_ab_sel/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Recovery time                                          -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  -8.504                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.935                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[18]/CLK (GTP_DFF_C)
Endpoint    : pwm_ab_sel/C (GTP_DFF_C)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[18]/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       counter_p[18]/Q (GTP_DFF_C)
                                   net (fanout=7)        0.651       4.734         counter_p[18]    
                                                                                   N373/I1 (GTP_LUT4)
                                   td                    0.248       4.982 r       N373/Z (GTP_LUT4)
                                   net (fanout=2)        0.395       5.377         N373             
                                                                           r       pwm_ab_sel/C (GTP_DFF_C)

 Data arrival time                                                   5.377         Logic Levels: 1  
                                                                                   Logic: 0.565ns(35.071%), Route: 1.046ns(64.929%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       pwm_ab_sel/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Removal time                                           -0.223       3.543                          

 Data required time                                                  3.543                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.543                          
 Data arrival time                                                  -5.377                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[8]/CLK (GTP_DFF_C)
Endpoint    : pwm2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[8]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[8]/Q (GTP_DFF_C)
                                   net (fanout=8)        0.661       4.752         counter_p[8]     
                                                                                   N135_mux6_4/I0 (GTP_LUT5)
                                   td                    0.280       5.032 r       N135_mux6_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       5.497         _N1581           
                                                                                   N135_mux8/I4 (GTP_LUT5)
                                   td                    0.174       5.671 f       N135_mux8/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.136         _N825            
                                                                                   N135_mux12/I4 (GTP_LUT5)
                                   td                    0.174       6.310 f       N135_mux12/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.775         _N987            
                                                                                   N135_mux16/I4 (GTP_LUT5)
                                   td                    0.174       6.949 f       N135_mux16/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       7.429         _N907            
                                                                                   N140/I3 (GTP_LUT4)
                                   td                    0.174       7.603 f       N140/Z (GTP_LUT4)
                                   net (fanout=1)        0.749       8.352         nt_pwm2          
                                                                                   pwm2_obuf/I (GTP_OUTBUF)
                                   td                    2.409      10.761 f       pwm2_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      10.761         pwm2             
 pwm2                                                                      f       pwm2 (port)      

 Data arrival time                                                  10.761         Logic Levels: 6  
                                                                                   Logic: 3.710ns(53.038%), Route: 3.285ns(46.962%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[6]/CLK (GTP_DFF_C)
Endpoint    : pwm4 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[6]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[6]/Q (GTP_DFF_C)
                                   net (fanout=6)        0.640       4.731         counter_p[6]     
                                                                                   N125_mux3/I3 (GTP_LUT4)
                                   td                    0.259       4.990 f       N125_mux3/Z (GTP_LUT4)
                                   net (fanout=2)        0.480       5.470         _N877            
                                                                                   N146_mux7_4/I4 (GTP_LUT5)
                                   td                    0.174       5.644 f       N146_mux7_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.109         _N911            
                                                                                   N146_mux13_6/I4 (GTP_LUT5)
                                   td                    0.174       6.283 f       N146_mux13_6/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.748         _N1571           
                                                                                   N146_mux16/I3 (GTP_LUT4)
                                   td                    0.174       6.922 f       N146_mux16/Z (GTP_LUT4)
                                   net (fanout=2)        0.480       7.402         _N910            
                                                                                   N161_6/I4 (GTP_LUT5)
                                   td                    0.174       7.576 f       N161_6/Z (GTP_LUT5)
                                   net (fanout=1)        0.749       8.325         _N1103           
                                                                                   pwm4_obuf/I (GTP_OUTBUF)
                                   td                    2.409      10.734 f       pwm4_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      10.734         pwm4             
 pwm4                                                                      f       pwm4 (port)      

 Data arrival time                                                  10.734         Logic Levels: 6  
                                                                                   Logic: 3.689ns(52.942%), Route: 3.279ns(47.058%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[8]/CLK (GTP_DFF_C)
Endpoint    : pwm3 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=179)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[8]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[8]/Q (GTP_DFF_C)
                                   net (fanout=8)        0.661       4.752         counter_p[8]     
                                                                                   N135_mux6_4/I0 (GTP_LUT5)
                                   td                    0.280       5.032 r       N135_mux6_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       5.497         _N1581           
                                                                                   N135_mux8/I4 (GTP_LUT5)
                                   td                    0.174       5.671 f       N135_mux8/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.136         _N825            
                                                                                   N135_mux12/I4 (GTP_LUT5)
                                   td                    0.174       6.310 f       N135_mux12/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.775         _N987            
                                                                                   N135_mux16/I4 (GTP_LUT5)
                                   td                    0.174       6.949 f       N135_mux16/Z (GTP_LUT5)
                                   net (fanout=2)        0.000       6.949         _N907            
                                                                                   N148/I1 (GTP_MUX2LUT6)
                                   td                    0.000       6.949 f       N148/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.749       7.698         nt_pwm3          
                                                                                   pwm3_obuf/I (GTP_OUTBUF)
                                   td                    2.409      10.107 f       pwm3_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      10.107         pwm3             
 pwm3                                                                      f       pwm3 (port)      

 Data arrival time                                                  10.107         Logic Levels: 6  
                                                                                   Logic: 3.536ns(55.764%), Route: 2.805ns(44.236%)
====================================================================================================

====================================================================================================

Startpoint  : echo_a (port)
Endpoint    : echo_a1/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 echo_a                                                  0.000       0.000 r       echo_a (port)    
                                   net (fanout=1)        0.000       0.000         echo_a           
                                                                                   echo_a_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       echo_a_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.175       2.386         nt_echo_a        
                                                                           r       echo_a1/D (GTP_DFF_C)

 Data arrival time                                                   2.386         Logic Levels: 1  
                                                                                   Logic: 1.211ns(50.754%), Route: 1.175ns(49.246%)
====================================================================================================

====================================================================================================

Startpoint  : echo_b (port)
Endpoint    : echo_b1/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 echo_b                                                  0.000       0.000 r       echo_b (port)    
                                   net (fanout=1)        0.000       0.000         echo_b           
                                                                                   echo_b_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       echo_b_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.175       2.386         nt_echo_b        
                                                                           r       echo_b1/D (GTP_DFF_C)

 Data arrival time                                                   2.386         Logic Levels: 1  
                                                                                   Logic: 1.211ns(50.754%), Route: 1.175ns(49.246%)
====================================================================================================

====================================================================================================

Startpoint  : echo_en_n (port)
Endpoint    : nr_a/CE (GTP_DFF_E)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 echo_en_n                                               0.000       0.000 r       echo_en_n (port) 
                                   net (fanout=1)        0.000       0.000         echo_en_n        
                                                                                   echo_en_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       echo_en_n_ibuf/O (GTP_INBUF)
                                   net (fanout=8)        0.000       1.211         nt_echo_en_n     
                                                                                   N223_0/I (GTP_INV)
                                   td                    0.000       1.211 f       N223_0/Z (GTP_INV)
                                   net (fanout=4)        1.560       2.771         N223_0           
                                                                           f       nr_a/CE (GTP_DFF_E)

 Data arrival time                                                   2.771         Logic Levels: 2  
                                                                                   Logic: 1.211ns(43.703%), Route: 1.560ns(56.297%)
====================================================================================================

====================================================================================================
Action synthesize: Real time elapsed is 9.000 sec
Action synthesize: CPU time elapsed is 7.531 sec
Current time: Mon Jul 17 18:52:17 2023
Action synthesize: Peak memory pool usage is 236,056,576 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Mon Jul 17 18:52:18 2023
Compiling architecture definition.
Analyzing project file 'D:/VERILOG/smart_car/prj/smart_car.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file D:/VERILOG/smart_car/prj/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351568

Flattening design 'smart_car'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_sys_clk in design, driver pin O(instance sys_clk_ibuf) -> load pin CLK(instance counter_e_a[0]).
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.140625 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
|      Logic Utilization|      Used|      Available|      Utilization(%)
+-------------------------------------------------------------------------+
|                    APM|         0|             30|                    0
|                IOCKDLY|         0|             24|                    0
|                     FF|       179|          26304|                    1
|                    LUT|       344|          17536|                    2
|        Distributed RAM|         0|           4440|                    0
|                    DLL|         0|              6|                    0
|                   DQSL|         0|             18|                    0
|                    DRM|         0|             48|                    0
|               FUSECODE|         0|              1|                    0
|                     IO|        26|            240|                   11
|                IOCKDIV|         0|             12|                    0
|               IOCKGATE|         0|             12|                    0
|                   IPAL|         0|              1|                    0
|                    PLL|         0|              6|                    0
|                   RCKB|         0|             24|                    0
|              SCANCHAIN|         0|              4|                    0
|                  START|         0|              1|                    0
|                   USCM|         1|             20|                    5
|                  HMEMC|         0|              2|                    0
|                    OSC|         0|              1|                    0
|                    ADC|         0|              1|                    0
|                CRYSTAL|         0|              6|                    0
|                  FLSIF|         0|              1|                    0
|                 RESCAL|         0|              6|                    0
|                   UDID|         0|              1|                    0
+-------------------------------------------------------------------------+

Design 'smart_car' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/VERILOG/smart_car/prj/device_map/flow_led.pcf has been covered.
Action dev_map: Real time elapsed is 6.000 sec
Action dev_map: CPU time elapsed is 5.766 sec
Current time: Mon Jul 17 18:52:25 2023
Action dev_map: Peak memory pool usage is 220,622,848 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Mon Jul 17 18:52:25 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file D:/VERILOG/smart_car/prj/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f D:/VERILOG/smart_car/prj/device_map/flow_led.pcf
Executing : def_port l1 -LOC D4 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port l1 -LOC D4 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port l2 -LOC C6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port l2 -LOC C6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port l3 -LOC A5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port l3 -LOC A5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port l4 -LOC D6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port l4 -LOC D6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port nr_a -LOC F8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port nr_a -LOC F8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port nr_a_led -LOC F3 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -DRIVE 4 -SLEW SLOW
Executing : def_port nr_a_led -LOC F3 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port nr_b -LOC E6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port nr_b -LOC E6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port nr_b_led -LOC J6 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -DRIVE 4 -SLEW SLOW
Executing : def_port nr_b_led -LOC J6 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm1 -LOC R13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm1 -LOC R13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm2 -LOC B6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm2 -LOC B6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm3 -LOC B7 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm3 -LOC B7 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm4 -LOC A8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm4 -LOC A8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm_ab -LOC P13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm_ab -LOC P13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port rgb_p -LOC V16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port rgb_p -LOC V16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port trig -LOC E7 -IOSTANDARD LVTTL33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port trig -LOC E7 -IOSTANDARD LVTTL33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port a -LOC C8 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/device_map/flow_led.pcf(line number: 18)] | Port a has been placed at location C8, whose type is share pin.
Executing : def_port a -LOC C8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port b -LOC E8 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/device_map/flow_led.pcf(line number: 19)] | Port b has been placed at location E8, whose type is share pin.
Executing : def_port b -LOC E8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port echo_a -LOC F7 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port echo_a -LOC F7 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port echo_b -LOC E5 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port echo_b -LOC E5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port echo_en_n -LOC D8 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/device_map/flow_led.pcf(line number: 22)] | Port echo_en_n has been placed at location D8, whose type is share pin.
Executing : def_port echo_en_n -LOC D8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port en_ab -LOC T13 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port en_ab -LOC T13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port p1 -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port p1 -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port p2 -LOC R17 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port p2 -LOC R17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port p3 -LOC R18 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port p3 -LOC R18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port sys_clk -LOC B5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP
Executing : def_port sys_clk -LOC B5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP successfully.
Executing : def_port sys_rst_n -LOC G5 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -BUS_KEEPER PULLUP
Executing : def_port sys_rst_n -LOC G5 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -BUS_KEEPER PULLUP successfully.
Executing : apply_constraint -f D:/VERILOG/smart_car/prj/device_map/flow_led.pcf successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 467485


Placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Pre global placement takes 1.78 sec.
Run super clustering :
	Initial slack 989589.
	1 iterations finished.
	Final slack 989589.
Super clustering done.
Design Utilization : 2%.
Global placement takes 0.19 sec.
Wirelength after global placement is 2832.
Placed fixed group with base inst a_ibuf/opit_1 on IOL_7_362.
Placed fixed group with base inst b_ibuf/opit_1 on IOL_7_366.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Placed fixed group with base inst echo_a_ibuf/opit_1 on IOL_7_294.
Placed fixed group with base inst echo_b_ibuf/opit_1 on IOL_7_326.
Placed fixed group with base inst echo_en_n_ibuf/opit_1 on IOL_7_361.
Placed fixed group with base inst en_ab_ibuf/opit_1 on IOL_151_13.
Placed fixed group with base inst l1_obuf/opit_1 on IOL_7_333.
Placed fixed group with base inst l2_obuf/opit_1 on IOL_7_358.
Placed fixed group with base inst l3_obuf/opit_1 on IOL_7_297.
Placed fixed group with base inst l4_obuf/opit_1 on IOL_7_357.
Placed fixed group with base inst nr_a_led_obuf/opit_1 on IOL_7_229.
Placed fixed group with base inst nr_a_obuf/opit_1 on IOL_7_293.
Placed fixed group with base inst nr_b_led_obuf/opit_1 on IOL_7_226.
Placed fixed group with base inst nr_b_obuf/opit_1 on IOL_7_325.
Placed fixed group with base inst p1_ibuf/opit_1 on IOL_151_114.
Placed fixed group with base inst p2_ibuf/opit_1 on IOL_151_50.
Placed fixed group with base inst p3_ibuf/opit_1 on IOL_151_49.
Placed fixed group with base inst pwm1_obuf/opit_1 on IOL_151_14.
Placed fixed group with base inst pwm2_obuf/opit_1 on IOL_7_322.
Placed fixed group with base inst pwm3_obuf/opit_1 on IOL_7_330.
Placed fixed group with base inst pwm4_obuf/opit_1 on IOL_7_349.
Placed fixed group with base inst pwm_ab_obuf/opit_1 on IOL_151_10.
Placed fixed group with base inst rgb_p_obuf/opit_1 on IOL_151_22.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst sys_rst_n_ibuf/opit_1 on IOL_7_241.
Placed fixed group with base inst trig_obuf/opit_1 on IOL_7_365.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_2_144.
Placed fixed instance BKCL_auto_2 on BKCL_154_20.
Wirelength after Macro cell placement is 2832.
Macro cell placement takes 0.00 sec.
Run super clustering :
	Initial slack 989589.
	1 iterations finished.
	Final slack 989589.
Super clustering done.
Design Utilization : 2%.
Wirelength after post global placement is 2832.
Post global placement takes 0.25 sec.
Wirelength after legalization is 3160.
Legalization takes 0.08 sec.
Worst slack before Replication Place is 995510.
Wirelength after replication placement is 3160.
Legalized cost 995510.000000.
The detailed placement ends at 10th iteration.
Wirelength after detailed placement is 3149.
Timing-driven detailed placement takes 0.59 sec.
Placement done.
Total placement takes 3.11 sec.
Finished placement. (CPU time elapsed 0h:00m:03s)

Routing started.
Building routing graph takes 1.80 sec.
Worst slack is 996613.
Processing design graph takes 0.16 sec.
Total memory for routing:
	47.064034 M.
Total nets for routing : 521.
Global Routing step 1 takes 0.00 sec.
Global Routing step 2 takes 0.00 sec.
Global Routing step 3 takes 0.00 sec.
Global Routing step 1 takes 0.00 sec.
Global Routing step 2 takes 0.00 sec.
Unrouted nets 2 at the end of iteration 0.
Unrouted nets 0 at the end of iteration 1.
Global Routing step 3 takes 0.16 sec.
Global routing takes 0.16 sec.
Total 552 subnets.
    forward max bucket size 83 , backward 19.
        Unrouted nets 371 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.078125 sec.
    forward max bucket size 25 , backward 32.
        Unrouted nets 271 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.062500 sec.
    forward max bucket size 21 , backward 43.
        Unrouted nets 206 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.046875 sec.
    forward max bucket size 24 , backward 43.
        Unrouted nets 147 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.031250 sec.
    forward max bucket size 24 , backward 59.
        Unrouted nets 88 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.015625 sec.
    forward max bucket size 26 , backward 22.
        Unrouted nets 66 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.015625 sec.
    forward max bucket size 20 , backward 26.
        Unrouted nets 39 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.015625 sec.
    forward max bucket size 23 , backward 27.
        Unrouted nets 25 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 37.
        Unrouted nets 8 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 11.
        Unrouted nets 4 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.015625 sec.
    forward max bucket size 15 , backward 28.
        Unrouted nets 2 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 11.
        Unrouted nets 0 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
Detailed routing takes 0.30 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.28 sec.
Cleanup routing takes 0.08 sec.
Routing done.
Total routing takes 3.02 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
|         Logic Utilization|      Used|      Available|      Utilization(%)
+----------------------------------------------------------------------------+
|                Use of ADC|         0|              1|                    0
|                Use of APM|         0|             30|                    0
|               Use of BKCL|         3|              6|                   50
|               Use of CLMA|       102|           3274|                    3
|                        FF|       140|          19644|                    1
|                       LUT|       288|          13096|                    2
|              LUT-FF pairs|       101|          13096|                    1
|               Use of CLMS|        29|           1110|                    3
|                        FF|        39|           6660|                    1
|                       LUT|        64|           4440|                    1
|              LUT-FF pairs|        27|           4440|                    1
|           Distributed RAM|         0|           4440|                    0
|            Use of CRYSTAL|         0|              6|                    0
|                Use of DRM|         0|             48|                    0
|              Use of FLSIF|         0|              1|                    0
|           Use of FUSECODE|         0|              1|                    0
|            Use of HARD0N1|         0|           2745|                    0
|              Use of HMEMC|         0|              2|                    0
|                 Use of IO|        26|            240|                   11
|                      IOBD|        14|            120|                   12
|                      IOBR|         1|              6|                   17
|                      IOBS|        11|            114|                   10
|                       DLL|         0|              6|                    0
|                      DQSL|         0|             18|                    0
|            Use of IOCKDIV|         0|             12|                    0
|            Use of IOCKDLY|         0|             24|                    0
|           Use of IOCKGATE|         0|             12|                    0
|      Use of IOCKGMUX_TEST|         0|             12|                    0
|                Use of IOL|        26|            240|                   11
|               Use of IPAL|         0|              1|                    0
|           Use of MFG_TEST|         0|              1|                    0
|                Use of OSC|         0|              1|                    0
|                Use of PLL|         0|              6|                    0
|       Use of PREGMUX_TEST|         0|              6|                    0
|               Use of RCKB|         0|             24|                    0
|       Use of RCKBMUX_TEST|         0|             12|                    0
|             Use of RESCAL|         0|              6|                    0
|          Use of SCANCHAIN|         0|              4|                    0
|              Use of START|         1|              1|                  100
|               Use of UDID|         0|              1|                    0
|               Use of USCM|         1|             20|                    5
|       Use of USCMMUX_TEST|         0|             20|                    0
|       Use of VCKBMUX_TEST|         0|             12|                    0
+----------------------------------------------------------------------------+

I: critical_path_diff_worst_slack: 0 ps. (place 60000 ps, route 60000 ps)
I: critical_path_diff_same_rate: 0.00%. (route 0, same 0)
Finished routing. (CPU time elapsed 0h:00m:07s)
Design 'smart_car' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 13.000 sec
Action pnr: CPU time elapsed is 12.672 sec
Current time: Mon Jul 17 18:52:39 2023
Action pnr: Peak memory pool usage is 423,030,784 bytes
Finished placement and routing. (CPU time elapsed 0h:00m:07s)
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Mon Jul 17 18:52:41 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 467485

Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
C: STA-3011: Clock pin 'next_state_a[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_a[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'pwm_ab_cp/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'l1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_ab' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rgb_p' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'trig' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_en_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'en_ab' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p2' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p3' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.2-Lite <build 59895>)
| Date         : Mon Jul 17 18:52:48 2023
| Design       : smart_car
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred         1000.000     {0 500}        Declared               179           0  {sys_clk}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               sys_clk_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred             1.000 MHz     220.751 MHz       1000.000          4.530        995.470
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           995.470       0.000              0            469
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             0.137       0.000              0            469
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           994.843       0.000              0              1
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             1.290       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred                                  499.291       0.000              0            179
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           996.259       0.000              0            469
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             0.181       0.000              0            469
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           995.754       0.000              0              1
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             1.167       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred                                  499.609       0.000              0            179
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : counter_rgb_t[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[12]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.725
  Launch Clock Delay      :  4.375
  Clock Pessimism Removal :  0.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.811       4.375         ntclkbufg_0      
 CLMA_50_209/CLK                                                           r       counter_rgb_t[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_209/Q1                    tco                   0.261       4.636 r       counter_rgb_t[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.790       5.426         counter_rgb_t[2] 
 CLMS_54_209/Y0                    td                    0.282       5.708 r       N14_mux6/gateop_perm/Z
                                   net (fanout=1)        0.261       5.969         _N954            
 CLMS_54_209/Y2                    td                    0.384       6.353 r       N14_mux10/gateop_perm/Z
                                   net (fanout=1)        0.261       6.614         _N956            
 CLMS_54_209/Y3                    td                    0.169       6.783 r       N18_23/gateop_perm/Z
                                   net (fanout=1)        0.287       7.070         _N1535           
 CLMA_50_209/Y3                    td                    0.169       7.239 r       N18_24/gateop_perm/Z
                                   net (fanout=2)        0.630       7.869         N18              
 CLMA_50_208/Y2                    td                    0.165       8.034 r       N357_9/gateop_perm/Z
                                   net (fanout=10)       0.379       8.413         N357             
 CLMA_50_204/CECO                  td                    0.118       8.531 r       counter_rgb_t[21]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       8.531         _N28             
 CLMA_50_208/CECI                                                          r       counter_rgb_t[12]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.531         Logic Levels: 6  
                                                                                   Logic: 1.548ns(37.247%), Route: 2.608ns(62.753%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.533    1003.725         ntclkbufg_0      
 CLMA_50_208/CLK                                                           r       counter_rgb_t[12]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.617    1004.342                          
 clock uncertainty                                      -0.050    1004.292                          

 Setup time                                             -0.291    1004.001                          

 Data required time                                               1004.001                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.001                          
 Data arrival time                                                  -8.531                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.470                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[10]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.725
  Launch Clock Delay      :  4.375
  Clock Pessimism Removal :  0.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.811       4.375         ntclkbufg_0      
 CLMA_50_209/CLK                                                           r       counter_rgb_t[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_209/Q1                    tco                   0.261       4.636 r       counter_rgb_t[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.790       5.426         counter_rgb_t[2] 
 CLMS_54_209/Y0                    td                    0.282       5.708 r       N14_mux6/gateop_perm/Z
                                   net (fanout=1)        0.261       5.969         _N954            
 CLMS_54_209/Y2                    td                    0.384       6.353 r       N14_mux10/gateop_perm/Z
                                   net (fanout=1)        0.261       6.614         _N956            
 CLMS_54_209/Y3                    td                    0.169       6.783 r       N18_23/gateop_perm/Z
                                   net (fanout=1)        0.287       7.070         _N1535           
 CLMA_50_209/Y3                    td                    0.169       7.239 r       N18_24/gateop_perm/Z
                                   net (fanout=2)        0.630       7.869         N18              
 CLMA_50_208/Y2                    td                    0.165       8.034 r       N357_9/gateop_perm/Z
                                   net (fanout=10)       0.379       8.413         N357             
 CLMA_50_204/CECO                  td                    0.118       8.531 r       counter_rgb_t[21]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       8.531         _N28             
 CLMA_50_208/CECI                                                          r       counter_rgb_t[10]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.531         Logic Levels: 6  
                                                                                   Logic: 1.548ns(37.247%), Route: 2.608ns(62.753%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.533    1003.725         ntclkbufg_0      
 CLMA_50_208/CLK                                                           r       counter_rgb_t[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.617    1004.342                          
 clock uncertainty                                      -0.050    1004.292                          

 Setup time                                             -0.291    1004.001                          

 Data required time                                               1004.001                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.001                          
 Data arrival time                                                  -8.531                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.470                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[11]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.725
  Launch Clock Delay      :  4.375
  Clock Pessimism Removal :  0.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.811       4.375         ntclkbufg_0      
 CLMA_50_209/CLK                                                           r       counter_rgb_t[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_209/Q1                    tco                   0.261       4.636 r       counter_rgb_t[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.790       5.426         counter_rgb_t[2] 
 CLMS_54_209/Y0                    td                    0.282       5.708 r       N14_mux6/gateop_perm/Z
                                   net (fanout=1)        0.261       5.969         _N954            
 CLMS_54_209/Y2                    td                    0.384       6.353 r       N14_mux10/gateop_perm/Z
                                   net (fanout=1)        0.261       6.614         _N956            
 CLMS_54_209/Y3                    td                    0.169       6.783 r       N18_23/gateop_perm/Z
                                   net (fanout=1)        0.287       7.070         _N1535           
 CLMA_50_209/Y3                    td                    0.169       7.239 r       N18_24/gateop_perm/Z
                                   net (fanout=2)        0.630       7.869         N18              
 CLMA_50_208/Y2                    td                    0.165       8.034 r       N357_9/gateop_perm/Z
                                   net (fanout=10)       0.379       8.413         N357             
 CLMA_50_204/CECO                  td                    0.118       8.531 r       counter_rgb_t[21]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       8.531         _N28             
 CLMA_50_208/CECI                                                          r       counter_rgb_t[11]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.531         Logic Levels: 6  
                                                                                   Logic: 1.548ns(37.247%), Route: 2.608ns(62.753%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.533    1003.725         ntclkbufg_0      
 CLMA_50_208/CLK                                                           r       counter_rgb_t[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.617    1004.342                          
 clock uncertainty                                      -0.050    1004.292                          

 Setup time                                             -0.291    1004.001                          

 Data required time                                               1004.001                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.001                          
 Data arrival time                                                  -8.531                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.470                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[17]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[17]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.297  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.442
  Launch Clock Delay      :  3.773
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.581       3.773         ntclkbufg_0      
 CLMA_30_245/CLK                                                           r       counter_e_b[17]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_245/Q3                    tco                   0.223       3.996 f       counter_e_b[17]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.244       4.240         counter_e_b[17]  
 CLMA_30_248/AD                                                            f       dis_reg_b[17]/opit_0_inv/D

 Data arrival time                                                   4.240         Logic Levels: 0  
                                                                                   Logic: 0.223ns(47.752%), Route: 0.244ns(52.248%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.878       4.442         ntclkbufg_0      
 CLMA_30_248/CLK                                                           r       dis_reg_b[17]/opit_0_inv/CLK
 clock pessimism                                        -0.372       4.070                          
 clock uncertainty                                       0.000       4.070                          

 Hold time                                               0.033       4.103                          

 Data required time                                                  4.103                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.103                          
 Data arrival time                                                  -4.240                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.137                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[20]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[20]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.297  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.442
  Launch Clock Delay      :  3.773
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.581       3.773         ntclkbufg_0      
 CLMA_30_245/CLK                                                           r       counter_e_b[20]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_245/Q2                    tco                   0.223       3.996 f       counter_e_b[20]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.236       4.232         counter_e_b[20]  
 CLMA_30_248/M0                                                            f       dis_reg_b[20]/opit_0_inv/D

 Data arrival time                                                   4.232         Logic Levels: 0  
                                                                                   Logic: 0.223ns(48.584%), Route: 0.236ns(51.416%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.878       4.442         ntclkbufg_0      
 CLMA_30_248/CLK                                                           r       dis_reg_b[20]/opit_0_inv/CLK
 clock pessimism                                        -0.372       4.070                          
 clock uncertainty                                       0.000       4.070                          

 Hold time                                              -0.016       4.054                          

 Data required time                                                  4.054                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.054                          
 Data arrival time                                                  -4.232                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.178                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[16]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[16]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.297  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.442
  Launch Clock Delay      :  3.773
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.581       3.773         ntclkbufg_0      
 CLMA_30_244/CLK                                                           r       counter_e_b[16]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_244/Q0                    tco                   0.223       3.996 f       counter_e_b[16]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.256       4.252         counter_e_b[16]  
 CLMA_30_248/M1                                                            f       dis_reg_b[16]/opit_0_inv/D

 Data arrival time                                                   4.252         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.555%), Route: 0.256ns(53.445%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.878       4.442         ntclkbufg_0      
 CLMA_30_248/CLK                                                           r       dis_reg_b[16]/opit_0_inv/CLK
 clock pessimism                                        -0.372       4.070                          
 clock uncertainty                                       0.000       4.070                          

 Hold time                                              -0.016       4.054                          

 Data required time                                                  4.054                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.054                          
 Data arrival time                                                  -4.252                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.198                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.739
  Launch Clock Delay      :  4.356
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.792       4.356         ntclkbufg_0      
 CLMA_58_181/CLK                                                           r       counter_p[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_181/Q2                    tco                   0.261       4.617 r       counter_p[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.668       5.285         counter_p[1]     
 CLMA_66_188/Y0                    td                    0.164       5.449 r       N117_mux5_2/gateop_perm/Z
                                   net (fanout=1)        0.261       5.710         _N1526           
 CLMS_66_189/Y0                    td                    0.164       5.874 r       N117_mux5_6/gateop_perm/Z
                                   net (fanout=2)        0.317       6.191         _N817            
 CLMA_66_176/Y0                    td                    0.164       6.355 r       N165_mux9/gateop_perm/Z
                                   net (fanout=1)        0.475       6.830         _N952            
 CLMA_58_177/Y1                    td                    0.382       7.212 r       N165_mux13_5/gateop_perm/Z
                                   net (fanout=1)        0.260       7.472         _N997            
 CLMA_58_177/Y0                    td                    0.387       7.859 r       N165_mux17_9/gateop_perm/Z
                                   net (fanout=2)        0.498       8.357         _N1056           
 CLMA_70_173/Y0                    td                    0.387       8.744 r       N373/gateop_perm/Z
                                   net (fanout=2)        0.423       9.167         N373             
 CLMS_78_169/RS                                                            r       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   9.167         Logic Levels: 6  
                                                                                   Logic: 1.909ns(39.680%), Route: 2.902ns(60.320%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.547    1003.739         ntclkbufg_0      
 CLMS_78_169/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                         0.598    1004.337                          
 clock uncertainty                                      -0.050    1004.287                          

 Recovery time                                          -0.277    1004.010                          

 Data required time                                               1004.010                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.010                          
 Data arrival time                                                  -9.167                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.843                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.389
  Launch Clock Delay      :  3.722
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.530       3.722         ntclkbufg_0      
 CLMA_66_196/CLK                                                           r       counter_p[18]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_196/Q2                    tco                   0.223       3.945 f       counter_p[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.418       4.363         counter_p[18]    
 CLMA_70_173/Y0                    td                    0.197       4.560 f       N373/gateop_perm/Z
                                   net (fanout=2)        0.310       4.870         N373             
 CLMS_78_169/RS                                                            f       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   4.870         Logic Levels: 1  
                                                                                   Logic: 0.420ns(36.585%), Route: 0.728ns(63.415%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.825       4.389         ntclkbufg_0      
 CLMS_78_169/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                        -0.598       3.791                          
 clock uncertainty                                       0.000       3.791                          

 Removal time                                           -0.211       3.580                          

 Data required time                                                  3.580                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.580                          
 Data arrival time                                                  -4.870                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.290                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm4 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.792       4.356         ntclkbufg_0      
 CLMA_58_181/CLK                                                           r       counter_p[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_181/Q1                    tco                   0.261       4.617 r       counter_p[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.654       5.271         counter_p[4]     
 CLMA_70_188/Y0                    td                    0.282       5.553 r       N125_mux3/gateop_perm/Z
                                   net (fanout=2)        0.289       5.842         _N877            
 CLMA_70_192/Y0                    td                    0.387       6.229 r       N146_mux7_4/gateop_perm/Z
                                   net (fanout=1)        0.629       6.858         _N911            
 CLMA_58_196/Y1                    td                    0.169       7.027 r       N146_mux13_6/gateop_perm/Z
                                   net (fanout=1)        0.569       7.596         _N1571           
 CLMA_58_193/Y0                    td                    0.282       7.878 r       N148_muxf6_perm/Y0
                                   net (fanout=1)        0.813       8.691         _N910            
 CLMS_66_177/Y0                    td                    0.239       8.930 f       N161_6/gateop_perm/Z
                                   net (fanout=1)        2.703      11.633         _N1103           
 IOL_7_349/DO                      td                    0.122      11.755 f       pwm4_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.755         pwm4_obuf/ntO    
 IOBS_0_349/PAD                    td                    2.788      14.543 f       pwm4_obuf/opit_0/O
                                   net (fanout=1)        0.092      14.635         pwm4             
 A8                                                                        f       pwm4 (port)      

 Data arrival time                                                  14.635         Logic Levels: 7  
                                                                                   Logic: 4.530ns(44.070%), Route: 5.749ns(55.930%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.792       4.356         ntclkbufg_0      
 CLMA_58_181/CLK                                                           r       counter_p[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_181/Q0                    tco                   0.261       4.617 r       counter_p[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.533       5.150         counter_p[3]     
 CLMA_66_192/Y0                    td                    0.383       5.533 r       N135_mux6_4/gateop_perm/Z
                                   net (fanout=1)        0.261       5.794         _N1581           
 CLMA_66_192/Y1                    td                    0.276       6.070 r       N135_mux8/gateop_perm/Z
                                   net (fanout=1)        0.622       6.692         _N825            
 CLMA_58_196/Y0                    td                    0.387       7.079 r       N135_mux12/gateop_perm/Z
                                   net (fanout=1)        0.422       7.501         _N987            
 CLMA_58_193/Y1                    td                    0.382       7.883 r       N148_muxf6_perm/Y1
                                   net (fanout=1)        0.449       8.332         _N907            
 CLMA_58_180/Y0                    td                    0.174       8.506 f       N140/gateop_perm/Z
                                   net (fanout=1)        2.311      10.817         nt_pwm2          
 IOL_7_322/DO                      td                    0.122      10.939 f       pwm2_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.939         pwm2_obuf/ntO    
 IOBD_0_322/PAD                    td                    2.788      13.727 f       pwm2_obuf/opit_0/O
                                   net (fanout=1)        0.097      13.824         pwm2             
 B6                                                                        f       pwm2 (port)      

 Data arrival time                                                  13.824         Logic Levels: 7  
                                                                                   Logic: 4.773ns(50.412%), Route: 4.695ns(49.588%)
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[16]/opit_0_inv_L5Q/CLK
Endpoint    : rgb_p (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.806       4.370         ntclkbufg_0      
 CLMA_50_204/CLK                                                           r       counter_rgb_t[16]/opit_0_inv_L5Q/CLK

 CLMA_50_204/Q3                    tco                   0.261       4.631 r       counter_rgb_t[16]/opit_0_inv_L5Q/Q
                                   net (fanout=2)        0.744       5.375         counter_rgb_t[16]
 CLMA_50_224/Y0                    td                    0.387       5.762 r       N95_mux23_9/gateop_perm/Z
                                   net (fanout=1)        0.293       6.055         _N1432           
 CLMA_50_217/Y0                    td                    0.164       6.219 r       N18_18/gateop_perm/Z
                                   net (fanout=5)        0.604       6.823         _N1545           
 CLMA_58_200/Y0                    td                    0.371       7.194 f       N114/gateop_perm/Z
                                   net (fanout=1)        3.285      10.479         _N1              
 IOL_151_22/DO                     td                    0.122      10.601 f       rgb_p_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.601         rgb_p_obuf/ntO   
 IOBD_152_22/PAD                   td                    2.788      13.389 f       rgb_p_obuf/opit_0/O
                                   net (fanout=1)        0.060      13.449         rgb_p            
 V16                                                                       f       rgb_p (port)     

 Data arrival time                                                  13.449         Logic Levels: 5  
                                                                                   Logic: 4.093ns(45.082%), Route: 4.986ns(54.918%)
====================================================================================================

====================================================================================================

Startpoint  : echo_a (port)
Endpoint    : echo_a1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F7                                                      0.000       0.000 r       echo_a (port)    
                                   net (fanout=1)        0.055       0.055         echo_a           
 IOBD_0_294/DIN                    td                    0.935       0.990 r       echo_a_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.990         echo_a_ibuf/ntD  
 IOL_7_294/RX_DATA_DD              td                    0.094       1.084 r       echo_a_ibuf/opit_1/OUT
                                   net (fanout=1)        1.064       2.148         nt_echo_a        
 CLMA_30_229/M0                                                            r       echo_a1/opit_0_inv/D

 Data arrival time                                                   2.148         Logic Levels: 2  
                                                                                   Logic: 1.029ns(47.905%), Route: 1.119ns(52.095%)
====================================================================================================

====================================================================================================

Startpoint  : echo_b (port)
Endpoint    : echo_b1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E5                                                      0.000       0.000 r       echo_b (port)    
                                   net (fanout=1)        0.036       0.036         echo_b           
 IOBD_0_326/DIN                    td                    0.935       0.971 r       echo_b_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.971         echo_b_ibuf/ntD  
 IOL_7_326/RX_DATA_DD              td                    0.094       1.065 r       echo_b_ibuf/opit_1/OUT
                                   net (fanout=1)        1.098       2.163         nt_echo_b        
 CLMA_30_240/M0                                                            r       echo_b1/opit_0_inv/D

 Data arrival time                                                   2.163         Logic Levels: 2  
                                                                                   Logic: 1.029ns(47.573%), Route: 1.134ns(52.427%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : curr_state_b[1]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G5                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.042       0.042         sys_rst_n        
 IOBS_0_241/DIN                    td                    1.824       1.866 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.866         sys_rst_n_ibuf/ntD
 IOL_7_241/RX_DATA_DD              td                    0.094       1.960 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=104)      0.436       2.396         nt_sys_rst_n     
 CLMS_26_241/RS                                                            r       curr_state_b[1]/opit_0_inv/RS

 Data arrival time                                                   2.396         Logic Levels: 2  
                                                                                   Logic: 1.918ns(80.050%), Route: 0.478ns(19.950%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : counter_rgb_t[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[12]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.079
  Launch Clock Delay      :  3.534
  Clock Pessimism Removal :  0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.467       3.534         ntclkbufg_0      
 CLMA_50_209/CLK                                                           r       counter_rgb_t[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_209/Q1                    tco                   0.209       3.743 r       counter_rgb_t[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.649       4.392         counter_rgb_t[2] 
 CLMS_54_209/Y0                    td                    0.226       4.618 r       N14_mux6/gateop_perm/Z
                                   net (fanout=1)        0.240       4.858         _N954            
 CLMS_54_209/Y2                    td                    0.308       5.166 r       N14_mux10/gateop_perm/Z
                                   net (fanout=1)        0.240       5.406         _N956            
 CLMS_54_209/Y3                    td                    0.135       5.541 r       N18_23/gateop_perm/Z
                                   net (fanout=1)        0.232       5.773         _N1535           
 CLMA_50_209/Y3                    td                    0.135       5.908 r       N18_24/gateop_perm/Z
                                   net (fanout=2)        0.489       6.397         N18              
 CLMA_50_208/Y2                    td                    0.132       6.529 r       N357_9/gateop_perm/Z
                                   net (fanout=10)       0.320       6.849         N357             
 CLMA_50_204/CECO                  td                    0.094       6.943 r       counter_rgb_t[21]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       6.943         _N28             
 CLMA_50_208/CECI                                                          r       counter_rgb_t[12]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.943         Logic Levels: 6  
                                                                                   Logic: 1.239ns(36.345%), Route: 2.170ns(63.655%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.270    1003.079         ntclkbufg_0      
 CLMA_50_208/CLK                                                           r       counter_rgb_t[12]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.406    1003.485                          
 clock uncertainty                                      -0.050    1003.435                          

 Setup time                                             -0.233    1003.202                          

 Data required time                                               1003.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.202                          
 Data arrival time                                                  -6.943                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.259                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[11]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.079
  Launch Clock Delay      :  3.534
  Clock Pessimism Removal :  0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.467       3.534         ntclkbufg_0      
 CLMA_50_209/CLK                                                           r       counter_rgb_t[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_209/Q1                    tco                   0.209       3.743 r       counter_rgb_t[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.649       4.392         counter_rgb_t[2] 
 CLMS_54_209/Y0                    td                    0.226       4.618 r       N14_mux6/gateop_perm/Z
                                   net (fanout=1)        0.240       4.858         _N954            
 CLMS_54_209/Y2                    td                    0.308       5.166 r       N14_mux10/gateop_perm/Z
                                   net (fanout=1)        0.240       5.406         _N956            
 CLMS_54_209/Y3                    td                    0.135       5.541 r       N18_23/gateop_perm/Z
                                   net (fanout=1)        0.232       5.773         _N1535           
 CLMA_50_209/Y3                    td                    0.135       5.908 r       N18_24/gateop_perm/Z
                                   net (fanout=2)        0.489       6.397         N18              
 CLMA_50_208/Y2                    td                    0.132       6.529 r       N357_9/gateop_perm/Z
                                   net (fanout=10)       0.320       6.849         N357             
 CLMA_50_204/CECO                  td                    0.094       6.943 r       counter_rgb_t[21]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       6.943         _N28             
 CLMA_50_208/CECI                                                          r       counter_rgb_t[11]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.943         Logic Levels: 6  
                                                                                   Logic: 1.239ns(36.345%), Route: 2.170ns(63.655%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.270    1003.079         ntclkbufg_0      
 CLMA_50_208/CLK                                                           r       counter_rgb_t[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.406    1003.485                          
 clock uncertainty                                      -0.050    1003.435                          

 Setup time                                             -0.233    1003.202                          

 Data required time                                               1003.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.202                          
 Data arrival time                                                  -6.943                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.259                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[10]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.079
  Launch Clock Delay      :  3.534
  Clock Pessimism Removal :  0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.467       3.534         ntclkbufg_0      
 CLMA_50_209/CLK                                                           r       counter_rgb_t[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_209/Q1                    tco                   0.209       3.743 r       counter_rgb_t[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.649       4.392         counter_rgb_t[2] 
 CLMS_54_209/Y0                    td                    0.226       4.618 r       N14_mux6/gateop_perm/Z
                                   net (fanout=1)        0.240       4.858         _N954            
 CLMS_54_209/Y2                    td                    0.308       5.166 r       N14_mux10/gateop_perm/Z
                                   net (fanout=1)        0.240       5.406         _N956            
 CLMS_54_209/Y3                    td                    0.135       5.541 r       N18_23/gateop_perm/Z
                                   net (fanout=1)        0.232       5.773         _N1535           
 CLMA_50_209/Y3                    td                    0.135       5.908 r       N18_24/gateop_perm/Z
                                   net (fanout=2)        0.489       6.397         N18              
 CLMA_50_208/Y2                    td                    0.132       6.529 r       N357_9/gateop_perm/Z
                                   net (fanout=10)       0.320       6.849         N357             
 CLMA_50_204/CECO                  td                    0.094       6.943 r       counter_rgb_t[21]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       6.943         _N28             
 CLMA_50_208/CECI                                                          r       counter_rgb_t[10]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.943         Logic Levels: 6  
                                                                                   Logic: 1.239ns(36.345%), Route: 2.170ns(63.655%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.270    1003.079         ntclkbufg_0      
 CLMA_50_208/CLK                                                           r       counter_rgb_t[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.406    1003.485                          
 clock uncertainty                                      -0.050    1003.435                          

 Setup time                                             -0.233    1003.202                          

 Data required time                                               1003.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.202                          
 Data arrival time                                                  -6.943                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.259                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[17]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[17]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.222  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.604
  Launch Clock Delay      :  3.124
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.315       3.124         ntclkbufg_0      
 CLMA_30_245/CLK                                                           r       counter_e_b[17]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_245/Q3                    tco                   0.197       3.321 f       counter_e_b[17]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.234       3.555         counter_e_b[17]  
 CLMA_30_248/AD                                                            f       dis_reg_b[17]/opit_0_inv/D

 Data arrival time                                                   3.555         Logic Levels: 0  
                                                                                   Logic: 0.197ns(45.708%), Route: 0.234ns(54.292%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.537       3.604         ntclkbufg_0      
 CLMA_30_248/CLK                                                           r       dis_reg_b[17]/opit_0_inv/CLK
 clock pessimism                                        -0.258       3.346                          
 clock uncertainty                                       0.000       3.346                          

 Hold time                                               0.028       3.374                          

 Data required time                                                  3.374                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.374                          
 Data arrival time                                                  -3.555                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.181                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[20]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[20]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.222  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.604
  Launch Clock Delay      :  3.124
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.315       3.124         ntclkbufg_0      
 CLMA_30_245/CLK                                                           r       counter_e_b[20]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_245/Q2                    tco                   0.198       3.322 r       counter_e_b[20]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.238       3.560         counter_e_b[20]  
 CLMA_30_248/M0                                                            r       dis_reg_b[20]/opit_0_inv/D

 Data arrival time                                                   3.560         Logic Levels: 0  
                                                                                   Logic: 0.198ns(45.413%), Route: 0.238ns(54.587%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.537       3.604         ntclkbufg_0      
 CLMA_30_248/CLK                                                           r       dis_reg_b[20]/opit_0_inv/CLK
 clock pessimism                                        -0.258       3.346                          
 clock uncertainty                                       0.000       3.346                          

 Hold time                                              -0.003       3.343                          

 Data required time                                                  3.343                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.343                          
 Data arrival time                                                  -3.560                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.217                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[16]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[16]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.222  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.604
  Launch Clock Delay      :  3.124
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.315       3.124         ntclkbufg_0      
 CLMA_30_244/CLK                                                           r       counter_e_b[16]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_244/Q0                    tco                   0.198       3.322 r       counter_e_b[16]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.246       3.568         counter_e_b[16]  
 CLMA_30_248/M1                                                            r       dis_reg_b[16]/opit_0_inv/D

 Data arrival time                                                   3.568         Logic Levels: 0  
                                                                                   Logic: 0.198ns(44.595%), Route: 0.246ns(55.405%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.537       3.604         ntclkbufg_0      
 CLMA_30_248/CLK                                                           r       dis_reg_b[16]/opit_0_inv/CLK
 clock pessimism                                        -0.258       3.346                          
 clock uncertainty                                       0.000       3.346                          

 Hold time                                              -0.003       3.343                          

 Data required time                                                  3.343                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.343                          
 Data arrival time                                                  -3.568                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.225                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.024  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.098
  Launch Clock Delay      :  3.518
  Clock Pessimism Removal :  0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.451       3.518         ntclkbufg_0      
 CLMA_58_181/CLK                                                           r       counter_p[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_181/Q2                    tco                   0.209       3.727 r       counter_p[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.540       4.267         counter_p[1]     
 CLMA_66_188/Y0                    td                    0.131       4.398 r       N117_mux5_2/gateop_perm/Z
                                   net (fanout=1)        0.240       4.638         _N1526           
 CLMS_66_189/Y0                    td                    0.131       4.769 r       N117_mux5_6/gateop_perm/Z
                                   net (fanout=2)        0.258       5.027         _N817            
 CLMA_66_176/Y0                    td                    0.131       5.158 r       N165_mux9/gateop_perm/Z
                                   net (fanout=1)        0.399       5.557         _N952            
 CLMA_58_177/Y1                    td                    0.307       5.864 r       N165_mux13_5/gateop_perm/Z
                                   net (fanout=1)        0.239       6.103         _N997            
 CLMA_58_177/Y0                    td                    0.310       6.413 r       N165_mux17_9/gateop_perm/Z
                                   net (fanout=2)        0.391       6.804         _N1056           
 CLMA_70_173/Y0                    td                    0.310       7.114 r       N373/gateop_perm/Z
                                   net (fanout=2)        0.353       7.467         N373             
 CLMS_78_169/RS                                                            r       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   7.467         Logic Levels: 6  
                                                                                   Logic: 1.529ns(38.719%), Route: 2.420ns(61.281%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.289    1003.098         ntclkbufg_0      
 CLMS_78_169/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                         0.396    1003.494                          
 clock uncertainty                                      -0.050    1003.444                          

 Recovery time                                          -0.223    1003.221                          

 Data required time                                               1003.221                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.221                          
 Data arrival time                                                  -7.467                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.754                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.077  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.552
  Launch Clock Delay      :  3.079
  Clock Pessimism Removal :  -0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.270       3.079         ntclkbufg_0      
 CLMA_66_196/CLK                                                           r       counter_p[18]/opit_0_inv_L5Q_perm/CLK

 CLMA_66_196/Q2                    tco                   0.197       3.276 f       counter_p[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.401       3.677         counter_p[18]    
 CLMA_70_173/Y0                    td                    0.159       3.836 r       N373/gateop_perm/Z
                                   net (fanout=2)        0.292       4.128         N373             
 CLMS_78_169/RS                                                            r       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   4.128         Logic Levels: 1  
                                                                                   Logic: 0.356ns(33.937%), Route: 0.693ns(66.063%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.485       3.552         ntclkbufg_0      
 CLMS_78_169/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                        -0.396       3.156                          
 clock uncertainty                                       0.000       3.156                          

 Removal time                                           -0.195       2.961                          

 Data required time                                                  2.961                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.961                          
 Data arrival time                                                  -4.128                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.167                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm4 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.451       3.518         ntclkbufg_0      
 CLMA_58_181/CLK                                                           r       counter_p[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_181/Q1                    tco                   0.209       3.727 r       counter_p[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.532       4.259         counter_p[4]     
 CLMA_70_188/Y0                    td                    0.226       4.485 r       N125_mux3/gateop_perm/Z
                                   net (fanout=2)        0.234       4.719         _N877            
 CLMA_70_192/Y0                    td                    0.310       5.029 r       N146_mux7_4/gateop_perm/Z
                                   net (fanout=1)        0.510       5.539         _N911            
 CLMA_58_196/Y1                    td                    0.135       5.674 r       N146_mux13_6/gateop_perm/Z
                                   net (fanout=1)        0.443       6.117         _N1571           
 CLMA_58_193/Y0                    td                    0.226       6.343 r       N148_muxf6_perm/Y0
                                   net (fanout=1)        0.646       6.989         _N910            
 CLMS_66_177/Y0                    td                    0.192       7.181 f       N161_6/gateop_perm/Z
                                   net (fanout=1)        2.490       9.671         _N1103           
 IOL_7_349/DO                      td                    0.081       9.752 f       pwm4_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.752         pwm4_obuf/ntO    
 IOBS_0_349/PAD                    td                    2.049      11.801 f       pwm4_obuf/opit_0/O
                                   net (fanout=1)        0.092      11.893         pwm4             
 A8                                                                        f       pwm4 (port)      

 Data arrival time                                                  11.893         Logic Levels: 7  
                                                                                   Logic: 3.428ns(40.931%), Route: 4.947ns(59.069%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.451       3.518         ntclkbufg_0      
 CLMA_58_181/CLK                                                           r       counter_p[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_181/Q0                    tco                   0.209       3.727 r       counter_p[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.419       4.146         counter_p[3]     
 CLMA_66_192/Y0                    td                    0.308       4.454 r       N135_mux6_4/gateop_perm/Z
                                   net (fanout=1)        0.240       4.694         _N1581           
 CLMA_66_192/Y1                    td                    0.221       4.915 r       N135_mux8/gateop_perm/Z
                                   net (fanout=1)        0.485       5.400         _N825            
 CLMA_58_196/Y0                    td                    0.310       5.710 r       N135_mux12/gateop_perm/Z
                                   net (fanout=1)        0.356       6.066         _N987            
 CLMA_58_193/Y1                    td                    0.307       6.373 r       N148_muxf6_perm/Y1
                                   net (fanout=1)        0.380       6.753         _N907            
 CLMA_58_180/Y0                    td                    0.139       6.892 f       N140/gateop_perm/Z
                                   net (fanout=1)        2.128       9.020         nt_pwm2          
 IOL_7_322/DO                      td                    0.081       9.101 f       pwm2_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.101         pwm2_obuf/ntO    
 IOBD_0_322/PAD                    td                    2.049      11.150 f       pwm2_obuf/opit_0/O
                                   net (fanout=1)        0.097      11.247         pwm2             
 B6                                                                        f       pwm2 (port)      

 Data arrival time                                                  11.247         Logic Levels: 7  
                                                                                   Logic: 3.624ns(46.888%), Route: 4.105ns(53.112%)
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[16]/opit_0_inv_L5Q/CLK
Endpoint    : rgb_p (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.462       3.529         ntclkbufg_0      
 CLMA_50_204/CLK                                                           r       counter_rgb_t[16]/opit_0_inv_L5Q/CLK

 CLMA_50_204/Q3                    tco                   0.209       3.738 r       counter_rgb_t[16]/opit_0_inv_L5Q/Q
                                   net (fanout=2)        0.596       4.334         counter_rgb_t[16]
 CLMA_50_224/Y0                    td                    0.310       4.644 r       N95_mux23_9/gateop_perm/Z
                                   net (fanout=1)        0.240       4.884         _N1432           
 CLMA_50_217/Y0                    td                    0.131       5.015 r       N18_18/gateop_perm/Z
                                   net (fanout=5)        0.470       5.485         _N1545           
 CLMA_58_200/Y0                    td                    0.297       5.782 f       N114/gateop_perm/Z
                                   net (fanout=1)        3.202       8.984         _N1              
 IOL_151_22/DO                     td                    0.081       9.065 f       rgb_p_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.065         rgb_p_obuf/ntO   
 IOBD_152_22/PAD                   td                    2.049      11.114 f       rgb_p_obuf/opit_0/O
                                   net (fanout=1)        0.060      11.174         rgb_p            
 V16                                                                       f       rgb_p (port)     

 Data arrival time                                                  11.174         Logic Levels: 5  
                                                                                   Logic: 3.077ns(40.249%), Route: 4.568ns(59.751%)
====================================================================================================

====================================================================================================

Startpoint  : echo_a (port)
Endpoint    : echo_a1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F7                                                      0.000       0.000 r       echo_a (port)    
                                   net (fanout=1)        0.055       0.055         echo_a           
 IOBD_0_294/DIN                    td                    0.781       0.836 r       echo_a_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.836         echo_a_ibuf/ntD  
 IOL_7_294/RX_DATA_DD              td                    0.071       0.907 r       echo_a_ibuf/opit_1/OUT
                                   net (fanout=1)        0.864       1.771         nt_echo_a        
 CLMA_30_229/M0                                                            r       echo_a1/opit_0_inv/D

 Data arrival time                                                   1.771         Logic Levels: 2  
                                                                                   Logic: 0.852ns(48.108%), Route: 0.919ns(51.892%)
====================================================================================================

====================================================================================================

Startpoint  : echo_b (port)
Endpoint    : echo_b1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E5                                                      0.000       0.000 r       echo_b (port)    
                                   net (fanout=1)        0.036       0.036         echo_b           
 IOBD_0_326/DIN                    td                    0.781       0.817 r       echo_b_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.817         echo_b_ibuf/ntD  
 IOL_7_326/RX_DATA_DD              td                    0.071       0.888 r       echo_b_ibuf/opit_1/OUT
                                   net (fanout=1)        0.892       1.780         nt_echo_b        
 CLMA_30_240/M0                                                            r       echo_b1/opit_0_inv/D

 Data arrival time                                                   1.780         Logic Levels: 2  
                                                                                   Logic: 0.852ns(47.865%), Route: 0.928ns(52.135%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : curr_state_b[1]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G5                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.042       0.042         sys_rst_n        
 IOBS_0_241/DIN                    td                    1.477       1.519 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.519         sys_rst_n_ibuf/ntD
 IOL_7_241/RX_DATA_DD              td                    0.071       1.590 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=104)      0.377       1.967         nt_sys_rst_n     
 CLMS_26_241/RS                                                            f       curr_state_b[1]/opit_0_inv/RS

 Data arrival time                                                   1.967         Logic Levels: 2  
                                                                                   Logic: 1.548ns(78.699%), Route: 0.419ns(21.301%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 7.000 sec
Action report_timing: CPU time elapsed is 6.344 sec
Current time: Mon Jul 17 18:52:48 2023
Action report_timing: Peak memory pool usage is 323,317,760 bytes
Report timing is finished successfully.
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Mon Jul 17 18:52:50 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.328125 sec.
Generating architecture configuration.
The bitstream file is "D:/VERILOG/smart_car/prj/generate_bitstream/smart_car.sbit"
Generate programming file takes 10.843750 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 17.000 sec
Action gen_bit_stream: CPU time elapsed is 16.203 sec
Current time: Mon Jul 17 18:53:07 2023
Action gen_bit_stream: Peak memory pool usage is 341,037,056 bytes
Process "Generate Bitstream" done.
Process exit normally.
Compiling architecture definition.
I: Flow-6004: Design file modified: "D:/VERILOG/smart_car/prj/source/rtl/smart_car.v". 
