/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [27:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [10:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [6:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [3:0] celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [14:0] celloutsig_0_38z;
  wire [6:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_46z;
  wire [8:0] celloutsig_0_48z;
  wire celloutsig_0_49z;
  reg [2:0] celloutsig_0_4z;
  wire [14:0] celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire [19:0] celloutsig_0_55z;
  wire [4:0] celloutsig_0_56z;
  wire celloutsig_0_58z;
  wire [2:0] celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire [5:0] celloutsig_0_68z;
  wire [7:0] celloutsig_0_6z;
  wire celloutsig_0_71z;
  wire celloutsig_0_77z;
  wire [20:0] celloutsig_0_78z;
  wire celloutsig_0_7z;
  wire [10:0] celloutsig_0_8z;
  wire [10:0] celloutsig_1_0z;
  wire [12:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [10:0] celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  reg [16:0] celloutsig_1_1z;
  wire [12:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_27z = ~(celloutsig_0_25z & celloutsig_0_20z);
  assign celloutsig_0_28z = !(celloutsig_0_25z ? in_data[74] : celloutsig_0_11z[3]);
  assign celloutsig_0_12z = ~(celloutsig_0_6z[3] | celloutsig_0_8z[0]);
  assign celloutsig_0_20z = ~(celloutsig_0_4z[1] | in_data[3]);
  assign celloutsig_0_42z = ~((celloutsig_0_25z | celloutsig_0_17z) & (celloutsig_0_40z | celloutsig_0_34z));
  assign celloutsig_0_77z = ~((celloutsig_0_68z[0] | celloutsig_0_25z) & (celloutsig_0_3z[4] | celloutsig_0_60z));
  assign celloutsig_0_24z = ~((celloutsig_0_17z | celloutsig_0_1z) & (celloutsig_0_11z[9] | celloutsig_0_3z[3]));
  assign celloutsig_0_35z = celloutsig_0_0z[18] | ~(celloutsig_0_17z);
  assign celloutsig_0_60z = celloutsig_0_51z[5] | ~(celloutsig_0_55z[19]);
  assign celloutsig_0_17z = celloutsig_0_6z[7] | ~(celloutsig_0_6z[7]);
  assign celloutsig_0_52z = celloutsig_0_14z | celloutsig_0_19z;
  assign celloutsig_0_5z = in_data[11] ^ celloutsig_0_4z[2];
  assign celloutsig_1_18z = celloutsig_1_11z ^ celloutsig_1_10z[0];
  assign celloutsig_0_14z = celloutsig_0_0z[16] ^ celloutsig_0_12z;
  assign celloutsig_0_7z = ~(celloutsig_0_2z ^ in_data[50]);
  assign celloutsig_0_10z = ~(celloutsig_0_1z ^ celloutsig_0_3z[3]);
  assign celloutsig_0_21z = ~(celloutsig_0_16z ^ celloutsig_0_15z[0]);
  assign celloutsig_1_12z = { celloutsig_1_2z[12:11], celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_6z } & in_data[145:135];
  assign celloutsig_0_32z = { celloutsig_0_14z, celloutsig_0_29z, celloutsig_0_26z, celloutsig_0_29z } / { 1'h1, celloutsig_0_3z[5:3] };
  assign celloutsig_0_3z = celloutsig_0_0z[10:4] / { 1'h1, in_data[21:18], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_6z = { celloutsig_0_0z[13:10], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } / { 1'h1, celloutsig_0_0z[25:24], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_1_2z = { celloutsig_1_0z[2:1], celloutsig_1_0z } / { 1'h1, celloutsig_1_0z[4], celloutsig_1_0z[10:1], in_data[96] };
  assign celloutsig_0_8z = { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_1z } / { 1'h1, celloutsig_0_6z[6:0], celloutsig_0_7z, celloutsig_0_7z, in_data[0] };
  assign celloutsig_0_68z = celloutsig_0_38z[14:9] / { 1'h1, celloutsig_0_55z[18:14] };
  assign celloutsig_0_2z = in_data[19:13] === { in_data[26:22], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_6z = in_data[146:140] > celloutsig_1_5z;
  assign celloutsig_1_8z = in_data[158:123] > { in_data[136:114], celloutsig_1_2z };
  assign celloutsig_0_16z = { celloutsig_0_8z[9], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_4z } > { celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_5z, 1'h1, celloutsig_0_4z };
  assign celloutsig_0_31z = { celloutsig_0_11z[10:3], celloutsig_0_0z } > { in_data[62:38], celloutsig_0_21z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_12z };
  assign celloutsig_0_37z = { celloutsig_0_3z[5], celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_21z, celloutsig_0_36z, celloutsig_0_6z, celloutsig_0_19z, celloutsig_0_22z, celloutsig_0_20z, celloutsig_0_36z, celloutsig_0_5z, celloutsig_0_28z } <= { in_data[87:73], celloutsig_0_24z, celloutsig_0_10z, celloutsig_0_6z };
  assign celloutsig_0_71z = celloutsig_0_36z & ~(celloutsig_0_58z);
  assign celloutsig_1_10z = { celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_8z } % { 1'h1, celloutsig_1_2z[9:8], celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_9z };
  assign celloutsig_0_18z = celloutsig_0_6z[6:0] % { 1'h1, celloutsig_0_8z[5:0] };
  assign celloutsig_0_40z = { celloutsig_0_15z[3:1], celloutsig_0_36z, celloutsig_0_3z } != { celloutsig_0_0z[14:5], celloutsig_0_23z };
  assign celloutsig_0_46z = { in_data[53:45], celloutsig_0_17z } != { celloutsig_0_11z[5], celloutsig_0_24z, celloutsig_0_3z, celloutsig_0_37z };
  assign celloutsig_0_49z = { celloutsig_0_46z, celloutsig_0_22z, celloutsig_0_43z, celloutsig_0_17z, celloutsig_0_29z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_37z, celloutsig_0_12z } != celloutsig_0_8z[10:2];
  assign celloutsig_1_11z = { celloutsig_1_7z[6:4], celloutsig_1_0z } != { celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_22z = celloutsig_0_11z[9:5] != { celloutsig_0_3z[4:1], celloutsig_0_14z };
  assign celloutsig_0_26z = { celloutsig_0_2z, celloutsig_0_22z, celloutsig_0_25z } != { celloutsig_0_6z[1:0], celloutsig_0_17z };
  assign celloutsig_0_48z = - { celloutsig_0_3z[5:0], celloutsig_0_13z, celloutsig_0_44z, celloutsig_0_26z };
  assign celloutsig_0_56z = - { celloutsig_0_51z[3:1], celloutsig_0_43z, celloutsig_0_36z };
  assign celloutsig_0_78z = - { celloutsig_0_22z, celloutsig_0_56z, celloutsig_0_49z, 1'h1, celloutsig_0_19z, celloutsig_0_2z, celloutsig_0_32z, celloutsig_0_59z, celloutsig_0_42z, celloutsig_0_34z, celloutsig_0_71z, celloutsig_0_60z };
  assign celloutsig_0_29z = celloutsig_0_19z & celloutsig_0_0z[15];
  assign celloutsig_0_36z = ^ { celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_5z, 1'h1, celloutsig_0_21z, celloutsig_0_35z, celloutsig_0_3z };
  assign celloutsig_0_41z = ^ { celloutsig_0_18z[6:5], celloutsig_0_28z };
  assign celloutsig_0_58z = ^ { celloutsig_0_48z, celloutsig_0_16z, celloutsig_0_26z, celloutsig_0_20z };
  assign celloutsig_1_19z = ^ celloutsig_1_12z[10:5];
  assign celloutsig_0_13z = ^ { celloutsig_0_11z[8:6], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_7z };
  assign celloutsig_0_19z = ^ celloutsig_0_0z[20:13];
  assign celloutsig_0_25z = ^ { celloutsig_0_0z[23:22], celloutsig_0_22z, celloutsig_0_10z };
  assign celloutsig_0_38z = { celloutsig_0_0z[18:5], celloutsig_0_21z } >>> { in_data[72:69], celloutsig_0_8z };
  assign celloutsig_0_51z = { in_data[76:64], celloutsig_0_16z, celloutsig_0_12z } >>> { celloutsig_0_11z[10:3], celloutsig_0_40z, celloutsig_0_20z, celloutsig_0_15z };
  assign celloutsig_0_55z = { celloutsig_0_7z, celloutsig_0_51z, celloutsig_0_52z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_20z } >>> { celloutsig_0_6z[7:1], celloutsig_0_35z, celloutsig_0_35z, celloutsig_0_21z, celloutsig_0_27z, celloutsig_0_43z, celloutsig_0_17z, celloutsig_0_28z, celloutsig_0_16z, celloutsig_0_37z, celloutsig_0_4z, 1'h1 };
  assign celloutsig_1_5z = { celloutsig_1_0z[10:5], celloutsig_1_3z } >>> celloutsig_1_0z[6:0];
  assign celloutsig_0_59z = { celloutsig_0_41z, celloutsig_0_12z, celloutsig_0_16z } ~^ { celloutsig_0_43z, celloutsig_0_31z, celloutsig_0_29z };
  assign celloutsig_1_0z = in_data[116:106] ~^ in_data[147:137];
  assign celloutsig_1_7z = celloutsig_1_2z[8:2] ~^ celloutsig_1_2z[10:4];
  assign celloutsig_0_11z = in_data[14:4] ^ { celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_3z };
  assign celloutsig_0_15z = celloutsig_0_0z[16:12] ^ celloutsig_0_0z[25:21];
  assign celloutsig_0_34z = ~((celloutsig_0_17z & celloutsig_0_14z) | celloutsig_0_13z);
  assign celloutsig_0_43z = ~((celloutsig_0_15z[2] & celloutsig_0_13z) | celloutsig_0_40z);
  assign celloutsig_1_9z = ~((celloutsig_1_0z[1] & celloutsig_1_7z[2]) | in_data[115]);
  assign celloutsig_0_23z = ~((celloutsig_0_10z & celloutsig_0_21z) | celloutsig_0_5z);
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_0z = 28'h0000000;
    else if (!clkin_data[0]) celloutsig_0_0z = in_data[61:34];
  always_latch
    if (celloutsig_1_19z) celloutsig_0_4z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_4z = celloutsig_0_3z[6:4];
  always_latch
    if (!clkin_data[64]) celloutsig_1_1z = 17'h00000;
    else if (clkin_data[32]) celloutsig_1_1z = { celloutsig_1_0z[6:1], celloutsig_1_0z };
  assign celloutsig_0_44z = ~((in_data[36] & celloutsig_0_11z[0]) | (celloutsig_0_28z & celloutsig_0_41z));
  assign celloutsig_1_3z = ~((celloutsig_1_1z[2] & celloutsig_1_0z[2]) | (celloutsig_1_2z[12] & celloutsig_1_2z[4]));
  assign celloutsig_1_4z = ~((celloutsig_1_1z[14] & celloutsig_1_2z[6]) | (celloutsig_1_0z[10] & celloutsig_1_2z[4]));
  assign celloutsig_0_1z = ~((celloutsig_0_0z[25] & in_data[28]) | (in_data[57] & celloutsig_0_0z[23]));
  assign { out_data[128], out_data[96], out_data[32], out_data[20:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_77z, celloutsig_0_78z };
endmodule
