# sync-async-fifo-verilog
Design and verification of synchronous and asynchronous FIFO buffers using Verilog, featuring dual-port RAM, full/empty flag logic, read/write pointer management, and Gray codeâ€“based clock domain crossing.
