#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_007AB928 .scope module, "teste_exercicio_01" "teste_exercicio_01" 2 40;
 .timescale 0 0;
v00714240_0 .var "IN", 3 0;
RS_006E740C .resolv tri, L_00714CC0, L_00714D70, L_00714E20, L_00714ED0;
v00714298_0 .net8 "OUT", 3 0, RS_006E740C; 4 drivers
v007142F0_0 .var "adress", 0 0;
v00714348_0 .var "clear", 0 0;
v007143A0_0 .net "clk", 0 0, v007141E8_0; 1 drivers
v007143F8_0 .var "readWrite", 0 0;
S_007AB5F8 .scope module, "clk1" "clock" 2 47, 3 6, S_007AB928;
 .timescale 0 0;
v007141E8_0 .var "clk", 0 0;
S_007AB8A0 .scope module, "ram1" "ram1x4" 2 48, 2 8, S_007AB928;
 .timescale 0 0;
L_006E53D8 .functor NOT 1, L_00714450, C4<0>, C4<0>, C4<0>;
L_006E54F0 .functor NOT 1, L_007144A8, C4<0>, C4<0>, C4<0>;
L_006E5598 .functor NOT 1, L_00714500, C4<0>, C4<0>, C4<0>;
L_006E54B8 .functor NOT 1, L_00714558, C4<0>, C4<0>, C4<0>;
L_006E56B0 .functor AND 1, v007141E8_0, v007143F8_0, v007142F0_0, C4<1>;
L_006E5870 .functor AND 1, L_00714D18, v007142F0_0, C4<1>, C4<1>;
L_006E0C20 .functor AND 1, L_00714DC8, v007142F0_0, C4<1>, C4<1>;
L_006E5838 .functor AND 1, L_00714E78, v007142F0_0, C4<1>, C4<1>;
L_006E0D00 .functor AND 1, L_00714F28, v007142F0_0, C4<1>, C4<1>;
v006D7090_0 .net *"_s1", 0 0, L_00714450; 1 drivers
v006D70E8_0 .net *"_s3", 0 0, L_007144A8; 1 drivers
v006D7140_0 .net *"_s43", 0 0, L_00714A28; 1 drivers
v006D7198_0 .net *"_s47", 0 0, L_00714AD8; 1 drivers
v006D71F0_0 .net *"_s5", 0 0, L_00714500; 1 drivers
v006D7248_0 .net *"_s51", 0 0, L_00714B88; 1 drivers
v006D72A0_0 .net *"_s55", 0 0, L_00714C68; 1 drivers
v006D72F8_0 .net *"_s56", 0 0, L_006E5870; 1 drivers
v006D7350_0 .net *"_s59", 0 0, L_00714D18; 1 drivers
v006D73A8_0 .net *"_s60", 0 0, L_006E0C20; 1 drivers
v006D7400_0 .net *"_s63", 0 0, L_00714DC8; 1 drivers
v006D7458_0 .net *"_s64", 0 0, L_006E5838; 1 drivers
v006D74B0_0 .net *"_s67", 0 0, L_00714E78; 1 drivers
v00713C10_0 .net *"_s68", 0 0, L_006E0D00; 1 drivers
v00713C68_0 .net *"_s7", 0 0, L_00714558; 1 drivers
v00713CC0_0 .net *"_s71", 0 0, L_00714F28; 1 drivers
v00713D18_0 .net "address", 0 0, v007142F0_0; 1 drivers
RS_006E7394 .resolv tri, L_007149D0, L_00714A80, L_00714B30, L_00714C10;
v00713D70_0 .net8 "aux", 3 0, RS_006E7394; 4 drivers
v00713DC8_0 .net "clear", 0 0, v00714348_0; 1 drivers
v00713E20_0 .alias "clk", 0 0, v007143A0_0;
v00713E78_0 .net "not0", 0 0, L_006E53D8; 1 drivers
v00713ED0_0 .net "not1", 0 0, L_006E54F0; 1 drivers
v00713F28_0 .net "not2", 0 0, L_006E5598; 1 drivers
v00713F80_0 .net "not3", 0 0, L_006E54B8; 1 drivers
RS_006E73C4 .resolv tri, L_007145B0, L_007146B8, L_007147C0, L_007148C8;
v00713FD8_0 .net8 "q", 3 0, RS_006E73C4; 4 drivers
RS_006E73DC .resolv tri, L_00714608, L_00714710, L_00714818, L_00714920;
v00714030_0 .net8 "qnot", 3 0, RS_006E73DC; 4 drivers
v00714088_0 .net "readWrite", 0 0, v007143F8_0; 1 drivers
v007140E0_0 .alias "s", 3 0, v00714298_0;
v00714138_0 .net "w", 0 0, L_006E56B0; 1 drivers
v00714190_0 .net "x", 3 0, v00714240_0; 1 drivers
L_00714450 .part v00714240_0, 0, 1;
L_007144A8 .part v00714240_0, 1, 1;
L_00714500 .part v00714240_0, 2, 1;
L_00714558 .part v00714240_0, 3, 1;
L_007145B0 .part/pv v006D6FE0_0, 0, 1, 4;
L_00714608 .part/pv v006D7038_0, 0, 1, 4;
L_00714660 .part v00714240_0, 3, 1;
L_007146B8 .part/pv v006D6D78_0, 1, 1, 4;
L_00714710 .part/pv v006D6DD0_0, 1, 1, 4;
L_00714768 .part v00714240_0, 2, 1;
L_007147C0 .part/pv v006D6B10_0, 2, 1, 4;
L_00714818 .part/pv v006D6B68_0, 2, 1, 4;
L_00714870 .part v00714240_0, 1, 1;
L_007148C8 .part/pv v006D68A8_0, 3, 1, 4;
L_00714920 .part/pv v006D6900_0, 3, 1, 4;
L_00714978 .part v00714240_0, 0, 1;
L_007149D0 .part/pv L_00714A28, 0, 1, 4;
L_00714A28 .part RS_006E73C4, 3, 1;
L_00714A80 .part/pv L_00714AD8, 1, 1, 4;
L_00714AD8 .part RS_006E73C4, 2, 1;
L_00714B30 .part/pv L_00714B88, 2, 1, 4;
L_00714B88 .part RS_006E73C4, 1, 1;
L_00714C10 .part/pv L_00714C68, 3, 1, 4;
L_00714C68 .part RS_006E73C4, 0, 1;
L_00714CC0 .part/pv L_006E5870, 0, 1, 4;
L_00714D18 .part RS_006E7394, 0, 1;
L_00714D70 .part/pv L_006E0C20, 1, 1, 4;
L_00714DC8 .part RS_006E7394, 1, 1;
L_00714E20 .part/pv L_006E5838, 2, 1, 4;
L_00714E78 .part RS_006E7394, 2, 1;
L_00714ED0 .part/pv L_006E0D00, 3, 1, 4;
L_00714F28 .part RS_006E7394, 3, 1;
S_007AB680 .scope module, "flip1" "ffJK" 2 21, 3 28, S_007AB8A0;
 .timescale 0 0;
v006D6E28_0 .alias "clear", 0 0, v00713DC8_0;
v006D6E80_0 .alias "clk", 0 0, v00714138_0;
v006D6ED8_0 .net "j", 0 0, L_00714660; 1 drivers
v006D6F30_0 .alias "k", 0 0, v00713F80_0;
v006D6F88_0 .net "preset", 0 0, C4<0>; 1 drivers
v006D6FE0_0 .var "q", 0 0;
v006D7038_0 .var "qnot", 0 0;
E_006DC568 .event posedge, v006D6F88_0, v006D66F0_0, v006D6748_0;
S_007AB708 .scope module, "flip2" "ffJK" 2 22, 3 28, S_007AB8A0;
 .timescale 0 0;
v006D6BC0_0 .alias "clear", 0 0, v00713DC8_0;
v006D6C18_0 .alias "clk", 0 0, v00714138_0;
v006D6C70_0 .net "j", 0 0, L_00714768; 1 drivers
v006D6CC8_0 .alias "k", 0 0, v00713F28_0;
v006D6D20_0 .net "preset", 0 0, C4<0>; 1 drivers
v006D6D78_0 .var "q", 0 0;
v006D6DD0_0 .var "qnot", 0 0;
E_006DC5C8 .event posedge, v006D6D20_0, v006D66F0_0, v006D6748_0;
S_007AB790 .scope module, "flip3" "ffJK" 2 23, 3 28, S_007AB8A0;
 .timescale 0 0;
v006D6958_0 .alias "clear", 0 0, v00713DC8_0;
v006D69B0_0 .alias "clk", 0 0, v00714138_0;
v006D6A08_0 .net "j", 0 0, L_00714870; 1 drivers
v006D6A60_0 .alias "k", 0 0, v00713ED0_0;
v006D6AB8_0 .net "preset", 0 0, C4<0>; 1 drivers
v006D6B10_0 .var "q", 0 0;
v006D6B68_0 .var "qnot", 0 0;
E_006DC548 .event posedge, v006D6AB8_0, v006D66F0_0, v006D6748_0;
S_007AB818 .scope module, "flip4" "ffJK" 2 24, 3 28, S_007AB8A0;
 .timescale 0 0;
v006D66F0_0 .alias "clear", 0 0, v00713DC8_0;
v006D6748_0 .alias "clk", 0 0, v00714138_0;
v006D67A0_0 .net "j", 0 0, L_00714978; 1 drivers
v006D67F8_0 .alias "k", 0 0, v00713E78_0;
v006D6850_0 .net "preset", 0 0, C4<0>; 1 drivers
v006D68A8_0 .var "q", 0 0;
v006D6900_0 .var "qnot", 0 0;
E_006E6670 .event posedge, v006D6850_0, v006D66F0_0, v006D6748_0;
    .scope S_007AB5F8;
T_0 ;
    %set/v v007141E8_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_007AB5F8;
T_1 ;
    %delay 5, 0;
    %load/v 8, v007141E8_0, 1;
    %inv 8, 1;
    %set/v v007141E8_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_007AB680;
T_2 ;
    %wait E_006DC568;
    %load/v 8, v006D6E28_0, 1;
    %jmp/0xz  T_2.0, 8;
    %set/v v006D6FE0_0, 0, 1;
    %set/v v006D7038_0, 1, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v006D6F88_0, 1;
    %jmp/0xz  T_2.2, 8;
    %set/v v006D6FE0_0, 1, 1;
    %set/v v006D7038_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %load/v 8, v006D6ED8_0, 1;
    %load/v 9, v006D6F30_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006D6FE0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006D7038_0, 0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/v 8, v006D6ED8_0, 1;
    %inv 8, 1;
    %load/v 9, v006D6F30_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006D6FE0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v006D7038_0, 0, 1;
    %jmp T_2.7;
T_2.6 ;
    %load/v 8, v006D6ED8_0, 1;
    %load/v 9, v006D6F30_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.8, 8;
    %load/v 8, v006D6FE0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006D6FE0_0, 0, 8;
    %load/v 8, v006D7038_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006D7038_0, 0, 8;
T_2.8 ;
T_2.7 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_007AB708;
T_3 ;
    %wait E_006DC5C8;
    %load/v 8, v006D6BC0_0, 1;
    %jmp/0xz  T_3.0, 8;
    %set/v v006D6D78_0, 0, 1;
    %set/v v006D6DD0_0, 1, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v006D6D20_0, 1;
    %jmp/0xz  T_3.2, 8;
    %set/v v006D6D78_0, 1, 1;
    %set/v v006D6DD0_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v006D6C70_0, 1;
    %load/v 9, v006D6CC8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006D6D78_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006D6DD0_0, 0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/v 8, v006D6C70_0, 1;
    %inv 8, 1;
    %load/v 9, v006D6CC8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006D6D78_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v006D6DD0_0, 0, 1;
    %jmp T_3.7;
T_3.6 ;
    %load/v 8, v006D6C70_0, 1;
    %load/v 9, v006D6CC8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.8, 8;
    %load/v 8, v006D6D78_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006D6D78_0, 0, 8;
    %load/v 8, v006D6DD0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006D6DD0_0, 0, 8;
T_3.8 ;
T_3.7 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_007AB790;
T_4 ;
    %wait E_006DC548;
    %load/v 8, v006D6958_0, 1;
    %jmp/0xz  T_4.0, 8;
    %set/v v006D6B10_0, 0, 1;
    %set/v v006D6B68_0, 1, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v006D6AB8_0, 1;
    %jmp/0xz  T_4.2, 8;
    %set/v v006D6B10_0, 1, 1;
    %set/v v006D6B68_0, 0, 1;
    %jmp T_4.3;
T_4.2 ;
    %load/v 8, v006D6A08_0, 1;
    %load/v 9, v006D6A60_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006D6B10_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006D6B68_0, 0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/v 8, v006D6A08_0, 1;
    %inv 8, 1;
    %load/v 9, v006D6A60_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006D6B10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v006D6B68_0, 0, 1;
    %jmp T_4.7;
T_4.6 ;
    %load/v 8, v006D6A08_0, 1;
    %load/v 9, v006D6A60_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.8, 8;
    %load/v 8, v006D6B10_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006D6B10_0, 0, 8;
    %load/v 8, v006D6B68_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006D6B68_0, 0, 8;
T_4.8 ;
T_4.7 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_007AB818;
T_5 ;
    %wait E_006E6670;
    %load/v 8, v006D66F0_0, 1;
    %jmp/0xz  T_5.0, 8;
    %set/v v006D68A8_0, 0, 1;
    %set/v v006D6900_0, 1, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v006D6850_0, 1;
    %jmp/0xz  T_5.2, 8;
    %set/v v006D68A8_0, 1, 1;
    %set/v v006D6900_0, 0, 1;
    %jmp T_5.3;
T_5.2 ;
    %load/v 8, v006D67A0_0, 1;
    %load/v 9, v006D67F8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006D68A8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006D6900_0, 0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/v 8, v006D67A0_0, 1;
    %inv 8, 1;
    %load/v 9, v006D67F8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006D68A8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v006D6900_0, 0, 1;
    %jmp T_5.7;
T_5.6 ;
    %load/v 8, v006D67A0_0, 1;
    %load/v 9, v006D67F8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.8, 8;
    %load/v 8, v006D68A8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006D68A8_0, 0, 8;
    %load/v 8, v006D6900_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006D6900_0, 0, 8;
T_5.8 ;
T_5.7 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_007AB928;
T_6 ;
    %set/v v00714348_0, 0, 1;
    %set/v v007142F0_0, 0, 1;
    %set/v v007143F8_0, 0, 1;
    %movi 8, 13, 4;
    %set/v v00714240_0, 8, 4;
    %vpi_call 2 57 "$display", "Exercicio 01 - Memoria RAM 1x4 memory - Alvaro Henrique de Araujo Rungue - 395487";
    %vpi_call 2 58 "$display", "Clock \011Read/Write Adress \011 IN   - OUT";
    %vpi_call 2 59 "$monitor", "%b \011%b \011   %b \011\011 %4b - %4b", v007143A0_0, v007143F8_0, v007142F0_0, v00714240_0, v00714298_0;
    %delay 1, 0;
    %set/v v00714348_0, 1, 1;
    %delay 1, 0;
    %set/v v00714348_0, 0, 1;
    %delay 1, 0;
    %set/v v007143F8_0, 1, 1;
    %set/v v007142F0_0, 1, 1;
    %delay 3, 0;
    %set/v v007142F0_0, 0, 1;
    %set/v v007143F8_0, 0, 1;
    %delay 1, 0;
    %set/v v007143F8_0, 1, 1;
    %delay 3, 0;
    %set/v v007143F8_0, 0, 1;
    %movi 8, 10, 4;
    %set/v v00714240_0, 8, 4;
    %delay 3, 0;
    %set/v v007143F8_0, 1, 1;
    %set/v v007142F0_0, 1, 1;
    %delay 1, 0;
    %set/v v00714348_0, 1, 1;
    %set/v v00714240_0, 1, 4;
    %set/v v007143F8_0, 0, 1;
    %set/v v007142F0_0, 0, 1;
    %delay 1, 0;
    %set/v v00714348_0, 0, 1;
    %delay 20, 0;
    %set/v v007143F8_0, 1, 1;
    %delay 10, 0;
    %set/v v007142F0_0, 1, 1;
    %delay 20, 0;
    %vpi_call 2 72 "$finish";
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "C:\Users\HENRIQUE\Desktop\Guia 10 - 395487\Exercicio01.v";
    "./clockFlipFlopJK.v";
