-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_ce : IN STD_LOGIC;
    data_0_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_1_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_2_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_3_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_4_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_5_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_6_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_7_val : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln45_fu_106_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_reg_1418 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal tmp_reg_1423 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln46_fu_174_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln46_reg_1430 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_fu_216_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_reg_1436 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_8_fu_222_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_8_reg_1442 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_57_reg_1447 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln46_8_fu_290_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln46_8_reg_1454 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_38_fu_332_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_38_reg_1460 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_9_fu_338_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_9_reg_1466 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_62_reg_1471 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln46_9_fu_406_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln46_9_reg_1478 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_39_fu_448_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_39_reg_1484 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_10_fu_454_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_10_reg_1490 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_67_reg_1495 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln46_10_fu_522_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln46_10_reg_1502 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_40_fu_564_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_40_reg_1508 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_11_fu_570_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_11_reg_1514 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_72_reg_1519 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln46_11_fu_638_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln46_11_reg_1526 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_41_fu_680_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_41_reg_1532 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_12_fu_686_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_12_reg_1538 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_77_reg_1543 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln46_12_fu_754_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln46_12_reg_1550 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_42_fu_796_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_42_reg_1556 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_13_fu_802_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_13_reg_1562 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_82_reg_1567 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln46_13_fu_870_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln46_13_reg_1574 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_43_fu_912_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_43_reg_1580 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_14_fu_918_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_14_reg_1586 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_87_reg_1591 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln46_14_fu_986_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln46_14_reg_1598 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_44_fu_1028_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_44_reg_1604 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal tmp_55_fu_150_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_fu_138_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln46_fu_158_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_fu_130_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_fu_164_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln_fu_120_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln46_fu_170_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_fu_180_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_54_fu_142_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_56_fu_196_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_tmp_66_fu_204_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_fu_190_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_18_fu_210_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_fu_266_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_11_fu_254_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln46_30_fu_274_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_58_fu_246_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_13_fu_280_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_8_fu_236_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln46_8_fu_286_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_44_fu_296_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_59_fu_258_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_fu_312_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_tmp_73_fu_320_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_8_fu_306_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_20_fu_326_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_65_fu_382_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_12_fu_370_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln46_33_fu_390_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_63_fu_362_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_14_fu_396_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_9_fu_352_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln46_9_fu_402_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_45_fu_412_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_64_fu_374_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_66_fu_428_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_tmp_80_fu_436_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_9_fu_422_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_22_fu_442_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_70_fu_498_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_13_fu_486_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln46_36_fu_506_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_68_fu_478_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_15_fu_512_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_s_fu_468_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln46_10_fu_518_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_46_fu_528_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_69_fu_490_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_71_fu_544_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_tmp_87_fu_552_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_10_fu_538_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_24_fu_558_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_75_fu_614_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_14_fu_602_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln46_39_fu_622_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_73_fu_594_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_16_fu_628_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_1_fu_584_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln46_11_fu_634_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_47_fu_644_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_74_fu_606_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_fu_660_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_tmp_94_fu_668_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_11_fu_654_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_26_fu_674_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_80_fu_730_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_15_fu_718_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln46_42_fu_738_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_78_fu_710_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_17_fu_744_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_2_fu_700_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln46_12_fu_750_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_48_fu_760_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_79_fu_722_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_81_fu_776_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_tmp_101_fu_784_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_12_fu_770_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_28_fu_790_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_85_fu_846_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_16_fu_834_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln46_45_fu_854_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_83_fu_826_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_19_fu_860_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_3_fu_816_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln46_13_fu_866_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_49_fu_876_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_84_fu_838_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_86_fu_892_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_tmp_108_fu_900_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_13_fu_886_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_30_fu_906_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_90_fu_962_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_17_fu_950_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln46_48_fu_970_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_88_fu_942_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_21_fu_976_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_4_fu_932_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln46_14_fu_982_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_50_fu_992_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_89_fu_954_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_91_fu_1008_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_tmp_115_fu_1016_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_14_fu_1002_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_32_fu_1022_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln46_fu_1038_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln46_28_fu_1034_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_fu_1048_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln46_29_fu_1043_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_28_fu_1054_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln46_29_fu_1062_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln46_8_fu_1080_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln46_31_fu_1076_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_30_fu_1090_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln46_32_fu_1085_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_31_fu_1096_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln46_32_fu_1104_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln46_9_fu_1122_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln46_34_fu_1118_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_33_fu_1132_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln46_35_fu_1127_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_34_fu_1138_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln46_35_fu_1146_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln46_10_fu_1164_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln46_37_fu_1160_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_36_fu_1174_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln46_38_fu_1169_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_37_fu_1180_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln46_38_fu_1188_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln46_11_fu_1206_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln46_40_fu_1202_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_39_fu_1216_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln46_41_fu_1211_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_40_fu_1222_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln46_41_fu_1230_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln46_12_fu_1248_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln46_43_fu_1244_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_42_fu_1258_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln46_44_fu_1253_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_43_fu_1264_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln46_44_fu_1272_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln46_13_fu_1290_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln46_46_fu_1286_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_45_fu_1300_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln46_47_fu_1295_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_46_fu_1306_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln46_47_fu_1314_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln46_14_fu_1332_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln46_49_fu_1328_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_48_fu_1342_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln46_50_fu_1337_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_49_fu_1348_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln46_50_fu_1356_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal res_0_0_fu_1069_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal res_1_0_fu_1111_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal res_2_0_fu_1153_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal res_3_0_fu_1195_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal res_4_0_fu_1237_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal res_5_0_fu_1279_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal res_6_0_fu_1321_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal res_7_0_fu_1363_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln46_10_reg_1502 <= add_ln46_10_fu_522_p2;
                add_ln46_11_reg_1526 <= add_ln46_11_fu_638_p2;
                add_ln46_12_reg_1550 <= add_ln46_12_fu_754_p2;
                add_ln46_13_reg_1574 <= add_ln46_13_fu_870_p2;
                add_ln46_14_reg_1598 <= add_ln46_14_fu_986_p2;
                add_ln46_8_reg_1454 <= add_ln46_8_fu_290_p2;
                add_ln46_9_reg_1478 <= add_ln46_9_fu_406_p2;
                add_ln46_reg_1430 <= add_ln46_fu_174_p2;
                empty_38_reg_1460 <= empty_38_fu_332_p2;
                empty_39_reg_1484 <= empty_39_fu_448_p2;
                empty_40_reg_1508 <= empty_40_fu_564_p2;
                empty_41_reg_1532 <= empty_41_fu_680_p2;
                empty_42_reg_1556 <= empty_42_fu_796_p2;
                empty_43_reg_1580 <= empty_43_fu_912_p2;
                empty_44_reg_1604 <= empty_44_fu_1028_p2;
                empty_reg_1436 <= empty_fu_216_p2;
                icmp_ln45_10_reg_1490 <= icmp_ln45_10_fu_454_p2;
                icmp_ln45_11_reg_1514 <= icmp_ln45_11_fu_570_p2;
                icmp_ln45_12_reg_1538 <= icmp_ln45_12_fu_686_p2;
                icmp_ln45_13_reg_1562 <= icmp_ln45_13_fu_802_p2;
                icmp_ln45_14_reg_1586 <= icmp_ln45_14_fu_918_p2;
                icmp_ln45_8_reg_1442 <= icmp_ln45_8_fu_222_p2;
                icmp_ln45_9_reg_1466 <= icmp_ln45_9_fu_338_p2;
                icmp_ln45_reg_1418 <= icmp_ln45_fu_106_p2;
                tmp_57_reg_1447 <= data_1_val(15 downto 15);
                tmp_62_reg_1471 <= data_2_val(15 downto 15);
                tmp_67_reg_1495 <= data_3_val(15 downto 15);
                tmp_72_reg_1519 <= data_4_val(15 downto 15);
                tmp_77_reg_1543 <= data_5_val(15 downto 15);
                tmp_82_reg_1567 <= data_6_val(15 downto 15);
                tmp_87_reg_1591 <= data_7_val(15 downto 15);
                tmp_reg_1423 <= data_0_val(15 downto 15);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln46_10_fu_522_p2 <= std_logic_vector(unsigned(trunc_ln46_s_fu_468_p4) + unsigned(zext_ln46_10_fu_518_p1));
    add_ln46_11_fu_638_p2 <= std_logic_vector(unsigned(trunc_ln46_1_fu_584_p4) + unsigned(zext_ln46_11_fu_634_p1));
    add_ln46_12_fu_754_p2 <= std_logic_vector(unsigned(trunc_ln46_2_fu_700_p4) + unsigned(zext_ln46_12_fu_750_p1));
    add_ln46_13_fu_870_p2 <= std_logic_vector(unsigned(trunc_ln46_3_fu_816_p4) + unsigned(zext_ln46_13_fu_866_p1));
    add_ln46_14_fu_986_p2 <= std_logic_vector(unsigned(trunc_ln46_4_fu_932_p4) + unsigned(zext_ln46_14_fu_982_p1));
    add_ln46_8_fu_290_p2 <= std_logic_vector(unsigned(trunc_ln46_8_fu_236_p4) + unsigned(zext_ln46_8_fu_286_p1));
    add_ln46_9_fu_406_p2 <= std_logic_vector(unsigned(trunc_ln46_9_fu_352_p4) + unsigned(zext_ln46_9_fu_402_p1));
    add_ln46_fu_174_p2 <= std_logic_vector(unsigned(trunc_ln_fu_120_p4) + unsigned(zext_ln46_fu_170_p1));
    and_ln46_13_fu_280_p2 <= (tmp_58_fu_246_p3 and or_ln46_30_fu_274_p2);
    and_ln46_14_fu_396_p2 <= (tmp_63_fu_362_p3 and or_ln46_33_fu_390_p2);
    and_ln46_15_fu_512_p2 <= (tmp_68_fu_478_p3 and or_ln46_36_fu_506_p2);
    and_ln46_16_fu_628_p2 <= (tmp_73_fu_594_p3 and or_ln46_39_fu_622_p2);
    and_ln46_17_fu_744_p2 <= (tmp_78_fu_710_p3 and or_ln46_42_fu_738_p2);
    and_ln46_18_fu_210_p2 <= (tmp_56_fu_196_p3 or not_tmp_66_fu_204_p2);
    and_ln46_19_fu_860_p2 <= (tmp_83_fu_826_p3 and or_ln46_45_fu_854_p2);
    and_ln46_20_fu_326_p2 <= (tmp_61_fu_312_p3 or not_tmp_73_fu_320_p2);
    and_ln46_21_fu_976_p2 <= (tmp_88_fu_942_p3 and or_ln46_48_fu_970_p2);
    and_ln46_22_fu_442_p2 <= (tmp_66_fu_428_p3 or not_tmp_80_fu_436_p2);
    and_ln46_24_fu_558_p2 <= (tmp_71_fu_544_p3 or not_tmp_87_fu_552_p2);
    and_ln46_26_fu_674_p2 <= (tmp_76_fu_660_p3 or not_tmp_94_fu_668_p2);
    and_ln46_28_fu_790_p2 <= (tmp_81_fu_776_p3 or not_tmp_101_fu_784_p2);
    and_ln46_30_fu_906_p2 <= (tmp_86_fu_892_p3 or not_tmp_108_fu_900_p2);
    and_ln46_32_fu_1022_p2 <= (tmp_91_fu_1008_p3 or not_tmp_115_fu_1016_p2);
    and_ln46_fu_164_p2 <= (tmp_53_fu_130_p3 and or_ln46_fu_158_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage0_subdone <= (ap_const_logic_0 = ap_ce);
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_return_0 <= res_0_0_fu_1069_p3;
    ap_return_1 <= res_1_0_fu_1111_p3;
    ap_return_2 <= res_2_0_fu_1153_p3;
    ap_return_3 <= res_3_0_fu_1195_p3;
    ap_return_4 <= res_4_0_fu_1237_p3;
    ap_return_5 <= res_5_0_fu_1279_p3;
    ap_return_6 <= res_6_0_fu_1321_p3;
    ap_return_7 <= res_7_0_fu_1363_p3;
    empty_38_fu_332_p2 <= (icmp_ln46_8_fu_306_p2 and and_ln46_20_fu_326_p2);
    empty_39_fu_448_p2 <= (icmp_ln46_9_fu_422_p2 and and_ln46_22_fu_442_p2);
    empty_40_fu_564_p2 <= (icmp_ln46_10_fu_538_p2 and and_ln46_24_fu_558_p2);
    empty_41_fu_680_p2 <= (icmp_ln46_11_fu_654_p2 and and_ln46_26_fu_674_p2);
    empty_42_fu_796_p2 <= (icmp_ln46_12_fu_770_p2 and and_ln46_28_fu_790_p2);
    empty_43_fu_912_p2 <= (icmp_ln46_13_fu_886_p2 and and_ln46_30_fu_906_p2);
    empty_44_fu_1028_p2 <= (icmp_ln46_14_fu_1002_p2 and and_ln46_32_fu_1022_p2);
    empty_fu_216_p2 <= (icmp_ln46_fu_190_p2 and and_ln46_18_fu_210_p2);
    icmp_ln45_10_fu_454_p2 <= "1" when (signed(data_3_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_11_fu_570_p2 <= "1" when (signed(data_4_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_12_fu_686_p2 <= "1" when (signed(data_5_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_13_fu_802_p2 <= "1" when (signed(data_6_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_14_fu_918_p2 <= "1" when (signed(data_7_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_8_fu_222_p2 <= "1" when (signed(data_1_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_9_fu_338_p2 <= "1" when (signed(data_2_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln45_fu_106_p2 <= "1" when (signed(data_0_val) > signed(ap_const_lv16_0)) else "0";
    icmp_ln46_10_fu_538_p2 <= "1" when (tmp_46_fu_528_p4 = ap_const_lv6_0) else "0";
    icmp_ln46_11_fu_654_p2 <= "1" when (tmp_47_fu_644_p4 = ap_const_lv6_0) else "0";
    icmp_ln46_12_fu_770_p2 <= "1" when (tmp_48_fu_760_p4 = ap_const_lv6_0) else "0";
    icmp_ln46_13_fu_886_p2 <= "1" when (tmp_49_fu_876_p4 = ap_const_lv6_0) else "0";
    icmp_ln46_14_fu_1002_p2 <= "1" when (tmp_50_fu_992_p4 = ap_const_lv6_0) else "0";
    icmp_ln46_8_fu_306_p2 <= "1" when (tmp_44_fu_296_p4 = ap_const_lv6_0) else "0";
    icmp_ln46_9_fu_422_p2 <= "1" when (tmp_45_fu_412_p4 = ap_const_lv6_0) else "0";
    icmp_ln46_fu_190_p2 <= "1" when (tmp_s_fu_180_p4 = ap_const_lv6_0) else "0";
    not_tmp_101_fu_784_p2 <= (tmp_79_fu_722_p3 xor ap_const_lv1_1);
    not_tmp_108_fu_900_p2 <= (tmp_84_fu_838_p3 xor ap_const_lv1_1);
    not_tmp_115_fu_1016_p2 <= (tmp_89_fu_954_p3 xor ap_const_lv1_1);
    not_tmp_66_fu_204_p2 <= (tmp_54_fu_142_p3 xor ap_const_lv1_1);
    not_tmp_73_fu_320_p2 <= (tmp_59_fu_258_p3 xor ap_const_lv1_1);
    not_tmp_80_fu_436_p2 <= (tmp_64_fu_374_p3 xor ap_const_lv1_1);
    not_tmp_87_fu_552_p2 <= (tmp_69_fu_490_p3 xor ap_const_lv1_1);
    not_tmp_94_fu_668_p2 <= (tmp_74_fu_606_p3 xor ap_const_lv1_1);
    or_ln46_28_fu_1034_p2 <= (tmp_reg_1423 or empty_reg_1436);
    or_ln46_29_fu_1043_p2 <= (xor_ln46_fu_1038_p2 or tmp_reg_1423);
    or_ln46_30_fu_274_p2 <= (trunc_ln46_11_fu_254_p1 or tmp_60_fu_266_p3);
    or_ln46_31_fu_1076_p2 <= (tmp_57_reg_1447 or empty_38_reg_1460);
    or_ln46_32_fu_1085_p2 <= (xor_ln46_8_fu_1080_p2 or tmp_57_reg_1447);
    or_ln46_33_fu_390_p2 <= (trunc_ln46_12_fu_370_p1 or tmp_65_fu_382_p3);
    or_ln46_34_fu_1118_p2 <= (tmp_62_reg_1471 or empty_39_reg_1484);
    or_ln46_35_fu_1127_p2 <= (xor_ln46_9_fu_1122_p2 or tmp_62_reg_1471);
    or_ln46_36_fu_506_p2 <= (trunc_ln46_13_fu_486_p1 or tmp_70_fu_498_p3);
    or_ln46_37_fu_1160_p2 <= (tmp_67_reg_1495 or empty_40_reg_1508);
    or_ln46_38_fu_1169_p2 <= (xor_ln46_10_fu_1164_p2 or tmp_67_reg_1495);
    or_ln46_39_fu_622_p2 <= (trunc_ln46_14_fu_602_p1 or tmp_75_fu_614_p3);
    or_ln46_40_fu_1202_p2 <= (tmp_72_reg_1519 or empty_41_reg_1532);
    or_ln46_41_fu_1211_p2 <= (xor_ln46_11_fu_1206_p2 or tmp_72_reg_1519);
    or_ln46_42_fu_738_p2 <= (trunc_ln46_15_fu_718_p1 or tmp_80_fu_730_p3);
    or_ln46_43_fu_1244_p2 <= (tmp_77_reg_1543 or empty_42_reg_1556);
    or_ln46_44_fu_1253_p2 <= (xor_ln46_12_fu_1248_p2 or tmp_77_reg_1543);
    or_ln46_45_fu_854_p2 <= (trunc_ln46_16_fu_834_p1 or tmp_85_fu_846_p3);
    or_ln46_46_fu_1286_p2 <= (tmp_82_reg_1567 or empty_43_reg_1580);
    or_ln46_47_fu_1295_p2 <= (xor_ln46_13_fu_1290_p2 or tmp_82_reg_1567);
    or_ln46_48_fu_970_p2 <= (trunc_ln46_17_fu_950_p1 or tmp_90_fu_962_p3);
    or_ln46_49_fu_1328_p2 <= (tmp_87_reg_1591 or empty_44_reg_1604);
    or_ln46_50_fu_1337_p2 <= (xor_ln46_14_fu_1332_p2 or tmp_87_reg_1591);
    or_ln46_fu_158_p2 <= (trunc_ln46_fu_138_p1 or tmp_55_fu_150_p3);
    res_0_0_fu_1069_p3 <= 
        select_ln46_29_fu_1062_p3 when (icmp_ln45_reg_1418(0) = '1') else 
        ap_const_lv8_0;
    res_1_0_fu_1111_p3 <= 
        select_ln46_32_fu_1104_p3 when (icmp_ln45_8_reg_1442(0) = '1') else 
        ap_const_lv8_0;
    res_2_0_fu_1153_p3 <= 
        select_ln46_35_fu_1146_p3 when (icmp_ln45_9_reg_1466(0) = '1') else 
        ap_const_lv8_0;
    res_3_0_fu_1195_p3 <= 
        select_ln46_38_fu_1188_p3 when (icmp_ln45_10_reg_1490(0) = '1') else 
        ap_const_lv8_0;
    res_4_0_fu_1237_p3 <= 
        select_ln46_41_fu_1230_p3 when (icmp_ln45_11_reg_1514(0) = '1') else 
        ap_const_lv8_0;
    res_5_0_fu_1279_p3 <= 
        select_ln46_44_fu_1272_p3 when (icmp_ln45_12_reg_1538(0) = '1') else 
        ap_const_lv8_0;
    res_6_0_fu_1321_p3 <= 
        select_ln46_47_fu_1314_p3 when (icmp_ln45_13_reg_1562(0) = '1') else 
        ap_const_lv8_0;
    res_7_0_fu_1363_p3 <= 
        select_ln46_50_fu_1356_p3 when (icmp_ln45_14_reg_1586(0) = '1') else 
        ap_const_lv8_0;
    select_ln46_28_fu_1054_p3 <= 
        select_ln46_fu_1048_p3 when (or_ln46_28_fu_1034_p2(0) = '1') else 
        ap_const_lv8_FF;
    select_ln46_29_fu_1062_p3 <= 
        select_ln46_28_fu_1054_p3 when (or_ln46_29_fu_1043_p2(0) = '1') else 
        add_ln46_reg_1430;
    select_ln46_30_fu_1090_p3 <= 
        ap_const_lv8_0 when (tmp_57_reg_1447(0) = '1') else 
        add_ln46_8_reg_1454;
    select_ln46_31_fu_1096_p3 <= 
        select_ln46_30_fu_1090_p3 when (or_ln46_31_fu_1076_p2(0) = '1') else 
        ap_const_lv8_FF;
    select_ln46_32_fu_1104_p3 <= 
        select_ln46_31_fu_1096_p3 when (or_ln46_32_fu_1085_p2(0) = '1') else 
        add_ln46_8_reg_1454;
    select_ln46_33_fu_1132_p3 <= 
        ap_const_lv8_0 when (tmp_62_reg_1471(0) = '1') else 
        add_ln46_9_reg_1478;
    select_ln46_34_fu_1138_p3 <= 
        select_ln46_33_fu_1132_p3 when (or_ln46_34_fu_1118_p2(0) = '1') else 
        ap_const_lv8_FF;
    select_ln46_35_fu_1146_p3 <= 
        select_ln46_34_fu_1138_p3 when (or_ln46_35_fu_1127_p2(0) = '1') else 
        add_ln46_9_reg_1478;
    select_ln46_36_fu_1174_p3 <= 
        ap_const_lv8_0 when (tmp_67_reg_1495(0) = '1') else 
        add_ln46_10_reg_1502;
    select_ln46_37_fu_1180_p3 <= 
        select_ln46_36_fu_1174_p3 when (or_ln46_37_fu_1160_p2(0) = '1') else 
        ap_const_lv8_FF;
    select_ln46_38_fu_1188_p3 <= 
        select_ln46_37_fu_1180_p3 when (or_ln46_38_fu_1169_p2(0) = '1') else 
        add_ln46_10_reg_1502;
    select_ln46_39_fu_1216_p3 <= 
        ap_const_lv8_0 when (tmp_72_reg_1519(0) = '1') else 
        add_ln46_11_reg_1526;
    select_ln46_40_fu_1222_p3 <= 
        select_ln46_39_fu_1216_p3 when (or_ln46_40_fu_1202_p2(0) = '1') else 
        ap_const_lv8_FF;
    select_ln46_41_fu_1230_p3 <= 
        select_ln46_40_fu_1222_p3 when (or_ln46_41_fu_1211_p2(0) = '1') else 
        add_ln46_11_reg_1526;
    select_ln46_42_fu_1258_p3 <= 
        ap_const_lv8_0 when (tmp_77_reg_1543(0) = '1') else 
        add_ln46_12_reg_1550;
    select_ln46_43_fu_1264_p3 <= 
        select_ln46_42_fu_1258_p3 when (or_ln46_43_fu_1244_p2(0) = '1') else 
        ap_const_lv8_FF;
    select_ln46_44_fu_1272_p3 <= 
        select_ln46_43_fu_1264_p3 when (or_ln46_44_fu_1253_p2(0) = '1') else 
        add_ln46_12_reg_1550;
    select_ln46_45_fu_1300_p3 <= 
        ap_const_lv8_0 when (tmp_82_reg_1567(0) = '1') else 
        add_ln46_13_reg_1574;
    select_ln46_46_fu_1306_p3 <= 
        select_ln46_45_fu_1300_p3 when (or_ln46_46_fu_1286_p2(0) = '1') else 
        ap_const_lv8_FF;
    select_ln46_47_fu_1314_p3 <= 
        select_ln46_46_fu_1306_p3 when (or_ln46_47_fu_1295_p2(0) = '1') else 
        add_ln46_13_reg_1574;
    select_ln46_48_fu_1342_p3 <= 
        ap_const_lv8_0 when (tmp_87_reg_1591(0) = '1') else 
        add_ln46_14_reg_1598;
    select_ln46_49_fu_1348_p3 <= 
        select_ln46_48_fu_1342_p3 when (or_ln46_49_fu_1328_p2(0) = '1') else 
        ap_const_lv8_FF;
    select_ln46_50_fu_1356_p3 <= 
        select_ln46_49_fu_1348_p3 when (or_ln46_50_fu_1337_p2(0) = '1') else 
        add_ln46_14_reg_1598;
    select_ln46_fu_1048_p3 <= 
        ap_const_lv8_0 when (tmp_reg_1423(0) = '1') else 
        add_ln46_reg_1430;
    tmp_44_fu_296_p4 <= data_1_val(15 downto 10);
    tmp_45_fu_412_p4 <= data_2_val(15 downto 10);
    tmp_46_fu_528_p4 <= data_3_val(15 downto 10);
    tmp_47_fu_644_p4 <= data_4_val(15 downto 10);
    tmp_48_fu_760_p4 <= data_5_val(15 downto 10);
    tmp_49_fu_876_p4 <= data_6_val(15 downto 10);
    tmp_50_fu_992_p4 <= data_7_val(15 downto 10);
    tmp_53_fu_130_p3 <= data_0_val(1 downto 1);
    tmp_54_fu_142_p3 <= data_0_val(9 downto 9);
    tmp_55_fu_150_p3 <= data_0_val(2 downto 2);
    tmp_56_fu_196_p3 <= add_ln46_fu_174_p2(7 downto 7);
    tmp_58_fu_246_p3 <= data_1_val(1 downto 1);
    tmp_59_fu_258_p3 <= data_1_val(9 downto 9);
    tmp_60_fu_266_p3 <= data_1_val(2 downto 2);
    tmp_61_fu_312_p3 <= add_ln46_8_fu_290_p2(7 downto 7);
    tmp_63_fu_362_p3 <= data_2_val(1 downto 1);
    tmp_64_fu_374_p3 <= data_2_val(9 downto 9);
    tmp_65_fu_382_p3 <= data_2_val(2 downto 2);
    tmp_66_fu_428_p3 <= add_ln46_9_fu_406_p2(7 downto 7);
    tmp_68_fu_478_p3 <= data_3_val(1 downto 1);
    tmp_69_fu_490_p3 <= data_3_val(9 downto 9);
    tmp_70_fu_498_p3 <= data_3_val(2 downto 2);
    tmp_71_fu_544_p3 <= add_ln46_10_fu_522_p2(7 downto 7);
    tmp_73_fu_594_p3 <= data_4_val(1 downto 1);
    tmp_74_fu_606_p3 <= data_4_val(9 downto 9);
    tmp_75_fu_614_p3 <= data_4_val(2 downto 2);
    tmp_76_fu_660_p3 <= add_ln46_11_fu_638_p2(7 downto 7);
    tmp_78_fu_710_p3 <= data_5_val(1 downto 1);
    tmp_79_fu_722_p3 <= data_5_val(9 downto 9);
    tmp_80_fu_730_p3 <= data_5_val(2 downto 2);
    tmp_81_fu_776_p3 <= add_ln46_12_fu_754_p2(7 downto 7);
    tmp_83_fu_826_p3 <= data_6_val(1 downto 1);
    tmp_84_fu_838_p3 <= data_6_val(9 downto 9);
    tmp_85_fu_846_p3 <= data_6_val(2 downto 2);
    tmp_86_fu_892_p3 <= add_ln46_13_fu_870_p2(7 downto 7);
    tmp_88_fu_942_p3 <= data_7_val(1 downto 1);
    tmp_89_fu_954_p3 <= data_7_val(9 downto 9);
    tmp_90_fu_962_p3 <= data_7_val(2 downto 2);
    tmp_91_fu_1008_p3 <= add_ln46_14_fu_986_p2(7 downto 7);
    tmp_s_fu_180_p4 <= data_0_val(15 downto 10);
    trunc_ln46_11_fu_254_p1 <= data_1_val(1 - 1 downto 0);
    trunc_ln46_12_fu_370_p1 <= data_2_val(1 - 1 downto 0);
    trunc_ln46_13_fu_486_p1 <= data_3_val(1 - 1 downto 0);
    trunc_ln46_14_fu_602_p1 <= data_4_val(1 - 1 downto 0);
    trunc_ln46_15_fu_718_p1 <= data_5_val(1 - 1 downto 0);
    trunc_ln46_16_fu_834_p1 <= data_6_val(1 - 1 downto 0);
    trunc_ln46_17_fu_950_p1 <= data_7_val(1 - 1 downto 0);
    trunc_ln46_1_fu_584_p4 <= data_4_val(9 downto 2);
    trunc_ln46_2_fu_700_p4 <= data_5_val(9 downto 2);
    trunc_ln46_3_fu_816_p4 <= data_6_val(9 downto 2);
    trunc_ln46_4_fu_932_p4 <= data_7_val(9 downto 2);
    trunc_ln46_8_fu_236_p4 <= data_1_val(9 downto 2);
    trunc_ln46_9_fu_352_p4 <= data_2_val(9 downto 2);
    trunc_ln46_fu_138_p1 <= data_0_val(1 - 1 downto 0);
    trunc_ln46_s_fu_468_p4 <= data_3_val(9 downto 2);
    trunc_ln_fu_120_p4 <= data_0_val(9 downto 2);
    xor_ln46_10_fu_1164_p2 <= (empty_40_reg_1508 xor ap_const_lv1_1);
    xor_ln46_11_fu_1206_p2 <= (empty_41_reg_1532 xor ap_const_lv1_1);
    xor_ln46_12_fu_1248_p2 <= (empty_42_reg_1556 xor ap_const_lv1_1);
    xor_ln46_13_fu_1290_p2 <= (empty_43_reg_1580 xor ap_const_lv1_1);
    xor_ln46_14_fu_1332_p2 <= (empty_44_reg_1604 xor ap_const_lv1_1);
    xor_ln46_8_fu_1080_p2 <= (empty_38_reg_1460 xor ap_const_lv1_1);
    xor_ln46_9_fu_1122_p2 <= (empty_39_reg_1484 xor ap_const_lv1_1);
    xor_ln46_fu_1038_p2 <= (empty_reg_1436 xor ap_const_lv1_1);
    zext_ln46_10_fu_518_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln46_15_fu_512_p2),8));
    zext_ln46_11_fu_634_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln46_16_fu_628_p2),8));
    zext_ln46_12_fu_750_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln46_17_fu_744_p2),8));
    zext_ln46_13_fu_866_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln46_19_fu_860_p2),8));
    zext_ln46_14_fu_982_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln46_21_fu_976_p2),8));
    zext_ln46_8_fu_286_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln46_13_fu_280_p2),8));
    zext_ln46_9_fu_402_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln46_14_fu_396_p2),8));
    zext_ln46_fu_170_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln46_fu_164_p2),8));
end behav;
