xrun(64): 18.09-s011: (c) Copyright 1995-2019 Cadence Design Systems, Inc.
TOOL:	xrun(64)	18.09-s011: Started on Nov 14, 2024 at 04:32:24 CST
xrun
	-64bit
	-gui
	-access r
	alu.v
	alu_tb.v
file: alu.v
	module worklib.alu:v
		errors: 0, warnings: 0
file: alu_tb.v
	module worklib.alu_tb:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		alu_tb
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.alu:v <0x7a6cc3a5>
			streams:   1, words:  1975
		worklib.alu_tb:v <0x3814ad22>
			streams:   1, words:  3524
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 2       2
		Registers:               3       3
		Scalar wires:            1       -
		Vectored wires:          4       -
		Always blocks:           1       1
		Cont. assignments:       1       1
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.alu_tb:v

-------------------------------------
Relinquished control to SimVision...
xcelium> 
xcelium> source /vol/cadence2018/XCELIUM1809/tools/xcelium/files/xmsimrc
xcelium> database -open waves -into waves.shm -default
Created default SHM database waves
xcelium> probe -create -shm alu_tb.Cout alu_tb.F alu_tb.Q alu_tb.a alu_tb.b
Created probe 1
xcelium> run
Simulation complete via $finish(1) at time 100 PS + 0
./alu_tb.v:41         $finish;
xcelium> ^C
xcelium> exit
TOOL:	xrun(64)	18.09-s011: Exiting on Nov 14, 2024 at 04:36:23 CST  (total: 00:03:59)
