[
  "What is the primary purpose of a clock signal in a synchronous digital circuit?",
  "In the context of Design for Testability (DFT) for Integrated Circuits and Printed Circuit Boards (PCBs), what is the primary purpose of the JTAG (IEEE 1149.1) standard, commonly known as Boundary Scan?",
  "In a multi-processor system with private caches, which cache coherence protocol typically invalidates other copies of a data block when a write occurs to ensure consistency?",
  "In advanced semiconductor devices, what is a \"soft error\" primarily caused by, and what is its main characteristic compared to a \"hard error\"?",
  "Which page replacement algorithm guarantees the lowest possible page fault rate for a given reference string, but is generally impractical to implement in real operating systems?",
  "Which of the following fundamental logic gates produces an output that is the logical inverse (complement) of its single input?",
  "In digital IC verification, what is the primary advantage of employing formal verification techniques (e.g., model checking, equivalence checking) compared to traditional simulation-based verification?",
  "What is the primary reason why Dynamic Random-Access Memory (DRAM) is typically used for a computer's main memory (RAM), while Static Random-Access Memory (SRAM) is preferred for CPU caches?",
  "Which power reduction technique in digital IC design involves selectively disabling the clock signal to specific registers or functional blocks when their outputs are not required to change, thus reducing dynamic power consumption?",
  "In the microarchitecture of a typical Central Processing Unit (CPU), what is the primary function of the \"Register File\"?",
  "Which of the following is an example of a volatile memory type, meaning its contents are lost when power is removed?",
  "In the digital IC design flow, what is the primary goal of achieving 'timing closure'?",
  "In a MOSFET, what does the 'threshold voltage' (Vt) primarily represent?",
  "In a system with multiple devices sharing a common bus (e.g., a memory bus), what is the primary role of a 'bus arbiter'?",
  "In the context of digital IC verification, what does 'functional coverage' primarily measure?",
  "What is the primary purpose of a Hardware Description Language (HDL) like Verilog or VHDL in digital IC design?",
  "In the context of pipelined processors, what is a 'data hazard' primarily caused by?",
  "Which technique is primarily used in advanced System-on-Chip (SoC) power management to completely cut off power to inactive functional blocks, thereby eliminating both static and dynamic power consumption in those regions?",
  "What is the fundamental difference in purpose and application between an Application-Specific Integrated Circuit (ASIC) and a Field-Programmable Gate Array (FPGA)?",
  "In the design of high-speed digital interconnects and PCB traces, what phenomenon refers to the bouncing back of a signal at points of impedance mismatch along a transmission line, which can lead to signal integrity issues like overshoot, undershoot, and ringing?",
  "What is the fundamental purpose of a flip-flop in digital circuits?",
  "In the context of computer architecture, what is the primary role of a \"pipeline\" in a CPU?",
  "In an out-of-order CPU microarchitecture, what is the main function of a \"Reorder Buffer\" (ROB)?",
  "What is the primary challenge that drives the increasing adoption of 3D IC stacking (e.g., through-silicon vias - TSVs) in modern chip design?",
  "Which of the following best describes the primary goal of \"Register Transfer Level (RTL)\" design in the digital IC design flow?",
  "What is the primary function of a multiplexer (MUX) in digital circuits?",
  "In the context of CPU cache memory, what is the primary characteristic of a 'write-back' policy?",
  "In digital IC verification, what is the primary purpose of 'Formal Equivalence Checking (FEC)'?",
  "Which memory consistency model guarantees that all memory operations appear to execute in some sequential order, and that the order of operations from a single processor is preserved in this sequential order, making it the strongest (most intuitive) but potentially slowest model?",
  "At advanced technology nodes, what is 'Negative Bias Temperature Instability (NBTI)' primarily known for affecting in PMOS transistors, leading to performance degradation over time?",
  "What is the primary purpose of doping in semiconductor manufacturing?",
  "In a pipelined CPU, what is the primary role of a branch predictor?",
  "In CMOS digital circuits, what is the primary source of static power dissipation?",
  "In the physical verification phase of a digital IC design, what is the primary objective of a Design Rule Check (DRC)?",
  "In the context of CPU caches, what is the primary advantage of a 'set-associative' cache over a 'direct-mapped' cache?",
  "What is the primary role of 'logic synthesis' in the digital IC design flow?",
  "In a pipelined processor, what is a 'control hazard' primarily caused by?",
  "What phenomenon primarily affects the performance of N-type MOSFETs over time due to the trapping of high-energy electrons (hot carriers) in the gate oxide, leading to a shift in threshold voltage and degradation of transconductance?",
  "In a cache memory system, what is the primary characteristic of a 'fully associative' cache mapping scheme?",
  "Which memory consistency model provides the weakest guarantees, primarily allowing reads and writes by a processor to complete out of order with respect to other processors, and a processor's own writes to be seen by other processors out of order relative to its own reads, often used for performance optimization in distributed shared memory systems through explicit synchronization operations?",
  "What is the primary characteristic of a combinational logic circuit?",
  "In a Central Processing Unit (CPU), what is the primary function of the Arithmetic Logic Unit (ALU)?",
  "In digital IC design, what is the primary purpose of employing Clock Domain Crossing (CDC) synchronization circuits?",
  "In the context of modern digital IC verification, what is Universal Verification Methodology (UVM) primarily designed for?",
  "In a computer system utilizing virtual memory, what is the primary function of a Translation Lookaside Buffer (TLB)?",
  "What does an Instruction Set Architecture (ISA) primarily define for a computer processor?",
  "Which of the following is a primary characteristic of a Reduced Instruction Set Computer (RISC) architecture compared to a Complex Instruction Set Computer (CISC) architecture?",
  "In the context of digital IC design, what is the fundamental purpose of Static Timing Analysis (STA)?",
  "What is the primary function of a Phase-Locked Loop (PLL) in a System-on-Chip (SoC) design?",
  "In semiconductor chip interconnects, what is 'Electromigration' primarily and why is it a significant reliability concern at advanced technology nodes?"
]