// Mem file initialization records.
//
// SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
// Vivado v2022.2 (64-bit)
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Created on Friday April 14, 2023 - 05:40:13 pm, from:
//
//     Map file     - d:\DMTS\MOLIT_Shoe_Schaner\Development\FPGA\Signal_Source_Control\Vivado\Signal_Souce_Control.gen\sources_1\bd\Signal_Souce_Control_BD\Signal_Souce_Control_BD.bmm
//     Data file(s) - d:/DMTS/MOLIT_Shoe_Schaner/Development/FPGA/Signal_Source_Control/Vivado/Signal_Souce_Control.gen/sources_1/bd/Signal_Souce_Control_BD/ip/Signal_Souce_Control_BD_microblaze_0_0/data/mb_bootloop_le.elf
//
// Address space 'Signal_Souce_Control_BD_i_microblaze_0.Signal_Souce_Control_BD_i_microblaze_0_local_memory_lmb_bram_ADDR_SPACE', bit lane [31:0].
//
// Bus width = 32 bits, number of bus blocks = 1.

@00000000
    B8000000
