Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\Practicas\VicAlb\ED\P2A_A11\P2A_A11\Remote_Lab.vhd" into library work
Parsing entity <Remote_Lab>.
Parsing architecture <Behavioral> of entity <remote_lab>.
Parsing VHDL file "D:\Practicas\VicAlb\ED\P2A_A11\P2A_A11\MyDesign.vhf" into library work
Parsing entity <MyDesign>.
Parsing architecture <BEHAVIORAL> of entity <mydesign>.
Parsing VHDL file "D:\Practicas\VicAlb\ED\P2A_A11\P2A_A11\top.vhf" into library work
Parsing entity <MyDesign_MUSER_top>.
Parsing architecture <BEHAVIORAL> of entity <mydesign_muser_top>.
Parsing entity <top>.
Parsing architecture <BEHAVIORAL> of entity <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <Remote_Lab> (architecture <Behavioral>) from library <work>.

Elaborating entity <MyDesign_MUSER_top> (architecture <BEHAVIORAL>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "D:\Practicas\VicAlb\ED\P2A_A11\P2A_A11\top.vhf".
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <Remote_Lab>.
    Related source file is "D:\Practicas\VicAlb\ED\P2A_A11\P2A_A11\Remote_Lab.vhd".
    Found 8-bit register for signal <regEppAdr>.
    Found 8-bit register for signal <sw>.
    Found 8-bit register for signal <btn>.
    Found 17-bit register for signal <cnt>.
    Found 17-bit adder for signal <cnt[16]_GND_8_o_add_5_OUT> created at line 87.
    Found 4x4-bit Read Only RAM for signal <Anodes>
    Found 8-bit 4-to-1 multiplexer for signal <seg_int> created at line 93.
    Found 8-bit 8-to-1 multiplexer for signal <_n0084> created at line 118.
    Found 1-bit tristate buffer for signal <EppDB<7>> created at line 115
    Found 1-bit tristate buffer for signal <EppDB<6>> created at line 115
    Found 1-bit tristate buffer for signal <EppDB<5>> created at line 115
    Found 1-bit tristate buffer for signal <EppDB<4>> created at line 115
    Found 1-bit tristate buffer for signal <EppDB<3>> created at line 115
    Found 1-bit tristate buffer for signal <EppDB<2>> created at line 115
    Found 1-bit tristate buffer for signal <EppDB<1>> created at line 115
    Found 1-bit tristate buffer for signal <EppDB<0>> created at line 115
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <Remote_Lab> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 1
 17-bit adder                                          : 1
# Registers                                            : 4
 17-bit register                                       : 1
 8-bit register                                        : 3
# Multiplexers                                         : 3
 8-bit 2-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 1
# Tristates                                            : 8
 1-bit tristate buffer                                 : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Remote_Lab>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Anodes> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cnt>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <Anodes>        |          |
    -----------------------------------------------------------------------
Unit <Remote_Lab> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Counters                                             : 1
 17-bit up counter                                     : 1
# Registers                                            : 24
 Flip-Flops                                            : 24
# Multiplexers                                         : 10
 1-bit 8-to-1 multiplexer                              : 8
 8-bit 2-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...

Mapping all equations...
WARNING:Xst:2036 - Inserting OBUF on port <Led<7>> driven by black box <MyDesign_MUSER_top>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <Led<6>> driven by black box <MyDesign_MUSER_top>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <Led<5>> driven by black box <MyDesign_MUSER_top>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <Led<4>> driven by black box <MyDesign_MUSER_top>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <Led<3>> driven by black box <MyDesign_MUSER_top>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <Led<2>> driven by black box <MyDesign_MUSER_top>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <Led<1>> driven by black box <MyDesign_MUSER_top>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <Led<0>> driven by black box <MyDesign_MUSER_top>. Possible simulation mismatch.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 41
 Flip-Flops                                            : 41

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 106
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 16
#      LUT2                        : 18
#      LUT5                        : 14
#      LUT6                        : 21
#      MUXCY                       : 16
#      VCC                         : 1
#      XORCY                       : 17
# FlipFlops/Latches                : 41
#      FD                          : 17
#      FDE                         : 24
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 46
#      IBUF                        : 16
#      IBUFG                       : 1
#      IOBUF                       : 8
#      OBUF                        : 21
# Others                           : 1
#      MyDesign_MUSER_top          : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              41  out of  18224     0%  
 Number of Slice LUTs:                   71  out of   9112     0%  
    Number used as Logic:                71  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     83
   Number with an unused Flip Flop:      42  out of     83    50%  
   Number with an unused LUT:            12  out of     83    14%  
   Number of fully used LUT-FF pairs:    29  out of     83    34%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          46
 Number of bonded IOBs:                  46  out of    232    19%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | IBUFG+BUFG             | 17    |
EppDSTB                            | IBUF+BUFG              | 16    |
EppASTB                            | IBUF+BUFG              | 8     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.039ns (Maximum Frequency: 490.328MHz)
   Minimum input arrival time before clock: 3.404ns
   Maximum output required time after clock: 6.205ns
   Maximum combinational path delay: 5.769ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.039ns (frequency: 490.328MHz)
  Total number of paths / destination ports: 153 / 17
-------------------------------------------------------------------------
Delay:               2.039ns (Levels of Logic = 3)
  Source:            XLXI_240/cnt_15 (FF)
  Destination:       XLXI_240/cnt_16 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: XLXI_240/cnt_15 to XLXI_240/cnt_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              13   0.447   0.933  XLXI_240/cnt_15 (XLXI_240/cnt_15)
     LUT1:I0->O            1   0.205   0.000  XLXI_240/Mcount_cnt_cy<15>_rt (XLXI_240/Mcount_cnt_cy<15>_rt)
     MUXCY:S->O            0   0.172   0.000  XLXI_240/Mcount_cnt_cy<15> (XLXI_240/Mcount_cnt_cy<15>)
     XORCY:CI->O           1   0.180   0.000  XLXI_240/Mcount_cnt_xor<16> (XLXI_240/Result<16>)
     FD:D                      0.102          XLXI_240/cnt_16
    ----------------------------------------
    Total                      2.039ns (1.106ns logic, 0.933ns route)
                                       (54.2% logic, 45.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'EppDSTB'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              3.202ns (Levels of Logic = 2)
  Source:            EppWRITE (PAD)
  Destination:       XLXI_240/btn_7 (FF)
  Destination Clock: EppDSTB rising

  Data Path: EppWRITE to XLXI_240/btn_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.651  EppWRITE_IBUF (EppWRITE_IBUF)
     LUT5:I4->O            8   0.205   0.802  XLXI_240/_n0092_inv1 (XLXI_240/_n0092_inv)
     FDE:CE                    0.322          XLXI_240/sw_0
    ----------------------------------------
    Total                      3.202ns (1.749ns logic, 1.453ns route)
                                       (54.6% logic, 45.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'EppASTB'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              3.404ns (Levels of Logic = 2)
  Source:            EppWRITE (PAD)
  Destination:       XLXI_240/regEppAdr_7 (FF)
  Destination Clock: EppASTB rising

  Data Path: EppWRITE to XLXI_240/regEppAdr_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.650  EppWRITE_IBUF (EppWRITE_IBUF)
     INV:I->O             16   0.206   1.004  XLXI_240/EppWr_inv1_INV_0 (XLXI_240/EppWr_inv)
     FDE:CE                    0.322          XLXI_240/regEppAdr_0
    ----------------------------------------
    Total                      3.404ns (1.750ns logic, 1.654ns route)
                                       (51.4% logic, 48.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 24 / 12
-------------------------------------------------------------------------
Offset:              5.097ns (Levels of Logic = 2)
  Source:            XLXI_240/cnt_16 (FF)
  Destination:       seg<7> (PAD)
  Source Clock:      clk rising

  Data Path: XLXI_240/cnt_16 to seg<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              13   0.447   1.297  XLXI_240/cnt_16 (XLXI_240/cnt_16)
     LUT6:I0->O            1   0.203   0.579  XLXI_240/Segments<0>1 (seg_0_OBUF)
     OBUF:I->O                 2.571          seg_0_OBUF (seg<0>)
    ----------------------------------------
    Total                      5.097ns (3.221ns logic, 1.876ns route)
                                       (63.2% logic, 36.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'EppASTB'
  Total number of paths / destination ports: 85 / 8
-------------------------------------------------------------------------
Offset:              6.205ns (Levels of Logic = 3)
  Source:            XLXI_240/regEppAdr_1 (FF)
  Destination:       DB<0> (PAD)
  Source Clock:      EppASTB rising

  Data Path: XLXI_240/regEppAdr_1 to DB<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             17   0.447   1.392  XLXI_240/regEppAdr_1 (XLXI_240/regEppAdr_1)
     LUT6:I0->O            1   0.203   0.808  XLXI_240/Mmux_busEppInternal11 (XLXI_240/Mmux_busEppInternal1)
     LUT5:I2->O            1   0.205   0.579  XLXI_240/Mmux_busEppInternal13 (XLXI_240/busEppInternal<0>)
     IOBUF:I->IO               2.571          DB_0_IOBUF (DB<0>)
    ----------------------------------------
    Total                      6.205ns (3.426ns logic, 2.779ns route)
                                       (55.2% logic, 44.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'EppDSTB'
  Total number of paths / destination ports: 29 / 21
-------------------------------------------------------------------------
Offset:              5.677ns (Levels of Logic = 3)
  Source:            XLXI_240/btn_4 (FF)
  Destination:       DB<4> (PAD)
  Source Clock:      EppDSTB rising

  Data Path: XLXI_240/btn_4 to DB<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.447   0.864  XLXI_240/btn_4 (XLXI_240/btn_4)
     LUT5:I1->O            1   0.203   0.808  XLXI_240/Mmux_busEppInternal52 (XLXI_240/Mmux_busEppInternal51)
     LUT6:I3->O            1   0.205   0.579  XLXI_240/Mmux_busEppInternal53 (XLXI_240/busEppInternal<4>)
     IOBUF:I->IO               2.571          DB_4_IOBUF (DB<4>)
    ----------------------------------------
    Total                      5.677ns (3.426ns logic, 2.251ns route)
                                       (60.3% logic, 39.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 111 / 38
-------------------------------------------------------------------------
Delay:               5.769ns (Levels of Logic = 3)
  Source:            EppASTB (PAD)
  Destination:       DB<7> (PAD)

  Data Path: EppASTB to DB<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.222   1.194  EppASTB_IBUF (EppASTB_IBUF)
     LUT6:I0->O            1   0.203   0.579  XLXI_240/Mmux_busEppInternal43 (XLXI_240/busEppInternal<3>)
     IOBUF:I->IO               2.571          DB_3_IOBUF (DB<3>)
    ----------------------------------------
    Total                      5.769ns (3.996ns logic, 1.773ns route)
                                       (69.3% logic, 30.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock EppDSTB
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
EppASTB        |    3.899|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.039|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.26 secs
 
--> 

Total memory usage is 4503752 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    1 (   0 filtered)

