$date
	Wed Jul  9 05:56:53 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ram_tb $end
$var wire 8 ! data_out [7:0] $end
$var reg 10 " address [9:0] $end
$var reg 1 # clk $end
$var reg 8 $ data_in [7:0] $end
$var reg 1 % write_enable $end
$scope module uut $end
$var wire 10 & address [9:0] $end
$var wire 1 # clk $end
$var wire 8 ' data_in [7:0] $end
$var wire 1 % write_enable $end
$var reg 8 ( data_out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx (
b1010110 '
b110111 &
0%
b1010110 $
0#
b110111 "
bx !
$end
#10
1#
#20
0#
1%
#30
1#
#40
0#
b110110 $
b110110 '
b1000010 "
b1000010 &
0%
#50
1#
#60
0#
1%
#70
1#
#80
0#
0%
#90
b110110 !
b110110 (
1#
#100
0#
b110111 "
b110111 &
#110
b1010110 !
b1010110 (
1#
#120
0#
