{"name":"LPUART3","description":"LPUART","groupName":"LPUART","baseAddress":"0x4018C000","registers":[{"name":"VERID","description":"Version ID Register","addressOffset":0,"size":32,"access":"read-only","resetValue":"0x4010003","resetMask":"0xFFFFFFFF","fields":[{"name":"FEATURE","description":"Feature Identification Number","bitOffset":0,"bitWidth":16,"access":"read-only","enumeratedValues":[{"name":"STANDARD","description":"Standard feature set.","value":1},{"name":"MODEM","description":"Standard feature set with MODEM/IrDA support.","value":3}]},{"name":"MINOR","description":"Minor Version Number","bitOffset":16,"bitWidth":8,"access":"read-only"},{"name":"MAJOR","description":"Major Version Number","bitOffset":24,"bitWidth":8,"access":"read-only"}]},{"name":"PARAM","description":"Parameter Register","addressOffset":4,"size":32,"access":"read-only","resetValue":"0x202","resetMask":"0xFFFFFFFF","fields":[{"name":"TXFIFO","description":"Transmit FIFO Size","bitOffset":0,"bitWidth":8,"access":"read-only"},{"name":"RXFIFO","description":"Receive FIFO Size","bitOffset":8,"bitWidth":8,"access":"read-only"}]},{"name":"GLOBAL","description":"LPUART Global Register","addressOffset":8,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"RST","description":"Software Reset","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NO_EFFECT","description":"Module is not reset.","value":0},{"name":"RESET","description":"Module is reset.","value":1}]}]},{"name":"PINCFG","description":"LPUART Pin Configuration Register","addressOffset":12,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"TRGSEL","description":"Trigger Select","bitOffset":0,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"Input trigger is disabled.","value":0},{"name":"TRG_RXD","description":"Input trigger is used instead of RXD pin input.","value":1},{"name":"TRG_CTS","description":"Input trigger is used instead of CTS_B pin input.","value":2},{"name":"TRG_TXD","description":"Input trigger is used to modulate the TXD pin output. The TXD pin output (after TXINV configuration) is internally ANDed with the input trigger.","value":3}]}]},{"name":"BAUD","description":"LPUART Baud Rate Register","addressOffset":16,"size":32,"access":"read-write","resetValue":"0xF000004","resetMask":"0xFFFFFFFF","fields":[{"name":"SBR","description":"Baud Rate Modulo Divisor.","bitOffset":0,"bitWidth":13,"access":"read-write"},{"name":"SBNS","description":"Stop Bit Number Select","bitOffset":13,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ONE","description":"One stop bit.","value":0},{"name":"TWO","description":"Two stop bits.","value":1}]},{"name":"RXEDGIE","description":"RX Input Active Edge Interrupt Enable","bitOffset":14,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLE","description":"Hardware interrupts from STAT[RXEDGIF] are disabled.","value":0},{"name":"ENABLE","description":"Hardware interrupt is requested when STAT[RXEDGIF] flag is 1.","value":1}]},{"name":"LBKDIE","description":"LIN Break Detect Interrupt Enable","bitOffset":15,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLE","description":"Hardware interrupts from STAT[LBKDIF] flag are disabled (use polling).","value":0},{"name":"ENABLE","description":"Hardware interrupt is requested when STAT[LBKDIF] flag is 1.","value":1}]},{"name":"RESYNCDIS","description":"Resynchronization Disable","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"RESYNC","description":"Resynchronization during received data word is supported.","value":0},{"name":"NO_RESYNC","description":"Resynchronization during received data word is disabled.","value":1}]},{"name":"BOTHEDGE","description":"Both Edge Sampling","bitOffset":17,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"Receiver samples input data using the rising edge of the baud rate clock.","value":0},{"name":"ENABLED","description":"Receiver samples input data using the rising and falling edge of the baud rate clock.","value":1}]},{"name":"MATCFG","description":"Match Configuration","bitOffset":18,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"ADDR_MATCH","description":"Address Match Wakeup","value":0},{"name":"IDLE_MATCH","description":"Idle Match Wakeup","value":1},{"name":"ONOFF_MATCH","description":"Match On and Match Off","value":2},{"name":"RWU_MATCH","description":"Enables RWU on Data Match and Match On/Off for transmitter CTS input","value":3}]},{"name":"RDMAE","description":"Receiver Full DMA Enable","bitOffset":21,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"DMA request disabled.","value":0},{"name":"ENABLED","description":"DMA request enabled.","value":1}]},{"name":"TDMAE","description":"Transmitter DMA Enable","bitOffset":23,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"DMA request disabled.","value":0},{"name":"ENABLED","description":"DMA request enabled.","value":1}]},{"name":"OSR","description":"Oversampling Ratio","bitOffset":24,"bitWidth":5,"access":"read-write","enumeratedValues":[{"name":"DEFAULT","description":"Writing 0 to this field results in an oversampling ratio of 16","value":0},{"name":"OSR_4","description":"Oversampling ratio of 4, requires BOTHEDGE to be set.","value":3},{"name":"OSR_5","description":"Oversampling ratio of 5, requires BOTHEDGE to be set.","value":4},{"name":"OSR_6","description":"Oversampling ratio of 6, requires BOTHEDGE to be set.","value":5},{"name":"OSR_7","description":"Oversampling ratio of 7, requires BOTHEDGE to be set.","value":6},{"name":"OSR_8","description":"Oversampling ratio of 8.","value":7},{"name":"OSR_9","description":"Oversampling ratio of 9.","value":8},{"name":"OSR_10","description":"Oversampling ratio of 10.","value":9},{"name":"OSR_11","description":"Oversampling ratio of 11.","value":10},{"name":"OSR_12","description":"Oversampling ratio of 12.","value":11},{"name":"OSR_13","description":"Oversampling ratio of 13.","value":12},{"name":"OSR_14","description":"Oversampling ratio of 14.","value":13},{"name":"OSR_15","description":"Oversampling ratio of 15.","value":14},{"name":"OSR_16","description":"Oversampling ratio of 16.","value":15},{"name":"OSR_17","description":"Oversampling ratio of 17.","value":16},{"name":"OSR_18","description":"Oversampling ratio of 18.","value":17},{"name":"OSR_19","description":"Oversampling ratio of 19.","value":18},{"name":"OSR_20","description":"Oversampling ratio of 20.","value":19},{"name":"OSR_21","description":"Oversampling ratio of 21.","value":20},{"name":"OSR_22","description":"Oversampling ratio of 22.","value":21},{"name":"OSR_23","description":"Oversampling ratio of 23.","value":22},{"name":"OSR_24","description":"Oversampling ratio of 24.","value":23},{"name":"OSR_25","description":"Oversampling ratio of 25.","value":24},{"name":"OSR_26","description":"Oversampling ratio of 26.","value":25},{"name":"OSR_27","description":"Oversampling ratio of 27.","value":26},{"name":"OSR_28","description":"Oversampling ratio of 28.","value":27},{"name":"OSR_29","description":"Oversampling ratio of 29.","value":28},{"name":"OSR_30","description":"Oversampling ratio of 30.","value":29},{"name":"OSR_31","description":"Oversampling ratio of 31.","value":30},{"name":"OSR_32","description":"Oversampling ratio of 32.","value":31}]},{"name":"M10","description":"10-bit Mode select","bitOffset":29,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"Receiver and transmitter use 7-bit to 9-bit data characters.","value":0},{"name":"ENABLED","description":"Receiver and transmitter use 10-bit data characters.","value":1}]},{"name":"MAEN2","description":"Match Address Mode Enable 2","bitOffset":30,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"Normal operation.","value":0},{"name":"ENABLED","description":"Enables automatic address matching or data matching mode for MATCH[MA2].","value":1}]},{"name":"MAEN1","description":"Match Address Mode Enable 1","bitOffset":31,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"Normal operation.","value":0},{"name":"ENABLED","description":"Enables automatic address matching or data matching mode for MATCH[MA1].","value":1}]}]},{"name":"STAT","description":"LPUART Status Register","addressOffset":20,"size":32,"access":"read-write","resetValue":"0xC00000","resetMask":"0xFFFFFFFF","fields":[{"name":"MA2F","description":"Match 2 Flag","bitOffset":14,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NOMATCH","description":"Received data is not equal to MA2","value":0},{"name":"MATCH","description":"Received data is equal to MA2","value":1}]},{"name":"MA1F","description":"Match 1 Flag","bitOffset":15,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NOMATCH","description":"Received data is not equal to MA1","value":0},{"name":"MATCH","description":"Received data is equal to MA1","value":1}]},{"name":"PF","description":"Parity Error Flag","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NOPARITY","description":"No parity error.","value":0},{"name":"PARITY","description":"Parity error.","value":1}]},{"name":"FE","description":"Framing Error Flag","bitOffset":17,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NOERROR","description":"No framing error detected. This does not guarantee the framing is correct.","value":0},{"name":"ERROR","description":"Framing error.","value":1}]},{"name":"NF","description":"Noise Flag","bitOffset":18,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NONOISE","description":"No noise detected.","value":0},{"name":"NOISE","description":"Noise detected in the received character in the DATA register.","value":1}]},{"name":"OR","description":"Receiver Overrun Flag","bitOffset":19,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NO_OVERRUN","description":"No overrun.","value":0},{"name":"OVERRUN","description":"Receive overrun (new LPUART data lost).","value":1}]},{"name":"IDLE","description":"Idle Line Flag","bitOffset":20,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NOIDLE","description":"No idle line detected.","value":0},{"name":"IDLE","description":"Idle line is detected.","value":1}]},{"name":"RDRF","description":"Receive Data Register Full Flag","bitOffset":21,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"NO_RXDATA","description":"Receive FIFO level is less than watermark.","value":0},{"name":"RXDATA","description":"Receive FIFO level is equal or greater than watermark.","value":1}]},{"name":"TC","description":"Transmission Complete Flag","bitOffset":22,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"ACTIVE","description":"Transmitter active (sending data, a preamble, or a break).","value":0},{"name":"COMPLETE","description":"Transmitter idle (transmission activity complete).","value":1}]},{"name":"TDRE","description":"Transmit Data Register Empty Flag","bitOffset":23,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"TXDATA","description":"Transmit FIFO level is greater than watermark.","value":0},{"name":"NO_TXDATA","description":"Transmit FIFO level is equal or less than watermark.","value":1}]},{"name":"RAF","description":"Receiver Active Flag","bitOffset":24,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"IDLE","description":"LPUART receiver idle waiting for a start bit.","value":0},{"name":"ACTIVE","description":"LPUART receiver active (RXD input not idle).","value":1}]},{"name":"LBKDE","description":"LIN Break Detection Enable","bitOffset":25,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"LIN break detect is disabled, normal break character can be detected.","value":0},{"name":"ENABLED","description":"LIN break detect is enabled. LIN break character is detected at length of 11 bit times (if M = 0) or 12 (if M = 1) or 13 (M10 = 1).","value":1}]},{"name":"BRK13","description":"Break Character Generation Length","bitOffset":26,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"SHORT","description":"Break character is transmitted with length of 9 to 13 bit times.","value":0},{"name":"LONG","description":"Break character is transmitted with length of 12 to 15 bit times.","value":1}]},{"name":"RWUID","description":"Receive Wake Up Idle Detect","bitOffset":27,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"IDLE_NOTSET","description":"During receive standby state (RWU = 1), the IDLE bit does not get set upon detection of an idle character. During address match wakeup, the IDLE bit does not set when an address does not match.","value":0},{"name":"IDLE_SET","description":"During receive standby state (RWU = 1), the IDLE bit gets set upon detection of an idle character. During address match wakeup, the IDLE bit does set when an address does not match.","value":1}]},{"name":"RXINV","description":"Receive Data Inversion","bitOffset":28,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NOT_INVERTED","description":"Receive data not inverted.","value":0},{"name":"INVERTED","description":"Receive data inverted.","value":1}]},{"name":"MSBF","description":"MSB First","bitOffset":29,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LSB_FIRST","description":"LSB (bit0) is the first bit that is transmitted following the start bit. Further, the first bit received after the start bit is identified as bit0.","value":0},{"name":"MSB_FIRST","description":"MSB (identified as bit9, bit8, bit7 or bit6) is the first bit that is transmitted following the start bit depending on the setting of CTRL[M], CTRL[PE] and BAUD[M10]. .","value":1}]},{"name":"RXEDGIF","description":"RXD Pin Active Edge Interrupt Flag","bitOffset":30,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NO_EDGE","description":"No active edge on the receive pin has occurred.","value":0},{"name":"EDGE","description":"An active edge on the receive pin has occurred.","value":1}]},{"name":"LBKDIF","description":"LIN Break Detect Interrupt Flag","bitOffset":31,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NOT_DETECTED","description":"No LIN break character has been detected.","value":0},{"name":"DETECTED","description":"LIN break character has been detected.","value":1}]}]},{"name":"CTRL","description":"LPUART Control Register","addressOffset":24,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"PT","description":"Parity Type","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"EVEN","description":"Even parity.","value":0},{"name":"ODD","description":"Odd parity.","value":1}]},{"name":"PE","description":"Parity Enable","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"No hardware parity generation or checking.","value":0},{"name":"ENABLED","description":"Parity enabled.","value":1}]},{"name":"ILT","description":"Idle Line Type Select","bitOffset":2,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"FROM_START","description":"Idle character bit count starts after start bit.","value":0},{"name":"FROM_STOP","description":"Idle character bit count starts after stop bit.","value":1}]},{"name":"WAKE","description":"Receiver Wakeup Method Select","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"IDLE","description":"Configures RWU for idle-line wakeup.","value":0},{"name":"MARK","description":"Configures RWU with address-mark wakeup.","value":1}]},{"name":"M","description":"9-Bit or 8-Bit Mode Select","bitOffset":4,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DATA8","description":"Receiver and transmitter use 8-bit data characters.","value":0},{"name":"DATA9","description":"Receiver and transmitter use 9-bit data characters.","value":1}]},{"name":"RSRC","description":"Receiver Source Select","bitOffset":5,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NO_EFFECT","description":"Provided LOOPS is set, RSRC is cleared, selects internal loop back mode and the LPUART does not use the RXD pin.","value":0},{"name":"ONEWIRE","description":"Single-wire LPUART mode where the TXD pin is connected to the transmitter output and receiver input.","value":1}]},{"name":"DOZEEN","description":"Doze Enable","bitOffset":6,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ENABLED","description":"LPUART is enabled in Doze mode.","value":0},{"name":"DISABLED","description":"LPUART is disabled in Doze mode .","value":1}]},{"name":"LOOPS","description":"Loop Mode Select","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NOFFECT","description":"Normal operation - RXD and TXD use separate pins.","value":0},{"name":"LOOPBACK","description":"Loop mode or single-wire mode where transmitter outputs are internally connected to receiver input (see RSRC bit).","value":1}]},{"name":"IDLECFG","description":"Idle Configuration","bitOffset":8,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"IDLE_1","description":"1 idle character","value":0},{"name":"IDLE_2","description":"2 idle characters","value":1},{"name":"IDLE_4","description":"4 idle characters","value":2},{"name":"IDLE_8","description":"8 idle characters","value":3},{"name":"IDLE_16","description":"16 idle characters","value":4},{"name":"IDLE_32","description":"32 idle characters","value":5},{"name":"IDLE_64","description":"64 idle characters","value":6},{"name":"IDLE_128","description":"128 idle characters","value":7}]},{"name":"M7","description":"7-Bit Mode Select","bitOffset":11,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NO_EFFECT","description":"Receiver and transmitter use 8-bit to 10-bit data characters.","value":0},{"name":"DATA7","description":"Receiver and transmitter use 7-bit data characters.","value":1}]},{"name":"MA2IE","description":"Match 2 Interrupt Enable","bitOffset":14,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"MA2F interrupt disabled","value":0},{"name":"ENABLED","description":"MA2F interrupt enabled","value":1}]},{"name":"MA1IE","description":"Match 1 Interrupt Enable","bitOffset":15,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"MA1F interrupt disabled","value":0},{"name":"ENABLED","description":"MA1F interrupt enabled","value":1}]},{"name":"SBK","description":"Send Break","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NO_EFFECT","description":"Normal transmitter operation.","value":0},{"name":"TX_BREAK","description":"Queue break character(s) to be sent.","value":1}]},{"name":"RWU","description":"Receiver Wakeup Control","bitOffset":17,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NO_EFFECT","description":"Normal receiver operation.","value":0},{"name":"RX_WAKEUP","description":"LPUART receiver in standby waiting for wakeup condition.","value":1}]},{"name":"RE","description":"Receiver Enable","bitOffset":18,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"Receiver disabled.","value":0},{"name":"ENABLED","description":"Receiver enabled.","value":1}]},{"name":"TE","description":"Transmitter Enable","bitOffset":19,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"Transmitter disabled.","value":0},{"name":"ENABLED","description":"Transmitter enabled.","value":1}]},{"name":"ILIE","description":"Idle Line Interrupt Enable","bitOffset":20,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"Hardware interrupts from IDLE disabled; use polling.","value":0},{"name":"ENABLED","description":"Hardware interrupt is requested when IDLE flag is 1.","value":1}]},{"name":"RIE","description":"Receiver Interrupt Enable","bitOffset":21,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"Hardware interrupts from RDRF disabled.","value":0},{"name":"ENABLED","description":"Hardware interrupt is requested when RDRF flag is 1.","value":1}]},{"name":"TCIE","description":"Transmission Complete Interrupt Enable for","bitOffset":22,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"Hardware interrupts from TC disabled.","value":0},{"name":"ENABLED","description":"Hardware interrupt is requested when TC flag is 1.","value":1}]},{"name":"TIE","description":"Transmit Interrupt Enable","bitOffset":23,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"Hardware interrupts from TDRE disabled.","value":0},{"name":"ENABLED","description":"Hardware interrupt is requested when TDRE flag is 1.","value":1}]},{"name":"PEIE","description":"Parity Error Interrupt Enable","bitOffset":24,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"PF interrupts disabled; use polling).","value":0},{"name":"ENABLED","description":"Hardware interrupt is requested when PF is set.","value":1}]},{"name":"FEIE","description":"Framing Error Interrupt Enable","bitOffset":25,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"FE interrupts disabled; use polling.","value":0},{"name":"ENABLED","description":"Hardware interrupt is requested when FE is set.","value":1}]},{"name":"NEIE","description":"Noise Error Interrupt Enable","bitOffset":26,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"NF interrupts disabled; use polling.","value":0},{"name":"ENABLED","description":"Hardware interrupt is requested when NF is set.","value":1}]},{"name":"ORIE","description":"Overrun Interrupt Enable","bitOffset":27,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"OR interrupts disabled; use polling.","value":0},{"name":"ENABLED","description":"Hardware interrupt is requested when OR is set.","value":1}]},{"name":"TXINV","description":"Transmit Data Inversion","bitOffset":28,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NOT_INVERTED","description":"Transmit data not inverted.","value":0},{"name":"INVERTED","description":"Transmit data inverted.","value":1}]},{"name":"TXDIR","description":"TXD Pin Direction in Single-Wire Mode","bitOffset":29,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"TX_INPUT","description":"TXD pin is an input in single-wire mode.","value":0},{"name":"TX_OUTPUT","description":"TXD pin is an output in single-wire mode.","value":1}]},{"name":"R9T8","description":"Receive Bit 9 / Transmit Bit 8","bitOffset":30,"bitWidth":1,"access":"read-write"},{"name":"R8T9","description":"Receive Bit 8 / Transmit Bit 9","bitOffset":31,"bitWidth":1,"access":"read-write"}]},{"name":"DATA","description":"LPUART Data Register","addressOffset":28,"size":32,"access":"read-write","resetValue":"0x1000","resetMask":"0xFFFFFFFF","fields":[{"name":"R0T0","description":"R0T0","bitOffset":0,"bitWidth":1,"access":"read-write"},{"name":"R1T1","description":"R1T1","bitOffset":1,"bitWidth":1,"access":"read-write"},{"name":"R2T2","description":"R2T2","bitOffset":2,"bitWidth":1,"access":"read-write"},{"name":"R3T3","description":"R3T3","bitOffset":3,"bitWidth":1,"access":"read-write"},{"name":"R4T4","description":"R4T4","bitOffset":4,"bitWidth":1,"access":"read-write"},{"name":"R5T5","description":"R5T5","bitOffset":5,"bitWidth":1,"access":"read-write"},{"name":"R6T6","description":"R6T6","bitOffset":6,"bitWidth":1,"access":"read-write"},{"name":"R7T7","description":"R7T7","bitOffset":7,"bitWidth":1,"access":"read-write"},{"name":"R8T8","description":"R8T8","bitOffset":8,"bitWidth":1,"access":"read-write"},{"name":"R9T9","description":"R9T9","bitOffset":9,"bitWidth":1,"access":"read-write"},{"name":"IDLINE","description":"Idle Line","bitOffset":11,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"NO_IDLE","description":"Receiver was not idle before receiving this character.","value":0},{"name":"IDLE","description":"Receiver was idle before receiving this character.","value":1}]},{"name":"RXEMPT","description":"Receive Buffer Empty","bitOffset":12,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"NOT_EMPTY","description":"Receive buffer contains valid data.","value":0},{"name":"EMPTY","description":"Receive buffer is empty, data returned on read is not valid.","value":1}]},{"name":"FRETSC","description":"Frame Error / Transmit Special Character","bitOffset":13,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NO_ERROR","description":"The dataword is received without a frame error on read, or transmit a normal character on write.","value":0},{"name":"ERROR","description":"The dataword is received with a frame error, or transmit an idle or break character on transmit.","value":1}]},{"name":"PARITYE","description":"Parity Error","bitOffset":14,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"NO_PARITY","description":"The dataword is received without a parity error.","value":0},{"name":"PARITY","description":"The dataword is received with a parity error.","value":1}]},{"name":"NOISY","description":"Noisy Data Received","bitOffset":15,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"NO_NOISE","description":"The dataword is received without noise.","value":0},{"name":"NOISE","description":"The data is received with noise.","value":1}]}]},{"name":"MATCH","description":"LPUART Match Address Register","addressOffset":32,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"MA1","description":"Match Address 1","bitOffset":0,"bitWidth":10,"access":"read-write"},{"name":"MA2","description":"Match Address 2","bitOffset":16,"bitWidth":10,"access":"read-write"}]},{"name":"MODIR","description":"LPUART Modem IrDA Register","addressOffset":36,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"TXCTSE","description":"Transmitter clear-to-send enable","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"CTS has no effect on the transmitter.","value":0},{"name":"ENABLED","description":"Enables clear-to-send operation. The transmitter checks the state of CTS each time it is ready to send a character. If CTS is asserted, the character is sent. If CTS is deasserted, the signal TXD remains in the mark state and transmission is delayed until CTS is asserted. Changes in CTS as a character is being sent do not affect its transmission.","value":1}]},{"name":"TXRTSE","description":"Transmitter request-to-send enable","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"The transmitter has no effect on RTS.","value":0},{"name":"ENABLED","description":"When a character is placed into an empty transmit shift register, RTS asserts one bit time before the start bit is transmitted. RTS deasserts one bit time after all characters in the transmitter FIFO and shift register are completely sent, including the last stop bit.","value":1}]},{"name":"TXRTSPOL","description":"Transmitter request-to-send polarity","bitOffset":2,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LOW","description":"Transmitter RTS is active low.","value":0},{"name":"HIGH","description":"Transmitter RTS is active high.","value":1}]},{"name":"RXRTSE","description":"Receiver request-to-send enable","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"The receiver has no effect on RTS.","value":0},{"name":"ENABLED","description":"RTS is deasserted if the receiver data register is full or a start bit has been detected that would cause the receiver data register to become full. RTS is asserted if the receiver data register is not full and has not detected a start bit that would cause the receiver data register to become full.","value":1}]},{"name":"TXCTSC","description":"Transmit CTS Configuration","bitOffset":4,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"START","description":"CTS input is sampled at the start of each character.","value":0},{"name":"IDLE","description":"CTS input is sampled when the transmitter is idle.","value":1}]},{"name":"TXCTSSRC","description":"Transmit CTS Source","bitOffset":5,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"CTS","description":"CTS input is the CTS_B pin.","value":0},{"name":"MATCH","description":"CTS input is an internal connection to the receiver address match result.","value":1}]},{"name":"RTSWATER","description":"Receive RTS Configuration","bitOffset":8,"bitWidth":2,"access":"read-write"},{"name":"TNP","description":"Transmitter narrow pulse","bitOffset":16,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"ONE_SAMPLE","description":"1/OSR.","value":0},{"name":"TWO_SAMPLE","description":"2/OSR.","value":1},{"name":"THREE_SAMPLE","description":"3/OSR.","value":2},{"name":"FOUR_SAMPLE","description":"4/OSR.","value":3}]},{"name":"IREN","description":"Infrared enable","bitOffset":18,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"IR disabled.","value":0},{"name":"ENABLED","description":"IR enabled.","value":1}]}]},{"name":"FIFO","description":"LPUART FIFO Register","addressOffset":40,"size":32,"access":"read-write","resetValue":"0xC00011","resetMask":"0xFFFFFFFF","fields":[{"name":"RXFIFOSIZE","description":"Receive FIFO Buffer Depth","bitOffset":0,"bitWidth":3,"access":"read-only","enumeratedValues":[{"name":"FIFO_1","description":"Receive FIFO/Buffer depth = 1 dataword.","value":0},{"name":"FIFO_4","description":"Receive FIFO/Buffer depth = 4 datawords.","value":1},{"name":"FIFO_8","description":"Receive FIFO/Buffer depth = 8 datawords.","value":2},{"name":"FIFO_16","description":"Receive FIFO/Buffer depth = 16 datawords.","value":3},{"name":"FIFO_32","description":"Receive FIFO/Buffer depth = 32 datawords.","value":4},{"name":"FIFO_64","description":"Receive FIFO/Buffer depth = 64 datawords.","value":5},{"name":"FIFO_128","description":"Receive FIFO/Buffer depth = 128 datawords.","value":6},{"name":"FIFO_256","description":"Receive FIFO/Buffer depth = 256 datawords.","value":7}]},{"name":"RXFE","description":"Receive FIFO Enable","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"Receive FIFO is not enabled. Buffer depth is 1.","value":0},{"name":"ENABLED","description":"Receive FIFO is enabled. Buffer depth is indicted by RXFIFOSIZE.","value":1}]},{"name":"TXFIFOSIZE","description":"Transmit FIFO Buffer Depth","bitOffset":4,"bitWidth":3,"access":"read-only","enumeratedValues":[{"name":"FIFO_1","description":"Transmit FIFO/Buffer depth = 1 dataword.","value":0},{"name":"FIFO_4","description":"Transmit FIFO/Buffer depth = 4 datawords.","value":1},{"name":"FIFO_8","description":"Transmit FIFO/Buffer depth = 8 datawords.","value":2},{"name":"FIFO_16","description":"Transmit FIFO/Buffer depth = 16 datawords.","value":3},{"name":"FIFO_32","description":"Transmit FIFO/Buffer depth = 32 datawords.","value":4},{"name":"FIFO_64","description":"Transmit FIFO/Buffer depth = 64 datawords.","value":5},{"name":"FIFO_128","description":"Transmit FIFO/Buffer depth = 128 datawords.","value":6},{"name":"FIFO_256","description":"Transmit FIFO/Buffer depth = 256 datawords","value":7}]},{"name":"TXFE","description":"Transmit FIFO Enable","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"Transmit FIFO is not enabled. Buffer depth is 1.","value":0},{"name":"ENABLED","description":"Transmit FIFO is enabled. Buffer depth is indicated by TXFIFOSIZE.","value":1}]},{"name":"RXUFE","description":"Receive FIFO Underflow Interrupt Enable","bitOffset":8,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"RXUF flag does not generate an interrupt to the host.","value":0},{"name":"ENABLED","description":"RXUF flag generates an interrupt to the host.","value":1}]},{"name":"TXOFE","description":"Transmit FIFO Overflow Interrupt Enable","bitOffset":9,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"TXOF flag does not generate an interrupt to the host.","value":0},{"name":"ENABLED","description":"TXOF flag generates an interrupt to the host.","value":1}]},{"name":"RXIDEN","description":"Receiver Idle Empty Enable","bitOffset":10,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"Disable RDRF assertion due to partially filled FIFO when receiver is idle.","value":0},{"name":"IDLE_1","description":"Enable RDRF assertion due to partially filled FIFO when receiver is idle for 1 character.","value":1},{"name":"IDLE_2","description":"Enable RDRF assertion due to partially filled FIFO when receiver is idle for 2 characters.","value":2},{"name":"IDLE_4","description":"Enable RDRF assertion due to partially filled FIFO when receiver is idle for 4 characters.","value":3},{"name":"IDLE_8","description":"Enable RDRF assertion due to partially filled FIFO when receiver is idle for 8 characters.","value":4},{"name":"IDLE_16","description":"Enable RDRF assertion due to partially filled FIFO when receiver is idle for 16 characters.","value":5},{"name":"IDLE_32","description":"Enable RDRF assertion due to partially filled FIFO when receiver is idle for 32 characters.","value":6},{"name":"IDLE_64","description":"Enable RDRF assertion due to partially filled FIFO when receiver is idle for 64 characters.","value":7}]},{"name":"RXFLUSH","description":"Receive FIFO Flush","bitOffset":14,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NO_EFFECT","description":"No flush operation occurs.","value":0},{"name":"RXFIFO_RST","description":"All data in the receive FIFO/buffer is cleared out.","value":1}]},{"name":"TXFLUSH","description":"Transmit FIFO Flush","bitOffset":15,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NO_EFFECT","description":"No flush operation occurs.","value":0},{"name":"TXFIFO_RST","description":"All data in the transmit FIFO is cleared out.","value":1}]},{"name":"RXUF","description":"Receiver FIFO Underflow Flag","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NO_UNDERFLOW","description":"No receive FIFO underflow has occurred since the last time the flag was cleared.","value":0},{"name":"UNDERFLOW","description":"At least one receive FIFO underflow has occurred since the last time the flag was cleared.","value":1}]},{"name":"TXOF","description":"Transmitter FIFO Overflow Flag","bitOffset":17,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NO_OVERFLOW","description":"No transmit FIFO overflow has occurred since the last time the flag was cleared.","value":0},{"name":"OVERFLOW","description":"At least one transmit FIFO overflow has occurred since the last time the flag was cleared.","value":1}]},{"name":"RXEMPT","description":"Receive FIFO/Buffer Empty","bitOffset":22,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"NOT_EMPTY","description":"Receive buffer is not empty.","value":0},{"name":"EMPTY","description":"Receive buffer is empty.","value":1}]},{"name":"TXEMPT","description":"Transmit FIFO/Buffer Empty","bitOffset":23,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"NOT_EMPTY","description":"Transmit buffer is not empty.","value":0},{"name":"EMPTY","description":"Transmit buffer is empty.","value":1}]}]},{"name":"WATER","description":"LPUART Watermark Register","addressOffset":44,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"TXWATER","description":"Transmit Watermark","bitOffset":0,"bitWidth":2,"access":"read-write"},{"name":"TXCOUNT","description":"Transmit Counter","bitOffset":8,"bitWidth":3,"access":"read-only"},{"name":"RXWATER","description":"Receive Watermark","bitOffset":16,"bitWidth":2,"access":"read-write"},{"name":"RXCOUNT","description":"Receive Counter","bitOffset":24,"bitWidth":3,"access":"read-only"}]}],"addressBlock":{"offset":"0","size":"0x30","usage":"registers"}}