// Seed: 703509676
module module_0;
  assign id_1 = -1;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_7[-1] = id_5;
  module_0 modCall_1 ();
  assign id_1[1] = id_4;
  and primCall (id_1, id_3, id_4, id_5, id_8, id_9);
  assign id_7 = id_9;
  wire id_10;
endmodule
