#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5bbb2ddb2d80 .scope module, "Datapath_Testbench" "Datapath_Testbench" 2 3;
 .timescale -9 -10;
v0x5bbb2dddaf10_0 .var "clk", 0 0;
v0x5bbb2dddb000_0 .var "reset", 0 0;
S_0x5bbb2dd76b20 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 2 13, 2 13 0, S_0x5bbb2ddb2d80;
 .timescale -9 -10;
v0x5bbb2dd8d470_0 .var/i "i", 31 0;
S_0x5bbb2ddd1bc0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 2 17, 2 17 0, S_0x5bbb2ddb2d80;
 .timescale -9 -10;
v0x5bbb2ddb8150_0 .var/i "i", 31 0;
S_0x5bbb2ddd1e00 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 2 21, 2 21 0, S_0x5bbb2ddb2d80;
 .timescale -9 -10;
v0x5bbb2ddd1fe0_0 .var/i "i", 31 0;
S_0x5bbb2ddd20c0 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 2 30, 2 30 0, S_0x5bbb2ddb2d80;
 .timescale -9 -10;
v0x5bbb2ddd22a0_0 .var/i "i", 31 0;
S_0x5bbb2ddd23a0 .scope module, "datapath" "Datapath" 2 6, 2 46 0, S_0x5bbb2ddb2d80;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_0x5bbb2dddb1b0 .functor AND 1, v0x5bbb2ddd4600_0, v0x5bbb2ddd39c0_0, C4<1>, C4<1>;
v0x5bbb2ddd9730_0 .net "ALUControl", 3 0, v0x5bbb2ddd3e00_0;  1 drivers
v0x5bbb2ddd9860_0 .net "ALUOp", 2 0, v0x5bbb2ddd4480_0;  1 drivers
v0x5bbb2ddd9970_0 .net "ALUResult", 31 0, v0x5bbb2ddd3710_0;  1 drivers
v0x5bbb2ddd9a10_0 .net "ALUSrc", 0 0, v0x5bbb2ddd4560_0;  1 drivers
v0x5bbb2ddd9b00_0 .net "Branch", 0 0, v0x5bbb2ddd4600_0;  1 drivers
v0x5bbb2ddd9bf0_0 .net "Immediate", 31 0, v0x5bbb2ddd5dc0_0;  1 drivers
v0x5bbb2ddd9c90_0 .net "Instruction", 31 0, v0x5bbb2ddd6350_0;  1 drivers
v0x5bbb2ddd9da0_0 .net "MUXOut0", 31 0, v0x5bbb2ddd7060_0;  1 drivers
v0x5bbb2ddd9eb0_0 .net "MUXOut1", 31 0, v0x5bbb2ddd7700_0;  1 drivers
v0x5bbb2ddda000_0 .net "MUXOut2", 31 0, v0x5bbb2ddd7e10_0;  1 drivers
v0x5bbb2ddda110_0 .net "MemRead", 0 0, v0x5bbb2ddd46d0_0;  1 drivers
v0x5bbb2ddda200_0 .net "MemWrite", 0 0, v0x5bbb2ddd4790_0;  1 drivers
v0x5bbb2ddda2f0_0 .net "MemtoReg", 0 0, v0x5bbb2ddd48a0_0;  1 drivers
v0x5bbb2ddda390_0 .net "PCOut", 31 0, v0x5bbb2ddd8380_0;  1 drivers
v0x5bbb2ddda4c0_0 .net "RegWrite", 0 0, v0x5bbb2ddd4960_0;  1 drivers
L_0x702637859060 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5bbb2ddda560_0 .net *"_ivl_13", 30 0, L_0x702637859060;  1 drivers
L_0x7026378590a8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5bbb2ddda640_0 .net *"_ivl_20", 30 0, L_0x7026378590a8;  1 drivers
v0x5bbb2ddda830_0 .net *"_ivl_8", 0 0, L_0x5bbb2dddb1b0;  1 drivers
v0x5bbb2ddda910_0 .net "addout0", 31 0, L_0x5bbb2dddb110;  1 drivers
v0x5bbb2dddaa20_0 .net "addout1", 31 0, L_0x5bbb2ddeb280;  1 drivers
v0x5bbb2dddaae0_0 .net "clk", 0 0, v0x5bbb2dddaf10_0;  1 drivers
v0x5bbb2dddab80_0 .net "readData", 31 0, v0x5bbb2ddd56d0_0;  1 drivers
v0x5bbb2dddac20_0 .net "readData1", 31 0, v0x5bbb2ddd90b0_0;  1 drivers
v0x5bbb2dddad10_0 .net "readData2", 31 0, v0x5bbb2ddd9170_0;  1 drivers
v0x5bbb2dddadb0_0 .net "reset", 0 0, v0x5bbb2dddb000_0;  1 drivers
v0x5bbb2dddae50_0 .net "zero", 0 0, v0x5bbb2ddd39c0_0;  1 drivers
L_0x5bbb2ddeb370 .part v0x5bbb2ddd6350_0, 12, 3;
L_0x5bbb2ddeb410 .part v0x5bbb2ddd6350_0, 0, 7;
L_0x5bbb2ddeb540 .part L_0x5bbb2ddeb280, 0, 1;
L_0x5bbb2ddeb5e0 .concat [ 1 31 0 0], L_0x5bbb2dddb1b0, L_0x702637859060;
L_0x5bbb2ddeb720 .part v0x5bbb2ddd56d0_0, 0, 1;
L_0x5bbb2ddeb810 .concat [ 1 31 0 0], v0x5bbb2ddd48a0_0, L_0x7026378590a8;
L_0x5bbb2ddebe30 .part v0x5bbb2ddd6350_0, 15, 5;
L_0x5bbb2ddebf20 .part v0x5bbb2ddd6350_0, 20, 5;
L_0x5bbb2ddec060 .part v0x5bbb2ddd6350_0, 7, 5;
S_0x5bbb2ddd25f0 .scope module, "add0" "Add" 2 63, 3 1 0, S_0x5bbb2ddd23a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
v0x5bbb2ddd2860_0 .net "a", 31 0, v0x5bbb2ddd8380_0;  alias, 1 drivers
L_0x702637859018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5bbb2ddd2960_0 .net "b", 31 0, L_0x702637859018;  1 drivers
v0x5bbb2ddd2a40_0 .net "result", 31 0, L_0x5bbb2dddb110;  alias, 1 drivers
L_0x5bbb2dddb110 .arith/sum 32, v0x5bbb2ddd8380_0, L_0x702637859018;
S_0x5bbb2ddd2b80 .scope module, "add1" "Add" 2 64, 3 1 0, S_0x5bbb2ddd23a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
v0x5bbb2ddd2db0_0 .net "a", 31 0, v0x5bbb2ddd8380_0;  alias, 1 drivers
v0x5bbb2ddd2e90_0 .net "b", 31 0, v0x5bbb2ddd5dc0_0;  alias, 1 drivers
v0x5bbb2ddd2f50_0 .net "result", 31 0, L_0x5bbb2ddeb280;  alias, 1 drivers
L_0x5bbb2ddeb280 .arith/sum 32, v0x5bbb2ddd8380_0, v0x5bbb2ddd5dc0_0;
S_0x5bbb2ddd3090 .scope module, "alu" "ALU" 2 65, 4 1 0, S_0x5bbb2ddd23a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "ALUControl";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 1 "zero";
P_0x5bbb2dd3ac40 .param/l "ADD" 1 4 11, C4<0010>;
P_0x5bbb2dd3ac80 .param/l "AND" 1 4 12, C4<0000>;
P_0x5bbb2dd3acc0 .param/l "BNE" 1 4 15, C4<0110>;
P_0x5bbb2dd3ad00 .param/l "LB" 1 4 9, C4<0010>;
P_0x5bbb2dd3ad40 .param/l "ORI" 1 4 13, C4<0001>;
P_0x5bbb2dd3ad80 .param/l "SB" 1 4 10, C4<0010>;
P_0x5bbb2dd3adc0 .param/l "SLL" 1 4 14, C4<1000>;
v0x5bbb2ddd3610_0 .net "ALUControl", 3 0, v0x5bbb2ddd3e00_0;  alias, 1 drivers
v0x5bbb2ddd3710_0 .var "ALUResult", 31 0;
v0x5bbb2ddd37f0_0 .net "a", 31 0, v0x5bbb2ddd90b0_0;  alias, 1 drivers
v0x5bbb2ddd38e0_0 .net "b", 31 0, v0x5bbb2ddd7060_0;  alias, 1 drivers
v0x5bbb2ddd39c0_0 .var "zero", 0 0;
E_0x5bbb2dd738d0 .event edge, v0x5bbb2ddd3610_0, v0x5bbb2ddd37f0_0, v0x5bbb2ddd38e0_0, v0x5bbb2ddd3710_0;
S_0x5bbb2ddd3b70 .scope module, "alucontrol" "ALUControl" 2 66, 5 1 0, S_0x5bbb2ddd23a0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "instruction";
    .port_info 1 /INPUT 3 "ALUOp";
    .port_info 2 /OUTPUT 4 "ALUControl";
v0x5bbb2ddd3e00_0 .var "ALUControl", 3 0;
v0x5bbb2ddd3ee0_0 .net "ALUOp", 2 0, v0x5bbb2ddd4480_0;  alias, 1 drivers
v0x5bbb2ddd3fa0_0 .net "instruction", 2 0, L_0x5bbb2ddeb370;  1 drivers
E_0x5bbb2dd5cd50 .event edge, v0x5bbb2ddd3ee0_0, v0x5bbb2ddd3fa0_0;
S_0x5bbb2ddd4110 .scope module, "control" "Control" 2 67, 6 1 0, S_0x5bbb2ddd23a0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "instruction";
    .port_info 1 /OUTPUT 1 "Branch";
    .port_info 2 /OUTPUT 1 "MemRead";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 3 "ALUOp";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "ALUSrc";
    .port_info 7 /OUTPUT 1 "RegWrite";
v0x5bbb2ddd4480_0 .var "ALUOp", 2 0;
v0x5bbb2ddd4560_0 .var "ALUSrc", 0 0;
v0x5bbb2ddd4600_0 .var "Branch", 0 0;
v0x5bbb2ddd46d0_0 .var "MemRead", 0 0;
v0x5bbb2ddd4790_0 .var "MemWrite", 0 0;
v0x5bbb2ddd48a0_0 .var "MemtoReg", 0 0;
v0x5bbb2ddd4960_0 .var "RegWrite", 0 0;
v0x5bbb2ddd4a20_0 .net "instruction", 6 0, L_0x5bbb2ddeb410;  1 drivers
E_0x5bbb2ddb7a10 .event edge, v0x5bbb2ddd4a20_0;
S_0x5bbb2ddd4c50 .scope module, "datamemory" "DataMemory" 2 68, 7 1 0, S_0x5bbb2ddd23a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "MemWrite";
    .port_info 1 /INPUT 1 "MemRead";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 32 "writeData";
    .port_info 4 /OUTPUT 32 "readData";
v0x5bbb2ddd4fb0_0 .net "MemRead", 0 0, v0x5bbb2ddd46d0_0;  alias, 1 drivers
v0x5bbb2ddd50a0_0 .net "MemWrite", 0 0, v0x5bbb2ddd4790_0;  alias, 1 drivers
v0x5bbb2ddd5170_0 .net "address", 31 0, v0x5bbb2ddd3710_0;  alias, 1 drivers
v0x5bbb2ddd5270 .array "memory", 31 0, 31 0;
v0x5bbb2ddd56d0_0 .var "readData", 31 0;
v0x5bbb2ddd5800_0 .net "writeData", 31 0, v0x5bbb2ddd9170_0;  alias, 1 drivers
v0x5bbb2ddd5270_0 .array/port v0x5bbb2ddd5270, 0;
v0x5bbb2ddd5270_1 .array/port v0x5bbb2ddd5270, 1;
E_0x5bbb2ddb80c0/0 .event edge, v0x5bbb2ddd46d0_0, v0x5bbb2ddd3710_0, v0x5bbb2ddd5270_0, v0x5bbb2ddd5270_1;
v0x5bbb2ddd5270_2 .array/port v0x5bbb2ddd5270, 2;
v0x5bbb2ddd5270_3 .array/port v0x5bbb2ddd5270, 3;
v0x5bbb2ddd5270_4 .array/port v0x5bbb2ddd5270, 4;
v0x5bbb2ddd5270_5 .array/port v0x5bbb2ddd5270, 5;
E_0x5bbb2ddb80c0/1 .event edge, v0x5bbb2ddd5270_2, v0x5bbb2ddd5270_3, v0x5bbb2ddd5270_4, v0x5bbb2ddd5270_5;
v0x5bbb2ddd5270_6 .array/port v0x5bbb2ddd5270, 6;
v0x5bbb2ddd5270_7 .array/port v0x5bbb2ddd5270, 7;
v0x5bbb2ddd5270_8 .array/port v0x5bbb2ddd5270, 8;
v0x5bbb2ddd5270_9 .array/port v0x5bbb2ddd5270, 9;
E_0x5bbb2ddb80c0/2 .event edge, v0x5bbb2ddd5270_6, v0x5bbb2ddd5270_7, v0x5bbb2ddd5270_8, v0x5bbb2ddd5270_9;
v0x5bbb2ddd5270_10 .array/port v0x5bbb2ddd5270, 10;
v0x5bbb2ddd5270_11 .array/port v0x5bbb2ddd5270, 11;
v0x5bbb2ddd5270_12 .array/port v0x5bbb2ddd5270, 12;
v0x5bbb2ddd5270_13 .array/port v0x5bbb2ddd5270, 13;
E_0x5bbb2ddb80c0/3 .event edge, v0x5bbb2ddd5270_10, v0x5bbb2ddd5270_11, v0x5bbb2ddd5270_12, v0x5bbb2ddd5270_13;
v0x5bbb2ddd5270_14 .array/port v0x5bbb2ddd5270, 14;
v0x5bbb2ddd5270_15 .array/port v0x5bbb2ddd5270, 15;
v0x5bbb2ddd5270_16 .array/port v0x5bbb2ddd5270, 16;
v0x5bbb2ddd5270_17 .array/port v0x5bbb2ddd5270, 17;
E_0x5bbb2ddb80c0/4 .event edge, v0x5bbb2ddd5270_14, v0x5bbb2ddd5270_15, v0x5bbb2ddd5270_16, v0x5bbb2ddd5270_17;
v0x5bbb2ddd5270_18 .array/port v0x5bbb2ddd5270, 18;
v0x5bbb2ddd5270_19 .array/port v0x5bbb2ddd5270, 19;
v0x5bbb2ddd5270_20 .array/port v0x5bbb2ddd5270, 20;
v0x5bbb2ddd5270_21 .array/port v0x5bbb2ddd5270, 21;
E_0x5bbb2ddb80c0/5 .event edge, v0x5bbb2ddd5270_18, v0x5bbb2ddd5270_19, v0x5bbb2ddd5270_20, v0x5bbb2ddd5270_21;
v0x5bbb2ddd5270_22 .array/port v0x5bbb2ddd5270, 22;
v0x5bbb2ddd5270_23 .array/port v0x5bbb2ddd5270, 23;
v0x5bbb2ddd5270_24 .array/port v0x5bbb2ddd5270, 24;
v0x5bbb2ddd5270_25 .array/port v0x5bbb2ddd5270, 25;
E_0x5bbb2ddb80c0/6 .event edge, v0x5bbb2ddd5270_22, v0x5bbb2ddd5270_23, v0x5bbb2ddd5270_24, v0x5bbb2ddd5270_25;
v0x5bbb2ddd5270_26 .array/port v0x5bbb2ddd5270, 26;
v0x5bbb2ddd5270_27 .array/port v0x5bbb2ddd5270, 27;
v0x5bbb2ddd5270_28 .array/port v0x5bbb2ddd5270, 28;
v0x5bbb2ddd5270_29 .array/port v0x5bbb2ddd5270, 29;
E_0x5bbb2ddb80c0/7 .event edge, v0x5bbb2ddd5270_26, v0x5bbb2ddd5270_27, v0x5bbb2ddd5270_28, v0x5bbb2ddd5270_29;
v0x5bbb2ddd5270_30 .array/port v0x5bbb2ddd5270, 30;
v0x5bbb2ddd5270_31 .array/port v0x5bbb2ddd5270, 31;
E_0x5bbb2ddb80c0/8 .event edge, v0x5bbb2ddd5270_30, v0x5bbb2ddd5270_31, v0x5bbb2ddd4790_0, v0x5bbb2ddd5800_0;
E_0x5bbb2ddb80c0 .event/or E_0x5bbb2ddb80c0/0, E_0x5bbb2ddb80c0/1, E_0x5bbb2ddb80c0/2, E_0x5bbb2ddb80c0/3, E_0x5bbb2ddb80c0/4, E_0x5bbb2ddb80c0/5, E_0x5bbb2ddb80c0/6, E_0x5bbb2ddb80c0/7, E_0x5bbb2ddb80c0/8;
S_0x5bbb2ddd5980 .scope module, "immgen" "ImmGen" 2 69, 8 1 0, S_0x5bbb2ddd23a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "immediate";
P_0x5bbb2ddb84c0 .param/l "TYPE_I" 1 8 6, C4<0000011>;
P_0x5bbb2ddb8500 .param/l "TYPE_Ii" 1 8 7, C4<0010011>;
P_0x5bbb2ddb8540 .param/l "TYPE_S" 1 8 8, C4<0100011>;
P_0x5bbb2ddb8580 .param/l "TYPE_SB" 1 8 9, C4<1100111>;
v0x5bbb2ddd5dc0_0 .var "immediate", 31 0;
v0x5bbb2ddd5ea0_0 .net "instruction", 31 0, v0x5bbb2ddd6350_0;  alias, 1 drivers
E_0x5bbb2ddd5d40 .event edge, v0x5bbb2ddd5ea0_0;
S_0x5bbb2ddd5fc0 .scope module, "instructionmemory" "InstructionMemory" 2 70, 9 1 0, S_0x5bbb2ddd23a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "readAddress";
    .port_info 1 /OUTPUT 32 "instruction";
v0x5bbb2ddd6350_0 .var "instruction", 31 0;
v0x5bbb2ddd6460 .array "memory", 31 0, 31 0;
v0x5bbb2ddd6a10_0 .net "readAddress", 31 0, v0x5bbb2ddd8380_0;  alias, 1 drivers
v0x5bbb2ddd6460_0 .array/port v0x5bbb2ddd6460, 0;
v0x5bbb2ddd6460_1 .array/port v0x5bbb2ddd6460, 1;
v0x5bbb2ddd6460_2 .array/port v0x5bbb2ddd6460, 2;
E_0x5bbb2ddd61e0/0 .event edge, v0x5bbb2ddd2860_0, v0x5bbb2ddd6460_0, v0x5bbb2ddd6460_1, v0x5bbb2ddd6460_2;
v0x5bbb2ddd6460_3 .array/port v0x5bbb2ddd6460, 3;
v0x5bbb2ddd6460_4 .array/port v0x5bbb2ddd6460, 4;
v0x5bbb2ddd6460_5 .array/port v0x5bbb2ddd6460, 5;
v0x5bbb2ddd6460_6 .array/port v0x5bbb2ddd6460, 6;
E_0x5bbb2ddd61e0/1 .event edge, v0x5bbb2ddd6460_3, v0x5bbb2ddd6460_4, v0x5bbb2ddd6460_5, v0x5bbb2ddd6460_6;
v0x5bbb2ddd6460_7 .array/port v0x5bbb2ddd6460, 7;
v0x5bbb2ddd6460_8 .array/port v0x5bbb2ddd6460, 8;
v0x5bbb2ddd6460_9 .array/port v0x5bbb2ddd6460, 9;
v0x5bbb2ddd6460_10 .array/port v0x5bbb2ddd6460, 10;
E_0x5bbb2ddd61e0/2 .event edge, v0x5bbb2ddd6460_7, v0x5bbb2ddd6460_8, v0x5bbb2ddd6460_9, v0x5bbb2ddd6460_10;
v0x5bbb2ddd6460_11 .array/port v0x5bbb2ddd6460, 11;
v0x5bbb2ddd6460_12 .array/port v0x5bbb2ddd6460, 12;
v0x5bbb2ddd6460_13 .array/port v0x5bbb2ddd6460, 13;
v0x5bbb2ddd6460_14 .array/port v0x5bbb2ddd6460, 14;
E_0x5bbb2ddd61e0/3 .event edge, v0x5bbb2ddd6460_11, v0x5bbb2ddd6460_12, v0x5bbb2ddd6460_13, v0x5bbb2ddd6460_14;
v0x5bbb2ddd6460_15 .array/port v0x5bbb2ddd6460, 15;
v0x5bbb2ddd6460_16 .array/port v0x5bbb2ddd6460, 16;
v0x5bbb2ddd6460_17 .array/port v0x5bbb2ddd6460, 17;
v0x5bbb2ddd6460_18 .array/port v0x5bbb2ddd6460, 18;
E_0x5bbb2ddd61e0/4 .event edge, v0x5bbb2ddd6460_15, v0x5bbb2ddd6460_16, v0x5bbb2ddd6460_17, v0x5bbb2ddd6460_18;
v0x5bbb2ddd6460_19 .array/port v0x5bbb2ddd6460, 19;
v0x5bbb2ddd6460_20 .array/port v0x5bbb2ddd6460, 20;
v0x5bbb2ddd6460_21 .array/port v0x5bbb2ddd6460, 21;
v0x5bbb2ddd6460_22 .array/port v0x5bbb2ddd6460, 22;
E_0x5bbb2ddd61e0/5 .event edge, v0x5bbb2ddd6460_19, v0x5bbb2ddd6460_20, v0x5bbb2ddd6460_21, v0x5bbb2ddd6460_22;
v0x5bbb2ddd6460_23 .array/port v0x5bbb2ddd6460, 23;
v0x5bbb2ddd6460_24 .array/port v0x5bbb2ddd6460, 24;
v0x5bbb2ddd6460_25 .array/port v0x5bbb2ddd6460, 25;
v0x5bbb2ddd6460_26 .array/port v0x5bbb2ddd6460, 26;
E_0x5bbb2ddd61e0/6 .event edge, v0x5bbb2ddd6460_23, v0x5bbb2ddd6460_24, v0x5bbb2ddd6460_25, v0x5bbb2ddd6460_26;
v0x5bbb2ddd6460_27 .array/port v0x5bbb2ddd6460, 27;
v0x5bbb2ddd6460_28 .array/port v0x5bbb2ddd6460, 28;
v0x5bbb2ddd6460_29 .array/port v0x5bbb2ddd6460, 29;
v0x5bbb2ddd6460_30 .array/port v0x5bbb2ddd6460, 30;
E_0x5bbb2ddd61e0/7 .event edge, v0x5bbb2ddd6460_27, v0x5bbb2ddd6460_28, v0x5bbb2ddd6460_29, v0x5bbb2ddd6460_30;
v0x5bbb2ddd6460_31 .array/port v0x5bbb2ddd6460, 31;
E_0x5bbb2ddd61e0/8 .event edge, v0x5bbb2ddd6460_31;
E_0x5bbb2ddd61e0 .event/or E_0x5bbb2ddd61e0/0, E_0x5bbb2ddd61e0/1, E_0x5bbb2ddd61e0/2, E_0x5bbb2ddd61e0/3, E_0x5bbb2ddd61e0/4, E_0x5bbb2ddd61e0/5, E_0x5bbb2ddd61e0/6, E_0x5bbb2ddd61e0/7, E_0x5bbb2ddd61e0/8;
S_0x5bbb2ddd6b90 .scope module, "mux0" "Mux" 2 71, 10 1 0, S_0x5bbb2ddd23a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Control";
    .port_info 1 /INPUT 32 "in0";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /OUTPUT 32 "out";
v0x5bbb2ddd6dd0_0 .net "Control", 0 0, v0x5bbb2ddd4560_0;  alias, 1 drivers
v0x5bbb2ddd6ec0_0 .net "in0", 31 0, v0x5bbb2ddd9170_0;  alias, 1 drivers
v0x5bbb2ddd6f90_0 .net "in1", 31 0, v0x5bbb2ddd5dc0_0;  alias, 1 drivers
v0x5bbb2ddd7060_0 .var "out", 31 0;
E_0x5bbb2ddd6d70 .event edge, v0x5bbb2ddd4560_0, v0x5bbb2ddd2e90_0, v0x5bbb2ddd5800_0;
S_0x5bbb2ddd7190 .scope module, "mux1" "Mux" 2 72, 10 1 0, S_0x5bbb2ddd23a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Control";
    .port_info 1 /INPUT 32 "in0";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /OUTPUT 32 "out";
v0x5bbb2ddd7460_0 .net "Control", 0 0, L_0x5bbb2ddeb540;  1 drivers
v0x5bbb2ddd7540_0 .net "in0", 31 0, L_0x5bbb2dddb110;  alias, 1 drivers
v0x5bbb2ddd7630_0 .net "in1", 31 0, L_0x5bbb2ddeb5e0;  1 drivers
v0x5bbb2ddd7700_0 .var "out", 31 0;
E_0x5bbb2ddd73e0 .event edge, v0x5bbb2ddd7460_0, v0x5bbb2ddd7630_0, v0x5bbb2ddd2a40_0;
S_0x5bbb2ddd7890 .scope module, "mux2" "Mux" 2 73, 10 1 0, S_0x5bbb2ddd23a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Control";
    .port_info 1 /INPUT 32 "in0";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /OUTPUT 32 "out";
v0x5bbb2ddd7b60_0 .net "Control", 0 0, L_0x5bbb2ddeb720;  1 drivers
v0x5bbb2ddd7c40_0 .net "in0", 31 0, v0x5bbb2ddd3710_0;  alias, 1 drivers
v0x5bbb2ddd7d50_0 .net "in1", 31 0, L_0x5bbb2ddeb810;  1 drivers
v0x5bbb2ddd7e10_0 .var "out", 31 0;
E_0x5bbb2ddd7ae0 .event edge, v0x5bbb2ddd7b60_0, v0x5bbb2ddd7d50_0, v0x5bbb2ddd3710_0;
S_0x5bbb2ddd7fa0 .scope module, "pc" "PC" 2 74, 11 1 0, S_0x5bbb2ddd23a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "PCIn";
    .port_info 3 /OUTPUT 32 "PCOut";
v0x5bbb2ddd8270_0 .net "PCIn", 31 0, v0x5bbb2ddd7700_0;  alias, 1 drivers
v0x5bbb2ddd8380_0 .var "PCOut", 31 0;
v0x5bbb2ddd8420_0 .net "clk", 0 0, v0x5bbb2dddaf10_0;  alias, 1 drivers
v0x5bbb2ddd84f0_0 .net "reset", 0 0, v0x5bbb2dddb000_0;  alias, 1 drivers
E_0x5bbb2ddd81f0 .event posedge, v0x5bbb2ddd8420_0;
S_0x5bbb2ddd8660 .scope module, "registers" "Registers" 2 75, 12 1 0, S_0x5bbb2ddd23a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "RegWrite";
    .port_info 1 /INPUT 5 "readReg1";
    .port_info 2 /INPUT 5 "readReg2";
    .port_info 3 /INPUT 5 "writeReg";
    .port_info 4 /INPUT 32 "writeData";
    .port_info 5 /OUTPUT 32 "readData1";
    .port_info 6 /OUTPUT 32 "readData2";
v0x5bbb2ddd8a70_0 .net "RegWrite", 0 0, v0x5bbb2ddd4960_0;  alias, 1 drivers
v0x5bbb2ddd8b30_0 .net *"_ivl_11", 31 0, L_0x5bbb2ddebb70;  1 drivers
v0x5bbb2ddd8bf0_0 .net *"_ivl_13", 6 0, L_0x5bbb2ddebc40;  1 drivers
L_0x702637859138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5bbb2ddd8ce0_0 .net *"_ivl_16", 1 0, L_0x702637859138;  1 drivers
v0x5bbb2ddd8dc0_0 .net *"_ivl_2", 31 0, L_0x5bbb2ddeb990;  1 drivers
v0x5bbb2ddd8ef0_0 .net *"_ivl_4", 6 0, L_0x5bbb2ddeba30;  1 drivers
L_0x7026378590f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5bbb2ddd8fd0_0 .net *"_ivl_7", 1 0, L_0x7026378590f0;  1 drivers
v0x5bbb2ddd90b0_0 .var "readData1", 31 0;
v0x5bbb2ddd9170_0 .var "readData2", 31 0;
v0x5bbb2ddd9210_0 .net "readReg1", 4 0, L_0x5bbb2ddebe30;  1 drivers
v0x5bbb2ddd92f0_0 .net "readReg2", 4 0, L_0x5bbb2ddebf20;  1 drivers
v0x5bbb2ddd93d0 .array "registers", 31 0, 31 0;
v0x5bbb2ddd9490_0 .net "writeData", 31 0, v0x5bbb2ddd7e10_0;  alias, 1 drivers
v0x5bbb2ddd9550_0 .net "writeReg", 4 0, L_0x5bbb2ddec060;  1 drivers
E_0x5bbb2ddd8930 .event edge, v0x5bbb2ddd4960_0, v0x5bbb2ddd7e10_0, v0x5bbb2ddd9550_0;
E_0x5bbb2ddd89b0 .event edge, L_0x5bbb2ddebb70, v0x5bbb2ddd92f0_0;
E_0x5bbb2ddd8a10 .event edge, L_0x5bbb2ddeb990, v0x5bbb2ddd9210_0;
L_0x5bbb2ddeb990 .array/port v0x5bbb2ddd93d0, L_0x5bbb2ddeba30;
L_0x5bbb2ddeba30 .concat [ 5 2 0 0], L_0x5bbb2ddebe30, L_0x7026378590f0;
L_0x5bbb2ddebb70 .array/port v0x5bbb2ddd93d0, L_0x5bbb2ddebc40;
L_0x5bbb2ddebc40 .concat [ 5 2 0 0], L_0x5bbb2ddebf20, L_0x702637859138;
    .scope S_0x5bbb2ddd3090;
T_0 ;
    %wait E_0x5bbb2dd738d0;
    %load/vec4 v0x5bbb2ddd3610_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5bbb2ddd3710_0, 0, 32;
    %jmp T_0.8;
T_0.0 ;
    %load/vec4 v0x5bbb2ddd37f0_0;
    %load/vec4 v0x5bbb2ddd38e0_0;
    %add;
    %store/vec4 v0x5bbb2ddd3710_0, 0, 32;
    %jmp T_0.8;
T_0.1 ;
    %load/vec4 v0x5bbb2ddd37f0_0;
    %load/vec4 v0x5bbb2ddd38e0_0;
    %add;
    %store/vec4 v0x5bbb2ddd3710_0, 0, 32;
    %jmp T_0.8;
T_0.2 ;
    %load/vec4 v0x5bbb2ddd37f0_0;
    %load/vec4 v0x5bbb2ddd38e0_0;
    %add;
    %store/vec4 v0x5bbb2ddd3710_0, 0, 32;
    %jmp T_0.8;
T_0.3 ;
    %load/vec4 v0x5bbb2ddd37f0_0;
    %load/vec4 v0x5bbb2ddd38e0_0;
    %and;
    %store/vec4 v0x5bbb2ddd3710_0, 0, 32;
    %jmp T_0.8;
T_0.4 ;
    %load/vec4 v0x5bbb2ddd37f0_0;
    %load/vec4 v0x5bbb2ddd38e0_0;
    %or;
    %store/vec4 v0x5bbb2ddd3710_0, 0, 32;
    %jmp T_0.8;
T_0.5 ;
    %load/vec4 v0x5bbb2ddd37f0_0;
    %ix/getv 4, v0x5bbb2ddd38e0_0;
    %shiftl 4;
    %store/vec4 v0x5bbb2ddd3710_0, 0, 32;
    %jmp T_0.8;
T_0.6 ;
    %load/vec4 v0x5bbb2ddd37f0_0;
    %load/vec4 v0x5bbb2ddd38e0_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_0.9, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.10, 8;
T_0.9 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.10, 8;
 ; End of false expr.
    %blend;
T_0.10;
    %store/vec4 v0x5bbb2ddd3710_0, 0, 32;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %load/vec4 v0x5bbb2ddd3710_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.11, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.12, 8;
T_0.11 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.12, 8;
 ; End of false expr.
    %blend;
T_0.12;
    %store/vec4 v0x5bbb2ddd39c0_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5bbb2ddd3b70;
T_1 ;
    %wait E_0x5bbb2dd5cd50;
    %load/vec4 v0x5bbb2ddd3ee0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5bbb2ddd3e00_0, 0, 4;
    %jmp T_1.5;
T_1.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5bbb2ddd3e00_0, 0, 4;
    %jmp T_1.5;
T_1.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5bbb2ddd3e00_0, 0, 4;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v0x5bbb2ddd3fa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5bbb2ddd3e00_0, 0, 4;
    %jmp T_1.10;
T_1.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5bbb2ddd3e00_0, 0, 4;
    %jmp T_1.10;
T_1.7 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5bbb2ddd3e00_0, 0, 4;
    %jmp T_1.10;
T_1.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5bbb2ddd3e00_0, 0, 4;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5bbb2ddd3e00_0, 0, 4;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5bbb2ddd4110;
T_2 ;
    %wait E_0x5bbb2ddb7a10;
    %load/vec4 v0x5bbb2ddd4a20_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bbb2ddd4600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bbb2ddd46d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bbb2ddd48a0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5bbb2ddd4480_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bbb2ddd4790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bbb2ddd4560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bbb2ddd4960_0, 0, 1;
    %jmp T_2.6;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bbb2ddd4600_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bbb2ddd46d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bbb2ddd48a0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5bbb2ddd4480_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bbb2ddd4790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bbb2ddd4560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bbb2ddd4960_0, 0, 1;
    %jmp T_2.6;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bbb2ddd4600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bbb2ddd46d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bbb2ddd48a0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5bbb2ddd4480_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bbb2ddd4790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bbb2ddd4560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bbb2ddd4960_0, 0, 1;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bbb2ddd4600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bbb2ddd46d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bbb2ddd48a0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5bbb2ddd4480_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bbb2ddd4790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bbb2ddd4560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bbb2ddd4960_0, 0, 1;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bbb2ddd4600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bbb2ddd46d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bbb2ddd48a0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5bbb2ddd4480_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bbb2ddd4790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bbb2ddd4560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bbb2ddd4960_0, 0, 1;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bbb2ddd4600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bbb2ddd46d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bbb2ddd48a0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5bbb2ddd4480_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bbb2ddd4790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bbb2ddd4560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bbb2ddd4960_0, 0, 1;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5bbb2ddd4c50;
T_3 ;
    %wait E_0x5bbb2ddb80c0;
    %load/vec4 v0x5bbb2ddd4fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %ix/getv 4, v0x5bbb2ddd5170_0;
    %load/vec4a v0x5bbb2ddd5270, 4;
    %store/vec4 v0x5bbb2ddd56d0_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5bbb2ddd50a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5bbb2ddd5800_0;
    %ix/getv 4, v0x5bbb2ddd5170_0;
    %store/vec4a v0x5bbb2ddd5270, 4, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5bbb2ddd5980;
T_4 ;
    %wait E_0x5bbb2ddd5d40;
    %load/vec4 v0x5bbb2ddd5ea0_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5bbb2ddd5dc0_0, 0, 32;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v0x5bbb2ddd5ea0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5bbb2ddd5ea0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5bbb2ddd5dc0_0, 0, 32;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v0x5bbb2ddd5ea0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5bbb2ddd5ea0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5bbb2ddd5dc0_0, 0, 32;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v0x5bbb2ddd5ea0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5bbb2ddd5ea0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5bbb2ddd5ea0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5bbb2ddd5dc0_0, 0, 32;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v0x5bbb2ddd5ea0_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x5bbb2ddd5ea0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5bbb2ddd5ea0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5bbb2ddd5ea0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5bbb2ddd5ea0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5bbb2ddd5dc0_0, 0, 32;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5bbb2ddd5fc0;
T_5 ;
    %wait E_0x5bbb2ddd61e0;
    %load/vec4 v0x5bbb2ddd6a10_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %ix/vec4 4;
    %load/vec4a v0x5bbb2ddd6460, 4;
    %store/vec4 v0x5bbb2ddd6350_0, 0, 32;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5bbb2ddd6b90;
T_6 ;
    %wait E_0x5bbb2ddd6d70;
    %load/vec4 v0x5bbb2ddd6dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x5bbb2ddd6f90_0;
    %store/vec4 v0x5bbb2ddd7060_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5bbb2ddd6ec0_0;
    %store/vec4 v0x5bbb2ddd7060_0, 0, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5bbb2ddd7190;
T_7 ;
    %wait E_0x5bbb2ddd73e0;
    %load/vec4 v0x5bbb2ddd7460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5bbb2ddd7630_0;
    %store/vec4 v0x5bbb2ddd7700_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5bbb2ddd7540_0;
    %store/vec4 v0x5bbb2ddd7700_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5bbb2ddd7890;
T_8 ;
    %wait E_0x5bbb2ddd7ae0;
    %load/vec4 v0x5bbb2ddd7b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5bbb2ddd7d50_0;
    %store/vec4 v0x5bbb2ddd7e10_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5bbb2ddd7c40_0;
    %store/vec4 v0x5bbb2ddd7e10_0, 0, 32;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5bbb2ddd7fa0;
T_9 ;
    %wait E_0x5bbb2ddd81f0;
    %load/vec4 v0x5bbb2ddd84f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5bbb2ddd8380_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5bbb2ddd8270_0;
    %store/vec4 v0x5bbb2ddd8380_0, 0, 32;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5bbb2ddd8660;
T_10 ;
    %wait E_0x5bbb2ddd8a10;
    %load/vec4 v0x5bbb2ddd9210_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5bbb2ddd93d0, 4;
    %store/vec4 v0x5bbb2ddd90b0_0, 0, 32;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5bbb2ddd8660;
T_11 ;
    %wait E_0x5bbb2ddd89b0;
    %load/vec4 v0x5bbb2ddd92f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5bbb2ddd93d0, 4;
    %store/vec4 v0x5bbb2ddd9170_0, 0, 32;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5bbb2ddd8660;
T_12 ;
    %wait E_0x5bbb2ddd8930;
    %load/vec4 v0x5bbb2ddd8a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x5bbb2ddd9490_0;
    %load/vec4 v0x5bbb2ddd9550_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x5bbb2ddd93d0, 4, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x5bbb2ddb2d80;
T_13 ;
    %vpi_call 2 9 "$readmemb", "Verilog/Input/DataMemory.mem", v0x5bbb2ddd5270 {0 0 0};
    %vpi_call 2 10 "$readmemb", "Verilog/Input/InstructionMemory.mem", v0x5bbb2ddd6460 {0 0 0};
    %vpi_call 2 11 "$readmemb", "Verilog/Input/Registers.mem", v0x5bbb2ddd93d0 {0 0 0};
    %fork t_1, S_0x5bbb2dd76b20;
    %jmp t_0;
    .scope S_0x5bbb2dd76b20;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5bbb2dd8d470_0, 0, 32;
T_13.0 ;
    %load/vec4 v0x5bbb2dd8d470_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_13.1, 5;
    %vpi_call 2 14 "$display", "DataMemory [%2d] = %d", v0x5bbb2dd8d470_0, &A<v0x5bbb2ddd5270, v0x5bbb2dd8d470_0 > {0 0 0};
    %load/vec4 v0x5bbb2dd8d470_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5bbb2dd8d470_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %end;
    .scope S_0x5bbb2ddb2d80;
t_0 %join;
    %vpi_call 2 16 "$display" {0 0 0};
    %fork t_3, S_0x5bbb2ddd1bc0;
    %jmp t_2;
    .scope S_0x5bbb2ddd1bc0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5bbb2ddb8150_0, 0, 32;
T_13.2 ;
    %load/vec4 v0x5bbb2ddb8150_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_13.3, 5;
    %vpi_call 2 18 "$display", "InstructionMemory [%2d] = %h", v0x5bbb2ddb8150_0, &A<v0x5bbb2ddd6460, v0x5bbb2ddb8150_0 > {0 0 0};
    %load/vec4 v0x5bbb2ddb8150_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5bbb2ddb8150_0, 0, 32;
    %jmp T_13.2;
T_13.3 ;
    %end;
    .scope S_0x5bbb2ddb2d80;
t_2 %join;
    %vpi_call 2 20 "$display" {0 0 0};
    %fork t_5, S_0x5bbb2ddd1e00;
    %jmp t_4;
    .scope S_0x5bbb2ddd1e00;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5bbb2ddd1fe0_0, 0, 32;
T_13.4 ;
    %load/vec4 v0x5bbb2ddd1fe0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_13.5, 5;
    %vpi_call 2 22 "$display", "Register [%2d] = %d", v0x5bbb2ddd1fe0_0, &A<v0x5bbb2ddd93d0, v0x5bbb2ddd1fe0_0 > {0 0 0};
    %load/vec4 v0x5bbb2ddd1fe0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5bbb2ddd1fe0_0, 0, 32;
    %jmp T_13.4;
T_13.5 ;
    %end;
    .scope S_0x5bbb2ddb2d80;
t_4 %join;
    %vpi_call 2 24 "$display" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x5bbb2ddb2d80;
T_14 ;
    %wait E_0x5bbb2ddd5d40;
    %vpi_call 2 28 "$display", "Program Counter = %2d", v0x5bbb2ddd8380_0 {0 0 0};
    %vpi_call 2 29 "$display", "Instruction = %h", v0x5bbb2ddd6350_0 {0 0 0};
    %fork t_7, S_0x5bbb2ddd20c0;
    %jmp t_6;
    .scope S_0x5bbb2ddd20c0;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5bbb2ddd22a0_0, 0, 32;
T_14.0 ;
    %load/vec4 v0x5bbb2ddd22a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_14.1, 5;
    %vpi_call 2 31 "$display", "Register [%2d] = %d", v0x5bbb2ddd22a0_0, &A<v0x5bbb2ddd93d0, v0x5bbb2ddd22a0_0 > {0 0 0};
    %load/vec4 v0x5bbb2ddd22a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5bbb2ddd22a0_0, 0, 32;
    %jmp T_14.0;
T_14.1 ;
    %end;
    .scope S_0x5bbb2ddb2d80;
t_6 %join;
    %vpi_call 2 33 "$display" {0 0 0};
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x5bbb2ddb2d80;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bbb2dddaf10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bbb2dddb000_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bbb2dddb000_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x5bbb2ddb2d80;
T_16 ;
    %delay 10, 0;
    %load/vec4 v0x5bbb2dddaf10_0;
    %inv;
    %store/vec4 v0x5bbb2dddaf10_0, 0, 1;
    %jmp T_16;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "Verilog/Datapath.v";
    "Verilog/Add.v";
    "Verilog/ALU.v";
    "Verilog/ALUControl.v";
    "Verilog/Control.v";
    "Verilog/DataMemory.v";
    "Verilog/ImmGen.v";
    "Verilog/InstructionMemory.v";
    "Verilog/Mux.v";
    "Verilog/PC.v";
    "Verilog/Registers.v";
