#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Mar 25 19:52:27 2024
# Process ID: 497873
# Current directory: /home/aw1223/new/mase/machop/mase_components/llmint/vivado/vivado.runs/synth_1
# Command line: vivado -log LLMint.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source LLMint.tcl
# Log file: /home/aw1223/new/mase/machop/mase_components/llmint/vivado/vivado.runs/synth_1/LLMint.vds
# Journal file: /home/aw1223/new/mase/machop/mase_components/llmint/vivado/vivado.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source LLMint.tcl -notrace
Command: synth_design -top LLMint -part xcu280-fsvh2892-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu280'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 498170 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1935.824 ; gain = 215.629 ; free physical = 193443 ; free virtual = 205806
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'LLMint' [/home/aw1223/new/mase/machop/mase_components/llmint/rtl/LLMint.sv:4]
	Parameter ORIGINAL_PRECISION bound to: 32 - type: integer 
	Parameter REDUCED_PRECISION bound to: 8 - type: integer 
	Parameter TENSOR_SIZE_DIM bound to: 4 - type: integer 
	Parameter WEIGHT_DIM_0 bound to: 4 - type: integer 
	Parameter WEIGHT_DIM_1 bound to: 4 - type: integer 
	Parameter HIGH_SLOTS bound to: 2 - type: integer 
	Parameter THRESHOLD bound to: 6 - type: integer 
WARNING: [Synth 8-451] negative shift count is treated as unsigned [/home/aw1223/new/mase/machop/mase_components/llmint/rtl/LLMint.sv:161]
WARNING: [Synth 8-451] negative shift count is treated as unsigned [/home/aw1223/new/mase/machop/mase_components/llmint/rtl/LLMint.sv:161]
WARNING: [Synth 8-451] negative shift count is treated as unsigned [/home/aw1223/new/mase/machop/mase_components/llmint/rtl/LLMint.sv:161]
WARNING: [Synth 8-451] negative shift count is treated as unsigned [/home/aw1223/new/mase/machop/mase_components/llmint/rtl/LLMint.sv:161]
INFO: [Synth 8-6157] synthesizing module 'scatter_threshold' [/home/aw1223/new/mase/machop/mase_components/scatter/rtl/scatter_threshold.sv:4]
	Parameter PRECISION bound to: 32 - type: integer 
	Parameter TENSOR_SIZE_DIM bound to: 4 - type: integer 
	Parameter HIGH_SLOTS bound to: 2 - type: integer 
	Parameter THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'priority_encoder' [/home/aw1223/new/mase/machop/mase_components/priority_encoder/rtl/priority_encoder.sv:2]
	Parameter NUM_INPUT_CHANNELS bound to: 4 - type: integer 
	Parameter NUM_OUPUT_CHANNELS bound to: 4 - type: integer 
	Parameter NO_INDICIES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'priority_encoder' (1#1) [/home/aw1223/new/mase/machop/mase_components/priority_encoder/rtl/priority_encoder.sv:2]
INFO: [Synth 8-6157] synthesizing module 'array_zero_mask' [/home/aw1223/new/mase/machop/mase_components/scatter/rtl/array_zero_mask.sv:2]
	Parameter NUM_INPUTS bound to: 4 - type: integer 
	Parameter PRECISION bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'array_zero_mask' (2#1) [/home/aw1223/new/mase/machop/mase_components/scatter/rtl/array_zero_mask.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'scatter_threshold' (3#1) [/home/aw1223/new/mase/machop/mase_components/scatter/rtl/scatter_threshold.sv:4]
INFO: [Synth 8-6157] synthesizing module 'fixed_linear' [/home/aw1223/new/mase/machop/mase_components/linear/rtl/fixed_linear.sv:8]
	Parameter HAS_BIAS bound to: 0 - type: integer 
	Parameter DATA_IN_0_PRECISION_0 bound to: 8 - type: integer 
	Parameter DATA_IN_0_PRECISION_1 bound to: 3 - type: integer 
	Parameter DATA_IN_0_TENSOR_SIZE_DIM_0 bound to: 4 - type: integer 
	Parameter DATA_IN_0_TENSOR_SIZE_DIM_1 bound to: 1 - type: integer 
	Parameter DATA_IN_0_PARALLELISM_DIM_0 bound to: 4 - type: integer 
	Parameter DATA_IN_0_PARALLELISM_DIM_1 bound to: 1 - type: integer 
	Parameter IN_0_DEPTH bound to: 1 - type: integer 
	Parameter WEIGHT_PRECISION_0 bound to: 8 - type: integer 
	Parameter WEIGHT_PRECISION_1 bound to: 3 - type: integer 
	Parameter WEIGHT_TENSOR_SIZE_DIM_0 bound to: 4 - type: integer 
	Parameter WEIGHT_TENSOR_SIZE_DIM_1 bound to: 4 - type: integer 
	Parameter WEIGHT_PARALLELISM_DIM_0 bound to: 4 - type: integer 
	Parameter WEIGHT_PARALLELISM_DIM_1 bound to: 1 - type: integer 
	Parameter DATA_OUT_0_PRECISION_0 bound to: 18 - type: integer 
	Parameter DATA_OUT_0_PRECISION_1 bound to: 6 - type: integer 
	Parameter DATA_OUT_0_TENSOR_SIZE_DIM_0 bound to: 4 - type: integer 
	Parameter DATA_OUT_0_TENSOR_SIZE_DIM_1 bound to: 1 - type: integer 
	Parameter DATA_OUT_0_PARALLELISM_DIM_0 bound to: 4 - type: integer 
	Parameter DATA_OUT_0_PARALLELISM_DIM_1 bound to: 1 - type: integer 
	Parameter BIAS_PRECISION_0 bound to: 16 - type: integer 
	Parameter BIAS_PRECISION_1 bound to: 3 - type: integer 
	Parameter BIAS_TENSOR_SIZE_DIM_0 bound to: 4 - type: integer 
	Parameter BIAS_TENSOR_SIZE_DIM_1 bound to: 1 - type: integer 
	Parameter BIAS_PARALLELISM_DIM_0 bound to: 1 - type: integer 
	Parameter BIAS_PARALLELISM_DIM_1 bound to: 1 - type: integer 
	Parameter FDP_WIDTH bound to: 18 - type: integer 
	Parameter ACC_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fixed_dot_product' [/home/aw1223/new/mase/machop/mase_components/fixed_arithmetic/rtl/fixed_dot_product.sv:2]
	Parameter IN_WIDTH bound to: 8 - type: integer 
	Parameter IN_SIZE bound to: 4 - type: integer 
	Parameter WEIGHT_WIDTH bound to: 8 - type: integer 
	Parameter OUT_WIDTH bound to: 18 - type: integer 
	Parameter PRODUCT_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fixed_vector_mult' [/home/aw1223/new/mase/machop/mase_components/fixed_arithmetic/rtl/fixed_vector_mult.sv:2]
	Parameter IN_WIDTH bound to: 8 - type: integer 
	Parameter WEIGHT_WIDTH bound to: 8 - type: integer 
	Parameter OUT_WIDTH bound to: 16 - type: integer 
	Parameter IN_SIZE bound to: 4 - type: integer 
	Parameter PRODUCT_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fixed_mult' [/home/aw1223/new/mase/machop/mase_components/fixed_arithmetic/rtl/fixed_mult.sv:4]
	Parameter IN_A_WIDTH bound to: 8 - type: integer 
	Parameter IN_B_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fixed_mult' (4#1) [/home/aw1223/new/mase/machop/mase_components/fixed_arithmetic/rtl/fixed_mult.sv:4]
INFO: [Synth 8-6157] synthesizing module 'join2' [/home/aw1223/new/mase/machop/mase_components/common/rtl/join2.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'join2' (5#1) [/home/aw1223/new/mase/machop/mase_components/common/rtl/join2.sv:3]
INFO: [Synth 8-6157] synthesizing module 'skid_buffer' [/home/aw1223/new/mase/machop/mase_components/common/rtl/skid_buffer.sv:3]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'skid_buffer' (6#1) [/home/aw1223/new/mase/machop/mase_components/common/rtl/skid_buffer.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'fixed_vector_mult' (7#1) [/home/aw1223/new/mase/machop/mase_components/fixed_arithmetic/rtl/fixed_vector_mult.sv:2]
INFO: [Synth 8-6157] synthesizing module 'fixed_adder_tree' [/home/aw1223/new/mase/machop/mase_components/fixed_arithmetic/rtl/fixed_adder_tree.sv:2]
	Parameter IN_SIZE bound to: 4 - type: integer 
	Parameter IN_WIDTH bound to: 16 - type: integer 
	Parameter OUT_WIDTH bound to: 18 - type: integer 
	Parameter LEVELS bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fixed_adder_tree_layer' [/home/aw1223/new/mase/machop/mase_components/fixed_arithmetic/rtl/fixed_adder_tree_layer.sv:2]
	Parameter IN_SIZE bound to: 4 - type: integer 
	Parameter IN_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fixed_adder_tree_layer' (8#1) [/home/aw1223/new/mase/machop/mase_components/fixed_arithmetic/rtl/fixed_adder_tree_layer.sv:2]
INFO: [Synth 8-6157] synthesizing module 'skid_buffer__parameterized0' [/home/aw1223/new/mase/machop/mase_components/common/rtl/skid_buffer.sv:3]
	Parameter DATA_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'skid_buffer__parameterized0' (8#1) [/home/aw1223/new/mase/machop/mase_components/common/rtl/skid_buffer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'fixed_adder_tree_layer__parameterized0' [/home/aw1223/new/mase/machop/mase_components/fixed_arithmetic/rtl/fixed_adder_tree_layer.sv:2]
	Parameter IN_SIZE bound to: 2 - type: integer 
	Parameter IN_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fixed_adder_tree_layer__parameterized0' (8#1) [/home/aw1223/new/mase/machop/mase_components/fixed_arithmetic/rtl/fixed_adder_tree_layer.sv:2]
INFO: [Synth 8-6157] synthesizing module 'skid_buffer__parameterized1' [/home/aw1223/new/mase/machop/mase_components/common/rtl/skid_buffer.sv:3]
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'skid_buffer__parameterized1' (8#1) [/home/aw1223/new/mase/machop/mase_components/common/rtl/skid_buffer.sv:3]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM read is not driven by RAM register. 
	2: RAM read is not driven by RAM register. 
	3: Unable to determine number of words or word size in RAM. 
	4: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net vars[0].data0 in module/entity fixed_adder_tree does not have driver. [/home/aw1223/new/mase/machop/mase_components/fixed_arithmetic/rtl/fixed_adder_tree.sv:89]
WARNING: [Synth 8-3848] Net vars[0].data0 in module/entity fixed_adder_tree does not have driver. [/home/aw1223/new/mase/machop/mase_components/fixed_arithmetic/rtl/fixed_adder_tree.sv:89]
WARNING: [Synth 8-3848] Net vars[0].data0 in module/entity fixed_adder_tree does not have driver. [/home/aw1223/new/mase/machop/mase_components/fixed_arithmetic/rtl/fixed_adder_tree.sv:89]
WARNING: [Synth 8-3848] Net vars[0].data0 in module/entity fixed_adder_tree does not have driver. [/home/aw1223/new/mase/machop/mase_components/fixed_arithmetic/rtl/fixed_adder_tree.sv:89]
WARNING: [Synth 8-3848] Net vars[0].data0 in module/entity fixed_adder_tree does not have driver. [/home/aw1223/new/mase/machop/mase_components/fixed_arithmetic/rtl/fixed_adder_tree.sv:89]
WARNING: [Synth 8-3848] Net vars[0].data0 in module/entity fixed_adder_tree does not have driver. [/home/aw1223/new/mase/machop/mase_components/fixed_arithmetic/rtl/fixed_adder_tree.sv:89]
WARNING: [Synth 8-3848] Net vars[0].data0 in module/entity fixed_adder_tree does not have driver. [/home/aw1223/new/mase/machop/mase_components/fixed_arithmetic/rtl/fixed_adder_tree.sv:89]
WARNING: [Synth 8-3848] Net vars[0].data0 in module/entity fixed_adder_tree does not have driver. [/home/aw1223/new/mase/machop/mase_components/fixed_arithmetic/rtl/fixed_adder_tree.sv:89]
WARNING: [Synth 8-3848] Net vars[0].data0 in module/entity fixed_adder_tree does not have driver. [/home/aw1223/new/mase/machop/mase_components/fixed_arithmetic/rtl/fixed_adder_tree.sv:89]
WARNING: [Synth 8-3848] Net vars[0].data0 in module/entity fixed_adder_tree does not have driver. [/home/aw1223/new/mase/machop/mase_components/fixed_arithmetic/rtl/fixed_adder_tree.sv:89]
WARNING: [Synth 8-3848] Net vars[0].data0 in module/entity fixed_adder_tree does not have driver. [/home/aw1223/new/mase/machop/mase_components/fixed_arithmetic/rtl/fixed_adder_tree.sv:89]
WARNING: [Synth 8-3848] Net vars[0].data0 in module/entity fixed_adder_tree does not have driver. [/home/aw1223/new/mase/machop/mase_components/fixed_arithmetic/rtl/fixed_adder_tree.sv:89]
WARNING: [Synth 8-3848] Net vars[1].data0 in module/entity fixed_adder_tree does not have driver. [/home/aw1223/new/mase/machop/mase_components/fixed_arithmetic/rtl/fixed_adder_tree.sv:82]
WARNING: [Synth 8-3848] Net vars[1].data0 in module/entity fixed_adder_tree does not have driver. [/home/aw1223/new/mase/machop/mase_components/fixed_arithmetic/rtl/fixed_adder_tree.sv:82]
INFO: [Synth 8-6155] done synthesizing module 'fixed_adder_tree' (9#1) [/home/aw1223/new/mase/machop/mase_components/fixed_arithmetic/rtl/fixed_adder_tree.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'fixed_dot_product' (10#1) [/home/aw1223/new/mase/machop/mase_components/fixed_arithmetic/rtl/fixed_dot_product.sv:2]
INFO: [Synth 8-6157] synthesizing module 'fixed_accumulator' [/home/aw1223/new/mase/machop/mase_components/fixed_arithmetic/rtl/fixed_accumulator.sv:2]
	Parameter IN_DEPTH bound to: 1 - type: integer 
	Parameter IN_WIDTH bound to: 18 - type: integer 
	Parameter OUT_WIDTH bound to: 18 - type: integer 
	Parameter COUNTER_WIDTH bound to: 0 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/aw1223/new/mase/machop/mase_components/fixed_arithmetic/rtl/fixed_accumulator.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'fixed_accumulator' (11#1) [/home/aw1223/new/mase/machop/mase_components/fixed_arithmetic/rtl/fixed_accumulator.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'fixed_linear' (12#1) [/home/aw1223/new/mase/machop/mase_components/linear/rtl/fixed_linear.sv:8]
INFO: [Synth 8-6157] synthesizing module 'fixed_linear__parameterized0' [/home/aw1223/new/mase/machop/mase_components/linear/rtl/fixed_linear.sv:8]
	Parameter HAS_BIAS bound to: 0 - type: integer 
	Parameter DATA_IN_0_PRECISION_0 bound to: 32 - type: integer 
	Parameter DATA_IN_0_PRECISION_1 bound to: 3 - type: integer 
	Parameter DATA_IN_0_TENSOR_SIZE_DIM_0 bound to: 4 - type: integer 
	Parameter DATA_IN_0_TENSOR_SIZE_DIM_1 bound to: 1 - type: integer 
	Parameter DATA_IN_0_PARALLELISM_DIM_0 bound to: 4 - type: integer 
	Parameter DATA_IN_0_PARALLELISM_DIM_1 bound to: 1 - type: integer 
	Parameter IN_0_DEPTH bound to: 1 - type: integer 
	Parameter WEIGHT_PRECISION_0 bound to: 32 - type: integer 
	Parameter WEIGHT_PRECISION_1 bound to: 3 - type: integer 
	Parameter WEIGHT_TENSOR_SIZE_DIM_0 bound to: 4 - type: integer 
	Parameter WEIGHT_TENSOR_SIZE_DIM_1 bound to: 4 - type: integer 
	Parameter WEIGHT_PARALLELISM_DIM_0 bound to: 4 - type: integer 
	Parameter WEIGHT_PARALLELISM_DIM_1 bound to: 1 - type: integer 
	Parameter DATA_OUT_0_PRECISION_0 bound to: 66 - type: integer 
	Parameter DATA_OUT_0_PRECISION_1 bound to: 6 - type: integer 
	Parameter DATA_OUT_0_TENSOR_SIZE_DIM_0 bound to: 4 - type: integer 
	Parameter DATA_OUT_0_TENSOR_SIZE_DIM_1 bound to: 1 - type: integer 
	Parameter DATA_OUT_0_PARALLELISM_DIM_0 bound to: 4 - type: integer 
	Parameter DATA_OUT_0_PARALLELISM_DIM_1 bound to: 1 - type: integer 
	Parameter BIAS_PRECISION_0 bound to: 16 - type: integer 
	Parameter BIAS_PRECISION_1 bound to: 3 - type: integer 
	Parameter BIAS_TENSOR_SIZE_DIM_0 bound to: 4 - type: integer 
	Parameter BIAS_TENSOR_SIZE_DIM_1 bound to: 1 - type: integer 
	Parameter BIAS_PARALLELISM_DIM_0 bound to: 1 - type: integer 
	Parameter BIAS_PARALLELISM_DIM_1 bound to: 1 - type: integer 
	Parameter FDP_WIDTH bound to: 66 - type: integer 
	Parameter ACC_WIDTH bound to: 66 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fixed_dot_product__parameterized0' [/home/aw1223/new/mase/machop/mase_components/fixed_arithmetic/rtl/fixed_dot_product.sv:2]
	Parameter IN_WIDTH bound to: 32 - type: integer 
	Parameter IN_SIZE bound to: 4 - type: integer 
	Parameter WEIGHT_WIDTH bound to: 32 - type: integer 
	Parameter OUT_WIDTH bound to: 66 - type: integer 
	Parameter PRODUCT_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fixed_vector_mult__parameterized0' [/home/aw1223/new/mase/machop/mase_components/fixed_arithmetic/rtl/fixed_vector_mult.sv:2]
	Parameter IN_WIDTH bound to: 32 - type: integer 
	Parameter WEIGHT_WIDTH bound to: 32 - type: integer 
	Parameter OUT_WIDTH bound to: 64 - type: integer 
	Parameter IN_SIZE bound to: 4 - type: integer 
	Parameter PRODUCT_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fixed_mult__parameterized0' [/home/aw1223/new/mase/machop/mase_components/fixed_arithmetic/rtl/fixed_mult.sv:4]
	Parameter IN_A_WIDTH bound to: 32 - type: integer 
	Parameter IN_B_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fixed_mult__parameterized0' (12#1) [/home/aw1223/new/mase/machop/mase_components/fixed_arithmetic/rtl/fixed_mult.sv:4]
INFO: [Synth 8-6157] synthesizing module 'skid_buffer__parameterized2' [/home/aw1223/new/mase/machop/mase_components/common/rtl/skid_buffer.sv:3]
	Parameter DATA_WIDTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'skid_buffer__parameterized2' (12#1) [/home/aw1223/new/mase/machop/mase_components/common/rtl/skid_buffer.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'fixed_vector_mult__parameterized0' (12#1) [/home/aw1223/new/mase/machop/mase_components/fixed_arithmetic/rtl/fixed_vector_mult.sv:2]
INFO: [Synth 8-6157] synthesizing module 'fixed_adder_tree__parameterized0' [/home/aw1223/new/mase/machop/mase_components/fixed_arithmetic/rtl/fixed_adder_tree.sv:2]
	Parameter IN_SIZE bound to: 4 - type: integer 
	Parameter IN_WIDTH bound to: 64 - type: integer 
	Parameter OUT_WIDTH bound to: 66 - type: integer 
	Parameter LEVELS bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fixed_adder_tree_layer__parameterized1' [/home/aw1223/new/mase/machop/mase_components/fixed_arithmetic/rtl/fixed_adder_tree_layer.sv:2]
	Parameter IN_SIZE bound to: 4 - type: integer 
	Parameter IN_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fixed_adder_tree_layer__parameterized1' (12#1) [/home/aw1223/new/mase/machop/mase_components/fixed_arithmetic/rtl/fixed_adder_tree_layer.sv:2]
INFO: [Synth 8-6157] synthesizing module 'skid_buffer__parameterized3' [/home/aw1223/new/mase/machop/mase_components/common/rtl/skid_buffer.sv:3]
	Parameter DATA_WIDTH bound to: 130 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'skid_buffer__parameterized3' (12#1) [/home/aw1223/new/mase/machop/mase_components/common/rtl/skid_buffer.sv:3]
INFO: [Synth 8-6157] synthesizing module 'fixed_adder_tree_layer__parameterized2' [/home/aw1223/new/mase/machop/mase_components/fixed_arithmetic/rtl/fixed_adder_tree_layer.sv:2]
	Parameter IN_SIZE bound to: 2 - type: integer 
	Parameter IN_WIDTH bound to: 65 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fixed_adder_tree_layer__parameterized2' (12#1) [/home/aw1223/new/mase/machop/mase_components/fixed_arithmetic/rtl/fixed_adder_tree_layer.sv:2]
INFO: [Synth 8-6157] synthesizing module 'skid_buffer__parameterized4' [/home/aw1223/new/mase/machop/mase_components/common/rtl/skid_buffer.sv:3]
	Parameter DATA_WIDTH bound to: 66 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'skid_buffer__parameterized4' (12#1) [/home/aw1223/new/mase/machop/mase_components/common/rtl/skid_buffer.sv:3]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM read is not driven by RAM register. 
	2: RAM read is not driven by RAM register. 
	3: Unable to determine number of words or word size in RAM. 
	4: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net vars[0].data0 in module/entity fixed_adder_tree__parameterized0 does not have driver. [/home/aw1223/new/mase/machop/mase_components/fixed_arithmetic/rtl/fixed_adder_tree.sv:89]
WARNING: [Synth 8-3848] Net vars[0].data0 in module/entity fixed_adder_tree__parameterized0 does not have driver. [/home/aw1223/new/mase/machop/mase_components/fixed_arithmetic/rtl/fixed_adder_tree.sv:89]
WARNING: [Synth 8-3848] Net vars[0].data0 in module/entity fixed_adder_tree__parameterized0 does not have driver. [/home/aw1223/new/mase/machop/mase_components/fixed_arithmetic/rtl/fixed_adder_tree.sv:89]
WARNING: [Synth 8-3848] Net vars[0].data0 in module/entity fixed_adder_tree__parameterized0 does not have driver. [/home/aw1223/new/mase/machop/mase_components/fixed_arithmetic/rtl/fixed_adder_tree.sv:89]
WARNING: [Synth 8-3848] Net vars[0].data0 in module/entity fixed_adder_tree__parameterized0 does not have driver. [/home/aw1223/new/mase/machop/mase_components/fixed_arithmetic/rtl/fixed_adder_tree.sv:89]
WARNING: [Synth 8-3848] Net vars[0].data0 in module/entity fixed_adder_tree__parameterized0 does not have driver. [/home/aw1223/new/mase/machop/mase_components/fixed_arithmetic/rtl/fixed_adder_tree.sv:89]
WARNING: [Synth 8-3848] Net vars[0].data0 in module/entity fixed_adder_tree__parameterized0 does not have driver. [/home/aw1223/new/mase/machop/mase_components/fixed_arithmetic/rtl/fixed_adder_tree.sv:89]
WARNING: [Synth 8-3848] Net vars[0].data0 in module/entity fixed_adder_tree__parameterized0 does not have driver. [/home/aw1223/new/mase/machop/mase_components/fixed_arithmetic/rtl/fixed_adder_tree.sv:89]
WARNING: [Synth 8-3848] Net vars[0].data0 in module/entity fixed_adder_tree__parameterized0 does not have driver. [/home/aw1223/new/mase/machop/mase_components/fixed_arithmetic/rtl/fixed_adder_tree.sv:89]
WARNING: [Synth 8-3848] Net vars[0].data0 in module/entity fixed_adder_tree__parameterized0 does not have driver. [/home/aw1223/new/mase/machop/mase_components/fixed_arithmetic/rtl/fixed_adder_tree.sv:89]
WARNING: [Synth 8-3848] Net vars[0].data0 in module/entity fixed_adder_tree__parameterized0 does not have driver. [/home/aw1223/new/mase/machop/mase_components/fixed_arithmetic/rtl/fixed_adder_tree.sv:89]
WARNING: [Synth 8-3848] Net vars[0].data0 in module/entity fixed_adder_tree__parameterized0 does not have driver. [/home/aw1223/new/mase/machop/mase_components/fixed_arithmetic/rtl/fixed_adder_tree.sv:89]
WARNING: [Synth 8-3848] Net vars[1].data0 in module/entity fixed_adder_tree__parameterized0 does not have driver. [/home/aw1223/new/mase/machop/mase_components/fixed_arithmetic/rtl/fixed_adder_tree.sv:82]
WARNING: [Synth 8-3848] Net vars[1].data0 in module/entity fixed_adder_tree__parameterized0 does not have driver. [/home/aw1223/new/mase/machop/mase_components/fixed_arithmetic/rtl/fixed_adder_tree.sv:82]
INFO: [Synth 8-6155] done synthesizing module 'fixed_adder_tree__parameterized0' (12#1) [/home/aw1223/new/mase/machop/mase_components/fixed_arithmetic/rtl/fixed_adder_tree.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'fixed_dot_product__parameterized0' (12#1) [/home/aw1223/new/mase/machop/mase_components/fixed_arithmetic/rtl/fixed_dot_product.sv:2]
INFO: [Synth 8-6157] synthesizing module 'fixed_accumulator__parameterized0' [/home/aw1223/new/mase/machop/mase_components/fixed_arithmetic/rtl/fixed_accumulator.sv:2]
	Parameter IN_DEPTH bound to: 1 - type: integer 
	Parameter IN_WIDTH bound to: 66 - type: integer 
	Parameter OUT_WIDTH bound to: 66 - type: integer 
	Parameter COUNTER_WIDTH bound to: 0 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/aw1223/new/mase/machop/mase_components/fixed_arithmetic/rtl/fixed_accumulator.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'fixed_accumulator__parameterized0' (12#1) [/home/aw1223/new/mase/machop/mase_components/fixed_arithmetic/rtl/fixed_accumulator.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'fixed_linear__parameterized0' (12#1) [/home/aw1223/new/mase/machop/mase_components/linear/rtl/fixed_linear.sv:8]
INFO: [Synth 8-6157] synthesizing module 'gather' [/home/aw1223/new/mase/machop/mase_components/gather/rtl/gather.sv:4]
	Parameter TENSOR_SIZE_DIM bound to: 4 - type: integer 
	Parameter PRECISION bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gather' (13#1) [/home/aw1223/new/mase/machop/mase_components/gather/rtl/gather.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'LLMint' (14#1) [/home/aw1223/new/mase/machop/mase_components/llmint/rtl/LLMint.sv:4]
WARNING: [Synth 8-3331] design fixed_linear__parameterized0 has unconnected port bias[3][15]
WARNING: [Synth 8-3331] design fixed_linear__parameterized0 has unconnected port bias[3][14]
WARNING: [Synth 8-3331] design fixed_linear__parameterized0 has unconnected port bias[3][13]
WARNING: [Synth 8-3331] design fixed_linear__parameterized0 has unconnected port bias[3][12]
WARNING: [Synth 8-3331] design fixed_linear__parameterized0 has unconnected port bias[3][11]
WARNING: [Synth 8-3331] design fixed_linear__parameterized0 has unconnected port bias[3][10]
WARNING: [Synth 8-3331] design fixed_linear__parameterized0 has unconnected port bias[3][9]
WARNING: [Synth 8-3331] design fixed_linear__parameterized0 has unconnected port bias[3][8]
WARNING: [Synth 8-3331] design fixed_linear__parameterized0 has unconnected port bias[3][7]
WARNING: [Synth 8-3331] design fixed_linear__parameterized0 has unconnected port bias[3][6]
WARNING: [Synth 8-3331] design fixed_linear__parameterized0 has unconnected port bias[3][5]
WARNING: [Synth 8-3331] design fixed_linear__parameterized0 has unconnected port bias[3][4]
WARNING: [Synth 8-3331] design fixed_linear__parameterized0 has unconnected port bias[3][3]
WARNING: [Synth 8-3331] design fixed_linear__parameterized0 has unconnected port bias[3][2]
WARNING: [Synth 8-3331] design fixed_linear__parameterized0 has unconnected port bias[3][1]
WARNING: [Synth 8-3331] design fixed_linear__parameterized0 has unconnected port bias[3][0]
WARNING: [Synth 8-3331] design fixed_linear__parameterized0 has unconnected port bias[2][15]
WARNING: [Synth 8-3331] design fixed_linear__parameterized0 has unconnected port bias[2][14]
WARNING: [Synth 8-3331] design fixed_linear__parameterized0 has unconnected port bias[2][13]
WARNING: [Synth 8-3331] design fixed_linear__parameterized0 has unconnected port bias[2][12]
WARNING: [Synth 8-3331] design fixed_linear__parameterized0 has unconnected port bias[2][11]
WARNING: [Synth 8-3331] design fixed_linear__parameterized0 has unconnected port bias[2][10]
WARNING: [Synth 8-3331] design fixed_linear__parameterized0 has unconnected port bias[2][9]
WARNING: [Synth 8-3331] design fixed_linear__parameterized0 has unconnected port bias[2][8]
WARNING: [Synth 8-3331] design fixed_linear__parameterized0 has unconnected port bias[2][7]
WARNING: [Synth 8-3331] design fixed_linear__parameterized0 has unconnected port bias[2][6]
WARNING: [Synth 8-3331] design fixed_linear__parameterized0 has unconnected port bias[2][5]
WARNING: [Synth 8-3331] design fixed_linear__parameterized0 has unconnected port bias[2][4]
WARNING: [Synth 8-3331] design fixed_linear__parameterized0 has unconnected port bias[2][3]
WARNING: [Synth 8-3331] design fixed_linear__parameterized0 has unconnected port bias[2][2]
WARNING: [Synth 8-3331] design fixed_linear__parameterized0 has unconnected port bias[2][1]
WARNING: [Synth 8-3331] design fixed_linear__parameterized0 has unconnected port bias[2][0]
WARNING: [Synth 8-3331] design fixed_linear__parameterized0 has unconnected port bias[1][15]
WARNING: [Synth 8-3331] design fixed_linear__parameterized0 has unconnected port bias[1][14]
WARNING: [Synth 8-3331] design fixed_linear__parameterized0 has unconnected port bias[1][13]
WARNING: [Synth 8-3331] design fixed_linear__parameterized0 has unconnected port bias[1][12]
WARNING: [Synth 8-3331] design fixed_linear__parameterized0 has unconnected port bias[1][11]
WARNING: [Synth 8-3331] design fixed_linear__parameterized0 has unconnected port bias[1][10]
WARNING: [Synth 8-3331] design fixed_linear__parameterized0 has unconnected port bias[1][9]
WARNING: [Synth 8-3331] design fixed_linear__parameterized0 has unconnected port bias[1][8]
WARNING: [Synth 8-3331] design fixed_linear__parameterized0 has unconnected port bias[1][7]
WARNING: [Synth 8-3331] design fixed_linear__parameterized0 has unconnected port bias[1][6]
WARNING: [Synth 8-3331] design fixed_linear__parameterized0 has unconnected port bias[1][5]
WARNING: [Synth 8-3331] design fixed_linear__parameterized0 has unconnected port bias[1][4]
WARNING: [Synth 8-3331] design fixed_linear__parameterized0 has unconnected port bias[1][3]
WARNING: [Synth 8-3331] design fixed_linear__parameterized0 has unconnected port bias[1][2]
WARNING: [Synth 8-3331] design fixed_linear__parameterized0 has unconnected port bias[1][1]
WARNING: [Synth 8-3331] design fixed_linear__parameterized0 has unconnected port bias[1][0]
WARNING: [Synth 8-3331] design fixed_linear__parameterized0 has unconnected port bias[0][15]
WARNING: [Synth 8-3331] design fixed_linear__parameterized0 has unconnected port bias[0][14]
WARNING: [Synth 8-3331] design fixed_linear__parameterized0 has unconnected port bias[0][13]
WARNING: [Synth 8-3331] design fixed_linear__parameterized0 has unconnected port bias[0][12]
WARNING: [Synth 8-3331] design fixed_linear__parameterized0 has unconnected port bias[0][11]
WARNING: [Synth 8-3331] design fixed_linear__parameterized0 has unconnected port bias[0][10]
WARNING: [Synth 8-3331] design fixed_linear__parameterized0 has unconnected port bias[0][9]
WARNING: [Synth 8-3331] design fixed_linear__parameterized0 has unconnected port bias[0][8]
WARNING: [Synth 8-3331] design fixed_linear__parameterized0 has unconnected port bias[0][7]
WARNING: [Synth 8-3331] design fixed_linear__parameterized0 has unconnected port bias[0][6]
WARNING: [Synth 8-3331] design fixed_linear__parameterized0 has unconnected port bias[0][5]
WARNING: [Synth 8-3331] design fixed_linear__parameterized0 has unconnected port bias[0][4]
WARNING: [Synth 8-3331] design fixed_linear__parameterized0 has unconnected port bias[0][3]
WARNING: [Synth 8-3331] design fixed_linear__parameterized0 has unconnected port bias[0][2]
WARNING: [Synth 8-3331] design fixed_linear__parameterized0 has unconnected port bias[0][1]
WARNING: [Synth 8-3331] design fixed_linear__parameterized0 has unconnected port bias[0][0]
WARNING: [Synth 8-3331] design fixed_linear__parameterized0 has unconnected port bias_valid
WARNING: [Synth 8-3331] design fixed_linear has unconnected port bias[3][15]
WARNING: [Synth 8-3331] design fixed_linear has unconnected port bias[3][14]
WARNING: [Synth 8-3331] design fixed_linear has unconnected port bias[3][13]
WARNING: [Synth 8-3331] design fixed_linear has unconnected port bias[3][12]
WARNING: [Synth 8-3331] design fixed_linear has unconnected port bias[3][11]
WARNING: [Synth 8-3331] design fixed_linear has unconnected port bias[3][10]
WARNING: [Synth 8-3331] design fixed_linear has unconnected port bias[3][9]
WARNING: [Synth 8-3331] design fixed_linear has unconnected port bias[3][8]
WARNING: [Synth 8-3331] design fixed_linear has unconnected port bias[3][7]
WARNING: [Synth 8-3331] design fixed_linear has unconnected port bias[3][6]
WARNING: [Synth 8-3331] design fixed_linear has unconnected port bias[3][5]
WARNING: [Synth 8-3331] design fixed_linear has unconnected port bias[3][4]
WARNING: [Synth 8-3331] design fixed_linear has unconnected port bias[3][3]
WARNING: [Synth 8-3331] design fixed_linear has unconnected port bias[3][2]
WARNING: [Synth 8-3331] design fixed_linear has unconnected port bias[3][1]
WARNING: [Synth 8-3331] design fixed_linear has unconnected port bias[3][0]
WARNING: [Synth 8-3331] design fixed_linear has unconnected port bias[2][15]
WARNING: [Synth 8-3331] design fixed_linear has unconnected port bias[2][14]
WARNING: [Synth 8-3331] design fixed_linear has unconnected port bias[2][13]
WARNING: [Synth 8-3331] design fixed_linear has unconnected port bias[2][12]
WARNING: [Synth 8-3331] design fixed_linear has unconnected port bias[2][11]
WARNING: [Synth 8-3331] design fixed_linear has unconnected port bias[2][10]
WARNING: [Synth 8-3331] design fixed_linear has unconnected port bias[2][9]
WARNING: [Synth 8-3331] design fixed_linear has unconnected port bias[2][8]
WARNING: [Synth 8-3331] design fixed_linear has unconnected port bias[2][7]
WARNING: [Synth 8-3331] design fixed_linear has unconnected port bias[2][6]
WARNING: [Synth 8-3331] design fixed_linear has unconnected port bias[2][5]
WARNING: [Synth 8-3331] design fixed_linear has unconnected port bias[2][4]
WARNING: [Synth 8-3331] design fixed_linear has unconnected port bias[2][3]
WARNING: [Synth 8-3331] design fixed_linear has unconnected port bias[2][2]
WARNING: [Synth 8-3331] design fixed_linear has unconnected port bias[2][1]
WARNING: [Synth 8-3331] design fixed_linear has unconnected port bias[2][0]
WARNING: [Synth 8-3331] design fixed_linear has unconnected port bias[1][15]
WARNING: [Synth 8-3331] design fixed_linear has unconnected port bias[1][14]
WARNING: [Synth 8-3331] design fixed_linear has unconnected port bias[1][13]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1997.574 ; gain = 277.379 ; free physical = 193280 ; free virtual = 205644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2003.512 ; gain = 283.316 ; free physical = 193265 ; free virtual = 205628
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu280-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2017.453 ; gain = 297.258 ; free physical = 193257 ; free virtual = 205620
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'skid_buffer'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'skid_buffer__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'skid_buffer__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'skid_buffer__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'skid_buffer__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'skid_buffer__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                              001 | 00000000000000000000000000000000
                    BUSY |                              010 | 00000000000000000000000000000001
                    FULL |                              100 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'skid_buffer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                              001 | 00000000000000000000000000000000
                    BUSY |                              010 | 00000000000000000000000000000001
                    FULL |                              100 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'skid_buffer__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                              001 | 00000000000000000000000000000000
                    BUSY |                              010 | 00000000000000000000000000000001
                    FULL |                              100 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'skid_buffer__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                              001 | 00000000000000000000000000000000
                    BUSY |                              010 | 00000000000000000000000000000001
                    FULL |                              100 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'skid_buffer__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                              001 | 00000000000000000000000000000000
                    BUSY |                              010 | 00000000000000000000000000000001
                    FULL |                              100 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'skid_buffer__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                              001 | 00000000000000000000000000000000
                    BUSY |                              010 | 00000000000000000000000000000001
                    FULL |                              100 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'skid_buffer__parameterized4'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 2017.453 ; gain = 297.258 ; free physical = 193161 ; free virtual = 205525
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     66 Bit       Adders := 4     
	   2 Input     65 Bit       Adders := 8     
	   2 Input     32 Bit       Adders := 4     
	   2 Input     18 Bit       Adders := 4     
	   2 Input     17 Bit       Adders := 8     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 8     
+---Registers : 
	              256 Bit    Registers := 8     
	              130 Bit    Registers := 8     
	               66 Bit    Registers := 16    
	               64 Bit    Registers := 8     
	               34 Bit    Registers := 8     
	               18 Bit    Registers := 16    
	                1 Bit    Registers := 72    
+---Multipliers : 
	                32x32  Multipliers := 16    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 4     
	   2 Input    130 Bit        Muxes := 4     
	   2 Input     66 Bit        Muxes := 12    
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     34 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 8     
	   3 Input     32 Bit        Muxes := 64    
	   2 Input     18 Bit        Muxes := 12    
	   2 Input      3 Bit        Muxes := 288   
	   3 Input      3 Bit        Muxes := 32    
	   3 Input      2 Bit        Muxes := 64    
	   2 Input      1 Bit        Muxes := 24    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module priority_encoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
Module array_zero_mask 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
Module skid_buffer 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 9     
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
Module fixed_adder_tree_layer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
Module skid_buffer__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 9     
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
Module fixed_adder_tree_layer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
Module skid_buffer__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
Module fixed_accumulator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module skid_buffer__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 9     
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
Module fixed_mult__parameterized0 
Detailed RTL Component Info : 
+---Multipliers : 
	                32x32  Multipliers := 1     
Module fixed_adder_tree_layer__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     65 Bit       Adders := 2     
Module skid_buffer__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	              130 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    130 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 9     
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
Module fixed_adder_tree_layer__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     66 Bit       Adders := 1     
Module skid_buffer__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 9     
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
Module fixed_accumulator__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module gather 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/aw1223/new/mase/machop/mase_components/fixed_arithmetic/rtl/fixed_mult.sv:16]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/aw1223/new/mase/machop/mase_components/fixed_arithmetic/rtl/fixed_mult.sv:16]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/aw1223/new/mase/machop/mase_components/fixed_arithmetic/rtl/fixed_mult.sv:16]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/aw1223/new/mase/machop/mase_components/fixed_arithmetic/rtl/fixed_mult.sv:16]
DSP Report: Generating DSP fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product, operation Mode is: A*B.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product.
DSP Report: Generating DSP fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product.
DSP Report: Generating DSP fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product, operation Mode is: A*B.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product.
DSP Report: Generating DSP fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product.
DSP Report: Generating DSP fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product, operation Mode is: A*B.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product.
DSP Report: Generating DSP fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product.
DSP Report: Generating DSP fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product, operation Mode is: A*B.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product.
DSP Report: Generating DSP fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product.
DSP Report: Generating DSP fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product, operation Mode is: A*B.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product.
DSP Report: Generating DSP fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product.
DSP Report: Generating DSP fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product, operation Mode is: A*B.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product.
DSP Report: Generating DSP fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product.
DSP Report: Generating DSP fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product, operation Mode is: A*B.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product.
DSP Report: Generating DSP fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product.
DSP Report: Generating DSP fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product, operation Mode is: A*B.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product.
DSP Report: Generating DSP fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product.
DSP Report: Generating DSP fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product, operation Mode is: A*B.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product.
DSP Report: Generating DSP fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product.
DSP Report: Generating DSP fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product, operation Mode is: A*B.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product.
DSP Report: Generating DSP fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product.
DSP Report: Generating DSP fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product, operation Mode is: A*B.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product.
DSP Report: Generating DSP fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product.
DSP Report: Generating DSP fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product, operation Mode is: A*B.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product.
DSP Report: Generating DSP fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product.
DSP Report: Generating DSP fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product, operation Mode is: A*B.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product.
DSP Report: Generating DSP fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product.
DSP Report: Generating DSP fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product, operation Mode is: A*B.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product.
DSP Report: Generating DSP fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product.
DSP Report: Generating DSP fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product, operation Mode is: A*B.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product.
DSP Report: Generating DSP fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product.
DSP Report: Generating DSP fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product, operation Mode is: A*B.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product.
DSP Report: Generating DSP fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product.
DSP Report: Generating DSP fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product, operation Mode is: A*B.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product.
DSP Report: Generating DSP fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product.
DSP Report: Generating DSP fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product, operation Mode is: A*B.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product.
DSP Report: Generating DSP fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product.
DSP Report: Generating DSP fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product, operation Mode is: A*B.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product.
DSP Report: Generating DSP fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product.
DSP Report: Generating DSP fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product, operation Mode is: A*B.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product.
DSP Report: Generating DSP fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product.
DSP Report: Generating DSP fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product, operation Mode is: A*B.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product.
DSP Report: Generating DSP fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product.
DSP Report: Generating DSP fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product, operation Mode is: A*B.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product.
DSP Report: Generating DSP fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product.
DSP Report: Generating DSP fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product, operation Mode is: A*B.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product.
DSP Report: Generating DSP fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product.
DSP Report: Generating DSP fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product, operation Mode is: A*B.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product.
DSP Report: Generating DSP fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product.
DSP Report: Generating DSP fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product, operation Mode is: A*B.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product.
DSP Report: Generating DSP fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product.
DSP Report: Generating DSP fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product, operation Mode is: A*B.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product.
DSP Report: Generating DSP fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[0].fixed_mult_inst/product.
DSP Report: Generating DSP fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product, operation Mode is: A*B.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product.
DSP Report: Generating DSP fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product.
DSP Report: Generating DSP fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product, operation Mode is: A*B.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product.
DSP Report: Generating DSP fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[1].fixed_mult_inst/product.
DSP Report: Generating DSP fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product, operation Mode is: A*B.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product.
DSP Report: Generating DSP fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product.
DSP Report: Generating DSP fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product, operation Mode is: A*B.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product.
DSP Report: Generating DSP fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[2].fixed_mult_inst/product.
DSP Report: Generating DSP fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product, operation Mode is: A*B.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product.
DSP Report: Generating DSP fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product.
DSP Report: Generating DSP fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product, operation Mode is: A*B.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product.
DSP Report: Generating DSP fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product.
DSP Report: operator fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product is absorbed into DSP fixed_vector_mult_inst/parallel_mult[3].fixed_mult_inst/product.
WARNING: [Synth 8-3332] Sequential element (fixed_vector_mult_inst/register_slice/FSM_onehot_state_reg[2]) is unused and will be removed from module fixed_dot_product__2.
WARNING: [Synth 8-3332] Sequential element (fixed_vector_mult_inst/register_slice/FSM_onehot_state_reg[1]) is unused and will be removed from module fixed_dot_product__2.
WARNING: [Synth 8-3332] Sequential element (fixed_vector_mult_inst/register_slice/FSM_onehot_state_reg[0]) is unused and will be removed from module fixed_dot_product__2.
WARNING: [Synth 8-3332] Sequential element (fixed_adder_tree_inst/level[0].register_slice/FSM_onehot_state_reg[2]) is unused and will be removed from module fixed_dot_product__2.
WARNING: [Synth 8-3332] Sequential element (fixed_adder_tree_inst/level[0].register_slice/FSM_onehot_state_reg[1]) is unused and will be removed from module fixed_dot_product__2.
WARNING: [Synth 8-3332] Sequential element (fixed_adder_tree_inst/level[0].register_slice/FSM_onehot_state_reg[0]) is unused and will be removed from module fixed_dot_product__2.
WARNING: [Synth 8-3332] Sequential element (fixed_adder_tree_inst/level[1].register_slice/FSM_onehot_state_reg[2]) is unused and will be removed from module fixed_dot_product__2.
WARNING: [Synth 8-3332] Sequential element (fixed_adder_tree_inst/level[1].register_slice/FSM_onehot_state_reg[1]) is unused and will be removed from module fixed_dot_product__2.
WARNING: [Synth 8-3332] Sequential element (fixed_adder_tree_inst/level[1].register_slice/FSM_onehot_state_reg[0]) is unused and will be removed from module fixed_dot_product__2.
WARNING: [Synth 8-3332] Sequential element (register_slice/FSM_onehot_state_reg[2]) is unused and will be removed from module fixed_accumulator__2.
WARNING: [Synth 8-3332] Sequential element (register_slice/FSM_onehot_state_reg[1]) is unused and will be removed from module fixed_accumulator__2.
WARNING: [Synth 8-3332] Sequential element (register_slice/FSM_onehot_state_reg[0]) is unused and will be removed from module fixed_accumulator__2.
WARNING: [Synth 8-3332] Sequential element (fixed_vector_mult_inst/register_slice/FSM_onehot_state_reg[2]) is unused and will be removed from module fixed_dot_product__3.
WARNING: [Synth 8-3332] Sequential element (fixed_vector_mult_inst/register_slice/FSM_onehot_state_reg[1]) is unused and will be removed from module fixed_dot_product__3.
WARNING: [Synth 8-3332] Sequential element (fixed_vector_mult_inst/register_slice/FSM_onehot_state_reg[0]) is unused and will be removed from module fixed_dot_product__3.
WARNING: [Synth 8-3332] Sequential element (fixed_adder_tree_inst/level[0].register_slice/FSM_onehot_state_reg[2]) is unused and will be removed from module fixed_dot_product__3.
WARNING: [Synth 8-3332] Sequential element (fixed_adder_tree_inst/level[0].register_slice/FSM_onehot_state_reg[1]) is unused and will be removed from module fixed_dot_product__3.
WARNING: [Synth 8-3332] Sequential element (fixed_adder_tree_inst/level[0].register_slice/FSM_onehot_state_reg[0]) is unused and will be removed from module fixed_dot_product__3.
WARNING: [Synth 8-3332] Sequential element (fixed_adder_tree_inst/level[1].register_slice/FSM_onehot_state_reg[2]) is unused and will be removed from module fixed_dot_product__3.
WARNING: [Synth 8-3332] Sequential element (fixed_adder_tree_inst/level[1].register_slice/FSM_onehot_state_reg[1]) is unused and will be removed from module fixed_dot_product__3.
WARNING: [Synth 8-3332] Sequential element (fixed_adder_tree_inst/level[1].register_slice/FSM_onehot_state_reg[0]) is unused and will be removed from module fixed_dot_product__3.
WARNING: [Synth 8-3332] Sequential element (register_slice/FSM_onehot_state_reg[2]) is unused and will be removed from module fixed_accumulator__3.
WARNING: [Synth 8-3332] Sequential element (register_slice/FSM_onehot_state_reg[1]) is unused and will be removed from module fixed_accumulator__3.
WARNING: [Synth 8-3332] Sequential element (register_slice/FSM_onehot_state_reg[0]) is unused and will be removed from module fixed_accumulator__3.
WARNING: [Synth 8-3332] Sequential element (fixed_vector_mult_inst/register_slice/FSM_onehot_state_reg[2]) is unused and will be removed from module fixed_dot_product.
WARNING: [Synth 8-3332] Sequential element (fixed_vector_mult_inst/register_slice/FSM_onehot_state_reg[1]) is unused and will be removed from module fixed_dot_product.
WARNING: [Synth 8-3332] Sequential element (fixed_vector_mult_inst/register_slice/FSM_onehot_state_reg[0]) is unused and will be removed from module fixed_dot_product.
WARNING: [Synth 8-3332] Sequential element (fixed_adder_tree_inst/level[0].register_slice/FSM_onehot_state_reg[2]) is unused and will be removed from module fixed_dot_product.
WARNING: [Synth 8-3332] Sequential element (fixed_adder_tree_inst/level[0].register_slice/FSM_onehot_state_reg[1]) is unused and will be removed from module fixed_dot_product.
WARNING: [Synth 8-3332] Sequential element (fixed_adder_tree_inst/level[0].register_slice/FSM_onehot_state_reg[0]) is unused and will be removed from module fixed_dot_product.
WARNING: [Synth 8-3332] Sequential element (fixed_adder_tree_inst/level[1].register_slice/FSM_onehot_state_reg[2]) is unused and will be removed from module fixed_dot_product.
WARNING: [Synth 8-3332] Sequential element (fixed_adder_tree_inst/level[1].register_slice/FSM_onehot_state_reg[1]) is unused and will be removed from module fixed_dot_product.
WARNING: [Synth 8-3332] Sequential element (fixed_adder_tree_inst/level[1].register_slice/FSM_onehot_state_reg[0]) is unused and will be removed from module fixed_dot_product.
WARNING: [Synth 8-3332] Sequential element (register_slice/FSM_onehot_state_reg[2]) is unused and will be removed from module fixed_accumulator.
WARNING: [Synth 8-3332] Sequential element (register_slice/FSM_onehot_state_reg[1]) is unused and will be removed from module fixed_accumulator.
WARNING: [Synth 8-3332] Sequential element (register_slice/FSM_onehot_state_reg[0]) is unused and will be removed from module fixed_accumulator.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:01:00 . Memory (MB): peak = 3099.250 ; gain = 1379.055 ; free physical = 191191 ; free virtual = 203560
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fixed_dot_product | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fixed_dot_product | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fixed_dot_product | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fixed_dot_product | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fixed_dot_product | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fixed_dot_product | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fixed_dot_product | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fixed_dot_product | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fixed_dot_product | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fixed_dot_product | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fixed_dot_product | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fixed_dot_product | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fixed_dot_product | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fixed_dot_product | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fixed_dot_product | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fixed_dot_product | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fixed_dot_product | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fixed_dot_product | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fixed_dot_product | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fixed_dot_product | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fixed_dot_product | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fixed_dot_product | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fixed_dot_product | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fixed_dot_product | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fixed_dot_product | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fixed_dot_product | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fixed_dot_product | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fixed_dot_product | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fixed_dot_product | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fixed_dot_product | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fixed_dot_product | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fixed_dot_product | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fixed_dot_product | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fixed_dot_product | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fixed_dot_product | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fixed_dot_product | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fixed_dot_product | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fixed_dot_product | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fixed_dot_product | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fixed_dot_product | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fixed_dot_product | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fixed_dot_product | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fixed_dot_product | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fixed_dot_product | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fixed_dot_product | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fixed_dot_product | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fixed_dot_product | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fixed_dot_product | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fixed_dot_product | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fixed_dot_product | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fixed_dot_product | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fixed_dot_product | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fixed_dot_product | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fixed_dot_product | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fixed_dot_product | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fixed_dot_product | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fixed_dot_product | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fixed_dot_product | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fixed_dot_product | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fixed_dot_product | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fixed_dot_product | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fixed_dot_product | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fixed_dot_product | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fixed_dot_product | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:01:03 . Memory (MB): peak = 3099.250 ; gain = 1379.055 ; free physical = 191143 ; free virtual = 203513
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:01:05 . Memory (MB): peak = 3099.250 ; gain = 1379.055 ; free physical = 191103 ; free virtual = 203472
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:01:09 . Memory (MB): peak = 3099.250 ; gain = 1379.055 ; free physical = 191038 ; free virtual = 203407
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:01:09 . Memory (MB): peak = 3099.250 ; gain = 1379.055 ; free physical = 191036 ; free virtual = 203406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:01:10 . Memory (MB): peak = 3099.250 ; gain = 1379.055 ; free physical = 191022 ; free virtual = 203392
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:01:10 . Memory (MB): peak = 3099.250 ; gain = 1379.055 ; free physical = 191021 ; free virtual = 203390
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:01:10 . Memory (MB): peak = 3099.250 ; gain = 1379.055 ; free physical = 191017 ; free virtual = 203387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:01:10 . Memory (MB): peak = 3099.250 ; gain = 1379.055 ; free physical = 191013 ; free virtual = 203383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY8  |   292|
|3     |DSP48E2 |    64|
|4     |LUT1    |    20|
|5     |LUT2    |  2311|
|6     |LUT3    |  1751|
|7     |LUT4    |   530|
|8     |LUT5    |    16|
|9     |LUT6    |   202|
|10    |FDRE    |  4221|
|11    |FDSE    |    20|
|12    |IBUF    |   645|
|13    |OBUF    |   131|
+------+--------+------+

Report Instance Areas: 
+------+-------------------------------------------+------------------------------------------+------+
|      |Instance                                   |Module                                    |Cells |
+------+-------------------------------------------+------------------------------------------+------+
|1     |top                                        |                                          | 10204|
|2     |  high_precision_linear                    |fixed_linear__parameterized0              |  9106|
|3     |    \linear[0].fdp_inst                    |fixed_dot_product__parameterized0         |  2001|
|4     |      fixed_adder_tree_inst                |fixed_adder_tree__parameterized0_36       |   857|
|5     |        \level[0].layer                    |fixed_adder_tree_layer__parameterized1_43 |    18|
|6     |        \level[0].register_slice           |skid_buffer__parameterized3_44            |   545|
|7     |        \level[1].layer                    |fixed_adder_tree_layer__parameterized2_45 |    74|
|8     |        \level[1].register_slice           |skid_buffer__parameterized4_46            |   220|
|9     |      fixed_vector_mult_inst               |fixed_vector_mult__parameterized0_37      |  1144|
|10    |        \parallel_mult[0].fixed_mult_inst  |fixed_mult__parameterized0_38             |    57|
|11    |        \parallel_mult[1].fixed_mult_inst  |fixed_mult__parameterized0_39             |    57|
|12    |        \parallel_mult[2].fixed_mult_inst  |fixed_mult__parameterized0_40             |    57|
|13    |        \parallel_mult[3].fixed_mult_inst  |fixed_mult__parameterized0_41             |    57|
|14    |        register_slice                     |skid_buffer__parameterized2_42            |   916|
|15    |    \linear[0].fixed_accumulator_inst      |fixed_accumulator__parameterized0         |   245|
|16    |      register_slice                       |skid_buffer__parameterized4_35            |   112|
|17    |    \linear[1].fdp_inst                    |fixed_dot_product__parameterized0_1       |  1999|
|18    |      fixed_adder_tree_inst                |fixed_adder_tree__parameterized0_24       |   857|
|19    |        \level[0].layer                    |fixed_adder_tree_layer__parameterized1_31 |    18|
|20    |        \level[0].register_slice           |skid_buffer__parameterized3_32            |   545|
|21    |        \level[1].layer                    |fixed_adder_tree_layer__parameterized2_33 |    74|
|22    |        \level[1].register_slice           |skid_buffer__parameterized4_34            |   220|
|23    |      fixed_vector_mult_inst               |fixed_vector_mult__parameterized0_25      |  1142|
|24    |        \parallel_mult[0].fixed_mult_inst  |fixed_mult__parameterized0_26             |    57|
|25    |        \parallel_mult[1].fixed_mult_inst  |fixed_mult__parameterized0_27             |    57|
|26    |        \parallel_mult[2].fixed_mult_inst  |fixed_mult__parameterized0_28             |    57|
|27    |        \parallel_mult[3].fixed_mult_inst  |fixed_mult__parameterized0_29             |    57|
|28    |        register_slice                     |skid_buffer__parameterized2_30            |   914|
|29    |    \linear[1].fixed_accumulator_inst      |fixed_accumulator__parameterized0_2       |   245|
|30    |      register_slice                       |skid_buffer__parameterized4_23            |   112|
|31    |    \linear[2].fdp_inst                    |fixed_dot_product__parameterized0_3       |  2031|
|32    |      fixed_adder_tree_inst                |fixed_adder_tree__parameterized0_12       |   857|
|33    |        \level[0].layer                    |fixed_adder_tree_layer__parameterized1_19 |    18|
|34    |        \level[0].register_slice           |skid_buffer__parameterized3_20            |   545|
|35    |        \level[1].layer                    |fixed_adder_tree_layer__parameterized2_21 |    74|
|36    |        \level[1].register_slice           |skid_buffer__parameterized4_22            |   220|
|37    |      fixed_vector_mult_inst               |fixed_vector_mult__parameterized0_13      |  1174|
|38    |        \parallel_mult[0].fixed_mult_inst  |fixed_mult__parameterized0_14             |    89|
|39    |        \parallel_mult[1].fixed_mult_inst  |fixed_mult__parameterized0_15             |    57|
|40    |        \parallel_mult[2].fixed_mult_inst  |fixed_mult__parameterized0_16             |    57|
|41    |        \parallel_mult[3].fixed_mult_inst  |fixed_mult__parameterized0_17             |    57|
|42    |        register_slice                     |skid_buffer__parameterized2_18            |   914|
|43    |    \linear[2].fixed_accumulator_inst      |fixed_accumulator__parameterized0_4       |   245|
|44    |      register_slice                       |skid_buffer__parameterized4_11            |   112|
|45    |    \linear[3].fdp_inst                    |fixed_dot_product__parameterized0_5       |  2095|
|46    |      fixed_adder_tree_inst                |fixed_adder_tree__parameterized0          |   857|
|47    |        \level[0].layer                    |fixed_adder_tree_layer__parameterized1    |    18|
|48    |        \level[0].register_slice           |skid_buffer__parameterized3               |   545|
|49    |        \level[1].layer                    |fixed_adder_tree_layer__parameterized2    |    74|
|50    |        \level[1].register_slice           |skid_buffer__parameterized4_10            |   220|
|51    |      fixed_vector_mult_inst               |fixed_vector_mult__parameterized0         |  1238|
|52    |        \parallel_mult[0].fixed_mult_inst  |fixed_mult__parameterized0                |    57|
|53    |        \parallel_mult[1].fixed_mult_inst  |fixed_mult__parameterized0_7              |    57|
|54    |        \parallel_mult[2].fixed_mult_inst  |fixed_mult__parameterized0_8              |   121|
|55    |        \parallel_mult[3].fixed_mult_inst  |fixed_mult__parameterized0_9              |    89|
|56    |        register_slice                     |skid_buffer__parameterized2               |   914|
|57    |    \linear[3].fixed_accumulator_inst      |fixed_accumulator__parameterized0_6       |   245|
|58    |      register_slice                       |skid_buffer__parameterized4               |   112|
|59    |  low_precision_linear                     |fixed_linear                              |    50|
|60    |    \linear[0].fdp_inst                    |fixed_dot_product                         |    35|
|61    |      fixed_adder_tree_inst                |fixed_adder_tree                          |    21|
|62    |        \level[0].register_slice           |skid_buffer__parameterized0               |    11|
|63    |        \level[1].register_slice           |skid_buffer__parameterized1_0             |    10|
|64    |      fixed_vector_mult_inst               |fixed_vector_mult                         |    14|
|65    |        register_slice                     |skid_buffer                               |    14|
|66    |    \linear[0].fixed_accumulator_inst      |fixed_accumulator                         |    15|
|67    |      register_slice                       |skid_buffer__parameterized1               |    14|
|68    |  scatter                                  |scatter_threshold                         |   271|
+------+-------------------------------------------+------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:01:12 . Memory (MB): peak = 3099.250 ; gain = 1379.055 ; free physical = 190976 ; free virtual = 203346
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 716 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:44 ; elapsed = 00:01:12 . Memory (MB): peak = 3099.250 ; gain = 1379.055 ; free physical = 190977 ; free virtual = 203347
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:01:12 . Memory (MB): peak = 3099.258 ; gain = 1379.055 ; free physical = 191070 ; free virtual = 203440
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3099.461 ; gain = 0.000 ; free physical = 190374 ; free virtual = 202745
INFO: [Netlist 29-17] Analyzing 1002 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3253.180 ; gain = 0.000 ; free physical = 190113 ; free virtual = 202484
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 710 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 64 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 645 instances

INFO: [Common 17-83] Releasing license: Synthesis
83 Infos, 170 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:01:53 . Memory (MB): peak = 3253.180 ; gain = 1537.012 ; free physical = 190246 ; free virtual = 202617
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3253.180 ; gain = 0.000 ; free physical = 190244 ; free virtual = 202616
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/aw1223/new/mase/machop/mase_components/llmint/vivado/vivado.runs/synth_1/LLMint.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file LLMint_utilization_synth.rpt -pb LLMint_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 25 19:54:38 2024...
