ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"mem.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.ptr_to_mem,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	ptr_to_mem:
  26              	.LVL0:
  27              	.LFB155:
  28              		.file 1 "/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/s
   1:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** /**
   2:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @file
   3:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * Dynamic memory manager
   4:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
   5:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * This is a lightweight replacement for the standard C library malloc().
   6:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
   7:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * If you want to use the standard C library malloc() instead, define
   8:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * MEM_LIBC_MALLOC to 1 in your lwipopts.h
   9:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
  10:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * To let mem_malloc() use pools (prevents fragmentation and is much faster than
  11:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * a heap but might waste some memory), define MEM_USE_POOLS to 1, define
  12:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * MEMP_USE_CUSTOM_POOLS to 1 and create a file "lwippools.h" that includes a list
  13:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * of pools like this (more pools can be added between _START and _END):
  14:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
  15:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * Define three pools with sizes 256, 512, and 1512 bytes
  16:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * LWIP_MALLOC_MEMPOOL_START
  17:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * LWIP_MALLOC_MEMPOOL(20, 256)
  18:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * LWIP_MALLOC_MEMPOOL(10, 512)
  19:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * LWIP_MALLOC_MEMPOOL(5, 1512)
  20:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * LWIP_MALLOC_MEMPOOL_END
  21:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  */
  22:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
  23:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** /*
  24:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * Copyright (c) 2001-2004 Swedish Institute of Computer Science.
  25:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * All rights reserved.
  26:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
  27:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * Redistribution and use in source and binary forms, with or without modification,
  28:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * are permitted provided that the following conditions are met:
  29:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
  30:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * 1. Redistributions of source code must retain the above copyright notice,
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s 			page 2


  31:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  *    this list of conditions and the following disclaimer.
  32:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  33:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  *    this list of conditions and the following disclaimer in the documentation
  34:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  *    and/or other materials provided with the distribution.
  35:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * 3. The name of the author may not be used to endorse or promote products
  36:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  *    derived from this software without specific prior written permission.
  37:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
  38:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR IMPLIED
  39:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  40:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT
  41:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
  42:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT
  43:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  44:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  45:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING
  46:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  47:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * OF SUCH DAMAGE.
  48:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
  49:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * This file is part of the lwIP TCP/IP stack.
  50:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
  51:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * Author: Adam Dunkels <adam@sics.se>
  52:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  *         Simon Goldschmidt
  53:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
  54:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  */
  55:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
  56:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #include "lwip/opt.h"
  57:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #include "lwip/mem.h"
  58:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #include "lwip/def.h"
  59:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #include "lwip/sys.h"
  60:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #include "lwip/stats.h"
  61:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #include "lwip/err.h"
  62:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
  63:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #include <string.h>
  64:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
  65:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEM_LIBC_MALLOC
  66:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #include <stdlib.h> /* for malloc()/free() */
  67:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif
  68:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
  69:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** /* This is overridable for tests only... */
  70:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #ifndef LWIP_MEM_ILLEGAL_FREE
  71:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #define LWIP_MEM_ILLEGAL_FREE(msg)         LWIP_ASSERT(msg, 0)
  72:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif
  73:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
  74:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #define MEM_STATS_INC_LOCKED(x)         SYS_ARCH_LOCKED(MEM_STATS_INC(x))
  75:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #define MEM_STATS_INC_USED_LOCKED(x, y) SYS_ARCH_LOCKED(MEM_STATS_INC_USED(x, y))
  76:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #define MEM_STATS_DEC_USED_LOCKED(x, y) SYS_ARCH_LOCKED(MEM_STATS_DEC_USED(x, y))
  77:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
  78:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEM_OVERFLOW_CHECK
  79:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #define MEM_SANITY_OFFSET   MEM_SANITY_REGION_BEFORE_ALIGNED
  80:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #define MEM_SANITY_OVERHEAD (MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED)
  81:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #else
  82:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #define MEM_SANITY_OFFSET   0
  83:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #define MEM_SANITY_OVERHEAD 0
  84:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif
  85:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
  86:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEM_OVERFLOW_CHECK || MEMP_OVERFLOW_CHECK
  87:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** /**
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s 			page 3


  88:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * Check if a mep element was victim of an overflow or underflow
  89:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * (e.g. the restricted area after/before it has been altered)
  90:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
  91:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @param p the mem element to check
  92:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @param size allocated size of the element
  93:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @param descr1 description of the element source shown on error
  94:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @param descr2 description of the element source shown on error
  95:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  */
  96:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** void
  97:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** mem_overflow_check_raw(void *p, size_t size, const char *descr1, const char *descr2)
  98:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** {
  99:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEM_SANITY_REGION_AFTER_ALIGNED || MEM_SANITY_REGION_BEFORE_ALIGNED
 100:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   u16_t k;
 101:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   u8_t *m;
 102:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 103:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEM_SANITY_REGION_AFTER_ALIGNED > 0
 104:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   m = (u8_t *)p + size;
 105:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   for (k = 0; k < MEM_SANITY_REGION_AFTER_ALIGNED; k++) {
 106:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     if (m[k] != 0xcd) {
 107:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****       char errstr[128];
 108:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****       snprintf(errstr, sizeof(errstr), "detected mem overflow in %s%s", descr1, descr2);
 109:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****       LWIP_ASSERT(errstr, 0);
 110:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 111:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 112:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* MEM_SANITY_REGION_AFTER_ALIGNED > 0 */
 113:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 114:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEM_SANITY_REGION_BEFORE_ALIGNED > 0
 115:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   m = (u8_t *)p - MEM_SANITY_REGION_BEFORE_ALIGNED;
 116:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   for (k = 0; k < MEM_SANITY_REGION_BEFORE_ALIGNED; k++) {
 117:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     if (m[k] != 0xcd) {
 118:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****       char errstr[128];
 119:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****       snprintf(errstr, sizeof(errstr), "detected mem underflow in %s%s", descr1, descr2);
 120:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****       LWIP_ASSERT(errstr, 0);
 121:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 122:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 123:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* MEM_SANITY_REGION_BEFORE_ALIGNED > 0 */
 124:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #else
 125:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_UNUSED_ARG(p);
 126:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_UNUSED_ARG(desc);
 127:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_UNUSED_ARG(descr);
 128:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif
 129:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** }
 130:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 131:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** /**
 132:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * Initialize the restricted area of a mem element.
 133:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  */
 134:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** void
 135:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** mem_overflow_init_raw(void *p, size_t size)
 136:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** {
 137:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEM_SANITY_REGION_BEFORE_ALIGNED > 0 || MEM_SANITY_REGION_AFTER_ALIGNED > 0
 138:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   u8_t *m;
 139:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEM_SANITY_REGION_BEFORE_ALIGNED > 0
 140:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   m = (u8_t *)p - MEM_SANITY_REGION_BEFORE_ALIGNED;
 141:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   memset(m, 0xcd, MEM_SANITY_REGION_BEFORE_ALIGNED);
 142:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif
 143:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEM_SANITY_REGION_AFTER_ALIGNED > 0
 144:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   m = (u8_t *)p + size;
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s 			page 4


 145:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   memset(m, 0xcd, MEM_SANITY_REGION_AFTER_ALIGNED);
 146:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif
 147:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #else /* MEM_SANITY_REGION_BEFORE_ALIGNED > 0 || MEM_SANITY_REGION_AFTER_ALIGNED > 0 */
 148:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_UNUSED_ARG(p);
 149:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_UNUSED_ARG(desc);
 150:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* MEM_SANITY_REGION_BEFORE_ALIGNED > 0 || MEM_SANITY_REGION_AFTER_ALIGNED > 0 */
 151:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** }
 152:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* MEM_OVERFLOW_CHECK || MEMP_OVERFLOW_CHECK */
 153:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 154:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEM_LIBC_MALLOC || MEM_USE_POOLS
 155:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 156:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** /** mem_init is not used when using pools instead of a heap or using
 157:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * C library malloc().
 158:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  */
 159:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** void
 160:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** mem_init(void)
 161:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** {
 162:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** }
 163:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 164:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** /** mem_trim is not used when using pools instead of a heap or using
 165:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * C library malloc(): we can't free part of a pool element and the stack
 166:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * support mem_trim() to return a different pointer
 167:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  */
 168:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** void *
 169:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** mem_trim(void *mem, mem_size_t size)
 170:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** {
 171:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_UNUSED_ARG(size);
 172:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   return mem;
 173:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** }
 174:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* MEM_LIBC_MALLOC || MEM_USE_POOLS */
 175:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 176:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEM_LIBC_MALLOC
 177:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** /* lwIP heap implemented using C library malloc() */
 178:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 179:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** /* in case C library malloc() needs extra protection,
 180:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * allow these defines to be overridden.
 181:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  */
 182:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #ifndef mem_clib_free
 183:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #define mem_clib_free free
 184:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif
 185:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #ifndef mem_clib_malloc
 186:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #define mem_clib_malloc malloc
 187:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif
 188:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #ifndef mem_clib_calloc
 189:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #define mem_clib_calloc calloc
 190:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif
 191:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 192:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_STATS && MEM_STATS
 193:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #define MEM_LIBC_STATSHELPER_SIZE LWIP_MEM_ALIGN_SIZE(sizeof(mem_size_t))
 194:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #else
 195:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #define MEM_LIBC_STATSHELPER_SIZE 0
 196:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif
 197:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 198:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** /**
 199:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * Allocate a block of memory with a minimum of 'size' bytes.
 200:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
 201:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @param size is the minimum size of the requested block in bytes.
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s 			page 5


 202:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @return pointer to allocated memory or NULL if no free memory was found.
 203:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
 204:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * Note that the returned value must always be aligned (as defined by MEM_ALIGNMENT).
 205:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  */
 206:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** void *
 207:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** mem_malloc(mem_size_t size)
 208:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** {
 209:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   void *ret = mem_clib_malloc(size + MEM_LIBC_STATSHELPER_SIZE);
 210:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (ret == NULL) {
 211:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     MEM_STATS_INC_LOCKED(err);
 212:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   } else {
 213:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_ASSERT("malloc() must return aligned memory", LWIP_MEM_ALIGN(ret) == ret);
 214:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_STATS && MEM_STATS
 215:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     *(mem_size_t *)ret = size;
 216:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     ret = (u8_t *)ret + MEM_LIBC_STATSHELPER_SIZE;
 217:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     MEM_STATS_INC_USED_LOCKED(used, size);
 218:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif
 219:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 220:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   return ret;
 221:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** }
 222:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 223:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** /** Put memory back on the heap
 224:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
 225:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @param rmem is the pointer as returned by a previous call to mem_malloc()
 226:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  */
 227:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** void
 228:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** mem_free(void *rmem)
 229:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** {
 230:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("rmem != NULL", (rmem != NULL));
 231:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("rmem == MEM_ALIGN(rmem)", (rmem == LWIP_MEM_ALIGN(rmem)));
 232:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_STATS && MEM_STATS
 233:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   rmem = (u8_t *)rmem - MEM_LIBC_STATSHELPER_SIZE;
 234:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   MEM_STATS_DEC_USED_LOCKED(used, *(mem_size_t *)rmem);
 235:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif
 236:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem_clib_free(rmem);
 237:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** }
 238:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 239:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #elif MEM_USE_POOLS
 240:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 241:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** /* lwIP heap implemented with different sized pools */
 242:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 243:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** /**
 244:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * Allocate memory: determine the smallest pool that is big enough
 245:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * to contain an element of 'size' and get an element from that pool.
 246:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
 247:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @param size the size in bytes of the memory needed
 248:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @return a pointer to the allocated memory or NULL if the pool is empty
 249:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  */
 250:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** void *
 251:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** mem_malloc(mem_size_t size)
 252:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** {
 253:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   void *ret;
 254:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   struct memp_malloc_helper *element = NULL;
 255:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   memp_t poolnr;
 256:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem_size_t required_size = size + LWIP_MEM_ALIGN_SIZE(sizeof(struct memp_malloc_helper));
 257:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 258:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   for (poolnr = MEMP_POOL_FIRST; poolnr <= MEMP_POOL_LAST; poolnr = (memp_t)(poolnr + 1)) {
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s 			page 6


 259:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* is this pool big enough to hold an element of the required size
 260:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****        plus a struct memp_malloc_helper that saves the pool this element came from? */
 261:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     if (required_size <= memp_pools[poolnr]->size) {
 262:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****       element = (struct memp_malloc_helper *)memp_malloc(poolnr);
 263:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****       if (element == NULL) {
 264:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****         /* No need to DEBUGF or ASSERT: This error is already taken care of in memp.c */
 265:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEM_USE_POOLS_TRY_BIGGER_POOL
 266:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****         /** Try a bigger pool if this one is empty! */
 267:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****         if (poolnr < MEMP_POOL_LAST) {
 268:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****           continue;
 269:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****         }
 270:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* MEM_USE_POOLS_TRY_BIGGER_POOL */
 271:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****         MEM_STATS_INC_LOCKED(err);
 272:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****         return NULL;
 273:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****       }
 274:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****       break;
 275:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 276:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 277:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (poolnr > MEMP_POOL_LAST) {
 278:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_ASSERT("mem_malloc(): no pool is that big!", 0);
 279:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     MEM_STATS_INC_LOCKED(err);
 280:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     return NULL;
 281:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 282:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 283:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* save the pool number this element came from */
 284:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   element->poolnr = poolnr;
 285:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* and return a pointer to the memory directly after the struct memp_malloc_helper */
 286:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   ret = (u8_t *)element + LWIP_MEM_ALIGN_SIZE(sizeof(struct memp_malloc_helper));
 287:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 288:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEMP_OVERFLOW_CHECK || (LWIP_STATS && MEM_STATS)
 289:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* truncating to u16_t is safe because struct memp_desc::size is u16_t */
 290:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   element->size = (u16_t)size;
 291:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   MEM_STATS_INC_USED_LOCKED(used, element->size);
 292:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* MEMP_OVERFLOW_CHECK || (LWIP_STATS && MEM_STATS) */
 293:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEMP_OVERFLOW_CHECK
 294:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* initialize unused memory (diff between requested size and selected pool's size) */
 295:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   memset((u8_t *)ret + size, 0xcd, memp_pools[poolnr]->size - size);
 296:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* MEMP_OVERFLOW_CHECK */
 297:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   return ret;
 298:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** }
 299:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 300:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** /**
 301:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * Free memory previously allocated by mem_malloc. Loads the pool number
 302:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * and calls memp_free with that pool number to put the element back into
 303:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * its pool
 304:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
 305:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @param rmem the memory element to free
 306:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  */
 307:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** void
 308:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** mem_free(void *rmem)
 309:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** {
 310:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   struct memp_malloc_helper *hmem;
 311:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 312:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("rmem != NULL", (rmem != NULL));
 313:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("rmem == MEM_ALIGN(rmem)", (rmem == LWIP_MEM_ALIGN(rmem)));
 314:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 315:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* get the original struct memp_malloc_helper */
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s 			page 7


 316:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* cast through void* to get rid of alignment warnings */
 317:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   hmem = (struct memp_malloc_helper *)(void *)((u8_t *)rmem - LWIP_MEM_ALIGN_SIZE(sizeof(struct mem
 318:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 319:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("hmem != NULL", (hmem != NULL));
 320:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("hmem == MEM_ALIGN(hmem)", (hmem == LWIP_MEM_ALIGN(hmem)));
 321:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("hmem->poolnr < MEMP_MAX", (hmem->poolnr < MEMP_MAX));
 322:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 323:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   MEM_STATS_DEC_USED_LOCKED(used, hmem->size);
 324:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEMP_OVERFLOW_CHECK
 325:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   {
 326:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     u16_t i;
 327:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_ASSERT("MEM_USE_POOLS: invalid chunk size",
 328:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****                 hmem->size <= memp_pools[hmem->poolnr]->size);
 329:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* check that unused memory remained untouched (diff between requested size and selected pool's
 330:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     for (i = hmem->size; i < memp_pools[hmem->poolnr]->size; i++) {
 331:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****       u8_t data = *((u8_t *)rmem + i);
 332:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****       LWIP_ASSERT("MEM_USE_POOLS: mem overflow detected", data == 0xcd);
 333:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 334:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 335:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* MEMP_OVERFLOW_CHECK */
 336:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 337:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* and put it in the pool we saved earlier */
 338:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   memp_free(hmem->poolnr, hmem);
 339:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** }
 340:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 341:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #else /* MEM_USE_POOLS */
 342:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** /* lwIP replacement for your libc malloc() */
 343:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 344:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** /**
 345:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * The heap is made up as a list of structs of this type.
 346:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * This does not have to be aligned since for getting its size,
 347:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * we only use the macro SIZEOF_STRUCT_MEM, which automatically aligns.
 348:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  */
 349:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** struct mem {
 350:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   /** index (-> ram[next]) of the next struct */
 351:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem_size_t next;
 352:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   /** index (-> ram[prev]) of the previous struct */
 353:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem_size_t prev;
 354:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   /** 1: this area is used; 0: this area is unused */
 355:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   u8_t used;
 356:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEM_OVERFLOW_CHECK
 357:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   /** this keeps track of the user allocation size for guard checks */
 358:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem_size_t user_size;
 359:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif
 360:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** };
 361:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 362:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** /** All allocated blocks will be MIN_SIZE bytes big, at least!
 363:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * MIN_SIZE can be overridden to suit your needs. Smaller values save space,
 364:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * larger values could prevent too small blocks to fragment the RAM too much. */
 365:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #ifndef MIN_SIZE
 366:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #define MIN_SIZE             12
 367:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* MIN_SIZE */
 368:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** /* some alignment macros: we define them here for better source code layout */
 369:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #define MIN_SIZE_ALIGNED     LWIP_MEM_ALIGN_SIZE(MIN_SIZE)
 370:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #define SIZEOF_STRUCT_MEM    LWIP_MEM_ALIGN_SIZE(sizeof(struct mem))
 371:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #define MEM_SIZE_ALIGNED     LWIP_MEM_ALIGN_SIZE(MEM_SIZE)
 372:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s 			page 8


 373:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** /** If you want to relocate the heap to external memory, simply define
 374:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * LWIP_RAM_HEAP_POINTER as a void-pointer to that location.
 375:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * If so, make sure the memory at that location is big enough (see below on
 376:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * how that space is calculated). */
 377:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #ifndef LWIP_RAM_HEAP_POINTER
 378:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** /** the heap. we need one struct mem at the end and some room for alignment */
 379:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** LWIP_DECLARE_MEMORY_ALIGNED(ram_heap, MEM_SIZE_ALIGNED + (2U * SIZEOF_STRUCT_MEM));
 380:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #define LWIP_RAM_HEAP_POINTER ram_heap
 381:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* LWIP_RAM_HEAP_POINTER */
 382:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 383:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** /** pointer to the heap (ram_heap): for alignment, ram is now a pointer instead of an array */
 384:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** static u8_t *ram;
 385:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** /** the last entry, always unused! */
 386:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** static struct mem *ram_end;
 387:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 388:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** /** concurrent access protection */
 389:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #if !NO_SYS
 390:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** static sys_mutex_t mem_mutex;
 391:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif
 392:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 393:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
 394:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 395:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** static volatile u8_t mem_free_count;
 396:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 397:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** /* Allow mem_free from other (e.g. interrupt) context */
 398:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #define LWIP_MEM_FREE_DECL_PROTECT()  SYS_ARCH_DECL_PROTECT(lev_free)
 399:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #define LWIP_MEM_FREE_PROTECT()       SYS_ARCH_PROTECT(lev_free)
 400:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #define LWIP_MEM_FREE_UNPROTECT()     SYS_ARCH_UNPROTECT(lev_free)
 401:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #define LWIP_MEM_ALLOC_DECL_PROTECT() SYS_ARCH_DECL_PROTECT(lev_alloc)
 402:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #define LWIP_MEM_ALLOC_PROTECT()      SYS_ARCH_PROTECT(lev_alloc)
 403:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #define LWIP_MEM_ALLOC_UNPROTECT()    SYS_ARCH_UNPROTECT(lev_alloc)
 404:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #define LWIP_MEM_LFREE_VOLATILE       volatile
 405:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 406:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #else /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
 407:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 408:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** /* Protect the heap only by using a mutex */
 409:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #define LWIP_MEM_FREE_DECL_PROTECT()
 410:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #define LWIP_MEM_FREE_PROTECT()    sys_mutex_lock(&mem_mutex)
 411:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #define LWIP_MEM_FREE_UNPROTECT()  sys_mutex_unlock(&mem_mutex)
 412:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** /* mem_malloc is protected using mutex AND LWIP_MEM_ALLOC_PROTECT */
 413:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #define LWIP_MEM_ALLOC_DECL_PROTECT()
 414:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #define LWIP_MEM_ALLOC_PROTECT()
 415:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #define LWIP_MEM_ALLOC_UNPROTECT()
 416:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #define LWIP_MEM_LFREE_VOLATILE
 417:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 418:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
 419:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 420:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** /** pointer to the lowest free block, this is used for faster search */
 421:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** static struct mem * LWIP_MEM_LFREE_VOLATILE lfree;
 422:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 423:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEM_SANITY_CHECK
 424:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** static void mem_sanity(void);
 425:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #define MEM_SANITY() mem_sanity()
 426:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #else
 427:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #define MEM_SANITY()
 428:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif
 429:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s 			page 9


 430:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEM_OVERFLOW_CHECK
 431:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** static void
 432:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** mem_overflow_init_element(struct mem *mem, mem_size_t user_size)
 433:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** {
 434:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   void *p = (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 435:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem->user_size = user_size;
 436:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem_overflow_init_raw(p, user_size);
 437:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** }
 438:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 439:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** static void
 440:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** mem_overflow_check_element(struct mem *mem)
 441:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** {
 442:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   void *p = (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 443:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem_overflow_check_raw(p, mem->user_size, "heap", "");
 444:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** }
 445:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #else /* MEM_OVERFLOW_CHECK */
 446:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #define mem_overflow_init_element(mem, size)
 447:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #define mem_overflow_check_element(mem)
 448:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* MEM_OVERFLOW_CHECK */
 449:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 450:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** static struct mem *
 451:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** ptr_to_mem(mem_size_t ptr)
 452:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** {
  29              		.loc 1 452 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
 453:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   return (struct mem *)(void *)&ram[ptr];
  34              		.loc 1 453 3 view .LVU1
  35              		.loc 1 453 32 is_stmt 0 view .LVU2
  36 0000 014B     		ldr	r3, .L2
  37 0002 1B68     		ldr	r3, [r3]
 454:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** }
  38              		.loc 1 454 1 view .LVU3
  39 0004 1844     		add	r0, r0, r3
  40              	.LVL1:
  41              		.loc 1 454 1 view .LVU4
  42 0006 7047     		bx	lr
  43              	.L3:
  44              		.align	2
  45              	.L2:
  46 0008 00000000 		.word	.LANCHOR0
  47              		.cfi_endproc
  48              	.LFE155:
  50              		.section	.text.mem_to_ptr,"ax",%progbits
  51              		.align	1
  52              		.syntax unified
  53              		.thumb
  54              		.thumb_func
  55              		.fpu fpv4-sp-d16
  57              	mem_to_ptr:
  58              	.LVL2:
  59              	.LFB156:
 455:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 456:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** static mem_size_t
 457:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** mem_to_ptr(void *mem)
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s 			page 10


 458:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** {
  60              		.loc 1 458 1 is_stmt 1 view -0
  61              		.cfi_startproc
  62              		@ args = 0, pretend = 0, frame = 0
  63              		@ frame_needed = 0, uses_anonymous_args = 0
  64              		@ link register save eliminated.
 459:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   return (mem_size_t)((u8_t *)mem - ram);
  65              		.loc 1 459 3 view .LVU6
  66              		.loc 1 459 35 is_stmt 0 view .LVU7
  67 0000 024B     		ldr	r3, .L5
  68 0002 1B68     		ldr	r3, [r3]
  69 0004 C01A     		subs	r0, r0, r3
  70              	.LVL3:
 460:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** }
  71              		.loc 1 460 1 view .LVU8
  72 0006 80B2     		uxth	r0, r0
  73 0008 7047     		bx	lr
  74              	.L6:
  75 000a 00BF     		.align	2
  76              	.L5:
  77 000c 00000000 		.word	.LANCHOR0
  78              		.cfi_endproc
  79              	.LFE156:
  81              		.section	.text.mem_link_valid,"ax",%progbits
  82              		.align	1
  83              		.syntax unified
  84              		.thumb
  85              		.thumb_func
  86              		.fpu fpv4-sp-d16
  88              	mem_link_valid:
  89              	.LVL4:
  90              	.LFB159:
 461:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 462:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** /**
 463:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * "Plug holes" by combining adjacent empty struct mems.
 464:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * After this function is through, there should not exist
 465:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * one empty struct mem pointing to another empty struct mem.
 466:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
 467:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @param mem this points to a struct mem which just has been freed
 468:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @internal this function is only called by mem_free() and mem_trim()
 469:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
 470:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * This assumes access to the heap is protected by the calling function
 471:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * already.
 472:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  */
 473:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** static void
 474:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** plug_holes(struct mem *mem)
 475:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** {
 476:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   struct mem *nmem;
 477:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   struct mem *pmem;
 478:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 479:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 480:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 481:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 482:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 483:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* plug hole forward */
 484:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 485:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s 			page 11


 486:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   nmem = ptr_to_mem(mem->next);
 487:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 488:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* if mem->next is unused and not end of ram, combine mem and mem->next */
 489:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     if (lfree == nmem) {
 490:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****       lfree = mem;
 491:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 492:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem->next = nmem->next;
 493:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     if (nmem->next != MEM_SIZE_ALIGNED) {
 494:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****       ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 495:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 496:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 497:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 498:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* plug hole backward */
 499:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   pmem = ptr_to_mem(mem->prev);
 500:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (pmem != mem && pmem->used == 0) {
 501:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* if mem->prev is unused, combine mem and mem->prev */
 502:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     if (lfree == mem) {
 503:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****       lfree = pmem;
 504:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 505:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     pmem->next = mem->next;
 506:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     if (mem->next != MEM_SIZE_ALIGNED) {
 507:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****       ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 508:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 509:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 510:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** }
 511:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 512:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** /**
 513:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * Zero the heap and initialize start, end and lowest-free
 514:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  */
 515:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** void
 516:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** mem_init(void)
 517:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** {
 518:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   struct mem *mem;
 519:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 520:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("Sanity check alignment",
 521:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****               (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);
 522:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 523:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* align the heap */
 524:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 525:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* initialize the start of the heap */
 526:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem = (struct mem *)(void *)ram;
 527:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem->next = MEM_SIZE_ALIGNED;
 528:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem->prev = 0;
 529:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem->used = 0;
 530:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* initialize the end of the heap */
 531:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 532:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   ram_end->used = 1;
 533:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   ram_end->next = MEM_SIZE_ALIGNED;
 534:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   ram_end->prev = MEM_SIZE_ALIGNED;
 535:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   MEM_SANITY();
 536:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 537:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* initialize the lowest-free pointer to the start of the heap */
 538:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   lfree = (struct mem *)(void *)ram;
 539:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 540:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);
 541:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 542:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (sys_mutex_new(&mem_mutex) != ERR_OK) {
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s 			page 12


 543:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_ASSERT("failed to create mem_mutex", 0);
 544:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 545:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** }
 546:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 547:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** /* Check if a struct mem is correctly linked.
 548:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * If not, double-free is a possible reason.
 549:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  */
 550:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** static int
 551:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** mem_link_valid(struct mem *mem)
 552:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** {
  91              		.loc 1 552 1 is_stmt 1 view -0
  92              		.cfi_startproc
  93              		@ args = 0, pretend = 0, frame = 0
  94              		@ frame_needed = 0, uses_anonymous_args = 0
  95              		.loc 1 552 1 is_stmt 0 view .LVU10
  96 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
  97              	.LCFI0:
  98              		.cfi_def_cfa_offset 24
  99              		.cfi_offset 3, -24
 100              		.cfi_offset 4, -20
 101              		.cfi_offset 5, -16
 102              		.cfi_offset 6, -12
 103              		.cfi_offset 7, -8
 104              		.cfi_offset 14, -4
 105 0002 0446     		mov	r4, r0
 553:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   struct mem *nmem, *pmem;
 106              		.loc 1 553 3 is_stmt 1 view .LVU11
 554:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem_size_t rmem_idx;
 107              		.loc 1 554 3 view .LVU12
 555:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   rmem_idx = mem_to_ptr(mem);
 108              		.loc 1 555 3 view .LVU13
 109              		.loc 1 555 14 is_stmt 0 view .LVU14
 110 0004 FFF7FEFF 		bl	mem_to_ptr
 111              	.LVL5:
 112              		.loc 1 555 14 view .LVU15
 113 0008 0746     		mov	r7, r0
 114              	.LVL6:
 556:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   nmem = ptr_to_mem(mem->next);
 115              		.loc 1 556 3 is_stmt 1 view .LVU16
 116              		.loc 1 556 10 is_stmt 0 view .LVU17
 117 000a 2588     		ldrh	r5, [r4]
 118 000c 2846     		mov	r0, r5
 119 000e FFF7FEFF 		bl	ptr_to_mem
 120              	.LVL7:
 121 0012 0646     		mov	r6, r0
 122              	.LVL8:
 557:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   pmem = ptr_to_mem(mem->prev);
 123              		.loc 1 557 3 is_stmt 1 view .LVU18
 124              		.loc 1 557 10 is_stmt 0 view .LVU19
 125 0014 6488     		ldrh	r4, [r4, #2]
 126              	.LVL9:
 127              		.loc 1 557 10 view .LVU20
 128 0016 2046     		mov	r0, r4
 129              	.LVL10:
 130              		.loc 1 557 10 view .LVU21
 131 0018 FFF7FEFF 		bl	ptr_to_mem
 132              	.LVL11:
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s 			page 13


 558:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 133              		.loc 1 558 3 is_stmt 1 view .LVU22
 134              		.loc 1 558 6 is_stmt 0 view .LVU23
 135 001c B5F5C86F 		cmp	r5, #1600
 136 0020 10D8     		bhi	.L10
 137              		.loc 1 558 38 discriminator 1 view .LVU24
 138 0022 B4F5C86F 		cmp	r4, #1600
 139 0026 0FD8     		bhi	.L11
 140              		.loc 1 558 72 discriminator 2 view .LVU25
 141 0028 BC42     		cmp	r4, r7
 142 002a 02D0     		beq	.L9
 559:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****       ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 143              		.loc 1 559 40 view .LVU26
 144 002c 0388     		ldrh	r3, [r0]
 145              		.loc 1 559 32 view .LVU27
 146 002e BB42     		cmp	r3, r7
 147 0030 0CD1     		bne	.L12
 148              	.L9:
 560:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****       ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 149              		.loc 1 560 14 discriminator 1 view .LVU28
 150 0032 094B     		ldr	r3, .L16
 151 0034 1B68     		ldr	r3, [r3]
 559:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****       ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 152              		.loc 1 559 61 discriminator 1 view .LVU29
 153 0036 B342     		cmp	r3, r6
 154 0038 0AD0     		beq	.L13
 155              		.loc 1 560 34 view .LVU30
 156 003a 7388     		ldrh	r3, [r6, #2]
 157              		.loc 1 560 26 view .LVU31
 158 003c BB42     		cmp	r3, r7
 159 003e 09D1     		bne	.L14
 561:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     return 0;
 562:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 563:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   return 1;
 160              		.loc 1 563 10 view .LVU32
 161 0040 0120     		movs	r0, #1
 162              	.LVL12:
 163              		.loc 1 563 10 view .LVU33
 164 0042 00E0     		b	.L7
 165              	.LVL13:
 166              	.L10:
 561:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     return 0;
 167              		.loc 1 561 12 view .LVU34
 168 0044 0020     		movs	r0, #0
 169              	.LVL14:
 170              	.L7:
 564:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** }
 171              		.loc 1 564 1 view .LVU35
 172 0046 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 173              	.LVL15:
 174              	.L11:
 561:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     return 0;
 175              		.loc 1 561 12 view .LVU36
 176 0048 0020     		movs	r0, #0
 177              	.LVL16:
 561:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     return 0;
 178              		.loc 1 561 12 view .LVU37
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s 			page 14


 179 004a FCE7     		b	.L7
 180              	.LVL17:
 181              	.L12:
 561:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     return 0;
 182              		.loc 1 561 12 view .LVU38
 183 004c 0020     		movs	r0, #0
 184              	.LVL18:
 561:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     return 0;
 185              		.loc 1 561 12 view .LVU39
 186 004e FAE7     		b	.L7
 187              	.LVL19:
 188              	.L13:
 563:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** }
 189              		.loc 1 563 10 view .LVU40
 190 0050 0120     		movs	r0, #1
 191              	.LVL20:
 563:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** }
 192              		.loc 1 563 10 view .LVU41
 193 0052 F8E7     		b	.L7
 194              	.LVL21:
 195              	.L14:
 561:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     return 0;
 196              		.loc 1 561 12 view .LVU42
 197 0054 0020     		movs	r0, #0
 198              	.LVL22:
 561:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     return 0;
 199              		.loc 1 561 12 view .LVU43
 200 0056 F6E7     		b	.L7
 201              	.L17:
 202              		.align	2
 203              	.L16:
 204 0058 00000000 		.word	.LANCHOR1
 205              		.cfi_endproc
 206              	.LFE159:
 208              		.section	.rodata.plug_holes.str1.4,"aMS",%progbits,1
 209              		.align	2
 210              	.LC0:
 211 0000 2F557365 		.ascii	"/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_"
 211      72732F6E 
 211      68616E74 
 211      742F5354 
 211      4D333243 
 212 0033 56312E32 		.ascii	"V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c"
 212      362E302F 
 212      4D696464 
 212      6C657761 
 212      7265732F 
 213 0066 00       		.ascii	"\000"
 214 0067 00       		.align	2
 215              	.LC1:
 216 0068 706C7567 		.ascii	"plug_holes: mem >= ram\000"
 216      5F686F6C 
 216      65733A20 
 216      6D656D20 
 216      3E3D2072 
 217 007f 00       		.align	2
 218              	.LC2:
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s 			page 15


 219 0080 41737365 		.ascii	"Assertion \"%s\" failed at line %d in %s\012\000"
 219      7274696F 
 219      6E202225 
 219      73222066 
 219      61696C65 
 220              		.align	2
 221              	.LC3:
 222 00a8 706C7567 		.ascii	"plug_holes: mem < ram_end\000"
 222      5F686F6C 
 222      65733A20 
 222      6D656D20 
 222      3C207261 
 223 00c2 0000     		.align	2
 224              	.LC4:
 225 00c4 706C7567 		.ascii	"plug_holes: mem->used == 0\000"
 225      5F686F6C 
 225      65733A20 
 225      6D656D2D 
 225      3E757365 
 226 00df 00       		.align	2
 227              	.LC5:
 228 00e0 706C7567 		.ascii	"plug_holes: mem->next <= MEM_SIZE_ALIGNED\000"
 228      5F686F6C 
 228      65733A20 
 228      6D656D2D 
 228      3E6E6578 
 229              		.section	.text.plug_holes,"ax",%progbits
 230              		.align	1
 231              		.syntax unified
 232              		.thumb
 233              		.thumb_func
 234              		.fpu fpv4-sp-d16
 236              	plug_holes:
 237              	.LVL23:
 238              	.LFB157:
 475:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   struct mem *nmem;
 239              		.loc 1 475 1 is_stmt 1 view -0
 240              		.cfi_startproc
 241              		@ args = 0, pretend = 0, frame = 0
 242              		@ frame_needed = 0, uses_anonymous_args = 0
 475:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   struct mem *nmem;
 243              		.loc 1 475 1 is_stmt 0 view .LVU45
 244 0000 38B5     		push	{r3, r4, r5, lr}
 245              	.LCFI1:
 246              		.cfi_def_cfa_offset 16
 247              		.cfi_offset 3, -16
 248              		.cfi_offset 4, -12
 249              		.cfi_offset 5, -8
 250              		.cfi_offset 14, -4
 251 0002 0446     		mov	r4, r0
 476:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   struct mem *pmem;
 252              		.loc 1 476 3 is_stmt 1 view .LVU46
 477:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 253              		.loc 1 477 3 view .LVU47
 479:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 254              		.loc 1 479 3 view .LVU48
 479:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s 			page 16


 255              		.loc 1 479 3 view .LVU49
 256 0004 354B     		ldr	r3, .L34
 257 0006 1B68     		ldr	r3, [r3]
 258 0008 8342     		cmp	r3, r0
 259 000a 40D8     		bhi	.L28
 260              	.LVL24:
 261              	.L19:
 479:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 262              		.loc 1 479 3 discriminator 3 view .LVU50
 479:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 263              		.loc 1 479 3 discriminator 3 view .LVU51
 480:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 264              		.loc 1 480 3 discriminator 3 view .LVU52
 480:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 265              		.loc 1 480 3 discriminator 3 view .LVU53
 266 000c 344B     		ldr	r3, .L34+4
 267 000e 1B68     		ldr	r3, [r3]
 268 0010 A342     		cmp	r3, r4
 269 0012 44D9     		bls	.L29
 270              	.L20:
 480:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 271              		.loc 1 480 3 discriminator 3 view .LVU54
 480:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 272              		.loc 1 480 3 discriminator 3 view .LVU55
 481:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 273              		.loc 1 481 3 discriminator 3 view .LVU56
 481:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 274              		.loc 1 481 3 discriminator 3 view .LVU57
 275 0014 2379     		ldrb	r3, [r4, #4]	@ zero_extendqisi2
 276 0016 002B     		cmp	r3, #0
 277 0018 49D1     		bne	.L30
 278              	.L21:
 481:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 279              		.loc 1 481 3 discriminator 3 view .LVU58
 481:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 280              		.loc 1 481 3 discriminator 3 view .LVU59
 484:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 281              		.loc 1 484 3 discriminator 3 view .LVU60
 484:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 282              		.loc 1 484 3 discriminator 3 view .LVU61
 283 001a 2388     		ldrh	r3, [r4]
 284 001c B3F5C86F 		cmp	r3, #1600
 285 0020 4DD8     		bhi	.L31
 286              	.L22:
 484:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 287              		.loc 1 484 3 discriminator 3 view .LVU62
 484:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 288              		.loc 1 484 3 discriminator 3 view .LVU63
 486:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 289              		.loc 1 486 3 discriminator 3 view .LVU64
 486:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 290              		.loc 1 486 10 is_stmt 0 discriminator 3 view .LVU65
 291 0022 2088     		ldrh	r0, [r4]
 292 0024 FFF7FEFF 		bl	ptr_to_mem
 293              	.LVL25:
 487:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* if mem->next is unused and not end of ram, combine mem and mem->next */
 294              		.loc 1 487 3 is_stmt 1 discriminator 3 view .LVU66
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s 			page 17


 487:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* if mem->next is unused and not end of ram, combine mem and mem->next */
 295              		.loc 1 487 6 is_stmt 0 discriminator 3 view .LVU67
 296 0028 8442     		cmp	r4, r0
 297 002a 16D0     		beq	.L23
 487:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* if mem->next is unused and not end of ram, combine mem and mem->next */
 298              		.loc 1 487 26 discriminator 1 view .LVU68
 299 002c 0379     		ldrb	r3, [r0, #4]	@ zero_extendqisi2
 487:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* if mem->next is unused and not end of ram, combine mem and mem->next */
 300              		.loc 1 487 19 discriminator 1 view .LVU69
 301 002e A3B9     		cbnz	r3, .L23
 487:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* if mem->next is unused and not end of ram, combine mem and mem->next */
 302              		.loc 1 487 57 discriminator 2 view .LVU70
 303 0030 2B4B     		ldr	r3, .L34+4
 304 0032 1B68     		ldr	r3, [r3]
 487:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* if mem->next is unused and not end of ram, combine mem and mem->next */
 305              		.loc 1 487 38 discriminator 2 view .LVU71
 306 0034 8342     		cmp	r3, r0
 307 0036 10D0     		beq	.L23
 489:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****       lfree = mem;
 308              		.loc 1 489 5 is_stmt 1 view .LVU72
 489:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****       lfree = mem;
 309              		.loc 1 489 15 is_stmt 0 view .LVU73
 310 0038 2A4B     		ldr	r3, .L34+8
 311 003a 1B68     		ldr	r3, [r3]
 489:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****       lfree = mem;
 312              		.loc 1 489 8 view .LVU74
 313 003c 8342     		cmp	r3, r0
 314 003e 46D0     		beq	.L32
 315              	.L24:
 492:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     if (nmem->next != MEM_SIZE_ALIGNED) {
 316              		.loc 1 492 5 is_stmt 1 view .LVU75
 492:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     if (nmem->next != MEM_SIZE_ALIGNED) {
 317              		.loc 1 492 21 is_stmt 0 view .LVU76
 318 0040 0388     		ldrh	r3, [r0]
 492:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     if (nmem->next != MEM_SIZE_ALIGNED) {
 319              		.loc 1 492 15 view .LVU77
 320 0042 2380     		strh	r3, [r4]	@ movhi
 493:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****       ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 321              		.loc 1 493 5 is_stmt 1 view .LVU78
 493:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****       ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 322              		.loc 1 493 13 is_stmt 0 view .LVU79
 323 0044 0088     		ldrh	r0, [r0]
 324              	.LVL26:
 493:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****       ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 325              		.loc 1 493 8 view .LVU80
 326 0046 B0F5C86F 		cmp	r0, #1600
 327 004a 06D0     		beq	.L23
 494:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 328              		.loc 1 494 7 is_stmt 1 view .LVU81
 329 004c FFF7FEFF 		bl	ptr_to_mem
 330              	.LVL27:
 331 0050 0546     		mov	r5, r0
 494:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 332              		.loc 1 494 38 is_stmt 0 view .LVU82
 333 0052 2046     		mov	r0, r4
 334 0054 FFF7FEFF 		bl	mem_to_ptr
 335              	.LVL28:
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s 			page 18


 494:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 336              		.loc 1 494 36 view .LVU83
 337 0058 6880     		strh	r0, [r5, #2]	@ movhi
 338              	.L23:
 499:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (pmem != mem && pmem->used == 0) {
 339              		.loc 1 499 3 is_stmt 1 view .LVU84
 499:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (pmem != mem && pmem->used == 0) {
 340              		.loc 1 499 10 is_stmt 0 view .LVU85
 341 005a 6088     		ldrh	r0, [r4, #2]
 342 005c FFF7FEFF 		bl	ptr_to_mem
 343              	.LVL29:
 344 0060 0546     		mov	r5, r0
 345              	.LVL30:
 500:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* if mem->prev is unused, combine mem and mem->prev */
 346              		.loc 1 500 3 is_stmt 1 view .LVU86
 500:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* if mem->prev is unused, combine mem and mem->prev */
 347              		.loc 1 500 6 is_stmt 0 view .LVU87
 348 0062 8442     		cmp	r4, r0
 349 0064 12D0     		beq	.L18
 500:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* if mem->prev is unused, combine mem and mem->prev */
 350              		.loc 1 500 26 discriminator 1 view .LVU88
 351 0066 0379     		ldrb	r3, [r0, #4]	@ zero_extendqisi2
 500:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* if mem->prev is unused, combine mem and mem->prev */
 352              		.loc 1 500 19 discriminator 1 view .LVU89
 353 0068 83B9     		cbnz	r3, .L18
 502:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****       lfree = pmem;
 354              		.loc 1 502 5 is_stmt 1 view .LVU90
 502:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****       lfree = pmem;
 355              		.loc 1 502 15 is_stmt 0 view .LVU91
 356 006a 1E4B     		ldr	r3, .L34+8
 357 006c 1B68     		ldr	r3, [r3]
 502:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****       lfree = pmem;
 358              		.loc 1 502 8 view .LVU92
 359 006e A342     		cmp	r3, r4
 360 0070 30D0     		beq	.L33
 361              	.L26:
 505:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     if (mem->next != MEM_SIZE_ALIGNED) {
 362              		.loc 1 505 5 is_stmt 1 view .LVU93
 505:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     if (mem->next != MEM_SIZE_ALIGNED) {
 363              		.loc 1 505 21 is_stmt 0 view .LVU94
 364 0072 2388     		ldrh	r3, [r4]
 505:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     if (mem->next != MEM_SIZE_ALIGNED) {
 365              		.loc 1 505 16 view .LVU95
 366 0074 2B80     		strh	r3, [r5]	@ movhi
 506:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****       ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 367              		.loc 1 506 5 is_stmt 1 view .LVU96
 506:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****       ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 368              		.loc 1 506 12 is_stmt 0 view .LVU97
 369 0076 2088     		ldrh	r0, [r4]
 370              	.LVL31:
 506:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****       ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 371              		.loc 1 506 8 view .LVU98
 372 0078 B0F5C86F 		cmp	r0, #1600
 373 007c 06D0     		beq	.L18
 507:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 374              		.loc 1 507 7 is_stmt 1 view .LVU99
 375 007e FFF7FEFF 		bl	ptr_to_mem
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s 			page 19


 376              	.LVL32:
 377 0082 0446     		mov	r4, r0
 378              	.LVL33:
 507:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 379              		.loc 1 507 37 is_stmt 0 view .LVU100
 380 0084 2846     		mov	r0, r5
 381 0086 FFF7FEFF 		bl	mem_to_ptr
 382              	.LVL34:
 507:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 383              		.loc 1 507 35 view .LVU101
 384 008a 6080     		strh	r0, [r4, #2]	@ movhi
 385              	.L18:
 510:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 386              		.loc 1 510 1 view .LVU102
 387 008c 38BD     		pop	{r3, r4, r5, pc}
 388              	.LVL35:
 389              	.L28:
 479:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 390              		.loc 1 479 3 is_stmt 1 discriminator 1 view .LVU103
 479:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 391              		.loc 1 479 3 discriminator 1 view .LVU104
 392 008e 164B     		ldr	r3, .L34+12
 393 0090 40F2DF12 		movw	r2, #479
 394 0094 1549     		ldr	r1, .L34+16
 395 0096 1648     		ldr	r0, .L34+20
 396              	.LVL36:
 479:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 397              		.loc 1 479 3 is_stmt 0 discriminator 1 view .LVU105
 398 0098 FFF7FEFF 		bl	printf
 399              	.LVL37:
 400 009c B6E7     		b	.L19
 401              	.L29:
 480:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 402              		.loc 1 480 3 is_stmt 1 discriminator 1 view .LVU106
 480:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 403              		.loc 1 480 3 discriminator 1 view .LVU107
 404 009e 124B     		ldr	r3, .L34+12
 405 00a0 4FF4F072 		mov	r2, #480
 406 00a4 1349     		ldr	r1, .L34+24
 407 00a6 1248     		ldr	r0, .L34+20
 408 00a8 FFF7FEFF 		bl	printf
 409              	.LVL38:
 410 00ac B2E7     		b	.L20
 411              	.L30:
 481:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 412              		.loc 1 481 3 discriminator 1 view .LVU108
 481:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 413              		.loc 1 481 3 discriminator 1 view .LVU109
 414 00ae 0E4B     		ldr	r3, .L34+12
 415 00b0 40F2E112 		movw	r2, #481
 416 00b4 1049     		ldr	r1, .L34+28
 417 00b6 0E48     		ldr	r0, .L34+20
 418 00b8 FFF7FEFF 		bl	printf
 419              	.LVL39:
 420 00bc ADE7     		b	.L21
 421              	.L31:
 484:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s 			page 20


 422              		.loc 1 484 3 discriminator 1 view .LVU110
 484:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 423              		.loc 1 484 3 discriminator 1 view .LVU111
 424 00be 0A4B     		ldr	r3, .L34+12
 425 00c0 4FF4F272 		mov	r2, #484
 426 00c4 0D49     		ldr	r1, .L34+32
 427 00c6 0A48     		ldr	r0, .L34+20
 428 00c8 FFF7FEFF 		bl	printf
 429              	.LVL40:
 430 00cc A9E7     		b	.L22
 431              	.LVL41:
 432              	.L32:
 490:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 433              		.loc 1 490 7 view .LVU112
 490:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 434              		.loc 1 490 13 is_stmt 0 view .LVU113
 435 00ce 054B     		ldr	r3, .L34+8
 436 00d0 1C60     		str	r4, [r3]
 437 00d2 B5E7     		b	.L24
 438              	.LVL42:
 439              	.L33:
 503:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 440              		.loc 1 503 7 is_stmt 1 view .LVU114
 503:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 441              		.loc 1 503 13 is_stmt 0 view .LVU115
 442 00d4 034B     		ldr	r3, .L34+8
 443 00d6 1860     		str	r0, [r3]
 444 00d8 CBE7     		b	.L26
 445              	.L35:
 446 00da 00BF     		.align	2
 447              	.L34:
 448 00dc 00000000 		.word	.LANCHOR0
 449 00e0 00000000 		.word	.LANCHOR1
 450 00e4 00000000 		.word	.LANCHOR2
 451 00e8 00000000 		.word	.LC0
 452 00ec 68000000 		.word	.LC1
 453 00f0 80000000 		.word	.LC2
 454 00f4 A8000000 		.word	.LC3
 455 00f8 C4000000 		.word	.LC4
 456 00fc E0000000 		.word	.LC5
 457              		.cfi_endproc
 458              	.LFE157:
 460              		.section	.text.mem_init,"ax",%progbits
 461              		.align	1
 462              		.global	mem_init
 463              		.syntax unified
 464              		.thumb
 465              		.thumb_func
 466              		.fpu fpv4-sp-d16
 468              	mem_init:
 469              	.LFB158:
 517:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   struct mem *mem;
 470              		.loc 1 517 1 is_stmt 1 view -0
 471              		.cfi_startproc
 472              		@ args = 0, pretend = 0, frame = 0
 473              		@ frame_needed = 0, uses_anonymous_args = 0
 474 0000 38B5     		push	{r3, r4, r5, lr}
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s 			page 21


 475              	.LCFI2:
 476              		.cfi_def_cfa_offset 16
 477              		.cfi_offset 3, -16
 478              		.cfi_offset 4, -12
 479              		.cfi_offset 5, -8
 480              		.cfi_offset 14, -4
 518:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 481              		.loc 1 518 3 view .LVU117
 520:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****               (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);
 482              		.loc 1 520 3 view .LVU118
 520:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****               (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);
 483              		.loc 1 520 3 view .LVU119
 520:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****               (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);
 484              		.loc 1 520 3 view .LVU120
 520:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****               (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);
 485              		.loc 1 520 3 view .LVU121
 524:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* initialize the start of the heap */
 486              		.loc 1 524 3 view .LVU122
 524:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* initialize the start of the heap */
 487              		.loc 1 524 17 is_stmt 0 view .LVU123
 488 0002 0B4C     		ldr	r4, .L38
 489 0004 24F00304 		bic	r4, r4, #3
 524:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* initialize the start of the heap */
 490              		.loc 1 524 7 view .LVU124
 491 0008 0A4B     		ldr	r3, .L38+4
 492 000a 1C60     		str	r4, [r3]
 526:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem->next = MEM_SIZE_ALIGNED;
 493              		.loc 1 526 3 is_stmt 1 view .LVU125
 494              	.LVL43:
 527:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem->prev = 0;
 495              		.loc 1 527 3 view .LVU126
 527:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem->prev = 0;
 496              		.loc 1 527 13 is_stmt 0 view .LVU127
 497 000c 4FF4C865 		mov	r5, #1600
 498 0010 2580     		strh	r5, [r4]	@ movhi
 528:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem->used = 0;
 499              		.loc 1 528 3 is_stmt 1 view .LVU128
 528:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem->used = 0;
 500              		.loc 1 528 13 is_stmt 0 view .LVU129
 501 0012 0023     		movs	r3, #0
 502 0014 6380     		strh	r3, [r4, #2]	@ movhi
 529:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* initialize the end of the heap */
 503              		.loc 1 529 3 is_stmt 1 view .LVU130
 529:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* initialize the end of the heap */
 504              		.loc 1 529 13 is_stmt 0 view .LVU131
 505 0016 2371     		strb	r3, [r4, #4]
 531:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   ram_end->used = 1;
 506              		.loc 1 531 3 is_stmt 1 view .LVU132
 531:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   ram_end->used = 1;
 507              		.loc 1 531 13 is_stmt 0 view .LVU133
 508 0018 2846     		mov	r0, r5
 509 001a FFF7FEFF 		bl	ptr_to_mem
 510              	.LVL44:
 531:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   ram_end->used = 1;
 511              		.loc 1 531 11 view .LVU134
 512 001e 064B     		ldr	r3, .L38+8
 513 0020 1860     		str	r0, [r3]
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s 			page 22


 532:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   ram_end->next = MEM_SIZE_ALIGNED;
 514              		.loc 1 532 3 is_stmt 1 view .LVU135
 532:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   ram_end->next = MEM_SIZE_ALIGNED;
 515              		.loc 1 532 17 is_stmt 0 view .LVU136
 516 0022 0123     		movs	r3, #1
 517 0024 0371     		strb	r3, [r0, #4]
 533:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   ram_end->prev = MEM_SIZE_ALIGNED;
 518              		.loc 1 533 3 is_stmt 1 view .LVU137
 533:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   ram_end->prev = MEM_SIZE_ALIGNED;
 519              		.loc 1 533 17 is_stmt 0 view .LVU138
 520 0026 0580     		strh	r5, [r0]	@ movhi
 534:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   MEM_SANITY();
 521              		.loc 1 534 3 is_stmt 1 view .LVU139
 534:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   MEM_SANITY();
 522              		.loc 1 534 17 is_stmt 0 view .LVU140
 523 0028 4580     		strh	r5, [r0, #2]	@ movhi
 535:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 524              		.loc 1 535 15 is_stmt 1 view .LVU141
 538:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 525              		.loc 1 538 3 view .LVU142
 538:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 526              		.loc 1 538 9 is_stmt 0 view .LVU143
 527 002a 044B     		ldr	r3, .L38+12
 528 002c 1C60     		str	r4, [r3]
 540:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 529              		.loc 1 540 43 is_stmt 1 view .LVU144
 542:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_ASSERT("failed to create mem_mutex", 0);
 530              		.loc 1 542 3 view .LVU145
 543:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 531              		.loc 1 543 5 view .LVU146
 543:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 532              		.loc 1 543 5 view .LVU147
 545:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 533              		.loc 1 545 1 is_stmt 0 view .LVU148
 534 002e 38BD     		pop	{r3, r4, r5, pc}
 535              	.LVL45:
 536              	.L39:
 545:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 537              		.loc 1 545 1 view .LVU149
 538              		.align	2
 539              	.L38:
 540 0030 03000000 		.word	.LANCHOR3+3
 541 0034 00000000 		.word	.LANCHOR0
 542 0038 00000000 		.word	.LANCHOR1
 543 003c 00000000 		.word	.LANCHOR2
 544              		.cfi_endproc
 545              	.LFE158:
 547              		.section	.rodata.mem_free.str1.4,"aMS",%progbits,1
 548              		.align	2
 549              	.LC6:
 550 0000 6D656D5F 		.ascii	"mem_free: sanity check alignment\000"
 550      66726565 
 550      3A207361 
 550      6E697479 
 550      20636865 
 551 0021 000000   		.align	2
 552              	.LC7:
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s 			page 23


 553 0024 6D656D5F 		.ascii	"mem_free: illegal memory\000"
 553      66726565 
 553      3A20696C 
 553      6C656761 
 553      6C206D65 
 554 003d 000000   		.align	2
 555              	.LC8:
 556 0040 6D656D5F 		.ascii	"mem_free: illegal memory: double free\000"
 556      66726565 
 556      3A20696C 
 556      6C656761 
 556      6C206D65 
 557 0066 0000     		.align	2
 558              	.LC9:
 559 0068 6D656D5F 		.ascii	"mem_free: illegal memory: non-linked: double free\000"
 559      66726565 
 559      3A20696C 
 559      6C656761 
 559      6C206D65 
 560              		.section	.text.mem_free,"ax",%progbits
 561              		.align	1
 562              		.global	mem_free
 563              		.syntax unified
 564              		.thumb
 565              		.thumb_func
 566              		.fpu fpv4-sp-d16
 568              	mem_free:
 569              	.LVL46:
 570              	.LFB160:
 565:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 566:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEM_SANITY_CHECK
 567:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** static void
 568:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** mem_sanity(void)
 569:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** {
 570:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   struct mem *mem;
 571:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   u8_t last_used;
 572:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 573:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* begin with first element here */
 574:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem = (struct mem *)ram;
 575:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("heap element used valid", (mem->used == 0) || (mem->used == 1));
 576:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   last_used = mem->used;
 577:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("heap element prev ptr valid", mem->prev == 0);
 578:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("heap element next ptr valid", mem->next <= MEM_SIZE_ALIGNED);
 579:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("heap element next ptr aligned", LWIP_MEM_ALIGN(ptr_to_mem(mem->next) == ptr_to_mem(m
 580:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 581:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* check all elements before the end of the heap */
 582:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   for (mem = ptr_to_mem(mem->next);
 583:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****        ((u8_t *)mem > ram) && (mem < ram_end);
 584:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****        mem = ptr_to_mem(mem->next)) {
 585:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_ASSERT("heap element aligned", LWIP_MEM_ALIGN(mem) == mem);
 586:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_ASSERT("heap element prev ptr valid", mem->prev <= MEM_SIZE_ALIGNED);
 587:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_ASSERT("heap element next ptr valid", mem->next <= MEM_SIZE_ALIGNED);
 588:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_ASSERT("heap element prev ptr aligned", LWIP_MEM_ALIGN(ptr_to_mem(mem->prev) == ptr_to_mem
 589:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_ASSERT("heap element next ptr aligned", LWIP_MEM_ALIGN(ptr_to_mem(mem->next) == ptr_to_mem
 590:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 591:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     if (last_used == 0) {
 592:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****       /* 2 unused elements in a row? */
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s 			page 24


 593:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****       LWIP_ASSERT("heap element unused?", mem->used == 1);
 594:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     } else {
 595:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****       LWIP_ASSERT("heap element unused member", (mem->used == 0) || (mem->used == 1));
 596:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 597:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 598:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_ASSERT("heap element link valid", mem_link_valid(mem));
 599:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 600:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* used/unused altering */
 601:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     last_used = mem->used;
 602:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 603:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("heap end ptr sanity", mem == ptr_to_mem(MEM_SIZE_ALIGNED));
 604:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("heap element used valid", mem->used == 1);
 605:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("heap element prev ptr valid", mem->prev == MEM_SIZE_ALIGNED);
 606:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("heap element next ptr valid", mem->next == MEM_SIZE_ALIGNED);
 607:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** }
 608:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* MEM_SANITY_CHECK */
 609:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 610:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** /**
 611:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * Put a struct mem back on the heap
 612:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
 613:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @param rmem is the data portion of a struct mem as returned by a previous
 614:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  *             call to mem_malloc()
 615:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  */
 616:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** void
 617:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** mem_free(void *rmem)
 618:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** {
 571              		.loc 1 618 1 is_stmt 1 view -0
 572              		.cfi_startproc
 573              		@ args = 0, pretend = 0, frame = 0
 574              		@ frame_needed = 0, uses_anonymous_args = 0
 619:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   struct mem *mem;
 575              		.loc 1 619 3 view .LVU151
 620:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_MEM_FREE_DECL_PROTECT();
 576              		.loc 1 620 31 view .LVU152
 621:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 622:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (rmem == NULL) {
 577              		.loc 1 622 3 view .LVU153
 578              		.loc 1 622 6 is_stmt 0 view .LVU154
 579 0000 0028     		cmp	r0, #0
 580 0002 44D0     		beq	.L49
 618:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   struct mem *mem;
 581              		.loc 1 618 1 view .LVU155
 582 0004 38B5     		push	{r3, r4, r5, lr}
 583              	.LCFI3:
 584              		.cfi_def_cfa_offset 16
 585              		.cfi_offset 3, -16
 586              		.cfi_offset 4, -12
 587              		.cfi_offset 5, -8
 588              		.cfi_offset 14, -4
 589 0006 0446     		mov	r4, r0
 623:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was call
 624:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 625:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 626:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 590              		.loc 1 626 3 is_stmt 1 view .LVU156
 591              		.loc 1 626 6 is_stmt 0 view .LVU157
 592 0008 10F0030F 		tst	r0, #3
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s 			page 25


 593 000c 1FD1     		bne	.L52
 627:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 628:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
 629:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* protect mem stats from concurrent access */
 630:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     MEM_STATS_INC_LOCKED(illegal);
 631:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 632:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 633:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 634:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* Get the corresponding struct mem: */
 635:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* cast through void* to get rid of alignment warnings */
 636:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 594              		.loc 1 636 3 is_stmt 1 view .LVU158
 595              		.loc 1 636 7 is_stmt 0 view .LVU159
 596 000e A0F10805 		sub	r5, r0, #8
 597              	.LVL47:
 637:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 638:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 598              		.loc 1 638 3 is_stmt 1 view .LVU160
 599              		.loc 1 638 19 is_stmt 0 view .LVU161
 600 0012 1F4B     		ldr	r3, .L55
 601 0014 1B68     		ldr	r3, [r3]
 602              		.loc 1 638 6 view .LVU162
 603 0016 AB42     		cmp	r3, r5
 604 0018 21D8     		bhi	.L43
 605              		.loc 1 638 41 discriminator 1 view .LVU163
 606 001a 00F10C03 		add	r3, r0, #12
 607              		.loc 1 638 62 discriminator 1 view .LVU164
 608 001e 1D4A     		ldr	r2, .L55+4
 609 0020 1268     		ldr	r2, [r2]
 610              		.loc 1 638 25 discriminator 1 view .LVU165
 611 0022 9342     		cmp	r3, r2
 612 0024 1BD8     		bhi	.L43
 639:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 640:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
 641:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* protect mem stats from concurrent access */
 642:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     MEM_STATS_INC_LOCKED(illegal);
 643:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 644:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 645:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEM_OVERFLOW_CHECK
 646:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem_overflow_check_element(mem);
 647:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif
 648:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* protect the heap from concurrent access */
 649:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_MEM_FREE_PROTECT();
 613              		.loc 1 649 26 is_stmt 1 view .LVU166
 650:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* mem has to be in a used state */
 651:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (!mem->used) {
 614              		.loc 1 651 3 view .LVU167
 615              		.loc 1 651 11 is_stmt 0 view .LVU168
 616 0026 10F8043C 		ldrb	r3, [r0, #-4]	@ zero_extendqisi2
 617              		.loc 1 651 6 view .LVU169
 618 002a 03B3     		cbz	r3, .L53
 652:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 653:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_MEM_FREE_UNPROTECT();
 654:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
 655:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* protect mem stats from concurrent access */
 656:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     MEM_STATS_INC_LOCKED(illegal);
 657:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s 			page 26


 658:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 659:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 660:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (!mem_link_valid(mem)) {
 619              		.loc 1 660 3 is_stmt 1 view .LVU170
 620              		.loc 1 660 8 is_stmt 0 view .LVU171
 621 002c 2846     		mov	r0, r5
 622              	.LVL48:
 623              		.loc 1 660 8 view .LVU172
 624 002e FFF7FEFF 		bl	mem_link_valid
 625              	.LVL49:
 626              		.loc 1 660 6 view .LVU173
 627 0032 20B3     		cbz	r0, .L54
 661:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 662:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_MEM_FREE_UNPROTECT();
 663:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double f
 664:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* protect mem stats from concurrent access */
 665:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     MEM_STATS_INC_LOCKED(illegal);
 666:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 667:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 668:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 669:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* mem is now unused. */
 670:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem->used = 0;
 628              		.loc 1 670 3 is_stmt 1 view .LVU174
 629              		.loc 1 670 13 is_stmt 0 view .LVU175
 630 0034 0023     		movs	r3, #0
 631 0036 04F8043C 		strb	r3, [r4, #-4]
 671:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 672:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (mem < lfree) {
 632              		.loc 1 672 3 is_stmt 1 view .LVU176
 633              		.loc 1 672 11 is_stmt 0 view .LVU177
 634 003a 174B     		ldr	r3, .L55+8
 635 003c 1B68     		ldr	r3, [r3]
 636              		.loc 1 672 6 view .LVU178
 637 003e AB42     		cmp	r3, r5
 638 0040 01D9     		bls	.L47
 673:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* the newly freed struct is now the lowest */
 674:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     lfree = mem;
 639              		.loc 1 674 5 is_stmt 1 view .LVU179
 640              		.loc 1 674 11 is_stmt 0 view .LVU180
 641 0042 154B     		ldr	r3, .L55+8
 642 0044 1D60     		str	r5, [r3]
 643              	.L47:
 675:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 676:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 677:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));
 644              		.loc 1 677 74 is_stmt 1 view .LVU181
 678:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 679:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* finally, see if prev or next are free also */
 680:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   plug_holes(mem);
 645              		.loc 1 680 3 view .LVU182
 646 0046 2846     		mov	r0, r5
 647 0048 FFF7FEFF 		bl	plug_holes
 648              	.LVL50:
 681:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   MEM_SANITY();
 649              		.loc 1 681 15 view .LVU183
 682:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
 683:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem_free_count = 1;
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s 			page 27


 684:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
 685:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_MEM_FREE_UNPROTECT();
 650              		.loc 1 685 28 view .LVU184
 651 004c 0EE0     		b	.L40
 652              	.LVL51:
 653              	.L52:
 627:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
 654              		.loc 1 627 5 discriminator 1 view .LVU185
 627:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
 655              		.loc 1 627 5 discriminator 1 view .LVU186
 627:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
 656              		.loc 1 627 5 discriminator 1 view .LVU187
 627:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
 657              		.loc 1 627 5 discriminator 1 view .LVU188
 658 004e 134B     		ldr	r3, .L55+12
 659 0050 40F27322 		movw	r2, #627
 660 0054 1249     		ldr	r1, .L55+16
 661 0056 1348     		ldr	r0, .L55+20
 662              	.LVL52:
 627:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
 663              		.loc 1 627 5 is_stmt 0 discriminator 1 view .LVU189
 664 0058 FFF7FEFF 		bl	printf
 665              	.LVL53:
 627:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
 666              		.loc 1 627 5 is_stmt 1 discriminator 1 view .LVU190
 627:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
 667              		.loc 1 627 5 discriminator 1 view .LVU191
 628:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* protect mem stats from concurrent access */
 668              		.loc 1 628 91 discriminator 1 view .LVU192
 630:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 669              		.loc 1 630 5 discriminator 1 view .LVU193
 630:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 670              		.loc 1 630 5 discriminator 1 view .LVU194
 630:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 671              		.loc 1 630 5 discriminator 1 view .LVU195
 630:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 672              		.loc 1 630 5 discriminator 1 view .LVU196
 630:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 673              		.loc 1 630 5 discriminator 1 view .LVU197
 630:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 674              		.loc 1 630 5 discriminator 1 view .LVU198
 631:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 675              		.loc 1 631 5 discriminator 1 view .LVU199
 676 005c 06E0     		b	.L40
 677              	.LVL54:
 678              	.L43:
 639:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
 679              		.loc 1 639 5 discriminator 1 view .LVU200
 639:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
 680              		.loc 1 639 5 discriminator 1 view .LVU201
 639:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
 681              		.loc 1 639 5 discriminator 1 view .LVU202
 639:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
 682              		.loc 1 639 5 discriminator 1 view .LVU203
 683 005e 0F4B     		ldr	r3, .L55+12
 684 0060 40F27F22 		movw	r2, #639
 685 0064 1049     		ldr	r1, .L55+24
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s 			page 28


 686 0066 0F48     		ldr	r0, .L55+20
 687              	.LVL55:
 639:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
 688              		.loc 1 639 5 is_stmt 0 discriminator 1 view .LVU204
 689 0068 FFF7FEFF 		bl	printf
 690              	.LVL56:
 639:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
 691              		.loc 1 639 5 is_stmt 1 discriminator 1 view .LVU205
 639:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
 692              		.loc 1 639 5 discriminator 1 view .LVU206
 640:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* protect mem stats from concurrent access */
 693              		.loc 1 640 83 discriminator 1 view .LVU207
 642:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 694              		.loc 1 642 5 discriminator 1 view .LVU208
 642:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 695              		.loc 1 642 5 discriminator 1 view .LVU209
 642:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 696              		.loc 1 642 5 discriminator 1 view .LVU210
 642:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 697              		.loc 1 642 5 discriminator 1 view .LVU211
 642:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 698              		.loc 1 642 5 discriminator 1 view .LVU212
 642:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 699              		.loc 1 642 5 discriminator 1 view .LVU213
 643:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 700              		.loc 1 643 5 discriminator 1 view .LVU214
 701              	.L40:
 686:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** }
 702              		.loc 1 686 1 is_stmt 0 view .LVU215
 703 006c 38BD     		pop	{r3, r4, r5, pc}
 704              	.LVL57:
 705              	.L53:
 652:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_MEM_FREE_UNPROTECT();
 706              		.loc 1 652 5 is_stmt 1 discriminator 1 view .LVU216
 652:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_MEM_FREE_UNPROTECT();
 707              		.loc 1 652 5 discriminator 1 view .LVU217
 652:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_MEM_FREE_UNPROTECT();
 708              		.loc 1 652 5 discriminator 1 view .LVU218
 652:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_MEM_FREE_UNPROTECT();
 709              		.loc 1 652 5 discriminator 1 view .LVU219
 710 006e 0B4B     		ldr	r3, .L55+12
 711 0070 4FF42372 		mov	r2, #652
 712 0074 0D49     		ldr	r1, .L55+28
 713 0076 0B48     		ldr	r0, .L55+20
 714              	.LVL58:
 652:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_MEM_FREE_UNPROTECT();
 715              		.loc 1 652 5 is_stmt 0 discriminator 1 view .LVU220
 716 0078 FFF7FEFF 		bl	printf
 717              	.LVL59:
 652:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_MEM_FREE_UNPROTECT();
 718              		.loc 1 652 5 is_stmt 1 discriminator 1 view .LVU221
 652:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_MEM_FREE_UNPROTECT();
 719              		.loc 1 652 5 discriminator 1 view .LVU222
 653:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
 720              		.loc 1 653 30 discriminator 1 view .LVU223
 654:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* protect mem stats from concurrent access */
 721              		.loc 1 654 97 discriminator 1 view .LVU224
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s 			page 29


 656:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 722              		.loc 1 656 5 discriminator 1 view .LVU225
 656:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 723              		.loc 1 656 5 discriminator 1 view .LVU226
 656:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 724              		.loc 1 656 5 discriminator 1 view .LVU227
 656:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 725              		.loc 1 656 5 discriminator 1 view .LVU228
 656:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 726              		.loc 1 656 5 discriminator 1 view .LVU229
 656:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 727              		.loc 1 656 5 discriminator 1 view .LVU230
 657:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 728              		.loc 1 657 5 discriminator 1 view .LVU231
 729 007c F6E7     		b	.L40
 730              	.L54:
 661:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_MEM_FREE_UNPROTECT();
 731              		.loc 1 661 5 discriminator 1 view .LVU232
 661:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_MEM_FREE_UNPROTECT();
 732              		.loc 1 661 5 discriminator 1 view .LVU233
 661:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_MEM_FREE_UNPROTECT();
 733              		.loc 1 661 5 discriminator 1 view .LVU234
 661:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_MEM_FREE_UNPROTECT();
 734              		.loc 1 661 5 discriminator 1 view .LVU235
 735 007e 074B     		ldr	r3, .L55+12
 736 0080 40F29522 		movw	r2, #661
 737 0084 0A49     		ldr	r1, .L55+32
 738 0086 0748     		ldr	r0, .L55+20
 739 0088 FFF7FEFF 		bl	printf
 740              	.LVL60:
 661:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_MEM_FREE_UNPROTECT();
 741              		.loc 1 661 5 discriminator 1 view .LVU236
 661:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_MEM_FREE_UNPROTECT();
 742              		.loc 1 661 5 discriminator 1 view .LVU237
 662:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double f
 743              		.loc 1 662 30 discriminator 1 view .LVU238
 663:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* protect mem stats from concurrent access */
 744              		.loc 1 663 109 discriminator 1 view .LVU239
 665:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 745              		.loc 1 665 5 discriminator 1 view .LVU240
 665:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 746              		.loc 1 665 5 discriminator 1 view .LVU241
 665:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 747              		.loc 1 665 5 discriminator 1 view .LVU242
 665:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 748              		.loc 1 665 5 discriminator 1 view .LVU243
 665:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 749              		.loc 1 665 5 discriminator 1 view .LVU244
 665:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 750              		.loc 1 665 5 discriminator 1 view .LVU245
 666:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 751              		.loc 1 666 5 discriminator 1 view .LVU246
 752 008c EEE7     		b	.L40
 753              	.LVL61:
 754              	.L49:
 755              	.LCFI4:
 756              		.cfi_def_cfa_offset 0
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s 			page 30


 757              		.cfi_restore 3
 758              		.cfi_restore 4
 759              		.cfi_restore 5
 760              		.cfi_restore 14
 666:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 761              		.loc 1 666 5 is_stmt 0 discriminator 1 view .LVU247
 762 008e 7047     		bx	lr
 763              	.L56:
 764              		.align	2
 765              	.L55:
 766 0090 00000000 		.word	.LANCHOR0
 767 0094 00000000 		.word	.LANCHOR1
 768 0098 00000000 		.word	.LANCHOR2
 769 009c 00000000 		.word	.LC0
 770 00a0 00000000 		.word	.LC6
 771 00a4 80000000 		.word	.LC2
 772 00a8 24000000 		.word	.LC7
 773 00ac 40000000 		.word	.LC8
 774 00b0 68000000 		.word	.LC9
 775              		.cfi_endproc
 776              	.LFE160:
 778              		.section	.rodata.mem_trim.str1.4,"aMS",%progbits,1
 779              		.align	2
 780              	.LC10:
 781 0000 6D656D5F 		.ascii	"mem_trim: legal memory\000"
 781      7472696D 
 781      3A206C65 
 781      67616C20 
 781      6D656D6F 
 782 0017 00       		.align	2
 783              	.LC11:
 784 0018 6D656D5F 		.ascii	"mem_trim can only shrink memory\000"
 784      7472696D 
 784      2063616E 
 784      206F6E6C 
 784      79207368 
 785              		.align	2
 786              	.LC12:
 787 0038 696E7661 		.ascii	"invalid next ptr\000"
 787      6C696420 
 787      6E657874 
 787      20707472 
 787      00
 788              		.section	.text.mem_trim,"ax",%progbits
 789              		.align	1
 790              		.global	mem_trim
 791              		.syntax unified
 792              		.thumb
 793              		.thumb_func
 794              		.fpu fpv4-sp-d16
 796              	mem_trim:
 797              	.LVL62:
 798              	.LFB161:
 687:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 688:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** /**
 689:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * Shrink memory returned by mem_malloc().
 690:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s 			page 31


 691:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @param rmem pointer to memory allocated by mem_malloc the is to be shrinked
 692:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @param new_size required size after shrinking (needs to be smaller than or
 693:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  *                equal to the previous size)
 694:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @return for compatibility reasons: is always == rmem, at the moment
 695:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  *         or NULL if newsize is > old size, in which case rmem is NOT touched
 696:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  *         or freed!
 697:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  */
 698:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** void *
 699:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** mem_trim(void *rmem, mem_size_t new_size)
 700:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** {
 799              		.loc 1 700 1 is_stmt 1 view -0
 800              		.cfi_startproc
 801              		@ args = 0, pretend = 0, frame = 0
 802              		@ frame_needed = 0, uses_anonymous_args = 0
 803              		.loc 1 700 1 is_stmt 0 view .LVU249
 804 0000 2DE9F843 		push	{r3, r4, r5, r6, r7, r8, r9, lr}
 805              	.LCFI5:
 806              		.cfi_def_cfa_offset 32
 807              		.cfi_offset 3, -32
 808              		.cfi_offset 4, -28
 809              		.cfi_offset 5, -24
 810              		.cfi_offset 6, -20
 811              		.cfi_offset 7, -16
 812              		.cfi_offset 8, -12
 813              		.cfi_offset 9, -8
 814              		.cfi_offset 14, -4
 815 0004 0546     		mov	r5, r0
 701:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem_size_t size, newsize;
 816              		.loc 1 701 3 is_stmt 1 view .LVU250
 702:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem_size_t ptr, ptr2;
 817              		.loc 1 702 3 view .LVU251
 703:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   struct mem *mem, *mem2;
 818              		.loc 1 703 3 view .LVU252
 704:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
 705:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_MEM_FREE_DECL_PROTECT();
 819              		.loc 1 705 31 view .LVU253
 706:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 707:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* Expand the size of the allocated memory region so that we can
 708:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****      adjust for alignment. */
 709:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 820              		.loc 1 709 3 view .LVU254
 821              		.loc 1 709 25 is_stmt 0 view .LVU255
 822 0006 CC1C     		adds	r4, r1, #3
 823 0008 A4B2     		uxth	r4, r4
 824              		.loc 1 709 11 view .LVU256
 825 000a 24F00304 		bic	r4, r4, #3
 826 000e A4B2     		uxth	r4, r4
 827              	.LVL63:
 710:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (newsize < MIN_SIZE_ALIGNED) {
 828              		.loc 1 710 3 is_stmt 1 view .LVU257
 829              		.loc 1 710 6 is_stmt 0 view .LVU258
 830 0010 0B2C     		cmp	r4, #11
 831 0012 04D9     		bls	.L68
 711:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* every data block must be at least MIN_SIZE_ALIGNED long */
 712:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     newsize = MIN_SIZE_ALIGNED;
 713:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 714:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEM_OVERFLOW_CHECK
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s 			page 32


 715:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
 716:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif
 717:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 832              		.loc 1 717 3 is_stmt 1 view .LVU259
 833              		.loc 1 717 6 is_stmt 0 view .LVU260
 834 0014 B4F5C86F 		cmp	r4, #1600
 835 0018 02D9     		bls	.L58
 718:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     return NULL;
 836              		.loc 1 718 12 view .LVU261
 837 001a 0025     		movs	r5, #0
 838 001c 99E0     		b	.L59
 839              	.L68:
 712:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 840              		.loc 1 712 13 view .LVU262
 841 001e 0C24     		movs	r4, #12
 842              	.LVL64:
 843              	.L58:
 717:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     return NULL;
 844              		.loc 1 717 36 discriminator 1 view .LVU263
 845 0020 8C42     		cmp	r4, r1
 846 0022 C0F09580 		bcc	.L70
 719:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 720:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 721:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 847              		.loc 1 721 3 is_stmt 1 view .LVU264
 848              		.loc 1 721 3 view .LVU265
 849 0026 4D4B     		ldr	r3, .L77
 850 0028 1B68     		ldr	r3, [r3]
 851 002a AB42     		cmp	r3, r5
 852 002c 03D8     		bhi	.L60
 853              		.loc 1 721 3 is_stmt 0 discriminator 2 view .LVU266
 854 002e 4C4B     		ldr	r3, .L77+4
 855 0030 1B68     		ldr	r3, [r3]
 856 0032 AB42     		cmp	r3, r5
 857 0034 06D8     		bhi	.L61
 858              	.L60:
 859              		.loc 1 721 3 is_stmt 1 discriminator 3 view .LVU267
 860              		.loc 1 721 3 discriminator 3 view .LVU268
 861 0036 4B4B     		ldr	r3, .L77+8
 862 0038 40F2D122 		movw	r2, #721
 863 003c 4A49     		ldr	r1, .L77+12
 864              	.LVL65:
 865              		.loc 1 721 3 is_stmt 0 discriminator 3 view .LVU269
 866 003e 4B48     		ldr	r0, .L77+16
 867              	.LVL66:
 868              		.loc 1 721 3 discriminator 3 view .LVU270
 869 0040 FFF7FEFF 		bl	printf
 870              	.LVL67:
 871              	.L61:
 872              		.loc 1 721 3 is_stmt 1 discriminator 5 view .LVU271
 873              		.loc 1 721 3 discriminator 5 view .LVU272
 722:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****               (u8_t *)rmem < (u8_t *)ram_end);
 723:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 724:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 874              		.loc 1 724 3 discriminator 5 view .LVU273
 875              		.loc 1 724 20 is_stmt 0 discriminator 5 view .LVU274
 876 0044 454B     		ldr	r3, .L77
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s 			page 33


 877 0046 1B68     		ldr	r3, [r3]
 878              		.loc 1 724 6 discriminator 5 view .LVU275
 879 0048 AB42     		cmp	r3, r5
 880 004a 00F28280 		bhi	.L59
 881              		.loc 1 724 53 discriminator 1 view .LVU276
 882 004e 444B     		ldr	r3, .L77+4
 883 0050 1B68     		ldr	r3, [r3]
 884              		.loc 1 724 34 discriminator 1 view .LVU277
 885 0052 AB42     		cmp	r3, r5
 886 0054 7DD9     		bls	.L59
 725:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
 726:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* protect mem stats from concurrent access */
 727:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     MEM_STATS_INC_LOCKED(illegal);
 728:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     return rmem;
 729:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 730:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* Get the corresponding struct mem ... */
 731:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* cast through void* to get rid of alignment warnings */
 732:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 887              		.loc 1 732 3 is_stmt 1 view .LVU278
 888              	.LVL68:
 733:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEM_OVERFLOW_CHECK
 734:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem_overflow_check_element(mem);
 735:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif
 736:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* ... and its offset pointer */
 737:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   ptr = mem_to_ptr(mem);
 889              		.loc 1 737 3 view .LVU279
 890              		.loc 1 737 9 is_stmt 0 view .LVU280
 891 0056 A5F10800 		sub	r0, r5, #8
 892              	.LVL69:
 893              		.loc 1 737 9 view .LVU281
 894 005a FFF7FEFF 		bl	mem_to_ptr
 895              	.LVL70:
 896              		.loc 1 737 9 view .LVU282
 897 005e 0646     		mov	r6, r0
 898              	.LVL71:
 738:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 739:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 899              		.loc 1 739 3 is_stmt 1 view .LVU283
 900              		.loc 1 739 39 is_stmt 0 view .LVU284
 901 0060 35F8088C 		ldrh	r8, [r5, #-8]
 902              		.loc 1 739 23 view .LVU285
 903 0064 A8EB0008 		sub	r8, r8, r0
 904 0068 1FFA88F8 		uxth	r8, r8
 905              		.loc 1 739 8 view .LVU286
 906 006c A8F10808 		sub	r8, r8, #8
 907 0070 1FFA88F8 		uxth	r8, r8
 908              	.LVL72:
 740:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 909              		.loc 1 740 3 is_stmt 1 view .LVU287
 910              		.loc 1 740 3 view .LVU288
 911 0074 4445     		cmp	r4, r8
 912 0076 29D8     		bhi	.L73
 913              	.LVL73:
 914              	.L62:
 915              		.loc 1 740 3 discriminator 3 view .LVU289
 916              		.loc 1 740 3 discriminator 3 view .LVU290
 741:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (newsize > size) {
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s 			page 34


 917              		.loc 1 741 3 discriminator 3 view .LVU291
 918              		.loc 1 741 6 is_stmt 0 discriminator 3 view .LVU292
 919 0078 4445     		cmp	r4, r8
 920 007a 6DD8     		bhi	.L71
 742:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* not supported */
 743:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     return NULL;
 744:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 745:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (newsize == size) {
 921              		.loc 1 745 3 is_stmt 1 view .LVU293
 922              		.loc 1 745 6 is_stmt 0 view .LVU294
 923 007c 69D0     		beq	.L59
 746:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* No change in size, simply return */
 747:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     return rmem;
 748:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 749:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 750:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* protect the heap from concurrent access */
 751:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_MEM_FREE_PROTECT();
 924              		.loc 1 751 26 is_stmt 1 view .LVU295
 752:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 753:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem2 = ptr_to_mem(mem->next);
 925              		.loc 1 753 3 view .LVU296
 926              		.loc 1 753 10 is_stmt 0 view .LVU297
 927 007e 35F8087C 		ldrh	r7, [r5, #-8]
 928 0082 3846     		mov	r0, r7
 929 0084 FFF7FEFF 		bl	ptr_to_mem
 930              	.LVL74:
 931 0088 8146     		mov	r9, r0
 932              	.LVL75:
 754:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (mem2->used == 0) {
 933              		.loc 1 754 3 is_stmt 1 view .LVU298
 934              		.loc 1 754 11 is_stmt 0 view .LVU299
 935 008a 0379     		ldrb	r3, [r0, #4]	@ zero_extendqisi2
 936              		.loc 1 754 6 view .LVU300
 937 008c 002B     		cmp	r3, #0
 938 008e 33D1     		bne	.L63
 939              	.LBB2:
 755:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* The next struct is unused, we can simply move it at little */
 756:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem_size_t next;
 940              		.loc 1 756 5 is_stmt 1 view .LVU301
 757:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 941              		.loc 1 757 5 view .LVU302
 942              		.loc 1 757 5 view .LVU303
 943 0090 B7F5C86F 		cmp	r7, #1600
 944 0094 22D0     		beq	.L74
 945              	.LVL76:
 946              	.L64:
 947              		.loc 1 757 5 discriminator 3 view .LVU304
 948              		.loc 1 757 5 discriminator 3 view .LVU305
 758:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* remember the old next pointer */
 759:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     next = mem2->next;
 949              		.loc 1 759 5 discriminator 3 view .LVU306
 950              		.loc 1 759 10 is_stmt 0 discriminator 3 view .LVU307
 951 0096 B9F80070 		ldrh	r7, [r9]
 952              	.LVL77:
 760:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* create new struct mem which is moved directly after the shrinked mem */
 761:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 953              		.loc 1 761 5 is_stmt 1 discriminator 3 view .LVU308
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s 			page 35


 954              		.loc 1 761 49 is_stmt 0 discriminator 3 view .LVU309
 955 009a 3444     		add	r4, r4, r6
 956 009c A4B2     		uxth	r4, r4
 957              		.loc 1 761 10 discriminator 3 view .LVU310
 958 009e 0834     		adds	r4, r4, #8
 959 00a0 A4B2     		uxth	r4, r4
 960              	.LVL78:
 762:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     if (lfree == mem2) {
 961              		.loc 1 762 5 is_stmt 1 discriminator 3 view .LVU311
 962              		.loc 1 762 15 is_stmt 0 discriminator 3 view .LVU312
 963 00a2 334B     		ldr	r3, .L77+20
 964 00a4 1B68     		ldr	r3, [r3]
 965              		.loc 1 762 8 discriminator 3 view .LVU313
 966 00a6 4B45     		cmp	r3, r9
 967 00a8 20D0     		beq	.L75
 968              	.L65:
 763:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****       lfree = ptr_to_mem(ptr2);
 764:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 765:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem2 = ptr_to_mem(ptr2);
 969              		.loc 1 765 5 is_stmt 1 view .LVU314
 970              		.loc 1 765 12 is_stmt 0 view .LVU315
 971 00aa 2046     		mov	r0, r4
 972 00ac FFF7FEFF 		bl	ptr_to_mem
 973              	.LVL79:
 766:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem2->used = 0;
 974              		.loc 1 766 5 is_stmt 1 view .LVU316
 975              		.loc 1 766 16 is_stmt 0 view .LVU317
 976 00b0 0023     		movs	r3, #0
 977 00b2 0371     		strb	r3, [r0, #4]
 767:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* restore the next pointer */
 768:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem2->next = next;
 978              		.loc 1 768 5 is_stmt 1 view .LVU318
 979              		.loc 1 768 16 is_stmt 0 view .LVU319
 980 00b4 0780     		strh	r7, [r0]	@ movhi
 769:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* link it back to mem */
 770:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem2->prev = ptr;
 981              		.loc 1 770 5 is_stmt 1 view .LVU320
 982              		.loc 1 770 16 is_stmt 0 view .LVU321
 983 00b6 4680     		strh	r6, [r0, #2]	@ movhi
 771:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* link mem to it */
 772:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem->next = ptr2;
 984              		.loc 1 772 5 is_stmt 1 view .LVU322
 985              		.loc 1 772 15 is_stmt 0 view .LVU323
 986 00b8 25F8084C 		strh	r4, [r5, #-8]	@ movhi
 773:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* last thing to restore linked list: as we have moved mem2,
 774:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****      * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
 775:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****      * the end of the heap */
 776:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     if (mem2->next != MEM_SIZE_ALIGNED) {
 987              		.loc 1 776 5 is_stmt 1 view .LVU324
 988              		.loc 1 776 13 is_stmt 0 view .LVU325
 989 00bc 0088     		ldrh	r0, [r0]
 990              	.LVL80:
 991              		.loc 1 776 8 view .LVU326
 992 00be B0F5C86F 		cmp	r0, #1600
 993 00c2 46D0     		beq	.L59
 777:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****       ptr_to_mem(mem2->next)->prev = ptr2;
 994              		.loc 1 777 7 is_stmt 1 view .LVU327
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s 			page 36


 995 00c4 FFF7FEFF 		bl	ptr_to_mem
 996              	.LVL81:
 997              		.loc 1 777 36 is_stmt 0 view .LVU328
 998 00c8 4480     		strh	r4, [r0, #2]	@ movhi
 999 00ca 42E0     		b	.L59
 1000              	.LVL82:
 1001              	.L73:
 1002              		.loc 1 777 36 view .LVU329
 1003              	.LBE2:
 740:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (newsize > size) {
 1004              		.loc 1 740 3 is_stmt 1 discriminator 1 view .LVU330
 740:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (newsize > size) {
 1005              		.loc 1 740 3 discriminator 1 view .LVU331
 1006 00cc 254B     		ldr	r3, .L77+8
 1007 00ce 4FF43972 		mov	r2, #740
 1008 00d2 2849     		ldr	r1, .L77+24
 1009 00d4 2548     		ldr	r0, .L77+16
 1010              	.LVL83:
 740:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (newsize > size) {
 1011              		.loc 1 740 3 is_stmt 0 discriminator 1 view .LVU332
 1012 00d6 FFF7FEFF 		bl	printf
 1013              	.LVL84:
 1014 00da CDE7     		b	.L62
 1015              	.LVL85:
 1016              	.L74:
 1017              	.LBB3:
 757:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* remember the old next pointer */
 1018              		.loc 1 757 5 is_stmt 1 discriminator 1 view .LVU333
 757:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* remember the old next pointer */
 1019              		.loc 1 757 5 discriminator 1 view .LVU334
 1020 00dc 214B     		ldr	r3, .L77+8
 1021 00de 40F2F522 		movw	r2, #757
 1022 00e2 2549     		ldr	r1, .L77+28
 1023 00e4 2148     		ldr	r0, .L77+16
 1024              	.LVL86:
 757:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* remember the old next pointer */
 1025              		.loc 1 757 5 is_stmt 0 discriminator 1 view .LVU335
 1026 00e6 FFF7FEFF 		bl	printf
 1027              	.LVL87:
 1028 00ea D4E7     		b	.L64
 1029              	.LVL88:
 1030              	.L75:
 763:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 1031              		.loc 1 763 7 is_stmt 1 view .LVU336
 763:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 1032              		.loc 1 763 15 is_stmt 0 view .LVU337
 1033 00ec 2046     		mov	r0, r4
 1034 00ee FFF7FEFF 		bl	ptr_to_mem
 1035              	.LVL89:
 763:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 1036              		.loc 1 763 13 view .LVU338
 1037 00f2 1F4B     		ldr	r3, .L77+20
 1038 00f4 1860     		str	r0, [r3]
 1039 00f6 D8E7     		b	.L65
 1040              	.LVL90:
 1041              	.L63:
 763:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s 			page 37


 1042              		.loc 1 763 13 view .LVU339
 1043              	.LBE3:
 778:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 779:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     MEM_STATS_DEC_USED(used, (size - newsize));
 780:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* no need to plug holes, we've already done that */
 781:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 1044              		.loc 1 781 10 is_stmt 1 view .LVU340
 1045              		.loc 1 781 42 is_stmt 0 view .LVU341
 1046 00f8 04F11403 		add	r3, r4, #20
 1047              		.loc 1 781 13 view .LVU342
 1048 00fc 4345     		cmp	r3, r8
 1049 00fe 28D8     		bhi	.L59
 782:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* Next struct is used but there's room for another struct mem with
 783:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****      * at least MIN_SIZE_ALIGNED of data.
 784:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****      * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
 785:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****      * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
 786:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****      * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
 787:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****      *       region that couldn't hold data, but when mem->next gets freed,
 788:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****      *       the 2 regions would be combined, resulting in more free memory */
 789:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 1050              		.loc 1 789 5 is_stmt 1 view .LVU343
 1051              		.loc 1 789 49 is_stmt 0 view .LVU344
 1052 0100 3444     		add	r4, r4, r6
 1053 0102 A4B2     		uxth	r4, r4
 1054              		.loc 1 789 10 view .LVU345
 1055 0104 0834     		adds	r4, r4, #8
 1056 0106 A4B2     		uxth	r4, r4
 1057              	.LVL91:
 790:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 1058              		.loc 1 790 5 is_stmt 1 view .LVU346
 1059              		.loc 1 790 5 view .LVU347
 1060 0108 B7F5C86F 		cmp	r7, #1600
 1061 010c 18D0     		beq	.L76
 1062              	.LVL92:
 1063              	.L66:
 1064              		.loc 1 790 5 discriminator 3 view .LVU348
 1065              		.loc 1 790 5 discriminator 3 view .LVU349
 791:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem2 = ptr_to_mem(ptr2);
 1066              		.loc 1 791 5 discriminator 3 view .LVU350
 1067              		.loc 1 791 12 is_stmt 0 discriminator 3 view .LVU351
 1068 010e 2046     		mov	r0, r4
 1069 0110 FFF7FEFF 		bl	ptr_to_mem
 1070              	.LVL93:
 792:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     if (mem2 < lfree) {
 1071              		.loc 1 792 5 is_stmt 1 discriminator 3 view .LVU352
 1072              		.loc 1 792 14 is_stmt 0 discriminator 3 view .LVU353
 1073 0114 164B     		ldr	r3, .L77+20
 1074 0116 1B68     		ldr	r3, [r3]
 1075              		.loc 1 792 8 discriminator 3 view .LVU354
 1076 0118 8342     		cmp	r3, r0
 1077 011a 01D9     		bls	.L67
 793:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****       lfree = mem2;
 1078              		.loc 1 793 7 is_stmt 1 view .LVU355
 1079              		.loc 1 793 13 is_stmt 0 view .LVU356
 1080 011c 144B     		ldr	r3, .L77+20
 1081 011e 1860     		str	r0, [r3]
 1082              	.L67:
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s 			page 38


 794:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 795:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem2->used = 0;
 1083              		.loc 1 795 5 is_stmt 1 view .LVU357
 1084              		.loc 1 795 16 is_stmt 0 view .LVU358
 1085 0120 0023     		movs	r3, #0
 1086 0122 0371     		strb	r3, [r0, #4]
 796:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem2->next = mem->next;
 1087              		.loc 1 796 5 is_stmt 1 view .LVU359
 1088              		.loc 1 796 21 is_stmt 0 view .LVU360
 1089 0124 35F8083C 		ldrh	r3, [r5, #-8]
 1090              		.loc 1 796 16 view .LVU361
 1091 0128 0380     		strh	r3, [r0]	@ movhi
 797:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem2->prev = ptr;
 1092              		.loc 1 797 5 is_stmt 1 view .LVU362
 1093              		.loc 1 797 16 is_stmt 0 view .LVU363
 1094 012a 4680     		strh	r6, [r0, #2]	@ movhi
 798:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem->next = ptr2;
 1095              		.loc 1 798 5 is_stmt 1 view .LVU364
 1096              		.loc 1 798 15 is_stmt 0 view .LVU365
 1097 012c 25F8084C 		strh	r4, [r5, #-8]	@ movhi
 799:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     if (mem2->next != MEM_SIZE_ALIGNED) {
 1098              		.loc 1 799 5 is_stmt 1 view .LVU366
 1099              		.loc 1 799 13 is_stmt 0 view .LVU367
 1100 0130 0088     		ldrh	r0, [r0]
 1101              	.LVL94:
 1102              		.loc 1 799 8 view .LVU368
 1103 0132 B0F5C86F 		cmp	r0, #1600
 1104 0136 0CD0     		beq	.L59
 800:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****       ptr_to_mem(mem2->next)->prev = ptr2;
 1105              		.loc 1 800 7 is_stmt 1 view .LVU369
 1106 0138 FFF7FEFF 		bl	ptr_to_mem
 1107              	.LVL95:
 1108              		.loc 1 800 36 is_stmt 0 view .LVU370
 1109 013c 4480     		strh	r4, [r0, #2]	@ movhi
 1110 013e 08E0     		b	.L59
 1111              	.LVL96:
 1112              	.L76:
 790:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem2 = ptr_to_mem(ptr2);
 1113              		.loc 1 790 5 is_stmt 1 discriminator 1 view .LVU371
 790:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem2 = ptr_to_mem(ptr2);
 1114              		.loc 1 790 5 discriminator 1 view .LVU372
 1115 0140 084B     		ldr	r3, .L77+8
 1116 0142 40F21632 		movw	r2, #790
 1117 0146 0C49     		ldr	r1, .L77+28
 1118 0148 0848     		ldr	r0, .L77+16
 1119              	.LVL97:
 790:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem2 = ptr_to_mem(ptr2);
 1120              		.loc 1 790 5 is_stmt 0 discriminator 1 view .LVU373
 1121 014a FFF7FEFF 		bl	printf
 1122              	.LVL98:
 1123 014e DEE7     		b	.L66
 1124              	.LVL99:
 1125              	.L70:
 718:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 1126              		.loc 1 718 12 view .LVU374
 1127 0150 0025     		movs	r5, #0
 1128              	.LVL100:
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s 			page 39


 1129              	.L59:
 801:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 802:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     MEM_STATS_DEC_USED(used, (size - newsize));
 803:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* the original mem->next is used, so no need to plug holes! */
 804:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 805:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* else {
 806:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     next struct mem is used but size between mem and mem2 is not big enough
 807:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     to create another struct mem
 808:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     -> don't do anyhting.
 809:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     -> the remaining space stays unused since it is too small
 810:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   } */
 811:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEM_OVERFLOW_CHECK
 812:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem_overflow_init_element(mem, new_size);
 813:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif
 814:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   MEM_SANITY();
 815:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
 816:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem_free_count = 1;
 817:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
 818:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_MEM_FREE_UNPROTECT();
 819:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   return rmem;
 820:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** }
 1130              		.loc 1 820 1 view .LVU375
 1131 0152 2846     		mov	r0, r5
 1132 0154 BDE8F883 		pop	{r3, r4, r5, r6, r7, r8, r9, pc}
 1133              	.LVL101:
 1134              	.L71:
 743:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 1135              		.loc 1 743 12 view .LVU376
 1136 0158 0025     		movs	r5, #0
 1137              	.LVL102:
 743:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 1138              		.loc 1 743 12 view .LVU377
 1139 015a FAE7     		b	.L59
 1140              	.L78:
 1141              		.align	2
 1142              	.L77:
 1143 015c 00000000 		.word	.LANCHOR0
 1144 0160 00000000 		.word	.LANCHOR1
 1145 0164 00000000 		.word	.LC0
 1146 0168 00000000 		.word	.LC10
 1147 016c 80000000 		.word	.LC2
 1148 0170 00000000 		.word	.LANCHOR2
 1149 0174 18000000 		.word	.LC11
 1150 0178 38000000 		.word	.LC12
 1151              		.cfi_endproc
 1152              	.LFE161:
 1154              		.section	.rodata.mem_malloc.str1.4,"aMS",%progbits,1
 1155              		.align	2
 1156              	.LC13:
 1157 0000 6D656D5F 		.ascii	"mem_malloc: !lfree->used\000"
 1157      6D616C6C 
 1157      6F633A20 
 1157      216C6672 
 1157      65652D3E 
 1158 0019 000000   		.align	2
 1159              	.LC14:
 1160 001c 6D656D5F 		.ascii	"mem_malloc: allocated memory not above ram_end.\000"
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s 			page 40


 1160      6D616C6C 
 1160      6F633A20 
 1160      616C6C6F 
 1160      63617465 
 1161              		.align	2
 1162              	.LC15:
 1163 004c 6D656D5F 		.ascii	"mem_malloc: allocated memory properly aligned.\000"
 1163      6D616C6C 
 1163      6F633A20 
 1163      616C6C6F 
 1163      63617465 
 1164 007b 00       		.align	2
 1165              	.LC16:
 1166 007c 6D656D5F 		.ascii	"mem_malloc: sanity check alignment\000"
 1166      6D616C6C 
 1166      6F633A20 
 1166      73616E69 
 1166      74792063 
 1167              		.section	.text.mem_malloc,"ax",%progbits
 1168              		.align	1
 1169              		.global	mem_malloc
 1170              		.syntax unified
 1171              		.thumb
 1172              		.thumb_func
 1173              		.fpu fpv4-sp-d16
 1175              	mem_malloc:
 1176              	.LVL103:
 1177              	.LFB162:
 821:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 822:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** /**
 823:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * Allocate a block of memory with a minimum of 'size' bytes.
 824:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
 825:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @param size_in is the minimum size of the requested block in bytes.
 826:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @return pointer to allocated memory or NULL if no free memory was found.
 827:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
 828:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 829:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  */
 830:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** void *
 831:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** mem_malloc(mem_size_t size_in)
 832:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** {
 1178              		.loc 1 832 1 is_stmt 1 view -0
 1179              		.cfi_startproc
 1180              		@ args = 0, pretend = 0, frame = 0
 1181              		@ frame_needed = 0, uses_anonymous_args = 0
 833:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem_size_t ptr, ptr2, size;
 1182              		.loc 1 833 3 view .LVU379
 834:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   struct mem *mem, *mem2;
 1183              		.loc 1 834 3 view .LVU380
 835:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
 836:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   u8_t local_mem_free_count = 0;
 837:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
 838:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_MEM_ALLOC_DECL_PROTECT();
 1184              		.loc 1 838 32 view .LVU381
 839:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 840:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (size_in == 0) {
 1185              		.loc 1 840 3 view .LVU382
 1186              		.loc 1 840 6 is_stmt 0 view .LVU383
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s 			page 41


 1187 0000 0028     		cmp	r0, #0
 1188 0002 00F09A80 		beq	.L95
 832:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem_size_t ptr, ptr2, size;
 1189              		.loc 1 832 1 view .LVU384
 1190 0006 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 1191              	.LCFI6:
 1192              		.cfi_def_cfa_offset 24
 1193              		.cfi_offset 4, -24
 1194              		.cfi_offset 5, -20
 1195              		.cfi_offset 6, -16
 1196              		.cfi_offset 7, -12
 1197              		.cfi_offset 8, -8
 1198              		.cfi_offset 14, -4
 1199 000a 0346     		mov	r3, r0
 841:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     return NULL;
 842:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 843:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 844:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* Expand the size of the allocated memory region so that we can
 845:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****      adjust for alignment. */
 846:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 1200              		.loc 1 846 3 is_stmt 1 view .LVU385
 1201              		.loc 1 846 22 is_stmt 0 view .LVU386
 1202 000c C61C     		adds	r6, r0, #3
 1203 000e B6B2     		uxth	r6, r6
 1204              		.loc 1 846 8 view .LVU387
 1205 0010 26F00306 		bic	r6, r6, #3
 1206 0014 B6B2     		uxth	r6, r6
 1207              	.LVL104:
 847:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (size < MIN_SIZE_ALIGNED) {
 1208              		.loc 1 847 3 is_stmt 1 view .LVU388
 1209              		.loc 1 847 6 is_stmt 0 view .LVU389
 1210 0016 0B2E     		cmp	r6, #11
 1211 0018 04D9     		bls	.L96
 848:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* every data block must be at least MIN_SIZE_ALIGNED long */
 849:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     size = MIN_SIZE_ALIGNED;
 850:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 851:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEM_OVERFLOW_CHECK
 852:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
 853:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif
 854:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 1212              		.loc 1 854 3 is_stmt 1 view .LVU390
 1213              		.loc 1 854 6 is_stmt 0 view .LVU391
 1214 001a B6F5C86F 		cmp	r6, #1600
 1215 001e 02D9     		bls	.L81
 855:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     return NULL;
 1216              		.loc 1 855 12 view .LVU392
 1217 0020 0020     		movs	r0, #0
 1218              	.LVL105:
 1219              		.loc 1 855 12 view .LVU393
 1220 0022 88E0     		b	.L79
 1221              	.LVL106:
 1222              	.L96:
 849:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 1223              		.loc 1 849 10 view .LVU394
 1224 0024 0C26     		movs	r6, #12
 1225              	.LVL107:
 1226              	.L81:
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s 			page 42


 854:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     return NULL;
 1227              		.loc 1 854 33 discriminator 1 view .LVU395
 1228 0026 9E42     		cmp	r6, r3
 1229 0028 C0F08980 		bcc	.L98
 856:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 857:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 858:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* protect the heap from concurrent access */
 859:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   sys_mutex_lock(&mem_mutex);
 1230              		.loc 1 859 29 is_stmt 1 view .LVU396
 860:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_MEM_ALLOC_PROTECT();
 1231              		.loc 1 860 27 view .LVU397
 861:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
 862:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* run as long as a mem_free disturbed mem_malloc or mem_trim */
 863:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   do {
 864:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     local_mem_free_count = 0;
 865:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
 866:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 867:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* Scan through the heap searching for a free block that is big enough,
 868:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****      * beginning with the lowest free block.
 869:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****      */
 870:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 1232              		.loc 1 870 5 view .LVU398
 1233              		.loc 1 870 16 is_stmt 0 view .LVU399
 1234 002c 454B     		ldr	r3, .L108
 1235 002e 1868     		ldr	r0, [r3]
 1236              	.LVL108:
 1237              		.loc 1 870 16 view .LVU400
 1238 0030 FFF7FEFF 		bl	mem_to_ptr
 1239              	.LVL109:
 1240 0034 0546     		mov	r5, r0
 1241              	.LVL110:
 1242              		.loc 1 870 5 view .LVU401
 1243 0036 4CE0     		b	.L82
 1244              	.LVL111:
 1245              	.L107:
 871:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****          ptr = ptr_to_mem(ptr)->next) {
 872:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****       mem = ptr_to_mem(ptr);
 873:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
 874:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****       mem_free_count = 0;
 875:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****       LWIP_MEM_ALLOC_UNPROTECT();
 876:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****       /* allow mem_free or mem_trim to run */
 877:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****       LWIP_MEM_ALLOC_PROTECT();
 878:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****       if (mem_free_count != 0) {
 879:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****         /* If mem_free or mem_trim have run, we have to restart since they
 880:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****            could have altered our current struct mem. */
 881:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****         local_mem_free_count = 1;
 882:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****         break;
 883:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****       }
 884:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
 885:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 886:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****       if ((!mem->used) &&
 887:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****           (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 888:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****         /* mem is not used and at least perfect fit is possible:
 889:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****          * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */
 890:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 891:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****         if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED))
 892:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****           /* (in addition to the above, we test if another struct mem (SIZEOF_STRUCT_MEM) containin
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s 			page 43


 893:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****            * at least MIN_SIZE_ALIGNED of data also fits in the 'user data space' of 'mem')
 894:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****            * -> split large block, create empty remainder,
 895:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****            * remainder must be large enough to contain MIN_SIZE_ALIGNED data: if
 896:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****            * mem->next - (ptr + (2*SIZEOF_STRUCT_MEM)) == size,
 897:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****            * struct mem would fit in but no data between mem2 and mem2->next
 898:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****            * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
 899:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****            *       region that couldn't hold data, but when mem->next gets freed,
 900:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****            *       the 2 regions would be combined, resulting in more free memory
 901:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****            */
 902:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****           ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 903:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****           LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 1246              		.loc 1 903 11 is_stmt 1 discriminator 1 view .LVU402
 1247              		.loc 1 903 11 discriminator 1 view .LVU403
 1248 0038 434B     		ldr	r3, .L108+4
 1249 003a 40F28732 		movw	r2, #903
 1250 003e 4349     		ldr	r1, .L108+8
 1251 0040 4348     		ldr	r0, .L108+12
 1252              	.LVL112:
 1253              		.loc 1 903 11 is_stmt 0 discriminator 1 view .LVU404
 1254 0042 FFF7FEFF 		bl	printf
 1255              	.LVL113:
 1256 0046 62E0     		b	.L85
 1257              	.LVL114:
 1258              	.L84:
 904:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****           /* create mem2 struct */
 905:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****           mem2 = ptr_to_mem(ptr2);
 906:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****           mem2->used = 0;
 907:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****           mem2->next = mem->next;
 908:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****           mem2->prev = ptr;
 909:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****           /* and insert it between mem and mem->next */
 910:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****           mem->next = ptr2;
 911:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****           mem->used = 1;
 912:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 913:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****           if (mem2->next != MEM_SIZE_ALIGNED) {
 914:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****             ptr_to_mem(mem2->next)->prev = ptr2;
 915:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****           }
 916:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****           MEM_STATS_INC_USED(used, (size + SIZEOF_STRUCT_MEM));
 917:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****         } else {
 918:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****           /* (a mem2 struct does no fit into the user data space of mem and mem->next will always
 919:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****            * be used at this point: if not we have 2 unused structs in a row, plug_holes should hav
 920:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****            * take care of this).
 921:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****            * -> near fit or exact fit: do not split, no mem2 creation
 922:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****            * also can't move mem->next directly behind mem, since mem->next
 923:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****            * will always be used at this point!
 924:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****            */
 925:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****           mem->used = 1;
 1259              		.loc 1 925 11 is_stmt 1 view .LVU405
 1260              		.loc 1 925 21 is_stmt 0 view .LVU406
 1261 0048 0123     		movs	r3, #1
 1262 004a 0371     		strb	r3, [r0, #4]
 1263              	.LVL115:
 1264              	.L86:
 926:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****           MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
 1265              		.loc 1 926 64 is_stmt 1 view .LVU407
 927:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****         }
 928:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
 929:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** mem_malloc_adjust_lfree:
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s 			page 44


 930:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
 931:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****         if (mem == lfree) {
 1266              		.loc 1 931 9 view .LVU408
 1267              		.loc 1 931 17 is_stmt 0 view .LVU409
 1268 004c 3D4B     		ldr	r3, .L108
 1269 004e 1868     		ldr	r0, [r3]
 1270              		.loc 1 931 12 view .LVU410
 1271 0050 A042     		cmp	r0, r4
 1272 0052 0FD0     		beq	.L87
 1273              	.L88:
 1274              	.LBB4:
 932:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****           struct mem *cur = lfree;
 933:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****           /* Find next free block after mem and update lowest free pointer */
 934:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****           while (cur->used && cur != ram_end) {
 935:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
 936:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****             mem_free_count = 0;
 937:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****             LWIP_MEM_ALLOC_UNPROTECT();
 938:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****             /* prevent high interrupt latency... */
 939:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****             LWIP_MEM_ALLOC_PROTECT();
 940:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****             if (mem_free_count != 0) {
 941:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****               /* If mem_free or mem_trim have run, we have to restart since they
 942:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****                  could have altered our current struct mem or lfree. */
 943:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****               goto mem_malloc_adjust_lfree;
 944:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****             }
 945:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
 946:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****             cur = ptr_to_mem(cur->next);
 947:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****           }
 948:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****           lfree = cur;
 949:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****           LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 1275              		.loc 1 949 11 is_stmt 1 discriminator 5 view .LVU411
 1276              		.loc 1 949 11 discriminator 5 view .LVU412
 1277              	.LBE4:
 950:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****         }
 951:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****         LWIP_MEM_ALLOC_UNPROTECT();
 1278              		.loc 1 951 35 discriminator 5 view .LVU413
 952:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****         sys_mutex_unlock(&mem_mutex);
 1279              		.loc 1 952 37 discriminator 5 view .LVU414
 953:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****         LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 1280              		.loc 1 953 9 discriminator 5 view .LVU415
 1281              		.loc 1 953 9 discriminator 5 view .LVU416
 1282 0054 2744     		add	r7, r7, r4
 1283 0056 0837     		adds	r7, r7, #8
 1284 0058 3E4B     		ldr	r3, .L108+16
 1285 005a 1B68     		ldr	r3, [r3]
 1286 005c 9F42     		cmp	r7, r3
 1287 005e 1FD8     		bhi	.L103
 1288              	.L91:
 1289              		.loc 1 953 9 discriminator 3 view .LVU417
 1290              		.loc 1 953 9 discriminator 3 view .LVU418
 954:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****                     (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
 955:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****         LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 1291              		.loc 1 955 9 discriminator 3 view .LVU419
 1292              		.loc 1 955 9 discriminator 3 view .LVU420
 1293 0060 14F00305 		ands	r5, r4, #3
 1294              	.LVL116:
 1295              		.loc 1 955 9 is_stmt 0 discriminator 3 view .LVU421
 1296 0064 24D1     		bne	.L104
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s 			page 45


 1297              	.L92:
 1298              		.loc 1 955 9 is_stmt 1 discriminator 3 view .LVU422
 1299              		.loc 1 955 9 discriminator 3 view .LVU423
 956:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****                     ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
 957:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****         LWIP_ASSERT("mem_malloc: sanity check alignment",
 1300              		.loc 1 957 9 discriminator 3 view .LVU424
 1301              		.loc 1 957 9 discriminator 3 view .LVU425
 1302 0066 5DBB     		cbnz	r5, .L105
 1303              	.L93:
 1304              		.loc 1 957 9 discriminator 3 view .LVU426
 1305              		.loc 1 957 9 discriminator 3 view .LVU427
 958:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****                     (((mem_ptr_t)mem) & (MEM_ALIGNMENT - 1)) == 0);
 959:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 960:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEM_OVERFLOW_CHECK
 961:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****         mem_overflow_init_element(mem, size_in);
 962:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif
 963:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****         MEM_SANITY();
 1306              		.loc 1 963 21 discriminator 3 view .LVU428
 964:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****         return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 1307              		.loc 1 964 9 discriminator 3 view .LVU429
 1308              		.loc 1 964 48 is_stmt 0 discriminator 3 view .LVU430
 1309 0068 04F10800 		add	r0, r4, #8
 1310 006c 63E0     		b	.L79
 1311              	.LVL117:
 1312              	.L90:
 1313              	.LBB5:
 946:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****           }
 1314              		.loc 1 946 13 is_stmt 1 view .LVU431
 946:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****           }
 1315              		.loc 1 946 19 is_stmt 0 view .LVU432
 1316 006e 0088     		ldrh	r0, [r0]
 1317              	.LVL118:
 946:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****           }
 1318              		.loc 1 946 19 view .LVU433
 1319 0070 FFF7FEFF 		bl	ptr_to_mem
 1320              	.LVL119:
 1321              	.L87:
 934:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
 1322              		.loc 1 934 17 is_stmt 1 view .LVU434
 934:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
 1323              		.loc 1 934 21 is_stmt 0 view .LVU435
 1324 0074 0379     		ldrb	r3, [r0, #4]	@ zero_extendqisi2
 934:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
 1325              		.loc 1 934 17 view .LVU436
 1326 0076 1BB1     		cbz	r3, .L89
 934:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
 1327              		.loc 1 934 35 discriminator 1 view .LVU437
 1328 0078 364A     		ldr	r2, .L108+16
 1329 007a 1268     		ldr	r2, [r2]
 934:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
 1330              		.loc 1 934 28 discriminator 1 view .LVU438
 1331 007c 8242     		cmp	r2, r0
 1332 007e F6D1     		bne	.L90
 1333              	.L89:
 948:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****           LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 1334              		.loc 1 948 11 is_stmt 1 view .LVU439
 948:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****           LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s 			page 46


 1335              		.loc 1 948 17 is_stmt 0 view .LVU440
 1336 0080 304A     		ldr	r2, .L108
 1337 0082 1060     		str	r0, [r2]
 949:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****         }
 1338              		.loc 1 949 11 is_stmt 1 view .LVU441
 949:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****         }
 1339              		.loc 1 949 11 view .LVU442
 1340 0084 334A     		ldr	r2, .L108+16
 1341 0086 1268     		ldr	r2, [r2]
 1342 0088 8242     		cmp	r2, r0
 1343 008a E3D0     		beq	.L88
 949:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****         }
 1344              		.loc 1 949 11 is_stmt 0 discriminator 1 view .LVU443
 1345 008c 002B     		cmp	r3, #0
 1346 008e E1D0     		beq	.L88
 949:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****         }
 1347              		.loc 1 949 11 is_stmt 1 discriminator 3 view .LVU444
 949:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****         }
 1348              		.loc 1 949 11 discriminator 3 view .LVU445
 1349 0090 2D4B     		ldr	r3, .L108+4
 1350 0092 40F2B532 		movw	r2, #949
 1351 0096 3049     		ldr	r1, .L108+20
 1352 0098 2D48     		ldr	r0, .L108+12
 1353              	.LVL120:
 949:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****         }
 1354              		.loc 1 949 11 is_stmt 0 discriminator 3 view .LVU446
 1355 009a FFF7FEFF 		bl	printf
 1356              	.LVL121:
 949:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****         }
 1357              		.loc 1 949 11 discriminator 3 view .LVU447
 1358 009e D9E7     		b	.L88
 1359              	.L103:
 949:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****         }
 1360              		.loc 1 949 11 discriminator 3 view .LVU448
 1361              	.LBE5:
 953:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****                     (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
 1362              		.loc 1 953 9 is_stmt 1 discriminator 1 view .LVU449
 953:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****                     (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
 1363              		.loc 1 953 9 discriminator 1 view .LVU450
 1364 00a0 294B     		ldr	r3, .L108+4
 1365 00a2 40F2B932 		movw	r2, #953
 1366 00a6 2D49     		ldr	r1, .L108+24
 1367 00a8 2948     		ldr	r0, .L108+12
 1368 00aa FFF7FEFF 		bl	printf
 1369              	.LVL122:
 1370 00ae D7E7     		b	.L91
 1371              	.LVL123:
 1372              	.L104:
 955:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****                     ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
 1373              		.loc 1 955 9 discriminator 1 view .LVU451
 955:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****                     ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
 1374              		.loc 1 955 9 discriminator 1 view .LVU452
 1375 00b0 254B     		ldr	r3, .L108+4
 1376 00b2 40F2BB32 		movw	r2, #955
 1377 00b6 2A49     		ldr	r1, .L108+28
 1378 00b8 2548     		ldr	r0, .L108+12
 1379 00ba FFF7FEFF 		bl	printf
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s 			page 47


 1380              	.LVL124:
 1381 00be D2E7     		b	.L92
 1382              	.L105:
 957:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****                     (((mem_ptr_t)mem) & (MEM_ALIGNMENT - 1)) == 0);
 1383              		.loc 1 957 9 discriminator 1 view .LVU453
 957:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****                     (((mem_ptr_t)mem) & (MEM_ALIGNMENT - 1)) == 0);
 1384              		.loc 1 957 9 discriminator 1 view .LVU454
 1385 00c0 214B     		ldr	r3, .L108+4
 1386 00c2 40F2BD32 		movw	r2, #957
 1387 00c6 2749     		ldr	r1, .L108+32
 1388 00c8 2148     		ldr	r0, .L108+12
 1389 00ca FFF7FEFF 		bl	printf
 1390              	.LVL125:
 1391 00ce CBE7     		b	.L93
 1392              	.LVL126:
 1393              	.L83:
 871:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****       mem = ptr_to_mem(ptr);
 1394              		.loc 1 871 10 view .LVU455
 871:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****       mem = ptr_to_mem(ptr);
 1395              		.loc 1 871 14 is_stmt 0 view .LVU456
 1396 00d0 2588     		ldrh	r5, [r4]
 1397              	.LVL127:
 1398              	.L82:
 870:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****          ptr = ptr_to_mem(ptr)->next) {
 1399              		.loc 1 870 35 is_stmt 1 discriminator 1 view .LVU457
 870:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****          ptr = ptr_to_mem(ptr)->next) {
 1400              		.loc 1 870 39 is_stmt 0 discriminator 1 view .LVU458
 1401 00d2 A846     		mov	r8, r5
 870:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****          ptr = ptr_to_mem(ptr)->next) {
 1402              		.loc 1 870 58 discriminator 1 view .LVU459
 1403 00d4 3746     		mov	r7, r6
 1404 00d6 C6F5C863 		rsb	r3, r6, #1600
 870:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****          ptr = ptr_to_mem(ptr)->next) {
 1405              		.loc 1 870 5 discriminator 1 view .LVU460
 1406 00da 9D42     		cmp	r5, r3
 1407 00dc 2AD2     		bcs	.L106
 872:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
 1408              		.loc 1 872 7 is_stmt 1 view .LVU461
 872:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
 1409              		.loc 1 872 13 is_stmt 0 view .LVU462
 1410 00de 2846     		mov	r0, r5
 1411 00e0 FFF7FEFF 		bl	ptr_to_mem
 1412              	.LVL128:
 1413 00e4 0446     		mov	r4, r0
 1414              	.LVL129:
 886:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****           (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 1415              		.loc 1 886 7 is_stmt 1 view .LVU463
 886:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****           (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 1416              		.loc 1 886 16 is_stmt 0 view .LVU464
 1417 00e6 0379     		ldrb	r3, [r0, #4]	@ zero_extendqisi2
 886:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****           (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 1418              		.loc 1 886 10 view .LVU465
 1419 00e8 002B     		cmp	r3, #0
 1420 00ea F1D1     		bne	.L83
 887:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****         /* mem is not used and at least perfect fit is possible:
 1421              		.loc 1 887 15 discriminator 1 view .LVU466
 1422 00ec 0388     		ldrh	r3, [r0]
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s 			page 48


 887:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****         /* mem is not used and at least perfect fit is possible:
 1423              		.loc 1 887 22 discriminator 1 view .LVU467
 1424 00ee A3EB0803 		sub	r3, r3, r8
 1425 00f2 083B     		subs	r3, r3, #8
 886:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****           (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 1426              		.loc 1 886 24 discriminator 1 view .LVU468
 1427 00f4 BB42     		cmp	r3, r7
 1428 00f6 EBD3     		bcc	.L83
 891:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****           /* (in addition to the above, we test if another struct mem (SIZEOF_STRUCT_MEM) containin
 1429              		.loc 1 891 9 is_stmt 1 view .LVU469
 891:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****           /* (in addition to the above, we test if another struct mem (SIZEOF_STRUCT_MEM) containin
 1430              		.loc 1 891 80 is_stmt 0 view .LVU470
 1431 00f8 07F11402 		add	r2, r7, #20
 891:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****           /* (in addition to the above, we test if another struct mem (SIZEOF_STRUCT_MEM) containin
 1432              		.loc 1 891 12 view .LVU471
 1433 00fc 9342     		cmp	r3, r2
 1434 00fe A3D3     		bcc	.L84
 902:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****           LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 1435              		.loc 1 902 11 is_stmt 1 view .LVU472
 902:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****           LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 1436              		.loc 1 902 55 is_stmt 0 view .LVU473
 1437 0100 2E44     		add	r6, r6, r5
 1438 0102 B6B2     		uxth	r6, r6
 902:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****           LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 1439              		.loc 1 902 16 view .LVU474
 1440 0104 0836     		adds	r6, r6, #8
 1441 0106 B6B2     		uxth	r6, r6
 1442              	.LVL130:
 903:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****           /* create mem2 struct */
 1443              		.loc 1 903 11 is_stmt 1 view .LVU475
 903:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****           /* create mem2 struct */
 1444              		.loc 1 903 11 view .LVU476
 1445 0108 B6F5C86F 		cmp	r6, #1600
 1446 010c 94D0     		beq	.L107
 1447              	.LVL131:
 1448              	.L85:
 903:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****           /* create mem2 struct */
 1449              		.loc 1 903 11 discriminator 3 view .LVU477
 903:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****           /* create mem2 struct */
 1450              		.loc 1 903 11 discriminator 3 view .LVU478
 905:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****           mem2->used = 0;
 1451              		.loc 1 905 11 discriminator 3 view .LVU479
 905:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****           mem2->used = 0;
 1452              		.loc 1 905 18 is_stmt 0 discriminator 3 view .LVU480
 1453 010e 3046     		mov	r0, r6
 1454 0110 FFF7FEFF 		bl	ptr_to_mem
 1455              	.LVL132:
 906:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****           mem2->next = mem->next;
 1456              		.loc 1 906 11 is_stmt 1 discriminator 3 view .LVU481
 906:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****           mem2->next = mem->next;
 1457              		.loc 1 906 22 is_stmt 0 discriminator 3 view .LVU482
 1458 0114 0023     		movs	r3, #0
 1459 0116 0371     		strb	r3, [r0, #4]
 907:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****           mem2->prev = ptr;
 1460              		.loc 1 907 11 is_stmt 1 discriminator 3 view .LVU483
 907:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****           mem2->prev = ptr;
 1461              		.loc 1 907 27 is_stmt 0 discriminator 3 view .LVU484
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s 			page 49


 1462 0118 2388     		ldrh	r3, [r4]
 907:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****           mem2->prev = ptr;
 1463              		.loc 1 907 22 discriminator 3 view .LVU485
 1464 011a 0380     		strh	r3, [r0]	@ movhi
 908:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****           /* and insert it between mem and mem->next */
 1465              		.loc 1 908 11 is_stmt 1 discriminator 3 view .LVU486
 908:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****           /* and insert it between mem and mem->next */
 1466              		.loc 1 908 22 is_stmt 0 discriminator 3 view .LVU487
 1467 011c 4580     		strh	r5, [r0, #2]	@ movhi
 910:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****           mem->used = 1;
 1468              		.loc 1 910 11 is_stmt 1 discriminator 3 view .LVU488
 910:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****           mem->used = 1;
 1469              		.loc 1 910 21 is_stmt 0 discriminator 3 view .LVU489
 1470 011e 2680     		strh	r6, [r4]	@ movhi
 911:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 1471              		.loc 1 911 11 is_stmt 1 discriminator 3 view .LVU490
 911:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 1472              		.loc 1 911 21 is_stmt 0 discriminator 3 view .LVU491
 1473 0120 0123     		movs	r3, #1
 1474 0122 2371     		strb	r3, [r4, #4]
 913:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****             ptr_to_mem(mem2->next)->prev = ptr2;
 1475              		.loc 1 913 11 is_stmt 1 discriminator 3 view .LVU492
 913:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****             ptr_to_mem(mem2->next)->prev = ptr2;
 1476              		.loc 1 913 19 is_stmt 0 discriminator 3 view .LVU493
 1477 0124 0088     		ldrh	r0, [r0]
 1478              	.LVL133:
 913:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****             ptr_to_mem(mem2->next)->prev = ptr2;
 1479              		.loc 1 913 14 discriminator 3 view .LVU494
 1480 0126 B0F5C86F 		cmp	r0, #1600
 1481 012a 8FD0     		beq	.L86
 914:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****           }
 1482              		.loc 1 914 13 is_stmt 1 view .LVU495
 1483 012c FFF7FEFF 		bl	ptr_to_mem
 1484              	.LVL134:
 914:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****           }
 1485              		.loc 1 914 42 is_stmt 0 view .LVU496
 1486 0130 4680     		strh	r6, [r0, #2]	@ movhi
 1487 0132 8BE7     		b	.L86
 1488              	.LVL135:
 1489              	.L106:
 965:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****       }
 966:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 967:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
 968:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* if we got interrupted by a mem_free, try again */
 969:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   } while (local_mem_free_count != 0);
 970:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
 971:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   MEM_STATS_INC(err);
 972:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_MEM_ALLOC_UNPROTECT();
 973:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   sys_mutex_unlock(&mem_mutex);
 974:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n
 975:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   return NULL;
 1490              		.loc 1 975 10 view .LVU497
 1491 0134 0020     		movs	r0, #0
 1492              	.LVL136:
 1493              	.L79:
 976:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** }
 1494              		.loc 1 976 1 view .LVU498
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s 			page 50


 1495 0136 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 1496              	.LVL137:
 1497              	.L95:
 1498              	.LCFI7:
 1499              		.cfi_def_cfa_offset 0
 1500              		.cfi_restore 4
 1501              		.cfi_restore 5
 1502              		.cfi_restore 6
 1503              		.cfi_restore 7
 1504              		.cfi_restore 8
 1505              		.cfi_restore 14
 841:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 1506              		.loc 1 841 12 view .LVU499
 1507 013a 0020     		movs	r0, #0
 1508              	.LVL138:
 1509              		.loc 1 976 1 view .LVU500
 1510 013c 7047     		bx	lr
 1511              	.LVL139:
 1512              	.L98:
 1513              	.LCFI8:
 1514              		.cfi_def_cfa_offset 24
 1515              		.cfi_offset 4, -24
 1516              		.cfi_offset 5, -20
 1517              		.cfi_offset 6, -16
 1518              		.cfi_offset 7, -12
 1519              		.cfi_offset 8, -8
 1520              		.cfi_offset 14, -4
 855:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 1521              		.loc 1 855 12 view .LVU501
 1522 013e 0020     		movs	r0, #0
 1523              	.LVL140:
 855:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 1524              		.loc 1 855 12 view .LVU502
 1525 0140 F9E7     		b	.L79
 1526              	.L109:
 1527 0142 00BF     		.align	2
 1528              	.L108:
 1529 0144 00000000 		.word	.LANCHOR2
 1530 0148 00000000 		.word	.LC0
 1531 014c 38000000 		.word	.LC12
 1532 0150 80000000 		.word	.LC2
 1533 0154 00000000 		.word	.LANCHOR1
 1534 0158 00000000 		.word	.LC13
 1535 015c 1C000000 		.word	.LC14
 1536 0160 4C000000 		.word	.LC15
 1537 0164 7C000000 		.word	.LC16
 1538              		.cfi_endproc
 1539              	.LFE162:
 1541              		.section	.text.mem_calloc,"ax",%progbits
 1542              		.align	1
 1543              		.global	mem_calloc
 1544              		.syntax unified
 1545              		.thumb
 1546              		.thumb_func
 1547              		.fpu fpv4-sp-d16
 1549              	mem_calloc:
 1550              	.LVL141:
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s 			page 51


 1551              	.LFB163:
 977:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 978:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* MEM_USE_POOLS */
 979:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 980:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEM_LIBC_MALLOC && (!LWIP_STATS || !MEM_STATS)
 981:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** void *
 982:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** mem_calloc(mem_size_t count, mem_size_t size)
 983:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** {
 984:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   return mem_clib_calloc(count, size);
 985:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** }
 986:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 987:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** #else /* MEM_LIBC_MALLOC && (!LWIP_STATS || !MEM_STATS) */
 988:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** /**
 989:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * Contiguously allocates enough space for count objects that are size bytes
 990:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * of memory each and returns a pointer to the allocated memory.
 991:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
 992:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * The allocated memory is filled with bytes of value zero.
 993:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
 994:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @param count number of objects to allocate
 995:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @param size size of the objects to allocate
 996:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @return pointer to allocated memory / NULL pointer if there is an error
 997:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****  */
 998:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** void *
 999:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** mem_calloc(mem_size_t count, mem_size_t size)
1000:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** {
 1552              		.loc 1 1000 1 is_stmt 1 view -0
 1553              		.cfi_startproc
 1554              		@ args = 0, pretend = 0, frame = 0
 1555              		@ frame_needed = 0, uses_anonymous_args = 0
 1556              		.loc 1 1000 1 is_stmt 0 view .LVU504
 1557 0000 38B5     		push	{r3, r4, r5, lr}
 1558              	.LCFI9:
 1559              		.cfi_def_cfa_offset 16
 1560              		.cfi_offset 3, -16
 1561              		.cfi_offset 4, -12
 1562              		.cfi_offset 5, -8
 1563              		.cfi_offset 14, -4
1001:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   void *p;
 1564              		.loc 1 1001 3 is_stmt 1 view .LVU505
1002:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   size_t alloc_size = (size_t)count * (size_t)size;
 1565              		.loc 1 1002 3 view .LVU506
 1566              		.loc 1 1002 10 is_stmt 0 view .LVU507
 1567 0002 01FB00F4 		mul	r4, r1, r0
 1568              	.LVL142:
1003:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
1004:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   if ((size_t)(mem_size_t)alloc_size != alloc_size) {
 1569              		.loc 1 1004 3 is_stmt 1 view .LVU508
 1570              		.loc 1 1004 15 is_stmt 0 view .LVU509
 1571 0006 A0B2     		uxth	r0, r4
 1572              	.LVL143:
 1573              		.loc 1 1004 6 view .LVU510
 1574 0008 8442     		cmp	r4, r0
 1575 000a 08D1     		bne	.L112
1005:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_calloc: could not allocate %"SZT_F" bytes
1006:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     return NULL;
1007:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
1008:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** 
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s 			page 52


1009:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* allocate 'count' objects of size 'size' */
1010:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   p = mem_malloc((mem_size_t)alloc_size);
 1576              		.loc 1 1010 3 is_stmt 1 view .LVU511
 1577              		.loc 1 1010 7 is_stmt 0 view .LVU512
 1578 000c FFF7FEFF 		bl	mem_malloc
 1579              	.LVL144:
1011:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (p) {
 1580              		.loc 1 1011 3 is_stmt 1 view .LVU513
 1581              		.loc 1 1011 6 is_stmt 0 view .LVU514
 1582 0010 0546     		mov	r5, r0
 1583 0012 28B1     		cbz	r0, .L110
1012:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* zero the memory */
1013:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****     memset(p, 0, alloc_size);
 1584              		.loc 1 1013 5 is_stmt 1 view .LVU515
 1585 0014 2246     		mov	r2, r4
 1586 0016 0021     		movs	r1, #0
 1587 0018 FFF7FEFF 		bl	memset
 1588              	.LVL145:
 1589              		.loc 1 1013 5 is_stmt 0 view .LVU516
 1590 001c 00E0     		b	.L110
 1591              	.LVL146:
 1592              	.L112:
1006:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 1593              		.loc 1 1006 12 view .LVU517
 1594 001e 0025     		movs	r5, #0
 1595              	.LVL147:
 1596              	.L110:
1014:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
1015:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c ****   return p;
1016:/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/src/core/mem.c **** }
 1597              		.loc 1 1016 1 view .LVU518
 1598 0020 2846     		mov	r0, r5
 1599 0022 38BD     		pop	{r3, r4, r5, pc}
 1600              		.loc 1 1016 1 view .LVU519
 1601              		.cfi_endproc
 1602              	.LFE163:
 1604              		.global	ram_heap
 1605              		.section	.bss.lfree,"aw",%nobits
 1606              		.align	2
 1607              		.set	.LANCHOR2,. + 0
 1610              	lfree:
 1611 0000 00000000 		.space	4
 1612              		.section	.bss.ram,"aw",%nobits
 1613              		.align	2
 1614              		.set	.LANCHOR0,. + 0
 1617              	ram:
 1618 0000 00000000 		.space	4
 1619              		.section	.bss.ram_end,"aw",%nobits
 1620              		.align	2
 1621              		.set	.LANCHOR1,. + 0
 1624              	ram_end:
 1625 0000 00000000 		.space	4
 1626              		.section	.bss.ram_heap,"aw",%nobits
 1627              		.align	2
 1628              		.set	.LANCHOR3,. + 0
 1631              	ram_heap:
 1632 0000 00000000 		.space	1619
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s 			page 53


 1632      00000000 
 1632      00000000 
 1632      00000000 
 1632      00000000 
 1633              		.text
 1634              	.Letext0:
 1635              		.file 2 "/Users/nhantt/tools/stm32/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/machin
 1636              		.file 3 "/Users/nhantt/tools/stm32/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/sys/_s
 1637              		.file 4 "/Users/nhantt/tools/stm32/gcc-arm-none-eabi-10-2020-q4-major/lib/gcc/arm-none-eabi/10.2.1
 1638              		.file 5 "/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/s
 1639              		.file 6 "/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/s
 1640              		.file 7 "/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/s
 1641              		.file 8 "/Users/nhantt/STM32Cube/Repository/STM32Cube_FW_F4_V1.26.0/Middlewares/Third_Party/LwIP/s
 1642              		.file 9 "<built-in>"
 1643              		.file 10 "/Users/nhantt/tools/stm32/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/stdio
ARM GAS  /var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s 			page 54


DEFINED SYMBOLS
                            *ABS*:0000000000000000 mem.c
/var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s:18     .text.ptr_to_mem:0000000000000000 $t
/var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s:25     .text.ptr_to_mem:0000000000000000 ptr_to_mem
/var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s:46     .text.ptr_to_mem:0000000000000008 $d
/var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s:51     .text.mem_to_ptr:0000000000000000 $t
/var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s:57     .text.mem_to_ptr:0000000000000000 mem_to_ptr
/var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s:77     .text.mem_to_ptr:000000000000000c $d
/var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s:82     .text.mem_link_valid:0000000000000000 $t
/var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s:88     .text.mem_link_valid:0000000000000000 mem_link_valid
/var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s:204    .text.mem_link_valid:0000000000000058 $d
/var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s:209    .rodata.plug_holes.str1.4:0000000000000000 $d
/var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s:230    .text.plug_holes:0000000000000000 $t
/var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s:236    .text.plug_holes:0000000000000000 plug_holes
/var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s:448    .text.plug_holes:00000000000000dc $d
/var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s:461    .text.mem_init:0000000000000000 $t
/var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s:468    .text.mem_init:0000000000000000 mem_init
/var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s:540    .text.mem_init:0000000000000030 $d
/var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s:548    .rodata.mem_free.str1.4:0000000000000000 $d
/var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s:561    .text.mem_free:0000000000000000 $t
/var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s:568    .text.mem_free:0000000000000000 mem_free
/var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s:766    .text.mem_free:0000000000000090 $d
/var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s:779    .rodata.mem_trim.str1.4:0000000000000000 $d
/var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s:789    .text.mem_trim:0000000000000000 $t
/var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s:796    .text.mem_trim:0000000000000000 mem_trim
/var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s:1143   .text.mem_trim:000000000000015c $d
/var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s:1155   .rodata.mem_malloc.str1.4:0000000000000000 $d
/var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s:1168   .text.mem_malloc:0000000000000000 $t
/var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s:1175   .text.mem_malloc:0000000000000000 mem_malloc
/var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s:1529   .text.mem_malloc:0000000000000144 $d
/var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s:1542   .text.mem_calloc:0000000000000000 $t
/var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s:1549   .text.mem_calloc:0000000000000000 mem_calloc
/var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s:1631   .bss.ram_heap:0000000000000000 ram_heap
/var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s:1606   .bss.lfree:0000000000000000 $d
/var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s:1610   .bss.lfree:0000000000000000 lfree
/var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s:1613   .bss.ram:0000000000000000 $d
/var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s:1617   .bss.ram:0000000000000000 ram
/var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s:1620   .bss.ram_end:0000000000000000 $d
/var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s:1624   .bss.ram_end:0000000000000000 ram_end
/var/folders/k2/cd9bl_j17z77g23y6ffqb_400000gn/T//ccP1HpoI.s:1627   .bss.ram_heap:0000000000000000 $d

UNDEFINED SYMBOLS
printf
memset
