The issue in your design code is that you are using blocking assignments (`=`) instead of non-blocking assignments (`<=`) for updating the shift register's bits within the always block. This mistake causes the shift register logic to operate incorrectly, because the blocking assignment will update the bits sequentially within the same clock edge, rather than all at once in parallel, as needed for a proper shift register operation.

Here's the problematic part of the code:

```verilog
        if (reset) begin
            data <= 4'b0000; // Clear the register on reset
        end else if (shift_en) begin
            data[0] = serial_in;
            data[1] = data[0];
            data[2] = data[1];
            data[3] = data[2];
        end
```

Using blocking assignments (`=`) inside the always block is causing all the operations to occur sequentially on the same clock cycle, which results in `data[0]` being wrongly propagated through `data[1]`, `data[2]`, and `data[3]` immediately. This is what leads to the incorrect result where each input shifts all the way to the end of the register, turning the entire register to `1111`.

**Fix:**
Replace the blocking assignments `=` with non-blocking assignments `<=` to appropriately simulate the parallel capturing nature of shift registers:

```verilog
        if (reset) begin
            data <= 4'b0000; // Clear the register on reset
        end else if (shift_en) begin
            data[0] <= serial_in;
            data[1] <= data[0];
            data[2] <= data[1];
            data[3] <= data[2];
        end
```

With non-blocking assignments, each register bit is updated simultaneously on the clock's rising edge. This should resolve the issue, allowing the shift register to function correctly and pass the testbench as expected.

ðŸ” Related Documents:

- source_documents\verilog_fsm.pdf: eï¬€ect on a circuit.
1. Consider the shift register from Figure 2. If you place = assignments inside of an always@(posedge
Clock) block to produce the shift register, you instead get the parallel registers shown in Figure 4
and Program 15.
You might also get one register, whose output is tied to B, C and D.
Both
possible outcomes are equivelent. These circuit make sense, but donâ€™t create shift registers! (As...

- source_documents\verilog_fsm.pdf: shift registers are common construct, we assume that you wanted to create a shift register)
Figure 4 Parallel registers
A
Clock
B
C
D
Program 15 Parallel registers, using = assignments inside of an always@(posedge Clock) block
1 always @(posedge
Clock) begin
2
B = A;
3
C = B;
4
D = C;
5 end
2. The opposite example (shown in Program 16), where we place <= assignments inside of always@(
* ) is less pronounced. In this case, just consider what type of circuit you want to create: do you...

- source_documents\Quick Start Guide to Verilog.pdf: register is disabled (EN Â¼ 0), the input clock is ignored. At all other times, the output holds its last value.
Example 7.6
RTL model of an 8-bit register in Verilog
7.2.2 Shift Registers
A shift register is a circuit which consists of multiple registers connected in series. Data is shifted
from one register to another on the rising edge of the clock. This type of circuit is often used in serial-to-...

- source_documents\verilog_2001_ref_guide.pdf: for (i=0; i<=255; i=i+1)
                @(negedge clk)
                  data_bus = RAM[i];
            end
    default:$display(â€œillegal opcode in module %mâ€);
  endcase
end...

- source_documents\verilog_fsm.pdf: Figure 2 A shift register
A
Clock
B
C
D
Program 12 A shift register, using <= assignments inside of an always@(posedge Clock) block
1 always @(posedge
Clock) begin
2
B <= A;
3
C <= B;
4
D <= C;
5 end
4.3.6
always@( * ) Blocks
always@( * ) blocks are used to describe Combinational Logic, or Logic Gates. Only = (blocking)
assignments should be used in an always@( * ) block.
Never use <= (non-blocking) assignments in...

- source_documents\Quick Start Guide to Verilog.pdf: appear in a truth table (i.e., â€œ0000,â€ â€œ0001,â€
â€œ0010,â€ . . .). Your test bench should read in a
new input pattern every 10 ns. Your test bench
should
write
the
input
pattern
and
the
corresponding output of the DUT to an external
ï¬le called â€œoutput.txt.â€
6.4.2
Design a Verilog test bench to verify the func-
tional operation of the system in Fig. 6.2. Your
test bench read in the input patterns from an
external ï¬le called â€œinput.txt.â€ This ï¬le should...
