TimeQuest Timing Analyzer report for Trax
Mon May 02 17:10:06 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Metastability Summary
 16. Slow 1200mV 0C Model Fmax Summary
 17. Slow 1200mV 0C Model Setup Summary
 18. Slow 1200mV 0C Model Hold Summary
 19. Slow 1200mV 0C Model Recovery Summary
 20. Slow 1200mV 0C Model Removal Summary
 21. Slow 1200mV 0C Model Minimum Pulse Width Summary
 22. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 0C Model Metastability Summary
 25. Fast 1200mV 0C Model Setup Summary
 26. Fast 1200mV 0C Model Hold Summary
 27. Fast 1200mV 0C Model Recovery Summary
 28. Fast 1200mV 0C Model Removal Summary
 29. Fast 1200mV 0C Model Minimum Pulse Width Summary
 30. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 32. Fast 1200mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv 0c Model)
 37. Signal Integrity Metrics (Slow 1200mv 85c Model)
 38. Signal Integrity Metrics (Fast 1200mv 0c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                               ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition ;
; Timing Analyzer       ; TimeQuest                                               ;
; Revision Name         ; Trax                                                    ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE115F29C7                                           ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.60        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  20.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; Trax.sdc      ; OK     ; Mon May 02 17:10:02 2016 ;
+---------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; clk                                                  ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                        ; { clock }                                                ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; clk    ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                        ;
+-----------+-----------------+------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                           ; Note ;
+-----------+-----------------+------------------------------------------------------+------+
; 73.32 MHz ; 73.32 MHz       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -3.639 ; -594.977      ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.385 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.712 ; 0.000         ;
; clk                                                  ; 9.891 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------+---------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+---------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -3.639 ; command_translator:command_translator_inst|y_temp[1]           ; command_translator:command_translator_inst|tile[1]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.334      ; 13.971     ;
; -3.626 ; command_translator:command_translator_inst|y_temp[1]           ; command_translator:command_translator_inst|tile[0]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.339      ; 13.963     ;
; -3.499 ; command_translator:command_translator_inst|y_temp[1]           ; command_translator:command_translator_inst|tile[2]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 13.830     ;
; -3.393 ; command_translator:command_translator_inst|y_temp[2]           ; command_translator:command_translator_inst|tile[1]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.334      ; 13.725     ;
; -3.380 ; command_translator:command_translator_inst|y_temp[2]           ; command_translator:command_translator_inst|tile[0]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.339      ; 13.717     ;
; -3.253 ; command_translator:command_translator_inst|y_temp[2]           ; command_translator:command_translator_inst|tile[2]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 13.584     ;
; -2.994 ; command_translator:command_translator_inst|y_temp[3]           ; command_translator:command_translator_inst|tile[0]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.339      ; 13.331     ;
; -2.883 ; command_translator:command_translator_inst|y_temp[3]           ; command_translator:command_translator_inst|tile[1]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.334      ; 13.215     ;
; -2.842 ; board_representor:board_representor_inst|board_y_axis[2]       ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 12.769     ;
; -2.760 ; command_translator:command_translator_inst|y_temp[3]           ; command_translator:command_translator_inst|tile[2]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 13.091     ;
; -2.735 ; board_representor:board_representor_inst|board_y_axis[3]       ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 12.673     ;
; -2.634 ; board_representor:board_representor_inst|board_y_axis[1]       ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 12.572     ;
; -2.567 ; board_representor:board_representor_inst|board[5][10][2]       ; command_translator:command_translator_inst|tile[0]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.372      ; 12.937     ;
; -2.516 ; board_representor:board_representor_inst|board[6][12][0]       ; command_translator:command_translator_inst|tile[0]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.368      ; 12.882     ;
; -2.514 ; board_representor:board_representor_inst|board_temp[4][12][2]  ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.006     ; 12.506     ;
; -2.477 ; board_representor:board_representor_inst|board_y_axis[2]       ; board_representor:board_representor_inst|rep_state.idle       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.305      ; 12.780     ;
; -2.451 ; command_translator:command_translator_inst|y_temp[0]           ; command_translator:command_translator_inst|tile[1]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.782     ;
; -2.438 ; command_translator:command_translator_inst|y_temp[0]           ; command_translator:command_translator_inst|tile[0]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.338      ; 12.774     ;
; -2.405 ; board_representor:board_representor_inst|board[6][12][0]       ; command_translator:command_translator_inst|tile[1]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.363      ; 12.766     ;
; -2.370 ; board_representor:board_representor_inst|board_y_axis[3]       ; board_representor:board_representor_inst|rep_state.idle       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.316      ; 12.684     ;
; -2.335 ; command_translator:command_translator_inst|y_temp[0]           ; command_translator:command_translator_inst|tile[2]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.332      ; 12.665     ;
; -2.302 ; command_translator:command_translator_inst|y_temp[4]           ; command_translator:command_translator_inst|tile[0]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.338      ; 12.638     ;
; -2.287 ; board_representor:board_representor_inst|board_y_axis[2]       ; board_representor:board_representor_inst|rep_state.force_play ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.305      ; 12.590     ;
; -2.282 ; board_representor:board_representor_inst|board[6][12][0]       ; command_translator:command_translator_inst|tile[2]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.362      ; 12.642     ;
; -2.269 ; board_representor:board_representor_inst|board_y_axis[1]       ; board_representor:board_representor_inst|rep_state.idle       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.316      ; 12.583     ;
; -2.248 ; board_representor:board_representor_inst|board_temp[4][4][2]   ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 12.215     ;
; -2.218 ; board_representor:board_representor_inst|board[0][10][1]       ; command_translator:command_translator_inst|tile[1]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.341      ; 12.557     ;
; -2.207 ; board_representor:board_representor_inst|board_y_axis[0]       ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 12.121     ;
; -2.205 ; board_representor:board_representor_inst|board[0][10][1]       ; command_translator:command_translator_inst|tile[0]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.346      ; 12.549     ;
; -2.186 ; board_representor:board_representor_inst|board[5][10][2]       ; command_translator:command_translator_inst|tile[1]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.367      ; 12.551     ;
; -2.149 ; board_representor:board_representor_inst|board_temp[4][12][2]  ; board_representor:board_representor_inst|rep_state.idle       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.370      ; 12.517     ;
; -2.122 ; board_representor:board_representor_inst|board_temp[11][2][2]  ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.467     ; 11.653     ;
; -2.112 ; board_representor:board_representor_inst|board_temp[10][11][0] ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 12.066     ;
; -2.079 ; board_representor:board_representor_inst|board_y_axis[1]       ; board_representor:board_representor_inst|rep_state.force_play ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.316      ; 12.393     ;
; -2.078 ; board_representor:board_representor_inst|board[0][10][1]       ; command_translator:command_translator_inst|tile[2]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.340      ; 12.416     ;
; -2.056 ; board_representor:board_representor_inst|board_temp[9][9][1]   ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.427     ; 11.627     ;
; -2.042 ; board_representor:board_representor_inst|board_temp[9][9][0]   ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.427     ; 11.613     ;
; -2.041 ; board_representor:board_representor_inst|board_temp[12][18][2] ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 11.949     ;
; -2.021 ; board_representor:board_representor_inst|board_temp[9][3][2]   ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.430     ; 11.589     ;
; -2.021 ; board_representor:board_representor_inst|board_y_axis[3]       ; board_representor:board_representor_inst|rep_state.force_play ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.316      ; 12.335     ;
; -2.013 ; command_translator:command_translator_inst|x_temp[0]           ; command_translator:command_translator_inst|tile[0]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.338      ; 12.349     ;
; -1.996 ; board_representor:board_representor_inst|board[2][9][2]        ; command_translator:command_translator_inst|tile[0]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.388      ; 12.382     ;
; -1.973 ; board_representor:board_representor_inst|board[5][10][2]       ; command_translator:command_translator_inst|tile[2]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.366      ; 12.337     ;
; -1.959 ; board_representor:board_representor_inst|board_temp[11][1][2]  ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 11.888     ;
; -1.959 ; board_representor:board_representor_inst|board_temp[4][12][2]  ; board_representor:board_representor_inst|rep_state.force_play ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.370      ; 12.327     ;
; -1.956 ; board_representor:board_representor_inst|board_temp[11][9][2]  ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 11.898     ;
; -1.942 ; board_representor:board_representor_inst|board[8][10][1]       ; command_translator:command_translator_inst|tile[1]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.351      ; 12.291     ;
; -1.929 ; board_representor:board_representor_inst|board[8][10][1]       ; command_translator:command_translator_inst|tile[0]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.356      ; 12.283     ;
; -1.922 ; board_representor:board_representor_inst|board_temp[2][8][0]   ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 11.895     ;
; -1.919 ; board_representor:board_representor_inst|board_temp[10][1][0]  ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 11.848     ;
; -1.909 ; command_translator:command_translator_inst|y_temp[4]           ; command_translator:command_translator_inst|tile[1]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 12.240     ;
; -1.883 ; board_representor:board_representor_inst|board_temp[4][4][2]   ; board_representor:board_representor_inst|rep_state.idle       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.345      ; 12.226     ;
; -1.881 ; board_representor:board_representor_inst|board_temp[8][10][0]  ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 11.815     ;
; -1.842 ; board_representor:board_representor_inst|board_y_axis[0]       ; board_representor:board_representor_inst|rep_state.idle       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.292      ; 12.132     ;
; -1.826 ; board_representor:board_representor_inst|board[8][10][1]       ; command_translator:command_translator_inst|tile[2]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 12.174     ;
; -1.818 ; board_representor:board_representor_inst|board_temp[18][2][2]  ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 11.720     ;
; -1.807 ; board_representor:board_representor_inst|board_temp[10][13][0] ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 11.747     ;
; -1.801 ; board_representor:board_representor_inst|board_temp[3][5][1]   ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 11.770     ;
; -1.795 ; board_representor:board_representor_inst|board_temp[2][14][0]  ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.022     ; 11.771     ;
; -1.792 ; board_representor:board_representor_inst|board_temp[10][8][0]  ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 11.723     ;
; -1.790 ; board_representor:board_representor_inst|board_temp[0][12][1]  ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 11.747     ;
; -1.786 ; board_representor:board_representor_inst|board_temp[9][9][2]   ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.427     ; 11.357     ;
; -1.781 ; board_representor:board_representor_inst|board_temp[5][2][1]   ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.009     ; 11.770     ;
; -1.776 ; board_representor:board_representor_inst|board_temp[12][4][2]  ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 11.706     ;
; -1.761 ; board_representor:board_representor_inst|board[14][10][1]      ; command_translator:command_translator_inst|tile[0]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.315      ; 12.074     ;
; -1.757 ; board_representor:board_representor_inst|board_temp[11][2][2]  ; board_representor:board_representor_inst|rep_state.idle       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 11.664     ;
; -1.749 ; board_representor:board_representor_inst|board_temp[2][2][0]   ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 11.712     ;
; -1.747 ; board_representor:board_representor_inst|board_temp[10][11][0] ; board_representor:board_representor_inst|rep_state.idle       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.332      ; 12.077     ;
; -1.740 ; board_representor:board_representor_inst|board_temp[2][2][1]   ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 11.703     ;
; -1.739 ; board_representor:board_representor_inst|board[5][9][0]        ; command_translator:command_translator_inst|tile[0]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.367      ; 12.104     ;
; -1.736 ; board_representor:board_representor_inst|board_temp[2][17][1]  ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 11.674     ;
; -1.734 ; board_representor:board_representor_inst|board_temp[3][11][1]  ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.006     ; 11.726     ;
; -1.724 ; board_representor:board_representor_inst|board_temp[18][10][2] ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 11.635     ;
; -1.712 ; board_representor:board_representor_inst|board_y_axis[4]       ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 11.632     ;
; -1.709 ; board_representor:board_representor_inst|board_temp[9][10][0]  ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 11.647     ;
; -1.705 ; board_representor:board_representor_inst|board[15][12][1]      ; command_translator:command_translator_inst|tile[1]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.345      ; 12.048     ;
; -1.700 ; board_representor:board_representor_inst|board_temp[11][13][2] ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 11.648     ;
; -1.696 ; board_representor:board_representor_inst|board_temp[11][2][0]  ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.467     ; 11.227     ;
; -1.693 ; board_representor:board_representor_inst|board_temp[4][4][2]   ; board_representor:board_representor_inst|rep_state.force_play ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.345      ; 12.036     ;
; -1.692 ; board_representor:board_representor_inst|board[15][12][1]      ; command_translator:command_translator_inst|tile[0]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.350      ; 12.040     ;
; -1.691 ; board_representor:board_representor_inst|board_temp[2][10][0]  ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 11.660     ;
; -1.690 ; board_representor:board_representor_inst|board_temp[2][18][1]  ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 11.625     ;
; -1.684 ; board_representor:board_representor_inst|board_temp[10][2][0]  ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 11.616     ;
; -1.683 ; board_representor:board_representor_inst|board_temp[9][9][1]   ; board_representor:board_representor_inst|rep_state.idle       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 11.630     ;
; -1.680 ; board_representor:board_representor_inst|board[9][10][1]       ; command_translator:command_translator_inst|tile[1]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.318      ; 11.996     ;
; -1.677 ; board_representor:board_representor_inst|board_temp[9][9][0]   ; board_representor:board_representor_inst|rep_state.idle       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 11.624     ;
; -1.676 ; board_representor:board_representor_inst|board_temp[12][18][2] ; board_representor:board_representor_inst|rep_state.idle       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.286      ; 11.960     ;
; -1.671 ; board_representor:board_representor_inst|board_temp[2][12][0]  ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 11.643     ;
; -1.668 ; board_representor:board_representor_inst|board[0][10][0]       ; command_translator:command_translator_inst|tile[0]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.344      ; 12.010     ;
; -1.667 ; board_representor:board_representor_inst|board_temp[12][13][0] ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 11.617     ;
; -1.667 ; board_representor:board_representor_inst|board[9][10][1]       ; command_translator:command_translator_inst|tile[0]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.323      ; 11.988     ;
; -1.667 ; board_representor:board_representor_inst|board_temp[9][4][0]   ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 11.618     ;
; -1.662 ; board_representor:board_representor_inst|board_temp[14][4][2]  ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 11.587     ;
; -1.661 ; board_representor:board_representor_inst|board_temp[12][2][2]  ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 11.587     ;
; -1.657 ; board_representor:board_representor_inst|board_temp[10][12][0] ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 11.597     ;
; -1.656 ; board_representor:board_representor_inst|board_temp[9][3][2]   ; board_representor:board_representor_inst|rep_state.idle       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 11.600     ;
; -1.653 ; board_representor:board_representor_inst|board_temp[11][5][2]  ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 11.601     ;
; -1.652 ; board_representor:board_representor_inst|board_temp[2][0][0]   ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 11.584     ;
; -1.652 ; board_representor:board_representor_inst|board_y_axis[0]       ; board_representor:board_representor_inst|rep_state.force_play ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.292      ; 11.942     ;
; -1.649 ; board_representor:board_representor_inst|board[1][10][0]       ; command_translator:command_translator_inst|tile[0]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.342      ; 11.989     ;
+--------+----------------------------------------------------------------+---------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                        ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.385 ; command_translator:command_translator_inst|tile[0]             ; command_translator:command_translator_inst|tile[0]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.402 ; move_translator:move_translator_inst|TX:uut0|state.idle        ; move_translator:move_translator_inst|TX:uut0|state.idle        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; command_translator:command_translator_inst|RX:uut0|Rx_err      ; command_translator:command_translator_inst|RX:uut0|Rx_err      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; command_translator:command_translator_inst|RX:uut0|reg[5]      ; command_translator:command_translator_inst|RX:uut0|reg[5]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; command_translator:command_translator_inst|RX:uut0|state.start ; command_translator:command_translator_inst|RX:uut0|state.start ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; command_translator:command_translator_inst|RX:uut0|state.idle  ; command_translator:command_translator_inst|RX:uut0|state.idle  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; move_translator:move_translator_inst|Tx_en                     ; move_translator:move_translator_inst|Tx_en                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; move_translator:move_translator_inst|Tx_state.axis_x           ; move_translator:move_translator_inst|Tx_state.axis_x           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; move_translator:move_translator_inst|y_temp[1]                 ; move_translator:move_translator_inst|y_temp[1]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; command_translator:command_translator_inst|y_temp[4]           ; command_translator:command_translator_inst|y_temp[4]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; command_translator:command_translator_inst|x_temp[0]           ; command_translator:command_translator_inst|x_temp[0]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; command_translator:command_translator_inst|y_temp[1]           ; command_translator:command_translator_inst|y_temp[1]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; move_translator_en                                             ; move_translator_en                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; top_state.board_representation                                 ; top_state.board_representation                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; top_state.send_move                                            ; top_state.send_move                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; top_state.idle                                                 ; top_state.idle                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; command_translator:command_translator_inst|Tranlation_err      ; command_translator:command_translator_inst|Tranlation_err      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; command_translator:command_translator_inst|Rx_state.axis_x     ; command_translator:command_translator_inst|Rx_state.axis_x     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; command_translator:command_translator_inst|RX:uut0|reg[1]      ; command_translator:command_translator_inst|RX:uut0|reg[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; command_translator:command_translator_inst|RX:uut0|reg[2]      ; command_translator:command_translator_inst|RX:uut0|reg[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; command_translator:command_translator_inst|RX:uut0|reg[0]      ; command_translator:command_translator_inst|RX:uut0|reg[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; command_translator:command_translator_inst|RX:uut0|reg[4]      ; command_translator:command_translator_inst|RX:uut0|reg[4]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; command_translator:command_translator_inst|RX:uut0|reg[6]      ; command_translator:command_translator_inst|RX:uut0|reg[6]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; command_translator:command_translator_inst|RX:uut0|reg[7]      ; command_translator:command_translator_inst|RX:uut0|reg[7]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; command_translator:command_translator_inst|RX:uut0|reg[3]      ; command_translator:command_translator_inst|RX:uut0|reg[3]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; command_translator:command_translator_inst|RX:uut0|Rx_finish   ; command_translator:command_translator_inst|RX:uut0|Rx_finish   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; move_translator:move_translator_inst|Tx_data[3]                ; move_translator:move_translator_inst|Tx_data[3]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; move_translator:move_translator_inst|Tx_data[6]                ; move_translator:move_translator_inst|Tx_data[6]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; move_translator:move_translator_inst|Tx_data[5]                ; move_translator:move_translator_inst|Tx_data[5]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; move_translator:move_translator_inst|x_temp[1]                 ; move_translator:move_translator_inst|x_temp[1]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; move_translator:move_translator_inst|x_temp[3]                 ; move_translator:move_translator_inst|x_temp[3]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; move_translator:move_translator_inst|x_temp[4]                 ; move_translator:move_translator_inst|x_temp[4]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; move_translator:move_translator_inst|move_finish               ; move_translator:move_translator_inst|move_finish               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; board_representor:board_representor_inst|board_ready           ; board_representor:board_representor_inst|board_ready           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.407 ; move_translator:move_translator_inst|Tx_state.tile_pattern     ; move_translator:move_translator_inst|Tx_state.tile_pattern     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.674      ;
; 0.427 ; move_translator:move_translator_inst|TX:uut0|state.bit7        ; move_translator:move_translator_inst|TX:uut0|Txd               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.694      ;
; 0.428 ; command_translator:command_translator_inst|RX:uut0|state.bit5  ; command_translator:command_translator_inst|RX:uut0|reg[5]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.695      ;
; 0.430 ; move_translator:move_translator_inst|TX:uut0|state.bit6        ; move_translator:move_translator_inst|TX:uut0|state.bit7        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; command_translator:command_translator_inst|RX:uut0|state.start ; command_translator:command_translator_inst|RX:uut0|state.bit0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.697      ;
; 0.436 ; top_state.send_move                                            ; top_state.idle                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.702      ;
; 0.437 ; move_translator:move_translator_inst|TX:uut0|state.bit7        ; move_translator:move_translator_inst|TX:uut0|state.stop        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; command_translator:command_translator_inst|RX:uut0|state.bit5  ; command_translator:command_translator_inst|RX:uut0|state.bit6  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.704      ;
; 0.450 ; command_translator:command_translator_inst|RX:uut0|state.bit7  ; command_translator:command_translator_inst|RX:uut0|state.stop  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.717      ;
; 0.451 ; move_translator:move_translator_inst|TX:uut0|state.bit4        ; move_translator:move_translator_inst|TX:uut0|state.bit5        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; move_translator:move_translator_inst|TX:uut0|state.start       ; move_translator:move_translator_inst|TX:uut0|state.bit0        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; command_translator:command_translator_inst|RX:uut0|state.bit4  ; command_translator:command_translator_inst|RX:uut0|state.bit5  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; command_translator:command_translator_inst|RX:uut0|state.bit0  ; command_translator:command_translator_inst|RX:uut0|state.bit1  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.452 ; board_representor:board_representor_inst|board_temp[0][5][2]   ; board_representor:board_representor_inst|board[0][5][2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.453 ; command_translator:command_translator_inst|RX:uut0|state.bit6  ; command_translator:command_translator_inst|RX:uut0|state.bit7  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.720      ;
; 0.457 ; command_translator:command_translator_inst|RX:uut0|state.stop  ; command_translator:command_translator_inst|RX:uut0|Rx_err      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.724      ;
; 0.458 ; board_representor:board_representor_inst|board_temp[19][12][2] ; board_representor:board_representor_inst|board[19][12][2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.725      ;
; 0.465 ; board_representor:board_representor_inst|board_temp[8][14][2]  ; board_representor:board_representor_inst|board_temp[9][14][2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.730      ;
; 0.465 ; move_translator:move_translator_inst|Tx_state.axis_y           ; move_translator:move_translator_inst|Tx_state.tile_pattern     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.732      ;
; 0.475 ; board_representor:board_representor_inst|board_temp[6][17][0]  ; board_representor:board_representor_inst|board_temp[7][17][0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.740      ;
; 0.476 ; board_representor:board_representor_inst|board_temp[5][9][2]   ; board_representor:board_representor_inst|board_temp[6][9][2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.740      ;
; 0.477 ; board_representor:board_representor_inst|board_temp[4][12][1]  ; board_representor:board_representor_inst|board_temp[5][12][1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.740      ;
; 0.477 ; board_representor:board_representor_inst|board_temp[2][4][0]   ; board_representor:board_representor_inst|board_temp[3][4][0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.742      ;
; 0.478 ; board_representor:board_representor_inst|board_temp[4][14][2]  ; board_representor:board_representor_inst|board_temp[5][14][2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.742      ;
; 0.479 ; board_representor:board_representor_inst|board_temp[10][19][0] ; board_representor:board_representor_inst|board_temp[11][19][0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.744      ;
; 0.481 ; move_translator:move_translator_inst|Tx_state.idle             ; move_translator:move_translator_inst|Tx_data[6]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.747      ;
; 0.482 ; board_representor:board_representor_inst|board_temp[13][17][2] ; board_representor:board_representor_inst|board_temp[14][17][2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.747      ;
; 0.482 ; board_representor:board_representor_inst|board_temp[6][17][1]  ; board_representor:board_representor_inst|board_temp[7][17][1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.747      ;
; 0.487 ; board_representor:board_representor_inst|board_temp[13][17][1] ; board_representor:board_representor_inst|board_temp[14][17][1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.752      ;
; 0.487 ; move_translator:move_translator_inst|Tx_state.idle             ; move_translator:move_translator_inst|move_finish               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.753      ;
; 0.492 ; board_representor:board_representor_inst|board_temp[4][10][2]  ; board_representor:board_representor_inst|board_temp[5][10][2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.756      ;
; 0.499 ; board_representor:board_representor_inst|board_temp[4][12][0]  ; board_representor:board_representor_inst|board_temp[5][12][0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.762      ;
; 0.573 ; board_representor:board_representor_inst|board_temp[19][10][2] ; board_representor:board_representor_inst|board[19][10][2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.148      ; 0.907      ;
; 0.574 ; board_representor:board_representor_inst|board_temp[14][0][0]  ; board_representor:board_representor_inst|board_temp[15][0][0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.841      ;
; 0.574 ; board_representor:board_representor_inst|board_temp[18][0][0]  ; board_representor:board_representor_inst|board_temp[19][0][0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.841      ;
; 0.576 ; top_state.board_representation                                 ; top_state.Neural_network                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.842      ;
; 0.576 ; board_representor:board_representor_inst|board_temp[6][0][0]   ; board_representor:board_representor_inst|board_temp[7][0][0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.841      ;
; 0.584 ; board_representor:board_representor_inst|board_temp[1][19][1]  ; board_representor:board_representor_inst|board_temp[2][19][1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.850      ;
; 0.585 ; board_representor:board_representor_inst|board_temp[15][19][2] ; board_representor:board_representor_inst|board_temp[16][19][2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.851      ;
; 0.596 ; move_translator:move_translator_inst|Tx_state.line_feed        ; move_translator:move_translator_inst|Tx_state.axis_y           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.879      ;
; 0.600 ; command_translator:command_translator_inst|RX:uut0|reg[1]      ; command_translator:command_translator_inst|RX:uut0|Rx_data[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.866      ;
; 0.600 ; command_translator:command_translator_inst|RX:uut0|reg[2]      ; command_translator:command_translator_inst|RX:uut0|Rx_data[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.866      ;
; 0.600 ; command_translator:command_translator_inst|RX:uut0|reg[0]      ; command_translator:command_translator_inst|RX:uut0|Rx_data[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.866      ;
; 0.600 ; command_translator:command_translator_inst|RX:uut0|reg[4]      ; command_translator:command_translator_inst|RX:uut0|Rx_data[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.866      ;
; 0.601 ; command_translator:command_translator_inst|RX:uut0|reg[6]      ; command_translator:command_translator_inst|RX:uut0|Rx_data[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.867      ;
; 0.613 ; board_representor:board_representor_inst|board_temp[1][3][2]   ; board_representor:board_representor_inst|board_temp[2][3][2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.878      ;
; 0.618 ; board_representor:board_representor_inst|board_temp[8][19][1]  ; board_representor:board_representor_inst|board_temp[9][19][1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.883      ;
; 0.621 ; move_translator:move_translator_inst|TX:uut0|state.bit5        ; move_translator:move_translator_inst|TX:uut0|state.bit6        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.888      ;
; 0.621 ; move_translator:move_translator_inst|TX:uut0|state.bit2        ; move_translator:move_translator_inst|TX:uut0|state.bit3        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.888      ;
; 0.622 ; command_translator:command_translator_inst|RX:uut0|state.bit3  ; command_translator:command_translator_inst|RX:uut0|state.bit4  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.889      ;
; 0.622 ; command_translator:command_translator_inst|RX:uut0|state.bit1  ; command_translator:command_translator_inst|RX:uut0|state.bit2  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.889      ;
; 0.622 ; board_representor:board_representor_inst|board_temp[0][1][0]   ; board_representor:board_representor_inst|board[0][1][0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.888      ;
; 0.623 ; move_translator:move_translator_inst|TX:uut0|state.bit1        ; move_translator:move_translator_inst|TX:uut0|state.bit2        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.890      ;
; 0.623 ; command_translator:command_translator_inst|RX:uut0|state.bit2  ; command_translator:command_translator_inst|RX:uut0|state.bit3  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.890      ;
; 0.623 ; board_representor:board_representor_inst|board_temp[0][5][1]   ; board_representor:board_representor_inst|board[0][5][1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.889      ;
; 0.630 ; board_representor:board_representor_inst|board_temp[19][3][1]  ; board_representor:board_representor_inst|board[19][3][1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.896      ;
; 0.631 ; board_representor:board_representor_inst|board_temp[0][17][0]  ; board_representor:board_representor_inst|board[0][17][0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.897      ;
; 0.637 ; top_state.Neural_network                                       ; top_state.send_move                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.903      ;
; 0.638 ; top_state.Neural_network                                       ; move_translator_en                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.904      ;
; 0.644 ; command_translator:command_translator_inst|RX:uut0|counter[1]  ; command_translator:command_translator_inst|RX:uut0|counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.910      ;
; 0.646 ; board_representor:board_representor_inst|board_temp[18][11][2] ; board_representor:board_representor_inst|board_temp[19][11][2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.912      ;
; 0.648 ; command_translator:command_translator_inst|RX:uut0|counter[8]  ; command_translator:command_translator_inst|RX:uut0|counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.914      ;
; 0.653 ; command_translator:command_translator_inst|RX:uut0|counter[10] ; command_translator:command_translator_inst|RX:uut0|counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.919      ;
; 0.653 ; command_translator:command_translator_inst|RX:uut0|counter[11] ; command_translator:command_translator_inst|RX:uut0|counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.919      ;
; 0.654 ; command_translator:command_translator_inst|RX:uut0|counter[9]  ; command_translator:command_translator_inst|RX:uut0|counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.920      ;
; 0.657 ; command_translator:command_translator_inst|RX:uut0|counter[5]  ; command_translator:command_translator_inst|RX:uut0|counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.923      ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                         ;
+-----------+-----------------+------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                           ; Note ;
+-----------+-----------------+------------------------------------------------------+------+
; 78.86 MHz ; 78.86 MHz       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.680 ; -194.097      ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.339 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.710 ; 0.000         ;
; clk                                                  ; 9.887 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------+---------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+---------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -2.680 ; command_translator:command_translator_inst|y_temp[1]           ; command_translator:command_translator_inst|tile[1]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.294      ; 12.973     ;
; -2.588 ; command_translator:command_translator_inst|y_temp[1]           ; command_translator:command_translator_inst|tile[0]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.298      ; 12.885     ;
; -2.481 ; command_translator:command_translator_inst|y_temp[1]           ; command_translator:command_translator_inst|tile[2]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.294      ; 12.774     ;
; -2.456 ; command_translator:command_translator_inst|y_temp[2]           ; command_translator:command_translator_inst|tile[1]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.294      ; 12.749     ;
; -2.364 ; command_translator:command_translator_inst|y_temp[2]           ; command_translator:command_translator_inst|tile[0]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.298      ; 12.661     ;
; -2.257 ; command_translator:command_translator_inst|y_temp[2]           ; command_translator:command_translator_inst|tile[2]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.294      ; 12.550     ;
; -1.998 ; command_translator:command_translator_inst|y_temp[3]           ; command_translator:command_translator_inst|tile[1]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.294      ; 12.291     ;
; -1.906 ; command_translator:command_translator_inst|y_temp[3]           ; command_translator:command_translator_inst|tile[0]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.298      ; 12.203     ;
; -1.799 ; command_translator:command_translator_inst|y_temp[3]           ; command_translator:command_translator_inst|tile[2]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.294      ; 12.092     ;
; -1.798 ; board_representor:board_representor_inst|board_y_axis[2]       ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 11.735     ;
; -1.680 ; board_representor:board_representor_inst|board_y_axis[3]       ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 11.624     ;
; -1.629 ; board_representor:board_representor_inst|board[5][10][2]       ; command_translator:command_translator_inst|tile[0]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.333      ; 11.961     ;
; -1.623 ; board_representor:board_representor_inst|board_y_axis[1]       ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 11.567     ;
; -1.587 ; board_representor:board_representor_inst|board_temp[4][12][2]  ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.003     ; 11.583     ;
; -1.545 ; command_translator:command_translator_inst|y_temp[0]           ; command_translator:command_translator_inst|tile[1]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.293      ; 11.837     ;
; -1.458 ; board_representor:board_representor_inst|board_y_axis[2]       ; board_representor:board_representor_inst|rep_state.idle       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.271      ; 11.728     ;
; -1.453 ; command_translator:command_translator_inst|y_temp[0]           ; command_translator:command_translator_inst|tile[0]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.297      ; 11.749     ;
; -1.447 ; board_representor:board_representor_inst|board[6][12][0]       ; command_translator:command_translator_inst|tile[0]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.326      ; 11.772     ;
; -1.371 ; board_representor:board_representor_inst|board[6][12][0]       ; command_translator:command_translator_inst|tile[1]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.322      ; 11.692     ;
; -1.346 ; command_translator:command_translator_inst|y_temp[0]           ; command_translator:command_translator_inst|tile[2]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.293      ; 11.638     ;
; -1.340 ; board_representor:board_representor_inst|board_y_axis[3]       ; board_representor:board_representor_inst|rep_state.idle       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.278      ; 11.617     ;
; -1.325 ; board_representor:board_representor_inst|board_temp[4][4][2]   ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 11.297     ;
; -1.311 ; board_representor:board_representor_inst|board[5][10][2]       ; command_translator:command_translator_inst|tile[1]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.329      ; 11.639     ;
; -1.308 ; board_representor:board_representor_inst|board_y_axis[2]       ; board_representor:board_representor_inst|rep_state.force_play ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.271      ; 11.578     ;
; -1.301 ; command_translator:command_translator_inst|y_temp[4]           ; command_translator:command_translator_inst|tile[0]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.297      ; 11.597     ;
; -1.285 ; board_representor:board_representor_inst|board[6][12][0]       ; command_translator:command_translator_inst|tile[2]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.322      ; 11.606     ;
; -1.283 ; board_representor:board_representor_inst|board_y_axis[1]       ; board_representor:board_representor_inst|rep_state.idle       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.278      ; 11.560     ;
; -1.270 ; board_representor:board_representor_inst|board[0][10][1]       ; command_translator:command_translator_inst|tile[1]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.303      ; 11.572     ;
; -1.247 ; board_representor:board_representor_inst|board_temp[4][12][2]  ; board_representor:board_representor_inst|rep_state.idle       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.330      ; 11.576     ;
; -1.225 ; board_representor:board_representor_inst|board_y_axis[0]       ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 11.149     ;
; -1.219 ; board_representor:board_representor_inst|board_temp[9][9][1]   ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.375     ; 10.843     ;
; -1.178 ; board_representor:board_representor_inst|board[0][10][1]       ; command_translator:command_translator_inst|tile[0]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.307      ; 11.484     ;
; -1.167 ; board_representor:board_representor_inst|board_temp[11][2][2]  ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.405     ; 10.761     ;
; -1.159 ; board_representor:board_representor_inst|board_temp[12][18][2] ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 11.084     ;
; -1.152 ; board_representor:board_representor_inst|board_temp[9][3][2]   ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.378     ; 10.773     ;
; -1.133 ; board_representor:board_representor_inst|board_y_axis[1]       ; board_representor:board_representor_inst|rep_state.force_play ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.278      ; 11.410     ;
; -1.100 ; board_representor:board_representor_inst|board[5][10][2]       ; command_translator:command_translator_inst|tile[2]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.329      ; 11.428     ;
; -1.097 ; board_representor:board_representor_inst|board_temp[4][12][2]  ; board_representor:board_representor_inst|rep_state.force_play ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.330      ; 11.426     ;
; -1.092 ; board_representor:board_representor_inst|board_temp[10][11][0] ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 11.055     ;
; -1.089 ; board_representor:board_representor_inst|board_temp[9][9][0]   ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.375     ; 10.713     ;
; -1.073 ; board_representor:board_representor_inst|board_y_axis[3]       ; board_representor:board_representor_inst|rep_state.force_play ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.278      ; 11.350     ;
; -1.071 ; board_representor:board_representor_inst|board[0][10][1]       ; command_translator:command_translator_inst|tile[2]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.303      ; 11.373     ;
; -1.030 ; board_representor:board_representor_inst|board_temp[11][9][2]  ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 10.981     ;
; -1.030 ; board_representor:board_representor_inst|board_temp[11][1][2]  ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 10.967     ;
; -1.029 ; command_translator:command_translator_inst|x_temp[0]           ; command_translator:command_translator_inst|tile[0]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.297      ; 11.325     ;
; -0.985 ; board_representor:board_representor_inst|board_temp[4][4][2]   ; board_representor:board_representor_inst|rep_state.idle       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.306      ; 11.290     ;
; -0.982 ; board_representor:board_representor_inst|board[8][10][1]       ; command_translator:command_translator_inst|tile[1]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.311      ; 11.292     ;
; -0.954 ; board_representor:board_representor_inst|board_temp[18][2][2]  ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 10.866     ;
; -0.934 ; board_representor:board_representor_inst|board_temp[10][1][0]  ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 10.871     ;
; -0.927 ; board_representor:board_representor_inst|board_temp[2][8][0]   ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.020     ; 10.906     ;
; -0.926 ; board_representor:board_representor_inst|board_temp[8][10][0]  ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 10.874     ;
; -0.909 ; board_representor:board_representor_inst|board_y_axis[0]       ; board_representor:board_representor_inst|rep_state.idle       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.258      ; 11.166     ;
; -0.903 ; board_representor:board_representor_inst|board_temp[3][5][1]   ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 10.878     ;
; -0.890 ; board_representor:board_representor_inst|board[8][10][1]       ; command_translator:command_translator_inst|tile[0]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.315      ; 11.204     ;
; -0.889 ; board_representor:board_representor_inst|board_temp[2][17][1]  ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 10.838     ;
; -0.888 ; board_representor:board_representor_inst|board[2][9][2]        ; command_translator:command_translator_inst|tile[0]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.342      ; 11.229     ;
; -0.881 ; board_representor:board_representor_inst|board_temp[10][8][0]  ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 10.826     ;
; -0.880 ; board_representor:board_representor_inst|board_temp[2][14][0]  ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.017     ; 10.862     ;
; -0.879 ; board_representor:board_representor_inst|board_temp[9][9][1]   ; board_representor:board_representor_inst|rep_state.idle       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 10.836     ;
; -0.876 ; board_representor:board_representor_inst|board[14][10][1]      ; command_translator:command_translator_inst|tile[0]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.278      ; 11.153     ;
; -0.865 ; board_representor:board_representor_inst|board_temp[5][2][1]   ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.005     ; 10.859     ;
; -0.864 ; command_translator:command_translator_inst|y_temp[4]           ; command_translator:command_translator_inst|tile[1]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.293      ; 11.156     ;
; -0.855 ; board_representor:board_representor_inst|board_temp[10][13][0] ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 10.812     ;
; -0.851 ; board_representor:board_representor_inst|board_temp[11][2][2]  ; board_representor:board_representor_inst|rep_state.idle       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 10.778     ;
; -0.848 ; board_representor:board_representor_inst|board_temp[2][18][1]  ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 10.795     ;
; -0.843 ; board_representor:board_representor_inst|board_temp[12][18][2] ; board_representor:board_representor_inst|rep_state.idle       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.259      ; 11.101     ;
; -0.836 ; board_representor:board_representor_inst|board_temp[9][3][2]   ; board_representor:board_representor_inst|rep_state.idle       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 10.790     ;
; -0.835 ; board_representor:board_representor_inst|board_temp[4][4][2]   ; board_representor:board_representor_inst|rep_state.force_play ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.306      ; 11.140     ;
; -0.830 ; board_representor:board_representor_inst|board_temp[11][13][2] ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 10.786     ;
; -0.821 ; board_representor:board_representor_inst|board_temp[2][2][0]   ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 10.790     ;
; -0.815 ; board_representor:board_representor_inst|board_temp[3][11][1]  ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.001     ; 10.813     ;
; -0.811 ; board_representor:board_representor_inst|board[15][12][1]      ; command_translator:command_translator_inst|tile[1]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.300      ; 11.110     ;
; -0.807 ; command_translator:command_translator_inst|x_temp[1]           ; command_translator:command_translator_inst|tile[0]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.292      ; 11.098     ;
; -0.805 ; board_representor:board_representor_inst|board_temp[18][10][2] ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 10.725     ;
; -0.803 ; board_representor:board_representor_inst|board_temp[9][9][2]   ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.375     ; 10.427     ;
; -0.798 ; board_representor:board_representor_inst|board_temp[0][12][1]  ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 10.760     ;
; -0.797 ; board_representor:board_representor_inst|board[14][12][1]      ; command_translator:command_translator_inst|tile[0]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.304      ; 11.100     ;
; -0.796 ; board_representor:board_representor_inst|board[9][10][1]       ; command_translator:command_translator_inst|tile[1]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.282      ; 11.077     ;
; -0.795 ; board_representor:board_representor_inst|board[5][9][0]        ; command_translator:command_translator_inst|tile[0]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.325      ; 11.119     ;
; -0.792 ; board_representor:board_representor_inst|board_temp[9][1][1]   ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 10.740     ;
; -0.787 ; board_representor:board_representor_inst|board[0][10][0]       ; command_translator:command_translator_inst|tile[0]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.303      ; 11.089     ;
; -0.783 ; board_representor:board_representor_inst|board[8][10][1]       ; command_translator:command_translator_inst|tile[2]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.311      ; 11.093     ;
; -0.777 ; board_representor:board_representor_inst|board_temp[12][4][2]  ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 10.716     ;
; -0.777 ; board_representor:board_representor_inst|board_temp[10][2][0]  ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 10.727     ;
; -0.777 ; board_representor:board_representor_inst|board_temp[10][12][0] ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 10.734     ;
; -0.776 ; board_representor:board_representor_inst|board_temp[10][11][0] ; board_representor:board_representor_inst|rep_state.idle       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.297      ; 11.072     ;
; -0.775 ; board_representor:board_representor_inst|board_temp[2][12][0]  ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 10.753     ;
; -0.774 ; board_representor:board_representor_inst|board[1][10][0]       ; command_translator:command_translator_inst|tile[0]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.301      ; 11.074     ;
; -0.773 ; board_representor:board_representor_inst|board_temp[9][9][0]   ; board_representor:board_representor_inst|rep_state.idle       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 10.730     ;
; -0.770 ; board_representor:board_representor_inst|board_temp[11][5][2]  ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 10.727     ;
; -0.765 ; board_representor:board_representor_inst|board_temp[2][10][0]  ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 10.738     ;
; -0.758 ; board_representor:board_representor_inst|board_temp[12][17][2] ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 10.683     ;
; -0.758 ; board_representor:board_representor_inst|board[1][10][1]       ; command_translator:command_translator_inst|tile[1]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.311      ; 11.068     ;
; -0.756 ; command_translator:command_translator_inst|x_temp[0]           ; command_translator:command_translator_inst|tile[1]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.293      ; 11.048     ;
; -0.755 ; board_representor:board_representor_inst|board_temp[9][13][1]  ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 10.717     ;
; -0.751 ; board_representor:board_representor_inst|board_temp[15][3][1]  ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 10.658     ;
; -0.749 ; y_new[4]                                                       ; board_representor:board_representor_inst|board_temp[4][17][2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.162     ; 5.586      ;
; -0.738 ; board_representor:board_representor_inst|board_temp[8][8][1]   ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 10.696     ;
; -0.731 ; board_representor:board_representor_inst|board_temp[9][10][0]  ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 10.683     ;
; -0.729 ; board_representor:board_representor_inst|board_temp[9][4][0]   ; board_representor:board_representor_inst|board_ready          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 10.690     ;
+--------+----------------------------------------------------------------+---------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                        ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.339 ; command_translator:command_translator_inst|tile[0]             ; command_translator:command_translator_inst|tile[0]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.354 ; move_translator_en                                             ; move_translator_en                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; top_state.board_representation                                 ; top_state.board_representation                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; top_state.send_move                                            ; top_state.send_move                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; top_state.idle                                                 ; top_state.idle                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; move_translator:move_translator_inst|TX:uut0|state.idle        ; move_translator:move_translator_inst|TX:uut0|state.idle        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; command_translator:command_translator_inst|RX:uut0|reg[1]      ; command_translator:command_translator_inst|RX:uut0|reg[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; command_translator:command_translator_inst|RX:uut0|reg[2]      ; command_translator:command_translator_inst|RX:uut0|reg[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; command_translator:command_translator_inst|RX:uut0|reg[0]      ; command_translator:command_translator_inst|RX:uut0|reg[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; command_translator:command_translator_inst|RX:uut0|reg[4]      ; command_translator:command_translator_inst|RX:uut0|reg[4]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; command_translator:command_translator_inst|RX:uut0|reg[6]      ; command_translator:command_translator_inst|RX:uut0|reg[6]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; command_translator:command_translator_inst|RX:uut0|reg[7]      ; command_translator:command_translator_inst|RX:uut0|reg[7]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; command_translator:command_translator_inst|RX:uut0|reg[3]      ; command_translator:command_translator_inst|RX:uut0|reg[3]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; move_translator:move_translator_inst|Tx_data[6]                ; move_translator:move_translator_inst|Tx_data[6]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; move_translator:move_translator_inst|Tx_data[5]                ; move_translator:move_translator_inst|Tx_data[5]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; move_translator:move_translator_inst|y_temp[1]                 ; move_translator:move_translator_inst|y_temp[1]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; move_translator:move_translator_inst|move_finish               ; move_translator:move_translator_inst|move_finish               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; board_representor:board_representor_inst|board_ready           ; board_representor:board_representor_inst|board_ready           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; command_translator:command_translator_inst|y_temp[4]           ; command_translator:command_translator_inst|y_temp[4]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; command_translator:command_translator_inst|x_temp[0]           ; command_translator:command_translator_inst|x_temp[0]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; command_translator:command_translator_inst|y_temp[1]           ; command_translator:command_translator_inst|y_temp[1]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; command_translator:command_translator_inst|Tranlation_err      ; command_translator:command_translator_inst|Tranlation_err      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; command_translator:command_translator_inst|RX:uut0|Rx_err      ; command_translator:command_translator_inst|RX:uut0|Rx_err      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; command_translator:command_translator_inst|RX:uut0|reg[5]      ; command_translator:command_translator_inst|RX:uut0|reg[5]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; command_translator:command_translator_inst|Rx_state.axis_x     ; command_translator:command_translator_inst|Rx_state.axis_x     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; command_translator:command_translator_inst|RX:uut0|Rx_finish   ; command_translator:command_translator_inst|RX:uut0|Rx_finish   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; command_translator:command_translator_inst|RX:uut0|state.start ; command_translator:command_translator_inst|RX:uut0|state.start ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; command_translator:command_translator_inst|RX:uut0|state.idle  ; command_translator:command_translator_inst|RX:uut0|state.idle  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; move_translator:move_translator_inst|Tx_data[3]                ; move_translator:move_translator_inst|Tx_data[3]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; move_translator:move_translator_inst|Tx_en                     ; move_translator:move_translator_inst|Tx_en                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; move_translator:move_translator_inst|x_temp[1]                 ; move_translator:move_translator_inst|x_temp[1]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; move_translator:move_translator_inst|x_temp[3]                 ; move_translator:move_translator_inst|x_temp[3]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; move_translator:move_translator_inst|x_temp[4]                 ; move_translator:move_translator_inst|x_temp[4]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; move_translator:move_translator_inst|Tx_state.axis_x           ; move_translator:move_translator_inst|Tx_state.axis_x           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.366 ; move_translator:move_translator_inst|Tx_state.tile_pattern     ; move_translator:move_translator_inst|Tx_state.tile_pattern     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.608      ;
; 0.386 ; move_translator:move_translator_inst|TX:uut0|state.bit7        ; move_translator:move_translator_inst|TX:uut0|Txd               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.629      ;
; 0.389 ; command_translator:command_translator_inst|RX:uut0|state.bit5  ; command_translator:command_translator_inst|RX:uut0|reg[5]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.631      ;
; 0.394 ; top_state.send_move                                            ; top_state.idle                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.637      ;
; 0.397 ; move_translator:move_translator_inst|TX:uut0|state.bit6        ; move_translator:move_translator_inst|TX:uut0|state.bit7        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.398 ; command_translator:command_translator_inst|RX:uut0|state.start ; command_translator:command_translator_inst|RX:uut0|state.bit0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.403 ; move_translator:move_translator_inst|TX:uut0|state.bit7        ; move_translator:move_translator_inst|TX:uut0|state.stop        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.646      ;
; 0.405 ; command_translator:command_translator_inst|RX:uut0|state.bit5  ; command_translator:command_translator_inst|RX:uut0|state.bit6  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.647      ;
; 0.416 ; move_translator:move_translator_inst|TX:uut0|state.bit4        ; move_translator:move_translator_inst|TX:uut0|state.bit5        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; move_translator:move_translator_inst|TX:uut0|state.start       ; move_translator:move_translator_inst|TX:uut0|state.bit0        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.417 ; command_translator:command_translator_inst|RX:uut0|state.bit7  ; command_translator:command_translator_inst|RX:uut0|state.stop  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; command_translator:command_translator_inst|RX:uut0|state.bit4  ; command_translator:command_translator_inst|RX:uut0|state.bit5  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; command_translator:command_translator_inst|RX:uut0|state.stop  ; command_translator:command_translator_inst|RX:uut0|Rx_err      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.659      ;
; 0.418 ; command_translator:command_translator_inst|RX:uut0|state.bit0  ; command_translator:command_translator_inst|RX:uut0|state.bit1  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; board_representor:board_representor_inst|board_temp[0][5][2]   ; board_representor:board_representor_inst|board[0][5][2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.660      ;
; 0.420 ; command_translator:command_translator_inst|RX:uut0|state.bit6  ; command_translator:command_translator_inst|RX:uut0|state.bit7  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.662      ;
; 0.424 ; board_representor:board_representor_inst|board_temp[19][12][2] ; board_representor:board_representor_inst|board[19][12][2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.667      ;
; 0.428 ; board_representor:board_representor_inst|board_temp[8][14][2]  ; board_representor:board_representor_inst|board_temp[9][14][2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.670      ;
; 0.430 ; move_translator:move_translator_inst|Tx_state.axis_y           ; move_translator:move_translator_inst|Tx_state.tile_pattern     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.672      ;
; 0.434 ; move_translator:move_translator_inst|Tx_state.idle             ; move_translator:move_translator_inst|Tx_data[6]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.677      ;
; 0.437 ; board_representor:board_representor_inst|board_temp[6][17][0]  ; board_representor:board_representor_inst|board_temp[7][17][0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.679      ;
; 0.437 ; board_representor:board_representor_inst|board_temp[5][9][2]   ; board_representor:board_representor_inst|board_temp[6][9][2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.678      ;
; 0.438 ; board_representor:board_representor_inst|board_temp[4][12][1]  ; board_representor:board_representor_inst|board_temp[5][12][1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.679      ;
; 0.439 ; board_representor:board_representor_inst|board_temp[2][4][0]   ; board_representor:board_representor_inst|board_temp[3][4][0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.680      ;
; 0.441 ; board_representor:board_representor_inst|board_temp[10][19][0] ; board_representor:board_representor_inst|board_temp[11][19][0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.683      ;
; 0.443 ; board_representor:board_representor_inst|board_temp[13][17][2] ; board_representor:board_representor_inst|board_temp[14][17][2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.685      ;
; 0.443 ; board_representor:board_representor_inst|board_temp[4][14][2]  ; board_representor:board_representor_inst|board_temp[5][14][2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.684      ;
; 0.443 ; board_representor:board_representor_inst|board_temp[6][17][1]  ; board_representor:board_representor_inst|board_temp[7][17][1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.685      ;
; 0.447 ; move_translator:move_translator_inst|Tx_state.idle             ; move_translator:move_translator_inst|move_finish               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.690      ;
; 0.448 ; board_representor:board_representor_inst|board_temp[13][17][1] ; board_representor:board_representor_inst|board_temp[14][17][1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.690      ;
; 0.452 ; board_representor:board_representor_inst|board_temp[4][10][2]  ; board_representor:board_representor_inst|board_temp[5][10][2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.692      ;
; 0.463 ; board_representor:board_representor_inst|board_temp[4][12][0]  ; board_representor:board_representor_inst|board_temp[5][12][0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.704      ;
; 0.527 ; board_representor:board_representor_inst|board_temp[14][0][0]  ; board_representor:board_representor_inst|board_temp[15][0][0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.770      ;
; 0.527 ; board_representor:board_representor_inst|board_temp[18][0][0]  ; board_representor:board_representor_inst|board_temp[19][0][0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.770      ;
; 0.528 ; board_representor:board_representor_inst|board_temp[6][0][0]   ; board_representor:board_representor_inst|board_temp[7][0][0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.770      ;
; 0.530 ; top_state.board_representation                                 ; top_state.Neural_network                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.773      ;
; 0.536 ; board_representor:board_representor_inst|board_temp[15][19][2] ; board_representor:board_representor_inst|board_temp[16][19][2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.779      ;
; 0.537 ; board_representor:board_representor_inst|board_temp[1][19][1]  ; board_representor:board_representor_inst|board_temp[2][19][1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.779      ;
; 0.544 ; board_representor:board_representor_inst|board_temp[19][10][2] ; board_representor:board_representor_inst|board[19][10][2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.126      ; 0.841      ;
; 0.548 ; command_translator:command_translator_inst|RX:uut0|reg[1]      ; command_translator:command_translator_inst|RX:uut0|Rx_data[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.791      ;
; 0.548 ; command_translator:command_translator_inst|RX:uut0|reg[2]      ; command_translator:command_translator_inst|RX:uut0|Rx_data[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.791      ;
; 0.548 ; command_translator:command_translator_inst|RX:uut0|reg[0]      ; command_translator:command_translator_inst|RX:uut0|Rx_data[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.791      ;
; 0.548 ; command_translator:command_translator_inst|RX:uut0|reg[4]      ; command_translator:command_translator_inst|RX:uut0|Rx_data[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.791      ;
; 0.549 ; command_translator:command_translator_inst|RX:uut0|reg[6]      ; command_translator:command_translator_inst|RX:uut0|Rx_data[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.792      ;
; 0.553 ; move_translator:move_translator_inst|Tx_state.line_feed        ; move_translator:move_translator_inst|Tx_state.axis_y           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.807      ;
; 0.567 ; board_representor:board_representor_inst|board_temp[0][1][0]   ; board_representor:board_representor_inst|board[0][1][0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.810      ;
; 0.568 ; move_translator:move_translator_inst|TX:uut0|state.bit5        ; move_translator:move_translator_inst|TX:uut0|state.bit6        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.811      ;
; 0.568 ; move_translator:move_translator_inst|TX:uut0|state.bit2        ; move_translator:move_translator_inst|TX:uut0|state.bit3        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.811      ;
; 0.568 ; board_representor:board_representor_inst|board_temp[1][3][2]   ; board_representor:board_representor_inst|board_temp[2][3][2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.809      ;
; 0.569 ; command_translator:command_translator_inst|RX:uut0|state.bit3  ; command_translator:command_translator_inst|RX:uut0|state.bit4  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.811      ;
; 0.569 ; board_representor:board_representor_inst|board_temp[0][5][1]   ; board_representor:board_representor_inst|board[0][5][1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.811      ;
; 0.570 ; move_translator:move_translator_inst|TX:uut0|state.bit1        ; move_translator:move_translator_inst|TX:uut0|state.bit2        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.813      ;
; 0.570 ; command_translator:command_translator_inst|RX:uut0|state.bit1  ; command_translator:command_translator_inst|RX:uut0|state.bit2  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.812      ;
; 0.571 ; command_translator:command_translator_inst|RX:uut0|state.bit2  ; command_translator:command_translator_inst|RX:uut0|state.bit3  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.813      ;
; 0.575 ; board_representor:board_representor_inst|board_temp[19][3][1]  ; board_representor:board_representor_inst|board[19][3][1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.818      ;
; 0.576 ; board_representor:board_representor_inst|board_temp[0][17][0]  ; board_representor:board_representor_inst|board[0][17][0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.819      ;
; 0.578 ; board_representor:board_representor_inst|board_temp[8][19][1]  ; board_representor:board_representor_inst|board_temp[9][19][1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.820      ;
; 0.590 ; command_translator:command_translator_inst|RX:uut0|counter[1]  ; command_translator:command_translator_inst|RX:uut0|counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.832      ;
; 0.593 ; top_state.Neural_network                                       ; top_state.send_move                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.836      ;
; 0.593 ; command_translator:command_translator_inst|RX:uut0|counter[8]  ; command_translator:command_translator_inst|RX:uut0|counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.835      ;
; 0.594 ; top_state.Neural_network                                       ; move_translator_en                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.837      ;
; 0.597 ; board_representor:board_representor_inst|board_temp[18][11][2] ; board_representor:board_representor_inst|board_temp[19][11][2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.839      ;
; 0.598 ; command_translator:command_translator_inst|RX:uut0|counter[10] ; command_translator:command_translator_inst|RX:uut0|counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.840      ;
; 0.598 ; command_translator:command_translator_inst|RX:uut0|counter[11] ; command_translator:command_translator_inst|RX:uut0|counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.840      ;
; 0.599 ; command_translator:command_translator_inst|RX:uut0|counter[9]  ; command_translator:command_translator_inst|RX:uut0|counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.841      ;
; 0.601 ; command_translator:command_translator_inst|RX:uut0|counter[2]  ; command_translator:command_translator_inst|RX:uut0|counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.843      ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.892 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.168 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.746 ; 0.000         ;
; clk                                                  ; 9.574 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                          ;
+-------+-------------+----------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node   ; To Node                                                        ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------+----------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.892 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[4][17][2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.075     ; 3.020      ;
; 1.912 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[10][4][0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.069     ; 3.006      ;
; 1.938 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[11][13][0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 2.970      ;
; 1.938 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[11][13][1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 2.970      ;
; 1.938 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[11][13][2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 2.970      ;
; 1.942 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[9][14][0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 2.992      ;
; 1.942 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[9][14][2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 2.992      ;
; 1.948 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[4][12][0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.086     ; 2.953      ;
; 1.948 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[4][12][1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.086     ; 2.953      ;
; 1.948 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[4][12][2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.086     ; 2.953      ;
; 1.956 ; y_new[3]    ; board_representor:board_representor_inst|board_temp[4][17][2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.075     ; 2.956      ;
; 1.962 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[11][12][0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 2.946      ;
; 1.962 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[11][12][1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 2.946      ;
; 1.962 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[11][12][2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 2.946      ;
; 1.976 ; y_new[3]    ; board_representor:board_representor_inst|board_temp[10][4][0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.069     ; 2.942      ;
; 1.998 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[16][17][0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.032     ; 2.957      ;
; 1.998 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[16][17][1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.032     ; 2.957      ;
; 1.998 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[16][17][2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.032     ; 2.957      ;
; 2.002 ; y_new[3]    ; board_representor:board_representor_inst|board_temp[11][13][0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 2.906      ;
; 2.002 ; y_new[3]    ; board_representor:board_representor_inst|board_temp[11][13][1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 2.906      ;
; 2.002 ; y_new[3]    ; board_representor:board_representor_inst|board_temp[11][13][2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 2.906      ;
; 2.003 ; tile_new[1] ; board_representor:board_representor_inst|board_temp[10][3][1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 2.902      ;
; 2.004 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[9][8][0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 2.928      ;
; 2.004 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[9][8][1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 2.928      ;
; 2.004 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[8][7][1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.044     ; 2.939      ;
; 2.004 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[9][8][2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 2.928      ;
; 2.006 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[9][13][0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 2.928      ;
; 2.006 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[9][13][1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 2.928      ;
; 2.006 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[9][13][2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 2.928      ;
; 2.006 ; y_new[3]    ; board_representor:board_representor_inst|board_temp[9][14][0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 2.928      ;
; 2.006 ; y_new[3]    ; board_representor:board_representor_inst|board_temp[9][14][2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 2.928      ;
; 2.007 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[19][3][0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.017     ; 2.963      ;
; 2.007 ; tile_new[1] ; board_representor:board_representor_inst|board_temp[10][4][1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.082     ; 2.898      ;
; 2.007 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[19][3][1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.017     ; 2.963      ;
; 2.007 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[19][3][2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.017     ; 2.963      ;
; 2.008 ; y_new[2]    ; board_representor:board_representor_inst|board_temp[4][17][2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.075     ; 2.904      ;
; 2.009 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[16][9][0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.030     ; 2.948      ;
; 2.009 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[11][3][0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 2.916      ;
; 2.009 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[16][9][1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.030     ; 2.948      ;
; 2.009 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[11][3][1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 2.916      ;
; 2.009 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[16][9][2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.030     ; 2.948      ;
; 2.009 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[11][3][2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 2.916      ;
; 2.012 ; tile_new[1] ; board_representor:board_representor_inst|board_temp[11][6][1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.094     ; 2.881      ;
; 2.012 ; tile_new[1] ; board_representor:board_representor_inst|board_temp[11][7][1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.094     ; 2.881      ;
; 2.012 ; y_new[3]    ; board_representor:board_representor_inst|board_temp[4][12][0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.086     ; 2.889      ;
; 2.012 ; y_new[3]    ; board_representor:board_representor_inst|board_temp[4][12][1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.086     ; 2.889      ;
; 2.012 ; y_new[3]    ; board_representor:board_representor_inst|board_temp[4][12][2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.086     ; 2.889      ;
; 2.016 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[10][16][0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.050     ; 2.921      ;
; 2.016 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[10][16][1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.050     ; 2.921      ;
; 2.016 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[10][16][2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.050     ; 2.921      ;
; 2.017 ; y_new[0]    ; board_representor:board_representor_inst|board_temp[4][17][2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.075     ; 2.895      ;
; 2.021 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[10][4][1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.895      ;
; 2.021 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[10][4][2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.895      ;
; 2.023 ; y_new[3]    ; board_representor:board_representor_inst|board_temp[10][11][0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.085     ; 2.879      ;
; 2.023 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[11][7][0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 2.881      ;
; 2.023 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[3][10][0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.086     ; 2.878      ;
; 2.023 ; y_new[3]    ; board_representor:board_representor_inst|board_temp[10][11][1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.085     ; 2.879      ;
; 2.023 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[11][7][1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 2.881      ;
; 2.023 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[3][10][1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.086     ; 2.878      ;
; 2.023 ; y_new[3]    ; board_representor:board_representor_inst|board_temp[10][11][2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.085     ; 2.879      ;
; 2.023 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[11][7][2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 2.881      ;
; 2.023 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[3][10][2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.086     ; 2.878      ;
; 2.024 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[12][11][0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.060     ; 2.903      ;
; 2.024 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[12][11][1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.060     ; 2.903      ;
; 2.024 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[12][11][2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.060     ; 2.903      ;
; 2.025 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[8][9][0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.048     ; 2.914      ;
; 2.025 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[8][9][1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.048     ; 2.914      ;
; 2.025 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[8][9][2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.048     ; 2.914      ;
; 2.026 ; y_new[3]    ; board_representor:board_representor_inst|board_temp[11][12][0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 2.882      ;
; 2.026 ; y_new[3]    ; board_representor:board_representor_inst|board_temp[11][12][1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 2.882      ;
; 2.026 ; y_new[3]    ; board_representor:board_representor_inst|board_temp[11][12][2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 2.882      ;
; 2.027 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[11][15][0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 2.886      ;
; 2.027 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[8][16][0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 2.905      ;
; 2.027 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[11][15][1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 2.886      ;
; 2.027 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[8][16][1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 2.905      ;
; 2.027 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[11][15][2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 2.886      ;
; 2.027 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[8][16][2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 2.905      ;
; 2.028 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[3][11][0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.086     ; 2.873      ;
; 2.028 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[3][11][1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.086     ; 2.873      ;
; 2.028 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[3][11][2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.086     ; 2.873      ;
; 2.028 ; y_new[2]    ; board_representor:board_representor_inst|board_temp[10][4][0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.069     ; 2.890      ;
; 2.030 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[10][10][0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.077     ; 2.880      ;
; 2.030 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[10][10][1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.077     ; 2.880      ;
; 2.030 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[10][10][2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.077     ; 2.880      ;
; 2.031 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[10][12][0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.076     ; 2.880      ;
; 2.031 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[10][12][1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.076     ; 2.880      ;
; 2.031 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[10][12][2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.076     ; 2.880      ;
; 2.034 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[5][12][0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.086     ; 2.867      ;
; 2.034 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[5][12][1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.086     ; 2.867      ;
; 2.034 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[5][12][2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.086     ; 2.867      ;
; 2.035 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[8][4][0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.060     ; 2.892      ;
; 2.035 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[5][17][0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.085     ; 2.867      ;
; 2.035 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[16][10][0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.030     ; 2.922      ;
; 2.035 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[16][10][1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.030     ; 2.922      ;
; 2.035 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[8][4][1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.060     ; 2.892      ;
; 2.035 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[5][17][1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.085     ; 2.867      ;
; 2.035 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[8][4][2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.060     ; 2.892      ;
; 2.035 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[16][10][2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.030     ; 2.922      ;
; 2.035 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[5][17][2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.085     ; 2.867      ;
; 2.036 ; y_new[4]    ; board_representor:board_representor_inst|board_temp[6][5][0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.060     ; 2.891      ;
+-------+-------------+----------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                        ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.168 ; command_translator:command_translator_inst|tile[0]             ; command_translator:command_translator_inst|tile[0]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.307      ;
; 0.178 ; command_translator:command_translator_inst|RX:uut0|Rx_err      ; command_translator:command_translator_inst|RX:uut0|Rx_err      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; command_translator:command_translator_inst|RX:uut0|reg[5]      ; command_translator:command_translator_inst|RX:uut0|reg[5]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; command_translator:command_translator_inst|RX:uut0|reg[1]      ; command_translator:command_translator_inst|RX:uut0|reg[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; command_translator:command_translator_inst|RX:uut0|reg[2]      ; command_translator:command_translator_inst|RX:uut0|reg[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; command_translator:command_translator_inst|RX:uut0|reg[0]      ; command_translator:command_translator_inst|RX:uut0|reg[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; command_translator:command_translator_inst|RX:uut0|reg[4]      ; command_translator:command_translator_inst|RX:uut0|reg[4]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; command_translator:command_translator_inst|RX:uut0|reg[6]      ; command_translator:command_translator_inst|RX:uut0|reg[6]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; command_translator:command_translator_inst|RX:uut0|reg[7]      ; command_translator:command_translator_inst|RX:uut0|reg[7]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; command_translator:command_translator_inst|RX:uut0|reg[3]      ; command_translator:command_translator_inst|RX:uut0|reg[3]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; command_translator:command_translator_inst|RX:uut0|state.start ; command_translator:command_translator_inst|RX:uut0|state.start ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; command_translator:command_translator_inst|RX:uut0|state.idle  ; command_translator:command_translator_inst|RX:uut0|state.idle  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; move_translator:move_translator_inst|Tx_data[3]                ; move_translator:move_translator_inst|Tx_data[3]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; move_translator:move_translator_inst|Tx_en                     ; move_translator:move_translator_inst|Tx_en                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; move_translator:move_translator_inst|Tx_state.axis_x           ; move_translator:move_translator_inst|Tx_state.axis_x           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; move_translator:move_translator_inst|y_temp[1]                 ; move_translator:move_translator_inst|y_temp[1]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; board_representor:board_representor_inst|board_ready           ; board_representor:board_representor_inst|board_ready           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; command_translator:command_translator_inst|y_temp[4]           ; command_translator:command_translator_inst|y_temp[4]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; command_translator:command_translator_inst|x_temp[0]           ; command_translator:command_translator_inst|x_temp[0]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; command_translator:command_translator_inst|y_temp[1]           ; command_translator:command_translator_inst|y_temp[1]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; command_translator:command_translator_inst|Tranlation_err      ; command_translator:command_translator_inst|Tranlation_err      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; command_translator:command_translator_inst|Rx_state.axis_x     ; command_translator:command_translator_inst|Rx_state.axis_x     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; command_translator:command_translator_inst|RX:uut0|Rx_finish   ; command_translator:command_translator_inst|RX:uut0|Rx_finish   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; move_translator:move_translator_inst|Tx_data[6]                ; move_translator:move_translator_inst|Tx_data[6]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; move_translator:move_translator_inst|Tx_data[5]                ; move_translator:move_translator_inst|Tx_data[5]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; move_translator:move_translator_inst|x_temp[1]                 ; move_translator:move_translator_inst|x_temp[1]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; move_translator:move_translator_inst|x_temp[3]                 ; move_translator:move_translator_inst|x_temp[3]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; move_translator:move_translator_inst|x_temp[4]                 ; move_translator:move_translator_inst|x_temp[4]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; move_translator:move_translator_inst|move_finish               ; move_translator:move_translator_inst|move_finish               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.181 ; move_translator:move_translator_inst|TX:uut0|state.idle        ; move_translator:move_translator_inst|TX:uut0|state.idle        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; move_translator_en                                             ; move_translator_en                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; top_state.board_representation                                 ; top_state.board_representation                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; top_state.send_move                                            ; top_state.send_move                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; top_state.idle                                                 ; top_state.idle                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.185 ; move_translator:move_translator_inst|Tx_state.tile_pattern     ; move_translator:move_translator_inst|Tx_state.tile_pattern     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.186 ; command_translator:command_translator_inst|RX:uut0|state.start ; command_translator:command_translator_inst|RX:uut0|state.bit0  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.315      ;
; 0.189 ; command_translator:command_translator_inst|RX:uut0|state.bit5  ; command_translator:command_translator_inst|RX:uut0|state.bit6  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.318      ;
; 0.190 ; command_translator:command_translator_inst|RX:uut0|state.bit5  ; command_translator:command_translator_inst|RX:uut0|reg[5]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.319      ;
; 0.191 ; move_translator:move_translator_inst|TX:uut0|state.bit6        ; move_translator:move_translator_inst|TX:uut0|state.bit7        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.193 ; move_translator:move_translator_inst|TX:uut0|state.bit7        ; move_translator:move_translator_inst|TX:uut0|state.stop        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.318      ;
; 0.196 ; move_translator:move_translator_inst|TX:uut0|state.bit7        ; move_translator:move_translator_inst|TX:uut0|Txd               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.321      ;
; 0.196 ; command_translator:command_translator_inst|RX:uut0|state.bit4  ; command_translator:command_translator_inst|RX:uut0|state.bit5  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.325      ;
; 0.197 ; command_translator:command_translator_inst|RX:uut0|state.bit7  ; command_translator:command_translator_inst|RX:uut0|state.stop  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.326      ;
; 0.197 ; command_translator:command_translator_inst|RX:uut0|state.bit0  ; command_translator:command_translator_inst|RX:uut0|state.bit1  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.326      ;
; 0.197 ; board_representor:board_representor_inst|board_temp[0][5][2]   ; board_representor:board_representor_inst|board[0][5][2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.326      ;
; 0.199 ; command_translator:command_translator_inst|RX:uut0|state.bit6  ; command_translator:command_translator_inst|RX:uut0|state.bit7  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.328      ;
; 0.200 ; move_translator:move_translator_inst|TX:uut0|state.bit4        ; move_translator:move_translator_inst|TX:uut0|state.bit5        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; move_translator:move_translator_inst|TX:uut0|state.start       ; move_translator:move_translator_inst|TX:uut0|state.bit0        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.201 ; board_representor:board_representor_inst|board_temp[19][12][2] ; board_representor:board_representor_inst|board[19][12][2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.330      ;
; 0.202 ; top_state.send_move                                            ; top_state.idle                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.327      ;
; 0.204 ; board_representor:board_representor_inst|board_temp[8][14][2]  ; board_representor:board_representor_inst|board_temp[9][14][2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.331      ;
; 0.204 ; move_translator:move_translator_inst|Tx_state.axis_y           ; move_translator:move_translator_inst|Tx_state.tile_pattern     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.333      ;
; 0.206 ; command_translator:command_translator_inst|RX:uut0|state.stop  ; command_translator:command_translator_inst|RX:uut0|Rx_err      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.335      ;
; 0.210 ; board_representor:board_representor_inst|board_temp[5][9][2]   ; board_representor:board_representor_inst|board_temp[6][9][2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.337      ;
; 0.211 ; board_representor:board_representor_inst|board_temp[6][17][0]  ; board_representor:board_representor_inst|board_temp[7][17][0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.338      ;
; 0.211 ; board_representor:board_representor_inst|board_temp[4][12][1]  ; board_representor:board_representor_inst|board_temp[5][12][1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.338      ;
; 0.212 ; board_representor:board_representor_inst|board_temp[13][17][2] ; board_representor:board_representor_inst|board_temp[14][17][2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.340      ;
; 0.213 ; board_representor:board_representor_inst|board_temp[2][4][0]   ; board_representor:board_representor_inst|board_temp[3][4][0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.341      ;
; 0.214 ; board_representor:board_representor_inst|board_temp[10][19][0] ; board_representor:board_representor_inst|board_temp[11][19][0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.342      ;
; 0.214 ; board_representor:board_representor_inst|board_temp[6][17][1]  ; board_representor:board_representor_inst|board_temp[7][17][1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.341      ;
; 0.215 ; board_representor:board_representor_inst|board_temp[4][14][2]  ; board_representor:board_representor_inst|board_temp[5][14][2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.342      ;
; 0.216 ; move_translator:move_translator_inst|Tx_state.idle             ; move_translator:move_translator_inst|move_finish               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.344      ;
; 0.219 ; board_representor:board_representor_inst|board_temp[13][17][1] ; board_representor:board_representor_inst|board_temp[14][17][1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.347      ;
; 0.220 ; board_representor:board_representor_inst|board_temp[4][10][2]  ; board_representor:board_representor_inst|board_temp[5][10][2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.347      ;
; 0.224 ; move_translator:move_translator_inst|Tx_state.idle             ; move_translator:move_translator_inst|Tx_data[6]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.352      ;
; 0.226 ; board_representor:board_representor_inst|board_temp[4][12][0]  ; board_representor:board_representor_inst|board_temp[5][12][0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.353      ;
; 0.249 ; board_representor:board_representor_inst|board_temp[19][10][2] ; board_representor:board_representor_inst|board[19][10][2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.415      ;
; 0.256 ; board_representor:board_representor_inst|board_temp[14][0][0]  ; board_representor:board_representor_inst|board_temp[15][0][0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.385      ;
; 0.256 ; board_representor:board_representor_inst|board_temp[18][0][0]  ; board_representor:board_representor_inst|board_temp[19][0][0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.385      ;
; 0.258 ; command_translator:command_translator_inst|RX:uut0|reg[1]      ; command_translator:command_translator_inst|RX:uut0|Rx_data[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.387      ;
; 0.258 ; command_translator:command_translator_inst|RX:uut0|reg[2]      ; command_translator:command_translator_inst|RX:uut0|Rx_data[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.387      ;
; 0.258 ; command_translator:command_translator_inst|RX:uut0|reg[4]      ; command_translator:command_translator_inst|RX:uut0|Rx_data[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.387      ;
; 0.258 ; board_representor:board_representor_inst|board_temp[6][0][0]   ; board_representor:board_representor_inst|board_temp[7][0][0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.385      ;
; 0.259 ; command_translator:command_translator_inst|RX:uut0|reg[0]      ; command_translator:command_translator_inst|RX:uut0|Rx_data[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.388      ;
; 0.259 ; command_translator:command_translator_inst|RX:uut0|reg[6]      ; command_translator:command_translator_inst|RX:uut0|Rx_data[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.388      ;
; 0.261 ; top_state.board_representation                                 ; top_state.Neural_network                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.386      ;
; 0.262 ; board_representor:board_representor_inst|board_temp[15][19][2] ; board_representor:board_representor_inst|board_temp[16][19][2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.391      ;
; 0.262 ; board_representor:board_representor_inst|board_temp[1][19][1]  ; board_representor:board_representor_inst|board_temp[2][19][1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.391      ;
; 0.263 ; board_representor:board_representor_inst|board_temp[1][3][2]   ; board_representor:board_representor_inst|board_temp[2][3][2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.391      ;
; 0.265 ; move_translator:move_translator_inst|Tx_state.line_feed        ; move_translator:move_translator_inst|Tx_state.axis_y           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 0.402      ;
; 0.269 ; board_representor:board_representor_inst|board_temp[0][1][0]   ; board_representor:board_representor_inst|board[0][1][0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.398      ;
; 0.270 ; command_translator:command_translator_inst|RX:uut0|state.bit3  ; command_translator:command_translator_inst|RX:uut0|state.bit4  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.399      ;
; 0.270 ; command_translator:command_translator_inst|RX:uut0|state.bit1  ; command_translator:command_translator_inst|RX:uut0|state.bit2  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.399      ;
; 0.270 ; board_representor:board_representor_inst|board_temp[8][19][1]  ; board_representor:board_representor_inst|board_temp[9][19][1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.397      ;
; 0.270 ; board_representor:board_representor_inst|board_temp[0][5][1]   ; board_representor:board_representor_inst|board[0][5][1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.399      ;
; 0.271 ; command_translator:command_translator_inst|RX:uut0|state.bit2  ; command_translator:command_translator_inst|RX:uut0|state.bit3  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.400      ;
; 0.272 ; board_representor:board_representor_inst|board_temp[10][2][1]  ; board_representor:board_representor_inst|board_temp[11][2][1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 0.613      ;
; 0.273 ; move_translator:move_translator_inst|TX:uut0|state.bit5        ; move_translator:move_translator_inst|TX:uut0|state.bit6        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.398      ;
; 0.274 ; move_translator:move_translator_inst|TX:uut0|state.bit2        ; move_translator:move_translator_inst|TX:uut0|state.bit3        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.399      ;
; 0.275 ; move_translator:move_translator_inst|TX:uut0|state.bit1        ; move_translator:move_translator_inst|TX:uut0|state.bit2        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.400      ;
; 0.275 ; board_representor:board_representor_inst|board_temp[19][3][1]  ; board_representor:board_representor_inst|board[19][3][1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.404      ;
; 0.276 ; board_representor:board_representor_inst|board_temp[0][17][0]  ; board_representor:board_representor_inst|board[0][17][0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.405      ;
; 0.278 ; board_representor:board_representor_inst|board_temp[18][11][2] ; board_representor:board_representor_inst|board_temp[19][11][2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.407      ;
; 0.279 ; top_state.Neural_network                                       ; top_state.send_move                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.404      ;
; 0.280 ; top_state.Neural_network                                       ; move_translator_en                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.405      ;
; 0.291 ; command_translator:command_translator_inst|RX:uut0|counter[1]  ; command_translator:command_translator_inst|RX:uut0|counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.420      ;
; 0.291 ; command_translator:command_translator_inst|RX:uut0|counter[8]  ; command_translator:command_translator_inst|RX:uut0|counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.420      ;
; 0.295 ; command_translator:command_translator_inst|RX:uut0|counter[11] ; command_translator:command_translator_inst|RX:uut0|counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.424      ;
; 0.296 ; command_translator:command_translator_inst|RX:uut0|counter[5]  ; command_translator:command_translator_inst|RX:uut0|counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.425      ;
; 0.296 ; command_translator:command_translator_inst|RX:uut0|counter[6]  ; command_translator:command_translator_inst|RX:uut0|counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.425      ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                 ;
+-------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; -3.639   ; 0.168 ; N/A      ; N/A     ; 4.710               ;
;  clk                                                  ; N/A      ; N/A   ; N/A      ; N/A     ; 9.574               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -3.639   ; 0.168 ; N/A      ; N/A     ; 4.710               ;
; Design-wide TNS                                       ; -594.977 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                                  ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -594.977 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+----------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Txd              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Tx_busy          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Rx_busy          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Rx_err           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Translation_busy ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Tranlation_err   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; testing          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Rxd                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clock                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Txd              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; Tx_busy          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Rx_busy          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Rx_err           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Translation_busy ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Tranlation_err   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; testing          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Txd              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; Tx_busy          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Rx_busy          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Rx_err           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Translation_busy ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Tranlation_err   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; testing          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Txd              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; Tx_busy          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Rx_busy          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Rx_err           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Translation_busy ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Tranlation_err   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; testing          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 509      ; 74       ; 31450    ; 368339   ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 509      ; 74       ; 31450    ; 368339   ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 2589  ; 2589 ;
; Unconstrained Output Ports      ; 6     ; 6    ;
; Unconstrained Output Port Paths ; 6     ; 6    ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                    ;
+------------------------------------------------------+------------------------------------------------------+-----------+---------------+
; Target                                               ; Clock                                                ; Type      ; Status        ;
+------------------------------------------------------+------------------------------------------------------+-----------+---------------+
; clock                                                ; clk                                                  ; Base      ; Constrained   ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained   ;
; reset                                                ;                                                      ; Base      ; Unconstrained ;
+------------------------------------------------------+------------------------------------------------------+-----------+---------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; Rxd        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; Output Port      ; Comment                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; Rx_busy          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rx_err           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Tranlation_err   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Translation_busy ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Tx_busy          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Txd              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; Rxd        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; Output Port      ; Comment                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; Rx_busy          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rx_err           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Tranlation_err   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Translation_busy ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Tx_busy          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Txd              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition
    Info: Processing started: Mon May 02 17:09:54 2016
Info: Command: quartus_sta Trax -c Trax
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches.
Info (332104): Reading SDC File: 'Trax.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: reset was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch move_translator:move_translator_inst|x_temp[2]~1 is being clocked by reset
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.639
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.639            -594.977 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.385
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.385               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.712
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.712               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.891               0.000 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: reset was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch move_translator:move_translator_inst|x_temp[2]~1 is being clocked by reset
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.680
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.680            -194.097 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.339
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.339               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.710
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.710               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.887               0.000 clk 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: reset was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch move_translator:move_translator_inst|x_temp[2]~1 is being clocked by reset
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.892
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.892               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.168
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.168               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.746
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.746               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.574               0.000 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 985 megabytes
    Info: Processing ended: Mon May 02 17:10:06 2016
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:06


