{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701809595687 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701809595689 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  6 03:53:15 2023 " "Processing started: Wed Dec  6 03:53:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701809595689 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809595689 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tubes-sisdig -c tubes-sisdig " "Command: quartus_map --read_settings_files=on --write_settings_files=off tubes-sisdig -c tubes-sisdig" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809595689 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701809596776 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701809596776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xtea_engine_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xtea_engine_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xtea_engine_fsm-fsm " "Found design unit 1: xtea_engine_fsm-fsm" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701809605490 ""} { "Info" "ISGN_ENTITY_NAME" "1 xtea_engine_fsm " "Found entity 1: xtea_engine_fsm" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701809605490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809605490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xtea_engine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xtea_engine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xtea_engine-xtea_engine_arc " "Found design unit 1: xtea_engine-xtea_engine_arc" {  } { { "xtea_engine.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701809605494 ""} { "Info" "ISGN_ENTITY_NAME" "1 xtea_engine " "Found entity 1: xtea_engine" {  } { { "xtea_engine.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701809605494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809605494 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "xtea_engine " "Elaborating entity \"xtea_engine\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701809605599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xtea_engine_fsm xtea_engine_fsm:fsm " "Elaborating entity \"xtea_engine_fsm\" for hierarchy \"xtea_engine_fsm:fsm\"" {  } { { "xtea_engine.vhd" "fsm" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701809605671 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prevStart xtea_engine_fsm.vhd(48) " "VHDL Process Statement warning at xtea_engine_fsm.vhd(48): signal \"prevStart\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701809605672 "|xtea_engine|xtea_engine_fsm:fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ende xtea_engine_fsm.vhd(62) " "VHDL Process Statement warning at xtea_engine_fsm.vhd(62): signal \"ende\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701809605672 "|xtea_engine|xtea_engine_fsm:fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count xtea_engine_fsm.vhd(77) " "VHDL Process Statement warning at xtea_engine_fsm.vhd(77): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701809605672 "|xtea_engine|xtea_engine_fsm:fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count xtea_engine_fsm.vhd(78) " "VHDL Process Statement warning at xtea_engine_fsm.vhd(78): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701809605672 "|xtea_engine|xtea_engine_fsm:fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ende xtea_engine_fsm.vhd(79) " "VHDL Process Statement warning at xtea_engine_fsm.vhd(79): signal \"ende\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701809605672 "|xtea_engine|xtea_engine_fsm:fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ende xtea_engine_fsm.vhd(97) " "VHDL Process Statement warning at xtea_engine_fsm.vhd(97): signal \"ende\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701809605672 "|xtea_engine|xtea_engine_fsm:fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ende xtea_engine_fsm.vhd(112) " "VHDL Process Statement warning at xtea_engine_fsm.vhd(112): signal \"ende\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701809605673 "|xtea_engine|xtea_engine_fsm:fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ende xtea_engine_fsm.vhd(127) " "VHDL Process Statement warning at xtea_engine_fsm.vhd(127): signal \"ende\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701809605673 "|xtea_engine|xtea_engine_fsm:fsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nextState xtea_engine_fsm.vhd(39) " "VHDL Process Statement warning at xtea_engine_fsm.vhd(39): inferring latch(es) for signal or variable \"nextState\", which holds its previous value in one or more paths through the process" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701809605673 "|xtea_engine|xtea_engine_fsm:fsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "done xtea_engine_fsm.vhd(39) " "VHDL Process Statement warning at xtea_engine_fsm.vhd(39): inferring latch(es) for signal or variable \"done\", which holds its previous value in one or more paths through the process" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701809605673 "|xtea_engine|xtea_engine_fsm:fsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_v0 xtea_engine_fsm.vhd(39) " "VHDL Process Statement warning at xtea_engine_fsm.vhd(39): inferring latch(es) for signal or variable \"en_v0\", which holds its previous value in one or more paths through the process" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701809605673 "|xtea_engine|xtea_engine_fsm:fsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_v1 xtea_engine_fsm.vhd(39) " "VHDL Process Statement warning at xtea_engine_fsm.vhd(39): inferring latch(es) for signal or variable \"en_v1\", which holds its previous value in one or more paths through the process" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701809605673 "|xtea_engine|xtea_engine_fsm:fsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_sum xtea_engine_fsm.vhd(39) " "VHDL Process Statement warning at xtea_engine_fsm.vhd(39): inferring latch(es) for signal or variable \"en_sum\", which holds its previous value in one or more paths through the process" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701809605673 "|xtea_engine|xtea_engine_fsm:fsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel_v0 xtea_engine_fsm.vhd(39) " "VHDL Process Statement warning at xtea_engine_fsm.vhd(39): inferring latch(es) for signal or variable \"sel_v0\", which holds its previous value in one or more paths through the process" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701809605673 "|xtea_engine|xtea_engine_fsm:fsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel_v1 xtea_engine_fsm.vhd(39) " "VHDL Process Statement warning at xtea_engine_fsm.vhd(39): inferring latch(es) for signal or variable \"sel_v1\", which holds its previous value in one or more paths through the process" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701809605673 "|xtea_engine|xtea_engine_fsm:fsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel_sum xtea_engine_fsm.vhd(39) " "VHDL Process Statement warning at xtea_engine_fsm.vhd(39): inferring latch(es) for signal or variable \"sel_sum\", which holds its previous value in one or more paths through the process" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701809605673 "|xtea_engine|xtea_engine_fsm:fsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "operation xtea_engine_fsm.vhd(39) " "VHDL Process Statement warning at xtea_engine_fsm.vhd(39): inferring latch(es) for signal or variable \"operation\", which holds its previous value in one or more paths through the process" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701809605674 "|xtea_engine|xtea_engine_fsm:fsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "count xtea_engine_fsm.vhd(39) " "VHDL Process Statement warning at xtea_engine_fsm.vhd(39): inferring latch(es) for signal or variable \"count\", which holds its previous value in one or more paths through the process" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701809605674 "|xtea_engine|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] xtea_engine_fsm.vhd(39) " "Inferred latch for \"count\[0\]\" at xtea_engine_fsm.vhd(39)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809605675 "|xtea_engine|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] xtea_engine_fsm.vhd(39) " "Inferred latch for \"count\[1\]\" at xtea_engine_fsm.vhd(39)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809605675 "|xtea_engine|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] xtea_engine_fsm.vhd(39) " "Inferred latch for \"count\[2\]\" at xtea_engine_fsm.vhd(39)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809605676 "|xtea_engine|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\] xtea_engine_fsm.vhd(39) " "Inferred latch for \"count\[3\]\" at xtea_engine_fsm.vhd(39)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809605676 "|xtea_engine|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\] xtea_engine_fsm.vhd(39) " "Inferred latch for \"count\[4\]\" at xtea_engine_fsm.vhd(39)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809605676 "|xtea_engine|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\] xtea_engine_fsm.vhd(39) " "Inferred latch for \"count\[5\]\" at xtea_engine_fsm.vhd(39)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809605676 "|xtea_engine|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\] xtea_engine_fsm.vhd(39) " "Inferred latch for \"count\[6\]\" at xtea_engine_fsm.vhd(39)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809605676 "|xtea_engine|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[7\] xtea_engine_fsm.vhd(39) " "Inferred latch for \"count\[7\]\" at xtea_engine_fsm.vhd(39)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809605676 "|xtea_engine|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[8\] xtea_engine_fsm.vhd(39) " "Inferred latch for \"count\[8\]\" at xtea_engine_fsm.vhd(39)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809605676 "|xtea_engine|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[9\] xtea_engine_fsm.vhd(39) " "Inferred latch for \"count\[9\]\" at xtea_engine_fsm.vhd(39)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809605677 "|xtea_engine|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[10\] xtea_engine_fsm.vhd(39) " "Inferred latch for \"count\[10\]\" at xtea_engine_fsm.vhd(39)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809605677 "|xtea_engine|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[11\] xtea_engine_fsm.vhd(39) " "Inferred latch for \"count\[11\]\" at xtea_engine_fsm.vhd(39)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809605677 "|xtea_engine|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[12\] xtea_engine_fsm.vhd(39) " "Inferred latch for \"count\[12\]\" at xtea_engine_fsm.vhd(39)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809605677 "|xtea_engine|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[13\] xtea_engine_fsm.vhd(39) " "Inferred latch for \"count\[13\]\" at xtea_engine_fsm.vhd(39)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809605677 "|xtea_engine|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[14\] xtea_engine_fsm.vhd(39) " "Inferred latch for \"count\[14\]\" at xtea_engine_fsm.vhd(39)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809605677 "|xtea_engine|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[15\] xtea_engine_fsm.vhd(39) " "Inferred latch for \"count\[15\]\" at xtea_engine_fsm.vhd(39)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809605677 "|xtea_engine|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[16\] xtea_engine_fsm.vhd(39) " "Inferred latch for \"count\[16\]\" at xtea_engine_fsm.vhd(39)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809605677 "|xtea_engine|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[17\] xtea_engine_fsm.vhd(39) " "Inferred latch for \"count\[17\]\" at xtea_engine_fsm.vhd(39)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809605677 "|xtea_engine|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[18\] xtea_engine_fsm.vhd(39) " "Inferred latch for \"count\[18\]\" at xtea_engine_fsm.vhd(39)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809605677 "|xtea_engine|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[19\] xtea_engine_fsm.vhd(39) " "Inferred latch for \"count\[19\]\" at xtea_engine_fsm.vhd(39)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809605677 "|xtea_engine|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[20\] xtea_engine_fsm.vhd(39) " "Inferred latch for \"count\[20\]\" at xtea_engine_fsm.vhd(39)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809605677 "|xtea_engine|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[21\] xtea_engine_fsm.vhd(39) " "Inferred latch for \"count\[21\]\" at xtea_engine_fsm.vhd(39)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809605677 "|xtea_engine|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[22\] xtea_engine_fsm.vhd(39) " "Inferred latch for \"count\[22\]\" at xtea_engine_fsm.vhd(39)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809605677 "|xtea_engine|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[23\] xtea_engine_fsm.vhd(39) " "Inferred latch for \"count\[23\]\" at xtea_engine_fsm.vhd(39)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809605678 "|xtea_engine|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[24\] xtea_engine_fsm.vhd(39) " "Inferred latch for \"count\[24\]\" at xtea_engine_fsm.vhd(39)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809605678 "|xtea_engine|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[25\] xtea_engine_fsm.vhd(39) " "Inferred latch for \"count\[25\]\" at xtea_engine_fsm.vhd(39)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809605678 "|xtea_engine|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[26\] xtea_engine_fsm.vhd(39) " "Inferred latch for \"count\[26\]\" at xtea_engine_fsm.vhd(39)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809605678 "|xtea_engine|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[27\] xtea_engine_fsm.vhd(39) " "Inferred latch for \"count\[27\]\" at xtea_engine_fsm.vhd(39)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809605678 "|xtea_engine|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[28\] xtea_engine_fsm.vhd(39) " "Inferred latch for \"count\[28\]\" at xtea_engine_fsm.vhd(39)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809605678 "|xtea_engine|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[29\] xtea_engine_fsm.vhd(39) " "Inferred latch for \"count\[29\]\" at xtea_engine_fsm.vhd(39)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809605678 "|xtea_engine|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[30\] xtea_engine_fsm.vhd(39) " "Inferred latch for \"count\[30\]\" at xtea_engine_fsm.vhd(39)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809605678 "|xtea_engine|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[31\] xtea_engine_fsm.vhd(39) " "Inferred latch for \"count\[31\]\" at xtea_engine_fsm.vhd(39)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809605678 "|xtea_engine|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation xtea_engine_fsm.vhd(39) " "Inferred latch for \"operation\" at xtea_engine_fsm.vhd(39)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809605678 "|xtea_engine|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_sum xtea_engine_fsm.vhd(39) " "Inferred latch for \"sel_sum\" at xtea_engine_fsm.vhd(39)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809605678 "|xtea_engine|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_v1 xtea_engine_fsm.vhd(39) " "Inferred latch for \"sel_v1\" at xtea_engine_fsm.vhd(39)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809605678 "|xtea_engine|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_v0 xtea_engine_fsm.vhd(39) " "Inferred latch for \"sel_v0\" at xtea_engine_fsm.vhd(39)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809605678 "|xtea_engine|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_sum xtea_engine_fsm.vhd(39) " "Inferred latch for \"en_sum\" at xtea_engine_fsm.vhd(39)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809605678 "|xtea_engine|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_v1 xtea_engine_fsm.vhd(39) " "Inferred latch for \"en_v1\" at xtea_engine_fsm.vhd(39)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809605679 "|xtea_engine|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_v0 xtea_engine_fsm.vhd(39) " "Inferred latch for \"en_v0\" at xtea_engine_fsm.vhd(39)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809605679 "|xtea_engine|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "done xtea_engine_fsm.vhd(39) " "Inferred latch for \"done\" at xtea_engine_fsm.vhd(39)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809605679 "|xtea_engine|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.s_done xtea_engine_fsm.vhd(39) " "Inferred latch for \"nextState.s_done\" at xtea_engine_fsm.vhd(39)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809605679 "|xtea_engine|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.s_op_done xtea_engine_fsm.vhd(39) " "Inferred latch for \"nextState.s_op_done\" at xtea_engine_fsm.vhd(39)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809605679 "|xtea_engine|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.s_sum xtea_engine_fsm.vhd(39) " "Inferred latch for \"nextState.s_sum\" at xtea_engine_fsm.vhd(39)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809605679 "|xtea_engine|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.s_op_1 xtea_engine_fsm.vhd(39) " "Inferred latch for \"nextState.s_op_1\" at xtea_engine_fsm.vhd(39)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809605679 "|xtea_engine|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.s_op_0 xtea_engine_fsm.vhd(39) " "Inferred latch for \"nextState.s_op_0\" at xtea_engine_fsm.vhd(39)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809605679 "|xtea_engine|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.s_load xtea_engine_fsm.vhd(39) " "Inferred latch for \"nextState.s_load\" at xtea_engine_fsm.vhd(39)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809605679 "|xtea_engine|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.s_waiting xtea_engine_fsm.vhd(39) " "Inferred latch for \"nextState.s_waiting\" at xtea_engine_fsm.vhd(39)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809605680 "|xtea_engine|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.init xtea_engine_fsm.vhd(39) " "Inferred latch for \"nextState.init\" at xtea_engine_fsm.vhd(39)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809605680 "|xtea_engine|xtea_engine_fsm:fsm"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "out0_reg register32 " "Node instance \"out0_reg\" instantiates undefined entity \"register32\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "xtea_engine.vhd" "out0_reg" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine.vhd" 123 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1701809606149 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "out1_reg register32 " "Node instance \"out1_reg\" instantiates undefined entity \"register32\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "xtea_engine.vhd" "out1_reg" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine.vhd" 132 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1701809606149 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "v0_mux mux_2in " "Node instance \"v0_mux\" instantiates undefined entity \"mux_2in\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "xtea_engine.vhd" "v0_mux" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine.vhd" 141 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1701809606149 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "v1_mux mux_2in " "Node instance \"v1_mux\" instantiates undefined entity \"mux_2in\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "xtea_engine.vhd" "v1_mux" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine.vhd" 152 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1701809606149 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "v0_reg register32 " "Node instance \"v0_reg\" instantiates undefined entity \"register32\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "xtea_engine.vhd" "v0_reg" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine.vhd" 163 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1701809606149 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "v1_reg register32 " "Node instance \"v1_reg\" instantiates undefined entity \"register32\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "xtea_engine.vhd" "v1_reg" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine.vhd" 172 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1701809606149 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "op_mux mux_2in " "Node instance \"op_mux\" instantiates undefined entity \"mux_2in\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "xtea_engine.vhd" "op_mux" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine.vhd" 181 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1701809606149 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "op_mux2 mux_2in " "Node instance \"op_mux2\" instantiates undefined entity \"mux_2in\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "xtea_engine.vhd" "op_mux2" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine.vhd" 192 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1701809606149 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "first_sum_mux mux_2in " "Node instance \"first_sum_mux\" instantiates undefined entity \"mux_2in\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "xtea_engine.vhd" "first_sum_mux" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine.vhd" 205 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1701809606149 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "sum_mux mux_2in " "Node instance \"sum_mux\" instantiates undefined entity \"mux_2in\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "xtea_engine.vhd" "sum_mux" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine.vhd" 216 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1701809606149 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "sum_reg register32 " "Node instance \"sum_reg\" instantiates undefined entity \"register32\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "xtea_engine.vhd" "sum_reg" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine.vhd" 227 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1701809606149 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "sum_delta_mux mux_2in " "Node instance \"sum_delta_mux\" instantiates undefined entity \"mux_2in\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "xtea_engine.vhd" "sum_delta_mux" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine.vhd" 239 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1701809606149 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "key_sel_mux mux_2in " "Node instance \"key_sel_mux\" instantiates undefined entity \"mux_2in\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "xtea_engine.vhd" "key_sel_mux" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine.vhd" 252 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1701809606149 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "key_mux mux_4in " "Node instance \"key_mux\" instantiates undefined entity \"mux_4in\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "xtea_engine.vhd" "key_mux" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine.vhd" 265 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1701809606149 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "to_reg_mux mux_2in " "Node instance \"to_reg_mux\" instantiates undefined entity \"mux_2in\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "xtea_engine.vhd" "to_reg_mux" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine.vhd" 284 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1701809606150 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 15 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 15 errors, 19 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701809606370 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec  6 03:53:26 2023 " "Processing ended: Wed Dec  6 03:53:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701809606370 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701809606370 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701809606370 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809606370 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 17 s 19 s " "Quartus Prime Full Compilation was unsuccessful. 17 errors, 19 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701809607049 ""}
