<stg><name>computeLeastSquaresSolution<160, 3></name>


<trans_list>

<trans id="476" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln351" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln351" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="6" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="7" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="9" to="121">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="120" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="122" to="123">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="122" to="127">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="123" to="124">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="123" to="122">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="124" to="125">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="124" to="123">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="126" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="127" to="128">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="128" to="129">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="128" to="127">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="130" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="32">
<![CDATA[
codeRepl:0 %reuse_addr_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_addr_reg"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="32">
<![CDATA[
codeRepl:1 %reuse_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_reg"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64">
<![CDATA[
codeRepl:2 %call_ln349 = call void @gesvj<ap_fixed<64, 21, 0, 3, 0>, 160, 3, 2, 2>, i2 3, i64 %A, i64 %sigma_V, i64 %matU_V, i64 %A_i_V_0, i64 %A_i_V_1, i64 %A_j_V_0, i64 %A_j_V_1, i64 %matA_V_0, i64 %matA_V_1, i64 %V_i_V_0, i64 %V_i_V_1, i64 %V_j_V_0, i64 %V_j_V_1, i64 %matV_V_0, i64 %matV_V_1, i64 %U_V, i64 %S_V, i64 %V_V

]]></Node>
<StgValue><ssdm name="call_ln349"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
codeRepl:3 %store_ln0 = store i64 0, i64 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
codeRepl:4 %store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="136" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64">
<![CDATA[
codeRepl:2 %call_ln349 = call void @gesvj<ap_fixed<64, 21, 0, 3, 0>, 160, 3, 2, 2>, i2 3, i64 %A, i64 %sigma_V, i64 %matU_V, i64 %A_i_V_0, i64 %A_i_V_1, i64 %A_j_V_0, i64 %A_j_V_1, i64 %matA_V_0, i64 %matA_V_1, i64 %V_i_V_0, i64 %V_i_V_1, i64 %V_j_V_0, i64 %V_j_V_1, i64 %matV_V_0, i64 %matV_V_1, i64 %U_V, i64 %S_V, i64 %V_V

]]></Node>
<StgValue><ssdm name="call_ln349"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
codeRepl:5 %br_ln351 = br void

]]></Node>
<StgValue><ssdm name="br_ln351"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten = phi i9 0, void %codeRepl, i9 %add_ln351_2, void %._crit_edge22.loopexit

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:1 %i = phi i8 0, void %codeRepl, i8 %select_ln351_4, void %._crit_edge22.loopexit

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:2 %j = phi i2 0, void %codeRepl, i2 %add_ln352, void %._crit_edge22.loopexit

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3 %add_ln351_2 = add i9 %indvar_flatten, i9 1

]]></Node>
<StgValue><ssdm name="add_ln351_2"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="11" op_0_bw="8">
<![CDATA[
:4 %zext_ln351 = zext i8 %i

]]></Node>
<StgValue><ssdm name="zext_ln351"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:5 %p_shl = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %i, i7 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
:6 %p_shl6 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %i, i5 0

]]></Node>
<StgValue><ssdm name="p_shl6"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="15" op_0_bw="13">
<![CDATA[
:7 %p_shl6_cast = zext i13 %p_shl6

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:8 %empty = add i15 %p_shl, i15 %p_shl6_cast

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:9 %p_shl1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %i, i2 0

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="11" op_0_bw="10">
<![CDATA[
:10 %p_shl1_cast = zext i10 %p_shl1

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:11 %empty_138 = sub i11 %p_shl1_cast, i11 %zext_ln351

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:12 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:13 %icmp_ln351 = icmp_eq  i9 %indvar_flatten, i9 480

]]></Node>
<StgValue><ssdm name="icmp_ln351"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14 %br_ln351 = br i1 %icmp_ln351, void %._crit_edge22.loopexit, void %codeRepl10.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln351"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln351" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge22.loopexit:0 %add_ln351 = add i8 %i, i8 1

]]></Node>
<StgValue><ssdm name="add_ln351"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln351" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge22.loopexit:3 %icmp_ln352 = icmp_eq  i2 %j, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln352"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln351" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge22.loopexit:4 %select_ln351 = select i1 %icmp_ln352, i2 0, i2 %j

]]></Node>
<StgValue><ssdm name="select_ln351"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln351" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="11" op_0_bw="8">
<![CDATA[
._crit_edge22.loopexit:5 %zext_ln351_1 = zext i8 %add_ln351

]]></Node>
<StgValue><ssdm name="zext_ln351_1"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln351" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
._crit_edge22.loopexit:6 %p_shl_mid1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %add_ln351, i7 0

]]></Node>
<StgValue><ssdm name="p_shl_mid1"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln351" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
._crit_edge22.loopexit:7 %p_shl6_mid1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %add_ln351, i5 0

]]></Node>
<StgValue><ssdm name="p_shl6_mid1"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln351" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="15" op_0_bw="13">
<![CDATA[
._crit_edge22.loopexit:8 %p_shl6_cast_mid1 = zext i13 %p_shl6_mid1

]]></Node>
<StgValue><ssdm name="p_shl6_cast_mid1"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln351" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
._crit_edge22.loopexit:9 %p_mid1 = add i15 %p_shl_mid1, i15 %p_shl6_cast_mid1

]]></Node>
<StgValue><ssdm name="p_mid1"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln351" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
._crit_edge22.loopexit:10 %p_shl1_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln351, i2 0

]]></Node>
<StgValue><ssdm name="p_shl1_mid1"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln351" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="11" op_0_bw="10">
<![CDATA[
._crit_edge22.loopexit:11 %p_shl1_cast_mid1 = zext i10 %p_shl1_mid1

]]></Node>
<StgValue><ssdm name="p_shl1_cast_mid1"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln351" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge22.loopexit:12 %p_mid13 = sub i11 %p_shl1_cast_mid1, i11 %zext_ln351_1

]]></Node>
<StgValue><ssdm name="p_mid13"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln351" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
._crit_edge22.loopexit:13 %select_ln351_3 = select i1 %icmp_ln352, i11 %p_mid13, i11 %empty_138

]]></Node>
<StgValue><ssdm name="select_ln351_3"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln351" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge22.loopexit:15 %select_ln351_4 = select i1 %icmp_ln352, i8 %add_ln351, i8 %i

]]></Node>
<StgValue><ssdm name="select_ln351_4"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln351" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="11" op_0_bw="2">
<![CDATA[
._crit_edge22.loopexit:16 %j_cast5 = zext i2 %select_ln351

]]></Node>
<StgValue><ssdm name="j_cast5"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln351" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge22.loopexit:18 %tmp = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %p_mid1, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln351" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge22.loopexit:19 %tmp_19 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %empty, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln351" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
._crit_edge22.loopexit:20 %select_ln351_5 = select i1 %icmp_ln352, i13 %tmp, i13 %tmp_19

]]></Node>
<StgValue><ssdm name="select_ln351_5"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln351" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
._crit_edge22.loopexit:21 %or_ln = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %select_ln351_5, i2 %select_ln351

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln351" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="15">
<![CDATA[
._crit_edge22.loopexit:22 %zext_ln353 = zext i15 %or_ln

]]></Node>
<StgValue><ssdm name="zext_ln353"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln351" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="15" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge22.loopexit:23 %U_V_addr = getelementptr i64 %U_V, i64 0, i64 %zext_ln353

]]></Node>
<StgValue><ssdm name="U_V_addr"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln351" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge22.loopexit:24 %add_ln353 = add i11 %select_ln351_3, i11 %j_cast5

]]></Node>
<StgValue><ssdm name="add_ln353"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln351" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge22.loopexit:25 %sext_ln353 = sext i11 %add_ln353

]]></Node>
<StgValue><ssdm name="sext_ln353"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln351" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge22.loopexit:28 %reuse_addr_reg_load = load i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="reuse_addr_reg_load"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln351" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="15">
<![CDATA[
._crit_edge22.loopexit:29 %U_V_load = load i15 %U_V_addr

]]></Node>
<StgValue><ssdm name="U_V_load"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln351" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge22.loopexit:30 %addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln353

]]></Node>
<StgValue><ssdm name="addr_cmp"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln351" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge22.loopexit:34 %store_ln353 = store i64 %sext_ln353, i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln353"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln351" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge22.loopexit:35 %add_ln352 = add i2 %select_ln351, i2 1

]]></Node>
<StgValue><ssdm name="add_ln352"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln351" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge22.loopexit:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_351_1_VITIS_LOOP_352_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln351" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge22.loopexit:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 480, i64 480, i64 480

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln351" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge22.loopexit:14 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln351" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge22.loopexit:17 %specloopname_ln352 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19

]]></Node>
<StgValue><ssdm name="specloopname_ln352"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln351" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="15" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge22.loopexit:26 %U_V_addr_1 = getelementptr i64 %U_V, i64 0, i64 %sext_ln353

]]></Node>
<StgValue><ssdm name="U_V_addr_1"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln351" val="0"/>
<literal name="addr_cmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge22.loopexit:27 %reuse_reg_load = load i64 %reuse_reg

]]></Node>
<StgValue><ssdm name="reuse_reg_load"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln351" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="15">
<![CDATA[
._crit_edge22.loopexit:29 %U_V_load = load i15 %U_V_addr

]]></Node>
<StgValue><ssdm name="U_V_load"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln351" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge22.loopexit:31 %reuse_select = select i1 %addr_cmp, i64 %reuse_reg_load, i64 %U_V_load

]]></Node>
<StgValue><ssdm name="reuse_select"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln351" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="64" op_1_bw="15" op_2_bw="0">
<![CDATA[
._crit_edge22.loopexit:32 %store_ln353 = store i64 %reuse_select, i15 %U_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln353"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln351" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge22.loopexit:33 %store_ln353 = store i64 %reuse_select, i64 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln353"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln351" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge22.loopexit:36 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="191" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
codeRepl10.preheader.preheader:0 %br_ln39 = br void %codeRepl10.preheader

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="192" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
codeRepl10.preheader:0 %indvar_flatten13 = phi i9 %add_ln39_2, void %._crit_edge.i.loopexit, i9 0, void %codeRepl10.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten13"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
codeRepl10.preheader:1 %i_17 = phi i8 %select_ln39_2, void %._crit_edge.i.loopexit, i8 0, void %codeRepl10.preheader.preheader

]]></Node>
<StgValue><ssdm name="i_17"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
codeRepl10.preheader:2 %j_9 = phi i2 %add_ln42, void %._crit_edge.i.loopexit, i2 0, void %codeRepl10.preheader.preheader

]]></Node>
<StgValue><ssdm name="j_9"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
codeRepl10.preheader:3 %add_ln39_2 = add i9 %indvar_flatten13, i9 1

]]></Node>
<StgValue><ssdm name="add_ln39_2"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="11" op_0_bw="8">
<![CDATA[
codeRepl10.preheader:4 %zext_ln39 = zext i8 %i_17

]]></Node>
<StgValue><ssdm name="zext_ln39"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
codeRepl10.preheader:5 %p_shl2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %i_17, i2 0

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="11" op_0_bw="10">
<![CDATA[
codeRepl10.preheader:6 %p_shl2_cast = zext i10 %p_shl2

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
codeRepl10.preheader:7 %empty_139 = sub i11 %p_shl2_cast, i11 %zext_ln39

]]></Node>
<StgValue><ssdm name="empty_139"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
codeRepl10.preheader:8 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
codeRepl10.preheader:9 %icmp_ln39 = icmp_eq  i9 %indvar_flatten13, i9 480

]]></Node>
<StgValue><ssdm name="icmp_ln39"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
codeRepl10.preheader:10 %br_ln39 = br i1 %icmp_ln39, void %._crit_edge.i.loopexit, void %_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i.loopexit:0 %add_ln39 = add i8 %i_17, i8 1

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge.i.loopexit:3 %icmp_ln42 = icmp_eq  i2 %j_9, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln42"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge.i.loopexit:4 %select_ln39 = select i1 %icmp_ln42, i2 0, i2 %j_9

]]></Node>
<StgValue><ssdm name="select_ln39"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i.loopexit:5 %select_ln39_2 = select i1 %icmp_ln42, i8 %add_ln39, i8 %i_17

]]></Node>
<StgValue><ssdm name="select_ln39_2"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="11" op_0_bw="8">
<![CDATA[
._crit_edge.i.loopexit:7 %zext_ln39_2 = zext i8 %add_ln39

]]></Node>
<StgValue><ssdm name="zext_ln39_2"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
._crit_edge.i.loopexit:8 %p_shl2_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln39, i2 0

]]></Node>
<StgValue><ssdm name="p_shl2_mid1"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="11" op_0_bw="10">
<![CDATA[
._crit_edge.i.loopexit:9 %p_shl2_cast_mid1 = zext i10 %p_shl2_mid1

]]></Node>
<StgValue><ssdm name="p_shl2_cast_mid1"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.i.loopexit:10 %p_mid111 = sub i11 %p_shl2_cast_mid1, i11 %zext_ln39_2

]]></Node>
<StgValue><ssdm name="p_mid111"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
._crit_edge.i.loopexit:11 %select_ln39_3 = select i1 %icmp_ln42, i11 %p_mid111, i11 %empty_139

]]></Node>
<StgValue><ssdm name="select_ln39_3"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="11" op_0_bw="2">
<![CDATA[
._crit_edge.i.loopexit:13 %j_9_cast = zext i2 %select_ln39

]]></Node>
<StgValue><ssdm name="j_9_cast"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.i.loopexit:15 %add_ln44 = add i11 %select_ln39_3, i11 %j_9_cast

]]></Node>
<StgValue><ssdm name="add_ln44"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.i.loopexit:16 %sext_ln44 = sext i11 %add_ln44

]]></Node>
<StgValue><ssdm name="sext_ln44"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="15" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.loopexit:17 %U_V_addr_2 = getelementptr i64 %U_V, i64 0, i64 %sext_ln44

]]></Node>
<StgValue><ssdm name="U_V_addr_2"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="15">
<![CDATA[
._crit_edge.i.loopexit:22 %U_V_load_1 = load i15 %U_V_addr_2

]]></Node>
<StgValue><ssdm name="U_V_load_1"/></StgValue>
</operation>

<operation id="217" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge.i.loopexit:24 %add_ln42 = add i2 %select_ln39, i2 1

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="218" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge.i.loopexit:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @mat_transpose_N_loop_mat_transpose_M_loop_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="219" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge.i.loopexit:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 480, i64 480, i64 480

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="220" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge.i.loopexit:6 %zext_ln39_1 = zext i8 %select_ln39_2

]]></Node>
<StgValue><ssdm name="zext_ln39_1"/></StgValue>
</operation>

<operation id="221" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.i.loopexit:12 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="222" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge.i.loopexit:14 %specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln42"/></StgValue>
</operation>

<operation id="223" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="9" op_0_bw="9" op_1_bw="2" op_2_bw="2" op_3_bw="5">
<![CDATA[
._crit_edge.i.loopexit:18 %or_ln3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i2.i5, i2 %select_ln39, i2 %select_ln39, i5 0

]]></Node>
<StgValue><ssdm name="or_ln3"/></StgValue>
</operation>

<operation id="224" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.i.loopexit:19 %add_ln44_1 = add i9 %or_ln3, i9 %zext_ln39_1

]]></Node>
<StgValue><ssdm name="add_ln44_1"/></StgValue>
</operation>

<operation id="225" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge.i.loopexit:20 %zext_ln44 = zext i9 %add_ln44_1

]]></Node>
<StgValue><ssdm name="zext_ln44"/></StgValue>
</operation>

<operation id="226" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.loopexit:21 %UT_V_addr = getelementptr i64 %UT_V, i64 0, i64 %zext_ln44

]]></Node>
<StgValue><ssdm name="UT_V_addr"/></StgValue>
</operation>

<operation id="227" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="15">
<![CDATA[
._crit_edge.i.loopexit:22 %U_V_load_1 = load i15 %U_V_addr_2

]]></Node>
<StgValue><ssdm name="U_V_load_1"/></StgValue>
</operation>

<operation id="228" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
._crit_edge.i.loopexit:23 %store_ln44 = store i64 %U_V_load_1, i9 %UT_V_addr

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="229" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.loopexit:25 %br_ln0 = br void %codeRepl10.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="230" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.preheader:0 %br_ln360 = br void %_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit

]]></Node>
<StgValue><ssdm name="br_ln360"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="231" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:0 %indvar_flatten23 = phi i4 %add_ln360_2, void %._crit_edge, i4 0, void %_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten23"/></StgValue>
</operation>

<operation id="232" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %i_18 = phi i2 %select_ln360_3, void %._crit_edge, i2 0, void %_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.preheader

]]></Node>
<StgValue><ssdm name="i_18"/></StgValue>
</operation>

<operation id="233" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2 %j_10 = phi i2 %add_ln361, void %._crit_edge, i2 0, void %_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.preheader

]]></Node>
<StgValue><ssdm name="j_10"/></StgValue>
</operation>

<operation id="234" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:3 %add_ln360_2 = add i4 %indvar_flatten23, i4 1

]]></Node>
<StgValue><ssdm name="add_ln360_2"/></StgValue>
</operation>

<operation id="235" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="4" op_0_bw="2">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:4 %zext_ln360 = zext i2 %i_18

]]></Node>
<StgValue><ssdm name="zext_ln360"/></StgValue>
</operation>

<operation id="236" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:5 %p_shl3 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %i_18, i2 0

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="237" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:6 %empty_140 = sub i4 %p_shl3, i4 %zext_ln360

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>

<operation id="238" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:7 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="239" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:8 %icmp_ln360 = icmp_eq  i4 %indvar_flatten23, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln360"/></StgValue>
</operation>

<operation id="240" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:9 %br_ln360 = br i1 %icmp_ln360, void %._crit_edge, void %.lr.ph13.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln360"/></StgValue>
</operation>

<operation id="241" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge:0 %add_ln360 = add i2 %i_18, i2 1

]]></Node>
<StgValue><ssdm name="add_ln360"/></StgValue>
</operation>

<operation id="242" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge:3 %icmp_ln361 = icmp_eq  i2 %j_10, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln361"/></StgValue>
</operation>

<operation id="243" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge:4 %select_ln360 = select i1 %icmp_ln361, i2 0, i2 %j_10

]]></Node>
<StgValue><ssdm name="select_ln360"/></StgValue>
</operation>

<operation id="244" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="4" op_0_bw="2">
<![CDATA[
._crit_edge:5 %zext_ln360_1 = zext i2 %add_ln360

]]></Node>
<StgValue><ssdm name="zext_ln360_1"/></StgValue>
</operation>

<operation id="245" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge:6 %p_shl3_mid1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %add_ln360, i2 0

]]></Node>
<StgValue><ssdm name="p_shl3_mid1"/></StgValue>
</operation>

<operation id="246" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge:7 %p_mid121 = sub i4 %p_shl3_mid1, i4 %zext_ln360_1

]]></Node>
<StgValue><ssdm name="p_mid121"/></StgValue>
</operation>

<operation id="247" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
._crit_edge:8 %select_ln360_2 = select i1 %icmp_ln361, i4 %p_mid121, i4 %empty_140

]]></Node>
<StgValue><ssdm name="select_ln360_2"/></StgValue>
</operation>

<operation id="248" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge:10 %select_ln360_3 = select i1 %icmp_ln361, i2 %add_ln360, i2 %i_18

]]></Node>
<StgValue><ssdm name="select_ln360_3"/></StgValue>
</operation>

<operation id="249" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="2">
<![CDATA[
._crit_edge:11 %j_10_cast15 = zext i2 %select_ln360

]]></Node>
<StgValue><ssdm name="j_10_cast15"/></StgValue>
</operation>

<operation id="250" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="4" op_0_bw="2">
<![CDATA[
._crit_edge:12 %j_10_cast = zext i2 %select_ln360

]]></Node>
<StgValue><ssdm name="j_10_cast"/></StgValue>
</operation>

<operation id="251" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge:14 %add_ln363 = add i4 %select_ln360_2, i4 %j_10_cast

]]></Node>
<StgValue><ssdm name="add_ln363"/></StgValue>
</operation>

<operation id="252" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="4">
<![CDATA[
._crit_edge:15 %zext_ln727 = zext i4 %add_ln363

]]></Node>
<StgValue><ssdm name="zext_ln727"/></StgValue>
</operation>

<operation id="253" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:16 %V_V_addr = getelementptr i64 %V_V, i64 0, i64 %zext_ln727

]]></Node>
<StgValue><ssdm name="V_V_addr"/></StgValue>
</operation>

<operation id="254" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="4">
<![CDATA[
._crit_edge:17 %V_V_load = load i4 %V_V_addr

]]></Node>
<StgValue><ssdm name="V_V_load"/></StgValue>
</operation>

<operation id="255" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:19 %S_V_addr = getelementptr i64 %S_V, i64 0, i64 %j_10_cast15

]]></Node>
<StgValue><ssdm name="S_V_addr"/></StgValue>
</operation>

<operation id="256" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="2">
<![CDATA[
._crit_edge:20 %S_V_load = load i2 %S_V_addr

]]></Node>
<StgValue><ssdm name="S_V_load"/></StgValue>
</operation>

<operation id="257" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge:25 %add_ln361 = add i2 %select_ln360, i2 1

]]></Node>
<StgValue><ssdm name="add_ln361"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="258" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="4">
<![CDATA[
._crit_edge:17 %V_V_load = load i4 %V_V_addr

]]></Node>
<StgValue><ssdm name="V_V_load"/></StgValue>
</operation>

<operation id="259" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="107" op_0_bw="107" op_1_bw="64" op_2_bw="43">
<![CDATA[
._crit_edge:18 %t = bitconcatenate i107 @_ssdm_op_BitConcatenate.i107.i64.i43, i64 %V_V_load, i43 0

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="260" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="2">
<![CDATA[
._crit_edge:20 %S_V_load = load i2 %S_V_addr

]]></Node>
<StgValue><ssdm name="S_V_load"/></StgValue>
</operation>

<operation id="261" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="107" op_0_bw="64">
<![CDATA[
._crit_edge:21 %sext_ln1148 = sext i64 %S_V_load

]]></Node>
<StgValue><ssdm name="sext_ln1148"/></StgValue>
</operation>

<operation id="262" st_id="10" stage="111" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="263" st_id="11" stage="110" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="264" st_id="12" stage="109" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="265" st_id="13" stage="108" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="266" st_id="14" stage="107" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="267" st_id="15" stage="106" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="268" st_id="16" stage="105" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="269" st_id="17" stage="104" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="270" st_id="18" stage="103" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="271" st_id="19" stage="102" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="272" st_id="20" stage="101" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="273" st_id="21" stage="100" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="274" st_id="22" stage="99" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="275" st_id="23" stage="98" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="276" st_id="24" stage="97" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="277" st_id="25" stage="96" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="278" st_id="26" stage="95" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="279" st_id="27" stage="94" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="280" st_id="28" stage="93" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="281" st_id="29" stage="92" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="282" st_id="30" stage="91" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="283" st_id="31" stage="90" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="284" st_id="32" stage="89" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="285" st_id="33" stage="88" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="286" st_id="34" stage="87" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="287" st_id="35" stage="86" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="288" st_id="36" stage="85" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="289" st_id="37" stage="84" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="290" st_id="38" stage="83" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="291" st_id="39" stage="82" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="292" st_id="40" stage="81" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="293" st_id="41" stage="80" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="294" st_id="42" stage="79" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="295" st_id="43" stage="78" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="296" st_id="44" stage="77" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="297" st_id="45" stage="76" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="298" st_id="46" stage="75" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="299" st_id="47" stage="74" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="300" st_id="48" stage="73" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="301" st_id="49" stage="72" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="302" st_id="50" stage="71" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="303" st_id="51" stage="70" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="304" st_id="52" stage="69" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="305" st_id="53" stage="68" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="306" st_id="54" stage="67" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="307" st_id="55" stage="66" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="308" st_id="56" stage="65" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="309" st_id="57" stage="64" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="310" st_id="58" stage="63" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="311" st_id="59" stage="62" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="312" st_id="60" stage="61" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="313" st_id="61" stage="60" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="314" st_id="62" stage="59" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="315" st_id="63" stage="58" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="316" st_id="64" stage="57" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="317" st_id="65" stage="56" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="318" st_id="66" stage="55" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="319" st_id="67" stage="54" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="320" st_id="68" stage="53" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="321" st_id="69" stage="52" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="322" st_id="70" stage="51" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="323" st_id="71" stage="50" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="324" st_id="72" stage="49" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="325" st_id="73" stage="48" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="326" st_id="74" stage="47" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="327" st_id="75" stage="46" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="328" st_id="76" stage="45" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="329" st_id="77" stage="44" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="330" st_id="78" stage="43" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="331" st_id="79" stage="42" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="332" st_id="80" stage="41" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="333" st_id="81" stage="40" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="334" st_id="82" stage="39" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="335" st_id="83" stage="38" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="336" st_id="84" stage="37" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="337" st_id="85" stage="36" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="338" st_id="86" stage="35" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="339" st_id="87" stage="34" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="340" st_id="88" stage="33" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="341" st_id="89" stage="32" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="342" st_id="90" stage="31" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="343" st_id="91" stage="30" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="344" st_id="92" stage="29" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="345" st_id="93" stage="28" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="346" st_id="94" stage="27" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="347" st_id="95" stage="26" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="348" st_id="96" stage="25" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="349" st_id="97" stage="24" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="350" st_id="98" stage="23" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="351" st_id="99" stage="22" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="352" st_id="100" stage="21" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="353" st_id="101" stage="20" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="354" st_id="102" stage="19" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="355" st_id="103" stage="18" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="356" st_id="104" stage="17" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="357" st_id="105" stage="16" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="358" st_id="106" stage="15" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="359" st_id="107" stage="14" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="360" st_id="108" stage="13" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="361" st_id="109" stage="12" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="362" st_id="110" stage="11" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="363" st_id="111" stage="10" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="364" st_id="112" stage="9" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="365" st_id="113" stage="8" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="366" st_id="114" stage="7" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="367" st_id="115" stage="6" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="368" st_id="116" stage="5" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="369" st_id="117" stage="4" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="370" st_id="118" stage="3" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="371" st_id="119" stage="2" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="372" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_360_3_VITIS_LOOP_361_4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="373" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="374" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge:9 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="375" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge:13 %specloopname_ln361 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln361"/></StgValue>
</operation>

<operation id="376" st_id="120" stage="1" lat="111">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="107" op_1_bw="107">
<![CDATA[
._crit_edge:22 %sdiv_ln1148 = sdiv i107 %t, i107 %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="377" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge:23 %trunc_ln703 = trunc i64 %sdiv_ln1148

]]></Node>
<StgValue><ssdm name="trunc_ln703"/></StgValue>
</operation>

<operation id="378" st_id="120" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="64" op_1_bw="4" op_2_bw="0">
<![CDATA[
._crit_edge:24 %store_ln363 = store i64 %trunc_ln703, i4 %V_V_addr

]]></Node>
<StgValue><ssdm name="store_ln363"/></StgValue>
</operation>

<operation id="379" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:26 %br_ln0 = br void %_ZNK13ap_fixed_baseILi64ELi21ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEdvILi64ELi21ELb1ELS0_0ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="380" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph13.i.preheader:0 %br_ln9 = br void %.lr.ph13.i

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="381" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.lr.ph13.i:0 %i_19 = phi i2 %add_ln9, void %._crit_edge9.loopexit.i, i2 0, void %.lr.ph13.i.preheader

]]></Node>
<StgValue><ssdm name="i_19"/></StgValue>
</operation>

<operation id="382" st_id="122" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph13.i:1 %add_ln9 = add i2 %i_19, i2 1

]]></Node>
<StgValue><ssdm name="add_ln9"/></StgValue>
</operation>

<operation id="383" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="4" op_0_bw="2">
<![CDATA[
.lr.ph13.i:2 %zext_ln9 = zext i2 %i_19

]]></Node>
<StgValue><ssdm name="zext_ln9"/></StgValue>
</operation>

<operation id="384" st_id="122" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph13.i:3 %icmp_ln9 = icmp_eq  i2 %i_19, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln9"/></StgValue>
</operation>

<operation id="385" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.lr.ph13.i:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="386" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph13.i:5 %br_ln9 = br i1 %icmp_ln9, void %.split9, void %.lr.ph13.i36.preheader

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="387" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split9:0 %specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23

]]></Node>
<StgValue><ssdm name="specloopname_ln9"/></StgValue>
</operation>

<operation id="388" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split9:1 %p_shl4 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %i_19, i2 0

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="389" st_id="122" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split9:2 %empty_141 = sub i4 %p_shl4, i4 %zext_ln9

]]></Node>
<StgValue><ssdm name="empty_141"/></StgValue>
</operation>

<operation id="390" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="9" op_0_bw="9" op_1_bw="2" op_2_bw="2" op_3_bw="5">
<![CDATA[
.split9:3 %tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i2.i5, i2 %i_19, i2 %i_19, i5 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="391" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
.split9:4 %br_ln14 = br void %.lr.ph.i25

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="392" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph13.i36.preheader:0 %br_ln9 = br void %.lr.ph13.i36

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="393" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.lr.ph.i25:0 %j_11 = phi i8 %add_ln14, void %._crit_edge.i32, i8 0, void %.split9

]]></Node>
<StgValue><ssdm name="j_11"/></StgValue>
</operation>

<operation id="394" st_id="123" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph.i25:1 %add_ln14 = add i8 %j_11, i8 1

]]></Node>
<StgValue><ssdm name="add_ln14"/></StgValue>
</operation>

<operation id="395" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="9" op_0_bw="8">
<![CDATA[
.lr.ph.i25:2 %zext_ln14 = zext i8 %j_11

]]></Node>
<StgValue><ssdm name="zext_ln14"/></StgValue>
</operation>

<operation id="396" st_id="123" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph.i25:3 %icmp_ln14 = icmp_eq  i8 %j_11, i8 160

]]></Node>
<StgValue><ssdm name="icmp_ln14"/></StgValue>
</operation>

<operation id="397" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.lr.ph.i25:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 160, i64 160, i64 160

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="398" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph.i25:5 %br_ln14 = br i1 %icmp_ln14, void %.lr.ph.i25.split, void %._crit_edge9.loopexit.i

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="399" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.lr.ph.i25.split:0 %specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln14"/></StgValue>
</operation>

<operation id="400" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.i25.split:1 %br_ln21 = br void %_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="401" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge9.loopexit.i:0 %br_ln0 = br void %.lr.ph13.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="402" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:0 %k_5 = phi i2 %add_ln21_1, void %_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split, i2 0, void %.lr.ph.i25.split

]]></Node>
<StgValue><ssdm name="k_5"/></StgValue>
</operation>

<operation id="403" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %lhs_19 = phi i64 %val_V, void %_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split, i64 0, void %.lr.ph.i25.split

]]></Node>
<StgValue><ssdm name="lhs_19"/></StgValue>
</operation>

<operation id="404" st_id="124" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:2 %add_ln21_1 = add i2 %k_5, i2 1

]]></Node>
<StgValue><ssdm name="add_ln21_1"/></StgValue>
</operation>

<operation id="405" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="4" op_0_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:3 %zext_ln21_4 = zext i2 %k_5

]]></Node>
<StgValue><ssdm name="zext_ln21_4"/></StgValue>
</operation>

<operation id="406" st_id="124" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:4 %icmp_ln21_1 = icmp_eq  i2 %k_5, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln21_1"/></StgValue>
</operation>

<operation id="407" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="408" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:6 %br_ln21 = br i1 %icmp_ln21_1, void %_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split, void %._crit_edge.i32

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="409" st_id="124" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:1 %add_ln25_1 = add i4 %empty_141, i4 %zext_ln21_4

]]></Node>
<StgValue><ssdm name="add_ln25_1"/></StgValue>
</operation>

<operation id="410" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:2 %zext_ln25 = zext i4 %add_ln25_1

]]></Node>
<StgValue><ssdm name="zext_ln25"/></StgValue>
</operation>

<operation id="411" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="9" op_0_bw="9" op_1_bw="2" op_2_bw="2" op_3_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:3 %or_ln4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i2.i5, i2 %k_5, i2 %k_5, i5 0

]]></Node>
<StgValue><ssdm name="or_ln4"/></StgValue>
</operation>

<operation id="412" st_id="124" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:4 %add_ln25_2 = add i9 %or_ln4, i9 %zext_ln14

]]></Node>
<StgValue><ssdm name="add_ln25_2"/></StgValue>
</operation>

<operation id="413" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:5 %zext_ln1116_2 = zext i9 %add_ln25_2

]]></Node>
<StgValue><ssdm name="zext_ln1116_2"/></StgValue>
</operation>

<operation id="414" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:6 %V_V_addr_1 = getelementptr i64 %V_V, i64 0, i64 %zext_ln25

]]></Node>
<StgValue><ssdm name="V_V_addr_1"/></StgValue>
</operation>

<operation id="415" st_id="124" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:7 %r_V_54 = load i4 %V_V_addr_1

]]></Node>
<StgValue><ssdm name="r_V_54"/></StgValue>
</operation>

<operation id="416" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:9 %UT_V_addr_1 = getelementptr i64 %UT_V, i64 0, i64 %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="UT_V_addr_1"/></StgValue>
</operation>

<operation id="417" st_id="124" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:10 %UT_V_load = load i9 %UT_V_addr_1

]]></Node>
<StgValue><ssdm name="UT_V_load"/></StgValue>
</operation>

<operation id="418" st_id="124" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.i32:0 %add_ln29 = add i9 %tmp_s, i9 %zext_ln14

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="419" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge.i32:1 %zext_ln29 = zext i9 %add_ln29

]]></Node>
<StgValue><ssdm name="zext_ln29"/></StgValue>
</operation>

<operation id="420" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i32:2 %A_pinv_V_addr_1 = getelementptr i64 %A_pinv_V, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="A_pinv_V_addr_1"/></StgValue>
</operation>

<operation id="421" st_id="124" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
._crit_edge.i32:3 %store_ln29 = store i64 %lhs_19, i9 %A_pinv_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="422" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i32:4 %br_ln0 = br void %.lr.ph.i25

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="423" st_id="125" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:7 %r_V_54 = load i4 %V_V_addr_1

]]></Node>
<StgValue><ssdm name="r_V_54"/></StgValue>
</operation>

<operation id="424" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="107" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:8 %sext_ln1115_5 = sext i64 %r_V_54

]]></Node>
<StgValue><ssdm name="sext_ln1115_5"/></StgValue>
</operation>

<operation id="425" st_id="125" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:10 %UT_V_load = load i9 %UT_V_addr_1

]]></Node>
<StgValue><ssdm name="UT_V_load"/></StgValue>
</operation>

<operation id="426" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="107" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:11 %sext_ln1118 = sext i64 %UT_V_load

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="427" st_id="125" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="107" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:12 %r_V_55 = mul i107 %sext_ln1118, i107 %sext_ln1115_5

]]></Node>
<StgValue><ssdm name="r_V_55"/></StgValue>
</operation>

<operation id="428" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="107" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:16 %tmp_113 = bitselect i1 @_ssdm_op_BitSelect.i1.i107.i32, i107 %r_V_55, i32 42

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="429" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:0 %specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_46

]]></Node>
<StgValue><ssdm name="specloopname_ln21"/></StgValue>
</operation>

<operation id="430" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="107" op_0_bw="107" op_1_bw="64" op_2_bw="43">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:13 %lhs_20 = bitconcatenate i107 @_ssdm_op_BitConcatenate.i107.i64.i43, i64 %lhs_19, i43 0

]]></Node>
<StgValue><ssdm name="lhs_20"/></StgValue>
</operation>

<operation id="431" st_id="126" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="107" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:14 %ret_V = add i107 %r_V_55, i107 %lhs_20

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="432" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="64" op_1_bw="107" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:15 %trunc_ln708_s = partselect i64 @_ssdm_op_PartSelect.i64.i107.i32.i32, i107 %ret_V, i32 43, i32 106

]]></Node>
<StgValue><ssdm name="trunc_ln708_s"/></StgValue>
</operation>

<operation id="433" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:17 %zext_ln415_17 = zext i1 %tmp_113

]]></Node>
<StgValue><ssdm name="zext_ln415_17"/></StgValue>
</operation>

<operation id="434" st_id="126" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:18 %val_V = add i64 %trunc_ln708_s, i64 %zext_ln415_17

]]></Node>
<StgValue><ssdm name="val_V"/></StgValue>
</operation>

<operation id="435" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:19 %br_ln0 = br void %_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="436" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.lr.ph13.i36:0 %i_20 = phi i2 %add_ln9_1, void %._crit_edge.loopexit.i65, i2 0, void %.lr.ph13.i36.preheader

]]></Node>
<StgValue><ssdm name="i_20"/></StgValue>
</operation>

<operation id="437" st_id="127" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph13.i36:1 %add_ln9_1 = add i2 %i_20, i2 1

]]></Node>
<StgValue><ssdm name="add_ln9_1"/></StgValue>
</operation>

<operation id="438" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="2">
<![CDATA[
.lr.ph13.i36:2 %zext_ln9_1 = zext i2 %i_20

]]></Node>
<StgValue><ssdm name="zext_ln9_1"/></StgValue>
</operation>

<operation id="439" st_id="127" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph13.i36:3 %icmp_ln9_1 = icmp_eq  i2 %i_20, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln9_1"/></StgValue>
</operation>

<operation id="440" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.lr.ph13.i36:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="441" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph13.i36:5 %br_ln9 = br i1 %icmp_ln9_1, void %.split, void %_Z6matMulI8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEEviiiPT_S5_S5_.exit76

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="442" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23

]]></Node>
<StgValue><ssdm name="specloopname_ln9"/></StgValue>
</operation>

<operation id="443" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="9" op_0_bw="9" op_1_bw="2" op_2_bw="2" op_3_bw="5">
<![CDATA[
.split:1 %tmp_13 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i2.i5, i2 %i_20, i2 %i_20, i5 0

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="444" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0">
<![CDATA[
.split:2 %br_ln21 = br void %_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i64

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="445" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0">
<![CDATA[
_Z6matMulI8ap_fixedILi64ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEEviiiPT_S5_S5_.exit76:0 %ret_ln373 = ret

]]></Node>
<StgValue><ssdm name="ret_ln373"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="446" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i64:0 %k = phi i8 %add_ln21, void %_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i64.split, i8 0, void %.split

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="447" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i64:1 %lhs = phi i64 %val_V_4, void %_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i64.split, i64 0, void %.split

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="448" st_id="128" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i64:2 %add_ln21 = add i8 %k, i8 1

]]></Node>
<StgValue><ssdm name="add_ln21"/></StgValue>
</operation>

<operation id="449" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i64:3 %zext_ln21 = zext i8 %k

]]></Node>
<StgValue><ssdm name="zext_ln21"/></StgValue>
</operation>

<operation id="450" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="9" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i64:4 %zext_ln21_3 = zext i8 %k

]]></Node>
<StgValue><ssdm name="zext_ln21_3"/></StgValue>
</operation>

<operation id="451" st_id="128" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i64:5 %icmp_ln21 = icmp_eq  i8 %k, i8 160

]]></Node>
<StgValue><ssdm name="icmp_ln21"/></StgValue>
</operation>

<operation id="452" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i64:6 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 160, i64 160, i64 160

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="453" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i64:7 %br_ln21 = br i1 %icmp_ln21, void %_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i64.split, void %._crit_edge.loopexit.i65

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="454" st_id="128" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i64.split:1 %add_ln25 = add i9 %tmp_13, i9 %zext_ln21_3

]]></Node>
<StgValue><ssdm name="add_ln25"/></StgValue>
</operation>

<operation id="455" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i64.split:2 %zext_ln1116 = zext i9 %add_ln25

]]></Node>
<StgValue><ssdm name="zext_ln1116"/></StgValue>
</operation>

<operation id="456" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i64.split:3 %A_pinv_V_addr = getelementptr i64 %A_pinv_V, i64 0, i64 %zext_ln1116

]]></Node>
<StgValue><ssdm name="A_pinv_V_addr"/></StgValue>
</operation>

<operation id="457" st_id="128" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i64.split:4 %r_V = load i9 %A_pinv_V_addr

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="458" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="55" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i64.split:6 %b_addr = getelementptr i55 %b, i64 0, i64 %zext_ln21

]]></Node>
<StgValue><ssdm name="b_addr"/></StgValue>
</operation>

<operation id="459" st_id="128" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="55" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i64.split:7 %b_load = load i8 %b_addr

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="460" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit.i65:0 %x_addr = getelementptr i64 %x, i64 0, i64 %zext_ln9_1

]]></Node>
<StgValue><ssdm name="x_addr"/></StgValue>
</operation>

<operation id="461" st_id="128" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="64" op_1_bw="2">
<![CDATA[
._crit_edge.loopexit.i65:1 %store_ln29 = store i64 %lhs, i2 %x_addr

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="462" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit.i65:2 %br_ln0 = br void %.lr.ph13.i36

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="463" st_id="129" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i64.split:4 %r_V = load i9 %A_pinv_V_addr

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="464" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="107" op_0_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i64.split:5 %sext_ln1115 = sext i64 %r_V

]]></Node>
<StgValue><ssdm name="sext_ln1115"/></StgValue>
</operation>

<operation id="465" st_id="129" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="55" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i64.split:7 %b_load = load i8 %b_addr

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="466" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="107" op_0_bw="55">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i64.split:8 %zext_ln1118 = zext i55 %b_load

]]></Node>
<StgValue><ssdm name="zext_ln1118"/></StgValue>
</operation>

<operation id="467" st_id="129" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="107" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i64.split:9 %r_V_53 = mul i107 %sext_ln1115, i107 %zext_ln1118

]]></Node>
<StgValue><ssdm name="r_V_53"/></StgValue>
</operation>

<operation id="468" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="107" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i64.split:13 %tmp_112 = bitselect i1 @_ssdm_op_BitSelect.i1.i107.i32, i107 %r_V_53, i32 42

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="469" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i64.split:0 %specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_46

]]></Node>
<StgValue><ssdm name="specloopname_ln21"/></StgValue>
</operation>

<operation id="470" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="107" op_0_bw="107" op_1_bw="64" op_2_bw="43">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i64.split:10 %lhs_18 = bitconcatenate i107 @_ssdm_op_BitConcatenate.i107.i64.i43, i64 %lhs, i43 0

]]></Node>
<StgValue><ssdm name="lhs_18"/></StgValue>
</operation>

<operation id="471" st_id="130" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="107" op_0_bw="107" op_1_bw="107">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i64.split:11 %ret_V_15 = add i107 %r_V_53, i107 %lhs_18

]]></Node>
<StgValue><ssdm name="ret_V_15"/></StgValue>
</operation>

<operation id="472" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="64" op_1_bw="107" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i64.split:12 %trunc_ln = partselect i64 @_ssdm_op_PartSelect.i64.i107.i32.i32, i107 %ret_V_15, i32 43, i32 106

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="473" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i64.split:14 %zext_ln415 = zext i1 %tmp_112

]]></Node>
<StgValue><ssdm name="zext_ln415"/></StgValue>
</operation>

<operation id="474" st_id="130" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i64.split:15 %val_V_4 = add i64 %trunc_ln, i64 %zext_ln415

]]></Node>
<StgValue><ssdm name="val_V_4"/></StgValue>
</operation>

<operation id="475" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i64.split:16 %br_ln0 = br void %_ZN13ap_fixed_baseILi129ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi64ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i64

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
