
*** Running vivado
    with args -log InstructionFetch.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source InstructionFetch.tcl


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source InstructionFetch.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2041.867 ; gain = 149.023 ; free physical = 428 ; free virtual = 7339
Command: synth_design -top InstructionFetch -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 58925
ERROR: [Synth 8-36] 'PC_SEL_MSB' is not declared [/home/andre/VeSPA_Pipeline/VeSPA_Pipeline.srcs/sources_1/new/InstructionFetch.v:22]
ERROR: [Synth 8-9960] range must be bounded by constant expressions [/home/andre/VeSPA_Pipeline/VeSPA_Pipeline.srcs/sources_1/new/InstructionFetch.v:22]
ERROR: [Synth 8-36] 'BUS_MSB' is not declared [/home/andre/VeSPA_Pipeline/VeSPA_Pipeline.srcs/sources_1/new/InstructionFetch.v:23]
ERROR: [Synth 8-9960] range must be bounded by constant expressions [/home/andre/VeSPA_Pipeline/VeSPA_Pipeline.srcs/sources_1/new/InstructionFetch.v:23]
ERROR: [Synth 8-36] 'BUS_MSB' is not declared [/home/andre/VeSPA_Pipeline/VeSPA_Pipeline.srcs/sources_1/new/InstructionFetch.v:24]
ERROR: [Synth 8-9960] range must be bounded by constant expressions [/home/andre/VeSPA_Pipeline/VeSPA_Pipeline.srcs/sources_1/new/InstructionFetch.v:24]
ERROR: [Synth 8-36] 'BUS_MSB' is not declared [/home/andre/VeSPA_Pipeline/VeSPA_Pipeline.srcs/sources_1/new/InstructionFetch.v:25]
ERROR: [Synth 8-9960] range must be bounded by constant expressions [/home/andre/VeSPA_Pipeline/VeSPA_Pipeline.srcs/sources_1/new/InstructionFetch.v:25]
ERROR: [Synth 8-36] 'BUS_MSB' is not declared [/home/andre/VeSPA_Pipeline/VeSPA_Pipeline.srcs/sources_1/new/InstructionFetch.v:26]
ERROR: [Synth 8-9960] range must be bounded by constant expressions [/home/andre/VeSPA_Pipeline/VeSPA_Pipeline.srcs/sources_1/new/InstructionFetch.v:26]
ERROR: [Synth 8-36] 'BUS_MSB' is not declared [/home/andre/VeSPA_Pipeline/VeSPA_Pipeline.srcs/sources_1/new/InstructionFetch.v:28]
ERROR: [Synth 8-9960] range must be bounded by constant expressions [/home/andre/VeSPA_Pipeline/VeSPA_Pipeline.srcs/sources_1/new/InstructionFetch.v:28]
ERROR: [Synth 8-36] 'BUS_MSB' is not declared [/home/andre/VeSPA_Pipeline/VeSPA_Pipeline.srcs/sources_1/new/InstructionFetch.v:29]
ERROR: [Synth 8-9960] range must be bounded by constant expressions [/home/andre/VeSPA_Pipeline/VeSPA_Pipeline.srcs/sources_1/new/InstructionFetch.v:29]
ERROR: [Synth 8-36] 'BUS_MSB' is not declared [/home/andre/VeSPA_Pipeline/VeSPA_Pipeline.srcs/sources_1/new/InstructionFetch.v:33]
ERROR: [Synth 8-9960] range must be bounded by constant expressions [/home/andre/VeSPA_Pipeline/VeSPA_Pipeline.srcs/sources_1/new/InstructionFetch.v:33]
ERROR: [Synth 8-36] 'PC_SEL_BXX' is not declared [/home/andre/VeSPA_Pipeline/VeSPA_Pipeline.srcs/sources_1/new/InstructionFetch.v:59]
ERROR: [Synth 8-36] 'PC_SEL_JMP' is not declared [/home/andre/VeSPA_Pipeline/VeSPA_Pipeline.srcs/sources_1/new/InstructionFetch.v:63]
ERROR: [Synth 8-36] 'PC_SEL_RET' is not declared [/home/andre/VeSPA_Pipeline/VeSPA_Pipeline.srcs/sources_1/new/InstructionFetch.v:67]
Failed to read verilog '/home/andre/VeSPA_Pipeline/VeSPA_Pipeline.srcs/sources_1/new/InstructionFetch.v'
INFO: [Common 17-83] Releasing license: Synthesis
6 Infos, 0 Warnings, 0 Critical Warnings and 20 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Thu Apr 25 23:25:55 2024...
