INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 01:27:07 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.744ns  (required time - arrival time)
  Source:                 buffer29/outs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            buffer25/dataReg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.200ns  (clk rise@5.200ns - clk rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 1.031ns (24.396%)  route 3.195ns (75.604%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.683 - 5.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=632, unset)          0.508     0.508    buffer29/clk
    SLICE_X3Y137         FDRE                                         r  buffer29/outs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDRE (Prop_fdre_C_Q)         0.216     0.724 f  buffer29/outs_reg[2]/Q
                         net (fo=3, routed)           0.308     1.032    buffer29/buffer29_outs[2]
    SLICE_X1Y134         LUT2 (Prop_lut2_I0_O)        0.043     1.075 r  buffer29/result0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     1.075    cmpi1/S[1]
    SLICE_X1Y134         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     1.332 r  cmpi1/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.332    cmpi1/result0_carry_n_0
    SLICE_X1Y135         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     1.459 r  cmpi1/result0_carry__0/CO[0]
                         net (fo=44, routed)          0.544     2.002    buffer60/fifo/CO[0]
    SLICE_X8Y141         LUT6 (Prop_lut6_I3_O)        0.130     2.132 r  buffer60/fifo/dataReg[0]_i_3__1/O
                         net (fo=3, routed)           0.284     2.417    control_merge0/tehb/control/dataReg_reg[0]_2
    SLICE_X8Y143         LUT6 (Prop_lut6_I3_O)        0.043     2.460 r  control_merge0/tehb/control/dataReg[1]_i_2/O
                         net (fo=5, routed)           0.350     2.809    buffer30/control/transmitValue_i_2__33_0
    SLICE_X4Y142         LUT6 (Prop_lut6_I4_O)        0.043     2.852 r  buffer30/control/outputValid_i_5/O
                         net (fo=2, routed)           0.309     3.161    buffer30/control/outputValid_i_5_n_0
    SLICE_X4Y142         LUT4 (Prop_lut4_I2_O)        0.043     3.204 f  buffer30/control/transmitValue_i_2__33/O
                         net (fo=5, routed)           0.470     3.674    buffer30/control/transmitValue_i_2__33_n_0
    SLICE_X5Y138         LUT6 (Prop_lut6_I0_O)        0.043     3.717 r  buffer30/control/transmitValue_i_8/O
                         net (fo=2, routed)           0.252     3.970    fork24/control/generateBlocks[1].regblock/transmitValue_reg_17
    SLICE_X7Y136         LUT6 (Prop_lut6_I3_O)        0.043     4.013 f  fork24/control/generateBlocks[1].regblock/transmitValue_i_3/O
                         net (fo=16, routed)          0.248     4.260    fork19/control/generateBlocks[1].regblock/dataReg_reg[7]_2
    SLICE_X6Y137         LUT6 (Prop_lut6_I5_O)        0.043     4.303 r  fork19/control/generateBlocks[1].regblock/dataReg[7]_i_1/O
                         net (fo=8, routed)           0.431     4.734    buffer25/E[0]
    SLICE_X2Y134         FDRE                                         r  buffer25/dataReg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.200     5.200 r  
                                                      0.000     5.200 r  clk (IN)
                         net (fo=632, unset)          0.483     5.683    buffer25/clk
    SLICE_X2Y134         FDRE                                         r  buffer25/dataReg_reg[1]/C
                         clock pessimism              0.000     5.683    
                         clock uncertainty           -0.035     5.647    
    SLICE_X2Y134         FDRE (Setup_fdre_C_CE)      -0.169     5.478    buffer25/dataReg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.478    
                         arrival time                          -4.734    
  -------------------------------------------------------------------
                         slack                                  0.744    




