#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Jun 30 11:51:32 2025
# Process ID: 6612
# Current directory: C:/Users/VICTUS/Desktop/FPGAthi/Cu3/uart_LED
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1476 C:\Users\VICTUS\Desktop\FPGAthi\Cu3\uart_LED\uart_LED.xpr
# Log file: C:/Users/VICTUS/Desktop/FPGAthi/Cu3/uart_LED/vivado.log
# Journal file: C:/Users/VICTUS/Desktop/FPGAthi/Cu3/uart_LED\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/VICTUS/Desktop/FPGAthi/Cu3/uart_LED/uart_LED.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/VICTUS/Desktop/FPGAthi/Câu3/uart_hienthi_led/uart_loopback.srcs/sources_1/imports/src/uart_rx.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/VICTUS/Desktop/FPGAthi/Câu3/uart_hienthi_led/uart_loopback.srcs/sources_1/imports/src/uart_tx.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/VICTUS/Desktop/FPGAthi/Câu3/uart_hienthi_led/uart_loopback.srcs/sources_1/new/uart_loopback.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/VICTUS/Desktop/FPGAthi/Câu3/uart_hienthi_led/uart_loopback.srcs/constrs_1/new/uart_loopback_cstr.xdc'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 728.250 ; gain = 102.375
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jun 30 11:56:08 2025...
