Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Feb  4 10:58:01 2020
| Host         : DESKTOP-1GCDH6O running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab2_top_timing_summary_routed.rpt -pb lab2_top_timing_summary_routed.pb -rpx lab2_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab2_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: seg1/clk_en_reg/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: sens/clk1_counter_reg[2]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: sens/clk1_counter_reg[3]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: sens/clk1_counter_reg[4]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 69 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 50 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.521        0.000                      0                   94        0.121        0.000                      0                   94        3.000        0.000                       0                    56  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_fpga                {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         35.521        0.000                      0                   94        0.218        0.000                      0                   94       19.500        0.000                       0                    52  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       35.525        0.000                      0                   94        0.218        0.000                      0                   94       19.500        0.000                       0                    52  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         35.521        0.000                      0                   94        0.121        0.000                      0                   94  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       35.521        0.000                      0                   94        0.121        0.000                      0                   94  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga
  To Clock:  clk_fpga

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_fpga }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.521ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.521ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 1.058ns (26.907%)  route 2.874ns (73.093%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.622    -0.890    vga_color_logic/vga/CLK
    SLICE_X4Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.456    -0.434 f  vga_color_logic/vga/vcounter_reg[1]/Q
                         net (fo=11, routed)          1.004     0.571    vga_color_logic/vga/vcounter_reg_n_0_[1]
    SLICE_X4Y31          LUT4 (Prop_lut4_I1_O)        0.152     0.723 f  vga_color_logic/vga/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.317     1.040    vga_color_logic/vga/vcounter[10]_i_6_n_0
    SLICE_X6Y30          LUT5 (Prop_lut5_I4_O)        0.326     1.366 f  vga_color_logic/vga/vcounter[10]_i_3/O
                         net (fo=5, routed)           0.840     2.206    vga_color_logic/vga/vcounter[10]_i_3_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I1_O)        0.124     2.330 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=7, routed)           0.713     3.042    vga_color_logic/vga/vcounter
    SLICE_X4Y32          FDRE                                         r  vga_color_logic/vga/vcounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.509    38.514    vga_color_logic/vga/CLK
    SLICE_X4Y32          FDRE                                         r  vga_color_logic/vga/vcounter_reg[5]/C
                         clock pessimism              0.577    39.090    
                         clock uncertainty           -0.098    38.993    
    SLICE_X4Y32          FDRE (Setup_fdre_C_R)       -0.429    38.564    vga_color_logic/vga/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                         38.564    
                         arrival time                          -3.042    
  -------------------------------------------------------------------
                         slack                                 35.521    

Slack (MET) :             35.521ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 1.058ns (26.907%)  route 2.874ns (73.093%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.622    -0.890    vga_color_logic/vga/CLK
    SLICE_X4Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.456    -0.434 f  vga_color_logic/vga/vcounter_reg[1]/Q
                         net (fo=11, routed)          1.004     0.571    vga_color_logic/vga/vcounter_reg_n_0_[1]
    SLICE_X4Y31          LUT4 (Prop_lut4_I1_O)        0.152     0.723 f  vga_color_logic/vga/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.317     1.040    vga_color_logic/vga/vcounter[10]_i_6_n_0
    SLICE_X6Y30          LUT5 (Prop_lut5_I4_O)        0.326     1.366 f  vga_color_logic/vga/vcounter[10]_i_3/O
                         net (fo=5, routed)           0.840     2.206    vga_color_logic/vga/vcounter[10]_i_3_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I1_O)        0.124     2.330 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=7, routed)           0.713     3.042    vga_color_logic/vga/vcounter
    SLICE_X4Y32          FDRE                                         r  vga_color_logic/vga/vcounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.509    38.514    vga_color_logic/vga/CLK
    SLICE_X4Y32          FDRE                                         r  vga_color_logic/vga/vcounter_reg[6]/C
                         clock pessimism              0.577    39.090    
                         clock uncertainty           -0.098    38.993    
    SLICE_X4Y32          FDRE (Setup_fdre_C_R)       -0.429    38.564    vga_color_logic/vga/vcounter_reg[6]
  -------------------------------------------------------------------
                         required time                         38.564    
                         arrival time                          -3.042    
  -------------------------------------------------------------------
                         slack                                 35.521    

Slack (MET) :             35.521ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 1.058ns (26.907%)  route 2.874ns (73.093%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.622    -0.890    vga_color_logic/vga/CLK
    SLICE_X4Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.456    -0.434 f  vga_color_logic/vga/vcounter_reg[1]/Q
                         net (fo=11, routed)          1.004     0.571    vga_color_logic/vga/vcounter_reg_n_0_[1]
    SLICE_X4Y31          LUT4 (Prop_lut4_I1_O)        0.152     0.723 f  vga_color_logic/vga/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.317     1.040    vga_color_logic/vga/vcounter[10]_i_6_n_0
    SLICE_X6Y30          LUT5 (Prop_lut5_I4_O)        0.326     1.366 f  vga_color_logic/vga/vcounter[10]_i_3/O
                         net (fo=5, routed)           0.840     2.206    vga_color_logic/vga/vcounter[10]_i_3_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I1_O)        0.124     2.330 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=7, routed)           0.713     3.042    vga_color_logic/vga/vcounter
    SLICE_X4Y32          FDRE                                         r  vga_color_logic/vga/vcounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.509    38.514    vga_color_logic/vga/CLK
    SLICE_X4Y32          FDRE                                         r  vga_color_logic/vga/vcounter_reg[7]/C
                         clock pessimism              0.577    39.090    
                         clock uncertainty           -0.098    38.993    
    SLICE_X4Y32          FDRE (Setup_fdre_C_R)       -0.429    38.564    vga_color_logic/vga/vcounter_reg[7]
  -------------------------------------------------------------------
                         required time                         38.564    
                         arrival time                          -3.042    
  -------------------------------------------------------------------
                         slack                                 35.521    

Slack (MET) :             35.521ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 1.058ns (26.907%)  route 2.874ns (73.093%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.622    -0.890    vga_color_logic/vga/CLK
    SLICE_X4Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.456    -0.434 f  vga_color_logic/vga/vcounter_reg[1]/Q
                         net (fo=11, routed)          1.004     0.571    vga_color_logic/vga/vcounter_reg_n_0_[1]
    SLICE_X4Y31          LUT4 (Prop_lut4_I1_O)        0.152     0.723 f  vga_color_logic/vga/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.317     1.040    vga_color_logic/vga/vcounter[10]_i_6_n_0
    SLICE_X6Y30          LUT5 (Prop_lut5_I4_O)        0.326     1.366 f  vga_color_logic/vga/vcounter[10]_i_3/O
                         net (fo=5, routed)           0.840     2.206    vga_color_logic/vga/vcounter[10]_i_3_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I1_O)        0.124     2.330 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=7, routed)           0.713     3.042    vga_color_logic/vga/vcounter
    SLICE_X4Y32          FDRE                                         r  vga_color_logic/vga/vcounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.509    38.514    vga_color_logic/vga/CLK
    SLICE_X4Y32          FDRE                                         r  vga_color_logic/vga/vcounter_reg[8]/C
                         clock pessimism              0.577    39.090    
                         clock uncertainty           -0.098    38.993    
    SLICE_X4Y32          FDRE (Setup_fdre_C_R)       -0.429    38.564    vga_color_logic/vga/vcounter_reg[8]
  -------------------------------------------------------------------
                         required time                         38.564    
                         arrival time                          -3.042    
  -------------------------------------------------------------------
                         slack                                 35.521    

Slack (MET) :             35.650ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 1.058ns (27.838%)  route 2.743ns (72.162%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.622    -0.890    vga_color_logic/vga/CLK
    SLICE_X4Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.456    -0.434 f  vga_color_logic/vga/vcounter_reg[1]/Q
                         net (fo=11, routed)          1.004     0.571    vga_color_logic/vga/vcounter_reg_n_0_[1]
    SLICE_X4Y31          LUT4 (Prop_lut4_I1_O)        0.152     0.723 f  vga_color_logic/vga/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.317     1.040    vga_color_logic/vga/vcounter[10]_i_6_n_0
    SLICE_X6Y30          LUT5 (Prop_lut5_I4_O)        0.326     1.366 f  vga_color_logic/vga/vcounter[10]_i_3/O
                         net (fo=5, routed)           0.840     2.206    vga_color_logic/vga/vcounter[10]_i_3_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I1_O)        0.124     2.330 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=7, routed)           0.581     2.911    vga_color_logic/vga/vcounter
    SLICE_X5Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.506    38.511    vga_color_logic/vga/CLK
    SLICE_X5Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[10]/C
                         clock pessimism              0.577    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X5Y30          FDRE (Setup_fdre_C_R)       -0.429    38.561    vga_color_logic/vga/vcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         38.561    
                         arrival time                          -2.911    
  -------------------------------------------------------------------
                         slack                                 35.650    

Slack (MET) :             35.650ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 1.058ns (27.838%)  route 2.743ns (72.162%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.622    -0.890    vga_color_logic/vga/CLK
    SLICE_X4Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.456    -0.434 f  vga_color_logic/vga/vcounter_reg[1]/Q
                         net (fo=11, routed)          1.004     0.571    vga_color_logic/vga/vcounter_reg_n_0_[1]
    SLICE_X4Y31          LUT4 (Prop_lut4_I1_O)        0.152     0.723 f  vga_color_logic/vga/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.317     1.040    vga_color_logic/vga/vcounter[10]_i_6_n_0
    SLICE_X6Y30          LUT5 (Prop_lut5_I4_O)        0.326     1.366 f  vga_color_logic/vga/vcounter[10]_i_3/O
                         net (fo=5, routed)           0.840     2.206    vga_color_logic/vga/vcounter[10]_i_3_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I1_O)        0.124     2.330 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=7, routed)           0.581     2.911    vga_color_logic/vga/vcounter
    SLICE_X5Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.506    38.511    vga_color_logic/vga/CLK
    SLICE_X5Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[4]/C
                         clock pessimism              0.577    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X5Y30          FDRE (Setup_fdre_C_R)       -0.429    38.561    vga_color_logic/vga/vcounter_reg[4]
  -------------------------------------------------------------------
                         required time                         38.561    
                         arrival time                          -2.911    
  -------------------------------------------------------------------
                         slack                                 35.650    

Slack (MET) :             35.650ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 1.058ns (27.838%)  route 2.743ns (72.162%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.622    -0.890    vga_color_logic/vga/CLK
    SLICE_X4Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.456    -0.434 f  vga_color_logic/vga/vcounter_reg[1]/Q
                         net (fo=11, routed)          1.004     0.571    vga_color_logic/vga/vcounter_reg_n_0_[1]
    SLICE_X4Y31          LUT4 (Prop_lut4_I1_O)        0.152     0.723 f  vga_color_logic/vga/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.317     1.040    vga_color_logic/vga/vcounter[10]_i_6_n_0
    SLICE_X6Y30          LUT5 (Prop_lut5_I4_O)        0.326     1.366 f  vga_color_logic/vga/vcounter[10]_i_3/O
                         net (fo=5, routed)           0.840     2.206    vga_color_logic/vga/vcounter[10]_i_3_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I1_O)        0.124     2.330 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=7, routed)           0.581     2.911    vga_color_logic/vga/vcounter
    SLICE_X5Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.506    38.511    vga_color_logic/vga/CLK
    SLICE_X5Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/C
                         clock pessimism              0.577    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X5Y30          FDRE (Setup_fdre_C_R)       -0.429    38.561    vga_color_logic/vga/vcounter_reg[9]
  -------------------------------------------------------------------
                         required time                         38.561    
                         arrival time                          -2.911    
  -------------------------------------------------------------------
                         slack                                 35.650    

Slack (MET) :             35.750ns  (required time - arrival time)
  Source:                 seg1/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.723ns  (logic 0.828ns (22.239%)  route 2.895ns (77.761%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.624    -0.888    seg1/clk_out1
    SLICE_X63Y28         FDRE                                         r  seg1/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  seg1/counter_reg[13]/Q
                         net (fo=2, routed)           0.996     0.564    seg1/counter[13]
    SLICE_X62Y28         LUT4 (Prop_lut4_I0_O)        0.124     0.688 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.300     0.988    seg1/counter[15]_i_4_n_0
    SLICE_X62Y27         LUT5 (Prop_lut5_I4_O)        0.124     1.112 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.441     1.552    seg1/counter[15]_i_3_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.676 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          1.159     2.836    seg1/counter[15]_i_1_n_0
    SLICE_X63Y28         FDRE                                         r  seg1/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.507    38.512    seg1/clk_out1
    SLICE_X63Y28         FDRE                                         r  seg1/counter_reg[13]/C
                         clock pessimism              0.601    39.112    
                         clock uncertainty           -0.098    39.015    
    SLICE_X63Y28         FDRE (Setup_fdre_C_R)       -0.429    38.586    seg1/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         38.586    
                         arrival time                          -2.836    
  -------------------------------------------------------------------
                         slack                                 35.750    

Slack (MET) :             35.750ns  (required time - arrival time)
  Source:                 seg1/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.723ns  (logic 0.828ns (22.239%)  route 2.895ns (77.761%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.624    -0.888    seg1/clk_out1
    SLICE_X63Y28         FDRE                                         r  seg1/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  seg1/counter_reg[13]/Q
                         net (fo=2, routed)           0.996     0.564    seg1/counter[13]
    SLICE_X62Y28         LUT4 (Prop_lut4_I0_O)        0.124     0.688 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.300     0.988    seg1/counter[15]_i_4_n_0
    SLICE_X62Y27         LUT5 (Prop_lut5_I4_O)        0.124     1.112 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.441     1.552    seg1/counter[15]_i_3_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.676 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          1.159     2.836    seg1/counter[15]_i_1_n_0
    SLICE_X63Y28         FDRE                                         r  seg1/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.507    38.512    seg1/clk_out1
    SLICE_X63Y28         FDRE                                         r  seg1/counter_reg[14]/C
                         clock pessimism              0.601    39.112    
                         clock uncertainty           -0.098    39.015    
    SLICE_X63Y28         FDRE (Setup_fdre_C_R)       -0.429    38.586    seg1/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         38.586    
                         arrival time                          -2.836    
  -------------------------------------------------------------------
                         slack                                 35.750    

Slack (MET) :             35.750ns  (required time - arrival time)
  Source:                 seg1/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.723ns  (logic 0.828ns (22.239%)  route 2.895ns (77.761%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.624    -0.888    seg1/clk_out1
    SLICE_X63Y28         FDRE                                         r  seg1/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  seg1/counter_reg[13]/Q
                         net (fo=2, routed)           0.996     0.564    seg1/counter[13]
    SLICE_X62Y28         LUT4 (Prop_lut4_I0_O)        0.124     0.688 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.300     0.988    seg1/counter[15]_i_4_n_0
    SLICE_X62Y27         LUT5 (Prop_lut5_I4_O)        0.124     1.112 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.441     1.552    seg1/counter[15]_i_3_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.676 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          1.159     2.836    seg1/counter[15]_i_1_n_0
    SLICE_X63Y28         FDRE                                         r  seg1/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.507    38.512    seg1/clk_out1
    SLICE_X63Y28         FDRE                                         r  seg1/counter_reg[15]/C
                         clock pessimism              0.601    39.112    
                         clock uncertainty           -0.098    39.015    
    SLICE_X63Y28         FDRE (Setup_fdre_C_R)       -0.429    38.586    seg1/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         38.586    
                         arrival time                          -2.836    
  -------------------------------------------------------------------
                         slack                                 35.750    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.156%)  route 0.083ns (26.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.589    -0.592    vga_color_logic/vga/CLK
    SLICE_X3Y32          FDRE                                         r  vga_color_logic/vga/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.128    -0.464 r  vga_color_logic/vga/hcounter_reg[4]/Q
                         net (fo=10, routed)          0.083    -0.381    vga_color_logic/vga/hcounter_reg_n_0_[4]
    SLICE_X3Y32          LUT6 (Prop_lut6_I1_O)        0.099    -0.282 r  vga_color_logic/vga/hcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    vga_color_logic/vga/plusOp[5]
    SLICE_X3Y32          FDRE                                         r  vga_color_logic/vga/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.858    -0.832    vga_color_logic/vga/CLK
    SLICE_X3Y32          FDRE                                         r  vga_color_logic/vga/hcounter_reg[5]/C
                         clock pessimism              0.239    -0.592    
    SLICE_X3Y32          FDRE (Hold_fdre_C_D)         0.092    -0.500    vga_color_logic/vga/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 sens/clk1_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sens/clk1_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.345%)  route 0.137ns (39.655%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.596    -0.585    sens/CLK
    SLICE_X64Y47         FDRE                                         r  sens/clk1_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  sens/clk1_counter_reg[1]/Q
                         net (fo=5, routed)           0.137    -0.284    sens/clk1_counter[1]
    SLICE_X64Y47         LUT2 (Prop_lut2_I1_O)        0.045    -0.239 r  sens/clk1_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    sens/clk1_counter[1]_i_1_n_0
    SLICE_X64Y47         FDRE                                         r  sens/clk1_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.867    -0.823    sens/CLK
    SLICE_X64Y47         FDRE                                         r  sens/clk1_counter_reg[1]/C
                         clock pessimism              0.237    -0.585    
    SLICE_X64Y47         FDRE (Hold_fdre_C_D)         0.121    -0.464    sens/clk1_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 seg1/clk_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/SEL_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.187ns (48.079%)  route 0.202ns (51.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.583    -0.598    seg1/clk_out1
    SLICE_X62Y26         FDRE                                         r  seg1/clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  seg1/clk_en_reg/Q
                         net (fo=10, routed)          0.202    -0.255    seg1/clk_en
    SLICE_X64Y26         LUT3 (Prop_lut3_I1_O)        0.046    -0.209 r  seg1/SEL[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    seg1/SEL[1]_i_1_n_0
    SLICE_X64Y26         FDRE                                         r  seg1/SEL_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.851    -0.839    seg1/clk_out1
    SLICE_X64Y26         FDRE                                         r  seg1/SEL_reg[1]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.131    -0.454    seg1/SEL_reg[1]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.657%)  route 0.154ns (45.343%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.587    -0.594    vga_color_logic/vga/CLK
    SLICE_X4Y32          FDRE                                         r  vga_color_logic/vga/vcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  vga_color_logic/vga/vcounter_reg[5]/Q
                         net (fo=9, routed)           0.154    -0.299    vga_color_logic/vga/vcounter_reg_n_0_[5]
    SLICE_X4Y32          LUT6 (Prop_lut6_I0_O)        0.045    -0.254 r  vga_color_logic/vga/vcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    vga_color_logic/vga/plusOp__0[5]
    SLICE_X4Y32          FDRE                                         r  vga_color_logic/vga/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.856    -0.834    vga_color_logic/vga/CLK
    SLICE_X4Y32          FDRE                                         r  vga_color_logic/vga/vcounter_reg[5]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X4Y32          FDRE (Hold_fdre_C_D)         0.092    -0.502    vga_color_logic/vga/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.294%)  route 0.157ns (45.706%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.585    -0.596    vga_color_logic/vga/CLK
    SLICE_X5Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  vga_color_logic/vga/vcounter_reg[9]/Q
                         net (fo=6, routed)           0.157    -0.299    vga_color_logic/vga/vcounter_reg_n_0_[9]
    SLICE_X5Y30          LUT6 (Prop_lut6_I0_O)        0.045    -0.254 r  vga_color_logic/vga/vcounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    vga_color_logic/vga/plusOp__0[9]
    SLICE_X5Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.854    -0.836    vga_color_logic/vga/CLK
    SLICE_X5Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/C
                         clock pessimism              0.239    -0.596    
    SLICE_X5Y30          FDRE (Hold_fdre_C_D)         0.092    -0.504    vga_color_logic/vga/vcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.928%)  route 0.172ns (48.072%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.586    -0.595    vga_color_logic/vga/CLK
    SLICE_X4Y31          FDRE                                         r  vga_color_logic/vga/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  vga_color_logic/vga/vcounter_reg[0]/Q
                         net (fo=11, routed)          0.172    -0.282    vga_color_logic/vga/vcounter_reg_n_0_[0]
    SLICE_X4Y29          LUT6 (Prop_lut6_I5_O)        0.045    -0.237 r  vga_color_logic/vga/vcounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    vga_color_logic/vga/vcounter[3]_i_1_n_0
    SLICE_X4Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.853    -0.837    vga_color_logic/vga/CLK
    SLICE_X4Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[3]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X4Y29          FDRE (Hold_fdre_C_D)         0.092    -0.491    vga_color_logic/vga/vcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 seg1/clk_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/SEL_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.945%)  route 0.202ns (52.055%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.583    -0.598    seg1/clk_out1
    SLICE_X62Y26         FDRE                                         r  seg1/clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  seg1/clk_en_reg/Q
                         net (fo=10, routed)          0.202    -0.255    seg1/clk_en
    SLICE_X64Y26         LUT2 (Prop_lut2_I0_O)        0.045    -0.210 r  seg1/SEL[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    seg1/SEL[0]_i_1_n_0
    SLICE_X64Y26         FDRE                                         r  seg1/SEL_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.851    -0.839    seg1/clk_out1
    SLICE_X64Y26         FDRE                                         r  seg1/SEL_reg[0]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.120    -0.465    seg1/SEL_reg[0]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.806%)  route 0.173ns (48.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.586    -0.595    vga_color_logic/vga/CLK
    SLICE_X4Y31          FDRE                                         r  vga_color_logic/vga/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  vga_color_logic/vga/vcounter_reg[0]/Q
                         net (fo=11, routed)          0.173    -0.281    vga_color_logic/vga/vcounter_reg_n_0_[0]
    SLICE_X4Y29          LUT6 (Prop_lut6_I5_O)        0.045    -0.236 r  vga_color_logic/vga/vcounter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    vga_color_logic/vga/vcounter[1]_i_1_n_0
    SLICE_X4Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.853    -0.837    vga_color_logic/vga/CLK
    SLICE_X4Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[1]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X4Y29          FDRE (Hold_fdre_C_D)         0.092    -0.491    vga_color_logic/vga/vcounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.783%)  route 0.173ns (48.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.586    -0.595    vga_color_logic/vga/CLK
    SLICE_X4Y31          FDRE                                         r  vga_color_logic/vga/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  vga_color_logic/vga/vcounter_reg[0]/Q
                         net (fo=11, routed)          0.173    -0.281    vga_color_logic/vga/vcounter_reg_n_0_[0]
    SLICE_X4Y29          LUT6 (Prop_lut6_I5_O)        0.045    -0.236 r  vga_color_logic/vga/vcounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    vga_color_logic/vga/vcounter[2]_i_1_n_0
    SLICE_X4Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.853    -0.837    vga_color_logic/vga/CLK
    SLICE_X4Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[2]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X4Y29          FDRE (Hold_fdre_C_D)         0.091    -0.492    vga_color_logic/vga/vcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/hcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.588    -0.593    vga_color_logic/vga/CLK
    SLICE_X1Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  vga_color_logic/vga/hcounter_reg[8]/Q
                         net (fo=9, routed)           0.180    -0.272    vga_color_logic/vga/hcounter_reg_n_0_[8]
    SLICE_X1Y31          LUT5 (Prop_lut5_I4_O)        0.042    -0.230 r  vga_color_logic/vga/hcounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    vga_color_logic/vga/plusOp[9]
    SLICE_X1Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.857    -0.833    vga_color_logic/vga/CLK
    SLICE_X1Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[9]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X1Y31          FDRE (Hold_fdre_C_D)         0.107    -0.486    vga_color_logic/vga/hcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_main/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    clk_main/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X64Y26     seg1/SEL_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X64Y26     seg1/SEL_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X62Y26     seg1/clk_en_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X62Y25     seg1/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X63Y27     seg1/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X63Y27     seg1/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X63Y27     seg1/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X63Y28     seg1/counter_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y26     seg1/SEL_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y26     seg1/SEL_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y26     seg1/clk_en_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y25     seg1/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y25     seg1/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y25     seg1/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y25     seg1/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y25     seg1/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y25     seg1/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y25     seg1/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y26     seg1/SEL_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y26     seg1/SEL_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y26     seg1/SEL_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y26     seg1/SEL_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y26     seg1/clk_en_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y26     seg1/clk_en_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y25     seg1/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y25     seg1/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y27     seg1/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y27     seg1/counter_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_main/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_main/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_fpga }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.525ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.525ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 1.058ns (26.907%)  route 2.874ns (73.093%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.622    -0.890    vga_color_logic/vga/CLK
    SLICE_X4Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.456    -0.434 f  vga_color_logic/vga/vcounter_reg[1]/Q
                         net (fo=11, routed)          1.004     0.571    vga_color_logic/vga/vcounter_reg_n_0_[1]
    SLICE_X4Y31          LUT4 (Prop_lut4_I1_O)        0.152     0.723 f  vga_color_logic/vga/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.317     1.040    vga_color_logic/vga/vcounter[10]_i_6_n_0
    SLICE_X6Y30          LUT5 (Prop_lut5_I4_O)        0.326     1.366 f  vga_color_logic/vga/vcounter[10]_i_3/O
                         net (fo=5, routed)           0.840     2.206    vga_color_logic/vga/vcounter[10]_i_3_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I1_O)        0.124     2.330 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=7, routed)           0.713     3.042    vga_color_logic/vga/vcounter
    SLICE_X4Y32          FDRE                                         r  vga_color_logic/vga/vcounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.509    38.514    vga_color_logic/vga/CLK
    SLICE_X4Y32          FDRE                                         r  vga_color_logic/vga/vcounter_reg[5]/C
                         clock pessimism              0.577    39.090    
                         clock uncertainty           -0.094    38.996    
    SLICE_X4Y32          FDRE (Setup_fdre_C_R)       -0.429    38.567    vga_color_logic/vga/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                         38.567    
                         arrival time                          -3.042    
  -------------------------------------------------------------------
                         slack                                 35.525    

Slack (MET) :             35.525ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 1.058ns (26.907%)  route 2.874ns (73.093%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.622    -0.890    vga_color_logic/vga/CLK
    SLICE_X4Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.456    -0.434 f  vga_color_logic/vga/vcounter_reg[1]/Q
                         net (fo=11, routed)          1.004     0.571    vga_color_logic/vga/vcounter_reg_n_0_[1]
    SLICE_X4Y31          LUT4 (Prop_lut4_I1_O)        0.152     0.723 f  vga_color_logic/vga/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.317     1.040    vga_color_logic/vga/vcounter[10]_i_6_n_0
    SLICE_X6Y30          LUT5 (Prop_lut5_I4_O)        0.326     1.366 f  vga_color_logic/vga/vcounter[10]_i_3/O
                         net (fo=5, routed)           0.840     2.206    vga_color_logic/vga/vcounter[10]_i_3_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I1_O)        0.124     2.330 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=7, routed)           0.713     3.042    vga_color_logic/vga/vcounter
    SLICE_X4Y32          FDRE                                         r  vga_color_logic/vga/vcounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.509    38.514    vga_color_logic/vga/CLK
    SLICE_X4Y32          FDRE                                         r  vga_color_logic/vga/vcounter_reg[6]/C
                         clock pessimism              0.577    39.090    
                         clock uncertainty           -0.094    38.996    
    SLICE_X4Y32          FDRE (Setup_fdre_C_R)       -0.429    38.567    vga_color_logic/vga/vcounter_reg[6]
  -------------------------------------------------------------------
                         required time                         38.567    
                         arrival time                          -3.042    
  -------------------------------------------------------------------
                         slack                                 35.525    

Slack (MET) :             35.525ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 1.058ns (26.907%)  route 2.874ns (73.093%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.622    -0.890    vga_color_logic/vga/CLK
    SLICE_X4Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.456    -0.434 f  vga_color_logic/vga/vcounter_reg[1]/Q
                         net (fo=11, routed)          1.004     0.571    vga_color_logic/vga/vcounter_reg_n_0_[1]
    SLICE_X4Y31          LUT4 (Prop_lut4_I1_O)        0.152     0.723 f  vga_color_logic/vga/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.317     1.040    vga_color_logic/vga/vcounter[10]_i_6_n_0
    SLICE_X6Y30          LUT5 (Prop_lut5_I4_O)        0.326     1.366 f  vga_color_logic/vga/vcounter[10]_i_3/O
                         net (fo=5, routed)           0.840     2.206    vga_color_logic/vga/vcounter[10]_i_3_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I1_O)        0.124     2.330 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=7, routed)           0.713     3.042    vga_color_logic/vga/vcounter
    SLICE_X4Y32          FDRE                                         r  vga_color_logic/vga/vcounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.509    38.514    vga_color_logic/vga/CLK
    SLICE_X4Y32          FDRE                                         r  vga_color_logic/vga/vcounter_reg[7]/C
                         clock pessimism              0.577    39.090    
                         clock uncertainty           -0.094    38.996    
    SLICE_X4Y32          FDRE (Setup_fdre_C_R)       -0.429    38.567    vga_color_logic/vga/vcounter_reg[7]
  -------------------------------------------------------------------
                         required time                         38.567    
                         arrival time                          -3.042    
  -------------------------------------------------------------------
                         slack                                 35.525    

Slack (MET) :             35.525ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 1.058ns (26.907%)  route 2.874ns (73.093%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.622    -0.890    vga_color_logic/vga/CLK
    SLICE_X4Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.456    -0.434 f  vga_color_logic/vga/vcounter_reg[1]/Q
                         net (fo=11, routed)          1.004     0.571    vga_color_logic/vga/vcounter_reg_n_0_[1]
    SLICE_X4Y31          LUT4 (Prop_lut4_I1_O)        0.152     0.723 f  vga_color_logic/vga/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.317     1.040    vga_color_logic/vga/vcounter[10]_i_6_n_0
    SLICE_X6Y30          LUT5 (Prop_lut5_I4_O)        0.326     1.366 f  vga_color_logic/vga/vcounter[10]_i_3/O
                         net (fo=5, routed)           0.840     2.206    vga_color_logic/vga/vcounter[10]_i_3_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I1_O)        0.124     2.330 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=7, routed)           0.713     3.042    vga_color_logic/vga/vcounter
    SLICE_X4Y32          FDRE                                         r  vga_color_logic/vga/vcounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.509    38.514    vga_color_logic/vga/CLK
    SLICE_X4Y32          FDRE                                         r  vga_color_logic/vga/vcounter_reg[8]/C
                         clock pessimism              0.577    39.090    
                         clock uncertainty           -0.094    38.996    
    SLICE_X4Y32          FDRE (Setup_fdre_C_R)       -0.429    38.567    vga_color_logic/vga/vcounter_reg[8]
  -------------------------------------------------------------------
                         required time                         38.567    
                         arrival time                          -3.042    
  -------------------------------------------------------------------
                         slack                                 35.525    

Slack (MET) :             35.653ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 1.058ns (27.838%)  route 2.743ns (72.162%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.622    -0.890    vga_color_logic/vga/CLK
    SLICE_X4Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.456    -0.434 f  vga_color_logic/vga/vcounter_reg[1]/Q
                         net (fo=11, routed)          1.004     0.571    vga_color_logic/vga/vcounter_reg_n_0_[1]
    SLICE_X4Y31          LUT4 (Prop_lut4_I1_O)        0.152     0.723 f  vga_color_logic/vga/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.317     1.040    vga_color_logic/vga/vcounter[10]_i_6_n_0
    SLICE_X6Y30          LUT5 (Prop_lut5_I4_O)        0.326     1.366 f  vga_color_logic/vga/vcounter[10]_i_3/O
                         net (fo=5, routed)           0.840     2.206    vga_color_logic/vga/vcounter[10]_i_3_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I1_O)        0.124     2.330 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=7, routed)           0.581     2.911    vga_color_logic/vga/vcounter
    SLICE_X5Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.506    38.511    vga_color_logic/vga/CLK
    SLICE_X5Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[10]/C
                         clock pessimism              0.577    39.087    
                         clock uncertainty           -0.094    38.993    
    SLICE_X5Y30          FDRE (Setup_fdre_C_R)       -0.429    38.564    vga_color_logic/vga/vcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         38.564    
                         arrival time                          -2.911    
  -------------------------------------------------------------------
                         slack                                 35.653    

Slack (MET) :             35.653ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 1.058ns (27.838%)  route 2.743ns (72.162%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.622    -0.890    vga_color_logic/vga/CLK
    SLICE_X4Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.456    -0.434 f  vga_color_logic/vga/vcounter_reg[1]/Q
                         net (fo=11, routed)          1.004     0.571    vga_color_logic/vga/vcounter_reg_n_0_[1]
    SLICE_X4Y31          LUT4 (Prop_lut4_I1_O)        0.152     0.723 f  vga_color_logic/vga/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.317     1.040    vga_color_logic/vga/vcounter[10]_i_6_n_0
    SLICE_X6Y30          LUT5 (Prop_lut5_I4_O)        0.326     1.366 f  vga_color_logic/vga/vcounter[10]_i_3/O
                         net (fo=5, routed)           0.840     2.206    vga_color_logic/vga/vcounter[10]_i_3_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I1_O)        0.124     2.330 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=7, routed)           0.581     2.911    vga_color_logic/vga/vcounter
    SLICE_X5Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.506    38.511    vga_color_logic/vga/CLK
    SLICE_X5Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[4]/C
                         clock pessimism              0.577    39.087    
                         clock uncertainty           -0.094    38.993    
    SLICE_X5Y30          FDRE (Setup_fdre_C_R)       -0.429    38.564    vga_color_logic/vga/vcounter_reg[4]
  -------------------------------------------------------------------
                         required time                         38.564    
                         arrival time                          -2.911    
  -------------------------------------------------------------------
                         slack                                 35.653    

Slack (MET) :             35.653ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 1.058ns (27.838%)  route 2.743ns (72.162%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.622    -0.890    vga_color_logic/vga/CLK
    SLICE_X4Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.456    -0.434 f  vga_color_logic/vga/vcounter_reg[1]/Q
                         net (fo=11, routed)          1.004     0.571    vga_color_logic/vga/vcounter_reg_n_0_[1]
    SLICE_X4Y31          LUT4 (Prop_lut4_I1_O)        0.152     0.723 f  vga_color_logic/vga/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.317     1.040    vga_color_logic/vga/vcounter[10]_i_6_n_0
    SLICE_X6Y30          LUT5 (Prop_lut5_I4_O)        0.326     1.366 f  vga_color_logic/vga/vcounter[10]_i_3/O
                         net (fo=5, routed)           0.840     2.206    vga_color_logic/vga/vcounter[10]_i_3_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I1_O)        0.124     2.330 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=7, routed)           0.581     2.911    vga_color_logic/vga/vcounter
    SLICE_X5Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.506    38.511    vga_color_logic/vga/CLK
    SLICE_X5Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/C
                         clock pessimism              0.577    39.087    
                         clock uncertainty           -0.094    38.993    
    SLICE_X5Y30          FDRE (Setup_fdre_C_R)       -0.429    38.564    vga_color_logic/vga/vcounter_reg[9]
  -------------------------------------------------------------------
                         required time                         38.564    
                         arrival time                          -2.911    
  -------------------------------------------------------------------
                         slack                                 35.653    

Slack (MET) :             35.753ns  (required time - arrival time)
  Source:                 seg1/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.723ns  (logic 0.828ns (22.239%)  route 2.895ns (77.761%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.624    -0.888    seg1/clk_out1
    SLICE_X63Y28         FDRE                                         r  seg1/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  seg1/counter_reg[13]/Q
                         net (fo=2, routed)           0.996     0.564    seg1/counter[13]
    SLICE_X62Y28         LUT4 (Prop_lut4_I0_O)        0.124     0.688 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.300     0.988    seg1/counter[15]_i_4_n_0
    SLICE_X62Y27         LUT5 (Prop_lut5_I4_O)        0.124     1.112 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.441     1.552    seg1/counter[15]_i_3_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.676 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          1.159     2.836    seg1/counter[15]_i_1_n_0
    SLICE_X63Y28         FDRE                                         r  seg1/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.507    38.512    seg1/clk_out1
    SLICE_X63Y28         FDRE                                         r  seg1/counter_reg[13]/C
                         clock pessimism              0.601    39.112    
                         clock uncertainty           -0.094    39.018    
    SLICE_X63Y28         FDRE (Setup_fdre_C_R)       -0.429    38.589    seg1/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         38.589    
                         arrival time                          -2.836    
  -------------------------------------------------------------------
                         slack                                 35.753    

Slack (MET) :             35.753ns  (required time - arrival time)
  Source:                 seg1/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.723ns  (logic 0.828ns (22.239%)  route 2.895ns (77.761%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.624    -0.888    seg1/clk_out1
    SLICE_X63Y28         FDRE                                         r  seg1/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  seg1/counter_reg[13]/Q
                         net (fo=2, routed)           0.996     0.564    seg1/counter[13]
    SLICE_X62Y28         LUT4 (Prop_lut4_I0_O)        0.124     0.688 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.300     0.988    seg1/counter[15]_i_4_n_0
    SLICE_X62Y27         LUT5 (Prop_lut5_I4_O)        0.124     1.112 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.441     1.552    seg1/counter[15]_i_3_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.676 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          1.159     2.836    seg1/counter[15]_i_1_n_0
    SLICE_X63Y28         FDRE                                         r  seg1/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.507    38.512    seg1/clk_out1
    SLICE_X63Y28         FDRE                                         r  seg1/counter_reg[14]/C
                         clock pessimism              0.601    39.112    
                         clock uncertainty           -0.094    39.018    
    SLICE_X63Y28         FDRE (Setup_fdre_C_R)       -0.429    38.589    seg1/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         38.589    
                         arrival time                          -2.836    
  -------------------------------------------------------------------
                         slack                                 35.753    

Slack (MET) :             35.753ns  (required time - arrival time)
  Source:                 seg1/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.723ns  (logic 0.828ns (22.239%)  route 2.895ns (77.761%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.624    -0.888    seg1/clk_out1
    SLICE_X63Y28         FDRE                                         r  seg1/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  seg1/counter_reg[13]/Q
                         net (fo=2, routed)           0.996     0.564    seg1/counter[13]
    SLICE_X62Y28         LUT4 (Prop_lut4_I0_O)        0.124     0.688 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.300     0.988    seg1/counter[15]_i_4_n_0
    SLICE_X62Y27         LUT5 (Prop_lut5_I4_O)        0.124     1.112 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.441     1.552    seg1/counter[15]_i_3_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.676 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          1.159     2.836    seg1/counter[15]_i_1_n_0
    SLICE_X63Y28         FDRE                                         r  seg1/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.507    38.512    seg1/clk_out1
    SLICE_X63Y28         FDRE                                         r  seg1/counter_reg[15]/C
                         clock pessimism              0.601    39.112    
                         clock uncertainty           -0.094    39.018    
    SLICE_X63Y28         FDRE (Setup_fdre_C_R)       -0.429    38.589    seg1/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         38.589    
                         arrival time                          -2.836    
  -------------------------------------------------------------------
                         slack                                 35.753    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.156%)  route 0.083ns (26.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.589    -0.592    vga_color_logic/vga/CLK
    SLICE_X3Y32          FDRE                                         r  vga_color_logic/vga/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.128    -0.464 r  vga_color_logic/vga/hcounter_reg[4]/Q
                         net (fo=10, routed)          0.083    -0.381    vga_color_logic/vga/hcounter_reg_n_0_[4]
    SLICE_X3Y32          LUT6 (Prop_lut6_I1_O)        0.099    -0.282 r  vga_color_logic/vga/hcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    vga_color_logic/vga/plusOp[5]
    SLICE_X3Y32          FDRE                                         r  vga_color_logic/vga/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.858    -0.832    vga_color_logic/vga/CLK
    SLICE_X3Y32          FDRE                                         r  vga_color_logic/vga/hcounter_reg[5]/C
                         clock pessimism              0.239    -0.592    
    SLICE_X3Y32          FDRE (Hold_fdre_C_D)         0.092    -0.500    vga_color_logic/vga/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 sens/clk1_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sens/clk1_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.345%)  route 0.137ns (39.655%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.596    -0.585    sens/CLK
    SLICE_X64Y47         FDRE                                         r  sens/clk1_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  sens/clk1_counter_reg[1]/Q
                         net (fo=5, routed)           0.137    -0.284    sens/clk1_counter[1]
    SLICE_X64Y47         LUT2 (Prop_lut2_I1_O)        0.045    -0.239 r  sens/clk1_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    sens/clk1_counter[1]_i_1_n_0
    SLICE_X64Y47         FDRE                                         r  sens/clk1_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.867    -0.823    sens/CLK
    SLICE_X64Y47         FDRE                                         r  sens/clk1_counter_reg[1]/C
                         clock pessimism              0.237    -0.585    
    SLICE_X64Y47         FDRE (Hold_fdre_C_D)         0.121    -0.464    sens/clk1_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 seg1/clk_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/SEL_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.187ns (48.079%)  route 0.202ns (51.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.583    -0.598    seg1/clk_out1
    SLICE_X62Y26         FDRE                                         r  seg1/clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  seg1/clk_en_reg/Q
                         net (fo=10, routed)          0.202    -0.255    seg1/clk_en
    SLICE_X64Y26         LUT3 (Prop_lut3_I1_O)        0.046    -0.209 r  seg1/SEL[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    seg1/SEL[1]_i_1_n_0
    SLICE_X64Y26         FDRE                                         r  seg1/SEL_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.851    -0.839    seg1/clk_out1
    SLICE_X64Y26         FDRE                                         r  seg1/SEL_reg[1]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.131    -0.454    seg1/SEL_reg[1]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.657%)  route 0.154ns (45.343%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.587    -0.594    vga_color_logic/vga/CLK
    SLICE_X4Y32          FDRE                                         r  vga_color_logic/vga/vcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  vga_color_logic/vga/vcounter_reg[5]/Q
                         net (fo=9, routed)           0.154    -0.299    vga_color_logic/vga/vcounter_reg_n_0_[5]
    SLICE_X4Y32          LUT6 (Prop_lut6_I0_O)        0.045    -0.254 r  vga_color_logic/vga/vcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    vga_color_logic/vga/plusOp__0[5]
    SLICE_X4Y32          FDRE                                         r  vga_color_logic/vga/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.856    -0.834    vga_color_logic/vga/CLK
    SLICE_X4Y32          FDRE                                         r  vga_color_logic/vga/vcounter_reg[5]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X4Y32          FDRE (Hold_fdre_C_D)         0.092    -0.502    vga_color_logic/vga/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.294%)  route 0.157ns (45.706%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.585    -0.596    vga_color_logic/vga/CLK
    SLICE_X5Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  vga_color_logic/vga/vcounter_reg[9]/Q
                         net (fo=6, routed)           0.157    -0.299    vga_color_logic/vga/vcounter_reg_n_0_[9]
    SLICE_X5Y30          LUT6 (Prop_lut6_I0_O)        0.045    -0.254 r  vga_color_logic/vga/vcounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    vga_color_logic/vga/plusOp__0[9]
    SLICE_X5Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.854    -0.836    vga_color_logic/vga/CLK
    SLICE_X5Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/C
                         clock pessimism              0.239    -0.596    
    SLICE_X5Y30          FDRE (Hold_fdre_C_D)         0.092    -0.504    vga_color_logic/vga/vcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.928%)  route 0.172ns (48.072%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.586    -0.595    vga_color_logic/vga/CLK
    SLICE_X4Y31          FDRE                                         r  vga_color_logic/vga/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  vga_color_logic/vga/vcounter_reg[0]/Q
                         net (fo=11, routed)          0.172    -0.282    vga_color_logic/vga/vcounter_reg_n_0_[0]
    SLICE_X4Y29          LUT6 (Prop_lut6_I5_O)        0.045    -0.237 r  vga_color_logic/vga/vcounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    vga_color_logic/vga/vcounter[3]_i_1_n_0
    SLICE_X4Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.853    -0.837    vga_color_logic/vga/CLK
    SLICE_X4Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[3]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X4Y29          FDRE (Hold_fdre_C_D)         0.092    -0.491    vga_color_logic/vga/vcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 seg1/clk_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/SEL_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.945%)  route 0.202ns (52.055%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.583    -0.598    seg1/clk_out1
    SLICE_X62Y26         FDRE                                         r  seg1/clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  seg1/clk_en_reg/Q
                         net (fo=10, routed)          0.202    -0.255    seg1/clk_en
    SLICE_X64Y26         LUT2 (Prop_lut2_I0_O)        0.045    -0.210 r  seg1/SEL[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    seg1/SEL[0]_i_1_n_0
    SLICE_X64Y26         FDRE                                         r  seg1/SEL_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.851    -0.839    seg1/clk_out1
    SLICE_X64Y26         FDRE                                         r  seg1/SEL_reg[0]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.120    -0.465    seg1/SEL_reg[0]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.806%)  route 0.173ns (48.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.586    -0.595    vga_color_logic/vga/CLK
    SLICE_X4Y31          FDRE                                         r  vga_color_logic/vga/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  vga_color_logic/vga/vcounter_reg[0]/Q
                         net (fo=11, routed)          0.173    -0.281    vga_color_logic/vga/vcounter_reg_n_0_[0]
    SLICE_X4Y29          LUT6 (Prop_lut6_I5_O)        0.045    -0.236 r  vga_color_logic/vga/vcounter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    vga_color_logic/vga/vcounter[1]_i_1_n_0
    SLICE_X4Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.853    -0.837    vga_color_logic/vga/CLK
    SLICE_X4Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[1]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X4Y29          FDRE (Hold_fdre_C_D)         0.092    -0.491    vga_color_logic/vga/vcounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.783%)  route 0.173ns (48.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.586    -0.595    vga_color_logic/vga/CLK
    SLICE_X4Y31          FDRE                                         r  vga_color_logic/vga/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  vga_color_logic/vga/vcounter_reg[0]/Q
                         net (fo=11, routed)          0.173    -0.281    vga_color_logic/vga/vcounter_reg_n_0_[0]
    SLICE_X4Y29          LUT6 (Prop_lut6_I5_O)        0.045    -0.236 r  vga_color_logic/vga/vcounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    vga_color_logic/vga/vcounter[2]_i_1_n_0
    SLICE_X4Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.853    -0.837    vga_color_logic/vga/CLK
    SLICE_X4Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[2]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X4Y29          FDRE (Hold_fdre_C_D)         0.091    -0.492    vga_color_logic/vga/vcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/hcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.588    -0.593    vga_color_logic/vga/CLK
    SLICE_X1Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  vga_color_logic/vga/hcounter_reg[8]/Q
                         net (fo=9, routed)           0.180    -0.272    vga_color_logic/vga/hcounter_reg_n_0_[8]
    SLICE_X1Y31          LUT5 (Prop_lut5_I4_O)        0.042    -0.230 r  vga_color_logic/vga/hcounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    vga_color_logic/vga/plusOp[9]
    SLICE_X1Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.857    -0.833    vga_color_logic/vga/CLK
    SLICE_X1Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[9]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X1Y31          FDRE (Hold_fdre_C_D)         0.107    -0.486    vga_color_logic/vga/hcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_main/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    clk_main/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X64Y26     seg1/SEL_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X64Y26     seg1/SEL_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X62Y26     seg1/clk_en_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X62Y25     seg1/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X63Y27     seg1/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X63Y27     seg1/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X63Y27     seg1/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X63Y28     seg1/counter_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y26     seg1/SEL_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y26     seg1/SEL_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y26     seg1/clk_en_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y25     seg1/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y25     seg1/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y25     seg1/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y25     seg1/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y25     seg1/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y25     seg1/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y25     seg1/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y26     seg1/SEL_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y26     seg1/SEL_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y26     seg1/SEL_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y26     seg1/SEL_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y26     seg1/clk_en_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y26     seg1/clk_en_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y25     seg1/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y25     seg1/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y27     seg1/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y27     seg1/counter_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_main/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_main/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.521ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.521ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 1.058ns (26.907%)  route 2.874ns (73.093%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.622    -0.890    vga_color_logic/vga/CLK
    SLICE_X4Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.456    -0.434 f  vga_color_logic/vga/vcounter_reg[1]/Q
                         net (fo=11, routed)          1.004     0.571    vga_color_logic/vga/vcounter_reg_n_0_[1]
    SLICE_X4Y31          LUT4 (Prop_lut4_I1_O)        0.152     0.723 f  vga_color_logic/vga/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.317     1.040    vga_color_logic/vga/vcounter[10]_i_6_n_0
    SLICE_X6Y30          LUT5 (Prop_lut5_I4_O)        0.326     1.366 f  vga_color_logic/vga/vcounter[10]_i_3/O
                         net (fo=5, routed)           0.840     2.206    vga_color_logic/vga/vcounter[10]_i_3_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I1_O)        0.124     2.330 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=7, routed)           0.713     3.042    vga_color_logic/vga/vcounter
    SLICE_X4Y32          FDRE                                         r  vga_color_logic/vga/vcounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.509    38.514    vga_color_logic/vga/CLK
    SLICE_X4Y32          FDRE                                         r  vga_color_logic/vga/vcounter_reg[5]/C
                         clock pessimism              0.577    39.090    
                         clock uncertainty           -0.098    38.993    
    SLICE_X4Y32          FDRE (Setup_fdre_C_R)       -0.429    38.564    vga_color_logic/vga/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                         38.564    
                         arrival time                          -3.042    
  -------------------------------------------------------------------
                         slack                                 35.521    

Slack (MET) :             35.521ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 1.058ns (26.907%)  route 2.874ns (73.093%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.622    -0.890    vga_color_logic/vga/CLK
    SLICE_X4Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.456    -0.434 f  vga_color_logic/vga/vcounter_reg[1]/Q
                         net (fo=11, routed)          1.004     0.571    vga_color_logic/vga/vcounter_reg_n_0_[1]
    SLICE_X4Y31          LUT4 (Prop_lut4_I1_O)        0.152     0.723 f  vga_color_logic/vga/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.317     1.040    vga_color_logic/vga/vcounter[10]_i_6_n_0
    SLICE_X6Y30          LUT5 (Prop_lut5_I4_O)        0.326     1.366 f  vga_color_logic/vga/vcounter[10]_i_3/O
                         net (fo=5, routed)           0.840     2.206    vga_color_logic/vga/vcounter[10]_i_3_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I1_O)        0.124     2.330 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=7, routed)           0.713     3.042    vga_color_logic/vga/vcounter
    SLICE_X4Y32          FDRE                                         r  vga_color_logic/vga/vcounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.509    38.514    vga_color_logic/vga/CLK
    SLICE_X4Y32          FDRE                                         r  vga_color_logic/vga/vcounter_reg[6]/C
                         clock pessimism              0.577    39.090    
                         clock uncertainty           -0.098    38.993    
    SLICE_X4Y32          FDRE (Setup_fdre_C_R)       -0.429    38.564    vga_color_logic/vga/vcounter_reg[6]
  -------------------------------------------------------------------
                         required time                         38.564    
                         arrival time                          -3.042    
  -------------------------------------------------------------------
                         slack                                 35.521    

Slack (MET) :             35.521ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 1.058ns (26.907%)  route 2.874ns (73.093%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.622    -0.890    vga_color_logic/vga/CLK
    SLICE_X4Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.456    -0.434 f  vga_color_logic/vga/vcounter_reg[1]/Q
                         net (fo=11, routed)          1.004     0.571    vga_color_logic/vga/vcounter_reg_n_0_[1]
    SLICE_X4Y31          LUT4 (Prop_lut4_I1_O)        0.152     0.723 f  vga_color_logic/vga/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.317     1.040    vga_color_logic/vga/vcounter[10]_i_6_n_0
    SLICE_X6Y30          LUT5 (Prop_lut5_I4_O)        0.326     1.366 f  vga_color_logic/vga/vcounter[10]_i_3/O
                         net (fo=5, routed)           0.840     2.206    vga_color_logic/vga/vcounter[10]_i_3_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I1_O)        0.124     2.330 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=7, routed)           0.713     3.042    vga_color_logic/vga/vcounter
    SLICE_X4Y32          FDRE                                         r  vga_color_logic/vga/vcounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.509    38.514    vga_color_logic/vga/CLK
    SLICE_X4Y32          FDRE                                         r  vga_color_logic/vga/vcounter_reg[7]/C
                         clock pessimism              0.577    39.090    
                         clock uncertainty           -0.098    38.993    
    SLICE_X4Y32          FDRE (Setup_fdre_C_R)       -0.429    38.564    vga_color_logic/vga/vcounter_reg[7]
  -------------------------------------------------------------------
                         required time                         38.564    
                         arrival time                          -3.042    
  -------------------------------------------------------------------
                         slack                                 35.521    

Slack (MET) :             35.521ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 1.058ns (26.907%)  route 2.874ns (73.093%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.622    -0.890    vga_color_logic/vga/CLK
    SLICE_X4Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.456    -0.434 f  vga_color_logic/vga/vcounter_reg[1]/Q
                         net (fo=11, routed)          1.004     0.571    vga_color_logic/vga/vcounter_reg_n_0_[1]
    SLICE_X4Y31          LUT4 (Prop_lut4_I1_O)        0.152     0.723 f  vga_color_logic/vga/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.317     1.040    vga_color_logic/vga/vcounter[10]_i_6_n_0
    SLICE_X6Y30          LUT5 (Prop_lut5_I4_O)        0.326     1.366 f  vga_color_logic/vga/vcounter[10]_i_3/O
                         net (fo=5, routed)           0.840     2.206    vga_color_logic/vga/vcounter[10]_i_3_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I1_O)        0.124     2.330 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=7, routed)           0.713     3.042    vga_color_logic/vga/vcounter
    SLICE_X4Y32          FDRE                                         r  vga_color_logic/vga/vcounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.509    38.514    vga_color_logic/vga/CLK
    SLICE_X4Y32          FDRE                                         r  vga_color_logic/vga/vcounter_reg[8]/C
                         clock pessimism              0.577    39.090    
                         clock uncertainty           -0.098    38.993    
    SLICE_X4Y32          FDRE (Setup_fdre_C_R)       -0.429    38.564    vga_color_logic/vga/vcounter_reg[8]
  -------------------------------------------------------------------
                         required time                         38.564    
                         arrival time                          -3.042    
  -------------------------------------------------------------------
                         slack                                 35.521    

Slack (MET) :             35.650ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 1.058ns (27.838%)  route 2.743ns (72.162%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.622    -0.890    vga_color_logic/vga/CLK
    SLICE_X4Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.456    -0.434 f  vga_color_logic/vga/vcounter_reg[1]/Q
                         net (fo=11, routed)          1.004     0.571    vga_color_logic/vga/vcounter_reg_n_0_[1]
    SLICE_X4Y31          LUT4 (Prop_lut4_I1_O)        0.152     0.723 f  vga_color_logic/vga/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.317     1.040    vga_color_logic/vga/vcounter[10]_i_6_n_0
    SLICE_X6Y30          LUT5 (Prop_lut5_I4_O)        0.326     1.366 f  vga_color_logic/vga/vcounter[10]_i_3/O
                         net (fo=5, routed)           0.840     2.206    vga_color_logic/vga/vcounter[10]_i_3_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I1_O)        0.124     2.330 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=7, routed)           0.581     2.911    vga_color_logic/vga/vcounter
    SLICE_X5Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.506    38.511    vga_color_logic/vga/CLK
    SLICE_X5Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[10]/C
                         clock pessimism              0.577    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X5Y30          FDRE (Setup_fdre_C_R)       -0.429    38.561    vga_color_logic/vga/vcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         38.561    
                         arrival time                          -2.911    
  -------------------------------------------------------------------
                         slack                                 35.650    

Slack (MET) :             35.650ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 1.058ns (27.838%)  route 2.743ns (72.162%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.622    -0.890    vga_color_logic/vga/CLK
    SLICE_X4Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.456    -0.434 f  vga_color_logic/vga/vcounter_reg[1]/Q
                         net (fo=11, routed)          1.004     0.571    vga_color_logic/vga/vcounter_reg_n_0_[1]
    SLICE_X4Y31          LUT4 (Prop_lut4_I1_O)        0.152     0.723 f  vga_color_logic/vga/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.317     1.040    vga_color_logic/vga/vcounter[10]_i_6_n_0
    SLICE_X6Y30          LUT5 (Prop_lut5_I4_O)        0.326     1.366 f  vga_color_logic/vga/vcounter[10]_i_3/O
                         net (fo=5, routed)           0.840     2.206    vga_color_logic/vga/vcounter[10]_i_3_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I1_O)        0.124     2.330 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=7, routed)           0.581     2.911    vga_color_logic/vga/vcounter
    SLICE_X5Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.506    38.511    vga_color_logic/vga/CLK
    SLICE_X5Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[4]/C
                         clock pessimism              0.577    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X5Y30          FDRE (Setup_fdre_C_R)       -0.429    38.561    vga_color_logic/vga/vcounter_reg[4]
  -------------------------------------------------------------------
                         required time                         38.561    
                         arrival time                          -2.911    
  -------------------------------------------------------------------
                         slack                                 35.650    

Slack (MET) :             35.650ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 1.058ns (27.838%)  route 2.743ns (72.162%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.622    -0.890    vga_color_logic/vga/CLK
    SLICE_X4Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.456    -0.434 f  vga_color_logic/vga/vcounter_reg[1]/Q
                         net (fo=11, routed)          1.004     0.571    vga_color_logic/vga/vcounter_reg_n_0_[1]
    SLICE_X4Y31          LUT4 (Prop_lut4_I1_O)        0.152     0.723 f  vga_color_logic/vga/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.317     1.040    vga_color_logic/vga/vcounter[10]_i_6_n_0
    SLICE_X6Y30          LUT5 (Prop_lut5_I4_O)        0.326     1.366 f  vga_color_logic/vga/vcounter[10]_i_3/O
                         net (fo=5, routed)           0.840     2.206    vga_color_logic/vga/vcounter[10]_i_3_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I1_O)        0.124     2.330 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=7, routed)           0.581     2.911    vga_color_logic/vga/vcounter
    SLICE_X5Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.506    38.511    vga_color_logic/vga/CLK
    SLICE_X5Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/C
                         clock pessimism              0.577    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X5Y30          FDRE (Setup_fdre_C_R)       -0.429    38.561    vga_color_logic/vga/vcounter_reg[9]
  -------------------------------------------------------------------
                         required time                         38.561    
                         arrival time                          -2.911    
  -------------------------------------------------------------------
                         slack                                 35.650    

Slack (MET) :             35.750ns  (required time - arrival time)
  Source:                 seg1/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.723ns  (logic 0.828ns (22.239%)  route 2.895ns (77.761%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.624    -0.888    seg1/clk_out1
    SLICE_X63Y28         FDRE                                         r  seg1/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  seg1/counter_reg[13]/Q
                         net (fo=2, routed)           0.996     0.564    seg1/counter[13]
    SLICE_X62Y28         LUT4 (Prop_lut4_I0_O)        0.124     0.688 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.300     0.988    seg1/counter[15]_i_4_n_0
    SLICE_X62Y27         LUT5 (Prop_lut5_I4_O)        0.124     1.112 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.441     1.552    seg1/counter[15]_i_3_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.676 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          1.159     2.836    seg1/counter[15]_i_1_n_0
    SLICE_X63Y28         FDRE                                         r  seg1/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.507    38.512    seg1/clk_out1
    SLICE_X63Y28         FDRE                                         r  seg1/counter_reg[13]/C
                         clock pessimism              0.601    39.112    
                         clock uncertainty           -0.098    39.015    
    SLICE_X63Y28         FDRE (Setup_fdre_C_R)       -0.429    38.586    seg1/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         38.586    
                         arrival time                          -2.836    
  -------------------------------------------------------------------
                         slack                                 35.750    

Slack (MET) :             35.750ns  (required time - arrival time)
  Source:                 seg1/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.723ns  (logic 0.828ns (22.239%)  route 2.895ns (77.761%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.624    -0.888    seg1/clk_out1
    SLICE_X63Y28         FDRE                                         r  seg1/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  seg1/counter_reg[13]/Q
                         net (fo=2, routed)           0.996     0.564    seg1/counter[13]
    SLICE_X62Y28         LUT4 (Prop_lut4_I0_O)        0.124     0.688 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.300     0.988    seg1/counter[15]_i_4_n_0
    SLICE_X62Y27         LUT5 (Prop_lut5_I4_O)        0.124     1.112 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.441     1.552    seg1/counter[15]_i_3_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.676 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          1.159     2.836    seg1/counter[15]_i_1_n_0
    SLICE_X63Y28         FDRE                                         r  seg1/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.507    38.512    seg1/clk_out1
    SLICE_X63Y28         FDRE                                         r  seg1/counter_reg[14]/C
                         clock pessimism              0.601    39.112    
                         clock uncertainty           -0.098    39.015    
    SLICE_X63Y28         FDRE (Setup_fdre_C_R)       -0.429    38.586    seg1/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         38.586    
                         arrival time                          -2.836    
  -------------------------------------------------------------------
                         slack                                 35.750    

Slack (MET) :             35.750ns  (required time - arrival time)
  Source:                 seg1/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.723ns  (logic 0.828ns (22.239%)  route 2.895ns (77.761%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.624    -0.888    seg1/clk_out1
    SLICE_X63Y28         FDRE                                         r  seg1/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  seg1/counter_reg[13]/Q
                         net (fo=2, routed)           0.996     0.564    seg1/counter[13]
    SLICE_X62Y28         LUT4 (Prop_lut4_I0_O)        0.124     0.688 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.300     0.988    seg1/counter[15]_i_4_n_0
    SLICE_X62Y27         LUT5 (Prop_lut5_I4_O)        0.124     1.112 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.441     1.552    seg1/counter[15]_i_3_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.676 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          1.159     2.836    seg1/counter[15]_i_1_n_0
    SLICE_X63Y28         FDRE                                         r  seg1/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.507    38.512    seg1/clk_out1
    SLICE_X63Y28         FDRE                                         r  seg1/counter_reg[15]/C
                         clock pessimism              0.601    39.112    
                         clock uncertainty           -0.098    39.015    
    SLICE_X63Y28         FDRE (Setup_fdre_C_R)       -0.429    38.586    seg1/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         38.586    
                         arrival time                          -2.836    
  -------------------------------------------------------------------
                         slack                                 35.750    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.156%)  route 0.083ns (26.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.589    -0.592    vga_color_logic/vga/CLK
    SLICE_X3Y32          FDRE                                         r  vga_color_logic/vga/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.128    -0.464 r  vga_color_logic/vga/hcounter_reg[4]/Q
                         net (fo=10, routed)          0.083    -0.381    vga_color_logic/vga/hcounter_reg_n_0_[4]
    SLICE_X3Y32          LUT6 (Prop_lut6_I1_O)        0.099    -0.282 r  vga_color_logic/vga/hcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    vga_color_logic/vga/plusOp[5]
    SLICE_X3Y32          FDRE                                         r  vga_color_logic/vga/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.858    -0.832    vga_color_logic/vga/CLK
    SLICE_X3Y32          FDRE                                         r  vga_color_logic/vga/hcounter_reg[5]/C
                         clock pessimism              0.239    -0.592    
                         clock uncertainty            0.098    -0.495    
    SLICE_X3Y32          FDRE (Hold_fdre_C_D)         0.092    -0.403    vga_color_logic/vga/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 sens/clk1_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sens/clk1_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.345%)  route 0.137ns (39.655%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.596    -0.585    sens/CLK
    SLICE_X64Y47         FDRE                                         r  sens/clk1_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  sens/clk1_counter_reg[1]/Q
                         net (fo=5, routed)           0.137    -0.284    sens/clk1_counter[1]
    SLICE_X64Y47         LUT2 (Prop_lut2_I1_O)        0.045    -0.239 r  sens/clk1_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    sens/clk1_counter[1]_i_1_n_0
    SLICE_X64Y47         FDRE                                         r  sens/clk1_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.867    -0.823    sens/CLK
    SLICE_X64Y47         FDRE                                         r  sens/clk1_counter_reg[1]/C
                         clock pessimism              0.237    -0.585    
                         clock uncertainty            0.098    -0.488    
    SLICE_X64Y47         FDRE (Hold_fdre_C_D)         0.121    -0.367    sens/clk1_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 seg1/clk_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/SEL_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.187ns (48.079%)  route 0.202ns (51.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.583    -0.598    seg1/clk_out1
    SLICE_X62Y26         FDRE                                         r  seg1/clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  seg1/clk_en_reg/Q
                         net (fo=10, routed)          0.202    -0.255    seg1/clk_en
    SLICE_X64Y26         LUT3 (Prop_lut3_I1_O)        0.046    -0.209 r  seg1/SEL[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    seg1/SEL[1]_i_1_n_0
    SLICE_X64Y26         FDRE                                         r  seg1/SEL_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.851    -0.839    seg1/clk_out1
    SLICE_X64Y26         FDRE                                         r  seg1/SEL_reg[1]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.098    -0.488    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.131    -0.357    seg1/SEL_reg[1]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.657%)  route 0.154ns (45.343%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.587    -0.594    vga_color_logic/vga/CLK
    SLICE_X4Y32          FDRE                                         r  vga_color_logic/vga/vcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  vga_color_logic/vga/vcounter_reg[5]/Q
                         net (fo=9, routed)           0.154    -0.299    vga_color_logic/vga/vcounter_reg_n_0_[5]
    SLICE_X4Y32          LUT6 (Prop_lut6_I0_O)        0.045    -0.254 r  vga_color_logic/vga/vcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    vga_color_logic/vga/plusOp__0[5]
    SLICE_X4Y32          FDRE                                         r  vga_color_logic/vga/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.856    -0.834    vga_color_logic/vga/CLK
    SLICE_X4Y32          FDRE                                         r  vga_color_logic/vga/vcounter_reg[5]/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.098    -0.497    
    SLICE_X4Y32          FDRE (Hold_fdre_C_D)         0.092    -0.405    vga_color_logic/vga/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.294%)  route 0.157ns (45.706%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.585    -0.596    vga_color_logic/vga/CLK
    SLICE_X5Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  vga_color_logic/vga/vcounter_reg[9]/Q
                         net (fo=6, routed)           0.157    -0.299    vga_color_logic/vga/vcounter_reg_n_0_[9]
    SLICE_X5Y30          LUT6 (Prop_lut6_I0_O)        0.045    -0.254 r  vga_color_logic/vga/vcounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    vga_color_logic/vga/plusOp__0[9]
    SLICE_X5Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.854    -0.836    vga_color_logic/vga/CLK
    SLICE_X5Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/C
                         clock pessimism              0.239    -0.596    
                         clock uncertainty            0.098    -0.499    
    SLICE_X5Y30          FDRE (Hold_fdre_C_D)         0.092    -0.407    vga_color_logic/vga/vcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.928%)  route 0.172ns (48.072%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.586    -0.595    vga_color_logic/vga/CLK
    SLICE_X4Y31          FDRE                                         r  vga_color_logic/vga/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  vga_color_logic/vga/vcounter_reg[0]/Q
                         net (fo=11, routed)          0.172    -0.282    vga_color_logic/vga/vcounter_reg_n_0_[0]
    SLICE_X4Y29          LUT6 (Prop_lut6_I5_O)        0.045    -0.237 r  vga_color_logic/vga/vcounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    vga_color_logic/vga/vcounter[3]_i_1_n_0
    SLICE_X4Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.853    -0.837    vga_color_logic/vga/CLK
    SLICE_X4Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[3]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.098    -0.486    
    SLICE_X4Y29          FDRE (Hold_fdre_C_D)         0.092    -0.394    vga_color_logic/vga/vcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 seg1/clk_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/SEL_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.945%)  route 0.202ns (52.055%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.583    -0.598    seg1/clk_out1
    SLICE_X62Y26         FDRE                                         r  seg1/clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  seg1/clk_en_reg/Q
                         net (fo=10, routed)          0.202    -0.255    seg1/clk_en
    SLICE_X64Y26         LUT2 (Prop_lut2_I0_O)        0.045    -0.210 r  seg1/SEL[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    seg1/SEL[0]_i_1_n_0
    SLICE_X64Y26         FDRE                                         r  seg1/SEL_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.851    -0.839    seg1/clk_out1
    SLICE_X64Y26         FDRE                                         r  seg1/SEL_reg[0]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.098    -0.488    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.120    -0.368    seg1/SEL_reg[0]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.806%)  route 0.173ns (48.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.586    -0.595    vga_color_logic/vga/CLK
    SLICE_X4Y31          FDRE                                         r  vga_color_logic/vga/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  vga_color_logic/vga/vcounter_reg[0]/Q
                         net (fo=11, routed)          0.173    -0.281    vga_color_logic/vga/vcounter_reg_n_0_[0]
    SLICE_X4Y29          LUT6 (Prop_lut6_I5_O)        0.045    -0.236 r  vga_color_logic/vga/vcounter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    vga_color_logic/vga/vcounter[1]_i_1_n_0
    SLICE_X4Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.853    -0.837    vga_color_logic/vga/CLK
    SLICE_X4Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[1]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.098    -0.486    
    SLICE_X4Y29          FDRE (Hold_fdre_C_D)         0.092    -0.394    vga_color_logic/vga/vcounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.783%)  route 0.173ns (48.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.586    -0.595    vga_color_logic/vga/CLK
    SLICE_X4Y31          FDRE                                         r  vga_color_logic/vga/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  vga_color_logic/vga/vcounter_reg[0]/Q
                         net (fo=11, routed)          0.173    -0.281    vga_color_logic/vga/vcounter_reg_n_0_[0]
    SLICE_X4Y29          LUT6 (Prop_lut6_I5_O)        0.045    -0.236 r  vga_color_logic/vga/vcounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    vga_color_logic/vga/vcounter[2]_i_1_n_0
    SLICE_X4Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.853    -0.837    vga_color_logic/vga/CLK
    SLICE_X4Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[2]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.098    -0.486    
    SLICE_X4Y29          FDRE (Hold_fdre_C_D)         0.091    -0.395    vga_color_logic/vga/vcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/hcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.588    -0.593    vga_color_logic/vga/CLK
    SLICE_X1Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  vga_color_logic/vga/hcounter_reg[8]/Q
                         net (fo=9, routed)           0.180    -0.272    vga_color_logic/vga/hcounter_reg_n_0_[8]
    SLICE_X1Y31          LUT5 (Prop_lut5_I4_O)        0.042    -0.230 r  vga_color_logic/vga/hcounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    vga_color_logic/vga/plusOp[9]
    SLICE_X1Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.857    -0.833    vga_color_logic/vga/CLK
    SLICE_X1Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[9]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.098    -0.496    
    SLICE_X1Y31          FDRE (Hold_fdre_C_D)         0.107    -0.389    vga_color_logic/vga/hcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.159    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.521ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.521ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 1.058ns (26.907%)  route 2.874ns (73.093%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.622    -0.890    vga_color_logic/vga/CLK
    SLICE_X4Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.456    -0.434 f  vga_color_logic/vga/vcounter_reg[1]/Q
                         net (fo=11, routed)          1.004     0.571    vga_color_logic/vga/vcounter_reg_n_0_[1]
    SLICE_X4Y31          LUT4 (Prop_lut4_I1_O)        0.152     0.723 f  vga_color_logic/vga/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.317     1.040    vga_color_logic/vga/vcounter[10]_i_6_n_0
    SLICE_X6Y30          LUT5 (Prop_lut5_I4_O)        0.326     1.366 f  vga_color_logic/vga/vcounter[10]_i_3/O
                         net (fo=5, routed)           0.840     2.206    vga_color_logic/vga/vcounter[10]_i_3_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I1_O)        0.124     2.330 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=7, routed)           0.713     3.042    vga_color_logic/vga/vcounter
    SLICE_X4Y32          FDRE                                         r  vga_color_logic/vga/vcounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.509    38.514    vga_color_logic/vga/CLK
    SLICE_X4Y32          FDRE                                         r  vga_color_logic/vga/vcounter_reg[5]/C
                         clock pessimism              0.577    39.090    
                         clock uncertainty           -0.098    38.993    
    SLICE_X4Y32          FDRE (Setup_fdre_C_R)       -0.429    38.564    vga_color_logic/vga/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                         38.564    
                         arrival time                          -3.042    
  -------------------------------------------------------------------
                         slack                                 35.521    

Slack (MET) :             35.521ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 1.058ns (26.907%)  route 2.874ns (73.093%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.622    -0.890    vga_color_logic/vga/CLK
    SLICE_X4Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.456    -0.434 f  vga_color_logic/vga/vcounter_reg[1]/Q
                         net (fo=11, routed)          1.004     0.571    vga_color_logic/vga/vcounter_reg_n_0_[1]
    SLICE_X4Y31          LUT4 (Prop_lut4_I1_O)        0.152     0.723 f  vga_color_logic/vga/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.317     1.040    vga_color_logic/vga/vcounter[10]_i_6_n_0
    SLICE_X6Y30          LUT5 (Prop_lut5_I4_O)        0.326     1.366 f  vga_color_logic/vga/vcounter[10]_i_3/O
                         net (fo=5, routed)           0.840     2.206    vga_color_logic/vga/vcounter[10]_i_3_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I1_O)        0.124     2.330 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=7, routed)           0.713     3.042    vga_color_logic/vga/vcounter
    SLICE_X4Y32          FDRE                                         r  vga_color_logic/vga/vcounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.509    38.514    vga_color_logic/vga/CLK
    SLICE_X4Y32          FDRE                                         r  vga_color_logic/vga/vcounter_reg[6]/C
                         clock pessimism              0.577    39.090    
                         clock uncertainty           -0.098    38.993    
    SLICE_X4Y32          FDRE (Setup_fdre_C_R)       -0.429    38.564    vga_color_logic/vga/vcounter_reg[6]
  -------------------------------------------------------------------
                         required time                         38.564    
                         arrival time                          -3.042    
  -------------------------------------------------------------------
                         slack                                 35.521    

Slack (MET) :             35.521ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 1.058ns (26.907%)  route 2.874ns (73.093%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.622    -0.890    vga_color_logic/vga/CLK
    SLICE_X4Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.456    -0.434 f  vga_color_logic/vga/vcounter_reg[1]/Q
                         net (fo=11, routed)          1.004     0.571    vga_color_logic/vga/vcounter_reg_n_0_[1]
    SLICE_X4Y31          LUT4 (Prop_lut4_I1_O)        0.152     0.723 f  vga_color_logic/vga/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.317     1.040    vga_color_logic/vga/vcounter[10]_i_6_n_0
    SLICE_X6Y30          LUT5 (Prop_lut5_I4_O)        0.326     1.366 f  vga_color_logic/vga/vcounter[10]_i_3/O
                         net (fo=5, routed)           0.840     2.206    vga_color_logic/vga/vcounter[10]_i_3_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I1_O)        0.124     2.330 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=7, routed)           0.713     3.042    vga_color_logic/vga/vcounter
    SLICE_X4Y32          FDRE                                         r  vga_color_logic/vga/vcounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.509    38.514    vga_color_logic/vga/CLK
    SLICE_X4Y32          FDRE                                         r  vga_color_logic/vga/vcounter_reg[7]/C
                         clock pessimism              0.577    39.090    
                         clock uncertainty           -0.098    38.993    
    SLICE_X4Y32          FDRE (Setup_fdre_C_R)       -0.429    38.564    vga_color_logic/vga/vcounter_reg[7]
  -------------------------------------------------------------------
                         required time                         38.564    
                         arrival time                          -3.042    
  -------------------------------------------------------------------
                         slack                                 35.521    

Slack (MET) :             35.521ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 1.058ns (26.907%)  route 2.874ns (73.093%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.622    -0.890    vga_color_logic/vga/CLK
    SLICE_X4Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.456    -0.434 f  vga_color_logic/vga/vcounter_reg[1]/Q
                         net (fo=11, routed)          1.004     0.571    vga_color_logic/vga/vcounter_reg_n_0_[1]
    SLICE_X4Y31          LUT4 (Prop_lut4_I1_O)        0.152     0.723 f  vga_color_logic/vga/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.317     1.040    vga_color_logic/vga/vcounter[10]_i_6_n_0
    SLICE_X6Y30          LUT5 (Prop_lut5_I4_O)        0.326     1.366 f  vga_color_logic/vga/vcounter[10]_i_3/O
                         net (fo=5, routed)           0.840     2.206    vga_color_logic/vga/vcounter[10]_i_3_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I1_O)        0.124     2.330 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=7, routed)           0.713     3.042    vga_color_logic/vga/vcounter
    SLICE_X4Y32          FDRE                                         r  vga_color_logic/vga/vcounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.509    38.514    vga_color_logic/vga/CLK
    SLICE_X4Y32          FDRE                                         r  vga_color_logic/vga/vcounter_reg[8]/C
                         clock pessimism              0.577    39.090    
                         clock uncertainty           -0.098    38.993    
    SLICE_X4Y32          FDRE (Setup_fdre_C_R)       -0.429    38.564    vga_color_logic/vga/vcounter_reg[8]
  -------------------------------------------------------------------
                         required time                         38.564    
                         arrival time                          -3.042    
  -------------------------------------------------------------------
                         slack                                 35.521    

Slack (MET) :             35.650ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 1.058ns (27.838%)  route 2.743ns (72.162%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.622    -0.890    vga_color_logic/vga/CLK
    SLICE_X4Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.456    -0.434 f  vga_color_logic/vga/vcounter_reg[1]/Q
                         net (fo=11, routed)          1.004     0.571    vga_color_logic/vga/vcounter_reg_n_0_[1]
    SLICE_X4Y31          LUT4 (Prop_lut4_I1_O)        0.152     0.723 f  vga_color_logic/vga/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.317     1.040    vga_color_logic/vga/vcounter[10]_i_6_n_0
    SLICE_X6Y30          LUT5 (Prop_lut5_I4_O)        0.326     1.366 f  vga_color_logic/vga/vcounter[10]_i_3/O
                         net (fo=5, routed)           0.840     2.206    vga_color_logic/vga/vcounter[10]_i_3_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I1_O)        0.124     2.330 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=7, routed)           0.581     2.911    vga_color_logic/vga/vcounter
    SLICE_X5Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.506    38.511    vga_color_logic/vga/CLK
    SLICE_X5Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[10]/C
                         clock pessimism              0.577    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X5Y30          FDRE (Setup_fdre_C_R)       -0.429    38.561    vga_color_logic/vga/vcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         38.561    
                         arrival time                          -2.911    
  -------------------------------------------------------------------
                         slack                                 35.650    

Slack (MET) :             35.650ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 1.058ns (27.838%)  route 2.743ns (72.162%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.622    -0.890    vga_color_logic/vga/CLK
    SLICE_X4Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.456    -0.434 f  vga_color_logic/vga/vcounter_reg[1]/Q
                         net (fo=11, routed)          1.004     0.571    vga_color_logic/vga/vcounter_reg_n_0_[1]
    SLICE_X4Y31          LUT4 (Prop_lut4_I1_O)        0.152     0.723 f  vga_color_logic/vga/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.317     1.040    vga_color_logic/vga/vcounter[10]_i_6_n_0
    SLICE_X6Y30          LUT5 (Prop_lut5_I4_O)        0.326     1.366 f  vga_color_logic/vga/vcounter[10]_i_3/O
                         net (fo=5, routed)           0.840     2.206    vga_color_logic/vga/vcounter[10]_i_3_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I1_O)        0.124     2.330 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=7, routed)           0.581     2.911    vga_color_logic/vga/vcounter
    SLICE_X5Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.506    38.511    vga_color_logic/vga/CLK
    SLICE_X5Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[4]/C
                         clock pessimism              0.577    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X5Y30          FDRE (Setup_fdre_C_R)       -0.429    38.561    vga_color_logic/vga/vcounter_reg[4]
  -------------------------------------------------------------------
                         required time                         38.561    
                         arrival time                          -2.911    
  -------------------------------------------------------------------
                         slack                                 35.650    

Slack (MET) :             35.650ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 1.058ns (27.838%)  route 2.743ns (72.162%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.622    -0.890    vga_color_logic/vga/CLK
    SLICE_X4Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.456    -0.434 f  vga_color_logic/vga/vcounter_reg[1]/Q
                         net (fo=11, routed)          1.004     0.571    vga_color_logic/vga/vcounter_reg_n_0_[1]
    SLICE_X4Y31          LUT4 (Prop_lut4_I1_O)        0.152     0.723 f  vga_color_logic/vga/vcounter[10]_i_6/O
                         net (fo=1, routed)           0.317     1.040    vga_color_logic/vga/vcounter[10]_i_6_n_0
    SLICE_X6Y30          LUT5 (Prop_lut5_I4_O)        0.326     1.366 f  vga_color_logic/vga/vcounter[10]_i_3/O
                         net (fo=5, routed)           0.840     2.206    vga_color_logic/vga/vcounter[10]_i_3_n_0
    SLICE_X4Y31          LUT5 (Prop_lut5_I1_O)        0.124     2.330 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=7, routed)           0.581     2.911    vga_color_logic/vga/vcounter
    SLICE_X5Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.506    38.511    vga_color_logic/vga/CLK
    SLICE_X5Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/C
                         clock pessimism              0.577    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X5Y30          FDRE (Setup_fdre_C_R)       -0.429    38.561    vga_color_logic/vga/vcounter_reg[9]
  -------------------------------------------------------------------
                         required time                         38.561    
                         arrival time                          -2.911    
  -------------------------------------------------------------------
                         slack                                 35.650    

Slack (MET) :             35.750ns  (required time - arrival time)
  Source:                 seg1/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.723ns  (logic 0.828ns (22.239%)  route 2.895ns (77.761%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.624    -0.888    seg1/clk_out1
    SLICE_X63Y28         FDRE                                         r  seg1/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  seg1/counter_reg[13]/Q
                         net (fo=2, routed)           0.996     0.564    seg1/counter[13]
    SLICE_X62Y28         LUT4 (Prop_lut4_I0_O)        0.124     0.688 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.300     0.988    seg1/counter[15]_i_4_n_0
    SLICE_X62Y27         LUT5 (Prop_lut5_I4_O)        0.124     1.112 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.441     1.552    seg1/counter[15]_i_3_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.676 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          1.159     2.836    seg1/counter[15]_i_1_n_0
    SLICE_X63Y28         FDRE                                         r  seg1/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.507    38.512    seg1/clk_out1
    SLICE_X63Y28         FDRE                                         r  seg1/counter_reg[13]/C
                         clock pessimism              0.601    39.112    
                         clock uncertainty           -0.098    39.015    
    SLICE_X63Y28         FDRE (Setup_fdre_C_R)       -0.429    38.586    seg1/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         38.586    
                         arrival time                          -2.836    
  -------------------------------------------------------------------
                         slack                                 35.750    

Slack (MET) :             35.750ns  (required time - arrival time)
  Source:                 seg1/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.723ns  (logic 0.828ns (22.239%)  route 2.895ns (77.761%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.624    -0.888    seg1/clk_out1
    SLICE_X63Y28         FDRE                                         r  seg1/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  seg1/counter_reg[13]/Q
                         net (fo=2, routed)           0.996     0.564    seg1/counter[13]
    SLICE_X62Y28         LUT4 (Prop_lut4_I0_O)        0.124     0.688 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.300     0.988    seg1/counter[15]_i_4_n_0
    SLICE_X62Y27         LUT5 (Prop_lut5_I4_O)        0.124     1.112 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.441     1.552    seg1/counter[15]_i_3_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.676 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          1.159     2.836    seg1/counter[15]_i_1_n_0
    SLICE_X63Y28         FDRE                                         r  seg1/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.507    38.512    seg1/clk_out1
    SLICE_X63Y28         FDRE                                         r  seg1/counter_reg[14]/C
                         clock pessimism              0.601    39.112    
                         clock uncertainty           -0.098    39.015    
    SLICE_X63Y28         FDRE (Setup_fdre_C_R)       -0.429    38.586    seg1/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         38.586    
                         arrival time                          -2.836    
  -------------------------------------------------------------------
                         slack                                 35.750    

Slack (MET) :             35.750ns  (required time - arrival time)
  Source:                 seg1/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.723ns  (logic 0.828ns (22.239%)  route 2.895ns (77.761%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.624    -0.888    seg1/clk_out1
    SLICE_X63Y28         FDRE                                         r  seg1/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.432 r  seg1/counter_reg[13]/Q
                         net (fo=2, routed)           0.996     0.564    seg1/counter[13]
    SLICE_X62Y28         LUT4 (Prop_lut4_I0_O)        0.124     0.688 f  seg1/counter[15]_i_4/O
                         net (fo=1, routed)           0.300     0.988    seg1/counter[15]_i_4_n_0
    SLICE_X62Y27         LUT5 (Prop_lut5_I4_O)        0.124     1.112 f  seg1/counter[15]_i_3/O
                         net (fo=1, routed)           0.441     1.552    seg1/counter[15]_i_3_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     1.676 r  seg1/counter[15]_i_1/O
                         net (fo=16, routed)          1.159     2.836    seg1/counter[15]_i_1_n_0
    SLICE_X63Y28         FDRE                                         r  seg1/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          1.507    38.512    seg1/clk_out1
    SLICE_X63Y28         FDRE                                         r  seg1/counter_reg[15]/C
                         clock pessimism              0.601    39.112    
                         clock uncertainty           -0.098    39.015    
    SLICE_X63Y28         FDRE (Setup_fdre_C_R)       -0.429    38.586    seg1/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         38.586    
                         arrival time                          -2.836    
  -------------------------------------------------------------------
                         slack                                 35.750    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.156%)  route 0.083ns (26.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.589    -0.592    vga_color_logic/vga/CLK
    SLICE_X3Y32          FDRE                                         r  vga_color_logic/vga/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.128    -0.464 r  vga_color_logic/vga/hcounter_reg[4]/Q
                         net (fo=10, routed)          0.083    -0.381    vga_color_logic/vga/hcounter_reg_n_0_[4]
    SLICE_X3Y32          LUT6 (Prop_lut6_I1_O)        0.099    -0.282 r  vga_color_logic/vga/hcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    vga_color_logic/vga/plusOp[5]
    SLICE_X3Y32          FDRE                                         r  vga_color_logic/vga/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.858    -0.832    vga_color_logic/vga/CLK
    SLICE_X3Y32          FDRE                                         r  vga_color_logic/vga/hcounter_reg[5]/C
                         clock pessimism              0.239    -0.592    
                         clock uncertainty            0.098    -0.495    
    SLICE_X3Y32          FDRE (Hold_fdre_C_D)         0.092    -0.403    vga_color_logic/vga/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 sens/clk1_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sens/clk1_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.345%)  route 0.137ns (39.655%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.596    -0.585    sens/CLK
    SLICE_X64Y47         FDRE                                         r  sens/clk1_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  sens/clk1_counter_reg[1]/Q
                         net (fo=5, routed)           0.137    -0.284    sens/clk1_counter[1]
    SLICE_X64Y47         LUT2 (Prop_lut2_I1_O)        0.045    -0.239 r  sens/clk1_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    sens/clk1_counter[1]_i_1_n_0
    SLICE_X64Y47         FDRE                                         r  sens/clk1_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.867    -0.823    sens/CLK
    SLICE_X64Y47         FDRE                                         r  sens/clk1_counter_reg[1]/C
                         clock pessimism              0.237    -0.585    
                         clock uncertainty            0.098    -0.488    
    SLICE_X64Y47         FDRE (Hold_fdre_C_D)         0.121    -0.367    sens/clk1_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 seg1/clk_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/SEL_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.187ns (48.079%)  route 0.202ns (51.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.583    -0.598    seg1/clk_out1
    SLICE_X62Y26         FDRE                                         r  seg1/clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  seg1/clk_en_reg/Q
                         net (fo=10, routed)          0.202    -0.255    seg1/clk_en
    SLICE_X64Y26         LUT3 (Prop_lut3_I1_O)        0.046    -0.209 r  seg1/SEL[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    seg1/SEL[1]_i_1_n_0
    SLICE_X64Y26         FDRE                                         r  seg1/SEL_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.851    -0.839    seg1/clk_out1
    SLICE_X64Y26         FDRE                                         r  seg1/SEL_reg[1]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.098    -0.488    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.131    -0.357    seg1/SEL_reg[1]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.657%)  route 0.154ns (45.343%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.587    -0.594    vga_color_logic/vga/CLK
    SLICE_X4Y32          FDRE                                         r  vga_color_logic/vga/vcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  vga_color_logic/vga/vcounter_reg[5]/Q
                         net (fo=9, routed)           0.154    -0.299    vga_color_logic/vga/vcounter_reg_n_0_[5]
    SLICE_X4Y32          LUT6 (Prop_lut6_I0_O)        0.045    -0.254 r  vga_color_logic/vga/vcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    vga_color_logic/vga/plusOp__0[5]
    SLICE_X4Y32          FDRE                                         r  vga_color_logic/vga/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.856    -0.834    vga_color_logic/vga/CLK
    SLICE_X4Y32          FDRE                                         r  vga_color_logic/vga/vcounter_reg[5]/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.098    -0.497    
    SLICE_X4Y32          FDRE (Hold_fdre_C_D)         0.092    -0.405    vga_color_logic/vga/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.294%)  route 0.157ns (45.706%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.585    -0.596    vga_color_logic/vga/CLK
    SLICE_X5Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  vga_color_logic/vga/vcounter_reg[9]/Q
                         net (fo=6, routed)           0.157    -0.299    vga_color_logic/vga/vcounter_reg_n_0_[9]
    SLICE_X5Y30          LUT6 (Prop_lut6_I0_O)        0.045    -0.254 r  vga_color_logic/vga/vcounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    vga_color_logic/vga/plusOp__0[9]
    SLICE_X5Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.854    -0.836    vga_color_logic/vga/CLK
    SLICE_X5Y30          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/C
                         clock pessimism              0.239    -0.596    
                         clock uncertainty            0.098    -0.499    
    SLICE_X5Y30          FDRE (Hold_fdre_C_D)         0.092    -0.407    vga_color_logic/vga/vcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.928%)  route 0.172ns (48.072%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.586    -0.595    vga_color_logic/vga/CLK
    SLICE_X4Y31          FDRE                                         r  vga_color_logic/vga/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  vga_color_logic/vga/vcounter_reg[0]/Q
                         net (fo=11, routed)          0.172    -0.282    vga_color_logic/vga/vcounter_reg_n_0_[0]
    SLICE_X4Y29          LUT6 (Prop_lut6_I5_O)        0.045    -0.237 r  vga_color_logic/vga/vcounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    vga_color_logic/vga/vcounter[3]_i_1_n_0
    SLICE_X4Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.853    -0.837    vga_color_logic/vga/CLK
    SLICE_X4Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[3]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.098    -0.486    
    SLICE_X4Y29          FDRE (Hold_fdre_C_D)         0.092    -0.394    vga_color_logic/vga/vcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 seg1/clk_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seg1/SEL_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.945%)  route 0.202ns (52.055%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.583    -0.598    seg1/clk_out1
    SLICE_X62Y26         FDRE                                         r  seg1/clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  seg1/clk_en_reg/Q
                         net (fo=10, routed)          0.202    -0.255    seg1/clk_en
    SLICE_X64Y26         LUT2 (Prop_lut2_I0_O)        0.045    -0.210 r  seg1/SEL[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    seg1/SEL[0]_i_1_n_0
    SLICE_X64Y26         FDRE                                         r  seg1/SEL_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.851    -0.839    seg1/clk_out1
    SLICE_X64Y26         FDRE                                         r  seg1/SEL_reg[0]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.098    -0.488    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.120    -0.368    seg1/SEL_reg[0]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.806%)  route 0.173ns (48.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.586    -0.595    vga_color_logic/vga/CLK
    SLICE_X4Y31          FDRE                                         r  vga_color_logic/vga/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  vga_color_logic/vga/vcounter_reg[0]/Q
                         net (fo=11, routed)          0.173    -0.281    vga_color_logic/vga/vcounter_reg_n_0_[0]
    SLICE_X4Y29          LUT6 (Prop_lut6_I5_O)        0.045    -0.236 r  vga_color_logic/vga/vcounter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    vga_color_logic/vga/vcounter[1]_i_1_n_0
    SLICE_X4Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.853    -0.837    vga_color_logic/vga/CLK
    SLICE_X4Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[1]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.098    -0.486    
    SLICE_X4Y29          FDRE (Hold_fdre_C_D)         0.092    -0.394    vga_color_logic/vga/vcounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.783%)  route 0.173ns (48.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.586    -0.595    vga_color_logic/vga/CLK
    SLICE_X4Y31          FDRE                                         r  vga_color_logic/vga/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  vga_color_logic/vga/vcounter_reg[0]/Q
                         net (fo=11, routed)          0.173    -0.281    vga_color_logic/vga/vcounter_reg_n_0_[0]
    SLICE_X4Y29          LUT6 (Prop_lut6_I5_O)        0.045    -0.236 r  vga_color_logic/vga/vcounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    vga_color_logic/vga/vcounter[2]_i_1_n_0
    SLICE_X4Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.853    -0.837    vga_color_logic/vga/CLK
    SLICE_X4Y29          FDRE                                         r  vga_color_logic/vga/vcounter_reg[2]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.098    -0.486    
    SLICE_X4Y29          FDRE (Hold_fdre_C_D)         0.091    -0.395    vga_color_logic/vga/vcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/hcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.588    -0.593    vga_color_logic/vga/CLK
    SLICE_X1Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  vga_color_logic/vga/hcounter_reg[8]/Q
                         net (fo=9, routed)           0.180    -0.272    vga_color_logic/vga/hcounter_reg_n_0_[8]
    SLICE_X1Y31          LUT5 (Prop_lut5_I4_O)        0.042    -0.230 r  vga_color_logic/vga/hcounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    vga_color_logic/vga/plusOp[9]
    SLICE_X1Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=50, routed)          0.857    -0.833    vga_color_logic/vga/CLK
    SLICE_X1Y31          FDRE                                         r  vga_color_logic/vga/hcounter_reg[9]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.098    -0.496    
    SLICE_X1Y31          FDRE (Hold_fdre_C_D)         0.107    -0.389    vga_color_logic/vga/hcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.159    





