
IMU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006eec  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000118  08007080  08007080  00008080  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007198  08007198  00009070  2**0
                  CONTENTS
  4 .ARM          00000008  08007198  08007198  00008198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080071a0  080071a0  00009070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080071a0  080071a0  000081a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080071a4  080071a4  000081a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  080071a8  00009000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000037c  20000070  08007218  00009070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003ec  08007218  000093ec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001456b  00000000  00000000  000090a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002ab6  00000000  00000000  0001d60b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001218  00000000  00000000  000200c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e29  00000000  00000000  000212e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028341  00000000  00000000  00022109  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017cb5  00000000  00000000  0004a44a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f64b6  00000000  00000000  000620ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001585b5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000055e4  00000000  00000000  001585f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  0015dbdc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007064 	.word	0x08007064

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08007064 	.word	0x08007064

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b96a 	b.w	8000f34 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	460c      	mov	r4, r1
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d14e      	bne.n	8000d22 <__udivmoddi4+0xaa>
 8000c84:	4694      	mov	ip, r2
 8000c86:	458c      	cmp	ip, r1
 8000c88:	4686      	mov	lr, r0
 8000c8a:	fab2 f282 	clz	r2, r2
 8000c8e:	d962      	bls.n	8000d56 <__udivmoddi4+0xde>
 8000c90:	b14a      	cbz	r2, 8000ca6 <__udivmoddi4+0x2e>
 8000c92:	f1c2 0320 	rsb	r3, r2, #32
 8000c96:	4091      	lsls	r1, r2
 8000c98:	fa20 f303 	lsr.w	r3, r0, r3
 8000c9c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ca0:	4319      	orrs	r1, r3
 8000ca2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ca6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000caa:	fa1f f68c 	uxth.w	r6, ip
 8000cae:	fbb1 f4f7 	udiv	r4, r1, r7
 8000cb2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cb6:	fb07 1114 	mls	r1, r7, r4, r1
 8000cba:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cbe:	fb04 f106 	mul.w	r1, r4, r6
 8000cc2:	4299      	cmp	r1, r3
 8000cc4:	d90a      	bls.n	8000cdc <__udivmoddi4+0x64>
 8000cc6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cca:	f104 30ff 	add.w	r0, r4, #4294967295
 8000cce:	f080 8112 	bcs.w	8000ef6 <__udivmoddi4+0x27e>
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	f240 810f 	bls.w	8000ef6 <__udivmoddi4+0x27e>
 8000cd8:	3c02      	subs	r4, #2
 8000cda:	4463      	add	r3, ip
 8000cdc:	1a59      	subs	r1, r3, r1
 8000cde:	fa1f f38e 	uxth.w	r3, lr
 8000ce2:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ce6:	fb07 1110 	mls	r1, r7, r0, r1
 8000cea:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cee:	fb00 f606 	mul.w	r6, r0, r6
 8000cf2:	429e      	cmp	r6, r3
 8000cf4:	d90a      	bls.n	8000d0c <__udivmoddi4+0x94>
 8000cf6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cfa:	f100 31ff 	add.w	r1, r0, #4294967295
 8000cfe:	f080 80fc 	bcs.w	8000efa <__udivmoddi4+0x282>
 8000d02:	429e      	cmp	r6, r3
 8000d04:	f240 80f9 	bls.w	8000efa <__udivmoddi4+0x282>
 8000d08:	4463      	add	r3, ip
 8000d0a:	3802      	subs	r0, #2
 8000d0c:	1b9b      	subs	r3, r3, r6
 8000d0e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d12:	2100      	movs	r1, #0
 8000d14:	b11d      	cbz	r5, 8000d1e <__udivmoddi4+0xa6>
 8000d16:	40d3      	lsrs	r3, r2
 8000d18:	2200      	movs	r2, #0
 8000d1a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d22:	428b      	cmp	r3, r1
 8000d24:	d905      	bls.n	8000d32 <__udivmoddi4+0xba>
 8000d26:	b10d      	cbz	r5, 8000d2c <__udivmoddi4+0xb4>
 8000d28:	e9c5 0100 	strd	r0, r1, [r5]
 8000d2c:	2100      	movs	r1, #0
 8000d2e:	4608      	mov	r0, r1
 8000d30:	e7f5      	b.n	8000d1e <__udivmoddi4+0xa6>
 8000d32:	fab3 f183 	clz	r1, r3
 8000d36:	2900      	cmp	r1, #0
 8000d38:	d146      	bne.n	8000dc8 <__udivmoddi4+0x150>
 8000d3a:	42a3      	cmp	r3, r4
 8000d3c:	d302      	bcc.n	8000d44 <__udivmoddi4+0xcc>
 8000d3e:	4290      	cmp	r0, r2
 8000d40:	f0c0 80f0 	bcc.w	8000f24 <__udivmoddi4+0x2ac>
 8000d44:	1a86      	subs	r6, r0, r2
 8000d46:	eb64 0303 	sbc.w	r3, r4, r3
 8000d4a:	2001      	movs	r0, #1
 8000d4c:	2d00      	cmp	r5, #0
 8000d4e:	d0e6      	beq.n	8000d1e <__udivmoddi4+0xa6>
 8000d50:	e9c5 6300 	strd	r6, r3, [r5]
 8000d54:	e7e3      	b.n	8000d1e <__udivmoddi4+0xa6>
 8000d56:	2a00      	cmp	r2, #0
 8000d58:	f040 8090 	bne.w	8000e7c <__udivmoddi4+0x204>
 8000d5c:	eba1 040c 	sub.w	r4, r1, ip
 8000d60:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d64:	fa1f f78c 	uxth.w	r7, ip
 8000d68:	2101      	movs	r1, #1
 8000d6a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d6e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d72:	fb08 4416 	mls	r4, r8, r6, r4
 8000d76:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d7a:	fb07 f006 	mul.w	r0, r7, r6
 8000d7e:	4298      	cmp	r0, r3
 8000d80:	d908      	bls.n	8000d94 <__udivmoddi4+0x11c>
 8000d82:	eb1c 0303 	adds.w	r3, ip, r3
 8000d86:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d8a:	d202      	bcs.n	8000d92 <__udivmoddi4+0x11a>
 8000d8c:	4298      	cmp	r0, r3
 8000d8e:	f200 80cd 	bhi.w	8000f2c <__udivmoddi4+0x2b4>
 8000d92:	4626      	mov	r6, r4
 8000d94:	1a1c      	subs	r4, r3, r0
 8000d96:	fa1f f38e 	uxth.w	r3, lr
 8000d9a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d9e:	fb08 4410 	mls	r4, r8, r0, r4
 8000da2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000da6:	fb00 f707 	mul.w	r7, r0, r7
 8000daa:	429f      	cmp	r7, r3
 8000dac:	d908      	bls.n	8000dc0 <__udivmoddi4+0x148>
 8000dae:	eb1c 0303 	adds.w	r3, ip, r3
 8000db2:	f100 34ff 	add.w	r4, r0, #4294967295
 8000db6:	d202      	bcs.n	8000dbe <__udivmoddi4+0x146>
 8000db8:	429f      	cmp	r7, r3
 8000dba:	f200 80b0 	bhi.w	8000f1e <__udivmoddi4+0x2a6>
 8000dbe:	4620      	mov	r0, r4
 8000dc0:	1bdb      	subs	r3, r3, r7
 8000dc2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dc6:	e7a5      	b.n	8000d14 <__udivmoddi4+0x9c>
 8000dc8:	f1c1 0620 	rsb	r6, r1, #32
 8000dcc:	408b      	lsls	r3, r1
 8000dce:	fa22 f706 	lsr.w	r7, r2, r6
 8000dd2:	431f      	orrs	r7, r3
 8000dd4:	fa20 fc06 	lsr.w	ip, r0, r6
 8000dd8:	fa04 f301 	lsl.w	r3, r4, r1
 8000ddc:	ea43 030c 	orr.w	r3, r3, ip
 8000de0:	40f4      	lsrs	r4, r6
 8000de2:	fa00 f801 	lsl.w	r8, r0, r1
 8000de6:	0c38      	lsrs	r0, r7, #16
 8000de8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000dec:	fbb4 fef0 	udiv	lr, r4, r0
 8000df0:	fa1f fc87 	uxth.w	ip, r7
 8000df4:	fb00 441e 	mls	r4, r0, lr, r4
 8000df8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dfc:	fb0e f90c 	mul.w	r9, lr, ip
 8000e00:	45a1      	cmp	r9, r4
 8000e02:	fa02 f201 	lsl.w	r2, r2, r1
 8000e06:	d90a      	bls.n	8000e1e <__udivmoddi4+0x1a6>
 8000e08:	193c      	adds	r4, r7, r4
 8000e0a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e0e:	f080 8084 	bcs.w	8000f1a <__udivmoddi4+0x2a2>
 8000e12:	45a1      	cmp	r9, r4
 8000e14:	f240 8081 	bls.w	8000f1a <__udivmoddi4+0x2a2>
 8000e18:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e1c:	443c      	add	r4, r7
 8000e1e:	eba4 0409 	sub.w	r4, r4, r9
 8000e22:	fa1f f983 	uxth.w	r9, r3
 8000e26:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e2a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e2e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e32:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e36:	45a4      	cmp	ip, r4
 8000e38:	d907      	bls.n	8000e4a <__udivmoddi4+0x1d2>
 8000e3a:	193c      	adds	r4, r7, r4
 8000e3c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e40:	d267      	bcs.n	8000f12 <__udivmoddi4+0x29a>
 8000e42:	45a4      	cmp	ip, r4
 8000e44:	d965      	bls.n	8000f12 <__udivmoddi4+0x29a>
 8000e46:	3b02      	subs	r3, #2
 8000e48:	443c      	add	r4, r7
 8000e4a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e4e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e52:	eba4 040c 	sub.w	r4, r4, ip
 8000e56:	429c      	cmp	r4, r3
 8000e58:	46ce      	mov	lr, r9
 8000e5a:	469c      	mov	ip, r3
 8000e5c:	d351      	bcc.n	8000f02 <__udivmoddi4+0x28a>
 8000e5e:	d04e      	beq.n	8000efe <__udivmoddi4+0x286>
 8000e60:	b155      	cbz	r5, 8000e78 <__udivmoddi4+0x200>
 8000e62:	ebb8 030e 	subs.w	r3, r8, lr
 8000e66:	eb64 040c 	sbc.w	r4, r4, ip
 8000e6a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e6e:	40cb      	lsrs	r3, r1
 8000e70:	431e      	orrs	r6, r3
 8000e72:	40cc      	lsrs	r4, r1
 8000e74:	e9c5 6400 	strd	r6, r4, [r5]
 8000e78:	2100      	movs	r1, #0
 8000e7a:	e750      	b.n	8000d1e <__udivmoddi4+0xa6>
 8000e7c:	f1c2 0320 	rsb	r3, r2, #32
 8000e80:	fa20 f103 	lsr.w	r1, r0, r3
 8000e84:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e88:	fa24 f303 	lsr.w	r3, r4, r3
 8000e8c:	4094      	lsls	r4, r2
 8000e8e:	430c      	orrs	r4, r1
 8000e90:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e94:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e98:	fa1f f78c 	uxth.w	r7, ip
 8000e9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ea0:	fb08 3110 	mls	r1, r8, r0, r3
 8000ea4:	0c23      	lsrs	r3, r4, #16
 8000ea6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eaa:	fb00 f107 	mul.w	r1, r0, r7
 8000eae:	4299      	cmp	r1, r3
 8000eb0:	d908      	bls.n	8000ec4 <__udivmoddi4+0x24c>
 8000eb2:	eb1c 0303 	adds.w	r3, ip, r3
 8000eb6:	f100 36ff 	add.w	r6, r0, #4294967295
 8000eba:	d22c      	bcs.n	8000f16 <__udivmoddi4+0x29e>
 8000ebc:	4299      	cmp	r1, r3
 8000ebe:	d92a      	bls.n	8000f16 <__udivmoddi4+0x29e>
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	4463      	add	r3, ip
 8000ec4:	1a5b      	subs	r3, r3, r1
 8000ec6:	b2a4      	uxth	r4, r4
 8000ec8:	fbb3 f1f8 	udiv	r1, r3, r8
 8000ecc:	fb08 3311 	mls	r3, r8, r1, r3
 8000ed0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ed4:	fb01 f307 	mul.w	r3, r1, r7
 8000ed8:	42a3      	cmp	r3, r4
 8000eda:	d908      	bls.n	8000eee <__udivmoddi4+0x276>
 8000edc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ee0:	f101 36ff 	add.w	r6, r1, #4294967295
 8000ee4:	d213      	bcs.n	8000f0e <__udivmoddi4+0x296>
 8000ee6:	42a3      	cmp	r3, r4
 8000ee8:	d911      	bls.n	8000f0e <__udivmoddi4+0x296>
 8000eea:	3902      	subs	r1, #2
 8000eec:	4464      	add	r4, ip
 8000eee:	1ae4      	subs	r4, r4, r3
 8000ef0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ef4:	e739      	b.n	8000d6a <__udivmoddi4+0xf2>
 8000ef6:	4604      	mov	r4, r0
 8000ef8:	e6f0      	b.n	8000cdc <__udivmoddi4+0x64>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e706      	b.n	8000d0c <__udivmoddi4+0x94>
 8000efe:	45c8      	cmp	r8, r9
 8000f00:	d2ae      	bcs.n	8000e60 <__udivmoddi4+0x1e8>
 8000f02:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f06:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f0a:	3801      	subs	r0, #1
 8000f0c:	e7a8      	b.n	8000e60 <__udivmoddi4+0x1e8>
 8000f0e:	4631      	mov	r1, r6
 8000f10:	e7ed      	b.n	8000eee <__udivmoddi4+0x276>
 8000f12:	4603      	mov	r3, r0
 8000f14:	e799      	b.n	8000e4a <__udivmoddi4+0x1d2>
 8000f16:	4630      	mov	r0, r6
 8000f18:	e7d4      	b.n	8000ec4 <__udivmoddi4+0x24c>
 8000f1a:	46d6      	mov	lr, sl
 8000f1c:	e77f      	b.n	8000e1e <__udivmoddi4+0x1a6>
 8000f1e:	4463      	add	r3, ip
 8000f20:	3802      	subs	r0, #2
 8000f22:	e74d      	b.n	8000dc0 <__udivmoddi4+0x148>
 8000f24:	4606      	mov	r6, r0
 8000f26:	4623      	mov	r3, r4
 8000f28:	4608      	mov	r0, r1
 8000f2a:	e70f      	b.n	8000d4c <__udivmoddi4+0xd4>
 8000f2c:	3e02      	subs	r6, #2
 8000f2e:	4463      	add	r3, ip
 8000f30:	e730      	b.n	8000d94 <__udivmoddi4+0x11c>
 8000f32:	bf00      	nop

08000f34 <__aeabi_idiv0>:
 8000f34:	4770      	bx	lr
 8000f36:	bf00      	nop

08000f38 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b08a      	sub	sp, #40	@ 0x28
 8000f3c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f3e:	f107 0314 	add.w	r3, r7, #20
 8000f42:	2200      	movs	r2, #0
 8000f44:	601a      	str	r2, [r3, #0]
 8000f46:	605a      	str	r2, [r3, #4]
 8000f48:	609a      	str	r2, [r3, #8]
 8000f4a:	60da      	str	r2, [r3, #12]
 8000f4c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f4e:	4b2b      	ldr	r3, [pc, #172]	@ (8000ffc <MX_GPIO_Init+0xc4>)
 8000f50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f52:	4a2a      	ldr	r2, [pc, #168]	@ (8000ffc <MX_GPIO_Init+0xc4>)
 8000f54:	f043 0304 	orr.w	r3, r3, #4
 8000f58:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f5a:	4b28      	ldr	r3, [pc, #160]	@ (8000ffc <MX_GPIO_Init+0xc4>)
 8000f5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f5e:	f003 0304 	and.w	r3, r3, #4
 8000f62:	613b      	str	r3, [r7, #16]
 8000f64:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f66:	4b25      	ldr	r3, [pc, #148]	@ (8000ffc <MX_GPIO_Init+0xc4>)
 8000f68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f6a:	4a24      	ldr	r2, [pc, #144]	@ (8000ffc <MX_GPIO_Init+0xc4>)
 8000f6c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000f70:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f72:	4b22      	ldr	r3, [pc, #136]	@ (8000ffc <MX_GPIO_Init+0xc4>)
 8000f74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000f7a:	60fb      	str	r3, [r7, #12]
 8000f7c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f7e:	4b1f      	ldr	r3, [pc, #124]	@ (8000ffc <MX_GPIO_Init+0xc4>)
 8000f80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f82:	4a1e      	ldr	r2, [pc, #120]	@ (8000ffc <MX_GPIO_Init+0xc4>)
 8000f84:	f043 0301 	orr.w	r3, r3, #1
 8000f88:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f8a:	4b1c      	ldr	r3, [pc, #112]	@ (8000ffc <MX_GPIO_Init+0xc4>)
 8000f8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f8e:	f003 0301 	and.w	r3, r3, #1
 8000f92:	60bb      	str	r3, [r7, #8]
 8000f94:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f96:	4b19      	ldr	r3, [pc, #100]	@ (8000ffc <MX_GPIO_Init+0xc4>)
 8000f98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f9a:	4a18      	ldr	r2, [pc, #96]	@ (8000ffc <MX_GPIO_Init+0xc4>)
 8000f9c:	f043 0302 	orr.w	r3, r3, #2
 8000fa0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000fa2:	4b16      	ldr	r3, [pc, #88]	@ (8000ffc <MX_GPIO_Init+0xc4>)
 8000fa4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fa6:	f003 0302 	and.w	r3, r3, #2
 8000faa:	607b      	str	r3, [r7, #4]
 8000fac:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000fae:	2200      	movs	r2, #0
 8000fb0:	2120      	movs	r1, #32
 8000fb2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fb6:	f001 f9db 	bl	8002370 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000fba:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000fbe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000fc0:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000fc4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000fca:	f107 0314 	add.w	r3, r7, #20
 8000fce:	4619      	mov	r1, r3
 8000fd0:	480b      	ldr	r0, [pc, #44]	@ (8001000 <MX_GPIO_Init+0xc8>)
 8000fd2:	f001 f823 	bl	800201c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000fd6:	2320      	movs	r3, #32
 8000fd8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fda:	2301      	movs	r3, #1
 8000fdc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fde:	2300      	movs	r3, #0
 8000fe0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000fe6:	f107 0314 	add.w	r3, r7, #20
 8000fea:	4619      	mov	r1, r3
 8000fec:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ff0:	f001 f814 	bl	800201c <HAL_GPIO_Init>

}
 8000ff4:	bf00      	nop
 8000ff6:	3728      	adds	r7, #40	@ 0x28
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	bd80      	pop	{r7, pc}
 8000ffc:	40021000 	.word	0x40021000
 8001000:	48000800 	.word	0x48000800

08001004 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001008:	4b1b      	ldr	r3, [pc, #108]	@ (8001078 <MX_I2C1_Init+0x74>)
 800100a:	4a1c      	ldr	r2, [pc, #112]	@ (800107c <MX_I2C1_Init+0x78>)
 800100c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10D19CE4;
 800100e:	4b1a      	ldr	r3, [pc, #104]	@ (8001078 <MX_I2C1_Init+0x74>)
 8001010:	4a1b      	ldr	r2, [pc, #108]	@ (8001080 <MX_I2C1_Init+0x7c>)
 8001012:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001014:	4b18      	ldr	r3, [pc, #96]	@ (8001078 <MX_I2C1_Init+0x74>)
 8001016:	2200      	movs	r2, #0
 8001018:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800101a:	4b17      	ldr	r3, [pc, #92]	@ (8001078 <MX_I2C1_Init+0x74>)
 800101c:	2201      	movs	r2, #1
 800101e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001020:	4b15      	ldr	r3, [pc, #84]	@ (8001078 <MX_I2C1_Init+0x74>)
 8001022:	2200      	movs	r2, #0
 8001024:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001026:	4b14      	ldr	r3, [pc, #80]	@ (8001078 <MX_I2C1_Init+0x74>)
 8001028:	2200      	movs	r2, #0
 800102a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800102c:	4b12      	ldr	r3, [pc, #72]	@ (8001078 <MX_I2C1_Init+0x74>)
 800102e:	2200      	movs	r2, #0
 8001030:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001032:	4b11      	ldr	r3, [pc, #68]	@ (8001078 <MX_I2C1_Init+0x74>)
 8001034:	2200      	movs	r2, #0
 8001036:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001038:	4b0f      	ldr	r3, [pc, #60]	@ (8001078 <MX_I2C1_Init+0x74>)
 800103a:	2200      	movs	r2, #0
 800103c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800103e:	480e      	ldr	r0, [pc, #56]	@ (8001078 <MX_I2C1_Init+0x74>)
 8001040:	f001 f9c8 	bl	80023d4 <HAL_I2C_Init>
 8001044:	4603      	mov	r3, r0
 8001046:	2b00      	cmp	r3, #0
 8001048:	d001      	beq.n	800104e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800104a:	f000 fc77 	bl	800193c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800104e:	2100      	movs	r1, #0
 8001050:	4809      	ldr	r0, [pc, #36]	@ (8001078 <MX_I2C1_Init+0x74>)
 8001052:	f001 ff4b 	bl	8002eec <HAL_I2CEx_ConfigAnalogFilter>
 8001056:	4603      	mov	r3, r0
 8001058:	2b00      	cmp	r3, #0
 800105a:	d001      	beq.n	8001060 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800105c:	f000 fc6e 	bl	800193c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001060:	2100      	movs	r1, #0
 8001062:	4805      	ldr	r0, [pc, #20]	@ (8001078 <MX_I2C1_Init+0x74>)
 8001064:	f001 ff8d 	bl	8002f82 <HAL_I2CEx_ConfigDigitalFilter>
 8001068:	4603      	mov	r3, r0
 800106a:	2b00      	cmp	r3, #0
 800106c:	d001      	beq.n	8001072 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800106e:	f000 fc65 	bl	800193c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001072:	bf00      	nop
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	2000008c 	.word	0x2000008c
 800107c:	40005400 	.word	0x40005400
 8001080:	10d19ce4 	.word	0x10d19ce4

08001084 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b0ac      	sub	sp, #176	@ 0xb0
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800108c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001090:	2200      	movs	r2, #0
 8001092:	601a      	str	r2, [r3, #0]
 8001094:	605a      	str	r2, [r3, #4]
 8001096:	609a      	str	r2, [r3, #8]
 8001098:	60da      	str	r2, [r3, #12]
 800109a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800109c:	f107 0314 	add.w	r3, r7, #20
 80010a0:	2288      	movs	r2, #136	@ 0x88
 80010a2:	2100      	movs	r1, #0
 80010a4:	4618      	mov	r0, r3
 80010a6:	f004 fbfd 	bl	80058a4 <memset>
  if(i2cHandle->Instance==I2C1)
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	4a21      	ldr	r2, [pc, #132]	@ (8001134 <HAL_I2C_MspInit+0xb0>)
 80010b0:	4293      	cmp	r3, r2
 80010b2:	d13b      	bne.n	800112c <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80010b4:	2340      	movs	r3, #64	@ 0x40
 80010b6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80010b8:	2300      	movs	r3, #0
 80010ba:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80010bc:	f107 0314 	add.w	r3, r7, #20
 80010c0:	4618      	mov	r0, r3
 80010c2:	f002 fe0f 	bl	8003ce4 <HAL_RCCEx_PeriphCLKConfig>
 80010c6:	4603      	mov	r3, r0
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d001      	beq.n	80010d0 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80010cc:	f000 fc36 	bl	800193c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010d0:	4b19      	ldr	r3, [pc, #100]	@ (8001138 <HAL_I2C_MspInit+0xb4>)
 80010d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010d4:	4a18      	ldr	r2, [pc, #96]	@ (8001138 <HAL_I2C_MspInit+0xb4>)
 80010d6:	f043 0302 	orr.w	r3, r3, #2
 80010da:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010dc:	4b16      	ldr	r3, [pc, #88]	@ (8001138 <HAL_I2C_MspInit+0xb4>)
 80010de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010e0:	f003 0302 	and.w	r3, r3, #2
 80010e4:	613b      	str	r3, [r7, #16]
 80010e6:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80010e8:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80010ec:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80010f0:	2312      	movs	r3, #18
 80010f2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010f6:	2300      	movs	r3, #0
 80010f8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010fc:	2303      	movs	r3, #3
 80010fe:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001102:	2304      	movs	r3, #4
 8001104:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001108:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800110c:	4619      	mov	r1, r3
 800110e:	480b      	ldr	r0, [pc, #44]	@ (800113c <HAL_I2C_MspInit+0xb8>)
 8001110:	f000 ff84 	bl	800201c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001114:	4b08      	ldr	r3, [pc, #32]	@ (8001138 <HAL_I2C_MspInit+0xb4>)
 8001116:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001118:	4a07      	ldr	r2, [pc, #28]	@ (8001138 <HAL_I2C_MspInit+0xb4>)
 800111a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800111e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001120:	4b05      	ldr	r3, [pc, #20]	@ (8001138 <HAL_I2C_MspInit+0xb4>)
 8001122:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001124:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001128:	60fb      	str	r3, [r7, #12]
 800112a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800112c:	bf00      	nop
 800112e:	37b0      	adds	r7, #176	@ 0xb0
 8001130:	46bd      	mov	sp, r7
 8001132:	bd80      	pop	{r7, pc}
 8001134:	40005400 	.word	0x40005400
 8001138:	40021000 	.word	0x40021000
 800113c:	48000400 	.word	0x48000400

08001140 <LSM9DS1_Init_AccelGyro>:
#include "lsm9ds1_lib.h"

uint8_t LSM9DS1_Init_AccelGyro(I2C_HandleTypeDef *I2Cx)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b088      	sub	sp, #32
 8001144:	af04      	add	r7, sp, #16
 8001146:	6078      	str	r0, [r7, #4]
    uint8_t check;
    uint8_t Data;

    // Odczytujemy rejestr WHO_AM_I dla akcelerometru/żyroskopu
    if (HAL_I2C_Mem_Read(I2Cx, LSM9DS1_AG_ADDR, WHO_AM_I, 1, &check, 1, 100) != HAL_OK)
 8001148:	2364      	movs	r3, #100	@ 0x64
 800114a:	9302      	str	r3, [sp, #8]
 800114c:	2301      	movs	r3, #1
 800114e:	9301      	str	r3, [sp, #4]
 8001150:	f107 030f 	add.w	r3, r7, #15
 8001154:	9300      	str	r3, [sp, #0]
 8001156:	2301      	movs	r3, #1
 8001158:	220f      	movs	r2, #15
 800115a:	21d6      	movs	r1, #214	@ 0xd6
 800115c:	6878      	ldr	r0, [r7, #4]
 800115e:	f001 fae9 	bl	8002734 <HAL_I2C_Mem_Read>
 8001162:	4603      	mov	r3, r0
 8001164:	2b00      	cmp	r3, #0
 8001166:	d001      	beq.n	800116c <LSM9DS1_Init_AccelGyro+0x2c>
    {
        // Błąd komunikacji I2C
        return 2; // Zwracamy 2, jeśli komunikacja I2C się nie powiodła
 8001168:	2302      	movs	r3, #2
 800116a:	e02d      	b.n	80011c8 <LSM9DS1_Init_AccelGyro+0x88>
    }

    // Sprawdzamy, czy odczytana wartość WHO_AM_I jest poprawna
    if (check == 104) // 0x68 jest wartością WHO_AM_I dla akcelerometru/żyroskopu
 800116c:	7bfb      	ldrb	r3, [r7, #15]
 800116e:	2b68      	cmp	r3, #104	@ 0x68
 8001170:	d129      	bne.n	80011c6 <LSM9DS1_Init_AccelGyro+0x86>
    {
        // Konfigurujemy akcelerometr - rejestr CTRL_REG6_XL
        Data = 0x60; // 119 Hz, ±2g, BW default
 8001172:	2360      	movs	r3, #96	@ 0x60
 8001174:	73bb      	strb	r3, [r7, #14]
        if (HAL_I2C_Mem_Write(I2Cx, LSM9DS1_AG_ADDR, CTRL_REG6_XL, 1, &Data, 1, 100) != HAL_OK)
 8001176:	2364      	movs	r3, #100	@ 0x64
 8001178:	9302      	str	r3, [sp, #8]
 800117a:	2301      	movs	r3, #1
 800117c:	9301      	str	r3, [sp, #4]
 800117e:	f107 030e 	add.w	r3, r7, #14
 8001182:	9300      	str	r3, [sp, #0]
 8001184:	2301      	movs	r3, #1
 8001186:	2220      	movs	r2, #32
 8001188:	21d6      	movs	r1, #214	@ 0xd6
 800118a:	6878      	ldr	r0, [r7, #4]
 800118c:	f001 f9be 	bl	800250c <HAL_I2C_Mem_Write>
 8001190:	4603      	mov	r3, r0
 8001192:	2b00      	cmp	r3, #0
 8001194:	d001      	beq.n	800119a <LSM9DS1_Init_AccelGyro+0x5a>
        {
            return 3; // Zwracamy 3, jeśli komunikacja I2C podczas zapisu nie powiodła się
 8001196:	2303      	movs	r3, #3
 8001198:	e016      	b.n	80011c8 <LSM9DS1_Init_AccelGyro+0x88>
        }

        // Konfigurujemy żyroskop - rejestr CTRL_REG1_G
        Data = 0x60; // 119 Hz, ±245 dps, BW 14Hz
 800119a:	2360      	movs	r3, #96	@ 0x60
 800119c:	73bb      	strb	r3, [r7, #14]
        if (HAL_I2C_Mem_Write(I2Cx, LSM9DS1_AG_ADDR, CTRL_REG1_G, 1, &Data, 1, 100) != HAL_OK)
 800119e:	2364      	movs	r3, #100	@ 0x64
 80011a0:	9302      	str	r3, [sp, #8]
 80011a2:	2301      	movs	r3, #1
 80011a4:	9301      	str	r3, [sp, #4]
 80011a6:	f107 030e 	add.w	r3, r7, #14
 80011aa:	9300      	str	r3, [sp, #0]
 80011ac:	2301      	movs	r3, #1
 80011ae:	2210      	movs	r2, #16
 80011b0:	21d6      	movs	r1, #214	@ 0xd6
 80011b2:	6878      	ldr	r0, [r7, #4]
 80011b4:	f001 f9aa 	bl	800250c <HAL_I2C_Mem_Write>
 80011b8:	4603      	mov	r3, r0
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d001      	beq.n	80011c2 <LSM9DS1_Init_AccelGyro+0x82>
        {
            return 4; // Zwracamy 4, jeśli komunikacja I2C podczas zapisu nie powiodła się
 80011be:	2304      	movs	r3, #4
 80011c0:	e002      	b.n	80011c8 <LSM9DS1_Init_AccelGyro+0x88>
        }

        return 0; // Zwracamy 0, jeśli inicjalizacja zakończyła się sukcesem
 80011c2:	2300      	movs	r3, #0
 80011c4:	e000      	b.n	80011c8 <LSM9DS1_Init_AccelGyro+0x88>
    }

    return 1; // Zwracamy 1, jeśli WHO_AM_I nie odpowiada oczekiwanej wartości
 80011c6:	2301      	movs	r3, #1
}
 80011c8:	4618      	mov	r0, r3
 80011ca:	3710      	adds	r7, #16
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bd80      	pop	{r7, pc}

080011d0 <LSM9DS1_Init_Mag>:
//    return 1; // Zwracamy 1, jeśli WHO_AM_I nie odpowiada oczekiwanej wartości
//}


uint8_t LSM9DS1_Init_Mag(I2C_HandleTypeDef *I2Cx)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b088      	sub	sp, #32
 80011d4:	af04      	add	r7, sp, #16
 80011d6:	6078      	str	r0, [r7, #4]
    uint8_t check;
    uint8_t Data;

    // Odczytujemy rejestr WHO_AM_I dla magnetometru
    HAL_I2C_Mem_Read(I2Cx, LSM9DS1_MAG_ADDR, WHO_AM_I_M, 1, &check, 1, 50);
 80011d8:	2332      	movs	r3, #50	@ 0x32
 80011da:	9302      	str	r3, [sp, #8]
 80011dc:	2301      	movs	r3, #1
 80011de:	9301      	str	r3, [sp, #4]
 80011e0:	f107 030f 	add.w	r3, r7, #15
 80011e4:	9300      	str	r3, [sp, #0]
 80011e6:	2301      	movs	r3, #1
 80011e8:	220f      	movs	r2, #15
 80011ea:	213c      	movs	r1, #60	@ 0x3c
 80011ec:	6878      	ldr	r0, [r7, #4]
 80011ee:	f001 faa1 	bl	8002734 <HAL_I2C_Mem_Read>

    if (check == 0x3D) // 0x3D jest wartością WHO_AM_I dla magnetometru
 80011f2:	7bfb      	ldrb	r3, [r7, #15]
 80011f4:	2b3d      	cmp	r3, #61	@ 0x3d
 80011f6:	d13d      	bne.n	8001274 <LSM9DS1_Init_Mag+0xa4>
    {
        // Konfigurujemy magnetometr - rejestr CTRL_REG1_M
        Data = 0b00111100; // 10 Hz, Medium-performance, ustawienie temperatury off
 80011f8:	233c      	movs	r3, #60	@ 0x3c
 80011fa:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, LSM9DS1_MAG_ADDR, CTRL_REG1_M, 1, &Data, 1, 50);
 80011fc:	2332      	movs	r3, #50	@ 0x32
 80011fe:	9302      	str	r3, [sp, #8]
 8001200:	2301      	movs	r3, #1
 8001202:	9301      	str	r3, [sp, #4]
 8001204:	f107 030e 	add.w	r3, r7, #14
 8001208:	9300      	str	r3, [sp, #0]
 800120a:	2301      	movs	r3, #1
 800120c:	2220      	movs	r2, #32
 800120e:	213c      	movs	r1, #60	@ 0x3c
 8001210:	6878      	ldr	r0, [r7, #4]
 8001212:	f001 f97b 	bl	800250c <HAL_I2C_Mem_Write>

        // Konfigurujemy zakres magnetometru - rejestr CTRL_REG2_M
        Data = 0b00000000; // ±4 gauss (default)
 8001216:	2300      	movs	r3, #0
 8001218:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, LSM9DS1_MAG_ADDR, CTRL_REG2_M, 1, &Data, 1, 50);
 800121a:	2332      	movs	r3, #50	@ 0x32
 800121c:	9302      	str	r3, [sp, #8]
 800121e:	2301      	movs	r3, #1
 8001220:	9301      	str	r3, [sp, #4]
 8001222:	f107 030e 	add.w	r3, r7, #14
 8001226:	9300      	str	r3, [sp, #0]
 8001228:	2301      	movs	r3, #1
 800122a:	2221      	movs	r2, #33	@ 0x21
 800122c:	213c      	movs	r1, #60	@ 0x3c
 800122e:	6878      	ldr	r0, [r7, #4]
 8001230:	f001 f96c 	bl	800250c <HAL_I2C_Mem_Write>

        // Konfigurujemy tryb działania magnetometru - rejestr CTRL_REG3_M
        Data = 0b00000000; // Continuous-conversion mode
 8001234:	2300      	movs	r3, #0
 8001236:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, LSM9DS1_MAG_ADDR, CTRL_REG3_M, 1, &Data, 1, 50);
 8001238:	2332      	movs	r3, #50	@ 0x32
 800123a:	9302      	str	r3, [sp, #8]
 800123c:	2301      	movs	r3, #1
 800123e:	9301      	str	r3, [sp, #4]
 8001240:	f107 030e 	add.w	r3, r7, #14
 8001244:	9300      	str	r3, [sp, #0]
 8001246:	2301      	movs	r3, #1
 8001248:	2222      	movs	r2, #34	@ 0x22
 800124a:	213c      	movs	r1, #60	@ 0x3c
 800124c:	6878      	ldr	r0, [r7, #4]
 800124e:	f001 f95d 	bl	800250c <HAL_I2C_Mem_Write>

        // Konfigurujemy wydajność magnetometru na osi Z - rejestr CTRL_REG4_M
        Data = 0b00000000; // Medium-performance mode on Z-axis
 8001252:	2300      	movs	r3, #0
 8001254:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, LSM9DS1_MAG_ADDR, CTRL_REG4_M, 1, &Data, 1, 50);
 8001256:	2332      	movs	r3, #50	@ 0x32
 8001258:	9302      	str	r3, [sp, #8]
 800125a:	2301      	movs	r3, #1
 800125c:	9301      	str	r3, [sp, #4]
 800125e:	f107 030e 	add.w	r3, r7, #14
 8001262:	9300      	str	r3, [sp, #0]
 8001264:	2301      	movs	r3, #1
 8001266:	2223      	movs	r2, #35	@ 0x23
 8001268:	213c      	movs	r1, #60	@ 0x3c
 800126a:	6878      	ldr	r0, [r7, #4]
 800126c:	f001 f94e 	bl	800250c <HAL_I2C_Mem_Write>

        return 0; // Zwracamy 0, jeśli inicjalizacja zakończyła się sukcesem
 8001270:	2300      	movs	r3, #0
 8001272:	e000      	b.n	8001276 <LSM9DS1_Init_Mag+0xa6>
    }
    return 1; // Zwracamy 1, jeśli inicjalizacja nie powiodła się
 8001274:	2301      	movs	r3, #1
}
 8001276:	4618      	mov	r0, r3
 8001278:	3710      	adds	r7, #16
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}

0800127e <LSM9DS1_Read_Accel>:



void LSM9DS1_Read_Accel(I2C_HandleTypeDef *I2Cx, IMU_t *DataStruct)
{
 800127e:	b580      	push	{r7, lr}
 8001280:	b088      	sub	sp, #32
 8001282:	af04      	add	r7, sp, #16
 8001284:	6078      	str	r0, [r7, #4]
 8001286:	6039      	str	r1, [r7, #0]
    uint8_t Rec_Data[6];

    // Read 6 BYTES of data starting from GYRO_XOUT_H register

    HAL_I2C_Mem_Read(I2Cx, LSM9DS1_AG_ADDR, OUT_X_L_XL, 1, Rec_Data, 6, 50);
 8001288:	2332      	movs	r3, #50	@ 0x32
 800128a:	9302      	str	r3, [sp, #8]
 800128c:	2306      	movs	r3, #6
 800128e:	9301      	str	r3, [sp, #4]
 8001290:	f107 0308 	add.w	r3, r7, #8
 8001294:	9300      	str	r3, [sp, #0]
 8001296:	2301      	movs	r3, #1
 8001298:	2228      	movs	r2, #40	@ 0x28
 800129a:	21d6      	movs	r1, #214	@ 0xd6
 800129c:	6878      	ldr	r0, [r7, #4]
 800129e:	f001 fa49 	bl	8002734 <HAL_I2C_Mem_Read>

    DataStruct->Accel_X_RAW = (int16_t)(Rec_Data[1] << 8 | Rec_Data[0]);
 80012a2:	7a7b      	ldrb	r3, [r7, #9]
 80012a4:	021b      	lsls	r3, r3, #8
 80012a6:	b21a      	sxth	r2, r3
 80012a8:	7a3b      	ldrb	r3, [r7, #8]
 80012aa:	b21b      	sxth	r3, r3
 80012ac:	4313      	orrs	r3, r2
 80012ae:	b21a      	sxth	r2, r3
 80012b0:	683b      	ldr	r3, [r7, #0]
 80012b2:	839a      	strh	r2, [r3, #28]
    DataStruct->Accel_Y_RAW = (int16_t)(Rec_Data[3] << 8 | Rec_Data[2]);
 80012b4:	7afb      	ldrb	r3, [r7, #11]
 80012b6:	021b      	lsls	r3, r3, #8
 80012b8:	b21a      	sxth	r2, r3
 80012ba:	7abb      	ldrb	r3, [r7, #10]
 80012bc:	b21b      	sxth	r3, r3
 80012be:	4313      	orrs	r3, r2
 80012c0:	b21a      	sxth	r2, r3
 80012c2:	683b      	ldr	r3, [r7, #0]
 80012c4:	83da      	strh	r2, [r3, #30]
    DataStruct->Accel_Z_RAW = (int16_t)(Rec_Data[5] << 8 | Rec_Data[4]);
 80012c6:	7b7b      	ldrb	r3, [r7, #13]
 80012c8:	021b      	lsls	r3, r3, #8
 80012ca:	b21a      	sxth	r2, r3
 80012cc:	7b3b      	ldrb	r3, [r7, #12]
 80012ce:	b21b      	sxth	r3, r3
 80012d0:	4313      	orrs	r3, r2
 80012d2:	b21a      	sxth	r2, r3
 80012d4:	683b      	ldr	r3, [r7, #0]
 80012d6:	841a      	strh	r2, [r3, #32]

    // Read 6 BYTES of data starting from ACCEL_XOUT_H register
}
 80012d8:	bf00      	nop
 80012da:	3710      	adds	r7, #16
 80012dc:	46bd      	mov	sp, r7
 80012de:	bd80      	pop	{r7, pc}

080012e0 <LSM9DS1_Read_Gyro>:

void LSM9DS1_Read_Gyro(I2C_HandleTypeDef *I2Cx, IMU_t *DataStruct)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b088      	sub	sp, #32
 80012e4:	af04      	add	r7, sp, #16
 80012e6:	6078      	str	r0, [r7, #4]
 80012e8:	6039      	str	r1, [r7, #0]
    uint8_t Rec_Data[6];

    // Read 6 BYTES of data starting from GYRO_XOUT_H register

    HAL_I2C_Mem_Read(I2Cx, LSM9DS1_AG_ADDR, OUT_X_L_G, 1, Rec_Data, 6, 50);
 80012ea:	2332      	movs	r3, #50	@ 0x32
 80012ec:	9302      	str	r3, [sp, #8]
 80012ee:	2306      	movs	r3, #6
 80012f0:	9301      	str	r3, [sp, #4]
 80012f2:	f107 0308 	add.w	r3, r7, #8
 80012f6:	9300      	str	r3, [sp, #0]
 80012f8:	2301      	movs	r3, #1
 80012fa:	2218      	movs	r2, #24
 80012fc:	21d6      	movs	r1, #214	@ 0xd6
 80012fe:	6878      	ldr	r0, [r7, #4]
 8001300:	f001 fa18 	bl	8002734 <HAL_I2C_Mem_Read>

    DataStruct->Gyro_X_RAW = (int16_t)(Rec_Data[1] << 8 | Rec_Data[0]);
 8001304:	7a7b      	ldrb	r3, [r7, #9]
 8001306:	021b      	lsls	r3, r3, #8
 8001308:	b21a      	sxth	r2, r3
 800130a:	7a3b      	ldrb	r3, [r7, #8]
 800130c:	b21b      	sxth	r3, r3
 800130e:	4313      	orrs	r3, r2
 8001310:	b21a      	sxth	r2, r3
 8001312:	683b      	ldr	r3, [r7, #0]
 8001314:	801a      	strh	r2, [r3, #0]
    DataStruct->Gyro_Y_RAW = (int16_t)(Rec_Data[3] << 8 | Rec_Data[2]);
 8001316:	7afb      	ldrb	r3, [r7, #11]
 8001318:	021b      	lsls	r3, r3, #8
 800131a:	b21a      	sxth	r2, r3
 800131c:	7abb      	ldrb	r3, [r7, #10]
 800131e:	b21b      	sxth	r3, r3
 8001320:	4313      	orrs	r3, r2
 8001322:	b21a      	sxth	r2, r3
 8001324:	683b      	ldr	r3, [r7, #0]
 8001326:	805a      	strh	r2, [r3, #2]
    DataStruct->Gyro_Z_RAW = (int16_t)(Rec_Data[5] << 8 | Rec_Data[4]);
 8001328:	7b7b      	ldrb	r3, [r7, #13]
 800132a:	021b      	lsls	r3, r3, #8
 800132c:	b21a      	sxth	r2, r3
 800132e:	7b3b      	ldrb	r3, [r7, #12]
 8001330:	b21b      	sxth	r3, r3
 8001332:	4313      	orrs	r3, r2
 8001334:	b21a      	sxth	r2, r3
 8001336:	683b      	ldr	r3, [r7, #0]
 8001338:	809a      	strh	r2, [r3, #4]
}
 800133a:	bf00      	nop
 800133c:	3710      	adds	r7, #16
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}

08001342 <LSM9DS1_Read_Mag>:

void LSM9DS1_Read_Mag(I2C_HandleTypeDef *I2Cx, IMU_t *DataStruct)
{
 8001342:	b580      	push	{r7, lr}
 8001344:	b088      	sub	sp, #32
 8001346:	af04      	add	r7, sp, #16
 8001348:	6078      	str	r0, [r7, #4]
 800134a:	6039      	str	r1, [r7, #0]
    uint8_t Rec_Data[6];

    // Read 6 BYTES of data starting from GYRO_XOUT_H register

    HAL_I2C_Mem_Read(I2Cx, LSM9DS1_AG_ADDR, OUT_X_L_M, 1, Rec_Data, 6, 50);
 800134c:	2332      	movs	r3, #50	@ 0x32
 800134e:	9302      	str	r3, [sp, #8]
 8001350:	2306      	movs	r3, #6
 8001352:	9301      	str	r3, [sp, #4]
 8001354:	f107 0308 	add.w	r3, r7, #8
 8001358:	9300      	str	r3, [sp, #0]
 800135a:	2301      	movs	r3, #1
 800135c:	2228      	movs	r2, #40	@ 0x28
 800135e:	21d6      	movs	r1, #214	@ 0xd6
 8001360:	6878      	ldr	r0, [r7, #4]
 8001362:	f001 f9e7 	bl	8002734 <HAL_I2C_Mem_Read>

    DataStruct->Mag_X_RAW = (int16_t)(Rec_Data[1] << 8 | Rec_Data[0]);
 8001366:	7a7b      	ldrb	r3, [r7, #9]
 8001368:	021b      	lsls	r3, r3, #8
 800136a:	b21a      	sxth	r2, r3
 800136c:	7a3b      	ldrb	r3, [r7, #8]
 800136e:	b21b      	sxth	r3, r3
 8001370:	4313      	orrs	r3, r2
 8001372:	b21a      	sxth	r2, r3
 8001374:	683b      	ldr	r3, [r7, #0]
 8001376:	871a      	strh	r2, [r3, #56]	@ 0x38
    DataStruct->Mag_Y_RAW = (int16_t)(Rec_Data[3] << 8 | Rec_Data[2]);
 8001378:	7afb      	ldrb	r3, [r7, #11]
 800137a:	021b      	lsls	r3, r3, #8
 800137c:	b21a      	sxth	r2, r3
 800137e:	7abb      	ldrb	r3, [r7, #10]
 8001380:	b21b      	sxth	r3, r3
 8001382:	4313      	orrs	r3, r2
 8001384:	b21a      	sxth	r2, r3
 8001386:	683b      	ldr	r3, [r7, #0]
 8001388:	875a      	strh	r2, [r3, #58]	@ 0x3a
    DataStruct->Mag_Z_RAW = (int16_t)(Rec_Data[5] << 8 | Rec_Data[4]);
 800138a:	7b7b      	ldrb	r3, [r7, #13]
 800138c:	021b      	lsls	r3, r3, #8
 800138e:	b21a      	sxth	r2, r3
 8001390:	7b3b      	ldrb	r3, [r7, #12]
 8001392:	b21b      	sxth	r3, r3
 8001394:	4313      	orrs	r3, r2
 8001396:	b21a      	sxth	r2, r3
 8001398:	683b      	ldr	r3, [r7, #0]
 800139a:	879a      	strh	r2, [r3, #60]	@ 0x3c
}
 800139c:	bf00      	nop
 800139e:	3710      	adds	r7, #16
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bd80      	pop	{r7, pc}
 80013a4:	0000      	movs	r0, r0
	...

080013a8 <Normalize_Accel_Values>:

void Normalize_Accel_Values(IMU_t *Raw_Values){
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b082      	sub	sp, #8
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
    //Scale values
	Raw_Values-> Accel_X = Raw_Values-> Accel_X_RAW*((2*G)/32768); //Values for AFS_SEL = 0
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 80013b6:	4618      	mov	r0, r3
 80013b8:	f7ff f8b4 	bl	8000524 <__aeabi_i2d>
 80013bc:	a31c      	add	r3, pc, #112	@ (adr r3, 8001430 <Normalize_Accel_Values+0x88>)
 80013be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013c2:	f7ff f919 	bl	80005f8 <__aeabi_dmul>
 80013c6:	4602      	mov	r2, r0
 80013c8:	460b      	mov	r3, r1
 80013ca:	4610      	mov	r0, r2
 80013cc:	4619      	mov	r1, r3
 80013ce:	f7ff fbeb 	bl	8000ba8 <__aeabi_d2f>
 80013d2:	4602      	mov	r2, r0
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	625a      	str	r2, [r3, #36]	@ 0x24
	Raw_Values-> Accel_Y = Raw_Values-> Accel_Y_RAW*((2*G)/32768);
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 80013de:	4618      	mov	r0, r3
 80013e0:	f7ff f8a0 	bl	8000524 <__aeabi_i2d>
 80013e4:	a312      	add	r3, pc, #72	@ (adr r3, 8001430 <Normalize_Accel_Values+0x88>)
 80013e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013ea:	f7ff f905 	bl	80005f8 <__aeabi_dmul>
 80013ee:	4602      	mov	r2, r0
 80013f0:	460b      	mov	r3, r1
 80013f2:	4610      	mov	r0, r2
 80013f4:	4619      	mov	r1, r3
 80013f6:	f7ff fbd7 	bl	8000ba8 <__aeabi_d2f>
 80013fa:	4602      	mov	r2, r0
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	629a      	str	r2, [r3, #40]	@ 0x28
	Raw_Values-> Accel_Z = Raw_Values-> Accel_Z_RAW*((2*G)/32768);
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8001406:	4618      	mov	r0, r3
 8001408:	f7ff f88c 	bl	8000524 <__aeabi_i2d>
 800140c:	a308      	add	r3, pc, #32	@ (adr r3, 8001430 <Normalize_Accel_Values+0x88>)
 800140e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001412:	f7ff f8f1 	bl	80005f8 <__aeabi_dmul>
 8001416:	4602      	mov	r2, r0
 8001418:	460b      	mov	r3, r1
 800141a:	4610      	mov	r0, r2
 800141c:	4619      	mov	r1, r3
 800141e:	f7ff fbc3 	bl	8000ba8 <__aeabi_d2f>
 8001422:	4602      	mov	r2, r0
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	62da      	str	r2, [r3, #44]	@ 0x2c
};
 8001428:	bf00      	nop
 800142a:	3708      	adds	r7, #8
 800142c:	46bd      	mov	sp, r7
 800142e:	bd80      	pop	{r7, pc}
 8001430:	51eb851f 	.word	0x51eb851f
 8001434:	3f439eb8 	.word	0x3f439eb8

08001438 <Normalize_Gyro_Values>:

void Normalize_Gyro_Values(IMU_t *Raw_Values){
 8001438:	b580      	push	{r7, lr}
 800143a:	b082      	sub	sp, #8
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
    //Scale values
	Raw_Values-> Gyro_X = Raw_Values-> Gyro_X_RAW/245.0; //Values for FS_SEL = 0
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001446:	4618      	mov	r0, r3
 8001448:	f7ff f86c 	bl	8000524 <__aeabi_i2d>
 800144c:	a31c      	add	r3, pc, #112	@ (adr r3, 80014c0 <Normalize_Gyro_Values+0x88>)
 800144e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001452:	f7ff f9fb 	bl	800084c <__aeabi_ddiv>
 8001456:	4602      	mov	r2, r0
 8001458:	460b      	mov	r3, r1
 800145a:	4610      	mov	r0, r2
 800145c:	4619      	mov	r1, r3
 800145e:	f7ff fba3 	bl	8000ba8 <__aeabi_d2f>
 8001462:	4602      	mov	r2, r0
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	609a      	str	r2, [r3, #8]
	Raw_Values-> Gyro_Y = Raw_Values-> Gyro_Y_RAW/245.0;
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800146e:	4618      	mov	r0, r3
 8001470:	f7ff f858 	bl	8000524 <__aeabi_i2d>
 8001474:	a312      	add	r3, pc, #72	@ (adr r3, 80014c0 <Normalize_Gyro_Values+0x88>)
 8001476:	e9d3 2300 	ldrd	r2, r3, [r3]
 800147a:	f7ff f9e7 	bl	800084c <__aeabi_ddiv>
 800147e:	4602      	mov	r2, r0
 8001480:	460b      	mov	r3, r1
 8001482:	4610      	mov	r0, r2
 8001484:	4619      	mov	r1, r3
 8001486:	f7ff fb8f 	bl	8000ba8 <__aeabi_d2f>
 800148a:	4602      	mov	r2, r0
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	60da      	str	r2, [r3, #12]
	Raw_Values-> Gyro_Z = Raw_Values-> Gyro_Z_RAW/245.0;
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001496:	4618      	mov	r0, r3
 8001498:	f7ff f844 	bl	8000524 <__aeabi_i2d>
 800149c:	a308      	add	r3, pc, #32	@ (adr r3, 80014c0 <Normalize_Gyro_Values+0x88>)
 800149e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014a2:	f7ff f9d3 	bl	800084c <__aeabi_ddiv>
 80014a6:	4602      	mov	r2, r0
 80014a8:	460b      	mov	r3, r1
 80014aa:	4610      	mov	r0, r2
 80014ac:	4619      	mov	r1, r3
 80014ae:	f7ff fb7b 	bl	8000ba8 <__aeabi_d2f>
 80014b2:	4602      	mov	r2, r0
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	611a      	str	r2, [r3, #16]
};
 80014b8:	bf00      	nop
 80014ba:	3708      	adds	r7, #8
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	00000000 	.word	0x00000000
 80014c4:	406ea000 	.word	0x406ea000

080014c8 <Normalize_Mag_Values>:

void Normalize_Mag_Values(IMU_t *Raw_Values){
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b082      	sub	sp, #8
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
    //Scale values
	Raw_Values-> Mag_X = Raw_Values-> Mag_X_RAW/4.0; //Values for FS_SEL = 0
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	f9b3 3038 	ldrsh.w	r3, [r3, #56]	@ 0x38
 80014d6:	4618      	mov	r0, r3
 80014d8:	f7ff f824 	bl	8000524 <__aeabi_i2d>
 80014dc:	f04f 0200 	mov.w	r2, #0
 80014e0:	4b1b      	ldr	r3, [pc, #108]	@ (8001550 <Normalize_Mag_Values+0x88>)
 80014e2:	f7ff f9b3 	bl	800084c <__aeabi_ddiv>
 80014e6:	4602      	mov	r2, r0
 80014e8:	460b      	mov	r3, r1
 80014ea:	4610      	mov	r0, r2
 80014ec:	4619      	mov	r1, r3
 80014ee:	f7ff fb5b 	bl	8000ba8 <__aeabi_d2f>
 80014f2:	4602      	mov	r2, r0
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	641a      	str	r2, [r3, #64]	@ 0x40
	Raw_Values-> Mag_Y = Raw_Values-> Mag_Y_RAW/4.0;
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	f9b3 303a 	ldrsh.w	r3, [r3, #58]	@ 0x3a
 80014fe:	4618      	mov	r0, r3
 8001500:	f7ff f810 	bl	8000524 <__aeabi_i2d>
 8001504:	f04f 0200 	mov.w	r2, #0
 8001508:	4b11      	ldr	r3, [pc, #68]	@ (8001550 <Normalize_Mag_Values+0x88>)
 800150a:	f7ff f99f 	bl	800084c <__aeabi_ddiv>
 800150e:	4602      	mov	r2, r0
 8001510:	460b      	mov	r3, r1
 8001512:	4610      	mov	r0, r2
 8001514:	4619      	mov	r1, r3
 8001516:	f7ff fb47 	bl	8000ba8 <__aeabi_d2f>
 800151a:	4602      	mov	r2, r0
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	645a      	str	r2, [r3, #68]	@ 0x44
	Raw_Values-> Mag_Z = Raw_Values-> Mag_Z_RAW/4.0;
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8001526:	4618      	mov	r0, r3
 8001528:	f7fe fffc 	bl	8000524 <__aeabi_i2d>
 800152c:	f04f 0200 	mov.w	r2, #0
 8001530:	4b07      	ldr	r3, [pc, #28]	@ (8001550 <Normalize_Mag_Values+0x88>)
 8001532:	f7ff f98b 	bl	800084c <__aeabi_ddiv>
 8001536:	4602      	mov	r2, r0
 8001538:	460b      	mov	r3, r1
 800153a:	4610      	mov	r0, r2
 800153c:	4619      	mov	r1, r3
 800153e:	f7ff fb33 	bl	8000ba8 <__aeabi_d2f>
 8001542:	4602      	mov	r2, r0
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	649a      	str	r2, [r3, #72]	@ 0x48
};
 8001548:	bf00      	nop
 800154a:	3708      	adds	r7, #8
 800154c:	46bd      	mov	sp, r7
 800154e:	bd80      	pop	{r7, pc}
 8001550:	40100000 	.word	0x40100000
 8001554:	00000000 	.word	0x00000000

08001558 <ftoaIMU>:
             wholePart2, decimalDigits, fractionalPart2,
             wholePart3, decimalDigits, fractionalPart3);
}


void ftoaIMU(IMU_t *IMU, char *buffer, int bufferSize, int decimalDigits) {
 8001558:	b5f0      	push	{r4, r5, r6, r7, lr}
 800155a:	b0c7      	sub	sp, #284	@ 0x11c
 800155c:	af1a      	add	r7, sp, #104	@ 0x68
 800155e:	63f8      	str	r0, [r7, #60]	@ 0x3c
 8001560:	63b9      	str	r1, [r7, #56]	@ 0x38
 8001562:	637a      	str	r2, [r7, #52]	@ 0x34
 8001564:	633b      	str	r3, [r7, #48]	@ 0x30
    int wholePart[9];
    int fractionalPart[9];

    float values[9] = {IMU->Gyro_X, IMU->Gyro_Y, IMU->Gyro_Z,
 8001566:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001568:	689b      	ldr	r3, [r3, #8]
 800156a:	643b      	str	r3, [r7, #64]	@ 0x40
 800156c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800156e:	68db      	ldr	r3, [r3, #12]
 8001570:	647b      	str	r3, [r7, #68]	@ 0x44
 8001572:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001574:	691b      	ldr	r3, [r3, #16]
 8001576:	64bb      	str	r3, [r7, #72]	@ 0x48
                       IMU->Accel_X, IMU->Accel_Y, IMU->Accel_Z,
 8001578:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800157a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
    float values[9] = {IMU->Gyro_X, IMU->Gyro_Y, IMU->Gyro_Z,
 800157c:	64fb      	str	r3, [r7, #76]	@ 0x4c
                       IMU->Accel_X, IMU->Accel_Y, IMU->Accel_Z,
 800157e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001580:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
    float values[9] = {IMU->Gyro_X, IMU->Gyro_Y, IMU->Gyro_Z,
 8001582:	653b      	str	r3, [r7, #80]	@ 0x50
                       IMU->Accel_X, IMU->Accel_Y, IMU->Accel_Z,
 8001584:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001586:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
    float values[9] = {IMU->Gyro_X, IMU->Gyro_Y, IMU->Gyro_Z,
 8001588:	657b      	str	r3, [r7, #84]	@ 0x54
                       IMU->Mag_X, IMU->Mag_Y, IMU->Mag_Z};
 800158a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800158c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
    float values[9] = {IMU->Gyro_X, IMU->Gyro_Y, IMU->Gyro_Z,
 800158e:	65bb      	str	r3, [r7, #88]	@ 0x58
                       IMU->Mag_X, IMU->Mag_Y, IMU->Mag_Z};
 8001590:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001592:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
    float values[9] = {IMU->Gyro_X, IMU->Gyro_Y, IMU->Gyro_Z,
 8001594:	65fb      	str	r3, [r7, #92]	@ 0x5c
                       IMU->Mag_X, IMU->Mag_Y, IMU->Mag_Z};
 8001596:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001598:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
    float values[9] = {IMU->Gyro_X, IMU->Gyro_Y, IMU->Gyro_Z,
 800159a:	663b      	str	r3, [r7, #96]	@ 0x60

    for (int i = 0; i < 9; i++) {
 800159c:	2300      	movs	r3, #0
 800159e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80015a2:	e07f      	b.n	80016a4 <ftoaIMU+0x14c>
        wholePart[i] = (int)values[i];
 80015a4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80015a8:	009b      	lsls	r3, r3, #2
 80015aa:	3380      	adds	r3, #128	@ 0x80
 80015ac:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 80015b0:	4413      	add	r3, r2
 80015b2:	3b70      	subs	r3, #112	@ 0x70
 80015b4:	edd3 7a00 	vldr	s15, [r3]
 80015b8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80015bc:	ee17 2a90 	vmov	r2, s15
 80015c0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80015c4:	009b      	lsls	r3, r3, #2
 80015c6:	3380      	adds	r3, #128	@ 0x80
 80015c8:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 80015cc:	440b      	add	r3, r1
 80015ce:	f843 2c28 	str.w	r2, [r3, #-40]
        fractionalPart[i] = (int)(fabs(values[i] - wholePart[i]) * pow(10, decimalDigits));
 80015d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80015d6:	009b      	lsls	r3, r3, #2
 80015d8:	3380      	adds	r3, #128	@ 0x80
 80015da:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 80015de:	4413      	add	r3, r2
 80015e0:	3b70      	subs	r3, #112	@ 0x70
 80015e2:	ed93 7a00 	vldr	s14, [r3]
 80015e6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80015ea:	009b      	lsls	r3, r3, #2
 80015ec:	3380      	adds	r3, #128	@ 0x80
 80015ee:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 80015f2:	4413      	add	r3, r2
 80015f4:	f853 3c28 	ldr.w	r3, [r3, #-40]
 80015f8:	ee07 3a90 	vmov	s15, r3
 80015fc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001600:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001604:	eef0 7ae7 	vabs.f32	s15, s15
 8001608:	ee17 0a90 	vmov	r0, s15
 800160c:	f7fe ff9c 	bl	8000548 <__aeabi_f2d>
 8001610:	4604      	mov	r4, r0
 8001612:	460d      	mov	r5, r1
 8001614:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001616:	f7fe ff85 	bl	8000524 <__aeabi_i2d>
 800161a:	4602      	mov	r2, r0
 800161c:	460b      	mov	r3, r1
 800161e:	ec43 2b11 	vmov	d1, r2, r3
 8001622:	ed9f 0b53 	vldr	d0, [pc, #332]	@ 8001770 <ftoaIMU+0x218>
 8001626:	f004 fdbd 	bl	80061a4 <pow>
 800162a:	ec53 2b10 	vmov	r2, r3, d0
 800162e:	4620      	mov	r0, r4
 8001630:	4629      	mov	r1, r5
 8001632:	f7fe ffe1 	bl	80005f8 <__aeabi_dmul>
 8001636:	4602      	mov	r2, r0
 8001638:	460b      	mov	r3, r1
 800163a:	4610      	mov	r0, r2
 800163c:	4619      	mov	r1, r3
 800163e:	f7ff fa8b 	bl	8000b58 <__aeabi_d2iz>
 8001642:	4602      	mov	r2, r0
 8001644:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001648:	009b      	lsls	r3, r3, #2
 800164a:	3380      	adds	r3, #128	@ 0x80
 800164c:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8001650:	440b      	add	r3, r1
 8001652:	f843 2c4c 	str.w	r2, [r3, #-76]

        if (values[i] < 0) {
 8001656:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800165a:	009b      	lsls	r3, r3, #2
 800165c:	3380      	adds	r3, #128	@ 0x80
 800165e:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8001662:	4413      	add	r3, r2
 8001664:	3b70      	subs	r3, #112	@ 0x70
 8001666:	edd3 7a00 	vldr	s15, [r3]
 800166a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800166e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001672:	d512      	bpl.n	800169a <ftoaIMU+0x142>
            wholePart[i] = -wholePart[i];
 8001674:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001678:	009b      	lsls	r3, r3, #2
 800167a:	3380      	adds	r3, #128	@ 0x80
 800167c:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8001680:	4413      	add	r3, r2
 8001682:	f853 3c28 	ldr.w	r3, [r3, #-40]
 8001686:	425a      	negs	r2, r3
 8001688:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800168c:	009b      	lsls	r3, r3, #2
 800168e:	3380      	adds	r3, #128	@ 0x80
 8001690:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8001694:	440b      	add	r3, r1
 8001696:	f843 2c28 	str.w	r2, [r3, #-40]
    for (int i = 0; i < 9; i++) {
 800169a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800169e:	3301      	adds	r3, #1
 80016a0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80016a4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80016a8:	2b08      	cmp	r3, #8
 80016aa:	f77f af7b 	ble.w	80015a4 <ftoaIMU+0x4c>
        }
    }

    snprintf(buffer, bufferSize,
 80016ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80016b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80016b2:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 80016b6:	62ba      	str	r2, [r7, #40]	@ 0x28
 80016b8:	6e7d      	ldr	r5, [r7, #100]	@ 0x64
 80016ba:	f8d7 608c 	ldr.w	r6, [r7, #140]	@ 0x8c
 80016be:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 80016c0:	6278      	str	r0, [r7, #36]	@ 0x24
 80016c2:	f8d7 4090 	ldr.w	r4, [r7, #144]	@ 0x90
 80016c6:	623c      	str	r4, [r7, #32]
 80016c8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80016ca:	61fa      	str	r2, [r7, #28]
 80016cc:	f8d7 1094 	ldr.w	r1, [r7, #148]	@ 0x94
 80016d0:	61b9      	str	r1, [r7, #24]
 80016d2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80016d4:	617b      	str	r3, [r7, #20]
 80016d6:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 80016da:	6138      	str	r0, [r7, #16]
 80016dc:	6f7c      	ldr	r4, [r7, #116]	@ 0x74
 80016de:	60fc      	str	r4, [r7, #12]
 80016e0:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 80016e4:	60ba      	str	r2, [r7, #8]
 80016e6:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 80016e8:	6079      	str	r1, [r7, #4]
 80016ea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80016ee:	603b      	str	r3, [r7, #0]
 80016f0:	6ffc      	ldr	r4, [r7, #124]	@ 0x7c
 80016f2:	f8d7 00a4 	ldr.w	r0, [r7, #164]	@ 0xa4
 80016f6:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 80016fa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80016fe:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001702:	9319      	str	r3, [sp, #100]	@ 0x64
 8001704:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001706:	9318      	str	r3, [sp, #96]	@ 0x60
 8001708:	9217      	str	r2, [sp, #92]	@ 0x5c
 800170a:	9116      	str	r1, [sp, #88]	@ 0x58
 800170c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800170e:	9315      	str	r3, [sp, #84]	@ 0x54
 8001710:	9014      	str	r0, [sp, #80]	@ 0x50
 8001712:	9413      	str	r4, [sp, #76]	@ 0x4c
 8001714:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001716:	9312      	str	r3, [sp, #72]	@ 0x48
 8001718:	683b      	ldr	r3, [r7, #0]
 800171a:	9311      	str	r3, [sp, #68]	@ 0x44
 800171c:	6879      	ldr	r1, [r7, #4]
 800171e:	9110      	str	r1, [sp, #64]	@ 0x40
 8001720:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001722:	930f      	str	r3, [sp, #60]	@ 0x3c
 8001724:	68ba      	ldr	r2, [r7, #8]
 8001726:	920e      	str	r2, [sp, #56]	@ 0x38
 8001728:	68fc      	ldr	r4, [r7, #12]
 800172a:	940d      	str	r4, [sp, #52]	@ 0x34
 800172c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800172e:	930c      	str	r3, [sp, #48]	@ 0x30
 8001730:	6938      	ldr	r0, [r7, #16]
 8001732:	900b      	str	r0, [sp, #44]	@ 0x2c
 8001734:	697b      	ldr	r3, [r7, #20]
 8001736:	930a      	str	r3, [sp, #40]	@ 0x28
 8001738:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800173a:	9309      	str	r3, [sp, #36]	@ 0x24
 800173c:	69b9      	ldr	r1, [r7, #24]
 800173e:	9108      	str	r1, [sp, #32]
 8001740:	69fa      	ldr	r2, [r7, #28]
 8001742:	9207      	str	r2, [sp, #28]
 8001744:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001746:	9306      	str	r3, [sp, #24]
 8001748:	6a3c      	ldr	r4, [r7, #32]
 800174a:	9405      	str	r4, [sp, #20]
 800174c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800174e:	9004      	str	r0, [sp, #16]
 8001750:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001752:	9303      	str	r3, [sp, #12]
 8001754:	9602      	str	r6, [sp, #8]
 8001756:	9501      	str	r5, [sp, #4]
 8001758:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800175a:	9300      	str	r3, [sp, #0]
 800175c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800175e:	4a06      	ldr	r2, [pc, #24]	@ (8001778 <ftoaIMU+0x220>)
 8001760:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001762:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8001764:	f004 f86a 	bl	800583c <sniprintf>
             wholePart[4], decimalDigits, fractionalPart[4],
             wholePart[5], decimalDigits, fractionalPart[5],
             wholePart[6], decimalDigits, fractionalPart[6],
             wholePart[7], decimalDigits, fractionalPart[7],
             wholePart[8], decimalDigits, fractionalPart[8]);
}
 8001768:	bf00      	nop
 800176a:	37b4      	adds	r7, #180	@ 0xb4
 800176c:	46bd      	mov	sp, r7
 800176e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001770:	00000000 	.word	0x00000000
 8001774:	40240000 	.word	0x40240000
 8001778:	0800709c 	.word	0x0800709c

0800177c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001780:	f000 fa9a 	bl	8001cb8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001784:	f000 f872 	bl	800186c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001788:	f7ff fbd6 	bl	8000f38 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800178c:	f000 f9de 	bl	8001b4c <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8001790:	f7ff fc38 	bl	8001004 <MX_I2C1_Init>
  MX_TIM6_Init();
 8001794:	f000 f97e 	bl	8001a94 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim6);
 8001798:	482c      	ldr	r0, [pc, #176]	@ (800184c <main+0xd0>)
 800179a:	f002 ffb7 	bl	800470c <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_Delay(500);
 800179e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80017a2:	f000 fb05 	bl	8001db0 <HAL_Delay>

//  IMU_status = LSM9DS1_Init_AccelGyro(&hi2c1);

//  ScanI2CBus(&hi2c1, &i2c_buffer, &devices_count);

  IMU_status = LSM9DS1_Init_AccelGyro(&hi2c1);
 80017a6:	482a      	ldr	r0, [pc, #168]	@ (8001850 <main+0xd4>)
 80017a8:	f7ff fcca 	bl	8001140 <LSM9DS1_Init_AccelGyro>
 80017ac:	4603      	mov	r3, r0
 80017ae:	461a      	mov	r2, r3
 80017b0:	4b28      	ldr	r3, [pc, #160]	@ (8001854 <main+0xd8>)
 80017b2:	701a      	strb	r2, [r3, #0]
  if(IMU_status == 0  ){
 80017b4:	4b27      	ldr	r3, [pc, #156]	@ (8001854 <main+0xd8>)
 80017b6:	781b      	ldrb	r3, [r3, #0]
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d104      	bne.n	80017c6 <main+0x4a>
	  HAL_GPIO_TogglePin (GPIOA, GPIO_PIN_5);
 80017bc:	2120      	movs	r1, #32
 80017be:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017c2:	f000 fded 	bl	80023a0 <HAL_GPIO_TogglePin>
  }

  HAL_Delay(2000);
 80017c6:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80017ca:	f000 faf1 	bl	8001db0 <HAL_Delay>

  MAG_status = LSM9DS1_Init_Mag(&hi2c1);
 80017ce:	4820      	ldr	r0, [pc, #128]	@ (8001850 <main+0xd4>)
 80017d0:	f7ff fcfe 	bl	80011d0 <LSM9DS1_Init_Mag>
 80017d4:	4603      	mov	r3, r0
 80017d6:	461a      	mov	r2, r3
 80017d8:	4b1f      	ldr	r3, [pc, #124]	@ (8001858 <main+0xdc>)
 80017da:	701a      	strb	r2, [r3, #0]
  if(IMU_status == 0  ){
 80017dc:	4b1d      	ldr	r3, [pc, #116]	@ (8001854 <main+0xd8>)
 80017de:	781b      	ldrb	r3, [r3, #0]
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d104      	bne.n	80017ee <main+0x72>
	  HAL_GPIO_TogglePin (GPIOA, GPIO_PIN_5);
 80017e4:	2120      	movs	r1, #32
 80017e6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017ea:	f000 fdd9 	bl	80023a0 <HAL_GPIO_TogglePin>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if(IMU_flag){
 80017ee:	4b1b      	ldr	r3, [pc, #108]	@ (800185c <main+0xe0>)
 80017f0:	781b      	ldrb	r3, [r3, #0]
 80017f2:	b2db      	uxtb	r3, r3
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d0fa      	beq.n	80017ee <main+0x72>
		  LSM9DS1_Read_Accel(&hi2c1, &IMU);
 80017f8:	4919      	ldr	r1, [pc, #100]	@ (8001860 <main+0xe4>)
 80017fa:	4815      	ldr	r0, [pc, #84]	@ (8001850 <main+0xd4>)
 80017fc:	f7ff fd3f 	bl	800127e <LSM9DS1_Read_Accel>
		  LSM9DS1_Read_Gyro(&hi2c1, &IMU);
 8001800:	4917      	ldr	r1, [pc, #92]	@ (8001860 <main+0xe4>)
 8001802:	4813      	ldr	r0, [pc, #76]	@ (8001850 <main+0xd4>)
 8001804:	f7ff fd6c 	bl	80012e0 <LSM9DS1_Read_Gyro>
		  LSM9DS1_Read_Mag(&hi2c1, &IMU);
 8001808:	4915      	ldr	r1, [pc, #84]	@ (8001860 <main+0xe4>)
 800180a:	4811      	ldr	r0, [pc, #68]	@ (8001850 <main+0xd4>)
 800180c:	f7ff fd99 	bl	8001342 <LSM9DS1_Read_Mag>
		  Normalize_Accel_Values(&IMU);
 8001810:	4813      	ldr	r0, [pc, #76]	@ (8001860 <main+0xe4>)
 8001812:	f7ff fdc9 	bl	80013a8 <Normalize_Accel_Values>
		  Normalize_Gyro_Values(&IMU);
 8001816:	4812      	ldr	r0, [pc, #72]	@ (8001860 <main+0xe4>)
 8001818:	f7ff fe0e 	bl	8001438 <Normalize_Gyro_Values>
		  Normalize_Mag_Values(&IMU);
 800181c:	4810      	ldr	r0, [pc, #64]	@ (8001860 <main+0xe4>)
 800181e:	f7ff fe53 	bl	80014c8 <Normalize_Mag_Values>
		  ftoaIMU(&IMU, IMU_i2cBuffer, sizeof(IMU_i2cBuffer), 4);
 8001822:	2304      	movs	r3, #4
 8001824:	2296      	movs	r2, #150	@ 0x96
 8001826:	490f      	ldr	r1, [pc, #60]	@ (8001864 <main+0xe8>)
 8001828:	480d      	ldr	r0, [pc, #52]	@ (8001860 <main+0xe4>)
 800182a:	f7ff fe95 	bl	8001558 <ftoaIMU>
		  HAL_UART_Transmit(&huart2, (uint8_t*)IMU_i2cBuffer, strlen(IMU_i2cBuffer), HAL_MAX_DELAY);
 800182e:	480d      	ldr	r0, [pc, #52]	@ (8001864 <main+0xe8>)
 8001830:	f7fe fcce 	bl	80001d0 <strlen>
 8001834:	4603      	mov	r3, r0
 8001836:	b29a      	uxth	r2, r3
 8001838:	f04f 33ff 	mov.w	r3, #4294967295
 800183c:	4909      	ldr	r1, [pc, #36]	@ (8001864 <main+0xe8>)
 800183e:	480a      	ldr	r0, [pc, #40]	@ (8001868 <main+0xec>)
 8001840:	f003 fa9e 	bl	8004d80 <HAL_UART_Transmit>
		  IMU_flag = 0;
 8001844:	4b05      	ldr	r3, [pc, #20]	@ (800185c <main+0xe0>)
 8001846:	2200      	movs	r2, #0
 8001848:	701a      	strb	r2, [r3, #0]
	  if(IMU_flag){
 800184a:	e7d0      	b.n	80017ee <main+0x72>
 800184c:	200001cc 	.word	0x200001cc
 8001850:	2000008c 	.word	0x2000008c
 8001854:	200000e1 	.word	0x200000e1
 8001858:	200000e2 	.word	0x200000e2
 800185c:	200000e0 	.word	0x200000e0
 8001860:	200000e4 	.word	0x200000e4
 8001864:	20000130 	.word	0x20000130
 8001868:	20000218 	.word	0x20000218

0800186c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b096      	sub	sp, #88	@ 0x58
 8001870:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001872:	f107 0314 	add.w	r3, r7, #20
 8001876:	2244      	movs	r2, #68	@ 0x44
 8001878:	2100      	movs	r1, #0
 800187a:	4618      	mov	r0, r3
 800187c:	f004 f812 	bl	80058a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001880:	463b      	mov	r3, r7
 8001882:	2200      	movs	r2, #0
 8001884:	601a      	str	r2, [r3, #0]
 8001886:	605a      	str	r2, [r3, #4]
 8001888:	609a      	str	r2, [r3, #8]
 800188a:	60da      	str	r2, [r3, #12]
 800188c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800188e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001892:	f001 fbd1 	bl	8003038 <HAL_PWREx_ControlVoltageScaling>
 8001896:	4603      	mov	r3, r0
 8001898:	2b00      	cmp	r3, #0
 800189a:	d001      	beq.n	80018a0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800189c:	f000 f84e 	bl	800193c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80018a0:	2302      	movs	r3, #2
 80018a2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80018a4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80018a8:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80018aa:	2310      	movs	r3, #16
 80018ac:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018ae:	2302      	movs	r3, #2
 80018b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80018b2:	2302      	movs	r3, #2
 80018b4:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80018b6:	2301      	movs	r3, #1
 80018b8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80018ba:	230a      	movs	r3, #10
 80018bc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80018be:	2307      	movs	r3, #7
 80018c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80018c2:	2302      	movs	r3, #2
 80018c4:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80018c6:	2302      	movs	r3, #2
 80018c8:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018ca:	f107 0314 	add.w	r3, r7, #20
 80018ce:	4618      	mov	r0, r3
 80018d0:	f001 fc08 	bl	80030e4 <HAL_RCC_OscConfig>
 80018d4:	4603      	mov	r3, r0
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d001      	beq.n	80018de <SystemClock_Config+0x72>
  {
    Error_Handler();
 80018da:	f000 f82f 	bl	800193c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018de:	230f      	movs	r3, #15
 80018e0:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018e2:	2303      	movs	r3, #3
 80018e4:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018e6:	2300      	movs	r3, #0
 80018e8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80018ea:	2300      	movs	r3, #0
 80018ec:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80018ee:	2300      	movs	r3, #0
 80018f0:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80018f2:	463b      	mov	r3, r7
 80018f4:	2104      	movs	r1, #4
 80018f6:	4618      	mov	r0, r3
 80018f8:	f001 ffd0 	bl	800389c <HAL_RCC_ClockConfig>
 80018fc:	4603      	mov	r3, r0
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d001      	beq.n	8001906 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001902:	f000 f81b 	bl	800193c <Error_Handler>
  }
}
 8001906:	bf00      	nop
 8001908:	3758      	adds	r7, #88	@ 0x58
 800190a:	46bd      	mov	sp, r7
 800190c:	bd80      	pop	{r7, pc}
	...

08001910 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001910:	b480      	push	{r7}
 8001912:	b083      	sub	sp, #12
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
    if(htim == &htim6)
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	4a06      	ldr	r2, [pc, #24]	@ (8001934 <HAL_TIM_PeriodElapsedCallback+0x24>)
 800191c:	4293      	cmp	r3, r2
 800191e:	d102      	bne.n	8001926 <HAL_TIM_PeriodElapsedCallback+0x16>
    {
        IMU_flag=1;
 8001920:	4b05      	ldr	r3, [pc, #20]	@ (8001938 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8001922:	2201      	movs	r2, #1
 8001924:	701a      	strb	r2, [r3, #0]
    }
}
 8001926:	bf00      	nop
 8001928:	370c      	adds	r7, #12
 800192a:	46bd      	mov	sp, r7
 800192c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001930:	4770      	bx	lr
 8001932:	bf00      	nop
 8001934:	200001cc 	.word	0x200001cc
 8001938:	200000e0 	.word	0x200000e0

0800193c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800193c:	b480      	push	{r7}
 800193e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001940:	b672      	cpsid	i
}
 8001942:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001944:	bf00      	nop
 8001946:	e7fd      	b.n	8001944 <Error_Handler+0x8>

08001948 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001948:	b480      	push	{r7}
 800194a:	b083      	sub	sp, #12
 800194c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800194e:	4b0f      	ldr	r3, [pc, #60]	@ (800198c <HAL_MspInit+0x44>)
 8001950:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001952:	4a0e      	ldr	r2, [pc, #56]	@ (800198c <HAL_MspInit+0x44>)
 8001954:	f043 0301 	orr.w	r3, r3, #1
 8001958:	6613      	str	r3, [r2, #96]	@ 0x60
 800195a:	4b0c      	ldr	r3, [pc, #48]	@ (800198c <HAL_MspInit+0x44>)
 800195c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800195e:	f003 0301 	and.w	r3, r3, #1
 8001962:	607b      	str	r3, [r7, #4]
 8001964:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001966:	4b09      	ldr	r3, [pc, #36]	@ (800198c <HAL_MspInit+0x44>)
 8001968:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800196a:	4a08      	ldr	r2, [pc, #32]	@ (800198c <HAL_MspInit+0x44>)
 800196c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001970:	6593      	str	r3, [r2, #88]	@ 0x58
 8001972:	4b06      	ldr	r3, [pc, #24]	@ (800198c <HAL_MspInit+0x44>)
 8001974:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001976:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800197a:	603b      	str	r3, [r7, #0]
 800197c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800197e:	bf00      	nop
 8001980:	370c      	adds	r7, #12
 8001982:	46bd      	mov	sp, r7
 8001984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001988:	4770      	bx	lr
 800198a:	bf00      	nop
 800198c:	40021000 	.word	0x40021000

08001990 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001990:	b480      	push	{r7}
 8001992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001994:	bf00      	nop
 8001996:	e7fd      	b.n	8001994 <NMI_Handler+0x4>

08001998 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001998:	b480      	push	{r7}
 800199a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800199c:	bf00      	nop
 800199e:	e7fd      	b.n	800199c <HardFault_Handler+0x4>

080019a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019a0:	b480      	push	{r7}
 80019a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019a4:	bf00      	nop
 80019a6:	e7fd      	b.n	80019a4 <MemManage_Handler+0x4>

080019a8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019a8:	b480      	push	{r7}
 80019aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019ac:	bf00      	nop
 80019ae:	e7fd      	b.n	80019ac <BusFault_Handler+0x4>

080019b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019b0:	b480      	push	{r7}
 80019b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019b4:	bf00      	nop
 80019b6:	e7fd      	b.n	80019b4 <UsageFault_Handler+0x4>

080019b8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019b8:	b480      	push	{r7}
 80019ba:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80019bc:	bf00      	nop
 80019be:	46bd      	mov	sp, r7
 80019c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c4:	4770      	bx	lr

080019c6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019c6:	b480      	push	{r7}
 80019c8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019ca:	bf00      	nop
 80019cc:	46bd      	mov	sp, r7
 80019ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d2:	4770      	bx	lr

080019d4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019d4:	b480      	push	{r7}
 80019d6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80019d8:	bf00      	nop
 80019da:	46bd      	mov	sp, r7
 80019dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e0:	4770      	bx	lr

080019e2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019e2:	b580      	push	{r7, lr}
 80019e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80019e6:	f000 f9c3 	bl	8001d70 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80019ea:	bf00      	nop
 80019ec:	bd80      	pop	{r7, pc}
	...

080019f0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80019f4:	4802      	ldr	r0, [pc, #8]	@ (8001a00 <TIM6_DAC_IRQHandler+0x10>)
 80019f6:	f002 fef9 	bl	80047ec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80019fa:	bf00      	nop
 80019fc:	bd80      	pop	{r7, pc}
 80019fe:	bf00      	nop
 8001a00:	200001cc 	.word	0x200001cc

08001a04 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b086      	sub	sp, #24
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a0c:	4a14      	ldr	r2, [pc, #80]	@ (8001a60 <_sbrk+0x5c>)
 8001a0e:	4b15      	ldr	r3, [pc, #84]	@ (8001a64 <_sbrk+0x60>)
 8001a10:	1ad3      	subs	r3, r2, r3
 8001a12:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a14:	697b      	ldr	r3, [r7, #20]
 8001a16:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a18:	4b13      	ldr	r3, [pc, #76]	@ (8001a68 <_sbrk+0x64>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d102      	bne.n	8001a26 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a20:	4b11      	ldr	r3, [pc, #68]	@ (8001a68 <_sbrk+0x64>)
 8001a22:	4a12      	ldr	r2, [pc, #72]	@ (8001a6c <_sbrk+0x68>)
 8001a24:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a26:	4b10      	ldr	r3, [pc, #64]	@ (8001a68 <_sbrk+0x64>)
 8001a28:	681a      	ldr	r2, [r3, #0]
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	4413      	add	r3, r2
 8001a2e:	693a      	ldr	r2, [r7, #16]
 8001a30:	429a      	cmp	r2, r3
 8001a32:	d207      	bcs.n	8001a44 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a34:	f003 ff3e 	bl	80058b4 <__errno>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	220c      	movs	r2, #12
 8001a3c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a3e:	f04f 33ff 	mov.w	r3, #4294967295
 8001a42:	e009      	b.n	8001a58 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a44:	4b08      	ldr	r3, [pc, #32]	@ (8001a68 <_sbrk+0x64>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a4a:	4b07      	ldr	r3, [pc, #28]	@ (8001a68 <_sbrk+0x64>)
 8001a4c:	681a      	ldr	r2, [r3, #0]
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	4413      	add	r3, r2
 8001a52:	4a05      	ldr	r2, [pc, #20]	@ (8001a68 <_sbrk+0x64>)
 8001a54:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a56:	68fb      	ldr	r3, [r7, #12]
}
 8001a58:	4618      	mov	r0, r3
 8001a5a:	3718      	adds	r7, #24
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	bd80      	pop	{r7, pc}
 8001a60:	20018000 	.word	0x20018000
 8001a64:	00000400 	.word	0x00000400
 8001a68:	200001c8 	.word	0x200001c8
 8001a6c:	200003f0 	.word	0x200003f0

08001a70 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001a70:	b480      	push	{r7}
 8001a72:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001a74:	4b06      	ldr	r3, [pc, #24]	@ (8001a90 <SystemInit+0x20>)
 8001a76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001a7a:	4a05      	ldr	r2, [pc, #20]	@ (8001a90 <SystemInit+0x20>)
 8001a7c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001a80:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001a84:	bf00      	nop
 8001a86:	46bd      	mov	sp, r7
 8001a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8c:	4770      	bx	lr
 8001a8e:	bf00      	nop
 8001a90:	e000ed00 	.word	0xe000ed00

08001a94 <MX_TIM6_Init>:

TIM_HandleTypeDef htim6;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b084      	sub	sp, #16
 8001a98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a9a:	1d3b      	adds	r3, r7, #4
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	601a      	str	r2, [r3, #0]
 8001aa0:	605a      	str	r2, [r3, #4]
 8001aa2:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001aa4:	4b14      	ldr	r3, [pc, #80]	@ (8001af8 <MX_TIM6_Init+0x64>)
 8001aa6:	4a15      	ldr	r2, [pc, #84]	@ (8001afc <MX_TIM6_Init+0x68>)
 8001aa8:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 15;
 8001aaa:	4b13      	ldr	r3, [pc, #76]	@ (8001af8 <MX_TIM6_Init+0x64>)
 8001aac:	220f      	movs	r2, #15
 8001aae:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ab0:	4b11      	ldr	r3, [pc, #68]	@ (8001af8 <MX_TIM6_Init+0x64>)
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 49999;
 8001ab6:	4b10      	ldr	r3, [pc, #64]	@ (8001af8 <MX_TIM6_Init+0x64>)
 8001ab8:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 8001abc:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001abe:	4b0e      	ldr	r3, [pc, #56]	@ (8001af8 <MX_TIM6_Init+0x64>)
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001ac4:	480c      	ldr	r0, [pc, #48]	@ (8001af8 <MX_TIM6_Init+0x64>)
 8001ac6:	f002 fdc9 	bl	800465c <HAL_TIM_Base_Init>
 8001aca:	4603      	mov	r3, r0
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d001      	beq.n	8001ad4 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8001ad0:	f7ff ff34 	bl	800193c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001adc:	1d3b      	adds	r3, r7, #4
 8001ade:	4619      	mov	r1, r3
 8001ae0:	4805      	ldr	r0, [pc, #20]	@ (8001af8 <MX_TIM6_Init+0x64>)
 8001ae2:	f003 f859 	bl	8004b98 <HAL_TIMEx_MasterConfigSynchronization>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d001      	beq.n	8001af0 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8001aec:	f7ff ff26 	bl	800193c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001af0:	bf00      	nop
 8001af2:	3710      	adds	r7, #16
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bd80      	pop	{r7, pc}
 8001af8:	200001cc 	.word	0x200001cc
 8001afc:	40001000 	.word	0x40001000

08001b00 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b084      	sub	sp, #16
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	4a0d      	ldr	r2, [pc, #52]	@ (8001b44 <HAL_TIM_Base_MspInit+0x44>)
 8001b0e:	4293      	cmp	r3, r2
 8001b10:	d113      	bne.n	8001b3a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001b12:	4b0d      	ldr	r3, [pc, #52]	@ (8001b48 <HAL_TIM_Base_MspInit+0x48>)
 8001b14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b16:	4a0c      	ldr	r2, [pc, #48]	@ (8001b48 <HAL_TIM_Base_MspInit+0x48>)
 8001b18:	f043 0310 	orr.w	r3, r3, #16
 8001b1c:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b1e:	4b0a      	ldr	r3, [pc, #40]	@ (8001b48 <HAL_TIM_Base_MspInit+0x48>)
 8001b20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b22:	f003 0310 	and.w	r3, r3, #16
 8001b26:	60fb      	str	r3, [r7, #12]
 8001b28:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	2100      	movs	r1, #0
 8001b2e:	2036      	movs	r0, #54	@ 0x36
 8001b30:	f000 fa3d 	bl	8001fae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001b34:	2036      	movs	r0, #54	@ 0x36
 8001b36:	f000 fa56 	bl	8001fe6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8001b3a:	bf00      	nop
 8001b3c:	3710      	adds	r7, #16
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd80      	pop	{r7, pc}
 8001b42:	bf00      	nop
 8001b44:	40001000 	.word	0x40001000
 8001b48:	40021000 	.word	0x40021000

08001b4c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001b50:	4b14      	ldr	r3, [pc, #80]	@ (8001ba4 <MX_USART2_UART_Init+0x58>)
 8001b52:	4a15      	ldr	r2, [pc, #84]	@ (8001ba8 <MX_USART2_UART_Init+0x5c>)
 8001b54:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001b56:	4b13      	ldr	r3, [pc, #76]	@ (8001ba4 <MX_USART2_UART_Init+0x58>)
 8001b58:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001b5c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001b5e:	4b11      	ldr	r3, [pc, #68]	@ (8001ba4 <MX_USART2_UART_Init+0x58>)
 8001b60:	2200      	movs	r2, #0
 8001b62:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001b64:	4b0f      	ldr	r3, [pc, #60]	@ (8001ba4 <MX_USART2_UART_Init+0x58>)
 8001b66:	2200      	movs	r2, #0
 8001b68:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001b6a:	4b0e      	ldr	r3, [pc, #56]	@ (8001ba4 <MX_USART2_UART_Init+0x58>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001b70:	4b0c      	ldr	r3, [pc, #48]	@ (8001ba4 <MX_USART2_UART_Init+0x58>)
 8001b72:	220c      	movs	r2, #12
 8001b74:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b76:	4b0b      	ldr	r3, [pc, #44]	@ (8001ba4 <MX_USART2_UART_Init+0x58>)
 8001b78:	2200      	movs	r2, #0
 8001b7a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b7c:	4b09      	ldr	r3, [pc, #36]	@ (8001ba4 <MX_USART2_UART_Init+0x58>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001b82:	4b08      	ldr	r3, [pc, #32]	@ (8001ba4 <MX_USART2_UART_Init+0x58>)
 8001b84:	2200      	movs	r2, #0
 8001b86:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001b88:	4b06      	ldr	r3, [pc, #24]	@ (8001ba4 <MX_USART2_UART_Init+0x58>)
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001b8e:	4805      	ldr	r0, [pc, #20]	@ (8001ba4 <MX_USART2_UART_Init+0x58>)
 8001b90:	f003 f8a8 	bl	8004ce4 <HAL_UART_Init>
 8001b94:	4603      	mov	r3, r0
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d001      	beq.n	8001b9e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001b9a:	f7ff fecf 	bl	800193c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001b9e:	bf00      	nop
 8001ba0:	bd80      	pop	{r7, pc}
 8001ba2:	bf00      	nop
 8001ba4:	20000218 	.word	0x20000218
 8001ba8:	40004400 	.word	0x40004400

08001bac <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b0ac      	sub	sp, #176	@ 0xb0
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bb4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001bb8:	2200      	movs	r2, #0
 8001bba:	601a      	str	r2, [r3, #0]
 8001bbc:	605a      	str	r2, [r3, #4]
 8001bbe:	609a      	str	r2, [r3, #8]
 8001bc0:	60da      	str	r2, [r3, #12]
 8001bc2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001bc4:	f107 0314 	add.w	r3, r7, #20
 8001bc8:	2288      	movs	r2, #136	@ 0x88
 8001bca:	2100      	movs	r1, #0
 8001bcc:	4618      	mov	r0, r3
 8001bce:	f003 fe69 	bl	80058a4 <memset>
  if(uartHandle->Instance==USART2)
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	4a21      	ldr	r2, [pc, #132]	@ (8001c5c <HAL_UART_MspInit+0xb0>)
 8001bd8:	4293      	cmp	r3, r2
 8001bda:	d13b      	bne.n	8001c54 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001bdc:	2302      	movs	r3, #2
 8001bde:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001be0:	2300      	movs	r3, #0
 8001be2:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001be4:	f107 0314 	add.w	r3, r7, #20
 8001be8:	4618      	mov	r0, r3
 8001bea:	f002 f87b 	bl	8003ce4 <HAL_RCCEx_PeriphCLKConfig>
 8001bee:	4603      	mov	r3, r0
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d001      	beq.n	8001bf8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001bf4:	f7ff fea2 	bl	800193c <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001bf8:	4b19      	ldr	r3, [pc, #100]	@ (8001c60 <HAL_UART_MspInit+0xb4>)
 8001bfa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bfc:	4a18      	ldr	r2, [pc, #96]	@ (8001c60 <HAL_UART_MspInit+0xb4>)
 8001bfe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001c02:	6593      	str	r3, [r2, #88]	@ 0x58
 8001c04:	4b16      	ldr	r3, [pc, #88]	@ (8001c60 <HAL_UART_MspInit+0xb4>)
 8001c06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c08:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c0c:	613b      	str	r3, [r7, #16]
 8001c0e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c10:	4b13      	ldr	r3, [pc, #76]	@ (8001c60 <HAL_UART_MspInit+0xb4>)
 8001c12:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c14:	4a12      	ldr	r2, [pc, #72]	@ (8001c60 <HAL_UART_MspInit+0xb4>)
 8001c16:	f043 0301 	orr.w	r3, r3, #1
 8001c1a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c1c:	4b10      	ldr	r3, [pc, #64]	@ (8001c60 <HAL_UART_MspInit+0xb4>)
 8001c1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c20:	f003 0301 	and.w	r3, r3, #1
 8001c24:	60fb      	str	r3, [r7, #12]
 8001c26:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001c28:	230c      	movs	r3, #12
 8001c2a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c2e:	2302      	movs	r3, #2
 8001c30:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c34:	2300      	movs	r3, #0
 8001c36:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c3a:	2303      	movs	r3, #3
 8001c3c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001c40:	2307      	movs	r3, #7
 8001c42:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c46:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001c4a:	4619      	mov	r1, r3
 8001c4c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c50:	f000 f9e4 	bl	800201c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001c54:	bf00      	nop
 8001c56:	37b0      	adds	r7, #176	@ 0xb0
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	bd80      	pop	{r7, pc}
 8001c5c:	40004400 	.word	0x40004400
 8001c60:	40021000 	.word	0x40021000

08001c64 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001c64:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001c9c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001c68:	f7ff ff02 	bl	8001a70 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c6c:	480c      	ldr	r0, [pc, #48]	@ (8001ca0 <LoopForever+0x6>)
  ldr r1, =_edata
 8001c6e:	490d      	ldr	r1, [pc, #52]	@ (8001ca4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001c70:	4a0d      	ldr	r2, [pc, #52]	@ (8001ca8 <LoopForever+0xe>)
  movs r3, #0
 8001c72:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c74:	e002      	b.n	8001c7c <LoopCopyDataInit>

08001c76 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c76:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c78:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c7a:	3304      	adds	r3, #4

08001c7c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c7c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c7e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c80:	d3f9      	bcc.n	8001c76 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c82:	4a0a      	ldr	r2, [pc, #40]	@ (8001cac <LoopForever+0x12>)
  ldr r4, =_ebss
 8001c84:	4c0a      	ldr	r4, [pc, #40]	@ (8001cb0 <LoopForever+0x16>)
  movs r3, #0
 8001c86:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c88:	e001      	b.n	8001c8e <LoopFillZerobss>

08001c8a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c8a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c8c:	3204      	adds	r2, #4

08001c8e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c8e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c90:	d3fb      	bcc.n	8001c8a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001c92:	f003 fe15 	bl	80058c0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001c96:	f7ff fd71 	bl	800177c <main>

08001c9a <LoopForever>:

LoopForever:
    b LoopForever
 8001c9a:	e7fe      	b.n	8001c9a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001c9c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001ca0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ca4:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001ca8:	080071a8 	.word	0x080071a8
  ldr r2, =_sbss
 8001cac:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001cb0:	200003ec 	.word	0x200003ec

08001cb4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001cb4:	e7fe      	b.n	8001cb4 <ADC1_2_IRQHandler>
	...

08001cb8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b082      	sub	sp, #8
 8001cbc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001cc2:	4b0c      	ldr	r3, [pc, #48]	@ (8001cf4 <HAL_Init+0x3c>)
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	4a0b      	ldr	r2, [pc, #44]	@ (8001cf4 <HAL_Init+0x3c>)
 8001cc8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ccc:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001cce:	2003      	movs	r0, #3
 8001cd0:	f000 f962 	bl	8001f98 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001cd4:	2000      	movs	r0, #0
 8001cd6:	f000 f80f 	bl	8001cf8 <HAL_InitTick>
 8001cda:	4603      	mov	r3, r0
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d002      	beq.n	8001ce6 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001ce0:	2301      	movs	r3, #1
 8001ce2:	71fb      	strb	r3, [r7, #7]
 8001ce4:	e001      	b.n	8001cea <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001ce6:	f7ff fe2f 	bl	8001948 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001cea:	79fb      	ldrb	r3, [r7, #7]
}
 8001cec:	4618      	mov	r0, r3
 8001cee:	3708      	adds	r7, #8
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	bd80      	pop	{r7, pc}
 8001cf4:	40022000 	.word	0x40022000

08001cf8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b084      	sub	sp, #16
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001d00:	2300      	movs	r3, #0
 8001d02:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001d04:	4b17      	ldr	r3, [pc, #92]	@ (8001d64 <HAL_InitTick+0x6c>)
 8001d06:	781b      	ldrb	r3, [r3, #0]
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d023      	beq.n	8001d54 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001d0c:	4b16      	ldr	r3, [pc, #88]	@ (8001d68 <HAL_InitTick+0x70>)
 8001d0e:	681a      	ldr	r2, [r3, #0]
 8001d10:	4b14      	ldr	r3, [pc, #80]	@ (8001d64 <HAL_InitTick+0x6c>)
 8001d12:	781b      	ldrb	r3, [r3, #0]
 8001d14:	4619      	mov	r1, r3
 8001d16:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d1a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d22:	4618      	mov	r0, r3
 8001d24:	f000 f96d 	bl	8002002 <HAL_SYSTICK_Config>
 8001d28:	4603      	mov	r3, r0
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d10f      	bne.n	8001d4e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	2b0f      	cmp	r3, #15
 8001d32:	d809      	bhi.n	8001d48 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d34:	2200      	movs	r2, #0
 8001d36:	6879      	ldr	r1, [r7, #4]
 8001d38:	f04f 30ff 	mov.w	r0, #4294967295
 8001d3c:	f000 f937 	bl	8001fae <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001d40:	4a0a      	ldr	r2, [pc, #40]	@ (8001d6c <HAL_InitTick+0x74>)
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	6013      	str	r3, [r2, #0]
 8001d46:	e007      	b.n	8001d58 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001d48:	2301      	movs	r3, #1
 8001d4a:	73fb      	strb	r3, [r7, #15]
 8001d4c:	e004      	b.n	8001d58 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001d4e:	2301      	movs	r3, #1
 8001d50:	73fb      	strb	r3, [r7, #15]
 8001d52:	e001      	b.n	8001d58 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001d54:	2301      	movs	r3, #1
 8001d56:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001d58:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	3710      	adds	r7, #16
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	bd80      	pop	{r7, pc}
 8001d62:	bf00      	nop
 8001d64:	20000008 	.word	0x20000008
 8001d68:	20000000 	.word	0x20000000
 8001d6c:	20000004 	.word	0x20000004

08001d70 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d70:	b480      	push	{r7}
 8001d72:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001d74:	4b06      	ldr	r3, [pc, #24]	@ (8001d90 <HAL_IncTick+0x20>)
 8001d76:	781b      	ldrb	r3, [r3, #0]
 8001d78:	461a      	mov	r2, r3
 8001d7a:	4b06      	ldr	r3, [pc, #24]	@ (8001d94 <HAL_IncTick+0x24>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	4413      	add	r3, r2
 8001d80:	4a04      	ldr	r2, [pc, #16]	@ (8001d94 <HAL_IncTick+0x24>)
 8001d82:	6013      	str	r3, [r2, #0]
}
 8001d84:	bf00      	nop
 8001d86:	46bd      	mov	sp, r7
 8001d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8c:	4770      	bx	lr
 8001d8e:	bf00      	nop
 8001d90:	20000008 	.word	0x20000008
 8001d94:	200002a0 	.word	0x200002a0

08001d98 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	af00      	add	r7, sp, #0
  return uwTick;
 8001d9c:	4b03      	ldr	r3, [pc, #12]	@ (8001dac <HAL_GetTick+0x14>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
}
 8001da0:	4618      	mov	r0, r3
 8001da2:	46bd      	mov	sp, r7
 8001da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da8:	4770      	bx	lr
 8001daa:	bf00      	nop
 8001dac:	200002a0 	.word	0x200002a0

08001db0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b084      	sub	sp, #16
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001db8:	f7ff ffee 	bl	8001d98 <HAL_GetTick>
 8001dbc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001dc8:	d005      	beq.n	8001dd6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001dca:	4b0a      	ldr	r3, [pc, #40]	@ (8001df4 <HAL_Delay+0x44>)
 8001dcc:	781b      	ldrb	r3, [r3, #0]
 8001dce:	461a      	mov	r2, r3
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	4413      	add	r3, r2
 8001dd4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001dd6:	bf00      	nop
 8001dd8:	f7ff ffde 	bl	8001d98 <HAL_GetTick>
 8001ddc:	4602      	mov	r2, r0
 8001dde:	68bb      	ldr	r3, [r7, #8]
 8001de0:	1ad3      	subs	r3, r2, r3
 8001de2:	68fa      	ldr	r2, [r7, #12]
 8001de4:	429a      	cmp	r2, r3
 8001de6:	d8f7      	bhi.n	8001dd8 <HAL_Delay+0x28>
  {
  }
}
 8001de8:	bf00      	nop
 8001dea:	bf00      	nop
 8001dec:	3710      	adds	r7, #16
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bd80      	pop	{r7, pc}
 8001df2:	bf00      	nop
 8001df4:	20000008 	.word	0x20000008

08001df8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	b085      	sub	sp, #20
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	f003 0307 	and.w	r3, r3, #7
 8001e06:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e08:	4b0c      	ldr	r3, [pc, #48]	@ (8001e3c <__NVIC_SetPriorityGrouping+0x44>)
 8001e0a:	68db      	ldr	r3, [r3, #12]
 8001e0c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e0e:	68ba      	ldr	r2, [r7, #8]
 8001e10:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001e14:	4013      	ands	r3, r2
 8001e16:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e1c:	68bb      	ldr	r3, [r7, #8]
 8001e1e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e20:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001e24:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001e28:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e2a:	4a04      	ldr	r2, [pc, #16]	@ (8001e3c <__NVIC_SetPriorityGrouping+0x44>)
 8001e2c:	68bb      	ldr	r3, [r7, #8]
 8001e2e:	60d3      	str	r3, [r2, #12]
}
 8001e30:	bf00      	nop
 8001e32:	3714      	adds	r7, #20
 8001e34:	46bd      	mov	sp, r7
 8001e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3a:	4770      	bx	lr
 8001e3c:	e000ed00 	.word	0xe000ed00

08001e40 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e40:	b480      	push	{r7}
 8001e42:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e44:	4b04      	ldr	r3, [pc, #16]	@ (8001e58 <__NVIC_GetPriorityGrouping+0x18>)
 8001e46:	68db      	ldr	r3, [r3, #12]
 8001e48:	0a1b      	lsrs	r3, r3, #8
 8001e4a:	f003 0307 	and.w	r3, r3, #7
}
 8001e4e:	4618      	mov	r0, r3
 8001e50:	46bd      	mov	sp, r7
 8001e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e56:	4770      	bx	lr
 8001e58:	e000ed00 	.word	0xe000ed00

08001e5c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	b083      	sub	sp, #12
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	4603      	mov	r3, r0
 8001e64:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	db0b      	blt.n	8001e86 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e6e:	79fb      	ldrb	r3, [r7, #7]
 8001e70:	f003 021f 	and.w	r2, r3, #31
 8001e74:	4907      	ldr	r1, [pc, #28]	@ (8001e94 <__NVIC_EnableIRQ+0x38>)
 8001e76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e7a:	095b      	lsrs	r3, r3, #5
 8001e7c:	2001      	movs	r0, #1
 8001e7e:	fa00 f202 	lsl.w	r2, r0, r2
 8001e82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001e86:	bf00      	nop
 8001e88:	370c      	adds	r7, #12
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e90:	4770      	bx	lr
 8001e92:	bf00      	nop
 8001e94:	e000e100 	.word	0xe000e100

08001e98 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	b083      	sub	sp, #12
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	6039      	str	r1, [r7, #0]
 8001ea2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ea4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	db0a      	blt.n	8001ec2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001eac:	683b      	ldr	r3, [r7, #0]
 8001eae:	b2da      	uxtb	r2, r3
 8001eb0:	490c      	ldr	r1, [pc, #48]	@ (8001ee4 <__NVIC_SetPriority+0x4c>)
 8001eb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eb6:	0112      	lsls	r2, r2, #4
 8001eb8:	b2d2      	uxtb	r2, r2
 8001eba:	440b      	add	r3, r1
 8001ebc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ec0:	e00a      	b.n	8001ed8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ec2:	683b      	ldr	r3, [r7, #0]
 8001ec4:	b2da      	uxtb	r2, r3
 8001ec6:	4908      	ldr	r1, [pc, #32]	@ (8001ee8 <__NVIC_SetPriority+0x50>)
 8001ec8:	79fb      	ldrb	r3, [r7, #7]
 8001eca:	f003 030f 	and.w	r3, r3, #15
 8001ece:	3b04      	subs	r3, #4
 8001ed0:	0112      	lsls	r2, r2, #4
 8001ed2:	b2d2      	uxtb	r2, r2
 8001ed4:	440b      	add	r3, r1
 8001ed6:	761a      	strb	r2, [r3, #24]
}
 8001ed8:	bf00      	nop
 8001eda:	370c      	adds	r7, #12
 8001edc:	46bd      	mov	sp, r7
 8001ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee2:	4770      	bx	lr
 8001ee4:	e000e100 	.word	0xe000e100
 8001ee8:	e000ed00 	.word	0xe000ed00

08001eec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001eec:	b480      	push	{r7}
 8001eee:	b089      	sub	sp, #36	@ 0x24
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	60f8      	str	r0, [r7, #12]
 8001ef4:	60b9      	str	r1, [r7, #8]
 8001ef6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	f003 0307 	and.w	r3, r3, #7
 8001efe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f00:	69fb      	ldr	r3, [r7, #28]
 8001f02:	f1c3 0307 	rsb	r3, r3, #7
 8001f06:	2b04      	cmp	r3, #4
 8001f08:	bf28      	it	cs
 8001f0a:	2304      	movcs	r3, #4
 8001f0c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f0e:	69fb      	ldr	r3, [r7, #28]
 8001f10:	3304      	adds	r3, #4
 8001f12:	2b06      	cmp	r3, #6
 8001f14:	d902      	bls.n	8001f1c <NVIC_EncodePriority+0x30>
 8001f16:	69fb      	ldr	r3, [r7, #28]
 8001f18:	3b03      	subs	r3, #3
 8001f1a:	e000      	b.n	8001f1e <NVIC_EncodePriority+0x32>
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f20:	f04f 32ff 	mov.w	r2, #4294967295
 8001f24:	69bb      	ldr	r3, [r7, #24]
 8001f26:	fa02 f303 	lsl.w	r3, r2, r3
 8001f2a:	43da      	mvns	r2, r3
 8001f2c:	68bb      	ldr	r3, [r7, #8]
 8001f2e:	401a      	ands	r2, r3
 8001f30:	697b      	ldr	r3, [r7, #20]
 8001f32:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f34:	f04f 31ff 	mov.w	r1, #4294967295
 8001f38:	697b      	ldr	r3, [r7, #20]
 8001f3a:	fa01 f303 	lsl.w	r3, r1, r3
 8001f3e:	43d9      	mvns	r1, r3
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f44:	4313      	orrs	r3, r2
         );
}
 8001f46:	4618      	mov	r0, r3
 8001f48:	3724      	adds	r7, #36	@ 0x24
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f50:	4770      	bx	lr
	...

08001f54 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b082      	sub	sp, #8
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	3b01      	subs	r3, #1
 8001f60:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001f64:	d301      	bcc.n	8001f6a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f66:	2301      	movs	r3, #1
 8001f68:	e00f      	b.n	8001f8a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f6a:	4a0a      	ldr	r2, [pc, #40]	@ (8001f94 <SysTick_Config+0x40>)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	3b01      	subs	r3, #1
 8001f70:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f72:	210f      	movs	r1, #15
 8001f74:	f04f 30ff 	mov.w	r0, #4294967295
 8001f78:	f7ff ff8e 	bl	8001e98 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f7c:	4b05      	ldr	r3, [pc, #20]	@ (8001f94 <SysTick_Config+0x40>)
 8001f7e:	2200      	movs	r2, #0
 8001f80:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f82:	4b04      	ldr	r3, [pc, #16]	@ (8001f94 <SysTick_Config+0x40>)
 8001f84:	2207      	movs	r2, #7
 8001f86:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f88:	2300      	movs	r3, #0
}
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	3708      	adds	r7, #8
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	bd80      	pop	{r7, pc}
 8001f92:	bf00      	nop
 8001f94:	e000e010 	.word	0xe000e010

08001f98 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b082      	sub	sp, #8
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001fa0:	6878      	ldr	r0, [r7, #4]
 8001fa2:	f7ff ff29 	bl	8001df8 <__NVIC_SetPriorityGrouping>
}
 8001fa6:	bf00      	nop
 8001fa8:	3708      	adds	r7, #8
 8001faa:	46bd      	mov	sp, r7
 8001fac:	bd80      	pop	{r7, pc}

08001fae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001fae:	b580      	push	{r7, lr}
 8001fb0:	b086      	sub	sp, #24
 8001fb2:	af00      	add	r7, sp, #0
 8001fb4:	4603      	mov	r3, r0
 8001fb6:	60b9      	str	r1, [r7, #8]
 8001fb8:	607a      	str	r2, [r7, #4]
 8001fba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001fc0:	f7ff ff3e 	bl	8001e40 <__NVIC_GetPriorityGrouping>
 8001fc4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001fc6:	687a      	ldr	r2, [r7, #4]
 8001fc8:	68b9      	ldr	r1, [r7, #8]
 8001fca:	6978      	ldr	r0, [r7, #20]
 8001fcc:	f7ff ff8e 	bl	8001eec <NVIC_EncodePriority>
 8001fd0:	4602      	mov	r2, r0
 8001fd2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001fd6:	4611      	mov	r1, r2
 8001fd8:	4618      	mov	r0, r3
 8001fda:	f7ff ff5d 	bl	8001e98 <__NVIC_SetPriority>
}
 8001fde:	bf00      	nop
 8001fe0:	3718      	adds	r7, #24
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bd80      	pop	{r7, pc}

08001fe6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fe6:	b580      	push	{r7, lr}
 8001fe8:	b082      	sub	sp, #8
 8001fea:	af00      	add	r7, sp, #0
 8001fec:	4603      	mov	r3, r0
 8001fee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ff0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	f7ff ff31 	bl	8001e5c <__NVIC_EnableIRQ>
}
 8001ffa:	bf00      	nop
 8001ffc:	3708      	adds	r7, #8
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bd80      	pop	{r7, pc}

08002002 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002002:	b580      	push	{r7, lr}
 8002004:	b082      	sub	sp, #8
 8002006:	af00      	add	r7, sp, #0
 8002008:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800200a:	6878      	ldr	r0, [r7, #4]
 800200c:	f7ff ffa2 	bl	8001f54 <SysTick_Config>
 8002010:	4603      	mov	r3, r0
}
 8002012:	4618      	mov	r0, r3
 8002014:	3708      	adds	r7, #8
 8002016:	46bd      	mov	sp, r7
 8002018:	bd80      	pop	{r7, pc}
	...

0800201c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800201c:	b480      	push	{r7}
 800201e:	b087      	sub	sp, #28
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
 8002024:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002026:	2300      	movs	r3, #0
 8002028:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800202a:	e17f      	b.n	800232c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	681a      	ldr	r2, [r3, #0]
 8002030:	2101      	movs	r1, #1
 8002032:	697b      	ldr	r3, [r7, #20]
 8002034:	fa01 f303 	lsl.w	r3, r1, r3
 8002038:	4013      	ands	r3, r2
 800203a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	2b00      	cmp	r3, #0
 8002040:	f000 8171 	beq.w	8002326 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	685b      	ldr	r3, [r3, #4]
 8002048:	f003 0303 	and.w	r3, r3, #3
 800204c:	2b01      	cmp	r3, #1
 800204e:	d005      	beq.n	800205c <HAL_GPIO_Init+0x40>
 8002050:	683b      	ldr	r3, [r7, #0]
 8002052:	685b      	ldr	r3, [r3, #4]
 8002054:	f003 0303 	and.w	r3, r3, #3
 8002058:	2b02      	cmp	r3, #2
 800205a:	d130      	bne.n	80020be <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	689b      	ldr	r3, [r3, #8]
 8002060:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002062:	697b      	ldr	r3, [r7, #20]
 8002064:	005b      	lsls	r3, r3, #1
 8002066:	2203      	movs	r2, #3
 8002068:	fa02 f303 	lsl.w	r3, r2, r3
 800206c:	43db      	mvns	r3, r3
 800206e:	693a      	ldr	r2, [r7, #16]
 8002070:	4013      	ands	r3, r2
 8002072:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	68da      	ldr	r2, [r3, #12]
 8002078:	697b      	ldr	r3, [r7, #20]
 800207a:	005b      	lsls	r3, r3, #1
 800207c:	fa02 f303 	lsl.w	r3, r2, r3
 8002080:	693a      	ldr	r2, [r7, #16]
 8002082:	4313      	orrs	r3, r2
 8002084:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	693a      	ldr	r2, [r7, #16]
 800208a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	685b      	ldr	r3, [r3, #4]
 8002090:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002092:	2201      	movs	r2, #1
 8002094:	697b      	ldr	r3, [r7, #20]
 8002096:	fa02 f303 	lsl.w	r3, r2, r3
 800209a:	43db      	mvns	r3, r3
 800209c:	693a      	ldr	r2, [r7, #16]
 800209e:	4013      	ands	r3, r2
 80020a0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	685b      	ldr	r3, [r3, #4]
 80020a6:	091b      	lsrs	r3, r3, #4
 80020a8:	f003 0201 	and.w	r2, r3, #1
 80020ac:	697b      	ldr	r3, [r7, #20]
 80020ae:	fa02 f303 	lsl.w	r3, r2, r3
 80020b2:	693a      	ldr	r2, [r7, #16]
 80020b4:	4313      	orrs	r3, r2
 80020b6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	693a      	ldr	r2, [r7, #16]
 80020bc:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80020be:	683b      	ldr	r3, [r7, #0]
 80020c0:	685b      	ldr	r3, [r3, #4]
 80020c2:	f003 0303 	and.w	r3, r3, #3
 80020c6:	2b03      	cmp	r3, #3
 80020c8:	d118      	bne.n	80020fc <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020ce:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80020d0:	2201      	movs	r2, #1
 80020d2:	697b      	ldr	r3, [r7, #20]
 80020d4:	fa02 f303 	lsl.w	r3, r2, r3
 80020d8:	43db      	mvns	r3, r3
 80020da:	693a      	ldr	r2, [r7, #16]
 80020dc:	4013      	ands	r3, r2
 80020de:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80020e0:	683b      	ldr	r3, [r7, #0]
 80020e2:	685b      	ldr	r3, [r3, #4]
 80020e4:	08db      	lsrs	r3, r3, #3
 80020e6:	f003 0201 	and.w	r2, r3, #1
 80020ea:	697b      	ldr	r3, [r7, #20]
 80020ec:	fa02 f303 	lsl.w	r3, r2, r3
 80020f0:	693a      	ldr	r2, [r7, #16]
 80020f2:	4313      	orrs	r3, r2
 80020f4:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	693a      	ldr	r2, [r7, #16]
 80020fa:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80020fc:	683b      	ldr	r3, [r7, #0]
 80020fe:	685b      	ldr	r3, [r3, #4]
 8002100:	f003 0303 	and.w	r3, r3, #3
 8002104:	2b03      	cmp	r3, #3
 8002106:	d017      	beq.n	8002138 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	68db      	ldr	r3, [r3, #12]
 800210c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800210e:	697b      	ldr	r3, [r7, #20]
 8002110:	005b      	lsls	r3, r3, #1
 8002112:	2203      	movs	r2, #3
 8002114:	fa02 f303 	lsl.w	r3, r2, r3
 8002118:	43db      	mvns	r3, r3
 800211a:	693a      	ldr	r2, [r7, #16]
 800211c:	4013      	ands	r3, r2
 800211e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002120:	683b      	ldr	r3, [r7, #0]
 8002122:	689a      	ldr	r2, [r3, #8]
 8002124:	697b      	ldr	r3, [r7, #20]
 8002126:	005b      	lsls	r3, r3, #1
 8002128:	fa02 f303 	lsl.w	r3, r2, r3
 800212c:	693a      	ldr	r2, [r7, #16]
 800212e:	4313      	orrs	r3, r2
 8002130:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	693a      	ldr	r2, [r7, #16]
 8002136:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002138:	683b      	ldr	r3, [r7, #0]
 800213a:	685b      	ldr	r3, [r3, #4]
 800213c:	f003 0303 	and.w	r3, r3, #3
 8002140:	2b02      	cmp	r3, #2
 8002142:	d123      	bne.n	800218c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002144:	697b      	ldr	r3, [r7, #20]
 8002146:	08da      	lsrs	r2, r3, #3
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	3208      	adds	r2, #8
 800214c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002150:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002152:	697b      	ldr	r3, [r7, #20]
 8002154:	f003 0307 	and.w	r3, r3, #7
 8002158:	009b      	lsls	r3, r3, #2
 800215a:	220f      	movs	r2, #15
 800215c:	fa02 f303 	lsl.w	r3, r2, r3
 8002160:	43db      	mvns	r3, r3
 8002162:	693a      	ldr	r2, [r7, #16]
 8002164:	4013      	ands	r3, r2
 8002166:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	691a      	ldr	r2, [r3, #16]
 800216c:	697b      	ldr	r3, [r7, #20]
 800216e:	f003 0307 	and.w	r3, r3, #7
 8002172:	009b      	lsls	r3, r3, #2
 8002174:	fa02 f303 	lsl.w	r3, r2, r3
 8002178:	693a      	ldr	r2, [r7, #16]
 800217a:	4313      	orrs	r3, r2
 800217c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800217e:	697b      	ldr	r3, [r7, #20]
 8002180:	08da      	lsrs	r2, r3, #3
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	3208      	adds	r2, #8
 8002186:	6939      	ldr	r1, [r7, #16]
 8002188:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002192:	697b      	ldr	r3, [r7, #20]
 8002194:	005b      	lsls	r3, r3, #1
 8002196:	2203      	movs	r2, #3
 8002198:	fa02 f303 	lsl.w	r3, r2, r3
 800219c:	43db      	mvns	r3, r3
 800219e:	693a      	ldr	r2, [r7, #16]
 80021a0:	4013      	ands	r3, r2
 80021a2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80021a4:	683b      	ldr	r3, [r7, #0]
 80021a6:	685b      	ldr	r3, [r3, #4]
 80021a8:	f003 0203 	and.w	r2, r3, #3
 80021ac:	697b      	ldr	r3, [r7, #20]
 80021ae:	005b      	lsls	r3, r3, #1
 80021b0:	fa02 f303 	lsl.w	r3, r2, r3
 80021b4:	693a      	ldr	r2, [r7, #16]
 80021b6:	4313      	orrs	r3, r2
 80021b8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	693a      	ldr	r2, [r7, #16]
 80021be:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	685b      	ldr	r3, [r3, #4]
 80021c4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	f000 80ac 	beq.w	8002326 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021ce:	4b5f      	ldr	r3, [pc, #380]	@ (800234c <HAL_GPIO_Init+0x330>)
 80021d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021d2:	4a5e      	ldr	r2, [pc, #376]	@ (800234c <HAL_GPIO_Init+0x330>)
 80021d4:	f043 0301 	orr.w	r3, r3, #1
 80021d8:	6613      	str	r3, [r2, #96]	@ 0x60
 80021da:	4b5c      	ldr	r3, [pc, #368]	@ (800234c <HAL_GPIO_Init+0x330>)
 80021dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021de:	f003 0301 	and.w	r3, r3, #1
 80021e2:	60bb      	str	r3, [r7, #8]
 80021e4:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80021e6:	4a5a      	ldr	r2, [pc, #360]	@ (8002350 <HAL_GPIO_Init+0x334>)
 80021e8:	697b      	ldr	r3, [r7, #20]
 80021ea:	089b      	lsrs	r3, r3, #2
 80021ec:	3302      	adds	r3, #2
 80021ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021f2:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80021f4:	697b      	ldr	r3, [r7, #20]
 80021f6:	f003 0303 	and.w	r3, r3, #3
 80021fa:	009b      	lsls	r3, r3, #2
 80021fc:	220f      	movs	r2, #15
 80021fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002202:	43db      	mvns	r3, r3
 8002204:	693a      	ldr	r2, [r7, #16]
 8002206:	4013      	ands	r3, r2
 8002208:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002210:	d025      	beq.n	800225e <HAL_GPIO_Init+0x242>
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	4a4f      	ldr	r2, [pc, #316]	@ (8002354 <HAL_GPIO_Init+0x338>)
 8002216:	4293      	cmp	r3, r2
 8002218:	d01f      	beq.n	800225a <HAL_GPIO_Init+0x23e>
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	4a4e      	ldr	r2, [pc, #312]	@ (8002358 <HAL_GPIO_Init+0x33c>)
 800221e:	4293      	cmp	r3, r2
 8002220:	d019      	beq.n	8002256 <HAL_GPIO_Init+0x23a>
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	4a4d      	ldr	r2, [pc, #308]	@ (800235c <HAL_GPIO_Init+0x340>)
 8002226:	4293      	cmp	r3, r2
 8002228:	d013      	beq.n	8002252 <HAL_GPIO_Init+0x236>
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	4a4c      	ldr	r2, [pc, #304]	@ (8002360 <HAL_GPIO_Init+0x344>)
 800222e:	4293      	cmp	r3, r2
 8002230:	d00d      	beq.n	800224e <HAL_GPIO_Init+0x232>
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	4a4b      	ldr	r2, [pc, #300]	@ (8002364 <HAL_GPIO_Init+0x348>)
 8002236:	4293      	cmp	r3, r2
 8002238:	d007      	beq.n	800224a <HAL_GPIO_Init+0x22e>
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	4a4a      	ldr	r2, [pc, #296]	@ (8002368 <HAL_GPIO_Init+0x34c>)
 800223e:	4293      	cmp	r3, r2
 8002240:	d101      	bne.n	8002246 <HAL_GPIO_Init+0x22a>
 8002242:	2306      	movs	r3, #6
 8002244:	e00c      	b.n	8002260 <HAL_GPIO_Init+0x244>
 8002246:	2307      	movs	r3, #7
 8002248:	e00a      	b.n	8002260 <HAL_GPIO_Init+0x244>
 800224a:	2305      	movs	r3, #5
 800224c:	e008      	b.n	8002260 <HAL_GPIO_Init+0x244>
 800224e:	2304      	movs	r3, #4
 8002250:	e006      	b.n	8002260 <HAL_GPIO_Init+0x244>
 8002252:	2303      	movs	r3, #3
 8002254:	e004      	b.n	8002260 <HAL_GPIO_Init+0x244>
 8002256:	2302      	movs	r3, #2
 8002258:	e002      	b.n	8002260 <HAL_GPIO_Init+0x244>
 800225a:	2301      	movs	r3, #1
 800225c:	e000      	b.n	8002260 <HAL_GPIO_Init+0x244>
 800225e:	2300      	movs	r3, #0
 8002260:	697a      	ldr	r2, [r7, #20]
 8002262:	f002 0203 	and.w	r2, r2, #3
 8002266:	0092      	lsls	r2, r2, #2
 8002268:	4093      	lsls	r3, r2
 800226a:	693a      	ldr	r2, [r7, #16]
 800226c:	4313      	orrs	r3, r2
 800226e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002270:	4937      	ldr	r1, [pc, #220]	@ (8002350 <HAL_GPIO_Init+0x334>)
 8002272:	697b      	ldr	r3, [r7, #20]
 8002274:	089b      	lsrs	r3, r3, #2
 8002276:	3302      	adds	r3, #2
 8002278:	693a      	ldr	r2, [r7, #16]
 800227a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800227e:	4b3b      	ldr	r3, [pc, #236]	@ (800236c <HAL_GPIO_Init+0x350>)
 8002280:	689b      	ldr	r3, [r3, #8]
 8002282:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	43db      	mvns	r3, r3
 8002288:	693a      	ldr	r2, [r7, #16]
 800228a:	4013      	ands	r3, r2
 800228c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800228e:	683b      	ldr	r3, [r7, #0]
 8002290:	685b      	ldr	r3, [r3, #4]
 8002292:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002296:	2b00      	cmp	r3, #0
 8002298:	d003      	beq.n	80022a2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800229a:	693a      	ldr	r2, [r7, #16]
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	4313      	orrs	r3, r2
 80022a0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80022a2:	4a32      	ldr	r2, [pc, #200]	@ (800236c <HAL_GPIO_Init+0x350>)
 80022a4:	693b      	ldr	r3, [r7, #16]
 80022a6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80022a8:	4b30      	ldr	r3, [pc, #192]	@ (800236c <HAL_GPIO_Init+0x350>)
 80022aa:	68db      	ldr	r3, [r3, #12]
 80022ac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	43db      	mvns	r3, r3
 80022b2:	693a      	ldr	r2, [r7, #16]
 80022b4:	4013      	ands	r3, r2
 80022b6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	685b      	ldr	r3, [r3, #4]
 80022bc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d003      	beq.n	80022cc <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80022c4:	693a      	ldr	r2, [r7, #16]
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	4313      	orrs	r3, r2
 80022ca:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80022cc:	4a27      	ldr	r2, [pc, #156]	@ (800236c <HAL_GPIO_Init+0x350>)
 80022ce:	693b      	ldr	r3, [r7, #16]
 80022d0:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80022d2:	4b26      	ldr	r3, [pc, #152]	@ (800236c <HAL_GPIO_Init+0x350>)
 80022d4:	685b      	ldr	r3, [r3, #4]
 80022d6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	43db      	mvns	r3, r3
 80022dc:	693a      	ldr	r2, [r7, #16]
 80022de:	4013      	ands	r3, r2
 80022e0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	685b      	ldr	r3, [r3, #4]
 80022e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d003      	beq.n	80022f6 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80022ee:	693a      	ldr	r2, [r7, #16]
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	4313      	orrs	r3, r2
 80022f4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80022f6:	4a1d      	ldr	r2, [pc, #116]	@ (800236c <HAL_GPIO_Init+0x350>)
 80022f8:	693b      	ldr	r3, [r7, #16]
 80022fa:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80022fc:	4b1b      	ldr	r3, [pc, #108]	@ (800236c <HAL_GPIO_Init+0x350>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	43db      	mvns	r3, r3
 8002306:	693a      	ldr	r2, [r7, #16]
 8002308:	4013      	ands	r3, r2
 800230a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	685b      	ldr	r3, [r3, #4]
 8002310:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002314:	2b00      	cmp	r3, #0
 8002316:	d003      	beq.n	8002320 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002318:	693a      	ldr	r2, [r7, #16]
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	4313      	orrs	r3, r2
 800231e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002320:	4a12      	ldr	r2, [pc, #72]	@ (800236c <HAL_GPIO_Init+0x350>)
 8002322:	693b      	ldr	r3, [r7, #16]
 8002324:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002326:	697b      	ldr	r3, [r7, #20]
 8002328:	3301      	adds	r3, #1
 800232a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800232c:	683b      	ldr	r3, [r7, #0]
 800232e:	681a      	ldr	r2, [r3, #0]
 8002330:	697b      	ldr	r3, [r7, #20]
 8002332:	fa22 f303 	lsr.w	r3, r2, r3
 8002336:	2b00      	cmp	r3, #0
 8002338:	f47f ae78 	bne.w	800202c <HAL_GPIO_Init+0x10>
  }
}
 800233c:	bf00      	nop
 800233e:	bf00      	nop
 8002340:	371c      	adds	r7, #28
 8002342:	46bd      	mov	sp, r7
 8002344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002348:	4770      	bx	lr
 800234a:	bf00      	nop
 800234c:	40021000 	.word	0x40021000
 8002350:	40010000 	.word	0x40010000
 8002354:	48000400 	.word	0x48000400
 8002358:	48000800 	.word	0x48000800
 800235c:	48000c00 	.word	0x48000c00
 8002360:	48001000 	.word	0x48001000
 8002364:	48001400 	.word	0x48001400
 8002368:	48001800 	.word	0x48001800
 800236c:	40010400 	.word	0x40010400

08002370 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002370:	b480      	push	{r7}
 8002372:	b083      	sub	sp, #12
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
 8002378:	460b      	mov	r3, r1
 800237a:	807b      	strh	r3, [r7, #2]
 800237c:	4613      	mov	r3, r2
 800237e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002380:	787b      	ldrb	r3, [r7, #1]
 8002382:	2b00      	cmp	r3, #0
 8002384:	d003      	beq.n	800238e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002386:	887a      	ldrh	r2, [r7, #2]
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800238c:	e002      	b.n	8002394 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800238e:	887a      	ldrh	r2, [r7, #2]
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002394:	bf00      	nop
 8002396:	370c      	adds	r7, #12
 8002398:	46bd      	mov	sp, r7
 800239a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239e:	4770      	bx	lr

080023a0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80023a0:	b480      	push	{r7}
 80023a2:	b085      	sub	sp, #20
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
 80023a8:	460b      	mov	r3, r1
 80023aa:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	695b      	ldr	r3, [r3, #20]
 80023b0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80023b2:	887a      	ldrh	r2, [r7, #2]
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	4013      	ands	r3, r2
 80023b8:	041a      	lsls	r2, r3, #16
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	43d9      	mvns	r1, r3
 80023be:	887b      	ldrh	r3, [r7, #2]
 80023c0:	400b      	ands	r3, r1
 80023c2:	431a      	orrs	r2, r3
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	619a      	str	r2, [r3, #24]
}
 80023c8:	bf00      	nop
 80023ca:	3714      	adds	r7, #20
 80023cc:	46bd      	mov	sp, r7
 80023ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d2:	4770      	bx	lr

080023d4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b082      	sub	sp, #8
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d101      	bne.n	80023e6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80023e2:	2301      	movs	r3, #1
 80023e4:	e08d      	b.n	8002502 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80023ec:	b2db      	uxtb	r3, r3
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d106      	bne.n	8002400 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	2200      	movs	r2, #0
 80023f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80023fa:	6878      	ldr	r0, [r7, #4]
 80023fc:	f7fe fe42 	bl	8001084 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2224      	movs	r2, #36	@ 0x24
 8002404:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	681a      	ldr	r2, [r3, #0]
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	f022 0201 	bic.w	r2, r2, #1
 8002416:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	685a      	ldr	r2, [r3, #4]
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002424:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	689a      	ldr	r2, [r3, #8]
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002434:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	68db      	ldr	r3, [r3, #12]
 800243a:	2b01      	cmp	r3, #1
 800243c:	d107      	bne.n	800244e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	689a      	ldr	r2, [r3, #8]
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800244a:	609a      	str	r2, [r3, #8]
 800244c:	e006      	b.n	800245c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	689a      	ldr	r2, [r3, #8]
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800245a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	68db      	ldr	r3, [r3, #12]
 8002460:	2b02      	cmp	r3, #2
 8002462:	d108      	bne.n	8002476 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	685a      	ldr	r2, [r3, #4]
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002472:	605a      	str	r2, [r3, #4]
 8002474:	e007      	b.n	8002486 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	685a      	ldr	r2, [r3, #4]
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002484:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	685b      	ldr	r3, [r3, #4]
 800248c:	687a      	ldr	r2, [r7, #4]
 800248e:	6812      	ldr	r2, [r2, #0]
 8002490:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002494:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002498:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	68da      	ldr	r2, [r3, #12]
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80024a8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	691a      	ldr	r2, [r3, #16]
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	695b      	ldr	r3, [r3, #20]
 80024b2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	699b      	ldr	r3, [r3, #24]
 80024ba:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	430a      	orrs	r2, r1
 80024c2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	69d9      	ldr	r1, [r3, #28]
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	6a1a      	ldr	r2, [r3, #32]
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	430a      	orrs	r2, r1
 80024d2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	681a      	ldr	r2, [r3, #0]
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f042 0201 	orr.w	r2, r2, #1
 80024e2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	2200      	movs	r2, #0
 80024e8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	2220      	movs	r2, #32
 80024ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	2200      	movs	r2, #0
 80024f6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	2200      	movs	r2, #0
 80024fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002500:	2300      	movs	r3, #0
}
 8002502:	4618      	mov	r0, r3
 8002504:	3708      	adds	r7, #8
 8002506:	46bd      	mov	sp, r7
 8002508:	bd80      	pop	{r7, pc}
	...

0800250c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800250c:	b580      	push	{r7, lr}
 800250e:	b088      	sub	sp, #32
 8002510:	af02      	add	r7, sp, #8
 8002512:	60f8      	str	r0, [r7, #12]
 8002514:	4608      	mov	r0, r1
 8002516:	4611      	mov	r1, r2
 8002518:	461a      	mov	r2, r3
 800251a:	4603      	mov	r3, r0
 800251c:	817b      	strh	r3, [r7, #10]
 800251e:	460b      	mov	r3, r1
 8002520:	813b      	strh	r3, [r7, #8]
 8002522:	4613      	mov	r3, r2
 8002524:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800252c:	b2db      	uxtb	r3, r3
 800252e:	2b20      	cmp	r3, #32
 8002530:	f040 80f9 	bne.w	8002726 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002534:	6a3b      	ldr	r3, [r7, #32]
 8002536:	2b00      	cmp	r3, #0
 8002538:	d002      	beq.n	8002540 <HAL_I2C_Mem_Write+0x34>
 800253a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800253c:	2b00      	cmp	r3, #0
 800253e:	d105      	bne.n	800254c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002546:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002548:	2301      	movs	r3, #1
 800254a:	e0ed      	b.n	8002728 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002552:	2b01      	cmp	r3, #1
 8002554:	d101      	bne.n	800255a <HAL_I2C_Mem_Write+0x4e>
 8002556:	2302      	movs	r3, #2
 8002558:	e0e6      	b.n	8002728 <HAL_I2C_Mem_Write+0x21c>
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	2201      	movs	r2, #1
 800255e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002562:	f7ff fc19 	bl	8001d98 <HAL_GetTick>
 8002566:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002568:	697b      	ldr	r3, [r7, #20]
 800256a:	9300      	str	r3, [sp, #0]
 800256c:	2319      	movs	r3, #25
 800256e:	2201      	movs	r2, #1
 8002570:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002574:	68f8      	ldr	r0, [r7, #12]
 8002576:	f000 fac3 	bl	8002b00 <I2C_WaitOnFlagUntilTimeout>
 800257a:	4603      	mov	r3, r0
 800257c:	2b00      	cmp	r3, #0
 800257e:	d001      	beq.n	8002584 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8002580:	2301      	movs	r3, #1
 8002582:	e0d1      	b.n	8002728 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	2221      	movs	r2, #33	@ 0x21
 8002588:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	2240      	movs	r2, #64	@ 0x40
 8002590:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	2200      	movs	r2, #0
 8002598:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	6a3a      	ldr	r2, [r7, #32]
 800259e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80025a4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	2200      	movs	r2, #0
 80025aa:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80025ac:	88f8      	ldrh	r0, [r7, #6]
 80025ae:	893a      	ldrh	r2, [r7, #8]
 80025b0:	8979      	ldrh	r1, [r7, #10]
 80025b2:	697b      	ldr	r3, [r7, #20]
 80025b4:	9301      	str	r3, [sp, #4]
 80025b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025b8:	9300      	str	r3, [sp, #0]
 80025ba:	4603      	mov	r3, r0
 80025bc:	68f8      	ldr	r0, [r7, #12]
 80025be:	f000 f9d3 	bl	8002968 <I2C_RequestMemoryWrite>
 80025c2:	4603      	mov	r3, r0
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d005      	beq.n	80025d4 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	2200      	movs	r2, #0
 80025cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80025d0:	2301      	movs	r3, #1
 80025d2:	e0a9      	b.n	8002728 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025d8:	b29b      	uxth	r3, r3
 80025da:	2bff      	cmp	r3, #255	@ 0xff
 80025dc:	d90e      	bls.n	80025fc <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	22ff      	movs	r2, #255	@ 0xff
 80025e2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025e8:	b2da      	uxtb	r2, r3
 80025ea:	8979      	ldrh	r1, [r7, #10]
 80025ec:	2300      	movs	r3, #0
 80025ee:	9300      	str	r3, [sp, #0]
 80025f0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80025f4:	68f8      	ldr	r0, [r7, #12]
 80025f6:	f000 fc47 	bl	8002e88 <I2C_TransferConfig>
 80025fa:	e00f      	b.n	800261c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002600:	b29a      	uxth	r2, r3
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800260a:	b2da      	uxtb	r2, r3
 800260c:	8979      	ldrh	r1, [r7, #10]
 800260e:	2300      	movs	r3, #0
 8002610:	9300      	str	r3, [sp, #0]
 8002612:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002616:	68f8      	ldr	r0, [r7, #12]
 8002618:	f000 fc36 	bl	8002e88 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800261c:	697a      	ldr	r2, [r7, #20]
 800261e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002620:	68f8      	ldr	r0, [r7, #12]
 8002622:	f000 fac6 	bl	8002bb2 <I2C_WaitOnTXISFlagUntilTimeout>
 8002626:	4603      	mov	r3, r0
 8002628:	2b00      	cmp	r3, #0
 800262a:	d001      	beq.n	8002630 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800262c:	2301      	movs	r3, #1
 800262e:	e07b      	b.n	8002728 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002634:	781a      	ldrb	r2, [r3, #0]
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002640:	1c5a      	adds	r2, r3, #1
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800264a:	b29b      	uxth	r3, r3
 800264c:	3b01      	subs	r3, #1
 800264e:	b29a      	uxth	r2, r3
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002658:	3b01      	subs	r3, #1
 800265a:	b29a      	uxth	r2, r3
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002664:	b29b      	uxth	r3, r3
 8002666:	2b00      	cmp	r3, #0
 8002668:	d034      	beq.n	80026d4 <HAL_I2C_Mem_Write+0x1c8>
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800266e:	2b00      	cmp	r3, #0
 8002670:	d130      	bne.n	80026d4 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002672:	697b      	ldr	r3, [r7, #20]
 8002674:	9300      	str	r3, [sp, #0]
 8002676:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002678:	2200      	movs	r2, #0
 800267a:	2180      	movs	r1, #128	@ 0x80
 800267c:	68f8      	ldr	r0, [r7, #12]
 800267e:	f000 fa3f 	bl	8002b00 <I2C_WaitOnFlagUntilTimeout>
 8002682:	4603      	mov	r3, r0
 8002684:	2b00      	cmp	r3, #0
 8002686:	d001      	beq.n	800268c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8002688:	2301      	movs	r3, #1
 800268a:	e04d      	b.n	8002728 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002690:	b29b      	uxth	r3, r3
 8002692:	2bff      	cmp	r3, #255	@ 0xff
 8002694:	d90e      	bls.n	80026b4 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	22ff      	movs	r2, #255	@ 0xff
 800269a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026a0:	b2da      	uxtb	r2, r3
 80026a2:	8979      	ldrh	r1, [r7, #10]
 80026a4:	2300      	movs	r3, #0
 80026a6:	9300      	str	r3, [sp, #0]
 80026a8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80026ac:	68f8      	ldr	r0, [r7, #12]
 80026ae:	f000 fbeb 	bl	8002e88 <I2C_TransferConfig>
 80026b2:	e00f      	b.n	80026d4 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80026b8:	b29a      	uxth	r2, r3
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026c2:	b2da      	uxtb	r2, r3
 80026c4:	8979      	ldrh	r1, [r7, #10]
 80026c6:	2300      	movs	r3, #0
 80026c8:	9300      	str	r3, [sp, #0]
 80026ca:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80026ce:	68f8      	ldr	r0, [r7, #12]
 80026d0:	f000 fbda 	bl	8002e88 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80026d8:	b29b      	uxth	r3, r3
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d19e      	bne.n	800261c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80026de:	697a      	ldr	r2, [r7, #20]
 80026e0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80026e2:	68f8      	ldr	r0, [r7, #12]
 80026e4:	f000 faac 	bl	8002c40 <I2C_WaitOnSTOPFlagUntilTimeout>
 80026e8:	4603      	mov	r3, r0
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d001      	beq.n	80026f2 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80026ee:	2301      	movs	r3, #1
 80026f0:	e01a      	b.n	8002728 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	2220      	movs	r2, #32
 80026f8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	6859      	ldr	r1, [r3, #4]
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	681a      	ldr	r2, [r3, #0]
 8002704:	4b0a      	ldr	r3, [pc, #40]	@ (8002730 <HAL_I2C_Mem_Write+0x224>)
 8002706:	400b      	ands	r3, r1
 8002708:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	2220      	movs	r2, #32
 800270e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	2200      	movs	r2, #0
 8002716:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	2200      	movs	r2, #0
 800271e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002722:	2300      	movs	r3, #0
 8002724:	e000      	b.n	8002728 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8002726:	2302      	movs	r3, #2
  }
}
 8002728:	4618      	mov	r0, r3
 800272a:	3718      	adds	r7, #24
 800272c:	46bd      	mov	sp, r7
 800272e:	bd80      	pop	{r7, pc}
 8002730:	fe00e800 	.word	0xfe00e800

08002734 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	b088      	sub	sp, #32
 8002738:	af02      	add	r7, sp, #8
 800273a:	60f8      	str	r0, [r7, #12]
 800273c:	4608      	mov	r0, r1
 800273e:	4611      	mov	r1, r2
 8002740:	461a      	mov	r2, r3
 8002742:	4603      	mov	r3, r0
 8002744:	817b      	strh	r3, [r7, #10]
 8002746:	460b      	mov	r3, r1
 8002748:	813b      	strh	r3, [r7, #8]
 800274a:	4613      	mov	r3, r2
 800274c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002754:	b2db      	uxtb	r3, r3
 8002756:	2b20      	cmp	r3, #32
 8002758:	f040 80fd 	bne.w	8002956 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800275c:	6a3b      	ldr	r3, [r7, #32]
 800275e:	2b00      	cmp	r3, #0
 8002760:	d002      	beq.n	8002768 <HAL_I2C_Mem_Read+0x34>
 8002762:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002764:	2b00      	cmp	r3, #0
 8002766:	d105      	bne.n	8002774 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800276e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002770:	2301      	movs	r3, #1
 8002772:	e0f1      	b.n	8002958 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800277a:	2b01      	cmp	r3, #1
 800277c:	d101      	bne.n	8002782 <HAL_I2C_Mem_Read+0x4e>
 800277e:	2302      	movs	r3, #2
 8002780:	e0ea      	b.n	8002958 <HAL_I2C_Mem_Read+0x224>
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	2201      	movs	r2, #1
 8002786:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800278a:	f7ff fb05 	bl	8001d98 <HAL_GetTick>
 800278e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002790:	697b      	ldr	r3, [r7, #20]
 8002792:	9300      	str	r3, [sp, #0]
 8002794:	2319      	movs	r3, #25
 8002796:	2201      	movs	r2, #1
 8002798:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800279c:	68f8      	ldr	r0, [r7, #12]
 800279e:	f000 f9af 	bl	8002b00 <I2C_WaitOnFlagUntilTimeout>
 80027a2:	4603      	mov	r3, r0
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d001      	beq.n	80027ac <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80027a8:	2301      	movs	r3, #1
 80027aa:	e0d5      	b.n	8002958 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	2222      	movs	r2, #34	@ 0x22
 80027b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	2240      	movs	r2, #64	@ 0x40
 80027b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	2200      	movs	r2, #0
 80027c0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	6a3a      	ldr	r2, [r7, #32]
 80027c6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80027cc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	2200      	movs	r2, #0
 80027d2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80027d4:	88f8      	ldrh	r0, [r7, #6]
 80027d6:	893a      	ldrh	r2, [r7, #8]
 80027d8:	8979      	ldrh	r1, [r7, #10]
 80027da:	697b      	ldr	r3, [r7, #20]
 80027dc:	9301      	str	r3, [sp, #4]
 80027de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027e0:	9300      	str	r3, [sp, #0]
 80027e2:	4603      	mov	r3, r0
 80027e4:	68f8      	ldr	r0, [r7, #12]
 80027e6:	f000 f913 	bl	8002a10 <I2C_RequestMemoryRead>
 80027ea:	4603      	mov	r3, r0
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d005      	beq.n	80027fc <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	2200      	movs	r2, #0
 80027f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80027f8:	2301      	movs	r3, #1
 80027fa:	e0ad      	b.n	8002958 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002800:	b29b      	uxth	r3, r3
 8002802:	2bff      	cmp	r3, #255	@ 0xff
 8002804:	d90e      	bls.n	8002824 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	2201      	movs	r2, #1
 800280a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002810:	b2da      	uxtb	r2, r3
 8002812:	8979      	ldrh	r1, [r7, #10]
 8002814:	4b52      	ldr	r3, [pc, #328]	@ (8002960 <HAL_I2C_Mem_Read+0x22c>)
 8002816:	9300      	str	r3, [sp, #0]
 8002818:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800281c:	68f8      	ldr	r0, [r7, #12]
 800281e:	f000 fb33 	bl	8002e88 <I2C_TransferConfig>
 8002822:	e00f      	b.n	8002844 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002828:	b29a      	uxth	r2, r3
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002832:	b2da      	uxtb	r2, r3
 8002834:	8979      	ldrh	r1, [r7, #10]
 8002836:	4b4a      	ldr	r3, [pc, #296]	@ (8002960 <HAL_I2C_Mem_Read+0x22c>)
 8002838:	9300      	str	r3, [sp, #0]
 800283a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800283e:	68f8      	ldr	r0, [r7, #12]
 8002840:	f000 fb22 	bl	8002e88 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002844:	697b      	ldr	r3, [r7, #20]
 8002846:	9300      	str	r3, [sp, #0]
 8002848:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800284a:	2200      	movs	r2, #0
 800284c:	2104      	movs	r1, #4
 800284e:	68f8      	ldr	r0, [r7, #12]
 8002850:	f000 f956 	bl	8002b00 <I2C_WaitOnFlagUntilTimeout>
 8002854:	4603      	mov	r3, r0
 8002856:	2b00      	cmp	r3, #0
 8002858:	d001      	beq.n	800285e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800285a:	2301      	movs	r3, #1
 800285c:	e07c      	b.n	8002958 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002868:	b2d2      	uxtb	r2, r2
 800286a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002870:	1c5a      	adds	r2, r3, #1
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800287a:	3b01      	subs	r3, #1
 800287c:	b29a      	uxth	r2, r3
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002886:	b29b      	uxth	r3, r3
 8002888:	3b01      	subs	r3, #1
 800288a:	b29a      	uxth	r2, r3
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002894:	b29b      	uxth	r3, r3
 8002896:	2b00      	cmp	r3, #0
 8002898:	d034      	beq.n	8002904 <HAL_I2C_Mem_Read+0x1d0>
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d130      	bne.n	8002904 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80028a2:	697b      	ldr	r3, [r7, #20]
 80028a4:	9300      	str	r3, [sp, #0]
 80028a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028a8:	2200      	movs	r2, #0
 80028aa:	2180      	movs	r1, #128	@ 0x80
 80028ac:	68f8      	ldr	r0, [r7, #12]
 80028ae:	f000 f927 	bl	8002b00 <I2C_WaitOnFlagUntilTimeout>
 80028b2:	4603      	mov	r3, r0
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d001      	beq.n	80028bc <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80028b8:	2301      	movs	r3, #1
 80028ba:	e04d      	b.n	8002958 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028c0:	b29b      	uxth	r3, r3
 80028c2:	2bff      	cmp	r3, #255	@ 0xff
 80028c4:	d90e      	bls.n	80028e4 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	2201      	movs	r2, #1
 80028ca:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028d0:	b2da      	uxtb	r2, r3
 80028d2:	8979      	ldrh	r1, [r7, #10]
 80028d4:	2300      	movs	r3, #0
 80028d6:	9300      	str	r3, [sp, #0]
 80028d8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80028dc:	68f8      	ldr	r0, [r7, #12]
 80028de:	f000 fad3 	bl	8002e88 <I2C_TransferConfig>
 80028e2:	e00f      	b.n	8002904 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028e8:	b29a      	uxth	r2, r3
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028f2:	b2da      	uxtb	r2, r3
 80028f4:	8979      	ldrh	r1, [r7, #10]
 80028f6:	2300      	movs	r3, #0
 80028f8:	9300      	str	r3, [sp, #0]
 80028fa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80028fe:	68f8      	ldr	r0, [r7, #12]
 8002900:	f000 fac2 	bl	8002e88 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002908:	b29b      	uxth	r3, r3
 800290a:	2b00      	cmp	r3, #0
 800290c:	d19a      	bne.n	8002844 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800290e:	697a      	ldr	r2, [r7, #20]
 8002910:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002912:	68f8      	ldr	r0, [r7, #12]
 8002914:	f000 f994 	bl	8002c40 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002918:	4603      	mov	r3, r0
 800291a:	2b00      	cmp	r3, #0
 800291c:	d001      	beq.n	8002922 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800291e:	2301      	movs	r3, #1
 8002920:	e01a      	b.n	8002958 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	2220      	movs	r2, #32
 8002928:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	6859      	ldr	r1, [r3, #4]
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	681a      	ldr	r2, [r3, #0]
 8002934:	4b0b      	ldr	r3, [pc, #44]	@ (8002964 <HAL_I2C_Mem_Read+0x230>)
 8002936:	400b      	ands	r3, r1
 8002938:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	2220      	movs	r2, #32
 800293e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	2200      	movs	r2, #0
 8002946:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	2200      	movs	r2, #0
 800294e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002952:	2300      	movs	r3, #0
 8002954:	e000      	b.n	8002958 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8002956:	2302      	movs	r3, #2
  }
}
 8002958:	4618      	mov	r0, r3
 800295a:	3718      	adds	r7, #24
 800295c:	46bd      	mov	sp, r7
 800295e:	bd80      	pop	{r7, pc}
 8002960:	80002400 	.word	0x80002400
 8002964:	fe00e800 	.word	0xfe00e800

08002968 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	b086      	sub	sp, #24
 800296c:	af02      	add	r7, sp, #8
 800296e:	60f8      	str	r0, [r7, #12]
 8002970:	4608      	mov	r0, r1
 8002972:	4611      	mov	r1, r2
 8002974:	461a      	mov	r2, r3
 8002976:	4603      	mov	r3, r0
 8002978:	817b      	strh	r3, [r7, #10]
 800297a:	460b      	mov	r3, r1
 800297c:	813b      	strh	r3, [r7, #8]
 800297e:	4613      	mov	r3, r2
 8002980:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002982:	88fb      	ldrh	r3, [r7, #6]
 8002984:	b2da      	uxtb	r2, r3
 8002986:	8979      	ldrh	r1, [r7, #10]
 8002988:	4b20      	ldr	r3, [pc, #128]	@ (8002a0c <I2C_RequestMemoryWrite+0xa4>)
 800298a:	9300      	str	r3, [sp, #0]
 800298c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002990:	68f8      	ldr	r0, [r7, #12]
 8002992:	f000 fa79 	bl	8002e88 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002996:	69fa      	ldr	r2, [r7, #28]
 8002998:	69b9      	ldr	r1, [r7, #24]
 800299a:	68f8      	ldr	r0, [r7, #12]
 800299c:	f000 f909 	bl	8002bb2 <I2C_WaitOnTXISFlagUntilTimeout>
 80029a0:	4603      	mov	r3, r0
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d001      	beq.n	80029aa <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80029a6:	2301      	movs	r3, #1
 80029a8:	e02c      	b.n	8002a04 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80029aa:	88fb      	ldrh	r3, [r7, #6]
 80029ac:	2b01      	cmp	r3, #1
 80029ae:	d105      	bne.n	80029bc <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80029b0:	893b      	ldrh	r3, [r7, #8]
 80029b2:	b2da      	uxtb	r2, r3
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	629a      	str	r2, [r3, #40]	@ 0x28
 80029ba:	e015      	b.n	80029e8 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80029bc:	893b      	ldrh	r3, [r7, #8]
 80029be:	0a1b      	lsrs	r3, r3, #8
 80029c0:	b29b      	uxth	r3, r3
 80029c2:	b2da      	uxtb	r2, r3
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80029ca:	69fa      	ldr	r2, [r7, #28]
 80029cc:	69b9      	ldr	r1, [r7, #24]
 80029ce:	68f8      	ldr	r0, [r7, #12]
 80029d0:	f000 f8ef 	bl	8002bb2 <I2C_WaitOnTXISFlagUntilTimeout>
 80029d4:	4603      	mov	r3, r0
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d001      	beq.n	80029de <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80029da:	2301      	movs	r3, #1
 80029dc:	e012      	b.n	8002a04 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80029de:	893b      	ldrh	r3, [r7, #8]
 80029e0:	b2da      	uxtb	r2, r3
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80029e8:	69fb      	ldr	r3, [r7, #28]
 80029ea:	9300      	str	r3, [sp, #0]
 80029ec:	69bb      	ldr	r3, [r7, #24]
 80029ee:	2200      	movs	r2, #0
 80029f0:	2180      	movs	r1, #128	@ 0x80
 80029f2:	68f8      	ldr	r0, [r7, #12]
 80029f4:	f000 f884 	bl	8002b00 <I2C_WaitOnFlagUntilTimeout>
 80029f8:	4603      	mov	r3, r0
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d001      	beq.n	8002a02 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80029fe:	2301      	movs	r3, #1
 8002a00:	e000      	b.n	8002a04 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8002a02:	2300      	movs	r3, #0
}
 8002a04:	4618      	mov	r0, r3
 8002a06:	3710      	adds	r7, #16
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	bd80      	pop	{r7, pc}
 8002a0c:	80002000 	.word	0x80002000

08002a10 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b086      	sub	sp, #24
 8002a14:	af02      	add	r7, sp, #8
 8002a16:	60f8      	str	r0, [r7, #12]
 8002a18:	4608      	mov	r0, r1
 8002a1a:	4611      	mov	r1, r2
 8002a1c:	461a      	mov	r2, r3
 8002a1e:	4603      	mov	r3, r0
 8002a20:	817b      	strh	r3, [r7, #10]
 8002a22:	460b      	mov	r3, r1
 8002a24:	813b      	strh	r3, [r7, #8]
 8002a26:	4613      	mov	r3, r2
 8002a28:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002a2a:	88fb      	ldrh	r3, [r7, #6]
 8002a2c:	b2da      	uxtb	r2, r3
 8002a2e:	8979      	ldrh	r1, [r7, #10]
 8002a30:	4b20      	ldr	r3, [pc, #128]	@ (8002ab4 <I2C_RequestMemoryRead+0xa4>)
 8002a32:	9300      	str	r3, [sp, #0]
 8002a34:	2300      	movs	r3, #0
 8002a36:	68f8      	ldr	r0, [r7, #12]
 8002a38:	f000 fa26 	bl	8002e88 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a3c:	69fa      	ldr	r2, [r7, #28]
 8002a3e:	69b9      	ldr	r1, [r7, #24]
 8002a40:	68f8      	ldr	r0, [r7, #12]
 8002a42:	f000 f8b6 	bl	8002bb2 <I2C_WaitOnTXISFlagUntilTimeout>
 8002a46:	4603      	mov	r3, r0
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d001      	beq.n	8002a50 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8002a4c:	2301      	movs	r3, #1
 8002a4e:	e02c      	b.n	8002aaa <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002a50:	88fb      	ldrh	r3, [r7, #6]
 8002a52:	2b01      	cmp	r3, #1
 8002a54:	d105      	bne.n	8002a62 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002a56:	893b      	ldrh	r3, [r7, #8]
 8002a58:	b2da      	uxtb	r2, r3
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	629a      	str	r2, [r3, #40]	@ 0x28
 8002a60:	e015      	b.n	8002a8e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002a62:	893b      	ldrh	r3, [r7, #8]
 8002a64:	0a1b      	lsrs	r3, r3, #8
 8002a66:	b29b      	uxth	r3, r3
 8002a68:	b2da      	uxtb	r2, r3
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a70:	69fa      	ldr	r2, [r7, #28]
 8002a72:	69b9      	ldr	r1, [r7, #24]
 8002a74:	68f8      	ldr	r0, [r7, #12]
 8002a76:	f000 f89c 	bl	8002bb2 <I2C_WaitOnTXISFlagUntilTimeout>
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d001      	beq.n	8002a84 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8002a80:	2301      	movs	r3, #1
 8002a82:	e012      	b.n	8002aaa <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002a84:	893b      	ldrh	r3, [r7, #8]
 8002a86:	b2da      	uxtb	r2, r3
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8002a8e:	69fb      	ldr	r3, [r7, #28]
 8002a90:	9300      	str	r3, [sp, #0]
 8002a92:	69bb      	ldr	r3, [r7, #24]
 8002a94:	2200      	movs	r2, #0
 8002a96:	2140      	movs	r1, #64	@ 0x40
 8002a98:	68f8      	ldr	r0, [r7, #12]
 8002a9a:	f000 f831 	bl	8002b00 <I2C_WaitOnFlagUntilTimeout>
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d001      	beq.n	8002aa8 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8002aa4:	2301      	movs	r3, #1
 8002aa6:	e000      	b.n	8002aaa <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8002aa8:	2300      	movs	r3, #0
}
 8002aaa:	4618      	mov	r0, r3
 8002aac:	3710      	adds	r7, #16
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	bd80      	pop	{r7, pc}
 8002ab2:	bf00      	nop
 8002ab4:	80002000 	.word	0x80002000

08002ab8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002ab8:	b480      	push	{r7}
 8002aba:	b083      	sub	sp, #12
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	699b      	ldr	r3, [r3, #24]
 8002ac6:	f003 0302 	and.w	r3, r3, #2
 8002aca:	2b02      	cmp	r3, #2
 8002acc:	d103      	bne.n	8002ad6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	699b      	ldr	r3, [r3, #24]
 8002adc:	f003 0301 	and.w	r3, r3, #1
 8002ae0:	2b01      	cmp	r3, #1
 8002ae2:	d007      	beq.n	8002af4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	699a      	ldr	r2, [r3, #24]
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f042 0201 	orr.w	r2, r2, #1
 8002af2:	619a      	str	r2, [r3, #24]
  }
}
 8002af4:	bf00      	nop
 8002af6:	370c      	adds	r7, #12
 8002af8:	46bd      	mov	sp, r7
 8002afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afe:	4770      	bx	lr

08002b00 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b084      	sub	sp, #16
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	60f8      	str	r0, [r7, #12]
 8002b08:	60b9      	str	r1, [r7, #8]
 8002b0a:	603b      	str	r3, [r7, #0]
 8002b0c:	4613      	mov	r3, r2
 8002b0e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002b10:	e03b      	b.n	8002b8a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002b12:	69ba      	ldr	r2, [r7, #24]
 8002b14:	6839      	ldr	r1, [r7, #0]
 8002b16:	68f8      	ldr	r0, [r7, #12]
 8002b18:	f000 f8d6 	bl	8002cc8 <I2C_IsErrorOccurred>
 8002b1c:	4603      	mov	r3, r0
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d001      	beq.n	8002b26 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8002b22:	2301      	movs	r3, #1
 8002b24:	e041      	b.n	8002baa <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b26:	683b      	ldr	r3, [r7, #0]
 8002b28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b2c:	d02d      	beq.n	8002b8a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b2e:	f7ff f933 	bl	8001d98 <HAL_GetTick>
 8002b32:	4602      	mov	r2, r0
 8002b34:	69bb      	ldr	r3, [r7, #24]
 8002b36:	1ad3      	subs	r3, r2, r3
 8002b38:	683a      	ldr	r2, [r7, #0]
 8002b3a:	429a      	cmp	r2, r3
 8002b3c:	d302      	bcc.n	8002b44 <I2C_WaitOnFlagUntilTimeout+0x44>
 8002b3e:	683b      	ldr	r3, [r7, #0]
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d122      	bne.n	8002b8a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	699a      	ldr	r2, [r3, #24]
 8002b4a:	68bb      	ldr	r3, [r7, #8]
 8002b4c:	4013      	ands	r3, r2
 8002b4e:	68ba      	ldr	r2, [r7, #8]
 8002b50:	429a      	cmp	r2, r3
 8002b52:	bf0c      	ite	eq
 8002b54:	2301      	moveq	r3, #1
 8002b56:	2300      	movne	r3, #0
 8002b58:	b2db      	uxtb	r3, r3
 8002b5a:	461a      	mov	r2, r3
 8002b5c:	79fb      	ldrb	r3, [r7, #7]
 8002b5e:	429a      	cmp	r2, r3
 8002b60:	d113      	bne.n	8002b8a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b66:	f043 0220 	orr.w	r2, r3, #32
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	2220      	movs	r2, #32
 8002b72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	2200      	movs	r2, #0
 8002b7a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	2200      	movs	r2, #0
 8002b82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8002b86:	2301      	movs	r3, #1
 8002b88:	e00f      	b.n	8002baa <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	699a      	ldr	r2, [r3, #24]
 8002b90:	68bb      	ldr	r3, [r7, #8]
 8002b92:	4013      	ands	r3, r2
 8002b94:	68ba      	ldr	r2, [r7, #8]
 8002b96:	429a      	cmp	r2, r3
 8002b98:	bf0c      	ite	eq
 8002b9a:	2301      	moveq	r3, #1
 8002b9c:	2300      	movne	r3, #0
 8002b9e:	b2db      	uxtb	r3, r3
 8002ba0:	461a      	mov	r2, r3
 8002ba2:	79fb      	ldrb	r3, [r7, #7]
 8002ba4:	429a      	cmp	r2, r3
 8002ba6:	d0b4      	beq.n	8002b12 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002ba8:	2300      	movs	r3, #0
}
 8002baa:	4618      	mov	r0, r3
 8002bac:	3710      	adds	r7, #16
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	bd80      	pop	{r7, pc}

08002bb2 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002bb2:	b580      	push	{r7, lr}
 8002bb4:	b084      	sub	sp, #16
 8002bb6:	af00      	add	r7, sp, #0
 8002bb8:	60f8      	str	r0, [r7, #12]
 8002bba:	60b9      	str	r1, [r7, #8]
 8002bbc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002bbe:	e033      	b.n	8002c28 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002bc0:	687a      	ldr	r2, [r7, #4]
 8002bc2:	68b9      	ldr	r1, [r7, #8]
 8002bc4:	68f8      	ldr	r0, [r7, #12]
 8002bc6:	f000 f87f 	bl	8002cc8 <I2C_IsErrorOccurred>
 8002bca:	4603      	mov	r3, r0
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d001      	beq.n	8002bd4 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002bd0:	2301      	movs	r3, #1
 8002bd2:	e031      	b.n	8002c38 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002bd4:	68bb      	ldr	r3, [r7, #8]
 8002bd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bda:	d025      	beq.n	8002c28 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002bdc:	f7ff f8dc 	bl	8001d98 <HAL_GetTick>
 8002be0:	4602      	mov	r2, r0
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	1ad3      	subs	r3, r2, r3
 8002be6:	68ba      	ldr	r2, [r7, #8]
 8002be8:	429a      	cmp	r2, r3
 8002bea:	d302      	bcc.n	8002bf2 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002bec:	68bb      	ldr	r3, [r7, #8]
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d11a      	bne.n	8002c28 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	699b      	ldr	r3, [r3, #24]
 8002bf8:	f003 0302 	and.w	r3, r3, #2
 8002bfc:	2b02      	cmp	r3, #2
 8002bfe:	d013      	beq.n	8002c28 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c04:	f043 0220 	orr.w	r2, r3, #32
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	2220      	movs	r2, #32
 8002c10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	2200      	movs	r2, #0
 8002c18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	2200      	movs	r2, #0
 8002c20:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002c24:	2301      	movs	r3, #1
 8002c26:	e007      	b.n	8002c38 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	699b      	ldr	r3, [r3, #24]
 8002c2e:	f003 0302 	and.w	r3, r3, #2
 8002c32:	2b02      	cmp	r3, #2
 8002c34:	d1c4      	bne.n	8002bc0 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002c36:	2300      	movs	r3, #0
}
 8002c38:	4618      	mov	r0, r3
 8002c3a:	3710      	adds	r7, #16
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	bd80      	pop	{r7, pc}

08002c40 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b084      	sub	sp, #16
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	60f8      	str	r0, [r7, #12]
 8002c48:	60b9      	str	r1, [r7, #8]
 8002c4a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002c4c:	e02f      	b.n	8002cae <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002c4e:	687a      	ldr	r2, [r7, #4]
 8002c50:	68b9      	ldr	r1, [r7, #8]
 8002c52:	68f8      	ldr	r0, [r7, #12]
 8002c54:	f000 f838 	bl	8002cc8 <I2C_IsErrorOccurred>
 8002c58:	4603      	mov	r3, r0
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d001      	beq.n	8002c62 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002c5e:	2301      	movs	r3, #1
 8002c60:	e02d      	b.n	8002cbe <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c62:	f7ff f899 	bl	8001d98 <HAL_GetTick>
 8002c66:	4602      	mov	r2, r0
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	1ad3      	subs	r3, r2, r3
 8002c6c:	68ba      	ldr	r2, [r7, #8]
 8002c6e:	429a      	cmp	r2, r3
 8002c70:	d302      	bcc.n	8002c78 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002c72:	68bb      	ldr	r3, [r7, #8]
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d11a      	bne.n	8002cae <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	699b      	ldr	r3, [r3, #24]
 8002c7e:	f003 0320 	and.w	r3, r3, #32
 8002c82:	2b20      	cmp	r3, #32
 8002c84:	d013      	beq.n	8002cae <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c8a:	f043 0220 	orr.w	r2, r3, #32
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	2220      	movs	r2, #32
 8002c96:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8002caa:	2301      	movs	r3, #1
 8002cac:	e007      	b.n	8002cbe <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	699b      	ldr	r3, [r3, #24]
 8002cb4:	f003 0320 	and.w	r3, r3, #32
 8002cb8:	2b20      	cmp	r3, #32
 8002cba:	d1c8      	bne.n	8002c4e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002cbc:	2300      	movs	r3, #0
}
 8002cbe:	4618      	mov	r0, r3
 8002cc0:	3710      	adds	r7, #16
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	bd80      	pop	{r7, pc}
	...

08002cc8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b08a      	sub	sp, #40	@ 0x28
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	60f8      	str	r0, [r7, #12]
 8002cd0:	60b9      	str	r1, [r7, #8]
 8002cd2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	699b      	ldr	r3, [r3, #24]
 8002ce0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002ce2:	2300      	movs	r3, #0
 8002ce4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002cea:	69bb      	ldr	r3, [r7, #24]
 8002cec:	f003 0310 	and.w	r3, r3, #16
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d068      	beq.n	8002dc6 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	2210      	movs	r2, #16
 8002cfa:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002cfc:	e049      	b.n	8002d92 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002cfe:	68bb      	ldr	r3, [r7, #8]
 8002d00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d04:	d045      	beq.n	8002d92 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002d06:	f7ff f847 	bl	8001d98 <HAL_GetTick>
 8002d0a:	4602      	mov	r2, r0
 8002d0c:	69fb      	ldr	r3, [r7, #28]
 8002d0e:	1ad3      	subs	r3, r2, r3
 8002d10:	68ba      	ldr	r2, [r7, #8]
 8002d12:	429a      	cmp	r2, r3
 8002d14:	d302      	bcc.n	8002d1c <I2C_IsErrorOccurred+0x54>
 8002d16:	68bb      	ldr	r3, [r7, #8]
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d13a      	bne.n	8002d92 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	685b      	ldr	r3, [r3, #4]
 8002d22:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002d26:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002d2e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	699b      	ldr	r3, [r3, #24]
 8002d36:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002d3a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002d3e:	d121      	bne.n	8002d84 <I2C_IsErrorOccurred+0xbc>
 8002d40:	697b      	ldr	r3, [r7, #20]
 8002d42:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002d46:	d01d      	beq.n	8002d84 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002d48:	7cfb      	ldrb	r3, [r7, #19]
 8002d4a:	2b20      	cmp	r3, #32
 8002d4c:	d01a      	beq.n	8002d84 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	685a      	ldr	r2, [r3, #4]
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002d5c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002d5e:	f7ff f81b 	bl	8001d98 <HAL_GetTick>
 8002d62:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002d64:	e00e      	b.n	8002d84 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002d66:	f7ff f817 	bl	8001d98 <HAL_GetTick>
 8002d6a:	4602      	mov	r2, r0
 8002d6c:	69fb      	ldr	r3, [r7, #28]
 8002d6e:	1ad3      	subs	r3, r2, r3
 8002d70:	2b19      	cmp	r3, #25
 8002d72:	d907      	bls.n	8002d84 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002d74:	6a3b      	ldr	r3, [r7, #32]
 8002d76:	f043 0320 	orr.w	r3, r3, #32
 8002d7a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002d7c:	2301      	movs	r3, #1
 8002d7e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8002d82:	e006      	b.n	8002d92 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	699b      	ldr	r3, [r3, #24]
 8002d8a:	f003 0320 	and.w	r3, r3, #32
 8002d8e:	2b20      	cmp	r3, #32
 8002d90:	d1e9      	bne.n	8002d66 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	699b      	ldr	r3, [r3, #24]
 8002d98:	f003 0320 	and.w	r3, r3, #32
 8002d9c:	2b20      	cmp	r3, #32
 8002d9e:	d003      	beq.n	8002da8 <I2C_IsErrorOccurred+0xe0>
 8002da0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d0aa      	beq.n	8002cfe <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002da8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d103      	bne.n	8002db8 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	2220      	movs	r2, #32
 8002db6:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002db8:	6a3b      	ldr	r3, [r7, #32]
 8002dba:	f043 0304 	orr.w	r3, r3, #4
 8002dbe:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002dc0:	2301      	movs	r3, #1
 8002dc2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	699b      	ldr	r3, [r3, #24]
 8002dcc:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002dce:	69bb      	ldr	r3, [r7, #24]
 8002dd0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d00b      	beq.n	8002df0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002dd8:	6a3b      	ldr	r3, [r7, #32]
 8002dda:	f043 0301 	orr.w	r3, r3, #1
 8002dde:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002de8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002dea:	2301      	movs	r3, #1
 8002dec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002df0:	69bb      	ldr	r3, [r7, #24]
 8002df2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d00b      	beq.n	8002e12 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002dfa:	6a3b      	ldr	r3, [r7, #32]
 8002dfc:	f043 0308 	orr.w	r3, r3, #8
 8002e00:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002e0a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002e0c:	2301      	movs	r3, #1
 8002e0e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002e12:	69bb      	ldr	r3, [r7, #24]
 8002e14:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d00b      	beq.n	8002e34 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002e1c:	6a3b      	ldr	r3, [r7, #32]
 8002e1e:	f043 0302 	orr.w	r3, r3, #2
 8002e22:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002e2c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002e2e:	2301      	movs	r3, #1
 8002e30:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8002e34:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d01c      	beq.n	8002e76 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002e3c:	68f8      	ldr	r0, [r7, #12]
 8002e3e:	f7ff fe3b 	bl	8002ab8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	6859      	ldr	r1, [r3, #4]
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	681a      	ldr	r2, [r3, #0]
 8002e4c:	4b0d      	ldr	r3, [pc, #52]	@ (8002e84 <I2C_IsErrorOccurred+0x1bc>)
 8002e4e:	400b      	ands	r3, r1
 8002e50:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002e56:	6a3b      	ldr	r3, [r7, #32]
 8002e58:	431a      	orrs	r2, r3
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	2220      	movs	r2, #32
 8002e62:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	2200      	movs	r2, #0
 8002e6a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	2200      	movs	r2, #0
 8002e72:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8002e76:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	3728      	adds	r7, #40	@ 0x28
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	bd80      	pop	{r7, pc}
 8002e82:	bf00      	nop
 8002e84:	fe00e800 	.word	0xfe00e800

08002e88 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002e88:	b480      	push	{r7}
 8002e8a:	b087      	sub	sp, #28
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	60f8      	str	r0, [r7, #12]
 8002e90:	607b      	str	r3, [r7, #4]
 8002e92:	460b      	mov	r3, r1
 8002e94:	817b      	strh	r3, [r7, #10]
 8002e96:	4613      	mov	r3, r2
 8002e98:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002e9a:	897b      	ldrh	r3, [r7, #10]
 8002e9c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002ea0:	7a7b      	ldrb	r3, [r7, #9]
 8002ea2:	041b      	lsls	r3, r3, #16
 8002ea4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002ea8:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002eae:	6a3b      	ldr	r3, [r7, #32]
 8002eb0:	4313      	orrs	r3, r2
 8002eb2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002eb6:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	685a      	ldr	r2, [r3, #4]
 8002ebe:	6a3b      	ldr	r3, [r7, #32]
 8002ec0:	0d5b      	lsrs	r3, r3, #21
 8002ec2:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8002ec6:	4b08      	ldr	r3, [pc, #32]	@ (8002ee8 <I2C_TransferConfig+0x60>)
 8002ec8:	430b      	orrs	r3, r1
 8002eca:	43db      	mvns	r3, r3
 8002ecc:	ea02 0103 	and.w	r1, r2, r3
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	697a      	ldr	r2, [r7, #20]
 8002ed6:	430a      	orrs	r2, r1
 8002ed8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002eda:	bf00      	nop
 8002edc:	371c      	adds	r7, #28
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee4:	4770      	bx	lr
 8002ee6:	bf00      	nop
 8002ee8:	03ff63ff 	.word	0x03ff63ff

08002eec <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002eec:	b480      	push	{r7}
 8002eee:	b083      	sub	sp, #12
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
 8002ef4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002efc:	b2db      	uxtb	r3, r3
 8002efe:	2b20      	cmp	r3, #32
 8002f00:	d138      	bne.n	8002f74 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002f08:	2b01      	cmp	r3, #1
 8002f0a:	d101      	bne.n	8002f10 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002f0c:	2302      	movs	r3, #2
 8002f0e:	e032      	b.n	8002f76 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	2201      	movs	r2, #1
 8002f14:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	2224      	movs	r2, #36	@ 0x24
 8002f1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	681a      	ldr	r2, [r3, #0]
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f022 0201 	bic.w	r2, r2, #1
 8002f2e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	681a      	ldr	r2, [r3, #0]
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002f3e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	6819      	ldr	r1, [r3, #0]
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	683a      	ldr	r2, [r7, #0]
 8002f4c:	430a      	orrs	r2, r1
 8002f4e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	681a      	ldr	r2, [r3, #0]
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f042 0201 	orr.w	r2, r2, #1
 8002f5e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	2220      	movs	r2, #32
 8002f64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002f70:	2300      	movs	r3, #0
 8002f72:	e000      	b.n	8002f76 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002f74:	2302      	movs	r3, #2
  }
}
 8002f76:	4618      	mov	r0, r3
 8002f78:	370c      	adds	r7, #12
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f80:	4770      	bx	lr

08002f82 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002f82:	b480      	push	{r7}
 8002f84:	b085      	sub	sp, #20
 8002f86:	af00      	add	r7, sp, #0
 8002f88:	6078      	str	r0, [r7, #4]
 8002f8a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f92:	b2db      	uxtb	r3, r3
 8002f94:	2b20      	cmp	r3, #32
 8002f96:	d139      	bne.n	800300c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002f9e:	2b01      	cmp	r3, #1
 8002fa0:	d101      	bne.n	8002fa6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002fa2:	2302      	movs	r3, #2
 8002fa4:	e033      	b.n	800300e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	2201      	movs	r2, #1
 8002faa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	2224      	movs	r2, #36	@ 0x24
 8002fb2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	681a      	ldr	r2, [r3, #0]
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f022 0201 	bic.w	r2, r2, #1
 8002fc4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002fd4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	021b      	lsls	r3, r3, #8
 8002fda:	68fa      	ldr	r2, [r7, #12]
 8002fdc:	4313      	orrs	r3, r2
 8002fde:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	68fa      	ldr	r2, [r7, #12]
 8002fe6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	681a      	ldr	r2, [r3, #0]
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f042 0201 	orr.w	r2, r2, #1
 8002ff6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2220      	movs	r2, #32
 8002ffc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	2200      	movs	r2, #0
 8003004:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003008:	2300      	movs	r3, #0
 800300a:	e000      	b.n	800300e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800300c:	2302      	movs	r3, #2
  }
}
 800300e:	4618      	mov	r0, r3
 8003010:	3714      	adds	r7, #20
 8003012:	46bd      	mov	sp, r7
 8003014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003018:	4770      	bx	lr
	...

0800301c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800301c:	b480      	push	{r7}
 800301e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003020:	4b04      	ldr	r3, [pc, #16]	@ (8003034 <HAL_PWREx_GetVoltageRange+0x18>)
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8003028:	4618      	mov	r0, r3
 800302a:	46bd      	mov	sp, r7
 800302c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003030:	4770      	bx	lr
 8003032:	bf00      	nop
 8003034:	40007000 	.word	0x40007000

08003038 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003038:	b480      	push	{r7}
 800303a:	b085      	sub	sp, #20
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003046:	d130      	bne.n	80030aa <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003048:	4b23      	ldr	r3, [pc, #140]	@ (80030d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003050:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003054:	d038      	beq.n	80030c8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003056:	4b20      	ldr	r3, [pc, #128]	@ (80030d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800305e:	4a1e      	ldr	r2, [pc, #120]	@ (80030d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003060:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003064:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003066:	4b1d      	ldr	r3, [pc, #116]	@ (80030dc <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	2232      	movs	r2, #50	@ 0x32
 800306c:	fb02 f303 	mul.w	r3, r2, r3
 8003070:	4a1b      	ldr	r2, [pc, #108]	@ (80030e0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003072:	fba2 2303 	umull	r2, r3, r2, r3
 8003076:	0c9b      	lsrs	r3, r3, #18
 8003078:	3301      	adds	r3, #1
 800307a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800307c:	e002      	b.n	8003084 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	3b01      	subs	r3, #1
 8003082:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003084:	4b14      	ldr	r3, [pc, #80]	@ (80030d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003086:	695b      	ldr	r3, [r3, #20]
 8003088:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800308c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003090:	d102      	bne.n	8003098 <HAL_PWREx_ControlVoltageScaling+0x60>
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	2b00      	cmp	r3, #0
 8003096:	d1f2      	bne.n	800307e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003098:	4b0f      	ldr	r3, [pc, #60]	@ (80030d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800309a:	695b      	ldr	r3, [r3, #20]
 800309c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030a0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80030a4:	d110      	bne.n	80030c8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80030a6:	2303      	movs	r3, #3
 80030a8:	e00f      	b.n	80030ca <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80030aa:	4b0b      	ldr	r3, [pc, #44]	@ (80030d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80030b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80030b6:	d007      	beq.n	80030c8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80030b8:	4b07      	ldr	r3, [pc, #28]	@ (80030d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80030c0:	4a05      	ldr	r2, [pc, #20]	@ (80030d8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80030c2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80030c6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80030c8:	2300      	movs	r3, #0
}
 80030ca:	4618      	mov	r0, r3
 80030cc:	3714      	adds	r7, #20
 80030ce:	46bd      	mov	sp, r7
 80030d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d4:	4770      	bx	lr
 80030d6:	bf00      	nop
 80030d8:	40007000 	.word	0x40007000
 80030dc:	20000000 	.word	0x20000000
 80030e0:	431bde83 	.word	0x431bde83

080030e4 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b088      	sub	sp, #32
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d101      	bne.n	80030f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80030f2:	2301      	movs	r3, #1
 80030f4:	e3ca      	b.n	800388c <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80030f6:	4b97      	ldr	r3, [pc, #604]	@ (8003354 <HAL_RCC_OscConfig+0x270>)
 80030f8:	689b      	ldr	r3, [r3, #8]
 80030fa:	f003 030c 	and.w	r3, r3, #12
 80030fe:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003100:	4b94      	ldr	r3, [pc, #592]	@ (8003354 <HAL_RCC_OscConfig+0x270>)
 8003102:	68db      	ldr	r3, [r3, #12]
 8003104:	f003 0303 	and.w	r3, r3, #3
 8003108:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f003 0310 	and.w	r3, r3, #16
 8003112:	2b00      	cmp	r3, #0
 8003114:	f000 80e4 	beq.w	80032e0 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003118:	69bb      	ldr	r3, [r7, #24]
 800311a:	2b00      	cmp	r3, #0
 800311c:	d007      	beq.n	800312e <HAL_RCC_OscConfig+0x4a>
 800311e:	69bb      	ldr	r3, [r7, #24]
 8003120:	2b0c      	cmp	r3, #12
 8003122:	f040 808b 	bne.w	800323c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003126:	697b      	ldr	r3, [r7, #20]
 8003128:	2b01      	cmp	r3, #1
 800312a:	f040 8087 	bne.w	800323c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800312e:	4b89      	ldr	r3, [pc, #548]	@ (8003354 <HAL_RCC_OscConfig+0x270>)
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f003 0302 	and.w	r3, r3, #2
 8003136:	2b00      	cmp	r3, #0
 8003138:	d005      	beq.n	8003146 <HAL_RCC_OscConfig+0x62>
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	699b      	ldr	r3, [r3, #24]
 800313e:	2b00      	cmp	r3, #0
 8003140:	d101      	bne.n	8003146 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8003142:	2301      	movs	r3, #1
 8003144:	e3a2      	b.n	800388c <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6a1a      	ldr	r2, [r3, #32]
 800314a:	4b82      	ldr	r3, [pc, #520]	@ (8003354 <HAL_RCC_OscConfig+0x270>)
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f003 0308 	and.w	r3, r3, #8
 8003152:	2b00      	cmp	r3, #0
 8003154:	d004      	beq.n	8003160 <HAL_RCC_OscConfig+0x7c>
 8003156:	4b7f      	ldr	r3, [pc, #508]	@ (8003354 <HAL_RCC_OscConfig+0x270>)
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800315e:	e005      	b.n	800316c <HAL_RCC_OscConfig+0x88>
 8003160:	4b7c      	ldr	r3, [pc, #496]	@ (8003354 <HAL_RCC_OscConfig+0x270>)
 8003162:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003166:	091b      	lsrs	r3, r3, #4
 8003168:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800316c:	4293      	cmp	r3, r2
 800316e:	d223      	bcs.n	80031b8 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	6a1b      	ldr	r3, [r3, #32]
 8003174:	4618      	mov	r0, r3
 8003176:	f000 fd55 	bl	8003c24 <RCC_SetFlashLatencyFromMSIRange>
 800317a:	4603      	mov	r3, r0
 800317c:	2b00      	cmp	r3, #0
 800317e:	d001      	beq.n	8003184 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003180:	2301      	movs	r3, #1
 8003182:	e383      	b.n	800388c <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003184:	4b73      	ldr	r3, [pc, #460]	@ (8003354 <HAL_RCC_OscConfig+0x270>)
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	4a72      	ldr	r2, [pc, #456]	@ (8003354 <HAL_RCC_OscConfig+0x270>)
 800318a:	f043 0308 	orr.w	r3, r3, #8
 800318e:	6013      	str	r3, [r2, #0]
 8003190:	4b70      	ldr	r3, [pc, #448]	@ (8003354 <HAL_RCC_OscConfig+0x270>)
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6a1b      	ldr	r3, [r3, #32]
 800319c:	496d      	ldr	r1, [pc, #436]	@ (8003354 <HAL_RCC_OscConfig+0x270>)
 800319e:	4313      	orrs	r3, r2
 80031a0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80031a2:	4b6c      	ldr	r3, [pc, #432]	@ (8003354 <HAL_RCC_OscConfig+0x270>)
 80031a4:	685b      	ldr	r3, [r3, #4]
 80031a6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	69db      	ldr	r3, [r3, #28]
 80031ae:	021b      	lsls	r3, r3, #8
 80031b0:	4968      	ldr	r1, [pc, #416]	@ (8003354 <HAL_RCC_OscConfig+0x270>)
 80031b2:	4313      	orrs	r3, r2
 80031b4:	604b      	str	r3, [r1, #4]
 80031b6:	e025      	b.n	8003204 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80031b8:	4b66      	ldr	r3, [pc, #408]	@ (8003354 <HAL_RCC_OscConfig+0x270>)
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	4a65      	ldr	r2, [pc, #404]	@ (8003354 <HAL_RCC_OscConfig+0x270>)
 80031be:	f043 0308 	orr.w	r3, r3, #8
 80031c2:	6013      	str	r3, [r2, #0]
 80031c4:	4b63      	ldr	r3, [pc, #396]	@ (8003354 <HAL_RCC_OscConfig+0x270>)
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	6a1b      	ldr	r3, [r3, #32]
 80031d0:	4960      	ldr	r1, [pc, #384]	@ (8003354 <HAL_RCC_OscConfig+0x270>)
 80031d2:	4313      	orrs	r3, r2
 80031d4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80031d6:	4b5f      	ldr	r3, [pc, #380]	@ (8003354 <HAL_RCC_OscConfig+0x270>)
 80031d8:	685b      	ldr	r3, [r3, #4]
 80031da:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	69db      	ldr	r3, [r3, #28]
 80031e2:	021b      	lsls	r3, r3, #8
 80031e4:	495b      	ldr	r1, [pc, #364]	@ (8003354 <HAL_RCC_OscConfig+0x270>)
 80031e6:	4313      	orrs	r3, r2
 80031e8:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80031ea:	69bb      	ldr	r3, [r7, #24]
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d109      	bne.n	8003204 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6a1b      	ldr	r3, [r3, #32]
 80031f4:	4618      	mov	r0, r3
 80031f6:	f000 fd15 	bl	8003c24 <RCC_SetFlashLatencyFromMSIRange>
 80031fa:	4603      	mov	r3, r0
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d001      	beq.n	8003204 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003200:	2301      	movs	r3, #1
 8003202:	e343      	b.n	800388c <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003204:	f000 fc4a 	bl	8003a9c <HAL_RCC_GetSysClockFreq>
 8003208:	4602      	mov	r2, r0
 800320a:	4b52      	ldr	r3, [pc, #328]	@ (8003354 <HAL_RCC_OscConfig+0x270>)
 800320c:	689b      	ldr	r3, [r3, #8]
 800320e:	091b      	lsrs	r3, r3, #4
 8003210:	f003 030f 	and.w	r3, r3, #15
 8003214:	4950      	ldr	r1, [pc, #320]	@ (8003358 <HAL_RCC_OscConfig+0x274>)
 8003216:	5ccb      	ldrb	r3, [r1, r3]
 8003218:	f003 031f 	and.w	r3, r3, #31
 800321c:	fa22 f303 	lsr.w	r3, r2, r3
 8003220:	4a4e      	ldr	r2, [pc, #312]	@ (800335c <HAL_RCC_OscConfig+0x278>)
 8003222:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003224:	4b4e      	ldr	r3, [pc, #312]	@ (8003360 <HAL_RCC_OscConfig+0x27c>)
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	4618      	mov	r0, r3
 800322a:	f7fe fd65 	bl	8001cf8 <HAL_InitTick>
 800322e:	4603      	mov	r3, r0
 8003230:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003232:	7bfb      	ldrb	r3, [r7, #15]
 8003234:	2b00      	cmp	r3, #0
 8003236:	d052      	beq.n	80032de <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003238:	7bfb      	ldrb	r3, [r7, #15]
 800323a:	e327      	b.n	800388c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	699b      	ldr	r3, [r3, #24]
 8003240:	2b00      	cmp	r3, #0
 8003242:	d032      	beq.n	80032aa <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003244:	4b43      	ldr	r3, [pc, #268]	@ (8003354 <HAL_RCC_OscConfig+0x270>)
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	4a42      	ldr	r2, [pc, #264]	@ (8003354 <HAL_RCC_OscConfig+0x270>)
 800324a:	f043 0301 	orr.w	r3, r3, #1
 800324e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003250:	f7fe fda2 	bl	8001d98 <HAL_GetTick>
 8003254:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003256:	e008      	b.n	800326a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003258:	f7fe fd9e 	bl	8001d98 <HAL_GetTick>
 800325c:	4602      	mov	r2, r0
 800325e:	693b      	ldr	r3, [r7, #16]
 8003260:	1ad3      	subs	r3, r2, r3
 8003262:	2b02      	cmp	r3, #2
 8003264:	d901      	bls.n	800326a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8003266:	2303      	movs	r3, #3
 8003268:	e310      	b.n	800388c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800326a:	4b3a      	ldr	r3, [pc, #232]	@ (8003354 <HAL_RCC_OscConfig+0x270>)
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f003 0302 	and.w	r3, r3, #2
 8003272:	2b00      	cmp	r3, #0
 8003274:	d0f0      	beq.n	8003258 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003276:	4b37      	ldr	r3, [pc, #220]	@ (8003354 <HAL_RCC_OscConfig+0x270>)
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	4a36      	ldr	r2, [pc, #216]	@ (8003354 <HAL_RCC_OscConfig+0x270>)
 800327c:	f043 0308 	orr.w	r3, r3, #8
 8003280:	6013      	str	r3, [r2, #0]
 8003282:	4b34      	ldr	r3, [pc, #208]	@ (8003354 <HAL_RCC_OscConfig+0x270>)
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	6a1b      	ldr	r3, [r3, #32]
 800328e:	4931      	ldr	r1, [pc, #196]	@ (8003354 <HAL_RCC_OscConfig+0x270>)
 8003290:	4313      	orrs	r3, r2
 8003292:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003294:	4b2f      	ldr	r3, [pc, #188]	@ (8003354 <HAL_RCC_OscConfig+0x270>)
 8003296:	685b      	ldr	r3, [r3, #4]
 8003298:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	69db      	ldr	r3, [r3, #28]
 80032a0:	021b      	lsls	r3, r3, #8
 80032a2:	492c      	ldr	r1, [pc, #176]	@ (8003354 <HAL_RCC_OscConfig+0x270>)
 80032a4:	4313      	orrs	r3, r2
 80032a6:	604b      	str	r3, [r1, #4]
 80032a8:	e01a      	b.n	80032e0 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80032aa:	4b2a      	ldr	r3, [pc, #168]	@ (8003354 <HAL_RCC_OscConfig+0x270>)
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	4a29      	ldr	r2, [pc, #164]	@ (8003354 <HAL_RCC_OscConfig+0x270>)
 80032b0:	f023 0301 	bic.w	r3, r3, #1
 80032b4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80032b6:	f7fe fd6f 	bl	8001d98 <HAL_GetTick>
 80032ba:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80032bc:	e008      	b.n	80032d0 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80032be:	f7fe fd6b 	bl	8001d98 <HAL_GetTick>
 80032c2:	4602      	mov	r2, r0
 80032c4:	693b      	ldr	r3, [r7, #16]
 80032c6:	1ad3      	subs	r3, r2, r3
 80032c8:	2b02      	cmp	r3, #2
 80032ca:	d901      	bls.n	80032d0 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80032cc:	2303      	movs	r3, #3
 80032ce:	e2dd      	b.n	800388c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80032d0:	4b20      	ldr	r3, [pc, #128]	@ (8003354 <HAL_RCC_OscConfig+0x270>)
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f003 0302 	and.w	r3, r3, #2
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d1f0      	bne.n	80032be <HAL_RCC_OscConfig+0x1da>
 80032dc:	e000      	b.n	80032e0 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80032de:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f003 0301 	and.w	r3, r3, #1
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d074      	beq.n	80033d6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80032ec:	69bb      	ldr	r3, [r7, #24]
 80032ee:	2b08      	cmp	r3, #8
 80032f0:	d005      	beq.n	80032fe <HAL_RCC_OscConfig+0x21a>
 80032f2:	69bb      	ldr	r3, [r7, #24]
 80032f4:	2b0c      	cmp	r3, #12
 80032f6:	d10e      	bne.n	8003316 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80032f8:	697b      	ldr	r3, [r7, #20]
 80032fa:	2b03      	cmp	r3, #3
 80032fc:	d10b      	bne.n	8003316 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032fe:	4b15      	ldr	r3, [pc, #84]	@ (8003354 <HAL_RCC_OscConfig+0x270>)
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003306:	2b00      	cmp	r3, #0
 8003308:	d064      	beq.n	80033d4 <HAL_RCC_OscConfig+0x2f0>
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	685b      	ldr	r3, [r3, #4]
 800330e:	2b00      	cmp	r3, #0
 8003310:	d160      	bne.n	80033d4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003312:	2301      	movs	r3, #1
 8003314:	e2ba      	b.n	800388c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	685b      	ldr	r3, [r3, #4]
 800331a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800331e:	d106      	bne.n	800332e <HAL_RCC_OscConfig+0x24a>
 8003320:	4b0c      	ldr	r3, [pc, #48]	@ (8003354 <HAL_RCC_OscConfig+0x270>)
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	4a0b      	ldr	r2, [pc, #44]	@ (8003354 <HAL_RCC_OscConfig+0x270>)
 8003326:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800332a:	6013      	str	r3, [r2, #0]
 800332c:	e026      	b.n	800337c <HAL_RCC_OscConfig+0x298>
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	685b      	ldr	r3, [r3, #4]
 8003332:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003336:	d115      	bne.n	8003364 <HAL_RCC_OscConfig+0x280>
 8003338:	4b06      	ldr	r3, [pc, #24]	@ (8003354 <HAL_RCC_OscConfig+0x270>)
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	4a05      	ldr	r2, [pc, #20]	@ (8003354 <HAL_RCC_OscConfig+0x270>)
 800333e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003342:	6013      	str	r3, [r2, #0]
 8003344:	4b03      	ldr	r3, [pc, #12]	@ (8003354 <HAL_RCC_OscConfig+0x270>)
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	4a02      	ldr	r2, [pc, #8]	@ (8003354 <HAL_RCC_OscConfig+0x270>)
 800334a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800334e:	6013      	str	r3, [r2, #0]
 8003350:	e014      	b.n	800337c <HAL_RCC_OscConfig+0x298>
 8003352:	bf00      	nop
 8003354:	40021000 	.word	0x40021000
 8003358:	080070e8 	.word	0x080070e8
 800335c:	20000000 	.word	0x20000000
 8003360:	20000004 	.word	0x20000004
 8003364:	4ba0      	ldr	r3, [pc, #640]	@ (80035e8 <HAL_RCC_OscConfig+0x504>)
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	4a9f      	ldr	r2, [pc, #636]	@ (80035e8 <HAL_RCC_OscConfig+0x504>)
 800336a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800336e:	6013      	str	r3, [r2, #0]
 8003370:	4b9d      	ldr	r3, [pc, #628]	@ (80035e8 <HAL_RCC_OscConfig+0x504>)
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	4a9c      	ldr	r2, [pc, #624]	@ (80035e8 <HAL_RCC_OscConfig+0x504>)
 8003376:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800337a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	685b      	ldr	r3, [r3, #4]
 8003380:	2b00      	cmp	r3, #0
 8003382:	d013      	beq.n	80033ac <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003384:	f7fe fd08 	bl	8001d98 <HAL_GetTick>
 8003388:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800338a:	e008      	b.n	800339e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800338c:	f7fe fd04 	bl	8001d98 <HAL_GetTick>
 8003390:	4602      	mov	r2, r0
 8003392:	693b      	ldr	r3, [r7, #16]
 8003394:	1ad3      	subs	r3, r2, r3
 8003396:	2b64      	cmp	r3, #100	@ 0x64
 8003398:	d901      	bls.n	800339e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800339a:	2303      	movs	r3, #3
 800339c:	e276      	b.n	800388c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800339e:	4b92      	ldr	r3, [pc, #584]	@ (80035e8 <HAL_RCC_OscConfig+0x504>)
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d0f0      	beq.n	800338c <HAL_RCC_OscConfig+0x2a8>
 80033aa:	e014      	b.n	80033d6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033ac:	f7fe fcf4 	bl	8001d98 <HAL_GetTick>
 80033b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80033b2:	e008      	b.n	80033c6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80033b4:	f7fe fcf0 	bl	8001d98 <HAL_GetTick>
 80033b8:	4602      	mov	r2, r0
 80033ba:	693b      	ldr	r3, [r7, #16]
 80033bc:	1ad3      	subs	r3, r2, r3
 80033be:	2b64      	cmp	r3, #100	@ 0x64
 80033c0:	d901      	bls.n	80033c6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80033c2:	2303      	movs	r3, #3
 80033c4:	e262      	b.n	800388c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80033c6:	4b88      	ldr	r3, [pc, #544]	@ (80035e8 <HAL_RCC_OscConfig+0x504>)
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d1f0      	bne.n	80033b4 <HAL_RCC_OscConfig+0x2d0>
 80033d2:	e000      	b.n	80033d6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033d4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f003 0302 	and.w	r3, r3, #2
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d060      	beq.n	80034a4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80033e2:	69bb      	ldr	r3, [r7, #24]
 80033e4:	2b04      	cmp	r3, #4
 80033e6:	d005      	beq.n	80033f4 <HAL_RCC_OscConfig+0x310>
 80033e8:	69bb      	ldr	r3, [r7, #24]
 80033ea:	2b0c      	cmp	r3, #12
 80033ec:	d119      	bne.n	8003422 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80033ee:	697b      	ldr	r3, [r7, #20]
 80033f0:	2b02      	cmp	r3, #2
 80033f2:	d116      	bne.n	8003422 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80033f4:	4b7c      	ldr	r3, [pc, #496]	@ (80035e8 <HAL_RCC_OscConfig+0x504>)
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d005      	beq.n	800340c <HAL_RCC_OscConfig+0x328>
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	68db      	ldr	r3, [r3, #12]
 8003404:	2b00      	cmp	r3, #0
 8003406:	d101      	bne.n	800340c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003408:	2301      	movs	r3, #1
 800340a:	e23f      	b.n	800388c <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800340c:	4b76      	ldr	r3, [pc, #472]	@ (80035e8 <HAL_RCC_OscConfig+0x504>)
 800340e:	685b      	ldr	r3, [r3, #4]
 8003410:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	691b      	ldr	r3, [r3, #16]
 8003418:	061b      	lsls	r3, r3, #24
 800341a:	4973      	ldr	r1, [pc, #460]	@ (80035e8 <HAL_RCC_OscConfig+0x504>)
 800341c:	4313      	orrs	r3, r2
 800341e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003420:	e040      	b.n	80034a4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	68db      	ldr	r3, [r3, #12]
 8003426:	2b00      	cmp	r3, #0
 8003428:	d023      	beq.n	8003472 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800342a:	4b6f      	ldr	r3, [pc, #444]	@ (80035e8 <HAL_RCC_OscConfig+0x504>)
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	4a6e      	ldr	r2, [pc, #440]	@ (80035e8 <HAL_RCC_OscConfig+0x504>)
 8003430:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003434:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003436:	f7fe fcaf 	bl	8001d98 <HAL_GetTick>
 800343a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800343c:	e008      	b.n	8003450 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800343e:	f7fe fcab 	bl	8001d98 <HAL_GetTick>
 8003442:	4602      	mov	r2, r0
 8003444:	693b      	ldr	r3, [r7, #16]
 8003446:	1ad3      	subs	r3, r2, r3
 8003448:	2b02      	cmp	r3, #2
 800344a:	d901      	bls.n	8003450 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800344c:	2303      	movs	r3, #3
 800344e:	e21d      	b.n	800388c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003450:	4b65      	ldr	r3, [pc, #404]	@ (80035e8 <HAL_RCC_OscConfig+0x504>)
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003458:	2b00      	cmp	r3, #0
 800345a:	d0f0      	beq.n	800343e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800345c:	4b62      	ldr	r3, [pc, #392]	@ (80035e8 <HAL_RCC_OscConfig+0x504>)
 800345e:	685b      	ldr	r3, [r3, #4]
 8003460:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	691b      	ldr	r3, [r3, #16]
 8003468:	061b      	lsls	r3, r3, #24
 800346a:	495f      	ldr	r1, [pc, #380]	@ (80035e8 <HAL_RCC_OscConfig+0x504>)
 800346c:	4313      	orrs	r3, r2
 800346e:	604b      	str	r3, [r1, #4]
 8003470:	e018      	b.n	80034a4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003472:	4b5d      	ldr	r3, [pc, #372]	@ (80035e8 <HAL_RCC_OscConfig+0x504>)
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	4a5c      	ldr	r2, [pc, #368]	@ (80035e8 <HAL_RCC_OscConfig+0x504>)
 8003478:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800347c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800347e:	f7fe fc8b 	bl	8001d98 <HAL_GetTick>
 8003482:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003484:	e008      	b.n	8003498 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003486:	f7fe fc87 	bl	8001d98 <HAL_GetTick>
 800348a:	4602      	mov	r2, r0
 800348c:	693b      	ldr	r3, [r7, #16]
 800348e:	1ad3      	subs	r3, r2, r3
 8003490:	2b02      	cmp	r3, #2
 8003492:	d901      	bls.n	8003498 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003494:	2303      	movs	r3, #3
 8003496:	e1f9      	b.n	800388c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003498:	4b53      	ldr	r3, [pc, #332]	@ (80035e8 <HAL_RCC_OscConfig+0x504>)
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d1f0      	bne.n	8003486 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f003 0308 	and.w	r3, r3, #8
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d03c      	beq.n	800352a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	695b      	ldr	r3, [r3, #20]
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d01c      	beq.n	80034f2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80034b8:	4b4b      	ldr	r3, [pc, #300]	@ (80035e8 <HAL_RCC_OscConfig+0x504>)
 80034ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80034be:	4a4a      	ldr	r2, [pc, #296]	@ (80035e8 <HAL_RCC_OscConfig+0x504>)
 80034c0:	f043 0301 	orr.w	r3, r3, #1
 80034c4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034c8:	f7fe fc66 	bl	8001d98 <HAL_GetTick>
 80034cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80034ce:	e008      	b.n	80034e2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80034d0:	f7fe fc62 	bl	8001d98 <HAL_GetTick>
 80034d4:	4602      	mov	r2, r0
 80034d6:	693b      	ldr	r3, [r7, #16]
 80034d8:	1ad3      	subs	r3, r2, r3
 80034da:	2b02      	cmp	r3, #2
 80034dc:	d901      	bls.n	80034e2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80034de:	2303      	movs	r3, #3
 80034e0:	e1d4      	b.n	800388c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80034e2:	4b41      	ldr	r3, [pc, #260]	@ (80035e8 <HAL_RCC_OscConfig+0x504>)
 80034e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80034e8:	f003 0302 	and.w	r3, r3, #2
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d0ef      	beq.n	80034d0 <HAL_RCC_OscConfig+0x3ec>
 80034f0:	e01b      	b.n	800352a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80034f2:	4b3d      	ldr	r3, [pc, #244]	@ (80035e8 <HAL_RCC_OscConfig+0x504>)
 80034f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80034f8:	4a3b      	ldr	r2, [pc, #236]	@ (80035e8 <HAL_RCC_OscConfig+0x504>)
 80034fa:	f023 0301 	bic.w	r3, r3, #1
 80034fe:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003502:	f7fe fc49 	bl	8001d98 <HAL_GetTick>
 8003506:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003508:	e008      	b.n	800351c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800350a:	f7fe fc45 	bl	8001d98 <HAL_GetTick>
 800350e:	4602      	mov	r2, r0
 8003510:	693b      	ldr	r3, [r7, #16]
 8003512:	1ad3      	subs	r3, r2, r3
 8003514:	2b02      	cmp	r3, #2
 8003516:	d901      	bls.n	800351c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003518:	2303      	movs	r3, #3
 800351a:	e1b7      	b.n	800388c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800351c:	4b32      	ldr	r3, [pc, #200]	@ (80035e8 <HAL_RCC_OscConfig+0x504>)
 800351e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003522:	f003 0302 	and.w	r3, r3, #2
 8003526:	2b00      	cmp	r3, #0
 8003528:	d1ef      	bne.n	800350a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f003 0304 	and.w	r3, r3, #4
 8003532:	2b00      	cmp	r3, #0
 8003534:	f000 80a6 	beq.w	8003684 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003538:	2300      	movs	r3, #0
 800353a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800353c:	4b2a      	ldr	r3, [pc, #168]	@ (80035e8 <HAL_RCC_OscConfig+0x504>)
 800353e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003540:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003544:	2b00      	cmp	r3, #0
 8003546:	d10d      	bne.n	8003564 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003548:	4b27      	ldr	r3, [pc, #156]	@ (80035e8 <HAL_RCC_OscConfig+0x504>)
 800354a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800354c:	4a26      	ldr	r2, [pc, #152]	@ (80035e8 <HAL_RCC_OscConfig+0x504>)
 800354e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003552:	6593      	str	r3, [r2, #88]	@ 0x58
 8003554:	4b24      	ldr	r3, [pc, #144]	@ (80035e8 <HAL_RCC_OscConfig+0x504>)
 8003556:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003558:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800355c:	60bb      	str	r3, [r7, #8]
 800355e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003560:	2301      	movs	r3, #1
 8003562:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003564:	4b21      	ldr	r3, [pc, #132]	@ (80035ec <HAL_RCC_OscConfig+0x508>)
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800356c:	2b00      	cmp	r3, #0
 800356e:	d118      	bne.n	80035a2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003570:	4b1e      	ldr	r3, [pc, #120]	@ (80035ec <HAL_RCC_OscConfig+0x508>)
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	4a1d      	ldr	r2, [pc, #116]	@ (80035ec <HAL_RCC_OscConfig+0x508>)
 8003576:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800357a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800357c:	f7fe fc0c 	bl	8001d98 <HAL_GetTick>
 8003580:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003582:	e008      	b.n	8003596 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003584:	f7fe fc08 	bl	8001d98 <HAL_GetTick>
 8003588:	4602      	mov	r2, r0
 800358a:	693b      	ldr	r3, [r7, #16]
 800358c:	1ad3      	subs	r3, r2, r3
 800358e:	2b02      	cmp	r3, #2
 8003590:	d901      	bls.n	8003596 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003592:	2303      	movs	r3, #3
 8003594:	e17a      	b.n	800388c <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003596:	4b15      	ldr	r3, [pc, #84]	@ (80035ec <HAL_RCC_OscConfig+0x508>)
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d0f0      	beq.n	8003584 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	689b      	ldr	r3, [r3, #8]
 80035a6:	2b01      	cmp	r3, #1
 80035a8:	d108      	bne.n	80035bc <HAL_RCC_OscConfig+0x4d8>
 80035aa:	4b0f      	ldr	r3, [pc, #60]	@ (80035e8 <HAL_RCC_OscConfig+0x504>)
 80035ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035b0:	4a0d      	ldr	r2, [pc, #52]	@ (80035e8 <HAL_RCC_OscConfig+0x504>)
 80035b2:	f043 0301 	orr.w	r3, r3, #1
 80035b6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80035ba:	e029      	b.n	8003610 <HAL_RCC_OscConfig+0x52c>
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	689b      	ldr	r3, [r3, #8]
 80035c0:	2b05      	cmp	r3, #5
 80035c2:	d115      	bne.n	80035f0 <HAL_RCC_OscConfig+0x50c>
 80035c4:	4b08      	ldr	r3, [pc, #32]	@ (80035e8 <HAL_RCC_OscConfig+0x504>)
 80035c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035ca:	4a07      	ldr	r2, [pc, #28]	@ (80035e8 <HAL_RCC_OscConfig+0x504>)
 80035cc:	f043 0304 	orr.w	r3, r3, #4
 80035d0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80035d4:	4b04      	ldr	r3, [pc, #16]	@ (80035e8 <HAL_RCC_OscConfig+0x504>)
 80035d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035da:	4a03      	ldr	r2, [pc, #12]	@ (80035e8 <HAL_RCC_OscConfig+0x504>)
 80035dc:	f043 0301 	orr.w	r3, r3, #1
 80035e0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80035e4:	e014      	b.n	8003610 <HAL_RCC_OscConfig+0x52c>
 80035e6:	bf00      	nop
 80035e8:	40021000 	.word	0x40021000
 80035ec:	40007000 	.word	0x40007000
 80035f0:	4b9c      	ldr	r3, [pc, #624]	@ (8003864 <HAL_RCC_OscConfig+0x780>)
 80035f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035f6:	4a9b      	ldr	r2, [pc, #620]	@ (8003864 <HAL_RCC_OscConfig+0x780>)
 80035f8:	f023 0301 	bic.w	r3, r3, #1
 80035fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003600:	4b98      	ldr	r3, [pc, #608]	@ (8003864 <HAL_RCC_OscConfig+0x780>)
 8003602:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003606:	4a97      	ldr	r2, [pc, #604]	@ (8003864 <HAL_RCC_OscConfig+0x780>)
 8003608:	f023 0304 	bic.w	r3, r3, #4
 800360c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	689b      	ldr	r3, [r3, #8]
 8003614:	2b00      	cmp	r3, #0
 8003616:	d016      	beq.n	8003646 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003618:	f7fe fbbe 	bl	8001d98 <HAL_GetTick>
 800361c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800361e:	e00a      	b.n	8003636 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003620:	f7fe fbba 	bl	8001d98 <HAL_GetTick>
 8003624:	4602      	mov	r2, r0
 8003626:	693b      	ldr	r3, [r7, #16]
 8003628:	1ad3      	subs	r3, r2, r3
 800362a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800362e:	4293      	cmp	r3, r2
 8003630:	d901      	bls.n	8003636 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003632:	2303      	movs	r3, #3
 8003634:	e12a      	b.n	800388c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003636:	4b8b      	ldr	r3, [pc, #556]	@ (8003864 <HAL_RCC_OscConfig+0x780>)
 8003638:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800363c:	f003 0302 	and.w	r3, r3, #2
 8003640:	2b00      	cmp	r3, #0
 8003642:	d0ed      	beq.n	8003620 <HAL_RCC_OscConfig+0x53c>
 8003644:	e015      	b.n	8003672 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003646:	f7fe fba7 	bl	8001d98 <HAL_GetTick>
 800364a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800364c:	e00a      	b.n	8003664 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800364e:	f7fe fba3 	bl	8001d98 <HAL_GetTick>
 8003652:	4602      	mov	r2, r0
 8003654:	693b      	ldr	r3, [r7, #16]
 8003656:	1ad3      	subs	r3, r2, r3
 8003658:	f241 3288 	movw	r2, #5000	@ 0x1388
 800365c:	4293      	cmp	r3, r2
 800365e:	d901      	bls.n	8003664 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003660:	2303      	movs	r3, #3
 8003662:	e113      	b.n	800388c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003664:	4b7f      	ldr	r3, [pc, #508]	@ (8003864 <HAL_RCC_OscConfig+0x780>)
 8003666:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800366a:	f003 0302 	and.w	r3, r3, #2
 800366e:	2b00      	cmp	r3, #0
 8003670:	d1ed      	bne.n	800364e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003672:	7ffb      	ldrb	r3, [r7, #31]
 8003674:	2b01      	cmp	r3, #1
 8003676:	d105      	bne.n	8003684 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003678:	4b7a      	ldr	r3, [pc, #488]	@ (8003864 <HAL_RCC_OscConfig+0x780>)
 800367a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800367c:	4a79      	ldr	r2, [pc, #484]	@ (8003864 <HAL_RCC_OscConfig+0x780>)
 800367e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003682:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003688:	2b00      	cmp	r3, #0
 800368a:	f000 80fe 	beq.w	800388a <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003692:	2b02      	cmp	r3, #2
 8003694:	f040 80d0 	bne.w	8003838 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003698:	4b72      	ldr	r3, [pc, #456]	@ (8003864 <HAL_RCC_OscConfig+0x780>)
 800369a:	68db      	ldr	r3, [r3, #12]
 800369c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800369e:	697b      	ldr	r3, [r7, #20]
 80036a0:	f003 0203 	and.w	r2, r3, #3
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036a8:	429a      	cmp	r2, r3
 80036aa:	d130      	bne.n	800370e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80036ac:	697b      	ldr	r3, [r7, #20]
 80036ae:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036b6:	3b01      	subs	r3, #1
 80036b8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80036ba:	429a      	cmp	r2, r3
 80036bc:	d127      	bne.n	800370e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80036be:	697b      	ldr	r3, [r7, #20]
 80036c0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036c8:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80036ca:	429a      	cmp	r2, r3
 80036cc:	d11f      	bne.n	800370e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80036ce:	697b      	ldr	r3, [r7, #20]
 80036d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036d4:	687a      	ldr	r2, [r7, #4]
 80036d6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80036d8:	2a07      	cmp	r2, #7
 80036da:	bf14      	ite	ne
 80036dc:	2201      	movne	r2, #1
 80036de:	2200      	moveq	r2, #0
 80036e0:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d113      	bne.n	800370e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80036e6:	697b      	ldr	r3, [r7, #20]
 80036e8:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036f0:	085b      	lsrs	r3, r3, #1
 80036f2:	3b01      	subs	r3, #1
 80036f4:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80036f6:	429a      	cmp	r2, r3
 80036f8:	d109      	bne.n	800370e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80036fa:	697b      	ldr	r3, [r7, #20]
 80036fc:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003704:	085b      	lsrs	r3, r3, #1
 8003706:	3b01      	subs	r3, #1
 8003708:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800370a:	429a      	cmp	r2, r3
 800370c:	d06e      	beq.n	80037ec <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800370e:	69bb      	ldr	r3, [r7, #24]
 8003710:	2b0c      	cmp	r3, #12
 8003712:	d069      	beq.n	80037e8 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003714:	4b53      	ldr	r3, [pc, #332]	@ (8003864 <HAL_RCC_OscConfig+0x780>)
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800371c:	2b00      	cmp	r3, #0
 800371e:	d105      	bne.n	800372c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003720:	4b50      	ldr	r3, [pc, #320]	@ (8003864 <HAL_RCC_OscConfig+0x780>)
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003728:	2b00      	cmp	r3, #0
 800372a:	d001      	beq.n	8003730 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 800372c:	2301      	movs	r3, #1
 800372e:	e0ad      	b.n	800388c <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003730:	4b4c      	ldr	r3, [pc, #304]	@ (8003864 <HAL_RCC_OscConfig+0x780>)
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	4a4b      	ldr	r2, [pc, #300]	@ (8003864 <HAL_RCC_OscConfig+0x780>)
 8003736:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800373a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800373c:	f7fe fb2c 	bl	8001d98 <HAL_GetTick>
 8003740:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003742:	e008      	b.n	8003756 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003744:	f7fe fb28 	bl	8001d98 <HAL_GetTick>
 8003748:	4602      	mov	r2, r0
 800374a:	693b      	ldr	r3, [r7, #16]
 800374c:	1ad3      	subs	r3, r2, r3
 800374e:	2b02      	cmp	r3, #2
 8003750:	d901      	bls.n	8003756 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003752:	2303      	movs	r3, #3
 8003754:	e09a      	b.n	800388c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003756:	4b43      	ldr	r3, [pc, #268]	@ (8003864 <HAL_RCC_OscConfig+0x780>)
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800375e:	2b00      	cmp	r3, #0
 8003760:	d1f0      	bne.n	8003744 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003762:	4b40      	ldr	r3, [pc, #256]	@ (8003864 <HAL_RCC_OscConfig+0x780>)
 8003764:	68da      	ldr	r2, [r3, #12]
 8003766:	4b40      	ldr	r3, [pc, #256]	@ (8003868 <HAL_RCC_OscConfig+0x784>)
 8003768:	4013      	ands	r3, r2
 800376a:	687a      	ldr	r2, [r7, #4]
 800376c:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800376e:	687a      	ldr	r2, [r7, #4]
 8003770:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003772:	3a01      	subs	r2, #1
 8003774:	0112      	lsls	r2, r2, #4
 8003776:	4311      	orrs	r1, r2
 8003778:	687a      	ldr	r2, [r7, #4]
 800377a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800377c:	0212      	lsls	r2, r2, #8
 800377e:	4311      	orrs	r1, r2
 8003780:	687a      	ldr	r2, [r7, #4]
 8003782:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003784:	0852      	lsrs	r2, r2, #1
 8003786:	3a01      	subs	r2, #1
 8003788:	0552      	lsls	r2, r2, #21
 800378a:	4311      	orrs	r1, r2
 800378c:	687a      	ldr	r2, [r7, #4]
 800378e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003790:	0852      	lsrs	r2, r2, #1
 8003792:	3a01      	subs	r2, #1
 8003794:	0652      	lsls	r2, r2, #25
 8003796:	4311      	orrs	r1, r2
 8003798:	687a      	ldr	r2, [r7, #4]
 800379a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800379c:	0912      	lsrs	r2, r2, #4
 800379e:	0452      	lsls	r2, r2, #17
 80037a0:	430a      	orrs	r2, r1
 80037a2:	4930      	ldr	r1, [pc, #192]	@ (8003864 <HAL_RCC_OscConfig+0x780>)
 80037a4:	4313      	orrs	r3, r2
 80037a6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80037a8:	4b2e      	ldr	r3, [pc, #184]	@ (8003864 <HAL_RCC_OscConfig+0x780>)
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	4a2d      	ldr	r2, [pc, #180]	@ (8003864 <HAL_RCC_OscConfig+0x780>)
 80037ae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80037b2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80037b4:	4b2b      	ldr	r3, [pc, #172]	@ (8003864 <HAL_RCC_OscConfig+0x780>)
 80037b6:	68db      	ldr	r3, [r3, #12]
 80037b8:	4a2a      	ldr	r2, [pc, #168]	@ (8003864 <HAL_RCC_OscConfig+0x780>)
 80037ba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80037be:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80037c0:	f7fe faea 	bl	8001d98 <HAL_GetTick>
 80037c4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80037c6:	e008      	b.n	80037da <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037c8:	f7fe fae6 	bl	8001d98 <HAL_GetTick>
 80037cc:	4602      	mov	r2, r0
 80037ce:	693b      	ldr	r3, [r7, #16]
 80037d0:	1ad3      	subs	r3, r2, r3
 80037d2:	2b02      	cmp	r3, #2
 80037d4:	d901      	bls.n	80037da <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80037d6:	2303      	movs	r3, #3
 80037d8:	e058      	b.n	800388c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80037da:	4b22      	ldr	r3, [pc, #136]	@ (8003864 <HAL_RCC_OscConfig+0x780>)
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d0f0      	beq.n	80037c8 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80037e6:	e050      	b.n	800388a <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80037e8:	2301      	movs	r3, #1
 80037ea:	e04f      	b.n	800388c <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80037ec:	4b1d      	ldr	r3, [pc, #116]	@ (8003864 <HAL_RCC_OscConfig+0x780>)
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d148      	bne.n	800388a <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80037f8:	4b1a      	ldr	r3, [pc, #104]	@ (8003864 <HAL_RCC_OscConfig+0x780>)
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	4a19      	ldr	r2, [pc, #100]	@ (8003864 <HAL_RCC_OscConfig+0x780>)
 80037fe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003802:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003804:	4b17      	ldr	r3, [pc, #92]	@ (8003864 <HAL_RCC_OscConfig+0x780>)
 8003806:	68db      	ldr	r3, [r3, #12]
 8003808:	4a16      	ldr	r2, [pc, #88]	@ (8003864 <HAL_RCC_OscConfig+0x780>)
 800380a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800380e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003810:	f7fe fac2 	bl	8001d98 <HAL_GetTick>
 8003814:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003816:	e008      	b.n	800382a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003818:	f7fe fabe 	bl	8001d98 <HAL_GetTick>
 800381c:	4602      	mov	r2, r0
 800381e:	693b      	ldr	r3, [r7, #16]
 8003820:	1ad3      	subs	r3, r2, r3
 8003822:	2b02      	cmp	r3, #2
 8003824:	d901      	bls.n	800382a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003826:	2303      	movs	r3, #3
 8003828:	e030      	b.n	800388c <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800382a:	4b0e      	ldr	r3, [pc, #56]	@ (8003864 <HAL_RCC_OscConfig+0x780>)
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003832:	2b00      	cmp	r3, #0
 8003834:	d0f0      	beq.n	8003818 <HAL_RCC_OscConfig+0x734>
 8003836:	e028      	b.n	800388a <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003838:	69bb      	ldr	r3, [r7, #24]
 800383a:	2b0c      	cmp	r3, #12
 800383c:	d023      	beq.n	8003886 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800383e:	4b09      	ldr	r3, [pc, #36]	@ (8003864 <HAL_RCC_OscConfig+0x780>)
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	4a08      	ldr	r2, [pc, #32]	@ (8003864 <HAL_RCC_OscConfig+0x780>)
 8003844:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003848:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800384a:	f7fe faa5 	bl	8001d98 <HAL_GetTick>
 800384e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003850:	e00c      	b.n	800386c <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003852:	f7fe faa1 	bl	8001d98 <HAL_GetTick>
 8003856:	4602      	mov	r2, r0
 8003858:	693b      	ldr	r3, [r7, #16]
 800385a:	1ad3      	subs	r3, r2, r3
 800385c:	2b02      	cmp	r3, #2
 800385e:	d905      	bls.n	800386c <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003860:	2303      	movs	r3, #3
 8003862:	e013      	b.n	800388c <HAL_RCC_OscConfig+0x7a8>
 8003864:	40021000 	.word	0x40021000
 8003868:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800386c:	4b09      	ldr	r3, [pc, #36]	@ (8003894 <HAL_RCC_OscConfig+0x7b0>)
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003874:	2b00      	cmp	r3, #0
 8003876:	d1ec      	bne.n	8003852 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003878:	4b06      	ldr	r3, [pc, #24]	@ (8003894 <HAL_RCC_OscConfig+0x7b0>)
 800387a:	68da      	ldr	r2, [r3, #12]
 800387c:	4905      	ldr	r1, [pc, #20]	@ (8003894 <HAL_RCC_OscConfig+0x7b0>)
 800387e:	4b06      	ldr	r3, [pc, #24]	@ (8003898 <HAL_RCC_OscConfig+0x7b4>)
 8003880:	4013      	ands	r3, r2
 8003882:	60cb      	str	r3, [r1, #12]
 8003884:	e001      	b.n	800388a <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003886:	2301      	movs	r3, #1
 8003888:	e000      	b.n	800388c <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800388a:	2300      	movs	r3, #0
}
 800388c:	4618      	mov	r0, r3
 800388e:	3720      	adds	r7, #32
 8003890:	46bd      	mov	sp, r7
 8003892:	bd80      	pop	{r7, pc}
 8003894:	40021000 	.word	0x40021000
 8003898:	feeefffc 	.word	0xfeeefffc

0800389c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800389c:	b580      	push	{r7, lr}
 800389e:	b084      	sub	sp, #16
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
 80038a4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d101      	bne.n	80038b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80038ac:	2301      	movs	r3, #1
 80038ae:	e0e7      	b.n	8003a80 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80038b0:	4b75      	ldr	r3, [pc, #468]	@ (8003a88 <HAL_RCC_ClockConfig+0x1ec>)
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f003 0307 	and.w	r3, r3, #7
 80038b8:	683a      	ldr	r2, [r7, #0]
 80038ba:	429a      	cmp	r2, r3
 80038bc:	d910      	bls.n	80038e0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038be:	4b72      	ldr	r3, [pc, #456]	@ (8003a88 <HAL_RCC_ClockConfig+0x1ec>)
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f023 0207 	bic.w	r2, r3, #7
 80038c6:	4970      	ldr	r1, [pc, #448]	@ (8003a88 <HAL_RCC_ClockConfig+0x1ec>)
 80038c8:	683b      	ldr	r3, [r7, #0]
 80038ca:	4313      	orrs	r3, r2
 80038cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80038ce:	4b6e      	ldr	r3, [pc, #440]	@ (8003a88 <HAL_RCC_ClockConfig+0x1ec>)
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f003 0307 	and.w	r3, r3, #7
 80038d6:	683a      	ldr	r2, [r7, #0]
 80038d8:	429a      	cmp	r2, r3
 80038da:	d001      	beq.n	80038e0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80038dc:	2301      	movs	r3, #1
 80038de:	e0cf      	b.n	8003a80 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f003 0302 	and.w	r3, r3, #2
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d010      	beq.n	800390e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	689a      	ldr	r2, [r3, #8]
 80038f0:	4b66      	ldr	r3, [pc, #408]	@ (8003a8c <HAL_RCC_ClockConfig+0x1f0>)
 80038f2:	689b      	ldr	r3, [r3, #8]
 80038f4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80038f8:	429a      	cmp	r2, r3
 80038fa:	d908      	bls.n	800390e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80038fc:	4b63      	ldr	r3, [pc, #396]	@ (8003a8c <HAL_RCC_ClockConfig+0x1f0>)
 80038fe:	689b      	ldr	r3, [r3, #8]
 8003900:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	689b      	ldr	r3, [r3, #8]
 8003908:	4960      	ldr	r1, [pc, #384]	@ (8003a8c <HAL_RCC_ClockConfig+0x1f0>)
 800390a:	4313      	orrs	r3, r2
 800390c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f003 0301 	and.w	r3, r3, #1
 8003916:	2b00      	cmp	r3, #0
 8003918:	d04c      	beq.n	80039b4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	685b      	ldr	r3, [r3, #4]
 800391e:	2b03      	cmp	r3, #3
 8003920:	d107      	bne.n	8003932 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003922:	4b5a      	ldr	r3, [pc, #360]	@ (8003a8c <HAL_RCC_ClockConfig+0x1f0>)
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800392a:	2b00      	cmp	r3, #0
 800392c:	d121      	bne.n	8003972 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800392e:	2301      	movs	r3, #1
 8003930:	e0a6      	b.n	8003a80 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	685b      	ldr	r3, [r3, #4]
 8003936:	2b02      	cmp	r3, #2
 8003938:	d107      	bne.n	800394a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800393a:	4b54      	ldr	r3, [pc, #336]	@ (8003a8c <HAL_RCC_ClockConfig+0x1f0>)
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003942:	2b00      	cmp	r3, #0
 8003944:	d115      	bne.n	8003972 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003946:	2301      	movs	r3, #1
 8003948:	e09a      	b.n	8003a80 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	685b      	ldr	r3, [r3, #4]
 800394e:	2b00      	cmp	r3, #0
 8003950:	d107      	bne.n	8003962 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003952:	4b4e      	ldr	r3, [pc, #312]	@ (8003a8c <HAL_RCC_ClockConfig+0x1f0>)
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f003 0302 	and.w	r3, r3, #2
 800395a:	2b00      	cmp	r3, #0
 800395c:	d109      	bne.n	8003972 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800395e:	2301      	movs	r3, #1
 8003960:	e08e      	b.n	8003a80 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003962:	4b4a      	ldr	r3, [pc, #296]	@ (8003a8c <HAL_RCC_ClockConfig+0x1f0>)
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800396a:	2b00      	cmp	r3, #0
 800396c:	d101      	bne.n	8003972 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800396e:	2301      	movs	r3, #1
 8003970:	e086      	b.n	8003a80 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003972:	4b46      	ldr	r3, [pc, #280]	@ (8003a8c <HAL_RCC_ClockConfig+0x1f0>)
 8003974:	689b      	ldr	r3, [r3, #8]
 8003976:	f023 0203 	bic.w	r2, r3, #3
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	685b      	ldr	r3, [r3, #4]
 800397e:	4943      	ldr	r1, [pc, #268]	@ (8003a8c <HAL_RCC_ClockConfig+0x1f0>)
 8003980:	4313      	orrs	r3, r2
 8003982:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003984:	f7fe fa08 	bl	8001d98 <HAL_GetTick>
 8003988:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800398a:	e00a      	b.n	80039a2 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800398c:	f7fe fa04 	bl	8001d98 <HAL_GetTick>
 8003990:	4602      	mov	r2, r0
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	1ad3      	subs	r3, r2, r3
 8003996:	f241 3288 	movw	r2, #5000	@ 0x1388
 800399a:	4293      	cmp	r3, r2
 800399c:	d901      	bls.n	80039a2 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800399e:	2303      	movs	r3, #3
 80039a0:	e06e      	b.n	8003a80 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039a2:	4b3a      	ldr	r3, [pc, #232]	@ (8003a8c <HAL_RCC_ClockConfig+0x1f0>)
 80039a4:	689b      	ldr	r3, [r3, #8]
 80039a6:	f003 020c 	and.w	r2, r3, #12
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	685b      	ldr	r3, [r3, #4]
 80039ae:	009b      	lsls	r3, r3, #2
 80039b0:	429a      	cmp	r2, r3
 80039b2:	d1eb      	bne.n	800398c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f003 0302 	and.w	r3, r3, #2
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d010      	beq.n	80039e2 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	689a      	ldr	r2, [r3, #8]
 80039c4:	4b31      	ldr	r3, [pc, #196]	@ (8003a8c <HAL_RCC_ClockConfig+0x1f0>)
 80039c6:	689b      	ldr	r3, [r3, #8]
 80039c8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80039cc:	429a      	cmp	r2, r3
 80039ce:	d208      	bcs.n	80039e2 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80039d0:	4b2e      	ldr	r3, [pc, #184]	@ (8003a8c <HAL_RCC_ClockConfig+0x1f0>)
 80039d2:	689b      	ldr	r3, [r3, #8]
 80039d4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	689b      	ldr	r3, [r3, #8]
 80039dc:	492b      	ldr	r1, [pc, #172]	@ (8003a8c <HAL_RCC_ClockConfig+0x1f0>)
 80039de:	4313      	orrs	r3, r2
 80039e0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80039e2:	4b29      	ldr	r3, [pc, #164]	@ (8003a88 <HAL_RCC_ClockConfig+0x1ec>)
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f003 0307 	and.w	r3, r3, #7
 80039ea:	683a      	ldr	r2, [r7, #0]
 80039ec:	429a      	cmp	r2, r3
 80039ee:	d210      	bcs.n	8003a12 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039f0:	4b25      	ldr	r3, [pc, #148]	@ (8003a88 <HAL_RCC_ClockConfig+0x1ec>)
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f023 0207 	bic.w	r2, r3, #7
 80039f8:	4923      	ldr	r1, [pc, #140]	@ (8003a88 <HAL_RCC_ClockConfig+0x1ec>)
 80039fa:	683b      	ldr	r3, [r7, #0]
 80039fc:	4313      	orrs	r3, r2
 80039fe:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a00:	4b21      	ldr	r3, [pc, #132]	@ (8003a88 <HAL_RCC_ClockConfig+0x1ec>)
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f003 0307 	and.w	r3, r3, #7
 8003a08:	683a      	ldr	r2, [r7, #0]
 8003a0a:	429a      	cmp	r2, r3
 8003a0c:	d001      	beq.n	8003a12 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003a0e:	2301      	movs	r3, #1
 8003a10:	e036      	b.n	8003a80 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f003 0304 	and.w	r3, r3, #4
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d008      	beq.n	8003a30 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a1e:	4b1b      	ldr	r3, [pc, #108]	@ (8003a8c <HAL_RCC_ClockConfig+0x1f0>)
 8003a20:	689b      	ldr	r3, [r3, #8]
 8003a22:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	68db      	ldr	r3, [r3, #12]
 8003a2a:	4918      	ldr	r1, [pc, #96]	@ (8003a8c <HAL_RCC_ClockConfig+0x1f0>)
 8003a2c:	4313      	orrs	r3, r2
 8003a2e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f003 0308 	and.w	r3, r3, #8
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d009      	beq.n	8003a50 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003a3c:	4b13      	ldr	r3, [pc, #76]	@ (8003a8c <HAL_RCC_ClockConfig+0x1f0>)
 8003a3e:	689b      	ldr	r3, [r3, #8]
 8003a40:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	691b      	ldr	r3, [r3, #16]
 8003a48:	00db      	lsls	r3, r3, #3
 8003a4a:	4910      	ldr	r1, [pc, #64]	@ (8003a8c <HAL_RCC_ClockConfig+0x1f0>)
 8003a4c:	4313      	orrs	r3, r2
 8003a4e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003a50:	f000 f824 	bl	8003a9c <HAL_RCC_GetSysClockFreq>
 8003a54:	4602      	mov	r2, r0
 8003a56:	4b0d      	ldr	r3, [pc, #52]	@ (8003a8c <HAL_RCC_ClockConfig+0x1f0>)
 8003a58:	689b      	ldr	r3, [r3, #8]
 8003a5a:	091b      	lsrs	r3, r3, #4
 8003a5c:	f003 030f 	and.w	r3, r3, #15
 8003a60:	490b      	ldr	r1, [pc, #44]	@ (8003a90 <HAL_RCC_ClockConfig+0x1f4>)
 8003a62:	5ccb      	ldrb	r3, [r1, r3]
 8003a64:	f003 031f 	and.w	r3, r3, #31
 8003a68:	fa22 f303 	lsr.w	r3, r2, r3
 8003a6c:	4a09      	ldr	r2, [pc, #36]	@ (8003a94 <HAL_RCC_ClockConfig+0x1f8>)
 8003a6e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003a70:	4b09      	ldr	r3, [pc, #36]	@ (8003a98 <HAL_RCC_ClockConfig+0x1fc>)
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	4618      	mov	r0, r3
 8003a76:	f7fe f93f 	bl	8001cf8 <HAL_InitTick>
 8003a7a:	4603      	mov	r3, r0
 8003a7c:	72fb      	strb	r3, [r7, #11]

  return status;
 8003a7e:	7afb      	ldrb	r3, [r7, #11]
}
 8003a80:	4618      	mov	r0, r3
 8003a82:	3710      	adds	r7, #16
 8003a84:	46bd      	mov	sp, r7
 8003a86:	bd80      	pop	{r7, pc}
 8003a88:	40022000 	.word	0x40022000
 8003a8c:	40021000 	.word	0x40021000
 8003a90:	080070e8 	.word	0x080070e8
 8003a94:	20000000 	.word	0x20000000
 8003a98:	20000004 	.word	0x20000004

08003a9c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a9c:	b480      	push	{r7}
 8003a9e:	b089      	sub	sp, #36	@ 0x24
 8003aa0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	61fb      	str	r3, [r7, #28]
 8003aa6:	2300      	movs	r3, #0
 8003aa8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003aaa:	4b3e      	ldr	r3, [pc, #248]	@ (8003ba4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003aac:	689b      	ldr	r3, [r3, #8]
 8003aae:	f003 030c 	and.w	r3, r3, #12
 8003ab2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003ab4:	4b3b      	ldr	r3, [pc, #236]	@ (8003ba4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003ab6:	68db      	ldr	r3, [r3, #12]
 8003ab8:	f003 0303 	and.w	r3, r3, #3
 8003abc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003abe:	693b      	ldr	r3, [r7, #16]
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d005      	beq.n	8003ad0 <HAL_RCC_GetSysClockFreq+0x34>
 8003ac4:	693b      	ldr	r3, [r7, #16]
 8003ac6:	2b0c      	cmp	r3, #12
 8003ac8:	d121      	bne.n	8003b0e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	2b01      	cmp	r3, #1
 8003ace:	d11e      	bne.n	8003b0e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003ad0:	4b34      	ldr	r3, [pc, #208]	@ (8003ba4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f003 0308 	and.w	r3, r3, #8
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d107      	bne.n	8003aec <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003adc:	4b31      	ldr	r3, [pc, #196]	@ (8003ba4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003ade:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ae2:	0a1b      	lsrs	r3, r3, #8
 8003ae4:	f003 030f 	and.w	r3, r3, #15
 8003ae8:	61fb      	str	r3, [r7, #28]
 8003aea:	e005      	b.n	8003af8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003aec:	4b2d      	ldr	r3, [pc, #180]	@ (8003ba4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	091b      	lsrs	r3, r3, #4
 8003af2:	f003 030f 	and.w	r3, r3, #15
 8003af6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003af8:	4a2b      	ldr	r2, [pc, #172]	@ (8003ba8 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003afa:	69fb      	ldr	r3, [r7, #28]
 8003afc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b00:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003b02:	693b      	ldr	r3, [r7, #16]
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d10d      	bne.n	8003b24 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003b08:	69fb      	ldr	r3, [r7, #28]
 8003b0a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003b0c:	e00a      	b.n	8003b24 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003b0e:	693b      	ldr	r3, [r7, #16]
 8003b10:	2b04      	cmp	r3, #4
 8003b12:	d102      	bne.n	8003b1a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003b14:	4b25      	ldr	r3, [pc, #148]	@ (8003bac <HAL_RCC_GetSysClockFreq+0x110>)
 8003b16:	61bb      	str	r3, [r7, #24]
 8003b18:	e004      	b.n	8003b24 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003b1a:	693b      	ldr	r3, [r7, #16]
 8003b1c:	2b08      	cmp	r3, #8
 8003b1e:	d101      	bne.n	8003b24 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003b20:	4b23      	ldr	r3, [pc, #140]	@ (8003bb0 <HAL_RCC_GetSysClockFreq+0x114>)
 8003b22:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003b24:	693b      	ldr	r3, [r7, #16]
 8003b26:	2b0c      	cmp	r3, #12
 8003b28:	d134      	bne.n	8003b94 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003b2a:	4b1e      	ldr	r3, [pc, #120]	@ (8003ba4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003b2c:	68db      	ldr	r3, [r3, #12]
 8003b2e:	f003 0303 	and.w	r3, r3, #3
 8003b32:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003b34:	68bb      	ldr	r3, [r7, #8]
 8003b36:	2b02      	cmp	r3, #2
 8003b38:	d003      	beq.n	8003b42 <HAL_RCC_GetSysClockFreq+0xa6>
 8003b3a:	68bb      	ldr	r3, [r7, #8]
 8003b3c:	2b03      	cmp	r3, #3
 8003b3e:	d003      	beq.n	8003b48 <HAL_RCC_GetSysClockFreq+0xac>
 8003b40:	e005      	b.n	8003b4e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003b42:	4b1a      	ldr	r3, [pc, #104]	@ (8003bac <HAL_RCC_GetSysClockFreq+0x110>)
 8003b44:	617b      	str	r3, [r7, #20]
      break;
 8003b46:	e005      	b.n	8003b54 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003b48:	4b19      	ldr	r3, [pc, #100]	@ (8003bb0 <HAL_RCC_GetSysClockFreq+0x114>)
 8003b4a:	617b      	str	r3, [r7, #20]
      break;
 8003b4c:	e002      	b.n	8003b54 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003b4e:	69fb      	ldr	r3, [r7, #28]
 8003b50:	617b      	str	r3, [r7, #20]
      break;
 8003b52:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003b54:	4b13      	ldr	r3, [pc, #76]	@ (8003ba4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003b56:	68db      	ldr	r3, [r3, #12]
 8003b58:	091b      	lsrs	r3, r3, #4
 8003b5a:	f003 0307 	and.w	r3, r3, #7
 8003b5e:	3301      	adds	r3, #1
 8003b60:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003b62:	4b10      	ldr	r3, [pc, #64]	@ (8003ba4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003b64:	68db      	ldr	r3, [r3, #12]
 8003b66:	0a1b      	lsrs	r3, r3, #8
 8003b68:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003b6c:	697a      	ldr	r2, [r7, #20]
 8003b6e:	fb03 f202 	mul.w	r2, r3, r2
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b78:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003b7a:	4b0a      	ldr	r3, [pc, #40]	@ (8003ba4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003b7c:	68db      	ldr	r3, [r3, #12]
 8003b7e:	0e5b      	lsrs	r3, r3, #25
 8003b80:	f003 0303 	and.w	r3, r3, #3
 8003b84:	3301      	adds	r3, #1
 8003b86:	005b      	lsls	r3, r3, #1
 8003b88:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003b8a:	697a      	ldr	r2, [r7, #20]
 8003b8c:	683b      	ldr	r3, [r7, #0]
 8003b8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b92:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003b94:	69bb      	ldr	r3, [r7, #24]
}
 8003b96:	4618      	mov	r0, r3
 8003b98:	3724      	adds	r7, #36	@ 0x24
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba0:	4770      	bx	lr
 8003ba2:	bf00      	nop
 8003ba4:	40021000 	.word	0x40021000
 8003ba8:	08007100 	.word	0x08007100
 8003bac:	00f42400 	.word	0x00f42400
 8003bb0:	007a1200 	.word	0x007a1200

08003bb4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003bb4:	b480      	push	{r7}
 8003bb6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003bb8:	4b03      	ldr	r3, [pc, #12]	@ (8003bc8 <HAL_RCC_GetHCLKFreq+0x14>)
 8003bba:	681b      	ldr	r3, [r3, #0]
}
 8003bbc:	4618      	mov	r0, r3
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc4:	4770      	bx	lr
 8003bc6:	bf00      	nop
 8003bc8:	20000000 	.word	0x20000000

08003bcc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003bd0:	f7ff fff0 	bl	8003bb4 <HAL_RCC_GetHCLKFreq>
 8003bd4:	4602      	mov	r2, r0
 8003bd6:	4b06      	ldr	r3, [pc, #24]	@ (8003bf0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003bd8:	689b      	ldr	r3, [r3, #8]
 8003bda:	0a1b      	lsrs	r3, r3, #8
 8003bdc:	f003 0307 	and.w	r3, r3, #7
 8003be0:	4904      	ldr	r1, [pc, #16]	@ (8003bf4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003be2:	5ccb      	ldrb	r3, [r1, r3]
 8003be4:	f003 031f 	and.w	r3, r3, #31
 8003be8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003bec:	4618      	mov	r0, r3
 8003bee:	bd80      	pop	{r7, pc}
 8003bf0:	40021000 	.word	0x40021000
 8003bf4:	080070f8 	.word	0x080070f8

08003bf8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003bfc:	f7ff ffda 	bl	8003bb4 <HAL_RCC_GetHCLKFreq>
 8003c00:	4602      	mov	r2, r0
 8003c02:	4b06      	ldr	r3, [pc, #24]	@ (8003c1c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003c04:	689b      	ldr	r3, [r3, #8]
 8003c06:	0adb      	lsrs	r3, r3, #11
 8003c08:	f003 0307 	and.w	r3, r3, #7
 8003c0c:	4904      	ldr	r1, [pc, #16]	@ (8003c20 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003c0e:	5ccb      	ldrb	r3, [r1, r3]
 8003c10:	f003 031f 	and.w	r3, r3, #31
 8003c14:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c18:	4618      	mov	r0, r3
 8003c1a:	bd80      	pop	{r7, pc}
 8003c1c:	40021000 	.word	0x40021000
 8003c20:	080070f8 	.word	0x080070f8

08003c24 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b086      	sub	sp, #24
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003c2c:	2300      	movs	r3, #0
 8003c2e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003c30:	4b2a      	ldr	r3, [pc, #168]	@ (8003cdc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003c32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c34:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d003      	beq.n	8003c44 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003c3c:	f7ff f9ee 	bl	800301c <HAL_PWREx_GetVoltageRange>
 8003c40:	6178      	str	r0, [r7, #20]
 8003c42:	e014      	b.n	8003c6e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003c44:	4b25      	ldr	r3, [pc, #148]	@ (8003cdc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003c46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c48:	4a24      	ldr	r2, [pc, #144]	@ (8003cdc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003c4a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c4e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003c50:	4b22      	ldr	r3, [pc, #136]	@ (8003cdc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003c52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c54:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c58:	60fb      	str	r3, [r7, #12]
 8003c5a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003c5c:	f7ff f9de 	bl	800301c <HAL_PWREx_GetVoltageRange>
 8003c60:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003c62:	4b1e      	ldr	r3, [pc, #120]	@ (8003cdc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003c64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c66:	4a1d      	ldr	r2, [pc, #116]	@ (8003cdc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003c68:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003c6c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003c6e:	697b      	ldr	r3, [r7, #20]
 8003c70:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003c74:	d10b      	bne.n	8003c8e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	2b80      	cmp	r3, #128	@ 0x80
 8003c7a:	d919      	bls.n	8003cb0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	2ba0      	cmp	r3, #160	@ 0xa0
 8003c80:	d902      	bls.n	8003c88 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003c82:	2302      	movs	r3, #2
 8003c84:	613b      	str	r3, [r7, #16]
 8003c86:	e013      	b.n	8003cb0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003c88:	2301      	movs	r3, #1
 8003c8a:	613b      	str	r3, [r7, #16]
 8003c8c:	e010      	b.n	8003cb0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	2b80      	cmp	r3, #128	@ 0x80
 8003c92:	d902      	bls.n	8003c9a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003c94:	2303      	movs	r3, #3
 8003c96:	613b      	str	r3, [r7, #16]
 8003c98:	e00a      	b.n	8003cb0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	2b80      	cmp	r3, #128	@ 0x80
 8003c9e:	d102      	bne.n	8003ca6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003ca0:	2302      	movs	r3, #2
 8003ca2:	613b      	str	r3, [r7, #16]
 8003ca4:	e004      	b.n	8003cb0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	2b70      	cmp	r3, #112	@ 0x70
 8003caa:	d101      	bne.n	8003cb0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003cac:	2301      	movs	r3, #1
 8003cae:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003cb0:	4b0b      	ldr	r3, [pc, #44]	@ (8003ce0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f023 0207 	bic.w	r2, r3, #7
 8003cb8:	4909      	ldr	r1, [pc, #36]	@ (8003ce0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003cba:	693b      	ldr	r3, [r7, #16]
 8003cbc:	4313      	orrs	r3, r2
 8003cbe:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003cc0:	4b07      	ldr	r3, [pc, #28]	@ (8003ce0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f003 0307 	and.w	r3, r3, #7
 8003cc8:	693a      	ldr	r2, [r7, #16]
 8003cca:	429a      	cmp	r2, r3
 8003ccc:	d001      	beq.n	8003cd2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003cce:	2301      	movs	r3, #1
 8003cd0:	e000      	b.n	8003cd4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003cd2:	2300      	movs	r3, #0
}
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	3718      	adds	r7, #24
 8003cd8:	46bd      	mov	sp, r7
 8003cda:	bd80      	pop	{r7, pc}
 8003cdc:	40021000 	.word	0x40021000
 8003ce0:	40022000 	.word	0x40022000

08003ce4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	b086      	sub	sp, #24
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003cec:	2300      	movs	r3, #0
 8003cee:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003cf0:	2300      	movs	r3, #0
 8003cf2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d041      	beq.n	8003d84 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003d04:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003d08:	d02a      	beq.n	8003d60 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003d0a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003d0e:	d824      	bhi.n	8003d5a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003d10:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003d14:	d008      	beq.n	8003d28 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003d16:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003d1a:	d81e      	bhi.n	8003d5a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d00a      	beq.n	8003d36 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003d20:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003d24:	d010      	beq.n	8003d48 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003d26:	e018      	b.n	8003d5a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003d28:	4b86      	ldr	r3, [pc, #536]	@ (8003f44 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d2a:	68db      	ldr	r3, [r3, #12]
 8003d2c:	4a85      	ldr	r2, [pc, #532]	@ (8003f44 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d2e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d32:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003d34:	e015      	b.n	8003d62 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	3304      	adds	r3, #4
 8003d3a:	2100      	movs	r1, #0
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	f000 fabb 	bl	80042b8 <RCCEx_PLLSAI1_Config>
 8003d42:	4603      	mov	r3, r0
 8003d44:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003d46:	e00c      	b.n	8003d62 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	3320      	adds	r3, #32
 8003d4c:	2100      	movs	r1, #0
 8003d4e:	4618      	mov	r0, r3
 8003d50:	f000 fba6 	bl	80044a0 <RCCEx_PLLSAI2_Config>
 8003d54:	4603      	mov	r3, r0
 8003d56:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003d58:	e003      	b.n	8003d62 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003d5a:	2301      	movs	r3, #1
 8003d5c:	74fb      	strb	r3, [r7, #19]
      break;
 8003d5e:	e000      	b.n	8003d62 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003d60:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003d62:	7cfb      	ldrb	r3, [r7, #19]
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d10b      	bne.n	8003d80 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003d68:	4b76      	ldr	r3, [pc, #472]	@ (8003f44 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d6e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003d76:	4973      	ldr	r1, [pc, #460]	@ (8003f44 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d78:	4313      	orrs	r3, r2
 8003d7a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003d7e:	e001      	b.n	8003d84 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d80:	7cfb      	ldrb	r3, [r7, #19]
 8003d82:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d041      	beq.n	8003e14 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003d94:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003d98:	d02a      	beq.n	8003df0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003d9a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003d9e:	d824      	bhi.n	8003dea <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003da0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003da4:	d008      	beq.n	8003db8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003da6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003daa:	d81e      	bhi.n	8003dea <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d00a      	beq.n	8003dc6 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003db0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003db4:	d010      	beq.n	8003dd8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003db6:	e018      	b.n	8003dea <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003db8:	4b62      	ldr	r3, [pc, #392]	@ (8003f44 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003dba:	68db      	ldr	r3, [r3, #12]
 8003dbc:	4a61      	ldr	r2, [pc, #388]	@ (8003f44 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003dbe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003dc2:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003dc4:	e015      	b.n	8003df2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	3304      	adds	r3, #4
 8003dca:	2100      	movs	r1, #0
 8003dcc:	4618      	mov	r0, r3
 8003dce:	f000 fa73 	bl	80042b8 <RCCEx_PLLSAI1_Config>
 8003dd2:	4603      	mov	r3, r0
 8003dd4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003dd6:	e00c      	b.n	8003df2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	3320      	adds	r3, #32
 8003ddc:	2100      	movs	r1, #0
 8003dde:	4618      	mov	r0, r3
 8003de0:	f000 fb5e 	bl	80044a0 <RCCEx_PLLSAI2_Config>
 8003de4:	4603      	mov	r3, r0
 8003de6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003de8:	e003      	b.n	8003df2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003dea:	2301      	movs	r3, #1
 8003dec:	74fb      	strb	r3, [r7, #19]
      break;
 8003dee:	e000      	b.n	8003df2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003df0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003df2:	7cfb      	ldrb	r3, [r7, #19]
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d10b      	bne.n	8003e10 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003df8:	4b52      	ldr	r3, [pc, #328]	@ (8003f44 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003dfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003dfe:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003e06:	494f      	ldr	r1, [pc, #316]	@ (8003f44 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e08:	4313      	orrs	r3, r2
 8003e0a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003e0e:	e001      	b.n	8003e14 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e10:	7cfb      	ldrb	r3, [r7, #19]
 8003e12:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	f000 80a0 	beq.w	8003f62 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e22:	2300      	movs	r3, #0
 8003e24:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003e26:	4b47      	ldr	r3, [pc, #284]	@ (8003f44 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d101      	bne.n	8003e36 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003e32:	2301      	movs	r3, #1
 8003e34:	e000      	b.n	8003e38 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003e36:	2300      	movs	r3, #0
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d00d      	beq.n	8003e58 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e3c:	4b41      	ldr	r3, [pc, #260]	@ (8003f44 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e40:	4a40      	ldr	r2, [pc, #256]	@ (8003f44 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e42:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e46:	6593      	str	r3, [r2, #88]	@ 0x58
 8003e48:	4b3e      	ldr	r3, [pc, #248]	@ (8003f44 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e4c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e50:	60bb      	str	r3, [r7, #8]
 8003e52:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e54:	2301      	movs	r3, #1
 8003e56:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003e58:	4b3b      	ldr	r3, [pc, #236]	@ (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	4a3a      	ldr	r2, [pc, #232]	@ (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003e5e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e62:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003e64:	f7fd ff98 	bl	8001d98 <HAL_GetTick>
 8003e68:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003e6a:	e009      	b.n	8003e80 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e6c:	f7fd ff94 	bl	8001d98 <HAL_GetTick>
 8003e70:	4602      	mov	r2, r0
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	1ad3      	subs	r3, r2, r3
 8003e76:	2b02      	cmp	r3, #2
 8003e78:	d902      	bls.n	8003e80 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003e7a:	2303      	movs	r3, #3
 8003e7c:	74fb      	strb	r3, [r7, #19]
        break;
 8003e7e:	e005      	b.n	8003e8c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003e80:	4b31      	ldr	r3, [pc, #196]	@ (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d0ef      	beq.n	8003e6c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003e8c:	7cfb      	ldrb	r3, [r7, #19]
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d15c      	bne.n	8003f4c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003e92:	4b2c      	ldr	r3, [pc, #176]	@ (8003f44 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003e94:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e98:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003e9c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003e9e:	697b      	ldr	r3, [r7, #20]
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d01f      	beq.n	8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003eaa:	697a      	ldr	r2, [r7, #20]
 8003eac:	429a      	cmp	r2, r3
 8003eae:	d019      	beq.n	8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003eb0:	4b24      	ldr	r3, [pc, #144]	@ (8003f44 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003eb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003eb6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003eba:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003ebc:	4b21      	ldr	r3, [pc, #132]	@ (8003f44 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ebe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ec2:	4a20      	ldr	r2, [pc, #128]	@ (8003f44 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ec4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ec8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003ecc:	4b1d      	ldr	r3, [pc, #116]	@ (8003f44 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ece:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ed2:	4a1c      	ldr	r2, [pc, #112]	@ (8003f44 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ed4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ed8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003edc:	4a19      	ldr	r2, [pc, #100]	@ (8003f44 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ede:	697b      	ldr	r3, [r7, #20]
 8003ee0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003ee4:	697b      	ldr	r3, [r7, #20]
 8003ee6:	f003 0301 	and.w	r3, r3, #1
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d016      	beq.n	8003f1c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003eee:	f7fd ff53 	bl	8001d98 <HAL_GetTick>
 8003ef2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003ef4:	e00b      	b.n	8003f0e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ef6:	f7fd ff4f 	bl	8001d98 <HAL_GetTick>
 8003efa:	4602      	mov	r2, r0
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	1ad3      	subs	r3, r2, r3
 8003f00:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f04:	4293      	cmp	r3, r2
 8003f06:	d902      	bls.n	8003f0e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003f08:	2303      	movs	r3, #3
 8003f0a:	74fb      	strb	r3, [r7, #19]
            break;
 8003f0c:	e006      	b.n	8003f1c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f0e:	4b0d      	ldr	r3, [pc, #52]	@ (8003f44 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f10:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f14:	f003 0302 	and.w	r3, r3, #2
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d0ec      	beq.n	8003ef6 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003f1c:	7cfb      	ldrb	r3, [r7, #19]
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d10c      	bne.n	8003f3c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003f22:	4b08      	ldr	r3, [pc, #32]	@ (8003f44 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f28:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003f32:	4904      	ldr	r1, [pc, #16]	@ (8003f44 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f34:	4313      	orrs	r3, r2
 8003f36:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003f3a:	e009      	b.n	8003f50 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003f3c:	7cfb      	ldrb	r3, [r7, #19]
 8003f3e:	74bb      	strb	r3, [r7, #18]
 8003f40:	e006      	b.n	8003f50 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003f42:	bf00      	nop
 8003f44:	40021000 	.word	0x40021000
 8003f48:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f4c:	7cfb      	ldrb	r3, [r7, #19]
 8003f4e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003f50:	7c7b      	ldrb	r3, [r7, #17]
 8003f52:	2b01      	cmp	r3, #1
 8003f54:	d105      	bne.n	8003f62 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f56:	4b9e      	ldr	r3, [pc, #632]	@ (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f5a:	4a9d      	ldr	r2, [pc, #628]	@ (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f5c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003f60:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f003 0301 	and.w	r3, r3, #1
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d00a      	beq.n	8003f84 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003f6e:	4b98      	ldr	r3, [pc, #608]	@ (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f74:	f023 0203 	bic.w	r2, r3, #3
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f7c:	4994      	ldr	r1, [pc, #592]	@ (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f7e:	4313      	orrs	r3, r2
 8003f80:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f003 0302 	and.w	r3, r3, #2
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d00a      	beq.n	8003fa6 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003f90:	4b8f      	ldr	r3, [pc, #572]	@ (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f96:	f023 020c 	bic.w	r2, r3, #12
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f9e:	498c      	ldr	r1, [pc, #560]	@ (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fa0:	4313      	orrs	r3, r2
 8003fa2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f003 0304 	and.w	r3, r3, #4
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d00a      	beq.n	8003fc8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003fb2:	4b87      	ldr	r3, [pc, #540]	@ (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fb8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fc0:	4983      	ldr	r1, [pc, #524]	@ (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fc2:	4313      	orrs	r3, r2
 8003fc4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f003 0308 	and.w	r3, r3, #8
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d00a      	beq.n	8003fea <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003fd4:	4b7e      	ldr	r3, [pc, #504]	@ (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fda:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fe2:	497b      	ldr	r1, [pc, #492]	@ (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fe4:	4313      	orrs	r3, r2
 8003fe6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f003 0310 	and.w	r3, r3, #16
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d00a      	beq.n	800400c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003ff6:	4b76      	ldr	r3, [pc, #472]	@ (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ff8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ffc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004004:	4972      	ldr	r1, [pc, #456]	@ (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004006:	4313      	orrs	r3, r2
 8004008:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f003 0320 	and.w	r3, r3, #32
 8004014:	2b00      	cmp	r3, #0
 8004016:	d00a      	beq.n	800402e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004018:	4b6d      	ldr	r3, [pc, #436]	@ (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800401a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800401e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004026:	496a      	ldr	r1, [pc, #424]	@ (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004028:	4313      	orrs	r3, r2
 800402a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004036:	2b00      	cmp	r3, #0
 8004038:	d00a      	beq.n	8004050 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800403a:	4b65      	ldr	r3, [pc, #404]	@ (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800403c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004040:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004048:	4961      	ldr	r1, [pc, #388]	@ (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800404a:	4313      	orrs	r3, r2
 800404c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004058:	2b00      	cmp	r3, #0
 800405a:	d00a      	beq.n	8004072 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800405c:	4b5c      	ldr	r3, [pc, #368]	@ (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800405e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004062:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800406a:	4959      	ldr	r1, [pc, #356]	@ (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800406c:	4313      	orrs	r3, r2
 800406e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800407a:	2b00      	cmp	r3, #0
 800407c:	d00a      	beq.n	8004094 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800407e:	4b54      	ldr	r3, [pc, #336]	@ (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004080:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004084:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800408c:	4950      	ldr	r1, [pc, #320]	@ (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800408e:	4313      	orrs	r3, r2
 8004090:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800409c:	2b00      	cmp	r3, #0
 800409e:	d00a      	beq.n	80040b6 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80040a0:	4b4b      	ldr	r3, [pc, #300]	@ (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040a6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040ae:	4948      	ldr	r1, [pc, #288]	@ (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040b0:	4313      	orrs	r3, r2
 80040b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d00a      	beq.n	80040d8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80040c2:	4b43      	ldr	r3, [pc, #268]	@ (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040c8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040d0:	493f      	ldr	r1, [pc, #252]	@ (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040d2:	4313      	orrs	r3, r2
 80040d4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d028      	beq.n	8004136 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80040e4:	4b3a      	ldr	r3, [pc, #232]	@ (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040ea:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80040f2:	4937      	ldr	r1, [pc, #220]	@ (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80040f4:	4313      	orrs	r3, r2
 80040f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80040fe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004102:	d106      	bne.n	8004112 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004104:	4b32      	ldr	r3, [pc, #200]	@ (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004106:	68db      	ldr	r3, [r3, #12]
 8004108:	4a31      	ldr	r2, [pc, #196]	@ (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800410a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800410e:	60d3      	str	r3, [r2, #12]
 8004110:	e011      	b.n	8004136 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004116:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800411a:	d10c      	bne.n	8004136 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	3304      	adds	r3, #4
 8004120:	2101      	movs	r1, #1
 8004122:	4618      	mov	r0, r3
 8004124:	f000 f8c8 	bl	80042b8 <RCCEx_PLLSAI1_Config>
 8004128:	4603      	mov	r3, r0
 800412a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800412c:	7cfb      	ldrb	r3, [r7, #19]
 800412e:	2b00      	cmp	r3, #0
 8004130:	d001      	beq.n	8004136 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8004132:	7cfb      	ldrb	r3, [r7, #19]
 8004134:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800413e:	2b00      	cmp	r3, #0
 8004140:	d028      	beq.n	8004194 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004142:	4b23      	ldr	r3, [pc, #140]	@ (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004144:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004148:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004150:	491f      	ldr	r1, [pc, #124]	@ (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004152:	4313      	orrs	r3, r2
 8004154:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800415c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004160:	d106      	bne.n	8004170 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004162:	4b1b      	ldr	r3, [pc, #108]	@ (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004164:	68db      	ldr	r3, [r3, #12]
 8004166:	4a1a      	ldr	r2, [pc, #104]	@ (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004168:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800416c:	60d3      	str	r3, [r2, #12]
 800416e:	e011      	b.n	8004194 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004174:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004178:	d10c      	bne.n	8004194 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	3304      	adds	r3, #4
 800417e:	2101      	movs	r1, #1
 8004180:	4618      	mov	r0, r3
 8004182:	f000 f899 	bl	80042b8 <RCCEx_PLLSAI1_Config>
 8004186:	4603      	mov	r3, r0
 8004188:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800418a:	7cfb      	ldrb	r3, [r7, #19]
 800418c:	2b00      	cmp	r3, #0
 800418e:	d001      	beq.n	8004194 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8004190:	7cfb      	ldrb	r3, [r7, #19]
 8004192:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800419c:	2b00      	cmp	r3, #0
 800419e:	d02b      	beq.n	80041f8 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80041a0:	4b0b      	ldr	r3, [pc, #44]	@ (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041a6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80041ae:	4908      	ldr	r1, [pc, #32]	@ (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041b0:	4313      	orrs	r3, r2
 80041b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80041ba:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80041be:	d109      	bne.n	80041d4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80041c0:	4b03      	ldr	r3, [pc, #12]	@ (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041c2:	68db      	ldr	r3, [r3, #12]
 80041c4:	4a02      	ldr	r2, [pc, #8]	@ (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041c6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80041ca:	60d3      	str	r3, [r2, #12]
 80041cc:	e014      	b.n	80041f8 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80041ce:	bf00      	nop
 80041d0:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80041d8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80041dc:	d10c      	bne.n	80041f8 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	3304      	adds	r3, #4
 80041e2:	2101      	movs	r1, #1
 80041e4:	4618      	mov	r0, r3
 80041e6:	f000 f867 	bl	80042b8 <RCCEx_PLLSAI1_Config>
 80041ea:	4603      	mov	r3, r0
 80041ec:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80041ee:	7cfb      	ldrb	r3, [r7, #19]
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d001      	beq.n	80041f8 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80041f4:	7cfb      	ldrb	r3, [r7, #19]
 80041f6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004200:	2b00      	cmp	r3, #0
 8004202:	d02f      	beq.n	8004264 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004204:	4b2b      	ldr	r3, [pc, #172]	@ (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004206:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800420a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004212:	4928      	ldr	r1, [pc, #160]	@ (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004214:	4313      	orrs	r3, r2
 8004216:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800421e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004222:	d10d      	bne.n	8004240 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	3304      	adds	r3, #4
 8004228:	2102      	movs	r1, #2
 800422a:	4618      	mov	r0, r3
 800422c:	f000 f844 	bl	80042b8 <RCCEx_PLLSAI1_Config>
 8004230:	4603      	mov	r3, r0
 8004232:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004234:	7cfb      	ldrb	r3, [r7, #19]
 8004236:	2b00      	cmp	r3, #0
 8004238:	d014      	beq.n	8004264 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800423a:	7cfb      	ldrb	r3, [r7, #19]
 800423c:	74bb      	strb	r3, [r7, #18]
 800423e:	e011      	b.n	8004264 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004244:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004248:	d10c      	bne.n	8004264 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	3320      	adds	r3, #32
 800424e:	2102      	movs	r1, #2
 8004250:	4618      	mov	r0, r3
 8004252:	f000 f925 	bl	80044a0 <RCCEx_PLLSAI2_Config>
 8004256:	4603      	mov	r3, r0
 8004258:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800425a:	7cfb      	ldrb	r3, [r7, #19]
 800425c:	2b00      	cmp	r3, #0
 800425e:	d001      	beq.n	8004264 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004260:	7cfb      	ldrb	r3, [r7, #19]
 8004262:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800426c:	2b00      	cmp	r3, #0
 800426e:	d00a      	beq.n	8004286 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004270:	4b10      	ldr	r3, [pc, #64]	@ (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004272:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004276:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800427e:	490d      	ldr	r1, [pc, #52]	@ (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004280:	4313      	orrs	r3, r2
 8004282:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800428e:	2b00      	cmp	r3, #0
 8004290:	d00b      	beq.n	80042aa <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004292:	4b08      	ldr	r3, [pc, #32]	@ (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004294:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004298:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80042a2:	4904      	ldr	r1, [pc, #16]	@ (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80042a4:	4313      	orrs	r3, r2
 80042a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80042aa:	7cbb      	ldrb	r3, [r7, #18]
}
 80042ac:	4618      	mov	r0, r3
 80042ae:	3718      	adds	r7, #24
 80042b0:	46bd      	mov	sp, r7
 80042b2:	bd80      	pop	{r7, pc}
 80042b4:	40021000 	.word	0x40021000

080042b8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80042b8:	b580      	push	{r7, lr}
 80042ba:	b084      	sub	sp, #16
 80042bc:	af00      	add	r7, sp, #0
 80042be:	6078      	str	r0, [r7, #4]
 80042c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80042c2:	2300      	movs	r3, #0
 80042c4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80042c6:	4b75      	ldr	r3, [pc, #468]	@ (800449c <RCCEx_PLLSAI1_Config+0x1e4>)
 80042c8:	68db      	ldr	r3, [r3, #12]
 80042ca:	f003 0303 	and.w	r3, r3, #3
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d018      	beq.n	8004304 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80042d2:	4b72      	ldr	r3, [pc, #456]	@ (800449c <RCCEx_PLLSAI1_Config+0x1e4>)
 80042d4:	68db      	ldr	r3, [r3, #12]
 80042d6:	f003 0203 	and.w	r2, r3, #3
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	429a      	cmp	r2, r3
 80042e0:	d10d      	bne.n	80042fe <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
       ||
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d009      	beq.n	80042fe <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80042ea:	4b6c      	ldr	r3, [pc, #432]	@ (800449c <RCCEx_PLLSAI1_Config+0x1e4>)
 80042ec:	68db      	ldr	r3, [r3, #12]
 80042ee:	091b      	lsrs	r3, r3, #4
 80042f0:	f003 0307 	and.w	r3, r3, #7
 80042f4:	1c5a      	adds	r2, r3, #1
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	685b      	ldr	r3, [r3, #4]
       ||
 80042fa:	429a      	cmp	r2, r3
 80042fc:	d047      	beq.n	800438e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80042fe:	2301      	movs	r3, #1
 8004300:	73fb      	strb	r3, [r7, #15]
 8004302:	e044      	b.n	800438e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	2b03      	cmp	r3, #3
 800430a:	d018      	beq.n	800433e <RCCEx_PLLSAI1_Config+0x86>
 800430c:	2b03      	cmp	r3, #3
 800430e:	d825      	bhi.n	800435c <RCCEx_PLLSAI1_Config+0xa4>
 8004310:	2b01      	cmp	r3, #1
 8004312:	d002      	beq.n	800431a <RCCEx_PLLSAI1_Config+0x62>
 8004314:	2b02      	cmp	r3, #2
 8004316:	d009      	beq.n	800432c <RCCEx_PLLSAI1_Config+0x74>
 8004318:	e020      	b.n	800435c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800431a:	4b60      	ldr	r3, [pc, #384]	@ (800449c <RCCEx_PLLSAI1_Config+0x1e4>)
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f003 0302 	and.w	r3, r3, #2
 8004322:	2b00      	cmp	r3, #0
 8004324:	d11d      	bne.n	8004362 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004326:	2301      	movs	r3, #1
 8004328:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800432a:	e01a      	b.n	8004362 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800432c:	4b5b      	ldr	r3, [pc, #364]	@ (800449c <RCCEx_PLLSAI1_Config+0x1e4>)
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004334:	2b00      	cmp	r3, #0
 8004336:	d116      	bne.n	8004366 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004338:	2301      	movs	r3, #1
 800433a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800433c:	e013      	b.n	8004366 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800433e:	4b57      	ldr	r3, [pc, #348]	@ (800449c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004346:	2b00      	cmp	r3, #0
 8004348:	d10f      	bne.n	800436a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800434a:	4b54      	ldr	r3, [pc, #336]	@ (800449c <RCCEx_PLLSAI1_Config+0x1e4>)
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004352:	2b00      	cmp	r3, #0
 8004354:	d109      	bne.n	800436a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004356:	2301      	movs	r3, #1
 8004358:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800435a:	e006      	b.n	800436a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800435c:	2301      	movs	r3, #1
 800435e:	73fb      	strb	r3, [r7, #15]
      break;
 8004360:	e004      	b.n	800436c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004362:	bf00      	nop
 8004364:	e002      	b.n	800436c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004366:	bf00      	nop
 8004368:	e000      	b.n	800436c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800436a:	bf00      	nop
    }

    if(status == HAL_OK)
 800436c:	7bfb      	ldrb	r3, [r7, #15]
 800436e:	2b00      	cmp	r3, #0
 8004370:	d10d      	bne.n	800438e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004372:	4b4a      	ldr	r3, [pc, #296]	@ (800449c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004374:	68db      	ldr	r3, [r3, #12]
 8004376:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	6819      	ldr	r1, [r3, #0]
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	685b      	ldr	r3, [r3, #4]
 8004382:	3b01      	subs	r3, #1
 8004384:	011b      	lsls	r3, r3, #4
 8004386:	430b      	orrs	r3, r1
 8004388:	4944      	ldr	r1, [pc, #272]	@ (800449c <RCCEx_PLLSAI1_Config+0x1e4>)
 800438a:	4313      	orrs	r3, r2
 800438c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800438e:	7bfb      	ldrb	r3, [r7, #15]
 8004390:	2b00      	cmp	r3, #0
 8004392:	d17d      	bne.n	8004490 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004394:	4b41      	ldr	r3, [pc, #260]	@ (800449c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	4a40      	ldr	r2, [pc, #256]	@ (800449c <RCCEx_PLLSAI1_Config+0x1e4>)
 800439a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800439e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80043a0:	f7fd fcfa 	bl	8001d98 <HAL_GetTick>
 80043a4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80043a6:	e009      	b.n	80043bc <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80043a8:	f7fd fcf6 	bl	8001d98 <HAL_GetTick>
 80043ac:	4602      	mov	r2, r0
 80043ae:	68bb      	ldr	r3, [r7, #8]
 80043b0:	1ad3      	subs	r3, r2, r3
 80043b2:	2b02      	cmp	r3, #2
 80043b4:	d902      	bls.n	80043bc <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80043b6:	2303      	movs	r3, #3
 80043b8:	73fb      	strb	r3, [r7, #15]
        break;
 80043ba:	e005      	b.n	80043c8 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80043bc:	4b37      	ldr	r3, [pc, #220]	@ (800449c <RCCEx_PLLSAI1_Config+0x1e4>)
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d1ef      	bne.n	80043a8 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80043c8:	7bfb      	ldrb	r3, [r7, #15]
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d160      	bne.n	8004490 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80043ce:	683b      	ldr	r3, [r7, #0]
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d111      	bne.n	80043f8 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80043d4:	4b31      	ldr	r3, [pc, #196]	@ (800449c <RCCEx_PLLSAI1_Config+0x1e4>)
 80043d6:	691b      	ldr	r3, [r3, #16]
 80043d8:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80043dc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80043e0:	687a      	ldr	r2, [r7, #4]
 80043e2:	6892      	ldr	r2, [r2, #8]
 80043e4:	0211      	lsls	r1, r2, #8
 80043e6:	687a      	ldr	r2, [r7, #4]
 80043e8:	68d2      	ldr	r2, [r2, #12]
 80043ea:	0912      	lsrs	r2, r2, #4
 80043ec:	0452      	lsls	r2, r2, #17
 80043ee:	430a      	orrs	r2, r1
 80043f0:	492a      	ldr	r1, [pc, #168]	@ (800449c <RCCEx_PLLSAI1_Config+0x1e4>)
 80043f2:	4313      	orrs	r3, r2
 80043f4:	610b      	str	r3, [r1, #16]
 80043f6:	e027      	b.n	8004448 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80043f8:	683b      	ldr	r3, [r7, #0]
 80043fa:	2b01      	cmp	r3, #1
 80043fc:	d112      	bne.n	8004424 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80043fe:	4b27      	ldr	r3, [pc, #156]	@ (800449c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004400:	691b      	ldr	r3, [r3, #16]
 8004402:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8004406:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800440a:	687a      	ldr	r2, [r7, #4]
 800440c:	6892      	ldr	r2, [r2, #8]
 800440e:	0211      	lsls	r1, r2, #8
 8004410:	687a      	ldr	r2, [r7, #4]
 8004412:	6912      	ldr	r2, [r2, #16]
 8004414:	0852      	lsrs	r2, r2, #1
 8004416:	3a01      	subs	r2, #1
 8004418:	0552      	lsls	r2, r2, #21
 800441a:	430a      	orrs	r2, r1
 800441c:	491f      	ldr	r1, [pc, #124]	@ (800449c <RCCEx_PLLSAI1_Config+0x1e4>)
 800441e:	4313      	orrs	r3, r2
 8004420:	610b      	str	r3, [r1, #16]
 8004422:	e011      	b.n	8004448 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004424:	4b1d      	ldr	r3, [pc, #116]	@ (800449c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004426:	691b      	ldr	r3, [r3, #16]
 8004428:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800442c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004430:	687a      	ldr	r2, [r7, #4]
 8004432:	6892      	ldr	r2, [r2, #8]
 8004434:	0211      	lsls	r1, r2, #8
 8004436:	687a      	ldr	r2, [r7, #4]
 8004438:	6952      	ldr	r2, [r2, #20]
 800443a:	0852      	lsrs	r2, r2, #1
 800443c:	3a01      	subs	r2, #1
 800443e:	0652      	lsls	r2, r2, #25
 8004440:	430a      	orrs	r2, r1
 8004442:	4916      	ldr	r1, [pc, #88]	@ (800449c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004444:	4313      	orrs	r3, r2
 8004446:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004448:	4b14      	ldr	r3, [pc, #80]	@ (800449c <RCCEx_PLLSAI1_Config+0x1e4>)
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	4a13      	ldr	r2, [pc, #76]	@ (800449c <RCCEx_PLLSAI1_Config+0x1e4>)
 800444e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004452:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004454:	f7fd fca0 	bl	8001d98 <HAL_GetTick>
 8004458:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800445a:	e009      	b.n	8004470 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800445c:	f7fd fc9c 	bl	8001d98 <HAL_GetTick>
 8004460:	4602      	mov	r2, r0
 8004462:	68bb      	ldr	r3, [r7, #8]
 8004464:	1ad3      	subs	r3, r2, r3
 8004466:	2b02      	cmp	r3, #2
 8004468:	d902      	bls.n	8004470 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800446a:	2303      	movs	r3, #3
 800446c:	73fb      	strb	r3, [r7, #15]
          break;
 800446e:	e005      	b.n	800447c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004470:	4b0a      	ldr	r3, [pc, #40]	@ (800449c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004478:	2b00      	cmp	r3, #0
 800447a:	d0ef      	beq.n	800445c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 800447c:	7bfb      	ldrb	r3, [r7, #15]
 800447e:	2b00      	cmp	r3, #0
 8004480:	d106      	bne.n	8004490 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004482:	4b06      	ldr	r3, [pc, #24]	@ (800449c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004484:	691a      	ldr	r2, [r3, #16]
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	699b      	ldr	r3, [r3, #24]
 800448a:	4904      	ldr	r1, [pc, #16]	@ (800449c <RCCEx_PLLSAI1_Config+0x1e4>)
 800448c:	4313      	orrs	r3, r2
 800448e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004490:	7bfb      	ldrb	r3, [r7, #15]
}
 8004492:	4618      	mov	r0, r3
 8004494:	3710      	adds	r7, #16
 8004496:	46bd      	mov	sp, r7
 8004498:	bd80      	pop	{r7, pc}
 800449a:	bf00      	nop
 800449c:	40021000 	.word	0x40021000

080044a0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80044a0:	b580      	push	{r7, lr}
 80044a2:	b084      	sub	sp, #16
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	6078      	str	r0, [r7, #4]
 80044a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80044aa:	2300      	movs	r3, #0
 80044ac:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80044ae:	4b6a      	ldr	r3, [pc, #424]	@ (8004658 <RCCEx_PLLSAI2_Config+0x1b8>)
 80044b0:	68db      	ldr	r3, [r3, #12]
 80044b2:	f003 0303 	and.w	r3, r3, #3
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d018      	beq.n	80044ec <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80044ba:	4b67      	ldr	r3, [pc, #412]	@ (8004658 <RCCEx_PLLSAI2_Config+0x1b8>)
 80044bc:	68db      	ldr	r3, [r3, #12]
 80044be:	f003 0203 	and.w	r2, r3, #3
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	429a      	cmp	r2, r3
 80044c8:	d10d      	bne.n	80044e6 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
       ||
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d009      	beq.n	80044e6 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80044d2:	4b61      	ldr	r3, [pc, #388]	@ (8004658 <RCCEx_PLLSAI2_Config+0x1b8>)
 80044d4:	68db      	ldr	r3, [r3, #12]
 80044d6:	091b      	lsrs	r3, r3, #4
 80044d8:	f003 0307 	and.w	r3, r3, #7
 80044dc:	1c5a      	adds	r2, r3, #1
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	685b      	ldr	r3, [r3, #4]
       ||
 80044e2:	429a      	cmp	r2, r3
 80044e4:	d047      	beq.n	8004576 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80044e6:	2301      	movs	r3, #1
 80044e8:	73fb      	strb	r3, [r7, #15]
 80044ea:	e044      	b.n	8004576 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	2b03      	cmp	r3, #3
 80044f2:	d018      	beq.n	8004526 <RCCEx_PLLSAI2_Config+0x86>
 80044f4:	2b03      	cmp	r3, #3
 80044f6:	d825      	bhi.n	8004544 <RCCEx_PLLSAI2_Config+0xa4>
 80044f8:	2b01      	cmp	r3, #1
 80044fa:	d002      	beq.n	8004502 <RCCEx_PLLSAI2_Config+0x62>
 80044fc:	2b02      	cmp	r3, #2
 80044fe:	d009      	beq.n	8004514 <RCCEx_PLLSAI2_Config+0x74>
 8004500:	e020      	b.n	8004544 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004502:	4b55      	ldr	r3, [pc, #340]	@ (8004658 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f003 0302 	and.w	r3, r3, #2
 800450a:	2b00      	cmp	r3, #0
 800450c:	d11d      	bne.n	800454a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800450e:	2301      	movs	r3, #1
 8004510:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004512:	e01a      	b.n	800454a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004514:	4b50      	ldr	r3, [pc, #320]	@ (8004658 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800451c:	2b00      	cmp	r3, #0
 800451e:	d116      	bne.n	800454e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004520:	2301      	movs	r3, #1
 8004522:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004524:	e013      	b.n	800454e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004526:	4b4c      	ldr	r3, [pc, #304]	@ (8004658 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800452e:	2b00      	cmp	r3, #0
 8004530:	d10f      	bne.n	8004552 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004532:	4b49      	ldr	r3, [pc, #292]	@ (8004658 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800453a:	2b00      	cmp	r3, #0
 800453c:	d109      	bne.n	8004552 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800453e:	2301      	movs	r3, #1
 8004540:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004542:	e006      	b.n	8004552 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004544:	2301      	movs	r3, #1
 8004546:	73fb      	strb	r3, [r7, #15]
      break;
 8004548:	e004      	b.n	8004554 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800454a:	bf00      	nop
 800454c:	e002      	b.n	8004554 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800454e:	bf00      	nop
 8004550:	e000      	b.n	8004554 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004552:	bf00      	nop
    }

    if(status == HAL_OK)
 8004554:	7bfb      	ldrb	r3, [r7, #15]
 8004556:	2b00      	cmp	r3, #0
 8004558:	d10d      	bne.n	8004576 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800455a:	4b3f      	ldr	r3, [pc, #252]	@ (8004658 <RCCEx_PLLSAI2_Config+0x1b8>)
 800455c:	68db      	ldr	r3, [r3, #12]
 800455e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6819      	ldr	r1, [r3, #0]
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	685b      	ldr	r3, [r3, #4]
 800456a:	3b01      	subs	r3, #1
 800456c:	011b      	lsls	r3, r3, #4
 800456e:	430b      	orrs	r3, r1
 8004570:	4939      	ldr	r1, [pc, #228]	@ (8004658 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004572:	4313      	orrs	r3, r2
 8004574:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004576:	7bfb      	ldrb	r3, [r7, #15]
 8004578:	2b00      	cmp	r3, #0
 800457a:	d167      	bne.n	800464c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800457c:	4b36      	ldr	r3, [pc, #216]	@ (8004658 <RCCEx_PLLSAI2_Config+0x1b8>)
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	4a35      	ldr	r2, [pc, #212]	@ (8004658 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004582:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004586:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004588:	f7fd fc06 	bl	8001d98 <HAL_GetTick>
 800458c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800458e:	e009      	b.n	80045a4 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004590:	f7fd fc02 	bl	8001d98 <HAL_GetTick>
 8004594:	4602      	mov	r2, r0
 8004596:	68bb      	ldr	r3, [r7, #8]
 8004598:	1ad3      	subs	r3, r2, r3
 800459a:	2b02      	cmp	r3, #2
 800459c:	d902      	bls.n	80045a4 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800459e:	2303      	movs	r3, #3
 80045a0:	73fb      	strb	r3, [r7, #15]
        break;
 80045a2:	e005      	b.n	80045b0 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80045a4:	4b2c      	ldr	r3, [pc, #176]	@ (8004658 <RCCEx_PLLSAI2_Config+0x1b8>)
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d1ef      	bne.n	8004590 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80045b0:	7bfb      	ldrb	r3, [r7, #15]
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d14a      	bne.n	800464c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80045b6:	683b      	ldr	r3, [r7, #0]
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d111      	bne.n	80045e0 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80045bc:	4b26      	ldr	r3, [pc, #152]	@ (8004658 <RCCEx_PLLSAI2_Config+0x1b8>)
 80045be:	695b      	ldr	r3, [r3, #20]
 80045c0:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80045c4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80045c8:	687a      	ldr	r2, [r7, #4]
 80045ca:	6892      	ldr	r2, [r2, #8]
 80045cc:	0211      	lsls	r1, r2, #8
 80045ce:	687a      	ldr	r2, [r7, #4]
 80045d0:	68d2      	ldr	r2, [r2, #12]
 80045d2:	0912      	lsrs	r2, r2, #4
 80045d4:	0452      	lsls	r2, r2, #17
 80045d6:	430a      	orrs	r2, r1
 80045d8:	491f      	ldr	r1, [pc, #124]	@ (8004658 <RCCEx_PLLSAI2_Config+0x1b8>)
 80045da:	4313      	orrs	r3, r2
 80045dc:	614b      	str	r3, [r1, #20]
 80045de:	e011      	b.n	8004604 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80045e0:	4b1d      	ldr	r3, [pc, #116]	@ (8004658 <RCCEx_PLLSAI2_Config+0x1b8>)
 80045e2:	695b      	ldr	r3, [r3, #20]
 80045e4:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80045e8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80045ec:	687a      	ldr	r2, [r7, #4]
 80045ee:	6892      	ldr	r2, [r2, #8]
 80045f0:	0211      	lsls	r1, r2, #8
 80045f2:	687a      	ldr	r2, [r7, #4]
 80045f4:	6912      	ldr	r2, [r2, #16]
 80045f6:	0852      	lsrs	r2, r2, #1
 80045f8:	3a01      	subs	r2, #1
 80045fa:	0652      	lsls	r2, r2, #25
 80045fc:	430a      	orrs	r2, r1
 80045fe:	4916      	ldr	r1, [pc, #88]	@ (8004658 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004600:	4313      	orrs	r3, r2
 8004602:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004604:	4b14      	ldr	r3, [pc, #80]	@ (8004658 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	4a13      	ldr	r2, [pc, #76]	@ (8004658 <RCCEx_PLLSAI2_Config+0x1b8>)
 800460a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800460e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004610:	f7fd fbc2 	bl	8001d98 <HAL_GetTick>
 8004614:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004616:	e009      	b.n	800462c <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004618:	f7fd fbbe 	bl	8001d98 <HAL_GetTick>
 800461c:	4602      	mov	r2, r0
 800461e:	68bb      	ldr	r3, [r7, #8]
 8004620:	1ad3      	subs	r3, r2, r3
 8004622:	2b02      	cmp	r3, #2
 8004624:	d902      	bls.n	800462c <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8004626:	2303      	movs	r3, #3
 8004628:	73fb      	strb	r3, [r7, #15]
          break;
 800462a:	e005      	b.n	8004638 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800462c:	4b0a      	ldr	r3, [pc, #40]	@ (8004658 <RCCEx_PLLSAI2_Config+0x1b8>)
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004634:	2b00      	cmp	r3, #0
 8004636:	d0ef      	beq.n	8004618 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004638:	7bfb      	ldrb	r3, [r7, #15]
 800463a:	2b00      	cmp	r3, #0
 800463c:	d106      	bne.n	800464c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800463e:	4b06      	ldr	r3, [pc, #24]	@ (8004658 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004640:	695a      	ldr	r2, [r3, #20]
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	695b      	ldr	r3, [r3, #20]
 8004646:	4904      	ldr	r1, [pc, #16]	@ (8004658 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004648:	4313      	orrs	r3, r2
 800464a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800464c:	7bfb      	ldrb	r3, [r7, #15]
}
 800464e:	4618      	mov	r0, r3
 8004650:	3710      	adds	r7, #16
 8004652:	46bd      	mov	sp, r7
 8004654:	bd80      	pop	{r7, pc}
 8004656:	bf00      	nop
 8004658:	40021000 	.word	0x40021000

0800465c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800465c:	b580      	push	{r7, lr}
 800465e:	b082      	sub	sp, #8
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	2b00      	cmp	r3, #0
 8004668:	d101      	bne.n	800466e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800466a:	2301      	movs	r3, #1
 800466c:	e049      	b.n	8004702 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004674:	b2db      	uxtb	r3, r3
 8004676:	2b00      	cmp	r3, #0
 8004678:	d106      	bne.n	8004688 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	2200      	movs	r2, #0
 800467e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004682:	6878      	ldr	r0, [r7, #4]
 8004684:	f7fd fa3c 	bl	8001b00 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	2202      	movs	r2, #2
 800468c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681a      	ldr	r2, [r3, #0]
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	3304      	adds	r3, #4
 8004698:	4619      	mov	r1, r3
 800469a:	4610      	mov	r0, r2
 800469c:	f000 f9d6 	bl	8004a4c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2201      	movs	r2, #1
 80046a4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2201      	movs	r2, #1
 80046ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2201      	movs	r2, #1
 80046b4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2201      	movs	r2, #1
 80046bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2201      	movs	r2, #1
 80046c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2201      	movs	r2, #1
 80046cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2201      	movs	r2, #1
 80046d4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2201      	movs	r2, #1
 80046dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2201      	movs	r2, #1
 80046e4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2201      	movs	r2, #1
 80046ec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	2201      	movs	r2, #1
 80046f4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2201      	movs	r2, #1
 80046fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004700:	2300      	movs	r3, #0
}
 8004702:	4618      	mov	r0, r3
 8004704:	3708      	adds	r7, #8
 8004706:	46bd      	mov	sp, r7
 8004708:	bd80      	pop	{r7, pc}
	...

0800470c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800470c:	b480      	push	{r7}
 800470e:	b085      	sub	sp, #20
 8004710:	af00      	add	r7, sp, #0
 8004712:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800471a:	b2db      	uxtb	r3, r3
 800471c:	2b01      	cmp	r3, #1
 800471e:	d001      	beq.n	8004724 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004720:	2301      	movs	r3, #1
 8004722:	e04f      	b.n	80047c4 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2202      	movs	r2, #2
 8004728:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	68da      	ldr	r2, [r3, #12]
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f042 0201 	orr.w	r2, r2, #1
 800473a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	4a23      	ldr	r2, [pc, #140]	@ (80047d0 <HAL_TIM_Base_Start_IT+0xc4>)
 8004742:	4293      	cmp	r3, r2
 8004744:	d01d      	beq.n	8004782 <HAL_TIM_Base_Start_IT+0x76>
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800474e:	d018      	beq.n	8004782 <HAL_TIM_Base_Start_IT+0x76>
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	4a1f      	ldr	r2, [pc, #124]	@ (80047d4 <HAL_TIM_Base_Start_IT+0xc8>)
 8004756:	4293      	cmp	r3, r2
 8004758:	d013      	beq.n	8004782 <HAL_TIM_Base_Start_IT+0x76>
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	4a1e      	ldr	r2, [pc, #120]	@ (80047d8 <HAL_TIM_Base_Start_IT+0xcc>)
 8004760:	4293      	cmp	r3, r2
 8004762:	d00e      	beq.n	8004782 <HAL_TIM_Base_Start_IT+0x76>
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	4a1c      	ldr	r2, [pc, #112]	@ (80047dc <HAL_TIM_Base_Start_IT+0xd0>)
 800476a:	4293      	cmp	r3, r2
 800476c:	d009      	beq.n	8004782 <HAL_TIM_Base_Start_IT+0x76>
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	4a1b      	ldr	r2, [pc, #108]	@ (80047e0 <HAL_TIM_Base_Start_IT+0xd4>)
 8004774:	4293      	cmp	r3, r2
 8004776:	d004      	beq.n	8004782 <HAL_TIM_Base_Start_IT+0x76>
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	4a19      	ldr	r2, [pc, #100]	@ (80047e4 <HAL_TIM_Base_Start_IT+0xd8>)
 800477e:	4293      	cmp	r3, r2
 8004780:	d115      	bne.n	80047ae <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	689a      	ldr	r2, [r3, #8]
 8004788:	4b17      	ldr	r3, [pc, #92]	@ (80047e8 <HAL_TIM_Base_Start_IT+0xdc>)
 800478a:	4013      	ands	r3, r2
 800478c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	2b06      	cmp	r3, #6
 8004792:	d015      	beq.n	80047c0 <HAL_TIM_Base_Start_IT+0xb4>
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800479a:	d011      	beq.n	80047c0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	681a      	ldr	r2, [r3, #0]
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f042 0201 	orr.w	r2, r2, #1
 80047aa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047ac:	e008      	b.n	80047c0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	681a      	ldr	r2, [r3, #0]
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f042 0201 	orr.w	r2, r2, #1
 80047bc:	601a      	str	r2, [r3, #0]
 80047be:	e000      	b.n	80047c2 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047c0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80047c2:	2300      	movs	r3, #0
}
 80047c4:	4618      	mov	r0, r3
 80047c6:	3714      	adds	r7, #20
 80047c8:	46bd      	mov	sp, r7
 80047ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ce:	4770      	bx	lr
 80047d0:	40012c00 	.word	0x40012c00
 80047d4:	40000400 	.word	0x40000400
 80047d8:	40000800 	.word	0x40000800
 80047dc:	40000c00 	.word	0x40000c00
 80047e0:	40013400 	.word	0x40013400
 80047e4:	40014000 	.word	0x40014000
 80047e8:	00010007 	.word	0x00010007

080047ec <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80047ec:	b580      	push	{r7, lr}
 80047ee:	b084      	sub	sp, #16
 80047f0:	af00      	add	r7, sp, #0
 80047f2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	68db      	ldr	r3, [r3, #12]
 80047fa:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	691b      	ldr	r3, [r3, #16]
 8004802:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004804:	68bb      	ldr	r3, [r7, #8]
 8004806:	f003 0302 	and.w	r3, r3, #2
 800480a:	2b00      	cmp	r3, #0
 800480c:	d020      	beq.n	8004850 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	f003 0302 	and.w	r3, r3, #2
 8004814:	2b00      	cmp	r3, #0
 8004816:	d01b      	beq.n	8004850 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f06f 0202 	mvn.w	r2, #2
 8004820:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	2201      	movs	r2, #1
 8004826:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	699b      	ldr	r3, [r3, #24]
 800482e:	f003 0303 	and.w	r3, r3, #3
 8004832:	2b00      	cmp	r3, #0
 8004834:	d003      	beq.n	800483e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004836:	6878      	ldr	r0, [r7, #4]
 8004838:	f000 f8e9 	bl	8004a0e <HAL_TIM_IC_CaptureCallback>
 800483c:	e005      	b.n	800484a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800483e:	6878      	ldr	r0, [r7, #4]
 8004840:	f000 f8db 	bl	80049fa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004844:	6878      	ldr	r0, [r7, #4]
 8004846:	f000 f8ec 	bl	8004a22 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	2200      	movs	r2, #0
 800484e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004850:	68bb      	ldr	r3, [r7, #8]
 8004852:	f003 0304 	and.w	r3, r3, #4
 8004856:	2b00      	cmp	r3, #0
 8004858:	d020      	beq.n	800489c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	f003 0304 	and.w	r3, r3, #4
 8004860:	2b00      	cmp	r3, #0
 8004862:	d01b      	beq.n	800489c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f06f 0204 	mvn.w	r2, #4
 800486c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	2202      	movs	r2, #2
 8004872:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	699b      	ldr	r3, [r3, #24]
 800487a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800487e:	2b00      	cmp	r3, #0
 8004880:	d003      	beq.n	800488a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004882:	6878      	ldr	r0, [r7, #4]
 8004884:	f000 f8c3 	bl	8004a0e <HAL_TIM_IC_CaptureCallback>
 8004888:	e005      	b.n	8004896 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800488a:	6878      	ldr	r0, [r7, #4]
 800488c:	f000 f8b5 	bl	80049fa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004890:	6878      	ldr	r0, [r7, #4]
 8004892:	f000 f8c6 	bl	8004a22 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	2200      	movs	r2, #0
 800489a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800489c:	68bb      	ldr	r3, [r7, #8]
 800489e:	f003 0308 	and.w	r3, r3, #8
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d020      	beq.n	80048e8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	f003 0308 	and.w	r3, r3, #8
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d01b      	beq.n	80048e8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f06f 0208 	mvn.w	r2, #8
 80048b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	2204      	movs	r2, #4
 80048be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	69db      	ldr	r3, [r3, #28]
 80048c6:	f003 0303 	and.w	r3, r3, #3
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d003      	beq.n	80048d6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80048ce:	6878      	ldr	r0, [r7, #4]
 80048d0:	f000 f89d 	bl	8004a0e <HAL_TIM_IC_CaptureCallback>
 80048d4:	e005      	b.n	80048e2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80048d6:	6878      	ldr	r0, [r7, #4]
 80048d8:	f000 f88f 	bl	80049fa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048dc:	6878      	ldr	r0, [r7, #4]
 80048de:	f000 f8a0 	bl	8004a22 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	2200      	movs	r2, #0
 80048e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80048e8:	68bb      	ldr	r3, [r7, #8]
 80048ea:	f003 0310 	and.w	r3, r3, #16
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d020      	beq.n	8004934 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	f003 0310 	and.w	r3, r3, #16
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d01b      	beq.n	8004934 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f06f 0210 	mvn.w	r2, #16
 8004904:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	2208      	movs	r2, #8
 800490a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	69db      	ldr	r3, [r3, #28]
 8004912:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004916:	2b00      	cmp	r3, #0
 8004918:	d003      	beq.n	8004922 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800491a:	6878      	ldr	r0, [r7, #4]
 800491c:	f000 f877 	bl	8004a0e <HAL_TIM_IC_CaptureCallback>
 8004920:	e005      	b.n	800492e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004922:	6878      	ldr	r0, [r7, #4]
 8004924:	f000 f869 	bl	80049fa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004928:	6878      	ldr	r0, [r7, #4]
 800492a:	f000 f87a 	bl	8004a22 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	2200      	movs	r2, #0
 8004932:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004934:	68bb      	ldr	r3, [r7, #8]
 8004936:	f003 0301 	and.w	r3, r3, #1
 800493a:	2b00      	cmp	r3, #0
 800493c:	d00c      	beq.n	8004958 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	f003 0301 	and.w	r3, r3, #1
 8004944:	2b00      	cmp	r3, #0
 8004946:	d007      	beq.n	8004958 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f06f 0201 	mvn.w	r2, #1
 8004950:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004952:	6878      	ldr	r0, [r7, #4]
 8004954:	f7fc ffdc 	bl	8001910 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004958:	68bb      	ldr	r3, [r7, #8]
 800495a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800495e:	2b00      	cmp	r3, #0
 8004960:	d104      	bne.n	800496c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8004962:	68bb      	ldr	r3, [r7, #8]
 8004964:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004968:	2b00      	cmp	r3, #0
 800496a:	d00c      	beq.n	8004986 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004972:	2b00      	cmp	r3, #0
 8004974:	d007      	beq.n	8004986 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800497e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004980:	6878      	ldr	r0, [r7, #4]
 8004982:	f000 f99b 	bl	8004cbc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004986:	68bb      	ldr	r3, [r7, #8]
 8004988:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800498c:	2b00      	cmp	r3, #0
 800498e:	d00c      	beq.n	80049aa <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004996:	2b00      	cmp	r3, #0
 8004998:	d007      	beq.n	80049aa <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80049a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80049a4:	6878      	ldr	r0, [r7, #4]
 80049a6:	f000 f993 	bl	8004cd0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80049aa:	68bb      	ldr	r3, [r7, #8]
 80049ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d00c      	beq.n	80049ce <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d007      	beq.n	80049ce <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80049c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80049c8:	6878      	ldr	r0, [r7, #4]
 80049ca:	f000 f834 	bl	8004a36 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80049ce:	68bb      	ldr	r3, [r7, #8]
 80049d0:	f003 0320 	and.w	r3, r3, #32
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d00c      	beq.n	80049f2 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	f003 0320 	and.w	r3, r3, #32
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d007      	beq.n	80049f2 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f06f 0220 	mvn.w	r2, #32
 80049ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80049ec:	6878      	ldr	r0, [r7, #4]
 80049ee:	f000 f95b 	bl	8004ca8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80049f2:	bf00      	nop
 80049f4:	3710      	adds	r7, #16
 80049f6:	46bd      	mov	sp, r7
 80049f8:	bd80      	pop	{r7, pc}

080049fa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80049fa:	b480      	push	{r7}
 80049fc:	b083      	sub	sp, #12
 80049fe:	af00      	add	r7, sp, #0
 8004a00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004a02:	bf00      	nop
 8004a04:	370c      	adds	r7, #12
 8004a06:	46bd      	mov	sp, r7
 8004a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a0c:	4770      	bx	lr

08004a0e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004a0e:	b480      	push	{r7}
 8004a10:	b083      	sub	sp, #12
 8004a12:	af00      	add	r7, sp, #0
 8004a14:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004a16:	bf00      	nop
 8004a18:	370c      	adds	r7, #12
 8004a1a:	46bd      	mov	sp, r7
 8004a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a20:	4770      	bx	lr

08004a22 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004a22:	b480      	push	{r7}
 8004a24:	b083      	sub	sp, #12
 8004a26:	af00      	add	r7, sp, #0
 8004a28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004a2a:	bf00      	nop
 8004a2c:	370c      	adds	r7, #12
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a34:	4770      	bx	lr

08004a36 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004a36:	b480      	push	{r7}
 8004a38:	b083      	sub	sp, #12
 8004a3a:	af00      	add	r7, sp, #0
 8004a3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004a3e:	bf00      	nop
 8004a40:	370c      	adds	r7, #12
 8004a42:	46bd      	mov	sp, r7
 8004a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a48:	4770      	bx	lr
	...

08004a4c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004a4c:	b480      	push	{r7}
 8004a4e:	b085      	sub	sp, #20
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	6078      	str	r0, [r7, #4]
 8004a54:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	4a46      	ldr	r2, [pc, #280]	@ (8004b78 <TIM_Base_SetConfig+0x12c>)
 8004a60:	4293      	cmp	r3, r2
 8004a62:	d013      	beq.n	8004a8c <TIM_Base_SetConfig+0x40>
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a6a:	d00f      	beq.n	8004a8c <TIM_Base_SetConfig+0x40>
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	4a43      	ldr	r2, [pc, #268]	@ (8004b7c <TIM_Base_SetConfig+0x130>)
 8004a70:	4293      	cmp	r3, r2
 8004a72:	d00b      	beq.n	8004a8c <TIM_Base_SetConfig+0x40>
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	4a42      	ldr	r2, [pc, #264]	@ (8004b80 <TIM_Base_SetConfig+0x134>)
 8004a78:	4293      	cmp	r3, r2
 8004a7a:	d007      	beq.n	8004a8c <TIM_Base_SetConfig+0x40>
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	4a41      	ldr	r2, [pc, #260]	@ (8004b84 <TIM_Base_SetConfig+0x138>)
 8004a80:	4293      	cmp	r3, r2
 8004a82:	d003      	beq.n	8004a8c <TIM_Base_SetConfig+0x40>
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	4a40      	ldr	r2, [pc, #256]	@ (8004b88 <TIM_Base_SetConfig+0x13c>)
 8004a88:	4293      	cmp	r3, r2
 8004a8a:	d108      	bne.n	8004a9e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a92:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	685b      	ldr	r3, [r3, #4]
 8004a98:	68fa      	ldr	r2, [r7, #12]
 8004a9a:	4313      	orrs	r3, r2
 8004a9c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	4a35      	ldr	r2, [pc, #212]	@ (8004b78 <TIM_Base_SetConfig+0x12c>)
 8004aa2:	4293      	cmp	r3, r2
 8004aa4:	d01f      	beq.n	8004ae6 <TIM_Base_SetConfig+0x9a>
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004aac:	d01b      	beq.n	8004ae6 <TIM_Base_SetConfig+0x9a>
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	4a32      	ldr	r2, [pc, #200]	@ (8004b7c <TIM_Base_SetConfig+0x130>)
 8004ab2:	4293      	cmp	r3, r2
 8004ab4:	d017      	beq.n	8004ae6 <TIM_Base_SetConfig+0x9a>
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	4a31      	ldr	r2, [pc, #196]	@ (8004b80 <TIM_Base_SetConfig+0x134>)
 8004aba:	4293      	cmp	r3, r2
 8004abc:	d013      	beq.n	8004ae6 <TIM_Base_SetConfig+0x9a>
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	4a30      	ldr	r2, [pc, #192]	@ (8004b84 <TIM_Base_SetConfig+0x138>)
 8004ac2:	4293      	cmp	r3, r2
 8004ac4:	d00f      	beq.n	8004ae6 <TIM_Base_SetConfig+0x9a>
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	4a2f      	ldr	r2, [pc, #188]	@ (8004b88 <TIM_Base_SetConfig+0x13c>)
 8004aca:	4293      	cmp	r3, r2
 8004acc:	d00b      	beq.n	8004ae6 <TIM_Base_SetConfig+0x9a>
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	4a2e      	ldr	r2, [pc, #184]	@ (8004b8c <TIM_Base_SetConfig+0x140>)
 8004ad2:	4293      	cmp	r3, r2
 8004ad4:	d007      	beq.n	8004ae6 <TIM_Base_SetConfig+0x9a>
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	4a2d      	ldr	r2, [pc, #180]	@ (8004b90 <TIM_Base_SetConfig+0x144>)
 8004ada:	4293      	cmp	r3, r2
 8004adc:	d003      	beq.n	8004ae6 <TIM_Base_SetConfig+0x9a>
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	4a2c      	ldr	r2, [pc, #176]	@ (8004b94 <TIM_Base_SetConfig+0x148>)
 8004ae2:	4293      	cmp	r3, r2
 8004ae4:	d108      	bne.n	8004af8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004aec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	68db      	ldr	r3, [r3, #12]
 8004af2:	68fa      	ldr	r2, [r7, #12]
 8004af4:	4313      	orrs	r3, r2
 8004af6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004afe:	683b      	ldr	r3, [r7, #0]
 8004b00:	695b      	ldr	r3, [r3, #20]
 8004b02:	4313      	orrs	r3, r2
 8004b04:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	68fa      	ldr	r2, [r7, #12]
 8004b0a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004b0c:	683b      	ldr	r3, [r7, #0]
 8004b0e:	689a      	ldr	r2, [r3, #8]
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004b14:	683b      	ldr	r3, [r7, #0]
 8004b16:	681a      	ldr	r2, [r3, #0]
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	4a16      	ldr	r2, [pc, #88]	@ (8004b78 <TIM_Base_SetConfig+0x12c>)
 8004b20:	4293      	cmp	r3, r2
 8004b22:	d00f      	beq.n	8004b44 <TIM_Base_SetConfig+0xf8>
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	4a18      	ldr	r2, [pc, #96]	@ (8004b88 <TIM_Base_SetConfig+0x13c>)
 8004b28:	4293      	cmp	r3, r2
 8004b2a:	d00b      	beq.n	8004b44 <TIM_Base_SetConfig+0xf8>
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	4a17      	ldr	r2, [pc, #92]	@ (8004b8c <TIM_Base_SetConfig+0x140>)
 8004b30:	4293      	cmp	r3, r2
 8004b32:	d007      	beq.n	8004b44 <TIM_Base_SetConfig+0xf8>
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	4a16      	ldr	r2, [pc, #88]	@ (8004b90 <TIM_Base_SetConfig+0x144>)
 8004b38:	4293      	cmp	r3, r2
 8004b3a:	d003      	beq.n	8004b44 <TIM_Base_SetConfig+0xf8>
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	4a15      	ldr	r2, [pc, #84]	@ (8004b94 <TIM_Base_SetConfig+0x148>)
 8004b40:	4293      	cmp	r3, r2
 8004b42:	d103      	bne.n	8004b4c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004b44:	683b      	ldr	r3, [r7, #0]
 8004b46:	691a      	ldr	r2, [r3, #16]
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	2201      	movs	r2, #1
 8004b50:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	691b      	ldr	r3, [r3, #16]
 8004b56:	f003 0301 	and.w	r3, r3, #1
 8004b5a:	2b01      	cmp	r3, #1
 8004b5c:	d105      	bne.n	8004b6a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	691b      	ldr	r3, [r3, #16]
 8004b62:	f023 0201 	bic.w	r2, r3, #1
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	611a      	str	r2, [r3, #16]
  }
}
 8004b6a:	bf00      	nop
 8004b6c:	3714      	adds	r7, #20
 8004b6e:	46bd      	mov	sp, r7
 8004b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b74:	4770      	bx	lr
 8004b76:	bf00      	nop
 8004b78:	40012c00 	.word	0x40012c00
 8004b7c:	40000400 	.word	0x40000400
 8004b80:	40000800 	.word	0x40000800
 8004b84:	40000c00 	.word	0x40000c00
 8004b88:	40013400 	.word	0x40013400
 8004b8c:	40014000 	.word	0x40014000
 8004b90:	40014400 	.word	0x40014400
 8004b94:	40014800 	.word	0x40014800

08004b98 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004b98:	b480      	push	{r7}
 8004b9a:	b085      	sub	sp, #20
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	6078      	str	r0, [r7, #4]
 8004ba0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004ba8:	2b01      	cmp	r3, #1
 8004baa:	d101      	bne.n	8004bb0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004bac:	2302      	movs	r3, #2
 8004bae:	e068      	b.n	8004c82 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	2201      	movs	r2, #1
 8004bb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2202      	movs	r2, #2
 8004bbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	685b      	ldr	r3, [r3, #4]
 8004bc6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	689b      	ldr	r3, [r3, #8]
 8004bce:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	4a2e      	ldr	r2, [pc, #184]	@ (8004c90 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004bd6:	4293      	cmp	r3, r2
 8004bd8:	d004      	beq.n	8004be4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	4a2d      	ldr	r2, [pc, #180]	@ (8004c94 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004be0:	4293      	cmp	r3, r2
 8004be2:	d108      	bne.n	8004bf6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004bea:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	685b      	ldr	r3, [r3, #4]
 8004bf0:	68fa      	ldr	r2, [r7, #12]
 8004bf2:	4313      	orrs	r3, r2
 8004bf4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004bfc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004bfe:	683b      	ldr	r3, [r7, #0]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	68fa      	ldr	r2, [r7, #12]
 8004c04:	4313      	orrs	r3, r2
 8004c06:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	68fa      	ldr	r2, [r7, #12]
 8004c0e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	4a1e      	ldr	r2, [pc, #120]	@ (8004c90 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004c16:	4293      	cmp	r3, r2
 8004c18:	d01d      	beq.n	8004c56 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c22:	d018      	beq.n	8004c56 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	4a1b      	ldr	r2, [pc, #108]	@ (8004c98 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004c2a:	4293      	cmp	r3, r2
 8004c2c:	d013      	beq.n	8004c56 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	4a1a      	ldr	r2, [pc, #104]	@ (8004c9c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004c34:	4293      	cmp	r3, r2
 8004c36:	d00e      	beq.n	8004c56 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	4a18      	ldr	r2, [pc, #96]	@ (8004ca0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004c3e:	4293      	cmp	r3, r2
 8004c40:	d009      	beq.n	8004c56 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	4a13      	ldr	r2, [pc, #76]	@ (8004c94 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004c48:	4293      	cmp	r3, r2
 8004c4a:	d004      	beq.n	8004c56 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	4a14      	ldr	r2, [pc, #80]	@ (8004ca4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004c52:	4293      	cmp	r3, r2
 8004c54:	d10c      	bne.n	8004c70 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004c56:	68bb      	ldr	r3, [r7, #8]
 8004c58:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004c5c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004c5e:	683b      	ldr	r3, [r7, #0]
 8004c60:	689b      	ldr	r3, [r3, #8]
 8004c62:	68ba      	ldr	r2, [r7, #8]
 8004c64:	4313      	orrs	r3, r2
 8004c66:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	68ba      	ldr	r2, [r7, #8]
 8004c6e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2201      	movs	r2, #1
 8004c74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004c80:	2300      	movs	r3, #0
}
 8004c82:	4618      	mov	r0, r3
 8004c84:	3714      	adds	r7, #20
 8004c86:	46bd      	mov	sp, r7
 8004c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8c:	4770      	bx	lr
 8004c8e:	bf00      	nop
 8004c90:	40012c00 	.word	0x40012c00
 8004c94:	40013400 	.word	0x40013400
 8004c98:	40000400 	.word	0x40000400
 8004c9c:	40000800 	.word	0x40000800
 8004ca0:	40000c00 	.word	0x40000c00
 8004ca4:	40014000 	.word	0x40014000

08004ca8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004ca8:	b480      	push	{r7}
 8004caa:	b083      	sub	sp, #12
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004cb0:	bf00      	nop
 8004cb2:	370c      	adds	r7, #12
 8004cb4:	46bd      	mov	sp, r7
 8004cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cba:	4770      	bx	lr

08004cbc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004cbc:	b480      	push	{r7}
 8004cbe:	b083      	sub	sp, #12
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004cc4:	bf00      	nop
 8004cc6:	370c      	adds	r7, #12
 8004cc8:	46bd      	mov	sp, r7
 8004cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cce:	4770      	bx	lr

08004cd0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004cd0:	b480      	push	{r7}
 8004cd2:	b083      	sub	sp, #12
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004cd8:	bf00      	nop
 8004cda:	370c      	adds	r7, #12
 8004cdc:	46bd      	mov	sp, r7
 8004cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce2:	4770      	bx	lr

08004ce4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004ce4:	b580      	push	{r7, lr}
 8004ce6:	b082      	sub	sp, #8
 8004ce8:	af00      	add	r7, sp, #0
 8004cea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d101      	bne.n	8004cf6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004cf2:	2301      	movs	r3, #1
 8004cf4:	e040      	b.n	8004d78 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d106      	bne.n	8004d0c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	2200      	movs	r2, #0
 8004d02:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004d06:	6878      	ldr	r0, [r7, #4]
 8004d08:	f7fc ff50 	bl	8001bac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	2224      	movs	r2, #36	@ 0x24
 8004d10:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	681a      	ldr	r2, [r3, #0]
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f022 0201 	bic.w	r2, r2, #1
 8004d20:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d002      	beq.n	8004d30 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004d2a:	6878      	ldr	r0, [r7, #4]
 8004d2c:	f000 fb6a 	bl	8005404 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004d30:	6878      	ldr	r0, [r7, #4]
 8004d32:	f000 f8af 	bl	8004e94 <UART_SetConfig>
 8004d36:	4603      	mov	r3, r0
 8004d38:	2b01      	cmp	r3, #1
 8004d3a:	d101      	bne.n	8004d40 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004d3c:	2301      	movs	r3, #1
 8004d3e:	e01b      	b.n	8004d78 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	685a      	ldr	r2, [r3, #4]
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004d4e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	689a      	ldr	r2, [r3, #8]
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004d5e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	681a      	ldr	r2, [r3, #0]
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f042 0201 	orr.w	r2, r2, #1
 8004d6e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004d70:	6878      	ldr	r0, [r7, #4]
 8004d72:	f000 fbe9 	bl	8005548 <UART_CheckIdleState>
 8004d76:	4603      	mov	r3, r0
}
 8004d78:	4618      	mov	r0, r3
 8004d7a:	3708      	adds	r7, #8
 8004d7c:	46bd      	mov	sp, r7
 8004d7e:	bd80      	pop	{r7, pc}

08004d80 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d80:	b580      	push	{r7, lr}
 8004d82:	b08a      	sub	sp, #40	@ 0x28
 8004d84:	af02      	add	r7, sp, #8
 8004d86:	60f8      	str	r0, [r7, #12]
 8004d88:	60b9      	str	r1, [r7, #8]
 8004d8a:	603b      	str	r3, [r7, #0]
 8004d8c:	4613      	mov	r3, r2
 8004d8e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004d94:	2b20      	cmp	r3, #32
 8004d96:	d177      	bne.n	8004e88 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8004d98:	68bb      	ldr	r3, [r7, #8]
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d002      	beq.n	8004da4 <HAL_UART_Transmit+0x24>
 8004d9e:	88fb      	ldrh	r3, [r7, #6]
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d101      	bne.n	8004da8 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004da4:	2301      	movs	r3, #1
 8004da6:	e070      	b.n	8004e8a <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	2200      	movs	r2, #0
 8004dac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	2221      	movs	r2, #33	@ 0x21
 8004db4:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004db6:	f7fc ffef 	bl	8001d98 <HAL_GetTick>
 8004dba:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	88fa      	ldrh	r2, [r7, #6]
 8004dc0:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	88fa      	ldrh	r2, [r7, #6]
 8004dc8:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	689b      	ldr	r3, [r3, #8]
 8004dd0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004dd4:	d108      	bne.n	8004de8 <HAL_UART_Transmit+0x68>
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	691b      	ldr	r3, [r3, #16]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d104      	bne.n	8004de8 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8004dde:	2300      	movs	r3, #0
 8004de0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004de2:	68bb      	ldr	r3, [r7, #8]
 8004de4:	61bb      	str	r3, [r7, #24]
 8004de6:	e003      	b.n	8004df0 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004de8:	68bb      	ldr	r3, [r7, #8]
 8004dea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004dec:	2300      	movs	r3, #0
 8004dee:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004df0:	e02f      	b.n	8004e52 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004df2:	683b      	ldr	r3, [r7, #0]
 8004df4:	9300      	str	r3, [sp, #0]
 8004df6:	697b      	ldr	r3, [r7, #20]
 8004df8:	2200      	movs	r2, #0
 8004dfa:	2180      	movs	r1, #128	@ 0x80
 8004dfc:	68f8      	ldr	r0, [r7, #12]
 8004dfe:	f000 fc4b 	bl	8005698 <UART_WaitOnFlagUntilTimeout>
 8004e02:	4603      	mov	r3, r0
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d004      	beq.n	8004e12 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	2220      	movs	r2, #32
 8004e0c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8004e0e:	2303      	movs	r3, #3
 8004e10:	e03b      	b.n	8004e8a <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8004e12:	69fb      	ldr	r3, [r7, #28]
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d10b      	bne.n	8004e30 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004e18:	69bb      	ldr	r3, [r7, #24]
 8004e1a:	881a      	ldrh	r2, [r3, #0]
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004e24:	b292      	uxth	r2, r2
 8004e26:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004e28:	69bb      	ldr	r3, [r7, #24]
 8004e2a:	3302      	adds	r3, #2
 8004e2c:	61bb      	str	r3, [r7, #24]
 8004e2e:	e007      	b.n	8004e40 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004e30:	69fb      	ldr	r3, [r7, #28]
 8004e32:	781a      	ldrb	r2, [r3, #0]
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004e3a:	69fb      	ldr	r3, [r7, #28]
 8004e3c:	3301      	adds	r3, #1
 8004e3e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004e46:	b29b      	uxth	r3, r3
 8004e48:	3b01      	subs	r3, #1
 8004e4a:	b29a      	uxth	r2, r3
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004e58:	b29b      	uxth	r3, r3
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d1c9      	bne.n	8004df2 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	9300      	str	r3, [sp, #0]
 8004e62:	697b      	ldr	r3, [r7, #20]
 8004e64:	2200      	movs	r2, #0
 8004e66:	2140      	movs	r1, #64	@ 0x40
 8004e68:	68f8      	ldr	r0, [r7, #12]
 8004e6a:	f000 fc15 	bl	8005698 <UART_WaitOnFlagUntilTimeout>
 8004e6e:	4603      	mov	r3, r0
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d004      	beq.n	8004e7e <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	2220      	movs	r2, #32
 8004e78:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8004e7a:	2303      	movs	r3, #3
 8004e7c:	e005      	b.n	8004e8a <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	2220      	movs	r2, #32
 8004e82:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8004e84:	2300      	movs	r3, #0
 8004e86:	e000      	b.n	8004e8a <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8004e88:	2302      	movs	r3, #2
  }
}
 8004e8a:	4618      	mov	r0, r3
 8004e8c:	3720      	adds	r7, #32
 8004e8e:	46bd      	mov	sp, r7
 8004e90:	bd80      	pop	{r7, pc}
	...

08004e94 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004e94:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004e98:	b08a      	sub	sp, #40	@ 0x28
 8004e9a:	af00      	add	r7, sp, #0
 8004e9c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004e9e:	2300      	movs	r3, #0
 8004ea0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	689a      	ldr	r2, [r3, #8]
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	691b      	ldr	r3, [r3, #16]
 8004eac:	431a      	orrs	r2, r3
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	695b      	ldr	r3, [r3, #20]
 8004eb2:	431a      	orrs	r2, r3
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	69db      	ldr	r3, [r3, #28]
 8004eb8:	4313      	orrs	r3, r2
 8004eba:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	681a      	ldr	r2, [r3, #0]
 8004ec2:	4ba4      	ldr	r3, [pc, #656]	@ (8005154 <UART_SetConfig+0x2c0>)
 8004ec4:	4013      	ands	r3, r2
 8004ec6:	68fa      	ldr	r2, [r7, #12]
 8004ec8:	6812      	ldr	r2, [r2, #0]
 8004eca:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004ecc:	430b      	orrs	r3, r1
 8004ece:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	685b      	ldr	r3, [r3, #4]
 8004ed6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	68da      	ldr	r2, [r3, #12]
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	430a      	orrs	r2, r1
 8004ee4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	699b      	ldr	r3, [r3, #24]
 8004eea:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	4a99      	ldr	r2, [pc, #612]	@ (8005158 <UART_SetConfig+0x2c4>)
 8004ef2:	4293      	cmp	r3, r2
 8004ef4:	d004      	beq.n	8004f00 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	6a1b      	ldr	r3, [r3, #32]
 8004efa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004efc:	4313      	orrs	r3, r2
 8004efe:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	689b      	ldr	r3, [r3, #8]
 8004f06:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f10:	430a      	orrs	r2, r1
 8004f12:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	4a90      	ldr	r2, [pc, #576]	@ (800515c <UART_SetConfig+0x2c8>)
 8004f1a:	4293      	cmp	r3, r2
 8004f1c:	d126      	bne.n	8004f6c <UART_SetConfig+0xd8>
 8004f1e:	4b90      	ldr	r3, [pc, #576]	@ (8005160 <UART_SetConfig+0x2cc>)
 8004f20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f24:	f003 0303 	and.w	r3, r3, #3
 8004f28:	2b03      	cmp	r3, #3
 8004f2a:	d81b      	bhi.n	8004f64 <UART_SetConfig+0xd0>
 8004f2c:	a201      	add	r2, pc, #4	@ (adr r2, 8004f34 <UART_SetConfig+0xa0>)
 8004f2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f32:	bf00      	nop
 8004f34:	08004f45 	.word	0x08004f45
 8004f38:	08004f55 	.word	0x08004f55
 8004f3c:	08004f4d 	.word	0x08004f4d
 8004f40:	08004f5d 	.word	0x08004f5d
 8004f44:	2301      	movs	r3, #1
 8004f46:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f4a:	e116      	b.n	800517a <UART_SetConfig+0x2e6>
 8004f4c:	2302      	movs	r3, #2
 8004f4e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f52:	e112      	b.n	800517a <UART_SetConfig+0x2e6>
 8004f54:	2304      	movs	r3, #4
 8004f56:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f5a:	e10e      	b.n	800517a <UART_SetConfig+0x2e6>
 8004f5c:	2308      	movs	r3, #8
 8004f5e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f62:	e10a      	b.n	800517a <UART_SetConfig+0x2e6>
 8004f64:	2310      	movs	r3, #16
 8004f66:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f6a:	e106      	b.n	800517a <UART_SetConfig+0x2e6>
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	4a7c      	ldr	r2, [pc, #496]	@ (8005164 <UART_SetConfig+0x2d0>)
 8004f72:	4293      	cmp	r3, r2
 8004f74:	d138      	bne.n	8004fe8 <UART_SetConfig+0x154>
 8004f76:	4b7a      	ldr	r3, [pc, #488]	@ (8005160 <UART_SetConfig+0x2cc>)
 8004f78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f7c:	f003 030c 	and.w	r3, r3, #12
 8004f80:	2b0c      	cmp	r3, #12
 8004f82:	d82d      	bhi.n	8004fe0 <UART_SetConfig+0x14c>
 8004f84:	a201      	add	r2, pc, #4	@ (adr r2, 8004f8c <UART_SetConfig+0xf8>)
 8004f86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f8a:	bf00      	nop
 8004f8c:	08004fc1 	.word	0x08004fc1
 8004f90:	08004fe1 	.word	0x08004fe1
 8004f94:	08004fe1 	.word	0x08004fe1
 8004f98:	08004fe1 	.word	0x08004fe1
 8004f9c:	08004fd1 	.word	0x08004fd1
 8004fa0:	08004fe1 	.word	0x08004fe1
 8004fa4:	08004fe1 	.word	0x08004fe1
 8004fa8:	08004fe1 	.word	0x08004fe1
 8004fac:	08004fc9 	.word	0x08004fc9
 8004fb0:	08004fe1 	.word	0x08004fe1
 8004fb4:	08004fe1 	.word	0x08004fe1
 8004fb8:	08004fe1 	.word	0x08004fe1
 8004fbc:	08004fd9 	.word	0x08004fd9
 8004fc0:	2300      	movs	r3, #0
 8004fc2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004fc6:	e0d8      	b.n	800517a <UART_SetConfig+0x2e6>
 8004fc8:	2302      	movs	r3, #2
 8004fca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004fce:	e0d4      	b.n	800517a <UART_SetConfig+0x2e6>
 8004fd0:	2304      	movs	r3, #4
 8004fd2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004fd6:	e0d0      	b.n	800517a <UART_SetConfig+0x2e6>
 8004fd8:	2308      	movs	r3, #8
 8004fda:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004fde:	e0cc      	b.n	800517a <UART_SetConfig+0x2e6>
 8004fe0:	2310      	movs	r3, #16
 8004fe2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004fe6:	e0c8      	b.n	800517a <UART_SetConfig+0x2e6>
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	4a5e      	ldr	r2, [pc, #376]	@ (8005168 <UART_SetConfig+0x2d4>)
 8004fee:	4293      	cmp	r3, r2
 8004ff0:	d125      	bne.n	800503e <UART_SetConfig+0x1aa>
 8004ff2:	4b5b      	ldr	r3, [pc, #364]	@ (8005160 <UART_SetConfig+0x2cc>)
 8004ff4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ff8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004ffc:	2b30      	cmp	r3, #48	@ 0x30
 8004ffe:	d016      	beq.n	800502e <UART_SetConfig+0x19a>
 8005000:	2b30      	cmp	r3, #48	@ 0x30
 8005002:	d818      	bhi.n	8005036 <UART_SetConfig+0x1a2>
 8005004:	2b20      	cmp	r3, #32
 8005006:	d00a      	beq.n	800501e <UART_SetConfig+0x18a>
 8005008:	2b20      	cmp	r3, #32
 800500a:	d814      	bhi.n	8005036 <UART_SetConfig+0x1a2>
 800500c:	2b00      	cmp	r3, #0
 800500e:	d002      	beq.n	8005016 <UART_SetConfig+0x182>
 8005010:	2b10      	cmp	r3, #16
 8005012:	d008      	beq.n	8005026 <UART_SetConfig+0x192>
 8005014:	e00f      	b.n	8005036 <UART_SetConfig+0x1a2>
 8005016:	2300      	movs	r3, #0
 8005018:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800501c:	e0ad      	b.n	800517a <UART_SetConfig+0x2e6>
 800501e:	2302      	movs	r3, #2
 8005020:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005024:	e0a9      	b.n	800517a <UART_SetConfig+0x2e6>
 8005026:	2304      	movs	r3, #4
 8005028:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800502c:	e0a5      	b.n	800517a <UART_SetConfig+0x2e6>
 800502e:	2308      	movs	r3, #8
 8005030:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005034:	e0a1      	b.n	800517a <UART_SetConfig+0x2e6>
 8005036:	2310      	movs	r3, #16
 8005038:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800503c:	e09d      	b.n	800517a <UART_SetConfig+0x2e6>
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	4a4a      	ldr	r2, [pc, #296]	@ (800516c <UART_SetConfig+0x2d8>)
 8005044:	4293      	cmp	r3, r2
 8005046:	d125      	bne.n	8005094 <UART_SetConfig+0x200>
 8005048:	4b45      	ldr	r3, [pc, #276]	@ (8005160 <UART_SetConfig+0x2cc>)
 800504a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800504e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005052:	2bc0      	cmp	r3, #192	@ 0xc0
 8005054:	d016      	beq.n	8005084 <UART_SetConfig+0x1f0>
 8005056:	2bc0      	cmp	r3, #192	@ 0xc0
 8005058:	d818      	bhi.n	800508c <UART_SetConfig+0x1f8>
 800505a:	2b80      	cmp	r3, #128	@ 0x80
 800505c:	d00a      	beq.n	8005074 <UART_SetConfig+0x1e0>
 800505e:	2b80      	cmp	r3, #128	@ 0x80
 8005060:	d814      	bhi.n	800508c <UART_SetConfig+0x1f8>
 8005062:	2b00      	cmp	r3, #0
 8005064:	d002      	beq.n	800506c <UART_SetConfig+0x1d8>
 8005066:	2b40      	cmp	r3, #64	@ 0x40
 8005068:	d008      	beq.n	800507c <UART_SetConfig+0x1e8>
 800506a:	e00f      	b.n	800508c <UART_SetConfig+0x1f8>
 800506c:	2300      	movs	r3, #0
 800506e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005072:	e082      	b.n	800517a <UART_SetConfig+0x2e6>
 8005074:	2302      	movs	r3, #2
 8005076:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800507a:	e07e      	b.n	800517a <UART_SetConfig+0x2e6>
 800507c:	2304      	movs	r3, #4
 800507e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005082:	e07a      	b.n	800517a <UART_SetConfig+0x2e6>
 8005084:	2308      	movs	r3, #8
 8005086:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800508a:	e076      	b.n	800517a <UART_SetConfig+0x2e6>
 800508c:	2310      	movs	r3, #16
 800508e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005092:	e072      	b.n	800517a <UART_SetConfig+0x2e6>
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	4a35      	ldr	r2, [pc, #212]	@ (8005170 <UART_SetConfig+0x2dc>)
 800509a:	4293      	cmp	r3, r2
 800509c:	d12a      	bne.n	80050f4 <UART_SetConfig+0x260>
 800509e:	4b30      	ldr	r3, [pc, #192]	@ (8005160 <UART_SetConfig+0x2cc>)
 80050a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050a4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80050a8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80050ac:	d01a      	beq.n	80050e4 <UART_SetConfig+0x250>
 80050ae:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80050b2:	d81b      	bhi.n	80050ec <UART_SetConfig+0x258>
 80050b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80050b8:	d00c      	beq.n	80050d4 <UART_SetConfig+0x240>
 80050ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80050be:	d815      	bhi.n	80050ec <UART_SetConfig+0x258>
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d003      	beq.n	80050cc <UART_SetConfig+0x238>
 80050c4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80050c8:	d008      	beq.n	80050dc <UART_SetConfig+0x248>
 80050ca:	e00f      	b.n	80050ec <UART_SetConfig+0x258>
 80050cc:	2300      	movs	r3, #0
 80050ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050d2:	e052      	b.n	800517a <UART_SetConfig+0x2e6>
 80050d4:	2302      	movs	r3, #2
 80050d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050da:	e04e      	b.n	800517a <UART_SetConfig+0x2e6>
 80050dc:	2304      	movs	r3, #4
 80050de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050e2:	e04a      	b.n	800517a <UART_SetConfig+0x2e6>
 80050e4:	2308      	movs	r3, #8
 80050e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050ea:	e046      	b.n	800517a <UART_SetConfig+0x2e6>
 80050ec:	2310      	movs	r3, #16
 80050ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050f2:	e042      	b.n	800517a <UART_SetConfig+0x2e6>
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	4a17      	ldr	r2, [pc, #92]	@ (8005158 <UART_SetConfig+0x2c4>)
 80050fa:	4293      	cmp	r3, r2
 80050fc:	d13a      	bne.n	8005174 <UART_SetConfig+0x2e0>
 80050fe:	4b18      	ldr	r3, [pc, #96]	@ (8005160 <UART_SetConfig+0x2cc>)
 8005100:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005104:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005108:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800510c:	d01a      	beq.n	8005144 <UART_SetConfig+0x2b0>
 800510e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005112:	d81b      	bhi.n	800514c <UART_SetConfig+0x2b8>
 8005114:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005118:	d00c      	beq.n	8005134 <UART_SetConfig+0x2a0>
 800511a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800511e:	d815      	bhi.n	800514c <UART_SetConfig+0x2b8>
 8005120:	2b00      	cmp	r3, #0
 8005122:	d003      	beq.n	800512c <UART_SetConfig+0x298>
 8005124:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005128:	d008      	beq.n	800513c <UART_SetConfig+0x2a8>
 800512a:	e00f      	b.n	800514c <UART_SetConfig+0x2b8>
 800512c:	2300      	movs	r3, #0
 800512e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005132:	e022      	b.n	800517a <UART_SetConfig+0x2e6>
 8005134:	2302      	movs	r3, #2
 8005136:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800513a:	e01e      	b.n	800517a <UART_SetConfig+0x2e6>
 800513c:	2304      	movs	r3, #4
 800513e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005142:	e01a      	b.n	800517a <UART_SetConfig+0x2e6>
 8005144:	2308      	movs	r3, #8
 8005146:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800514a:	e016      	b.n	800517a <UART_SetConfig+0x2e6>
 800514c:	2310      	movs	r3, #16
 800514e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005152:	e012      	b.n	800517a <UART_SetConfig+0x2e6>
 8005154:	efff69f3 	.word	0xefff69f3
 8005158:	40008000 	.word	0x40008000
 800515c:	40013800 	.word	0x40013800
 8005160:	40021000 	.word	0x40021000
 8005164:	40004400 	.word	0x40004400
 8005168:	40004800 	.word	0x40004800
 800516c:	40004c00 	.word	0x40004c00
 8005170:	40005000 	.word	0x40005000
 8005174:	2310      	movs	r3, #16
 8005176:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	4a9f      	ldr	r2, [pc, #636]	@ (80053fc <UART_SetConfig+0x568>)
 8005180:	4293      	cmp	r3, r2
 8005182:	d17a      	bne.n	800527a <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005184:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005188:	2b08      	cmp	r3, #8
 800518a:	d824      	bhi.n	80051d6 <UART_SetConfig+0x342>
 800518c:	a201      	add	r2, pc, #4	@ (adr r2, 8005194 <UART_SetConfig+0x300>)
 800518e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005192:	bf00      	nop
 8005194:	080051b9 	.word	0x080051b9
 8005198:	080051d7 	.word	0x080051d7
 800519c:	080051c1 	.word	0x080051c1
 80051a0:	080051d7 	.word	0x080051d7
 80051a4:	080051c7 	.word	0x080051c7
 80051a8:	080051d7 	.word	0x080051d7
 80051ac:	080051d7 	.word	0x080051d7
 80051b0:	080051d7 	.word	0x080051d7
 80051b4:	080051cf 	.word	0x080051cf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80051b8:	f7fe fd08 	bl	8003bcc <HAL_RCC_GetPCLK1Freq>
 80051bc:	61f8      	str	r0, [r7, #28]
        break;
 80051be:	e010      	b.n	80051e2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80051c0:	4b8f      	ldr	r3, [pc, #572]	@ (8005400 <UART_SetConfig+0x56c>)
 80051c2:	61fb      	str	r3, [r7, #28]
        break;
 80051c4:	e00d      	b.n	80051e2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80051c6:	f7fe fc69 	bl	8003a9c <HAL_RCC_GetSysClockFreq>
 80051ca:	61f8      	str	r0, [r7, #28]
        break;
 80051cc:	e009      	b.n	80051e2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80051ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80051d2:	61fb      	str	r3, [r7, #28]
        break;
 80051d4:	e005      	b.n	80051e2 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80051d6:	2300      	movs	r3, #0
 80051d8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80051da:	2301      	movs	r3, #1
 80051dc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80051e0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80051e2:	69fb      	ldr	r3, [r7, #28]
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	f000 80fb 	beq.w	80053e0 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	685a      	ldr	r2, [r3, #4]
 80051ee:	4613      	mov	r3, r2
 80051f0:	005b      	lsls	r3, r3, #1
 80051f2:	4413      	add	r3, r2
 80051f4:	69fa      	ldr	r2, [r7, #28]
 80051f6:	429a      	cmp	r2, r3
 80051f8:	d305      	bcc.n	8005206 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	685b      	ldr	r3, [r3, #4]
 80051fe:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005200:	69fa      	ldr	r2, [r7, #28]
 8005202:	429a      	cmp	r2, r3
 8005204:	d903      	bls.n	800520e <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8005206:	2301      	movs	r3, #1
 8005208:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800520c:	e0e8      	b.n	80053e0 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800520e:	69fb      	ldr	r3, [r7, #28]
 8005210:	2200      	movs	r2, #0
 8005212:	461c      	mov	r4, r3
 8005214:	4615      	mov	r5, r2
 8005216:	f04f 0200 	mov.w	r2, #0
 800521a:	f04f 0300 	mov.w	r3, #0
 800521e:	022b      	lsls	r3, r5, #8
 8005220:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005224:	0222      	lsls	r2, r4, #8
 8005226:	68f9      	ldr	r1, [r7, #12]
 8005228:	6849      	ldr	r1, [r1, #4]
 800522a:	0849      	lsrs	r1, r1, #1
 800522c:	2000      	movs	r0, #0
 800522e:	4688      	mov	r8, r1
 8005230:	4681      	mov	r9, r0
 8005232:	eb12 0a08 	adds.w	sl, r2, r8
 8005236:	eb43 0b09 	adc.w	fp, r3, r9
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	685b      	ldr	r3, [r3, #4]
 800523e:	2200      	movs	r2, #0
 8005240:	603b      	str	r3, [r7, #0]
 8005242:	607a      	str	r2, [r7, #4]
 8005244:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005248:	4650      	mov	r0, sl
 800524a:	4659      	mov	r1, fp
 800524c:	f7fb fcfc 	bl	8000c48 <__aeabi_uldivmod>
 8005250:	4602      	mov	r2, r0
 8005252:	460b      	mov	r3, r1
 8005254:	4613      	mov	r3, r2
 8005256:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005258:	69bb      	ldr	r3, [r7, #24]
 800525a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800525e:	d308      	bcc.n	8005272 <UART_SetConfig+0x3de>
 8005260:	69bb      	ldr	r3, [r7, #24]
 8005262:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005266:	d204      	bcs.n	8005272 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	69ba      	ldr	r2, [r7, #24]
 800526e:	60da      	str	r2, [r3, #12]
 8005270:	e0b6      	b.n	80053e0 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8005272:	2301      	movs	r3, #1
 8005274:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005278:	e0b2      	b.n	80053e0 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	69db      	ldr	r3, [r3, #28]
 800527e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005282:	d15e      	bne.n	8005342 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8005284:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005288:	2b08      	cmp	r3, #8
 800528a:	d828      	bhi.n	80052de <UART_SetConfig+0x44a>
 800528c:	a201      	add	r2, pc, #4	@ (adr r2, 8005294 <UART_SetConfig+0x400>)
 800528e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005292:	bf00      	nop
 8005294:	080052b9 	.word	0x080052b9
 8005298:	080052c1 	.word	0x080052c1
 800529c:	080052c9 	.word	0x080052c9
 80052a0:	080052df 	.word	0x080052df
 80052a4:	080052cf 	.word	0x080052cf
 80052a8:	080052df 	.word	0x080052df
 80052ac:	080052df 	.word	0x080052df
 80052b0:	080052df 	.word	0x080052df
 80052b4:	080052d7 	.word	0x080052d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80052b8:	f7fe fc88 	bl	8003bcc <HAL_RCC_GetPCLK1Freq>
 80052bc:	61f8      	str	r0, [r7, #28]
        break;
 80052be:	e014      	b.n	80052ea <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80052c0:	f7fe fc9a 	bl	8003bf8 <HAL_RCC_GetPCLK2Freq>
 80052c4:	61f8      	str	r0, [r7, #28]
        break;
 80052c6:	e010      	b.n	80052ea <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80052c8:	4b4d      	ldr	r3, [pc, #308]	@ (8005400 <UART_SetConfig+0x56c>)
 80052ca:	61fb      	str	r3, [r7, #28]
        break;
 80052cc:	e00d      	b.n	80052ea <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80052ce:	f7fe fbe5 	bl	8003a9c <HAL_RCC_GetSysClockFreq>
 80052d2:	61f8      	str	r0, [r7, #28]
        break;
 80052d4:	e009      	b.n	80052ea <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80052d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80052da:	61fb      	str	r3, [r7, #28]
        break;
 80052dc:	e005      	b.n	80052ea <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80052de:	2300      	movs	r3, #0
 80052e0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80052e2:	2301      	movs	r3, #1
 80052e4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80052e8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80052ea:	69fb      	ldr	r3, [r7, #28]
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d077      	beq.n	80053e0 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80052f0:	69fb      	ldr	r3, [r7, #28]
 80052f2:	005a      	lsls	r2, r3, #1
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	685b      	ldr	r3, [r3, #4]
 80052f8:	085b      	lsrs	r3, r3, #1
 80052fa:	441a      	add	r2, r3
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	685b      	ldr	r3, [r3, #4]
 8005300:	fbb2 f3f3 	udiv	r3, r2, r3
 8005304:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005306:	69bb      	ldr	r3, [r7, #24]
 8005308:	2b0f      	cmp	r3, #15
 800530a:	d916      	bls.n	800533a <UART_SetConfig+0x4a6>
 800530c:	69bb      	ldr	r3, [r7, #24]
 800530e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005312:	d212      	bcs.n	800533a <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005314:	69bb      	ldr	r3, [r7, #24]
 8005316:	b29b      	uxth	r3, r3
 8005318:	f023 030f 	bic.w	r3, r3, #15
 800531c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800531e:	69bb      	ldr	r3, [r7, #24]
 8005320:	085b      	lsrs	r3, r3, #1
 8005322:	b29b      	uxth	r3, r3
 8005324:	f003 0307 	and.w	r3, r3, #7
 8005328:	b29a      	uxth	r2, r3
 800532a:	8afb      	ldrh	r3, [r7, #22]
 800532c:	4313      	orrs	r3, r2
 800532e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	8afa      	ldrh	r2, [r7, #22]
 8005336:	60da      	str	r2, [r3, #12]
 8005338:	e052      	b.n	80053e0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800533a:	2301      	movs	r3, #1
 800533c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005340:	e04e      	b.n	80053e0 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005342:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005346:	2b08      	cmp	r3, #8
 8005348:	d827      	bhi.n	800539a <UART_SetConfig+0x506>
 800534a:	a201      	add	r2, pc, #4	@ (adr r2, 8005350 <UART_SetConfig+0x4bc>)
 800534c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005350:	08005375 	.word	0x08005375
 8005354:	0800537d 	.word	0x0800537d
 8005358:	08005385 	.word	0x08005385
 800535c:	0800539b 	.word	0x0800539b
 8005360:	0800538b 	.word	0x0800538b
 8005364:	0800539b 	.word	0x0800539b
 8005368:	0800539b 	.word	0x0800539b
 800536c:	0800539b 	.word	0x0800539b
 8005370:	08005393 	.word	0x08005393
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005374:	f7fe fc2a 	bl	8003bcc <HAL_RCC_GetPCLK1Freq>
 8005378:	61f8      	str	r0, [r7, #28]
        break;
 800537a:	e014      	b.n	80053a6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800537c:	f7fe fc3c 	bl	8003bf8 <HAL_RCC_GetPCLK2Freq>
 8005380:	61f8      	str	r0, [r7, #28]
        break;
 8005382:	e010      	b.n	80053a6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005384:	4b1e      	ldr	r3, [pc, #120]	@ (8005400 <UART_SetConfig+0x56c>)
 8005386:	61fb      	str	r3, [r7, #28]
        break;
 8005388:	e00d      	b.n	80053a6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800538a:	f7fe fb87 	bl	8003a9c <HAL_RCC_GetSysClockFreq>
 800538e:	61f8      	str	r0, [r7, #28]
        break;
 8005390:	e009      	b.n	80053a6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005392:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005396:	61fb      	str	r3, [r7, #28]
        break;
 8005398:	e005      	b.n	80053a6 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800539a:	2300      	movs	r3, #0
 800539c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800539e:	2301      	movs	r3, #1
 80053a0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80053a4:	bf00      	nop
    }

    if (pclk != 0U)
 80053a6:	69fb      	ldr	r3, [r7, #28]
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d019      	beq.n	80053e0 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	685b      	ldr	r3, [r3, #4]
 80053b0:	085a      	lsrs	r2, r3, #1
 80053b2:	69fb      	ldr	r3, [r7, #28]
 80053b4:	441a      	add	r2, r3
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	685b      	ldr	r3, [r3, #4]
 80053ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80053be:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80053c0:	69bb      	ldr	r3, [r7, #24]
 80053c2:	2b0f      	cmp	r3, #15
 80053c4:	d909      	bls.n	80053da <UART_SetConfig+0x546>
 80053c6:	69bb      	ldr	r3, [r7, #24]
 80053c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80053cc:	d205      	bcs.n	80053da <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80053ce:	69bb      	ldr	r3, [r7, #24]
 80053d0:	b29a      	uxth	r2, r3
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	60da      	str	r2, [r3, #12]
 80053d8:	e002      	b.n	80053e0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80053da:	2301      	movs	r3, #1
 80053dc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	2200      	movs	r2, #0
 80053e4:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	2200      	movs	r2, #0
 80053ea:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80053ec:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 80053f0:	4618      	mov	r0, r3
 80053f2:	3728      	adds	r7, #40	@ 0x28
 80053f4:	46bd      	mov	sp, r7
 80053f6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80053fa:	bf00      	nop
 80053fc:	40008000 	.word	0x40008000
 8005400:	00f42400 	.word	0x00f42400

08005404 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005404:	b480      	push	{r7}
 8005406:	b083      	sub	sp, #12
 8005408:	af00      	add	r7, sp, #0
 800540a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005410:	f003 0308 	and.w	r3, r3, #8
 8005414:	2b00      	cmp	r3, #0
 8005416:	d00a      	beq.n	800542e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	685b      	ldr	r3, [r3, #4]
 800541e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	430a      	orrs	r2, r1
 800542c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005432:	f003 0301 	and.w	r3, r3, #1
 8005436:	2b00      	cmp	r3, #0
 8005438:	d00a      	beq.n	8005450 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	685b      	ldr	r3, [r3, #4]
 8005440:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	430a      	orrs	r2, r1
 800544e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005454:	f003 0302 	and.w	r3, r3, #2
 8005458:	2b00      	cmp	r3, #0
 800545a:	d00a      	beq.n	8005472 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	685b      	ldr	r3, [r3, #4]
 8005462:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	430a      	orrs	r2, r1
 8005470:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005476:	f003 0304 	and.w	r3, r3, #4
 800547a:	2b00      	cmp	r3, #0
 800547c:	d00a      	beq.n	8005494 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	685b      	ldr	r3, [r3, #4]
 8005484:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	430a      	orrs	r2, r1
 8005492:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005498:	f003 0310 	and.w	r3, r3, #16
 800549c:	2b00      	cmp	r3, #0
 800549e:	d00a      	beq.n	80054b6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	689b      	ldr	r3, [r3, #8]
 80054a6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	430a      	orrs	r2, r1
 80054b4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054ba:	f003 0320 	and.w	r3, r3, #32
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d00a      	beq.n	80054d8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	689b      	ldr	r3, [r3, #8]
 80054c8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	430a      	orrs	r2, r1
 80054d6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d01a      	beq.n	800551a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	685b      	ldr	r3, [r3, #4]
 80054ea:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	430a      	orrs	r2, r1
 80054f8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054fe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005502:	d10a      	bne.n	800551a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	685b      	ldr	r3, [r3, #4]
 800550a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	430a      	orrs	r2, r1
 8005518:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800551e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005522:	2b00      	cmp	r3, #0
 8005524:	d00a      	beq.n	800553c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	685b      	ldr	r3, [r3, #4]
 800552c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	430a      	orrs	r2, r1
 800553a:	605a      	str	r2, [r3, #4]
  }
}
 800553c:	bf00      	nop
 800553e:	370c      	adds	r7, #12
 8005540:	46bd      	mov	sp, r7
 8005542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005546:	4770      	bx	lr

08005548 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005548:	b580      	push	{r7, lr}
 800554a:	b098      	sub	sp, #96	@ 0x60
 800554c:	af02      	add	r7, sp, #8
 800554e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	2200      	movs	r2, #0
 8005554:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005558:	f7fc fc1e 	bl	8001d98 <HAL_GetTick>
 800555c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	f003 0308 	and.w	r3, r3, #8
 8005568:	2b08      	cmp	r3, #8
 800556a:	d12e      	bne.n	80055ca <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800556c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005570:	9300      	str	r3, [sp, #0]
 8005572:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005574:	2200      	movs	r2, #0
 8005576:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800557a:	6878      	ldr	r0, [r7, #4]
 800557c:	f000 f88c 	bl	8005698 <UART_WaitOnFlagUntilTimeout>
 8005580:	4603      	mov	r3, r0
 8005582:	2b00      	cmp	r3, #0
 8005584:	d021      	beq.n	80055ca <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800558c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800558e:	e853 3f00 	ldrex	r3, [r3]
 8005592:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005594:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005596:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800559a:	653b      	str	r3, [r7, #80]	@ 0x50
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	461a      	mov	r2, r3
 80055a2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80055a4:	647b      	str	r3, [r7, #68]	@ 0x44
 80055a6:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055a8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80055aa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80055ac:	e841 2300 	strex	r3, r2, [r1]
 80055b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80055b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d1e6      	bne.n	8005586 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2220      	movs	r2, #32
 80055bc:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	2200      	movs	r2, #0
 80055c2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80055c6:	2303      	movs	r3, #3
 80055c8:	e062      	b.n	8005690 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	f003 0304 	and.w	r3, r3, #4
 80055d4:	2b04      	cmp	r3, #4
 80055d6:	d149      	bne.n	800566c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80055d8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80055dc:	9300      	str	r3, [sp, #0]
 80055de:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80055e0:	2200      	movs	r2, #0
 80055e2:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80055e6:	6878      	ldr	r0, [r7, #4]
 80055e8:	f000 f856 	bl	8005698 <UART_WaitOnFlagUntilTimeout>
 80055ec:	4603      	mov	r3, r0
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d03c      	beq.n	800566c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055fa:	e853 3f00 	ldrex	r3, [r3]
 80055fe:	623b      	str	r3, [r7, #32]
   return(result);
 8005600:	6a3b      	ldr	r3, [r7, #32]
 8005602:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005606:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	461a      	mov	r2, r3
 800560e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005610:	633b      	str	r3, [r7, #48]	@ 0x30
 8005612:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005614:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005616:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005618:	e841 2300 	strex	r3, r2, [r1]
 800561c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800561e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005620:	2b00      	cmp	r3, #0
 8005622:	d1e6      	bne.n	80055f2 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	3308      	adds	r3, #8
 800562a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800562c:	693b      	ldr	r3, [r7, #16]
 800562e:	e853 3f00 	ldrex	r3, [r3]
 8005632:	60fb      	str	r3, [r7, #12]
   return(result);
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	f023 0301 	bic.w	r3, r3, #1
 800563a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	3308      	adds	r3, #8
 8005642:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005644:	61fa      	str	r2, [r7, #28]
 8005646:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005648:	69b9      	ldr	r1, [r7, #24]
 800564a:	69fa      	ldr	r2, [r7, #28]
 800564c:	e841 2300 	strex	r3, r2, [r1]
 8005650:	617b      	str	r3, [r7, #20]
   return(result);
 8005652:	697b      	ldr	r3, [r7, #20]
 8005654:	2b00      	cmp	r3, #0
 8005656:	d1e5      	bne.n	8005624 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	2220      	movs	r2, #32
 800565c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	2200      	movs	r2, #0
 8005664:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005668:	2303      	movs	r3, #3
 800566a:	e011      	b.n	8005690 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	2220      	movs	r2, #32
 8005670:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	2220      	movs	r2, #32
 8005676:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	2200      	movs	r2, #0
 800567e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	2200      	movs	r2, #0
 8005684:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	2200      	movs	r2, #0
 800568a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800568e:	2300      	movs	r3, #0
}
 8005690:	4618      	mov	r0, r3
 8005692:	3758      	adds	r7, #88	@ 0x58
 8005694:	46bd      	mov	sp, r7
 8005696:	bd80      	pop	{r7, pc}

08005698 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005698:	b580      	push	{r7, lr}
 800569a:	b084      	sub	sp, #16
 800569c:	af00      	add	r7, sp, #0
 800569e:	60f8      	str	r0, [r7, #12]
 80056a0:	60b9      	str	r1, [r7, #8]
 80056a2:	603b      	str	r3, [r7, #0]
 80056a4:	4613      	mov	r3, r2
 80056a6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80056a8:	e04f      	b.n	800574a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80056aa:	69bb      	ldr	r3, [r7, #24]
 80056ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056b0:	d04b      	beq.n	800574a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80056b2:	f7fc fb71 	bl	8001d98 <HAL_GetTick>
 80056b6:	4602      	mov	r2, r0
 80056b8:	683b      	ldr	r3, [r7, #0]
 80056ba:	1ad3      	subs	r3, r2, r3
 80056bc:	69ba      	ldr	r2, [r7, #24]
 80056be:	429a      	cmp	r2, r3
 80056c0:	d302      	bcc.n	80056c8 <UART_WaitOnFlagUntilTimeout+0x30>
 80056c2:	69bb      	ldr	r3, [r7, #24]
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d101      	bne.n	80056cc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80056c8:	2303      	movs	r3, #3
 80056ca:	e04e      	b.n	800576a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	f003 0304 	and.w	r3, r3, #4
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d037      	beq.n	800574a <UART_WaitOnFlagUntilTimeout+0xb2>
 80056da:	68bb      	ldr	r3, [r7, #8]
 80056dc:	2b80      	cmp	r3, #128	@ 0x80
 80056de:	d034      	beq.n	800574a <UART_WaitOnFlagUntilTimeout+0xb2>
 80056e0:	68bb      	ldr	r3, [r7, #8]
 80056e2:	2b40      	cmp	r3, #64	@ 0x40
 80056e4:	d031      	beq.n	800574a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	69db      	ldr	r3, [r3, #28]
 80056ec:	f003 0308 	and.w	r3, r3, #8
 80056f0:	2b08      	cmp	r3, #8
 80056f2:	d110      	bne.n	8005716 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	2208      	movs	r2, #8
 80056fa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80056fc:	68f8      	ldr	r0, [r7, #12]
 80056fe:	f000 f838 	bl	8005772 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	2208      	movs	r2, #8
 8005706:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	2200      	movs	r2, #0
 800570e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8005712:	2301      	movs	r3, #1
 8005714:	e029      	b.n	800576a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	69db      	ldr	r3, [r3, #28]
 800571c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005720:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005724:	d111      	bne.n	800574a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800572e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005730:	68f8      	ldr	r0, [r7, #12]
 8005732:	f000 f81e 	bl	8005772 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	2220      	movs	r2, #32
 800573a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	2200      	movs	r2, #0
 8005742:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8005746:	2303      	movs	r3, #3
 8005748:	e00f      	b.n	800576a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	69da      	ldr	r2, [r3, #28]
 8005750:	68bb      	ldr	r3, [r7, #8]
 8005752:	4013      	ands	r3, r2
 8005754:	68ba      	ldr	r2, [r7, #8]
 8005756:	429a      	cmp	r2, r3
 8005758:	bf0c      	ite	eq
 800575a:	2301      	moveq	r3, #1
 800575c:	2300      	movne	r3, #0
 800575e:	b2db      	uxtb	r3, r3
 8005760:	461a      	mov	r2, r3
 8005762:	79fb      	ldrb	r3, [r7, #7]
 8005764:	429a      	cmp	r2, r3
 8005766:	d0a0      	beq.n	80056aa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005768:	2300      	movs	r3, #0
}
 800576a:	4618      	mov	r0, r3
 800576c:	3710      	adds	r7, #16
 800576e:	46bd      	mov	sp, r7
 8005770:	bd80      	pop	{r7, pc}

08005772 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005772:	b480      	push	{r7}
 8005774:	b095      	sub	sp, #84	@ 0x54
 8005776:	af00      	add	r7, sp, #0
 8005778:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005780:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005782:	e853 3f00 	ldrex	r3, [r3]
 8005786:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005788:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800578a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800578e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	461a      	mov	r2, r3
 8005796:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005798:	643b      	str	r3, [r7, #64]	@ 0x40
 800579a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800579c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800579e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80057a0:	e841 2300 	strex	r3, r2, [r1]
 80057a4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80057a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d1e6      	bne.n	800577a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	3308      	adds	r3, #8
 80057b2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057b4:	6a3b      	ldr	r3, [r7, #32]
 80057b6:	e853 3f00 	ldrex	r3, [r3]
 80057ba:	61fb      	str	r3, [r7, #28]
   return(result);
 80057bc:	69fb      	ldr	r3, [r7, #28]
 80057be:	f023 0301 	bic.w	r3, r3, #1
 80057c2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	3308      	adds	r3, #8
 80057ca:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80057cc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80057ce:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057d0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80057d2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80057d4:	e841 2300 	strex	r3, r2, [r1]
 80057d8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80057da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d1e5      	bne.n	80057ac <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80057e4:	2b01      	cmp	r3, #1
 80057e6:	d118      	bne.n	800581a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	e853 3f00 	ldrex	r3, [r3]
 80057f4:	60bb      	str	r3, [r7, #8]
   return(result);
 80057f6:	68bb      	ldr	r3, [r7, #8]
 80057f8:	f023 0310 	bic.w	r3, r3, #16
 80057fc:	647b      	str	r3, [r7, #68]	@ 0x44
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	461a      	mov	r2, r3
 8005804:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005806:	61bb      	str	r3, [r7, #24]
 8005808:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800580a:	6979      	ldr	r1, [r7, #20]
 800580c:	69ba      	ldr	r2, [r7, #24]
 800580e:	e841 2300 	strex	r3, r2, [r1]
 8005812:	613b      	str	r3, [r7, #16]
   return(result);
 8005814:	693b      	ldr	r3, [r7, #16]
 8005816:	2b00      	cmp	r3, #0
 8005818:	d1e6      	bne.n	80057e8 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	2220      	movs	r2, #32
 800581e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	2200      	movs	r2, #0
 8005826:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	2200      	movs	r2, #0
 800582c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800582e:	bf00      	nop
 8005830:	3754      	adds	r7, #84	@ 0x54
 8005832:	46bd      	mov	sp, r7
 8005834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005838:	4770      	bx	lr
	...

0800583c <sniprintf>:
 800583c:	b40c      	push	{r2, r3}
 800583e:	b530      	push	{r4, r5, lr}
 8005840:	4b17      	ldr	r3, [pc, #92]	@ (80058a0 <sniprintf+0x64>)
 8005842:	1e0c      	subs	r4, r1, #0
 8005844:	681d      	ldr	r5, [r3, #0]
 8005846:	b09d      	sub	sp, #116	@ 0x74
 8005848:	da08      	bge.n	800585c <sniprintf+0x20>
 800584a:	238b      	movs	r3, #139	@ 0x8b
 800584c:	602b      	str	r3, [r5, #0]
 800584e:	f04f 30ff 	mov.w	r0, #4294967295
 8005852:	b01d      	add	sp, #116	@ 0x74
 8005854:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005858:	b002      	add	sp, #8
 800585a:	4770      	bx	lr
 800585c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8005860:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005864:	bf14      	ite	ne
 8005866:	f104 33ff 	addne.w	r3, r4, #4294967295
 800586a:	4623      	moveq	r3, r4
 800586c:	9304      	str	r3, [sp, #16]
 800586e:	9307      	str	r3, [sp, #28]
 8005870:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005874:	9002      	str	r0, [sp, #8]
 8005876:	9006      	str	r0, [sp, #24]
 8005878:	f8ad 3016 	strh.w	r3, [sp, #22]
 800587c:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800587e:	ab21      	add	r3, sp, #132	@ 0x84
 8005880:	a902      	add	r1, sp, #8
 8005882:	4628      	mov	r0, r5
 8005884:	9301      	str	r3, [sp, #4]
 8005886:	f000 f995 	bl	8005bb4 <_svfiprintf_r>
 800588a:	1c43      	adds	r3, r0, #1
 800588c:	bfbc      	itt	lt
 800588e:	238b      	movlt	r3, #139	@ 0x8b
 8005890:	602b      	strlt	r3, [r5, #0]
 8005892:	2c00      	cmp	r4, #0
 8005894:	d0dd      	beq.n	8005852 <sniprintf+0x16>
 8005896:	9b02      	ldr	r3, [sp, #8]
 8005898:	2200      	movs	r2, #0
 800589a:	701a      	strb	r2, [r3, #0]
 800589c:	e7d9      	b.n	8005852 <sniprintf+0x16>
 800589e:	bf00      	nop
 80058a0:	2000000c 	.word	0x2000000c

080058a4 <memset>:
 80058a4:	4402      	add	r2, r0
 80058a6:	4603      	mov	r3, r0
 80058a8:	4293      	cmp	r3, r2
 80058aa:	d100      	bne.n	80058ae <memset+0xa>
 80058ac:	4770      	bx	lr
 80058ae:	f803 1b01 	strb.w	r1, [r3], #1
 80058b2:	e7f9      	b.n	80058a8 <memset+0x4>

080058b4 <__errno>:
 80058b4:	4b01      	ldr	r3, [pc, #4]	@ (80058bc <__errno+0x8>)
 80058b6:	6818      	ldr	r0, [r3, #0]
 80058b8:	4770      	bx	lr
 80058ba:	bf00      	nop
 80058bc:	2000000c 	.word	0x2000000c

080058c0 <__libc_init_array>:
 80058c0:	b570      	push	{r4, r5, r6, lr}
 80058c2:	4d0d      	ldr	r5, [pc, #52]	@ (80058f8 <__libc_init_array+0x38>)
 80058c4:	4c0d      	ldr	r4, [pc, #52]	@ (80058fc <__libc_init_array+0x3c>)
 80058c6:	1b64      	subs	r4, r4, r5
 80058c8:	10a4      	asrs	r4, r4, #2
 80058ca:	2600      	movs	r6, #0
 80058cc:	42a6      	cmp	r6, r4
 80058ce:	d109      	bne.n	80058e4 <__libc_init_array+0x24>
 80058d0:	4d0b      	ldr	r5, [pc, #44]	@ (8005900 <__libc_init_array+0x40>)
 80058d2:	4c0c      	ldr	r4, [pc, #48]	@ (8005904 <__libc_init_array+0x44>)
 80058d4:	f001 fbc6 	bl	8007064 <_init>
 80058d8:	1b64      	subs	r4, r4, r5
 80058da:	10a4      	asrs	r4, r4, #2
 80058dc:	2600      	movs	r6, #0
 80058de:	42a6      	cmp	r6, r4
 80058e0:	d105      	bne.n	80058ee <__libc_init_array+0x2e>
 80058e2:	bd70      	pop	{r4, r5, r6, pc}
 80058e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80058e8:	4798      	blx	r3
 80058ea:	3601      	adds	r6, #1
 80058ec:	e7ee      	b.n	80058cc <__libc_init_array+0xc>
 80058ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80058f2:	4798      	blx	r3
 80058f4:	3601      	adds	r6, #1
 80058f6:	e7f2      	b.n	80058de <__libc_init_array+0x1e>
 80058f8:	080071a0 	.word	0x080071a0
 80058fc:	080071a0 	.word	0x080071a0
 8005900:	080071a0 	.word	0x080071a0
 8005904:	080071a4 	.word	0x080071a4

08005908 <__retarget_lock_acquire_recursive>:
 8005908:	4770      	bx	lr

0800590a <__retarget_lock_release_recursive>:
 800590a:	4770      	bx	lr

0800590c <_free_r>:
 800590c:	b538      	push	{r3, r4, r5, lr}
 800590e:	4605      	mov	r5, r0
 8005910:	2900      	cmp	r1, #0
 8005912:	d041      	beq.n	8005998 <_free_r+0x8c>
 8005914:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005918:	1f0c      	subs	r4, r1, #4
 800591a:	2b00      	cmp	r3, #0
 800591c:	bfb8      	it	lt
 800591e:	18e4      	addlt	r4, r4, r3
 8005920:	f000 f8e0 	bl	8005ae4 <__malloc_lock>
 8005924:	4a1d      	ldr	r2, [pc, #116]	@ (800599c <_free_r+0x90>)
 8005926:	6813      	ldr	r3, [r2, #0]
 8005928:	b933      	cbnz	r3, 8005938 <_free_r+0x2c>
 800592a:	6063      	str	r3, [r4, #4]
 800592c:	6014      	str	r4, [r2, #0]
 800592e:	4628      	mov	r0, r5
 8005930:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005934:	f000 b8dc 	b.w	8005af0 <__malloc_unlock>
 8005938:	42a3      	cmp	r3, r4
 800593a:	d908      	bls.n	800594e <_free_r+0x42>
 800593c:	6820      	ldr	r0, [r4, #0]
 800593e:	1821      	adds	r1, r4, r0
 8005940:	428b      	cmp	r3, r1
 8005942:	bf01      	itttt	eq
 8005944:	6819      	ldreq	r1, [r3, #0]
 8005946:	685b      	ldreq	r3, [r3, #4]
 8005948:	1809      	addeq	r1, r1, r0
 800594a:	6021      	streq	r1, [r4, #0]
 800594c:	e7ed      	b.n	800592a <_free_r+0x1e>
 800594e:	461a      	mov	r2, r3
 8005950:	685b      	ldr	r3, [r3, #4]
 8005952:	b10b      	cbz	r3, 8005958 <_free_r+0x4c>
 8005954:	42a3      	cmp	r3, r4
 8005956:	d9fa      	bls.n	800594e <_free_r+0x42>
 8005958:	6811      	ldr	r1, [r2, #0]
 800595a:	1850      	adds	r0, r2, r1
 800595c:	42a0      	cmp	r0, r4
 800595e:	d10b      	bne.n	8005978 <_free_r+0x6c>
 8005960:	6820      	ldr	r0, [r4, #0]
 8005962:	4401      	add	r1, r0
 8005964:	1850      	adds	r0, r2, r1
 8005966:	4283      	cmp	r3, r0
 8005968:	6011      	str	r1, [r2, #0]
 800596a:	d1e0      	bne.n	800592e <_free_r+0x22>
 800596c:	6818      	ldr	r0, [r3, #0]
 800596e:	685b      	ldr	r3, [r3, #4]
 8005970:	6053      	str	r3, [r2, #4]
 8005972:	4408      	add	r0, r1
 8005974:	6010      	str	r0, [r2, #0]
 8005976:	e7da      	b.n	800592e <_free_r+0x22>
 8005978:	d902      	bls.n	8005980 <_free_r+0x74>
 800597a:	230c      	movs	r3, #12
 800597c:	602b      	str	r3, [r5, #0]
 800597e:	e7d6      	b.n	800592e <_free_r+0x22>
 8005980:	6820      	ldr	r0, [r4, #0]
 8005982:	1821      	adds	r1, r4, r0
 8005984:	428b      	cmp	r3, r1
 8005986:	bf04      	itt	eq
 8005988:	6819      	ldreq	r1, [r3, #0]
 800598a:	685b      	ldreq	r3, [r3, #4]
 800598c:	6063      	str	r3, [r4, #4]
 800598e:	bf04      	itt	eq
 8005990:	1809      	addeq	r1, r1, r0
 8005992:	6021      	streq	r1, [r4, #0]
 8005994:	6054      	str	r4, [r2, #4]
 8005996:	e7ca      	b.n	800592e <_free_r+0x22>
 8005998:	bd38      	pop	{r3, r4, r5, pc}
 800599a:	bf00      	nop
 800599c:	200003e8 	.word	0x200003e8

080059a0 <sbrk_aligned>:
 80059a0:	b570      	push	{r4, r5, r6, lr}
 80059a2:	4e0f      	ldr	r6, [pc, #60]	@ (80059e0 <sbrk_aligned+0x40>)
 80059a4:	460c      	mov	r4, r1
 80059a6:	6831      	ldr	r1, [r6, #0]
 80059a8:	4605      	mov	r5, r0
 80059aa:	b911      	cbnz	r1, 80059b2 <sbrk_aligned+0x12>
 80059ac:	f000 fba6 	bl	80060fc <_sbrk_r>
 80059b0:	6030      	str	r0, [r6, #0]
 80059b2:	4621      	mov	r1, r4
 80059b4:	4628      	mov	r0, r5
 80059b6:	f000 fba1 	bl	80060fc <_sbrk_r>
 80059ba:	1c43      	adds	r3, r0, #1
 80059bc:	d103      	bne.n	80059c6 <sbrk_aligned+0x26>
 80059be:	f04f 34ff 	mov.w	r4, #4294967295
 80059c2:	4620      	mov	r0, r4
 80059c4:	bd70      	pop	{r4, r5, r6, pc}
 80059c6:	1cc4      	adds	r4, r0, #3
 80059c8:	f024 0403 	bic.w	r4, r4, #3
 80059cc:	42a0      	cmp	r0, r4
 80059ce:	d0f8      	beq.n	80059c2 <sbrk_aligned+0x22>
 80059d0:	1a21      	subs	r1, r4, r0
 80059d2:	4628      	mov	r0, r5
 80059d4:	f000 fb92 	bl	80060fc <_sbrk_r>
 80059d8:	3001      	adds	r0, #1
 80059da:	d1f2      	bne.n	80059c2 <sbrk_aligned+0x22>
 80059dc:	e7ef      	b.n	80059be <sbrk_aligned+0x1e>
 80059de:	bf00      	nop
 80059e0:	200003e4 	.word	0x200003e4

080059e4 <_malloc_r>:
 80059e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80059e8:	1ccd      	adds	r5, r1, #3
 80059ea:	f025 0503 	bic.w	r5, r5, #3
 80059ee:	3508      	adds	r5, #8
 80059f0:	2d0c      	cmp	r5, #12
 80059f2:	bf38      	it	cc
 80059f4:	250c      	movcc	r5, #12
 80059f6:	2d00      	cmp	r5, #0
 80059f8:	4606      	mov	r6, r0
 80059fa:	db01      	blt.n	8005a00 <_malloc_r+0x1c>
 80059fc:	42a9      	cmp	r1, r5
 80059fe:	d904      	bls.n	8005a0a <_malloc_r+0x26>
 8005a00:	230c      	movs	r3, #12
 8005a02:	6033      	str	r3, [r6, #0]
 8005a04:	2000      	movs	r0, #0
 8005a06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005a0a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005ae0 <_malloc_r+0xfc>
 8005a0e:	f000 f869 	bl	8005ae4 <__malloc_lock>
 8005a12:	f8d8 3000 	ldr.w	r3, [r8]
 8005a16:	461c      	mov	r4, r3
 8005a18:	bb44      	cbnz	r4, 8005a6c <_malloc_r+0x88>
 8005a1a:	4629      	mov	r1, r5
 8005a1c:	4630      	mov	r0, r6
 8005a1e:	f7ff ffbf 	bl	80059a0 <sbrk_aligned>
 8005a22:	1c43      	adds	r3, r0, #1
 8005a24:	4604      	mov	r4, r0
 8005a26:	d158      	bne.n	8005ada <_malloc_r+0xf6>
 8005a28:	f8d8 4000 	ldr.w	r4, [r8]
 8005a2c:	4627      	mov	r7, r4
 8005a2e:	2f00      	cmp	r7, #0
 8005a30:	d143      	bne.n	8005aba <_malloc_r+0xd6>
 8005a32:	2c00      	cmp	r4, #0
 8005a34:	d04b      	beq.n	8005ace <_malloc_r+0xea>
 8005a36:	6823      	ldr	r3, [r4, #0]
 8005a38:	4639      	mov	r1, r7
 8005a3a:	4630      	mov	r0, r6
 8005a3c:	eb04 0903 	add.w	r9, r4, r3
 8005a40:	f000 fb5c 	bl	80060fc <_sbrk_r>
 8005a44:	4581      	cmp	r9, r0
 8005a46:	d142      	bne.n	8005ace <_malloc_r+0xea>
 8005a48:	6821      	ldr	r1, [r4, #0]
 8005a4a:	1a6d      	subs	r5, r5, r1
 8005a4c:	4629      	mov	r1, r5
 8005a4e:	4630      	mov	r0, r6
 8005a50:	f7ff ffa6 	bl	80059a0 <sbrk_aligned>
 8005a54:	3001      	adds	r0, #1
 8005a56:	d03a      	beq.n	8005ace <_malloc_r+0xea>
 8005a58:	6823      	ldr	r3, [r4, #0]
 8005a5a:	442b      	add	r3, r5
 8005a5c:	6023      	str	r3, [r4, #0]
 8005a5e:	f8d8 3000 	ldr.w	r3, [r8]
 8005a62:	685a      	ldr	r2, [r3, #4]
 8005a64:	bb62      	cbnz	r2, 8005ac0 <_malloc_r+0xdc>
 8005a66:	f8c8 7000 	str.w	r7, [r8]
 8005a6a:	e00f      	b.n	8005a8c <_malloc_r+0xa8>
 8005a6c:	6822      	ldr	r2, [r4, #0]
 8005a6e:	1b52      	subs	r2, r2, r5
 8005a70:	d420      	bmi.n	8005ab4 <_malloc_r+0xd0>
 8005a72:	2a0b      	cmp	r2, #11
 8005a74:	d917      	bls.n	8005aa6 <_malloc_r+0xc2>
 8005a76:	1961      	adds	r1, r4, r5
 8005a78:	42a3      	cmp	r3, r4
 8005a7a:	6025      	str	r5, [r4, #0]
 8005a7c:	bf18      	it	ne
 8005a7e:	6059      	strne	r1, [r3, #4]
 8005a80:	6863      	ldr	r3, [r4, #4]
 8005a82:	bf08      	it	eq
 8005a84:	f8c8 1000 	streq.w	r1, [r8]
 8005a88:	5162      	str	r2, [r4, r5]
 8005a8a:	604b      	str	r3, [r1, #4]
 8005a8c:	4630      	mov	r0, r6
 8005a8e:	f000 f82f 	bl	8005af0 <__malloc_unlock>
 8005a92:	f104 000b 	add.w	r0, r4, #11
 8005a96:	1d23      	adds	r3, r4, #4
 8005a98:	f020 0007 	bic.w	r0, r0, #7
 8005a9c:	1ac2      	subs	r2, r0, r3
 8005a9e:	bf1c      	itt	ne
 8005aa0:	1a1b      	subne	r3, r3, r0
 8005aa2:	50a3      	strne	r3, [r4, r2]
 8005aa4:	e7af      	b.n	8005a06 <_malloc_r+0x22>
 8005aa6:	6862      	ldr	r2, [r4, #4]
 8005aa8:	42a3      	cmp	r3, r4
 8005aaa:	bf0c      	ite	eq
 8005aac:	f8c8 2000 	streq.w	r2, [r8]
 8005ab0:	605a      	strne	r2, [r3, #4]
 8005ab2:	e7eb      	b.n	8005a8c <_malloc_r+0xa8>
 8005ab4:	4623      	mov	r3, r4
 8005ab6:	6864      	ldr	r4, [r4, #4]
 8005ab8:	e7ae      	b.n	8005a18 <_malloc_r+0x34>
 8005aba:	463c      	mov	r4, r7
 8005abc:	687f      	ldr	r7, [r7, #4]
 8005abe:	e7b6      	b.n	8005a2e <_malloc_r+0x4a>
 8005ac0:	461a      	mov	r2, r3
 8005ac2:	685b      	ldr	r3, [r3, #4]
 8005ac4:	42a3      	cmp	r3, r4
 8005ac6:	d1fb      	bne.n	8005ac0 <_malloc_r+0xdc>
 8005ac8:	2300      	movs	r3, #0
 8005aca:	6053      	str	r3, [r2, #4]
 8005acc:	e7de      	b.n	8005a8c <_malloc_r+0xa8>
 8005ace:	230c      	movs	r3, #12
 8005ad0:	6033      	str	r3, [r6, #0]
 8005ad2:	4630      	mov	r0, r6
 8005ad4:	f000 f80c 	bl	8005af0 <__malloc_unlock>
 8005ad8:	e794      	b.n	8005a04 <_malloc_r+0x20>
 8005ada:	6005      	str	r5, [r0, #0]
 8005adc:	e7d6      	b.n	8005a8c <_malloc_r+0xa8>
 8005ade:	bf00      	nop
 8005ae0:	200003e8 	.word	0x200003e8

08005ae4 <__malloc_lock>:
 8005ae4:	4801      	ldr	r0, [pc, #4]	@ (8005aec <__malloc_lock+0x8>)
 8005ae6:	f7ff bf0f 	b.w	8005908 <__retarget_lock_acquire_recursive>
 8005aea:	bf00      	nop
 8005aec:	200003e0 	.word	0x200003e0

08005af0 <__malloc_unlock>:
 8005af0:	4801      	ldr	r0, [pc, #4]	@ (8005af8 <__malloc_unlock+0x8>)
 8005af2:	f7ff bf0a 	b.w	800590a <__retarget_lock_release_recursive>
 8005af6:	bf00      	nop
 8005af8:	200003e0 	.word	0x200003e0

08005afc <__ssputs_r>:
 8005afc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005b00:	688e      	ldr	r6, [r1, #8]
 8005b02:	461f      	mov	r7, r3
 8005b04:	42be      	cmp	r6, r7
 8005b06:	680b      	ldr	r3, [r1, #0]
 8005b08:	4682      	mov	sl, r0
 8005b0a:	460c      	mov	r4, r1
 8005b0c:	4690      	mov	r8, r2
 8005b0e:	d82d      	bhi.n	8005b6c <__ssputs_r+0x70>
 8005b10:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005b14:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005b18:	d026      	beq.n	8005b68 <__ssputs_r+0x6c>
 8005b1a:	6965      	ldr	r5, [r4, #20]
 8005b1c:	6909      	ldr	r1, [r1, #16]
 8005b1e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005b22:	eba3 0901 	sub.w	r9, r3, r1
 8005b26:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005b2a:	1c7b      	adds	r3, r7, #1
 8005b2c:	444b      	add	r3, r9
 8005b2e:	106d      	asrs	r5, r5, #1
 8005b30:	429d      	cmp	r5, r3
 8005b32:	bf38      	it	cc
 8005b34:	461d      	movcc	r5, r3
 8005b36:	0553      	lsls	r3, r2, #21
 8005b38:	d527      	bpl.n	8005b8a <__ssputs_r+0x8e>
 8005b3a:	4629      	mov	r1, r5
 8005b3c:	f7ff ff52 	bl	80059e4 <_malloc_r>
 8005b40:	4606      	mov	r6, r0
 8005b42:	b360      	cbz	r0, 8005b9e <__ssputs_r+0xa2>
 8005b44:	6921      	ldr	r1, [r4, #16]
 8005b46:	464a      	mov	r2, r9
 8005b48:	f000 fae8 	bl	800611c <memcpy>
 8005b4c:	89a3      	ldrh	r3, [r4, #12]
 8005b4e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005b52:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005b56:	81a3      	strh	r3, [r4, #12]
 8005b58:	6126      	str	r6, [r4, #16]
 8005b5a:	6165      	str	r5, [r4, #20]
 8005b5c:	444e      	add	r6, r9
 8005b5e:	eba5 0509 	sub.w	r5, r5, r9
 8005b62:	6026      	str	r6, [r4, #0]
 8005b64:	60a5      	str	r5, [r4, #8]
 8005b66:	463e      	mov	r6, r7
 8005b68:	42be      	cmp	r6, r7
 8005b6a:	d900      	bls.n	8005b6e <__ssputs_r+0x72>
 8005b6c:	463e      	mov	r6, r7
 8005b6e:	6820      	ldr	r0, [r4, #0]
 8005b70:	4632      	mov	r2, r6
 8005b72:	4641      	mov	r1, r8
 8005b74:	f000 faa8 	bl	80060c8 <memmove>
 8005b78:	68a3      	ldr	r3, [r4, #8]
 8005b7a:	1b9b      	subs	r3, r3, r6
 8005b7c:	60a3      	str	r3, [r4, #8]
 8005b7e:	6823      	ldr	r3, [r4, #0]
 8005b80:	4433      	add	r3, r6
 8005b82:	6023      	str	r3, [r4, #0]
 8005b84:	2000      	movs	r0, #0
 8005b86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b8a:	462a      	mov	r2, r5
 8005b8c:	f000 fad4 	bl	8006138 <_realloc_r>
 8005b90:	4606      	mov	r6, r0
 8005b92:	2800      	cmp	r0, #0
 8005b94:	d1e0      	bne.n	8005b58 <__ssputs_r+0x5c>
 8005b96:	6921      	ldr	r1, [r4, #16]
 8005b98:	4650      	mov	r0, sl
 8005b9a:	f7ff feb7 	bl	800590c <_free_r>
 8005b9e:	230c      	movs	r3, #12
 8005ba0:	f8ca 3000 	str.w	r3, [sl]
 8005ba4:	89a3      	ldrh	r3, [r4, #12]
 8005ba6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005baa:	81a3      	strh	r3, [r4, #12]
 8005bac:	f04f 30ff 	mov.w	r0, #4294967295
 8005bb0:	e7e9      	b.n	8005b86 <__ssputs_r+0x8a>
	...

08005bb4 <_svfiprintf_r>:
 8005bb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005bb8:	4698      	mov	r8, r3
 8005bba:	898b      	ldrh	r3, [r1, #12]
 8005bbc:	061b      	lsls	r3, r3, #24
 8005bbe:	b09d      	sub	sp, #116	@ 0x74
 8005bc0:	4607      	mov	r7, r0
 8005bc2:	460d      	mov	r5, r1
 8005bc4:	4614      	mov	r4, r2
 8005bc6:	d510      	bpl.n	8005bea <_svfiprintf_r+0x36>
 8005bc8:	690b      	ldr	r3, [r1, #16]
 8005bca:	b973      	cbnz	r3, 8005bea <_svfiprintf_r+0x36>
 8005bcc:	2140      	movs	r1, #64	@ 0x40
 8005bce:	f7ff ff09 	bl	80059e4 <_malloc_r>
 8005bd2:	6028      	str	r0, [r5, #0]
 8005bd4:	6128      	str	r0, [r5, #16]
 8005bd6:	b930      	cbnz	r0, 8005be6 <_svfiprintf_r+0x32>
 8005bd8:	230c      	movs	r3, #12
 8005bda:	603b      	str	r3, [r7, #0]
 8005bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8005be0:	b01d      	add	sp, #116	@ 0x74
 8005be2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005be6:	2340      	movs	r3, #64	@ 0x40
 8005be8:	616b      	str	r3, [r5, #20]
 8005bea:	2300      	movs	r3, #0
 8005bec:	9309      	str	r3, [sp, #36]	@ 0x24
 8005bee:	2320      	movs	r3, #32
 8005bf0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005bf4:	f8cd 800c 	str.w	r8, [sp, #12]
 8005bf8:	2330      	movs	r3, #48	@ 0x30
 8005bfa:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005d98 <_svfiprintf_r+0x1e4>
 8005bfe:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005c02:	f04f 0901 	mov.w	r9, #1
 8005c06:	4623      	mov	r3, r4
 8005c08:	469a      	mov	sl, r3
 8005c0a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005c0e:	b10a      	cbz	r2, 8005c14 <_svfiprintf_r+0x60>
 8005c10:	2a25      	cmp	r2, #37	@ 0x25
 8005c12:	d1f9      	bne.n	8005c08 <_svfiprintf_r+0x54>
 8005c14:	ebba 0b04 	subs.w	fp, sl, r4
 8005c18:	d00b      	beq.n	8005c32 <_svfiprintf_r+0x7e>
 8005c1a:	465b      	mov	r3, fp
 8005c1c:	4622      	mov	r2, r4
 8005c1e:	4629      	mov	r1, r5
 8005c20:	4638      	mov	r0, r7
 8005c22:	f7ff ff6b 	bl	8005afc <__ssputs_r>
 8005c26:	3001      	adds	r0, #1
 8005c28:	f000 80a7 	beq.w	8005d7a <_svfiprintf_r+0x1c6>
 8005c2c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005c2e:	445a      	add	r2, fp
 8005c30:	9209      	str	r2, [sp, #36]	@ 0x24
 8005c32:	f89a 3000 	ldrb.w	r3, [sl]
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	f000 809f 	beq.w	8005d7a <_svfiprintf_r+0x1c6>
 8005c3c:	2300      	movs	r3, #0
 8005c3e:	f04f 32ff 	mov.w	r2, #4294967295
 8005c42:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005c46:	f10a 0a01 	add.w	sl, sl, #1
 8005c4a:	9304      	str	r3, [sp, #16]
 8005c4c:	9307      	str	r3, [sp, #28]
 8005c4e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005c52:	931a      	str	r3, [sp, #104]	@ 0x68
 8005c54:	4654      	mov	r4, sl
 8005c56:	2205      	movs	r2, #5
 8005c58:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005c5c:	484e      	ldr	r0, [pc, #312]	@ (8005d98 <_svfiprintf_r+0x1e4>)
 8005c5e:	f7fa fabf 	bl	80001e0 <memchr>
 8005c62:	9a04      	ldr	r2, [sp, #16]
 8005c64:	b9d8      	cbnz	r0, 8005c9e <_svfiprintf_r+0xea>
 8005c66:	06d0      	lsls	r0, r2, #27
 8005c68:	bf44      	itt	mi
 8005c6a:	2320      	movmi	r3, #32
 8005c6c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005c70:	0711      	lsls	r1, r2, #28
 8005c72:	bf44      	itt	mi
 8005c74:	232b      	movmi	r3, #43	@ 0x2b
 8005c76:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005c7a:	f89a 3000 	ldrb.w	r3, [sl]
 8005c7e:	2b2a      	cmp	r3, #42	@ 0x2a
 8005c80:	d015      	beq.n	8005cae <_svfiprintf_r+0xfa>
 8005c82:	9a07      	ldr	r2, [sp, #28]
 8005c84:	4654      	mov	r4, sl
 8005c86:	2000      	movs	r0, #0
 8005c88:	f04f 0c0a 	mov.w	ip, #10
 8005c8c:	4621      	mov	r1, r4
 8005c8e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005c92:	3b30      	subs	r3, #48	@ 0x30
 8005c94:	2b09      	cmp	r3, #9
 8005c96:	d94b      	bls.n	8005d30 <_svfiprintf_r+0x17c>
 8005c98:	b1b0      	cbz	r0, 8005cc8 <_svfiprintf_r+0x114>
 8005c9a:	9207      	str	r2, [sp, #28]
 8005c9c:	e014      	b.n	8005cc8 <_svfiprintf_r+0x114>
 8005c9e:	eba0 0308 	sub.w	r3, r0, r8
 8005ca2:	fa09 f303 	lsl.w	r3, r9, r3
 8005ca6:	4313      	orrs	r3, r2
 8005ca8:	9304      	str	r3, [sp, #16]
 8005caa:	46a2      	mov	sl, r4
 8005cac:	e7d2      	b.n	8005c54 <_svfiprintf_r+0xa0>
 8005cae:	9b03      	ldr	r3, [sp, #12]
 8005cb0:	1d19      	adds	r1, r3, #4
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	9103      	str	r1, [sp, #12]
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	bfbb      	ittet	lt
 8005cba:	425b      	neglt	r3, r3
 8005cbc:	f042 0202 	orrlt.w	r2, r2, #2
 8005cc0:	9307      	strge	r3, [sp, #28]
 8005cc2:	9307      	strlt	r3, [sp, #28]
 8005cc4:	bfb8      	it	lt
 8005cc6:	9204      	strlt	r2, [sp, #16]
 8005cc8:	7823      	ldrb	r3, [r4, #0]
 8005cca:	2b2e      	cmp	r3, #46	@ 0x2e
 8005ccc:	d10a      	bne.n	8005ce4 <_svfiprintf_r+0x130>
 8005cce:	7863      	ldrb	r3, [r4, #1]
 8005cd0:	2b2a      	cmp	r3, #42	@ 0x2a
 8005cd2:	d132      	bne.n	8005d3a <_svfiprintf_r+0x186>
 8005cd4:	9b03      	ldr	r3, [sp, #12]
 8005cd6:	1d1a      	adds	r2, r3, #4
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	9203      	str	r2, [sp, #12]
 8005cdc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005ce0:	3402      	adds	r4, #2
 8005ce2:	9305      	str	r3, [sp, #20]
 8005ce4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005da8 <_svfiprintf_r+0x1f4>
 8005ce8:	7821      	ldrb	r1, [r4, #0]
 8005cea:	2203      	movs	r2, #3
 8005cec:	4650      	mov	r0, sl
 8005cee:	f7fa fa77 	bl	80001e0 <memchr>
 8005cf2:	b138      	cbz	r0, 8005d04 <_svfiprintf_r+0x150>
 8005cf4:	9b04      	ldr	r3, [sp, #16]
 8005cf6:	eba0 000a 	sub.w	r0, r0, sl
 8005cfa:	2240      	movs	r2, #64	@ 0x40
 8005cfc:	4082      	lsls	r2, r0
 8005cfe:	4313      	orrs	r3, r2
 8005d00:	3401      	adds	r4, #1
 8005d02:	9304      	str	r3, [sp, #16]
 8005d04:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005d08:	4824      	ldr	r0, [pc, #144]	@ (8005d9c <_svfiprintf_r+0x1e8>)
 8005d0a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005d0e:	2206      	movs	r2, #6
 8005d10:	f7fa fa66 	bl	80001e0 <memchr>
 8005d14:	2800      	cmp	r0, #0
 8005d16:	d036      	beq.n	8005d86 <_svfiprintf_r+0x1d2>
 8005d18:	4b21      	ldr	r3, [pc, #132]	@ (8005da0 <_svfiprintf_r+0x1ec>)
 8005d1a:	bb1b      	cbnz	r3, 8005d64 <_svfiprintf_r+0x1b0>
 8005d1c:	9b03      	ldr	r3, [sp, #12]
 8005d1e:	3307      	adds	r3, #7
 8005d20:	f023 0307 	bic.w	r3, r3, #7
 8005d24:	3308      	adds	r3, #8
 8005d26:	9303      	str	r3, [sp, #12]
 8005d28:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d2a:	4433      	add	r3, r6
 8005d2c:	9309      	str	r3, [sp, #36]	@ 0x24
 8005d2e:	e76a      	b.n	8005c06 <_svfiprintf_r+0x52>
 8005d30:	fb0c 3202 	mla	r2, ip, r2, r3
 8005d34:	460c      	mov	r4, r1
 8005d36:	2001      	movs	r0, #1
 8005d38:	e7a8      	b.n	8005c8c <_svfiprintf_r+0xd8>
 8005d3a:	2300      	movs	r3, #0
 8005d3c:	3401      	adds	r4, #1
 8005d3e:	9305      	str	r3, [sp, #20]
 8005d40:	4619      	mov	r1, r3
 8005d42:	f04f 0c0a 	mov.w	ip, #10
 8005d46:	4620      	mov	r0, r4
 8005d48:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005d4c:	3a30      	subs	r2, #48	@ 0x30
 8005d4e:	2a09      	cmp	r2, #9
 8005d50:	d903      	bls.n	8005d5a <_svfiprintf_r+0x1a6>
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d0c6      	beq.n	8005ce4 <_svfiprintf_r+0x130>
 8005d56:	9105      	str	r1, [sp, #20]
 8005d58:	e7c4      	b.n	8005ce4 <_svfiprintf_r+0x130>
 8005d5a:	fb0c 2101 	mla	r1, ip, r1, r2
 8005d5e:	4604      	mov	r4, r0
 8005d60:	2301      	movs	r3, #1
 8005d62:	e7f0      	b.n	8005d46 <_svfiprintf_r+0x192>
 8005d64:	ab03      	add	r3, sp, #12
 8005d66:	9300      	str	r3, [sp, #0]
 8005d68:	462a      	mov	r2, r5
 8005d6a:	4b0e      	ldr	r3, [pc, #56]	@ (8005da4 <_svfiprintf_r+0x1f0>)
 8005d6c:	a904      	add	r1, sp, #16
 8005d6e:	4638      	mov	r0, r7
 8005d70:	f3af 8000 	nop.w
 8005d74:	1c42      	adds	r2, r0, #1
 8005d76:	4606      	mov	r6, r0
 8005d78:	d1d6      	bne.n	8005d28 <_svfiprintf_r+0x174>
 8005d7a:	89ab      	ldrh	r3, [r5, #12]
 8005d7c:	065b      	lsls	r3, r3, #25
 8005d7e:	f53f af2d 	bmi.w	8005bdc <_svfiprintf_r+0x28>
 8005d82:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005d84:	e72c      	b.n	8005be0 <_svfiprintf_r+0x2c>
 8005d86:	ab03      	add	r3, sp, #12
 8005d88:	9300      	str	r3, [sp, #0]
 8005d8a:	462a      	mov	r2, r5
 8005d8c:	4b05      	ldr	r3, [pc, #20]	@ (8005da4 <_svfiprintf_r+0x1f0>)
 8005d8e:	a904      	add	r1, sp, #16
 8005d90:	4638      	mov	r0, r7
 8005d92:	f000 f879 	bl	8005e88 <_printf_i>
 8005d96:	e7ed      	b.n	8005d74 <_svfiprintf_r+0x1c0>
 8005d98:	08007130 	.word	0x08007130
 8005d9c:	0800713a 	.word	0x0800713a
 8005da0:	00000000 	.word	0x00000000
 8005da4:	08005afd 	.word	0x08005afd
 8005da8:	08007136 	.word	0x08007136

08005dac <_printf_common>:
 8005dac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005db0:	4616      	mov	r6, r2
 8005db2:	4698      	mov	r8, r3
 8005db4:	688a      	ldr	r2, [r1, #8]
 8005db6:	690b      	ldr	r3, [r1, #16]
 8005db8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005dbc:	4293      	cmp	r3, r2
 8005dbe:	bfb8      	it	lt
 8005dc0:	4613      	movlt	r3, r2
 8005dc2:	6033      	str	r3, [r6, #0]
 8005dc4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005dc8:	4607      	mov	r7, r0
 8005dca:	460c      	mov	r4, r1
 8005dcc:	b10a      	cbz	r2, 8005dd2 <_printf_common+0x26>
 8005dce:	3301      	adds	r3, #1
 8005dd0:	6033      	str	r3, [r6, #0]
 8005dd2:	6823      	ldr	r3, [r4, #0]
 8005dd4:	0699      	lsls	r1, r3, #26
 8005dd6:	bf42      	ittt	mi
 8005dd8:	6833      	ldrmi	r3, [r6, #0]
 8005dda:	3302      	addmi	r3, #2
 8005ddc:	6033      	strmi	r3, [r6, #0]
 8005dde:	6825      	ldr	r5, [r4, #0]
 8005de0:	f015 0506 	ands.w	r5, r5, #6
 8005de4:	d106      	bne.n	8005df4 <_printf_common+0x48>
 8005de6:	f104 0a19 	add.w	sl, r4, #25
 8005dea:	68e3      	ldr	r3, [r4, #12]
 8005dec:	6832      	ldr	r2, [r6, #0]
 8005dee:	1a9b      	subs	r3, r3, r2
 8005df0:	42ab      	cmp	r3, r5
 8005df2:	dc26      	bgt.n	8005e42 <_printf_common+0x96>
 8005df4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005df8:	6822      	ldr	r2, [r4, #0]
 8005dfa:	3b00      	subs	r3, #0
 8005dfc:	bf18      	it	ne
 8005dfe:	2301      	movne	r3, #1
 8005e00:	0692      	lsls	r2, r2, #26
 8005e02:	d42b      	bmi.n	8005e5c <_printf_common+0xb0>
 8005e04:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005e08:	4641      	mov	r1, r8
 8005e0a:	4638      	mov	r0, r7
 8005e0c:	47c8      	blx	r9
 8005e0e:	3001      	adds	r0, #1
 8005e10:	d01e      	beq.n	8005e50 <_printf_common+0xa4>
 8005e12:	6823      	ldr	r3, [r4, #0]
 8005e14:	6922      	ldr	r2, [r4, #16]
 8005e16:	f003 0306 	and.w	r3, r3, #6
 8005e1a:	2b04      	cmp	r3, #4
 8005e1c:	bf02      	ittt	eq
 8005e1e:	68e5      	ldreq	r5, [r4, #12]
 8005e20:	6833      	ldreq	r3, [r6, #0]
 8005e22:	1aed      	subeq	r5, r5, r3
 8005e24:	68a3      	ldr	r3, [r4, #8]
 8005e26:	bf0c      	ite	eq
 8005e28:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005e2c:	2500      	movne	r5, #0
 8005e2e:	4293      	cmp	r3, r2
 8005e30:	bfc4      	itt	gt
 8005e32:	1a9b      	subgt	r3, r3, r2
 8005e34:	18ed      	addgt	r5, r5, r3
 8005e36:	2600      	movs	r6, #0
 8005e38:	341a      	adds	r4, #26
 8005e3a:	42b5      	cmp	r5, r6
 8005e3c:	d11a      	bne.n	8005e74 <_printf_common+0xc8>
 8005e3e:	2000      	movs	r0, #0
 8005e40:	e008      	b.n	8005e54 <_printf_common+0xa8>
 8005e42:	2301      	movs	r3, #1
 8005e44:	4652      	mov	r2, sl
 8005e46:	4641      	mov	r1, r8
 8005e48:	4638      	mov	r0, r7
 8005e4a:	47c8      	blx	r9
 8005e4c:	3001      	adds	r0, #1
 8005e4e:	d103      	bne.n	8005e58 <_printf_common+0xac>
 8005e50:	f04f 30ff 	mov.w	r0, #4294967295
 8005e54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e58:	3501      	adds	r5, #1
 8005e5a:	e7c6      	b.n	8005dea <_printf_common+0x3e>
 8005e5c:	18e1      	adds	r1, r4, r3
 8005e5e:	1c5a      	adds	r2, r3, #1
 8005e60:	2030      	movs	r0, #48	@ 0x30
 8005e62:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005e66:	4422      	add	r2, r4
 8005e68:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005e6c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005e70:	3302      	adds	r3, #2
 8005e72:	e7c7      	b.n	8005e04 <_printf_common+0x58>
 8005e74:	2301      	movs	r3, #1
 8005e76:	4622      	mov	r2, r4
 8005e78:	4641      	mov	r1, r8
 8005e7a:	4638      	mov	r0, r7
 8005e7c:	47c8      	blx	r9
 8005e7e:	3001      	adds	r0, #1
 8005e80:	d0e6      	beq.n	8005e50 <_printf_common+0xa4>
 8005e82:	3601      	adds	r6, #1
 8005e84:	e7d9      	b.n	8005e3a <_printf_common+0x8e>
	...

08005e88 <_printf_i>:
 8005e88:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005e8c:	7e0f      	ldrb	r7, [r1, #24]
 8005e8e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005e90:	2f78      	cmp	r7, #120	@ 0x78
 8005e92:	4691      	mov	r9, r2
 8005e94:	4680      	mov	r8, r0
 8005e96:	460c      	mov	r4, r1
 8005e98:	469a      	mov	sl, r3
 8005e9a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005e9e:	d807      	bhi.n	8005eb0 <_printf_i+0x28>
 8005ea0:	2f62      	cmp	r7, #98	@ 0x62
 8005ea2:	d80a      	bhi.n	8005eba <_printf_i+0x32>
 8005ea4:	2f00      	cmp	r7, #0
 8005ea6:	f000 80d2 	beq.w	800604e <_printf_i+0x1c6>
 8005eaa:	2f58      	cmp	r7, #88	@ 0x58
 8005eac:	f000 80b9 	beq.w	8006022 <_printf_i+0x19a>
 8005eb0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005eb4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005eb8:	e03a      	b.n	8005f30 <_printf_i+0xa8>
 8005eba:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005ebe:	2b15      	cmp	r3, #21
 8005ec0:	d8f6      	bhi.n	8005eb0 <_printf_i+0x28>
 8005ec2:	a101      	add	r1, pc, #4	@ (adr r1, 8005ec8 <_printf_i+0x40>)
 8005ec4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005ec8:	08005f21 	.word	0x08005f21
 8005ecc:	08005f35 	.word	0x08005f35
 8005ed0:	08005eb1 	.word	0x08005eb1
 8005ed4:	08005eb1 	.word	0x08005eb1
 8005ed8:	08005eb1 	.word	0x08005eb1
 8005edc:	08005eb1 	.word	0x08005eb1
 8005ee0:	08005f35 	.word	0x08005f35
 8005ee4:	08005eb1 	.word	0x08005eb1
 8005ee8:	08005eb1 	.word	0x08005eb1
 8005eec:	08005eb1 	.word	0x08005eb1
 8005ef0:	08005eb1 	.word	0x08005eb1
 8005ef4:	08006035 	.word	0x08006035
 8005ef8:	08005f5f 	.word	0x08005f5f
 8005efc:	08005fef 	.word	0x08005fef
 8005f00:	08005eb1 	.word	0x08005eb1
 8005f04:	08005eb1 	.word	0x08005eb1
 8005f08:	08006057 	.word	0x08006057
 8005f0c:	08005eb1 	.word	0x08005eb1
 8005f10:	08005f5f 	.word	0x08005f5f
 8005f14:	08005eb1 	.word	0x08005eb1
 8005f18:	08005eb1 	.word	0x08005eb1
 8005f1c:	08005ff7 	.word	0x08005ff7
 8005f20:	6833      	ldr	r3, [r6, #0]
 8005f22:	1d1a      	adds	r2, r3, #4
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	6032      	str	r2, [r6, #0]
 8005f28:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005f2c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005f30:	2301      	movs	r3, #1
 8005f32:	e09d      	b.n	8006070 <_printf_i+0x1e8>
 8005f34:	6833      	ldr	r3, [r6, #0]
 8005f36:	6820      	ldr	r0, [r4, #0]
 8005f38:	1d19      	adds	r1, r3, #4
 8005f3a:	6031      	str	r1, [r6, #0]
 8005f3c:	0606      	lsls	r6, r0, #24
 8005f3e:	d501      	bpl.n	8005f44 <_printf_i+0xbc>
 8005f40:	681d      	ldr	r5, [r3, #0]
 8005f42:	e003      	b.n	8005f4c <_printf_i+0xc4>
 8005f44:	0645      	lsls	r5, r0, #25
 8005f46:	d5fb      	bpl.n	8005f40 <_printf_i+0xb8>
 8005f48:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005f4c:	2d00      	cmp	r5, #0
 8005f4e:	da03      	bge.n	8005f58 <_printf_i+0xd0>
 8005f50:	232d      	movs	r3, #45	@ 0x2d
 8005f52:	426d      	negs	r5, r5
 8005f54:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005f58:	4859      	ldr	r0, [pc, #356]	@ (80060c0 <_printf_i+0x238>)
 8005f5a:	230a      	movs	r3, #10
 8005f5c:	e011      	b.n	8005f82 <_printf_i+0xfa>
 8005f5e:	6821      	ldr	r1, [r4, #0]
 8005f60:	6833      	ldr	r3, [r6, #0]
 8005f62:	0608      	lsls	r0, r1, #24
 8005f64:	f853 5b04 	ldr.w	r5, [r3], #4
 8005f68:	d402      	bmi.n	8005f70 <_printf_i+0xe8>
 8005f6a:	0649      	lsls	r1, r1, #25
 8005f6c:	bf48      	it	mi
 8005f6e:	b2ad      	uxthmi	r5, r5
 8005f70:	2f6f      	cmp	r7, #111	@ 0x6f
 8005f72:	4853      	ldr	r0, [pc, #332]	@ (80060c0 <_printf_i+0x238>)
 8005f74:	6033      	str	r3, [r6, #0]
 8005f76:	bf14      	ite	ne
 8005f78:	230a      	movne	r3, #10
 8005f7a:	2308      	moveq	r3, #8
 8005f7c:	2100      	movs	r1, #0
 8005f7e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005f82:	6866      	ldr	r6, [r4, #4]
 8005f84:	60a6      	str	r6, [r4, #8]
 8005f86:	2e00      	cmp	r6, #0
 8005f88:	bfa2      	ittt	ge
 8005f8a:	6821      	ldrge	r1, [r4, #0]
 8005f8c:	f021 0104 	bicge.w	r1, r1, #4
 8005f90:	6021      	strge	r1, [r4, #0]
 8005f92:	b90d      	cbnz	r5, 8005f98 <_printf_i+0x110>
 8005f94:	2e00      	cmp	r6, #0
 8005f96:	d04b      	beq.n	8006030 <_printf_i+0x1a8>
 8005f98:	4616      	mov	r6, r2
 8005f9a:	fbb5 f1f3 	udiv	r1, r5, r3
 8005f9e:	fb03 5711 	mls	r7, r3, r1, r5
 8005fa2:	5dc7      	ldrb	r7, [r0, r7]
 8005fa4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005fa8:	462f      	mov	r7, r5
 8005faa:	42bb      	cmp	r3, r7
 8005fac:	460d      	mov	r5, r1
 8005fae:	d9f4      	bls.n	8005f9a <_printf_i+0x112>
 8005fb0:	2b08      	cmp	r3, #8
 8005fb2:	d10b      	bne.n	8005fcc <_printf_i+0x144>
 8005fb4:	6823      	ldr	r3, [r4, #0]
 8005fb6:	07df      	lsls	r7, r3, #31
 8005fb8:	d508      	bpl.n	8005fcc <_printf_i+0x144>
 8005fba:	6923      	ldr	r3, [r4, #16]
 8005fbc:	6861      	ldr	r1, [r4, #4]
 8005fbe:	4299      	cmp	r1, r3
 8005fc0:	bfde      	ittt	le
 8005fc2:	2330      	movle	r3, #48	@ 0x30
 8005fc4:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005fc8:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005fcc:	1b92      	subs	r2, r2, r6
 8005fce:	6122      	str	r2, [r4, #16]
 8005fd0:	f8cd a000 	str.w	sl, [sp]
 8005fd4:	464b      	mov	r3, r9
 8005fd6:	aa03      	add	r2, sp, #12
 8005fd8:	4621      	mov	r1, r4
 8005fda:	4640      	mov	r0, r8
 8005fdc:	f7ff fee6 	bl	8005dac <_printf_common>
 8005fe0:	3001      	adds	r0, #1
 8005fe2:	d14a      	bne.n	800607a <_printf_i+0x1f2>
 8005fe4:	f04f 30ff 	mov.w	r0, #4294967295
 8005fe8:	b004      	add	sp, #16
 8005fea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005fee:	6823      	ldr	r3, [r4, #0]
 8005ff0:	f043 0320 	orr.w	r3, r3, #32
 8005ff4:	6023      	str	r3, [r4, #0]
 8005ff6:	4833      	ldr	r0, [pc, #204]	@ (80060c4 <_printf_i+0x23c>)
 8005ff8:	2778      	movs	r7, #120	@ 0x78
 8005ffa:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005ffe:	6823      	ldr	r3, [r4, #0]
 8006000:	6831      	ldr	r1, [r6, #0]
 8006002:	061f      	lsls	r7, r3, #24
 8006004:	f851 5b04 	ldr.w	r5, [r1], #4
 8006008:	d402      	bmi.n	8006010 <_printf_i+0x188>
 800600a:	065f      	lsls	r7, r3, #25
 800600c:	bf48      	it	mi
 800600e:	b2ad      	uxthmi	r5, r5
 8006010:	6031      	str	r1, [r6, #0]
 8006012:	07d9      	lsls	r1, r3, #31
 8006014:	bf44      	itt	mi
 8006016:	f043 0320 	orrmi.w	r3, r3, #32
 800601a:	6023      	strmi	r3, [r4, #0]
 800601c:	b11d      	cbz	r5, 8006026 <_printf_i+0x19e>
 800601e:	2310      	movs	r3, #16
 8006020:	e7ac      	b.n	8005f7c <_printf_i+0xf4>
 8006022:	4827      	ldr	r0, [pc, #156]	@ (80060c0 <_printf_i+0x238>)
 8006024:	e7e9      	b.n	8005ffa <_printf_i+0x172>
 8006026:	6823      	ldr	r3, [r4, #0]
 8006028:	f023 0320 	bic.w	r3, r3, #32
 800602c:	6023      	str	r3, [r4, #0]
 800602e:	e7f6      	b.n	800601e <_printf_i+0x196>
 8006030:	4616      	mov	r6, r2
 8006032:	e7bd      	b.n	8005fb0 <_printf_i+0x128>
 8006034:	6833      	ldr	r3, [r6, #0]
 8006036:	6825      	ldr	r5, [r4, #0]
 8006038:	6961      	ldr	r1, [r4, #20]
 800603a:	1d18      	adds	r0, r3, #4
 800603c:	6030      	str	r0, [r6, #0]
 800603e:	062e      	lsls	r6, r5, #24
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	d501      	bpl.n	8006048 <_printf_i+0x1c0>
 8006044:	6019      	str	r1, [r3, #0]
 8006046:	e002      	b.n	800604e <_printf_i+0x1c6>
 8006048:	0668      	lsls	r0, r5, #25
 800604a:	d5fb      	bpl.n	8006044 <_printf_i+0x1bc>
 800604c:	8019      	strh	r1, [r3, #0]
 800604e:	2300      	movs	r3, #0
 8006050:	6123      	str	r3, [r4, #16]
 8006052:	4616      	mov	r6, r2
 8006054:	e7bc      	b.n	8005fd0 <_printf_i+0x148>
 8006056:	6833      	ldr	r3, [r6, #0]
 8006058:	1d1a      	adds	r2, r3, #4
 800605a:	6032      	str	r2, [r6, #0]
 800605c:	681e      	ldr	r6, [r3, #0]
 800605e:	6862      	ldr	r2, [r4, #4]
 8006060:	2100      	movs	r1, #0
 8006062:	4630      	mov	r0, r6
 8006064:	f7fa f8bc 	bl	80001e0 <memchr>
 8006068:	b108      	cbz	r0, 800606e <_printf_i+0x1e6>
 800606a:	1b80      	subs	r0, r0, r6
 800606c:	6060      	str	r0, [r4, #4]
 800606e:	6863      	ldr	r3, [r4, #4]
 8006070:	6123      	str	r3, [r4, #16]
 8006072:	2300      	movs	r3, #0
 8006074:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006078:	e7aa      	b.n	8005fd0 <_printf_i+0x148>
 800607a:	6923      	ldr	r3, [r4, #16]
 800607c:	4632      	mov	r2, r6
 800607e:	4649      	mov	r1, r9
 8006080:	4640      	mov	r0, r8
 8006082:	47d0      	blx	sl
 8006084:	3001      	adds	r0, #1
 8006086:	d0ad      	beq.n	8005fe4 <_printf_i+0x15c>
 8006088:	6823      	ldr	r3, [r4, #0]
 800608a:	079b      	lsls	r3, r3, #30
 800608c:	d413      	bmi.n	80060b6 <_printf_i+0x22e>
 800608e:	68e0      	ldr	r0, [r4, #12]
 8006090:	9b03      	ldr	r3, [sp, #12]
 8006092:	4298      	cmp	r0, r3
 8006094:	bfb8      	it	lt
 8006096:	4618      	movlt	r0, r3
 8006098:	e7a6      	b.n	8005fe8 <_printf_i+0x160>
 800609a:	2301      	movs	r3, #1
 800609c:	4632      	mov	r2, r6
 800609e:	4649      	mov	r1, r9
 80060a0:	4640      	mov	r0, r8
 80060a2:	47d0      	blx	sl
 80060a4:	3001      	adds	r0, #1
 80060a6:	d09d      	beq.n	8005fe4 <_printf_i+0x15c>
 80060a8:	3501      	adds	r5, #1
 80060aa:	68e3      	ldr	r3, [r4, #12]
 80060ac:	9903      	ldr	r1, [sp, #12]
 80060ae:	1a5b      	subs	r3, r3, r1
 80060b0:	42ab      	cmp	r3, r5
 80060b2:	dcf2      	bgt.n	800609a <_printf_i+0x212>
 80060b4:	e7eb      	b.n	800608e <_printf_i+0x206>
 80060b6:	2500      	movs	r5, #0
 80060b8:	f104 0619 	add.w	r6, r4, #25
 80060bc:	e7f5      	b.n	80060aa <_printf_i+0x222>
 80060be:	bf00      	nop
 80060c0:	08007141 	.word	0x08007141
 80060c4:	08007152 	.word	0x08007152

080060c8 <memmove>:
 80060c8:	4288      	cmp	r0, r1
 80060ca:	b510      	push	{r4, lr}
 80060cc:	eb01 0402 	add.w	r4, r1, r2
 80060d0:	d902      	bls.n	80060d8 <memmove+0x10>
 80060d2:	4284      	cmp	r4, r0
 80060d4:	4623      	mov	r3, r4
 80060d6:	d807      	bhi.n	80060e8 <memmove+0x20>
 80060d8:	1e43      	subs	r3, r0, #1
 80060da:	42a1      	cmp	r1, r4
 80060dc:	d008      	beq.n	80060f0 <memmove+0x28>
 80060de:	f811 2b01 	ldrb.w	r2, [r1], #1
 80060e2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80060e6:	e7f8      	b.n	80060da <memmove+0x12>
 80060e8:	4402      	add	r2, r0
 80060ea:	4601      	mov	r1, r0
 80060ec:	428a      	cmp	r2, r1
 80060ee:	d100      	bne.n	80060f2 <memmove+0x2a>
 80060f0:	bd10      	pop	{r4, pc}
 80060f2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80060f6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80060fa:	e7f7      	b.n	80060ec <memmove+0x24>

080060fc <_sbrk_r>:
 80060fc:	b538      	push	{r3, r4, r5, lr}
 80060fe:	4d06      	ldr	r5, [pc, #24]	@ (8006118 <_sbrk_r+0x1c>)
 8006100:	2300      	movs	r3, #0
 8006102:	4604      	mov	r4, r0
 8006104:	4608      	mov	r0, r1
 8006106:	602b      	str	r3, [r5, #0]
 8006108:	f7fb fc7c 	bl	8001a04 <_sbrk>
 800610c:	1c43      	adds	r3, r0, #1
 800610e:	d102      	bne.n	8006116 <_sbrk_r+0x1a>
 8006110:	682b      	ldr	r3, [r5, #0]
 8006112:	b103      	cbz	r3, 8006116 <_sbrk_r+0x1a>
 8006114:	6023      	str	r3, [r4, #0]
 8006116:	bd38      	pop	{r3, r4, r5, pc}
 8006118:	200003dc 	.word	0x200003dc

0800611c <memcpy>:
 800611c:	440a      	add	r2, r1
 800611e:	4291      	cmp	r1, r2
 8006120:	f100 33ff 	add.w	r3, r0, #4294967295
 8006124:	d100      	bne.n	8006128 <memcpy+0xc>
 8006126:	4770      	bx	lr
 8006128:	b510      	push	{r4, lr}
 800612a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800612e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006132:	4291      	cmp	r1, r2
 8006134:	d1f9      	bne.n	800612a <memcpy+0xe>
 8006136:	bd10      	pop	{r4, pc}

08006138 <_realloc_r>:
 8006138:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800613c:	4680      	mov	r8, r0
 800613e:	4615      	mov	r5, r2
 8006140:	460c      	mov	r4, r1
 8006142:	b921      	cbnz	r1, 800614e <_realloc_r+0x16>
 8006144:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006148:	4611      	mov	r1, r2
 800614a:	f7ff bc4b 	b.w	80059e4 <_malloc_r>
 800614e:	b92a      	cbnz	r2, 800615c <_realloc_r+0x24>
 8006150:	f7ff fbdc 	bl	800590c <_free_r>
 8006154:	2400      	movs	r4, #0
 8006156:	4620      	mov	r0, r4
 8006158:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800615c:	f000 f81a 	bl	8006194 <_malloc_usable_size_r>
 8006160:	4285      	cmp	r5, r0
 8006162:	4606      	mov	r6, r0
 8006164:	d802      	bhi.n	800616c <_realloc_r+0x34>
 8006166:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800616a:	d8f4      	bhi.n	8006156 <_realloc_r+0x1e>
 800616c:	4629      	mov	r1, r5
 800616e:	4640      	mov	r0, r8
 8006170:	f7ff fc38 	bl	80059e4 <_malloc_r>
 8006174:	4607      	mov	r7, r0
 8006176:	2800      	cmp	r0, #0
 8006178:	d0ec      	beq.n	8006154 <_realloc_r+0x1c>
 800617a:	42b5      	cmp	r5, r6
 800617c:	462a      	mov	r2, r5
 800617e:	4621      	mov	r1, r4
 8006180:	bf28      	it	cs
 8006182:	4632      	movcs	r2, r6
 8006184:	f7ff ffca 	bl	800611c <memcpy>
 8006188:	4621      	mov	r1, r4
 800618a:	4640      	mov	r0, r8
 800618c:	f7ff fbbe 	bl	800590c <_free_r>
 8006190:	463c      	mov	r4, r7
 8006192:	e7e0      	b.n	8006156 <_realloc_r+0x1e>

08006194 <_malloc_usable_size_r>:
 8006194:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006198:	1f18      	subs	r0, r3, #4
 800619a:	2b00      	cmp	r3, #0
 800619c:	bfbc      	itt	lt
 800619e:	580b      	ldrlt	r3, [r1, r0]
 80061a0:	18c0      	addlt	r0, r0, r3
 80061a2:	4770      	bx	lr

080061a4 <pow>:
 80061a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061a6:	ed2d 8b02 	vpush	{d8}
 80061aa:	eeb0 8a40 	vmov.f32	s16, s0
 80061ae:	eef0 8a60 	vmov.f32	s17, s1
 80061b2:	ec55 4b11 	vmov	r4, r5, d1
 80061b6:	f000 f873 	bl	80062a0 <__ieee754_pow>
 80061ba:	4622      	mov	r2, r4
 80061bc:	462b      	mov	r3, r5
 80061be:	4620      	mov	r0, r4
 80061c0:	4629      	mov	r1, r5
 80061c2:	ec57 6b10 	vmov	r6, r7, d0
 80061c6:	f7fa fcb1 	bl	8000b2c <__aeabi_dcmpun>
 80061ca:	2800      	cmp	r0, #0
 80061cc:	d13b      	bne.n	8006246 <pow+0xa2>
 80061ce:	ec51 0b18 	vmov	r0, r1, d8
 80061d2:	2200      	movs	r2, #0
 80061d4:	2300      	movs	r3, #0
 80061d6:	f7fa fc77 	bl	8000ac8 <__aeabi_dcmpeq>
 80061da:	b1b8      	cbz	r0, 800620c <pow+0x68>
 80061dc:	2200      	movs	r2, #0
 80061de:	2300      	movs	r3, #0
 80061e0:	4620      	mov	r0, r4
 80061e2:	4629      	mov	r1, r5
 80061e4:	f7fa fc70 	bl	8000ac8 <__aeabi_dcmpeq>
 80061e8:	2800      	cmp	r0, #0
 80061ea:	d146      	bne.n	800627a <pow+0xd6>
 80061ec:	ec45 4b10 	vmov	d0, r4, r5
 80061f0:	f000 f848 	bl	8006284 <finite>
 80061f4:	b338      	cbz	r0, 8006246 <pow+0xa2>
 80061f6:	2200      	movs	r2, #0
 80061f8:	2300      	movs	r3, #0
 80061fa:	4620      	mov	r0, r4
 80061fc:	4629      	mov	r1, r5
 80061fe:	f7fa fc6d 	bl	8000adc <__aeabi_dcmplt>
 8006202:	b300      	cbz	r0, 8006246 <pow+0xa2>
 8006204:	f7ff fb56 	bl	80058b4 <__errno>
 8006208:	2322      	movs	r3, #34	@ 0x22
 800620a:	e01b      	b.n	8006244 <pow+0xa0>
 800620c:	ec47 6b10 	vmov	d0, r6, r7
 8006210:	f000 f838 	bl	8006284 <finite>
 8006214:	b9e0      	cbnz	r0, 8006250 <pow+0xac>
 8006216:	eeb0 0a48 	vmov.f32	s0, s16
 800621a:	eef0 0a68 	vmov.f32	s1, s17
 800621e:	f000 f831 	bl	8006284 <finite>
 8006222:	b1a8      	cbz	r0, 8006250 <pow+0xac>
 8006224:	ec45 4b10 	vmov	d0, r4, r5
 8006228:	f000 f82c 	bl	8006284 <finite>
 800622c:	b180      	cbz	r0, 8006250 <pow+0xac>
 800622e:	4632      	mov	r2, r6
 8006230:	463b      	mov	r3, r7
 8006232:	4630      	mov	r0, r6
 8006234:	4639      	mov	r1, r7
 8006236:	f7fa fc79 	bl	8000b2c <__aeabi_dcmpun>
 800623a:	2800      	cmp	r0, #0
 800623c:	d0e2      	beq.n	8006204 <pow+0x60>
 800623e:	f7ff fb39 	bl	80058b4 <__errno>
 8006242:	2321      	movs	r3, #33	@ 0x21
 8006244:	6003      	str	r3, [r0, #0]
 8006246:	ecbd 8b02 	vpop	{d8}
 800624a:	ec47 6b10 	vmov	d0, r6, r7
 800624e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006250:	2200      	movs	r2, #0
 8006252:	2300      	movs	r3, #0
 8006254:	4630      	mov	r0, r6
 8006256:	4639      	mov	r1, r7
 8006258:	f7fa fc36 	bl	8000ac8 <__aeabi_dcmpeq>
 800625c:	2800      	cmp	r0, #0
 800625e:	d0f2      	beq.n	8006246 <pow+0xa2>
 8006260:	eeb0 0a48 	vmov.f32	s0, s16
 8006264:	eef0 0a68 	vmov.f32	s1, s17
 8006268:	f000 f80c 	bl	8006284 <finite>
 800626c:	2800      	cmp	r0, #0
 800626e:	d0ea      	beq.n	8006246 <pow+0xa2>
 8006270:	ec45 4b10 	vmov	d0, r4, r5
 8006274:	f000 f806 	bl	8006284 <finite>
 8006278:	e7c3      	b.n	8006202 <pow+0x5e>
 800627a:	4f01      	ldr	r7, [pc, #4]	@ (8006280 <pow+0xdc>)
 800627c:	2600      	movs	r6, #0
 800627e:	e7e2      	b.n	8006246 <pow+0xa2>
 8006280:	3ff00000 	.word	0x3ff00000

08006284 <finite>:
 8006284:	b082      	sub	sp, #8
 8006286:	ed8d 0b00 	vstr	d0, [sp]
 800628a:	9801      	ldr	r0, [sp, #4]
 800628c:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 8006290:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 8006294:	0fc0      	lsrs	r0, r0, #31
 8006296:	b002      	add	sp, #8
 8006298:	4770      	bx	lr
 800629a:	0000      	movs	r0, r0
 800629c:	0000      	movs	r0, r0
	...

080062a0 <__ieee754_pow>:
 80062a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062a4:	b091      	sub	sp, #68	@ 0x44
 80062a6:	ed8d 1b00 	vstr	d1, [sp]
 80062aa:	e9dd 1900 	ldrd	r1, r9, [sp]
 80062ae:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 80062b2:	ea5a 0001 	orrs.w	r0, sl, r1
 80062b6:	ec57 6b10 	vmov	r6, r7, d0
 80062ba:	d113      	bne.n	80062e4 <__ieee754_pow+0x44>
 80062bc:	19b3      	adds	r3, r6, r6
 80062be:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 80062c2:	4152      	adcs	r2, r2
 80062c4:	4298      	cmp	r0, r3
 80062c6:	4b98      	ldr	r3, [pc, #608]	@ (8006528 <__ieee754_pow+0x288>)
 80062c8:	4193      	sbcs	r3, r2
 80062ca:	f080 84ea 	bcs.w	8006ca2 <__ieee754_pow+0xa02>
 80062ce:	e9dd 2300 	ldrd	r2, r3, [sp]
 80062d2:	4630      	mov	r0, r6
 80062d4:	4639      	mov	r1, r7
 80062d6:	f7f9 ffd9 	bl	800028c <__adddf3>
 80062da:	ec41 0b10 	vmov	d0, r0, r1
 80062de:	b011      	add	sp, #68	@ 0x44
 80062e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062e4:	4a91      	ldr	r2, [pc, #580]	@ (800652c <__ieee754_pow+0x28c>)
 80062e6:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 80062ea:	4590      	cmp	r8, r2
 80062ec:	463d      	mov	r5, r7
 80062ee:	4633      	mov	r3, r6
 80062f0:	d806      	bhi.n	8006300 <__ieee754_pow+0x60>
 80062f2:	d101      	bne.n	80062f8 <__ieee754_pow+0x58>
 80062f4:	2e00      	cmp	r6, #0
 80062f6:	d1ea      	bne.n	80062ce <__ieee754_pow+0x2e>
 80062f8:	4592      	cmp	sl, r2
 80062fa:	d801      	bhi.n	8006300 <__ieee754_pow+0x60>
 80062fc:	d10e      	bne.n	800631c <__ieee754_pow+0x7c>
 80062fe:	b169      	cbz	r1, 800631c <__ieee754_pow+0x7c>
 8006300:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 8006304:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 8006308:	431d      	orrs	r5, r3
 800630a:	d1e0      	bne.n	80062ce <__ieee754_pow+0x2e>
 800630c:	e9dd 3200 	ldrd	r3, r2, [sp]
 8006310:	18db      	adds	r3, r3, r3
 8006312:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 8006316:	4152      	adcs	r2, r2
 8006318:	429d      	cmp	r5, r3
 800631a:	e7d4      	b.n	80062c6 <__ieee754_pow+0x26>
 800631c:	2d00      	cmp	r5, #0
 800631e:	46c3      	mov	fp, r8
 8006320:	da3a      	bge.n	8006398 <__ieee754_pow+0xf8>
 8006322:	4a83      	ldr	r2, [pc, #524]	@ (8006530 <__ieee754_pow+0x290>)
 8006324:	4592      	cmp	sl, r2
 8006326:	d84d      	bhi.n	80063c4 <__ieee754_pow+0x124>
 8006328:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 800632c:	4592      	cmp	sl, r2
 800632e:	f240 84c7 	bls.w	8006cc0 <__ieee754_pow+0xa20>
 8006332:	ea4f 522a 	mov.w	r2, sl, asr #20
 8006336:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 800633a:	2a14      	cmp	r2, #20
 800633c:	dd0f      	ble.n	800635e <__ieee754_pow+0xbe>
 800633e:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 8006342:	fa21 f402 	lsr.w	r4, r1, r2
 8006346:	fa04 f202 	lsl.w	r2, r4, r2
 800634a:	428a      	cmp	r2, r1
 800634c:	f040 84b8 	bne.w	8006cc0 <__ieee754_pow+0xa20>
 8006350:	f004 0401 	and.w	r4, r4, #1
 8006354:	f1c4 0402 	rsb	r4, r4, #2
 8006358:	2900      	cmp	r1, #0
 800635a:	d158      	bne.n	800640e <__ieee754_pow+0x16e>
 800635c:	e00e      	b.n	800637c <__ieee754_pow+0xdc>
 800635e:	2900      	cmp	r1, #0
 8006360:	d154      	bne.n	800640c <__ieee754_pow+0x16c>
 8006362:	f1c2 0214 	rsb	r2, r2, #20
 8006366:	fa4a f402 	asr.w	r4, sl, r2
 800636a:	fa04 f202 	lsl.w	r2, r4, r2
 800636e:	4552      	cmp	r2, sl
 8006370:	f040 84a3 	bne.w	8006cba <__ieee754_pow+0xa1a>
 8006374:	f004 0401 	and.w	r4, r4, #1
 8006378:	f1c4 0402 	rsb	r4, r4, #2
 800637c:	4a6d      	ldr	r2, [pc, #436]	@ (8006534 <__ieee754_pow+0x294>)
 800637e:	4592      	cmp	sl, r2
 8006380:	d12e      	bne.n	80063e0 <__ieee754_pow+0x140>
 8006382:	f1b9 0f00 	cmp.w	r9, #0
 8006386:	f280 8494 	bge.w	8006cb2 <__ieee754_pow+0xa12>
 800638a:	496a      	ldr	r1, [pc, #424]	@ (8006534 <__ieee754_pow+0x294>)
 800638c:	4632      	mov	r2, r6
 800638e:	463b      	mov	r3, r7
 8006390:	2000      	movs	r0, #0
 8006392:	f7fa fa5b 	bl	800084c <__aeabi_ddiv>
 8006396:	e7a0      	b.n	80062da <__ieee754_pow+0x3a>
 8006398:	2400      	movs	r4, #0
 800639a:	bbc1      	cbnz	r1, 800640e <__ieee754_pow+0x16e>
 800639c:	4a63      	ldr	r2, [pc, #396]	@ (800652c <__ieee754_pow+0x28c>)
 800639e:	4592      	cmp	sl, r2
 80063a0:	d1ec      	bne.n	800637c <__ieee754_pow+0xdc>
 80063a2:	f108 4240 	add.w	r2, r8, #3221225472	@ 0xc0000000
 80063a6:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 80063aa:	431a      	orrs	r2, r3
 80063ac:	f000 8479 	beq.w	8006ca2 <__ieee754_pow+0xa02>
 80063b0:	4b61      	ldr	r3, [pc, #388]	@ (8006538 <__ieee754_pow+0x298>)
 80063b2:	4598      	cmp	r8, r3
 80063b4:	d908      	bls.n	80063c8 <__ieee754_pow+0x128>
 80063b6:	f1b9 0f00 	cmp.w	r9, #0
 80063ba:	f2c0 8476 	blt.w	8006caa <__ieee754_pow+0xa0a>
 80063be:	e9dd 0100 	ldrd	r0, r1, [sp]
 80063c2:	e78a      	b.n	80062da <__ieee754_pow+0x3a>
 80063c4:	2402      	movs	r4, #2
 80063c6:	e7e8      	b.n	800639a <__ieee754_pow+0xfa>
 80063c8:	f1b9 0f00 	cmp.w	r9, #0
 80063cc:	f04f 0000 	mov.w	r0, #0
 80063d0:	f04f 0100 	mov.w	r1, #0
 80063d4:	da81      	bge.n	80062da <__ieee754_pow+0x3a>
 80063d6:	e9dd 0300 	ldrd	r0, r3, [sp]
 80063da:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 80063de:	e77c      	b.n	80062da <__ieee754_pow+0x3a>
 80063e0:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 80063e4:	d106      	bne.n	80063f4 <__ieee754_pow+0x154>
 80063e6:	4632      	mov	r2, r6
 80063e8:	463b      	mov	r3, r7
 80063ea:	4630      	mov	r0, r6
 80063ec:	4639      	mov	r1, r7
 80063ee:	f7fa f903 	bl	80005f8 <__aeabi_dmul>
 80063f2:	e772      	b.n	80062da <__ieee754_pow+0x3a>
 80063f4:	4a51      	ldr	r2, [pc, #324]	@ (800653c <__ieee754_pow+0x29c>)
 80063f6:	4591      	cmp	r9, r2
 80063f8:	d109      	bne.n	800640e <__ieee754_pow+0x16e>
 80063fa:	2d00      	cmp	r5, #0
 80063fc:	db07      	blt.n	800640e <__ieee754_pow+0x16e>
 80063fe:	ec47 6b10 	vmov	d0, r6, r7
 8006402:	b011      	add	sp, #68	@ 0x44
 8006404:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006408:	f000 bd52 	b.w	8006eb0 <__ieee754_sqrt>
 800640c:	2400      	movs	r4, #0
 800640e:	ec47 6b10 	vmov	d0, r6, r7
 8006412:	9302      	str	r3, [sp, #8]
 8006414:	f000 fc88 	bl	8006d28 <fabs>
 8006418:	9b02      	ldr	r3, [sp, #8]
 800641a:	ec51 0b10 	vmov	r0, r1, d0
 800641e:	bb53      	cbnz	r3, 8006476 <__ieee754_pow+0x1d6>
 8006420:	4b44      	ldr	r3, [pc, #272]	@ (8006534 <__ieee754_pow+0x294>)
 8006422:	f025 4240 	bic.w	r2, r5, #3221225472	@ 0xc0000000
 8006426:	429a      	cmp	r2, r3
 8006428:	d002      	beq.n	8006430 <__ieee754_pow+0x190>
 800642a:	f1b8 0f00 	cmp.w	r8, #0
 800642e:	d122      	bne.n	8006476 <__ieee754_pow+0x1d6>
 8006430:	f1b9 0f00 	cmp.w	r9, #0
 8006434:	da05      	bge.n	8006442 <__ieee754_pow+0x1a2>
 8006436:	4602      	mov	r2, r0
 8006438:	460b      	mov	r3, r1
 800643a:	2000      	movs	r0, #0
 800643c:	493d      	ldr	r1, [pc, #244]	@ (8006534 <__ieee754_pow+0x294>)
 800643e:	f7fa fa05 	bl	800084c <__aeabi_ddiv>
 8006442:	2d00      	cmp	r5, #0
 8006444:	f6bf af49 	bge.w	80062da <__ieee754_pow+0x3a>
 8006448:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 800644c:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 8006450:	ea58 0804 	orrs.w	r8, r8, r4
 8006454:	d108      	bne.n	8006468 <__ieee754_pow+0x1c8>
 8006456:	4602      	mov	r2, r0
 8006458:	460b      	mov	r3, r1
 800645a:	4610      	mov	r0, r2
 800645c:	4619      	mov	r1, r3
 800645e:	f7f9 ff13 	bl	8000288 <__aeabi_dsub>
 8006462:	4602      	mov	r2, r0
 8006464:	460b      	mov	r3, r1
 8006466:	e794      	b.n	8006392 <__ieee754_pow+0xf2>
 8006468:	2c01      	cmp	r4, #1
 800646a:	f47f af36 	bne.w	80062da <__ieee754_pow+0x3a>
 800646e:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8006472:	4619      	mov	r1, r3
 8006474:	e731      	b.n	80062da <__ieee754_pow+0x3a>
 8006476:	0feb      	lsrs	r3, r5, #31
 8006478:	3b01      	subs	r3, #1
 800647a:	ea53 0204 	orrs.w	r2, r3, r4
 800647e:	d102      	bne.n	8006486 <__ieee754_pow+0x1e6>
 8006480:	4632      	mov	r2, r6
 8006482:	463b      	mov	r3, r7
 8006484:	e7e9      	b.n	800645a <__ieee754_pow+0x1ba>
 8006486:	3c01      	subs	r4, #1
 8006488:	431c      	orrs	r4, r3
 800648a:	d016      	beq.n	80064ba <__ieee754_pow+0x21a>
 800648c:	ed9f 7b22 	vldr	d7, [pc, #136]	@ 8006518 <__ieee754_pow+0x278>
 8006490:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 8006494:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006498:	f240 8112 	bls.w	80066c0 <__ieee754_pow+0x420>
 800649c:	4b28      	ldr	r3, [pc, #160]	@ (8006540 <__ieee754_pow+0x2a0>)
 800649e:	459a      	cmp	sl, r3
 80064a0:	4b25      	ldr	r3, [pc, #148]	@ (8006538 <__ieee754_pow+0x298>)
 80064a2:	d916      	bls.n	80064d2 <__ieee754_pow+0x232>
 80064a4:	4598      	cmp	r8, r3
 80064a6:	d80b      	bhi.n	80064c0 <__ieee754_pow+0x220>
 80064a8:	f1b9 0f00 	cmp.w	r9, #0
 80064ac:	da0b      	bge.n	80064c6 <__ieee754_pow+0x226>
 80064ae:	2000      	movs	r0, #0
 80064b0:	b011      	add	sp, #68	@ 0x44
 80064b2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064b6:	f000 bcf3 	b.w	8006ea0 <__math_oflow>
 80064ba:	ed9f 7b19 	vldr	d7, [pc, #100]	@ 8006520 <__ieee754_pow+0x280>
 80064be:	e7e7      	b.n	8006490 <__ieee754_pow+0x1f0>
 80064c0:	f1b9 0f00 	cmp.w	r9, #0
 80064c4:	dcf3      	bgt.n	80064ae <__ieee754_pow+0x20e>
 80064c6:	2000      	movs	r0, #0
 80064c8:	b011      	add	sp, #68	@ 0x44
 80064ca:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064ce:	f000 bcdf 	b.w	8006e90 <__math_uflow>
 80064d2:	4598      	cmp	r8, r3
 80064d4:	d20c      	bcs.n	80064f0 <__ieee754_pow+0x250>
 80064d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80064da:	2200      	movs	r2, #0
 80064dc:	2300      	movs	r3, #0
 80064de:	f7fa fafd 	bl	8000adc <__aeabi_dcmplt>
 80064e2:	3800      	subs	r0, #0
 80064e4:	bf18      	it	ne
 80064e6:	2001      	movne	r0, #1
 80064e8:	f1b9 0f00 	cmp.w	r9, #0
 80064ec:	daec      	bge.n	80064c8 <__ieee754_pow+0x228>
 80064ee:	e7df      	b.n	80064b0 <__ieee754_pow+0x210>
 80064f0:	4b10      	ldr	r3, [pc, #64]	@ (8006534 <__ieee754_pow+0x294>)
 80064f2:	4598      	cmp	r8, r3
 80064f4:	f04f 0200 	mov.w	r2, #0
 80064f8:	d924      	bls.n	8006544 <__ieee754_pow+0x2a4>
 80064fa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80064fe:	2300      	movs	r3, #0
 8006500:	f7fa faec 	bl	8000adc <__aeabi_dcmplt>
 8006504:	3800      	subs	r0, #0
 8006506:	bf18      	it	ne
 8006508:	2001      	movne	r0, #1
 800650a:	f1b9 0f00 	cmp.w	r9, #0
 800650e:	dccf      	bgt.n	80064b0 <__ieee754_pow+0x210>
 8006510:	e7da      	b.n	80064c8 <__ieee754_pow+0x228>
 8006512:	bf00      	nop
 8006514:	f3af 8000 	nop.w
 8006518:	00000000 	.word	0x00000000
 800651c:	3ff00000 	.word	0x3ff00000
 8006520:	00000000 	.word	0x00000000
 8006524:	bff00000 	.word	0xbff00000
 8006528:	fff00000 	.word	0xfff00000
 800652c:	7ff00000 	.word	0x7ff00000
 8006530:	433fffff 	.word	0x433fffff
 8006534:	3ff00000 	.word	0x3ff00000
 8006538:	3fefffff 	.word	0x3fefffff
 800653c:	3fe00000 	.word	0x3fe00000
 8006540:	43f00000 	.word	0x43f00000
 8006544:	4b5a      	ldr	r3, [pc, #360]	@ (80066b0 <__ieee754_pow+0x410>)
 8006546:	f7f9 fe9f 	bl	8000288 <__aeabi_dsub>
 800654a:	a351      	add	r3, pc, #324	@ (adr r3, 8006690 <__ieee754_pow+0x3f0>)
 800654c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006550:	4604      	mov	r4, r0
 8006552:	460d      	mov	r5, r1
 8006554:	f7fa f850 	bl	80005f8 <__aeabi_dmul>
 8006558:	a34f      	add	r3, pc, #316	@ (adr r3, 8006698 <__ieee754_pow+0x3f8>)
 800655a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800655e:	4606      	mov	r6, r0
 8006560:	460f      	mov	r7, r1
 8006562:	4620      	mov	r0, r4
 8006564:	4629      	mov	r1, r5
 8006566:	f7fa f847 	bl	80005f8 <__aeabi_dmul>
 800656a:	4b52      	ldr	r3, [pc, #328]	@ (80066b4 <__ieee754_pow+0x414>)
 800656c:	4682      	mov	sl, r0
 800656e:	468b      	mov	fp, r1
 8006570:	2200      	movs	r2, #0
 8006572:	4620      	mov	r0, r4
 8006574:	4629      	mov	r1, r5
 8006576:	f7fa f83f 	bl	80005f8 <__aeabi_dmul>
 800657a:	4602      	mov	r2, r0
 800657c:	460b      	mov	r3, r1
 800657e:	a148      	add	r1, pc, #288	@ (adr r1, 80066a0 <__ieee754_pow+0x400>)
 8006580:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006584:	f7f9 fe80 	bl	8000288 <__aeabi_dsub>
 8006588:	4622      	mov	r2, r4
 800658a:	462b      	mov	r3, r5
 800658c:	f7fa f834 	bl	80005f8 <__aeabi_dmul>
 8006590:	4602      	mov	r2, r0
 8006592:	460b      	mov	r3, r1
 8006594:	2000      	movs	r0, #0
 8006596:	4948      	ldr	r1, [pc, #288]	@ (80066b8 <__ieee754_pow+0x418>)
 8006598:	f7f9 fe76 	bl	8000288 <__aeabi_dsub>
 800659c:	4622      	mov	r2, r4
 800659e:	4680      	mov	r8, r0
 80065a0:	4689      	mov	r9, r1
 80065a2:	462b      	mov	r3, r5
 80065a4:	4620      	mov	r0, r4
 80065a6:	4629      	mov	r1, r5
 80065a8:	f7fa f826 	bl	80005f8 <__aeabi_dmul>
 80065ac:	4602      	mov	r2, r0
 80065ae:	460b      	mov	r3, r1
 80065b0:	4640      	mov	r0, r8
 80065b2:	4649      	mov	r1, r9
 80065b4:	f7fa f820 	bl	80005f8 <__aeabi_dmul>
 80065b8:	a33b      	add	r3, pc, #236	@ (adr r3, 80066a8 <__ieee754_pow+0x408>)
 80065ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065be:	f7fa f81b 	bl	80005f8 <__aeabi_dmul>
 80065c2:	4602      	mov	r2, r0
 80065c4:	460b      	mov	r3, r1
 80065c6:	4650      	mov	r0, sl
 80065c8:	4659      	mov	r1, fp
 80065ca:	f7f9 fe5d 	bl	8000288 <__aeabi_dsub>
 80065ce:	4602      	mov	r2, r0
 80065d0:	460b      	mov	r3, r1
 80065d2:	4680      	mov	r8, r0
 80065d4:	4689      	mov	r9, r1
 80065d6:	4630      	mov	r0, r6
 80065d8:	4639      	mov	r1, r7
 80065da:	f7f9 fe57 	bl	800028c <__adddf3>
 80065de:	2400      	movs	r4, #0
 80065e0:	4632      	mov	r2, r6
 80065e2:	463b      	mov	r3, r7
 80065e4:	4620      	mov	r0, r4
 80065e6:	460d      	mov	r5, r1
 80065e8:	f7f9 fe4e 	bl	8000288 <__aeabi_dsub>
 80065ec:	4602      	mov	r2, r0
 80065ee:	460b      	mov	r3, r1
 80065f0:	4640      	mov	r0, r8
 80065f2:	4649      	mov	r1, r9
 80065f4:	f7f9 fe48 	bl	8000288 <__aeabi_dsub>
 80065f8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80065fc:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006600:	2300      	movs	r3, #0
 8006602:	9304      	str	r3, [sp, #16]
 8006604:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8006608:	4606      	mov	r6, r0
 800660a:	460f      	mov	r7, r1
 800660c:	4652      	mov	r2, sl
 800660e:	465b      	mov	r3, fp
 8006610:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006614:	f7f9 fe38 	bl	8000288 <__aeabi_dsub>
 8006618:	4622      	mov	r2, r4
 800661a:	462b      	mov	r3, r5
 800661c:	f7f9 ffec 	bl	80005f8 <__aeabi_dmul>
 8006620:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006624:	4680      	mov	r8, r0
 8006626:	4689      	mov	r9, r1
 8006628:	4630      	mov	r0, r6
 800662a:	4639      	mov	r1, r7
 800662c:	f7f9 ffe4 	bl	80005f8 <__aeabi_dmul>
 8006630:	4602      	mov	r2, r0
 8006632:	460b      	mov	r3, r1
 8006634:	4640      	mov	r0, r8
 8006636:	4649      	mov	r1, r9
 8006638:	f7f9 fe28 	bl	800028c <__adddf3>
 800663c:	4652      	mov	r2, sl
 800663e:	465b      	mov	r3, fp
 8006640:	4606      	mov	r6, r0
 8006642:	460f      	mov	r7, r1
 8006644:	4620      	mov	r0, r4
 8006646:	4629      	mov	r1, r5
 8006648:	f7f9 ffd6 	bl	80005f8 <__aeabi_dmul>
 800664c:	460b      	mov	r3, r1
 800664e:	4602      	mov	r2, r0
 8006650:	4680      	mov	r8, r0
 8006652:	4689      	mov	r9, r1
 8006654:	4630      	mov	r0, r6
 8006656:	4639      	mov	r1, r7
 8006658:	f7f9 fe18 	bl	800028c <__adddf3>
 800665c:	4b17      	ldr	r3, [pc, #92]	@ (80066bc <__ieee754_pow+0x41c>)
 800665e:	4299      	cmp	r1, r3
 8006660:	4604      	mov	r4, r0
 8006662:	460d      	mov	r5, r1
 8006664:	468a      	mov	sl, r1
 8006666:	468b      	mov	fp, r1
 8006668:	f340 82ef 	ble.w	8006c4a <__ieee754_pow+0x9aa>
 800666c:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 8006670:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 8006674:	4303      	orrs	r3, r0
 8006676:	f000 81e8 	beq.w	8006a4a <__ieee754_pow+0x7aa>
 800667a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800667e:	2200      	movs	r2, #0
 8006680:	2300      	movs	r3, #0
 8006682:	f7fa fa2b 	bl	8000adc <__aeabi_dcmplt>
 8006686:	3800      	subs	r0, #0
 8006688:	bf18      	it	ne
 800668a:	2001      	movne	r0, #1
 800668c:	e710      	b.n	80064b0 <__ieee754_pow+0x210>
 800668e:	bf00      	nop
 8006690:	60000000 	.word	0x60000000
 8006694:	3ff71547 	.word	0x3ff71547
 8006698:	f85ddf44 	.word	0xf85ddf44
 800669c:	3e54ae0b 	.word	0x3e54ae0b
 80066a0:	55555555 	.word	0x55555555
 80066a4:	3fd55555 	.word	0x3fd55555
 80066a8:	652b82fe 	.word	0x652b82fe
 80066ac:	3ff71547 	.word	0x3ff71547
 80066b0:	3ff00000 	.word	0x3ff00000
 80066b4:	3fd00000 	.word	0x3fd00000
 80066b8:	3fe00000 	.word	0x3fe00000
 80066bc:	408fffff 	.word	0x408fffff
 80066c0:	4bd5      	ldr	r3, [pc, #852]	@ (8006a18 <__ieee754_pow+0x778>)
 80066c2:	402b      	ands	r3, r5
 80066c4:	2200      	movs	r2, #0
 80066c6:	b92b      	cbnz	r3, 80066d4 <__ieee754_pow+0x434>
 80066c8:	4bd4      	ldr	r3, [pc, #848]	@ (8006a1c <__ieee754_pow+0x77c>)
 80066ca:	f7f9 ff95 	bl	80005f8 <__aeabi_dmul>
 80066ce:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 80066d2:	468b      	mov	fp, r1
 80066d4:	ea4f 532b 	mov.w	r3, fp, asr #20
 80066d8:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 80066dc:	4413      	add	r3, r2
 80066de:	930a      	str	r3, [sp, #40]	@ 0x28
 80066e0:	4bcf      	ldr	r3, [pc, #828]	@ (8006a20 <__ieee754_pow+0x780>)
 80066e2:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 80066e6:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 80066ea:	459b      	cmp	fp, r3
 80066ec:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80066f0:	dd08      	ble.n	8006704 <__ieee754_pow+0x464>
 80066f2:	4bcc      	ldr	r3, [pc, #816]	@ (8006a24 <__ieee754_pow+0x784>)
 80066f4:	459b      	cmp	fp, r3
 80066f6:	f340 81a5 	ble.w	8006a44 <__ieee754_pow+0x7a4>
 80066fa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80066fc:	3301      	adds	r3, #1
 80066fe:	930a      	str	r3, [sp, #40]	@ 0x28
 8006700:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 8006704:	f04f 0a00 	mov.w	sl, #0
 8006708:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800670c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800670e:	4bc6      	ldr	r3, [pc, #792]	@ (8006a28 <__ieee754_pow+0x788>)
 8006710:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006714:	ed93 7b00 	vldr	d7, [r3]
 8006718:	4629      	mov	r1, r5
 800671a:	ec53 2b17 	vmov	r2, r3, d7
 800671e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8006722:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8006726:	f7f9 fdaf 	bl	8000288 <__aeabi_dsub>
 800672a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800672e:	4606      	mov	r6, r0
 8006730:	460f      	mov	r7, r1
 8006732:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006736:	f7f9 fda9 	bl	800028c <__adddf3>
 800673a:	4602      	mov	r2, r0
 800673c:	460b      	mov	r3, r1
 800673e:	2000      	movs	r0, #0
 8006740:	49ba      	ldr	r1, [pc, #744]	@ (8006a2c <__ieee754_pow+0x78c>)
 8006742:	f7fa f883 	bl	800084c <__aeabi_ddiv>
 8006746:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 800674a:	4602      	mov	r2, r0
 800674c:	460b      	mov	r3, r1
 800674e:	4630      	mov	r0, r6
 8006750:	4639      	mov	r1, r7
 8006752:	f7f9 ff51 	bl	80005f8 <__aeabi_dmul>
 8006756:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800675a:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 800675e:	106d      	asrs	r5, r5, #1
 8006760:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 8006764:	f04f 0b00 	mov.w	fp, #0
 8006768:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 800676c:	4661      	mov	r1, ip
 800676e:	2200      	movs	r2, #0
 8006770:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 8006774:	4658      	mov	r0, fp
 8006776:	46e1      	mov	r9, ip
 8006778:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 800677c:	4614      	mov	r4, r2
 800677e:	461d      	mov	r5, r3
 8006780:	f7f9 ff3a 	bl	80005f8 <__aeabi_dmul>
 8006784:	4602      	mov	r2, r0
 8006786:	460b      	mov	r3, r1
 8006788:	4630      	mov	r0, r6
 800678a:	4639      	mov	r1, r7
 800678c:	f7f9 fd7c 	bl	8000288 <__aeabi_dsub>
 8006790:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006794:	4606      	mov	r6, r0
 8006796:	460f      	mov	r7, r1
 8006798:	4620      	mov	r0, r4
 800679a:	4629      	mov	r1, r5
 800679c:	f7f9 fd74 	bl	8000288 <__aeabi_dsub>
 80067a0:	4602      	mov	r2, r0
 80067a2:	460b      	mov	r3, r1
 80067a4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80067a8:	f7f9 fd6e 	bl	8000288 <__aeabi_dsub>
 80067ac:	465a      	mov	r2, fp
 80067ae:	464b      	mov	r3, r9
 80067b0:	f7f9 ff22 	bl	80005f8 <__aeabi_dmul>
 80067b4:	4602      	mov	r2, r0
 80067b6:	460b      	mov	r3, r1
 80067b8:	4630      	mov	r0, r6
 80067ba:	4639      	mov	r1, r7
 80067bc:	f7f9 fd64 	bl	8000288 <__aeabi_dsub>
 80067c0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80067c4:	f7f9 ff18 	bl	80005f8 <__aeabi_dmul>
 80067c8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80067cc:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80067d0:	4610      	mov	r0, r2
 80067d2:	4619      	mov	r1, r3
 80067d4:	f7f9 ff10 	bl	80005f8 <__aeabi_dmul>
 80067d8:	a37d      	add	r3, pc, #500	@ (adr r3, 80069d0 <__ieee754_pow+0x730>)
 80067da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067de:	4604      	mov	r4, r0
 80067e0:	460d      	mov	r5, r1
 80067e2:	f7f9 ff09 	bl	80005f8 <__aeabi_dmul>
 80067e6:	a37c      	add	r3, pc, #496	@ (adr r3, 80069d8 <__ieee754_pow+0x738>)
 80067e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067ec:	f7f9 fd4e 	bl	800028c <__adddf3>
 80067f0:	4622      	mov	r2, r4
 80067f2:	462b      	mov	r3, r5
 80067f4:	f7f9 ff00 	bl	80005f8 <__aeabi_dmul>
 80067f8:	a379      	add	r3, pc, #484	@ (adr r3, 80069e0 <__ieee754_pow+0x740>)
 80067fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067fe:	f7f9 fd45 	bl	800028c <__adddf3>
 8006802:	4622      	mov	r2, r4
 8006804:	462b      	mov	r3, r5
 8006806:	f7f9 fef7 	bl	80005f8 <__aeabi_dmul>
 800680a:	a377      	add	r3, pc, #476	@ (adr r3, 80069e8 <__ieee754_pow+0x748>)
 800680c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006810:	f7f9 fd3c 	bl	800028c <__adddf3>
 8006814:	4622      	mov	r2, r4
 8006816:	462b      	mov	r3, r5
 8006818:	f7f9 feee 	bl	80005f8 <__aeabi_dmul>
 800681c:	a374      	add	r3, pc, #464	@ (adr r3, 80069f0 <__ieee754_pow+0x750>)
 800681e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006822:	f7f9 fd33 	bl	800028c <__adddf3>
 8006826:	4622      	mov	r2, r4
 8006828:	462b      	mov	r3, r5
 800682a:	f7f9 fee5 	bl	80005f8 <__aeabi_dmul>
 800682e:	a372      	add	r3, pc, #456	@ (adr r3, 80069f8 <__ieee754_pow+0x758>)
 8006830:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006834:	f7f9 fd2a 	bl	800028c <__adddf3>
 8006838:	4622      	mov	r2, r4
 800683a:	4606      	mov	r6, r0
 800683c:	460f      	mov	r7, r1
 800683e:	462b      	mov	r3, r5
 8006840:	4620      	mov	r0, r4
 8006842:	4629      	mov	r1, r5
 8006844:	f7f9 fed8 	bl	80005f8 <__aeabi_dmul>
 8006848:	4602      	mov	r2, r0
 800684a:	460b      	mov	r3, r1
 800684c:	4630      	mov	r0, r6
 800684e:	4639      	mov	r1, r7
 8006850:	f7f9 fed2 	bl	80005f8 <__aeabi_dmul>
 8006854:	465a      	mov	r2, fp
 8006856:	4604      	mov	r4, r0
 8006858:	460d      	mov	r5, r1
 800685a:	464b      	mov	r3, r9
 800685c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006860:	f7f9 fd14 	bl	800028c <__adddf3>
 8006864:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006868:	f7f9 fec6 	bl	80005f8 <__aeabi_dmul>
 800686c:	4622      	mov	r2, r4
 800686e:	462b      	mov	r3, r5
 8006870:	f7f9 fd0c 	bl	800028c <__adddf3>
 8006874:	465a      	mov	r2, fp
 8006876:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800687a:	464b      	mov	r3, r9
 800687c:	4658      	mov	r0, fp
 800687e:	4649      	mov	r1, r9
 8006880:	f7f9 feba 	bl	80005f8 <__aeabi_dmul>
 8006884:	4b6a      	ldr	r3, [pc, #424]	@ (8006a30 <__ieee754_pow+0x790>)
 8006886:	2200      	movs	r2, #0
 8006888:	4606      	mov	r6, r0
 800688a:	460f      	mov	r7, r1
 800688c:	f7f9 fcfe 	bl	800028c <__adddf3>
 8006890:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006894:	f7f9 fcfa 	bl	800028c <__adddf3>
 8006898:	46d8      	mov	r8, fp
 800689a:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 800689e:	460d      	mov	r5, r1
 80068a0:	465a      	mov	r2, fp
 80068a2:	460b      	mov	r3, r1
 80068a4:	4640      	mov	r0, r8
 80068a6:	4649      	mov	r1, r9
 80068a8:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 80068ac:	f7f9 fea4 	bl	80005f8 <__aeabi_dmul>
 80068b0:	465c      	mov	r4, fp
 80068b2:	4680      	mov	r8, r0
 80068b4:	4689      	mov	r9, r1
 80068b6:	4b5e      	ldr	r3, [pc, #376]	@ (8006a30 <__ieee754_pow+0x790>)
 80068b8:	2200      	movs	r2, #0
 80068ba:	4620      	mov	r0, r4
 80068bc:	4629      	mov	r1, r5
 80068be:	f7f9 fce3 	bl	8000288 <__aeabi_dsub>
 80068c2:	4632      	mov	r2, r6
 80068c4:	463b      	mov	r3, r7
 80068c6:	f7f9 fcdf 	bl	8000288 <__aeabi_dsub>
 80068ca:	4602      	mov	r2, r0
 80068cc:	460b      	mov	r3, r1
 80068ce:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80068d2:	f7f9 fcd9 	bl	8000288 <__aeabi_dsub>
 80068d6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80068da:	f7f9 fe8d 	bl	80005f8 <__aeabi_dmul>
 80068de:	4622      	mov	r2, r4
 80068e0:	4606      	mov	r6, r0
 80068e2:	460f      	mov	r7, r1
 80068e4:	462b      	mov	r3, r5
 80068e6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80068ea:	f7f9 fe85 	bl	80005f8 <__aeabi_dmul>
 80068ee:	4602      	mov	r2, r0
 80068f0:	460b      	mov	r3, r1
 80068f2:	4630      	mov	r0, r6
 80068f4:	4639      	mov	r1, r7
 80068f6:	f7f9 fcc9 	bl	800028c <__adddf3>
 80068fa:	4606      	mov	r6, r0
 80068fc:	460f      	mov	r7, r1
 80068fe:	4602      	mov	r2, r0
 8006900:	460b      	mov	r3, r1
 8006902:	4640      	mov	r0, r8
 8006904:	4649      	mov	r1, r9
 8006906:	f7f9 fcc1 	bl	800028c <__adddf3>
 800690a:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 800690e:	a33c      	add	r3, pc, #240	@ (adr r3, 8006a00 <__ieee754_pow+0x760>)
 8006910:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006914:	4658      	mov	r0, fp
 8006916:	e9cd bc08 	strd	fp, ip, [sp, #32]
 800691a:	460d      	mov	r5, r1
 800691c:	f7f9 fe6c 	bl	80005f8 <__aeabi_dmul>
 8006920:	465c      	mov	r4, fp
 8006922:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006926:	4642      	mov	r2, r8
 8006928:	464b      	mov	r3, r9
 800692a:	4620      	mov	r0, r4
 800692c:	4629      	mov	r1, r5
 800692e:	f7f9 fcab 	bl	8000288 <__aeabi_dsub>
 8006932:	4602      	mov	r2, r0
 8006934:	460b      	mov	r3, r1
 8006936:	4630      	mov	r0, r6
 8006938:	4639      	mov	r1, r7
 800693a:	f7f9 fca5 	bl	8000288 <__aeabi_dsub>
 800693e:	a332      	add	r3, pc, #200	@ (adr r3, 8006a08 <__ieee754_pow+0x768>)
 8006940:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006944:	f7f9 fe58 	bl	80005f8 <__aeabi_dmul>
 8006948:	a331      	add	r3, pc, #196	@ (adr r3, 8006a10 <__ieee754_pow+0x770>)
 800694a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800694e:	4606      	mov	r6, r0
 8006950:	460f      	mov	r7, r1
 8006952:	4620      	mov	r0, r4
 8006954:	4629      	mov	r1, r5
 8006956:	f7f9 fe4f 	bl	80005f8 <__aeabi_dmul>
 800695a:	4602      	mov	r2, r0
 800695c:	460b      	mov	r3, r1
 800695e:	4630      	mov	r0, r6
 8006960:	4639      	mov	r1, r7
 8006962:	f7f9 fc93 	bl	800028c <__adddf3>
 8006966:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006968:	4b32      	ldr	r3, [pc, #200]	@ (8006a34 <__ieee754_pow+0x794>)
 800696a:	4413      	add	r3, r2
 800696c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006970:	f7f9 fc8c 	bl	800028c <__adddf3>
 8006974:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006978:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800697a:	f7f9 fdd3 	bl	8000524 <__aeabi_i2d>
 800697e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006980:	4b2d      	ldr	r3, [pc, #180]	@ (8006a38 <__ieee754_pow+0x798>)
 8006982:	4413      	add	r3, r2
 8006984:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006988:	4606      	mov	r6, r0
 800698a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800698e:	460f      	mov	r7, r1
 8006990:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006994:	f7f9 fc7a 	bl	800028c <__adddf3>
 8006998:	4642      	mov	r2, r8
 800699a:	464b      	mov	r3, r9
 800699c:	f7f9 fc76 	bl	800028c <__adddf3>
 80069a0:	4632      	mov	r2, r6
 80069a2:	463b      	mov	r3, r7
 80069a4:	f7f9 fc72 	bl	800028c <__adddf3>
 80069a8:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 80069ac:	4632      	mov	r2, r6
 80069ae:	463b      	mov	r3, r7
 80069b0:	4658      	mov	r0, fp
 80069b2:	460d      	mov	r5, r1
 80069b4:	f7f9 fc68 	bl	8000288 <__aeabi_dsub>
 80069b8:	4642      	mov	r2, r8
 80069ba:	464b      	mov	r3, r9
 80069bc:	f7f9 fc64 	bl	8000288 <__aeabi_dsub>
 80069c0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80069c4:	f7f9 fc60 	bl	8000288 <__aeabi_dsub>
 80069c8:	465c      	mov	r4, fp
 80069ca:	4602      	mov	r2, r0
 80069cc:	e036      	b.n	8006a3c <__ieee754_pow+0x79c>
 80069ce:	bf00      	nop
 80069d0:	4a454eef 	.word	0x4a454eef
 80069d4:	3fca7e28 	.word	0x3fca7e28
 80069d8:	93c9db65 	.word	0x93c9db65
 80069dc:	3fcd864a 	.word	0x3fcd864a
 80069e0:	a91d4101 	.word	0xa91d4101
 80069e4:	3fd17460 	.word	0x3fd17460
 80069e8:	518f264d 	.word	0x518f264d
 80069ec:	3fd55555 	.word	0x3fd55555
 80069f0:	db6fabff 	.word	0xdb6fabff
 80069f4:	3fdb6db6 	.word	0x3fdb6db6
 80069f8:	33333303 	.word	0x33333303
 80069fc:	3fe33333 	.word	0x3fe33333
 8006a00:	e0000000 	.word	0xe0000000
 8006a04:	3feec709 	.word	0x3feec709
 8006a08:	dc3a03fd 	.word	0xdc3a03fd
 8006a0c:	3feec709 	.word	0x3feec709
 8006a10:	145b01f5 	.word	0x145b01f5
 8006a14:	be3e2fe0 	.word	0xbe3e2fe0
 8006a18:	7ff00000 	.word	0x7ff00000
 8006a1c:	43400000 	.word	0x43400000
 8006a20:	0003988e 	.word	0x0003988e
 8006a24:	000bb679 	.word	0x000bb679
 8006a28:	08007188 	.word	0x08007188
 8006a2c:	3ff00000 	.word	0x3ff00000
 8006a30:	40080000 	.word	0x40080000
 8006a34:	08007168 	.word	0x08007168
 8006a38:	08007178 	.word	0x08007178
 8006a3c:	460b      	mov	r3, r1
 8006a3e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006a42:	e5d7      	b.n	80065f4 <__ieee754_pow+0x354>
 8006a44:	f04f 0a01 	mov.w	sl, #1
 8006a48:	e65e      	b.n	8006708 <__ieee754_pow+0x468>
 8006a4a:	a3b4      	add	r3, pc, #720	@ (adr r3, 8006d1c <__ieee754_pow+0xa7c>)
 8006a4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a50:	4630      	mov	r0, r6
 8006a52:	4639      	mov	r1, r7
 8006a54:	f7f9 fc1a 	bl	800028c <__adddf3>
 8006a58:	4642      	mov	r2, r8
 8006a5a:	e9cd 0100 	strd	r0, r1, [sp]
 8006a5e:	464b      	mov	r3, r9
 8006a60:	4620      	mov	r0, r4
 8006a62:	4629      	mov	r1, r5
 8006a64:	f7f9 fc10 	bl	8000288 <__aeabi_dsub>
 8006a68:	4602      	mov	r2, r0
 8006a6a:	460b      	mov	r3, r1
 8006a6c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006a70:	f7fa f852 	bl	8000b18 <__aeabi_dcmpgt>
 8006a74:	2800      	cmp	r0, #0
 8006a76:	f47f ae00 	bne.w	800667a <__ieee754_pow+0x3da>
 8006a7a:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 8006a7e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8006a82:	f2aa 3afe 	subw	sl, sl, #1022	@ 0x3fe
 8006a86:	fa43 fa0a 	asr.w	sl, r3, sl
 8006a8a:	44da      	add	sl, fp
 8006a8c:	f3ca 510a 	ubfx	r1, sl, #20, #11
 8006a90:	489d      	ldr	r0, [pc, #628]	@ (8006d08 <__ieee754_pow+0xa68>)
 8006a92:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 8006a96:	4108      	asrs	r0, r1
 8006a98:	ea00 030a 	and.w	r3, r0, sl
 8006a9c:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 8006aa0:	f1c1 0114 	rsb	r1, r1, #20
 8006aa4:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 8006aa8:	fa4a fa01 	asr.w	sl, sl, r1
 8006aac:	f1bb 0f00 	cmp.w	fp, #0
 8006ab0:	4640      	mov	r0, r8
 8006ab2:	4649      	mov	r1, r9
 8006ab4:	f04f 0200 	mov.w	r2, #0
 8006ab8:	bfb8      	it	lt
 8006aba:	f1ca 0a00 	rsblt	sl, sl, #0
 8006abe:	f7f9 fbe3 	bl	8000288 <__aeabi_dsub>
 8006ac2:	4680      	mov	r8, r0
 8006ac4:	4689      	mov	r9, r1
 8006ac6:	4632      	mov	r2, r6
 8006ac8:	463b      	mov	r3, r7
 8006aca:	4640      	mov	r0, r8
 8006acc:	4649      	mov	r1, r9
 8006ace:	f7f9 fbdd 	bl	800028c <__adddf3>
 8006ad2:	2400      	movs	r4, #0
 8006ad4:	a37c      	add	r3, pc, #496	@ (adr r3, 8006cc8 <__ieee754_pow+0xa28>)
 8006ad6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ada:	4620      	mov	r0, r4
 8006adc:	460d      	mov	r5, r1
 8006ade:	f7f9 fd8b 	bl	80005f8 <__aeabi_dmul>
 8006ae2:	4642      	mov	r2, r8
 8006ae4:	e9cd 0100 	strd	r0, r1, [sp]
 8006ae8:	464b      	mov	r3, r9
 8006aea:	4620      	mov	r0, r4
 8006aec:	4629      	mov	r1, r5
 8006aee:	f7f9 fbcb 	bl	8000288 <__aeabi_dsub>
 8006af2:	4602      	mov	r2, r0
 8006af4:	460b      	mov	r3, r1
 8006af6:	4630      	mov	r0, r6
 8006af8:	4639      	mov	r1, r7
 8006afa:	f7f9 fbc5 	bl	8000288 <__aeabi_dsub>
 8006afe:	a374      	add	r3, pc, #464	@ (adr r3, 8006cd0 <__ieee754_pow+0xa30>)
 8006b00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b04:	f7f9 fd78 	bl	80005f8 <__aeabi_dmul>
 8006b08:	a373      	add	r3, pc, #460	@ (adr r3, 8006cd8 <__ieee754_pow+0xa38>)
 8006b0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b0e:	4680      	mov	r8, r0
 8006b10:	4689      	mov	r9, r1
 8006b12:	4620      	mov	r0, r4
 8006b14:	4629      	mov	r1, r5
 8006b16:	f7f9 fd6f 	bl	80005f8 <__aeabi_dmul>
 8006b1a:	4602      	mov	r2, r0
 8006b1c:	460b      	mov	r3, r1
 8006b1e:	4640      	mov	r0, r8
 8006b20:	4649      	mov	r1, r9
 8006b22:	f7f9 fbb3 	bl	800028c <__adddf3>
 8006b26:	4604      	mov	r4, r0
 8006b28:	460d      	mov	r5, r1
 8006b2a:	4602      	mov	r2, r0
 8006b2c:	460b      	mov	r3, r1
 8006b2e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006b32:	f7f9 fbab 	bl	800028c <__adddf3>
 8006b36:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006b3a:	4680      	mov	r8, r0
 8006b3c:	4689      	mov	r9, r1
 8006b3e:	f7f9 fba3 	bl	8000288 <__aeabi_dsub>
 8006b42:	4602      	mov	r2, r0
 8006b44:	460b      	mov	r3, r1
 8006b46:	4620      	mov	r0, r4
 8006b48:	4629      	mov	r1, r5
 8006b4a:	f7f9 fb9d 	bl	8000288 <__aeabi_dsub>
 8006b4e:	4642      	mov	r2, r8
 8006b50:	4606      	mov	r6, r0
 8006b52:	460f      	mov	r7, r1
 8006b54:	464b      	mov	r3, r9
 8006b56:	4640      	mov	r0, r8
 8006b58:	4649      	mov	r1, r9
 8006b5a:	f7f9 fd4d 	bl	80005f8 <__aeabi_dmul>
 8006b5e:	a360      	add	r3, pc, #384	@ (adr r3, 8006ce0 <__ieee754_pow+0xa40>)
 8006b60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b64:	4604      	mov	r4, r0
 8006b66:	460d      	mov	r5, r1
 8006b68:	f7f9 fd46 	bl	80005f8 <__aeabi_dmul>
 8006b6c:	a35e      	add	r3, pc, #376	@ (adr r3, 8006ce8 <__ieee754_pow+0xa48>)
 8006b6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b72:	f7f9 fb89 	bl	8000288 <__aeabi_dsub>
 8006b76:	4622      	mov	r2, r4
 8006b78:	462b      	mov	r3, r5
 8006b7a:	f7f9 fd3d 	bl	80005f8 <__aeabi_dmul>
 8006b7e:	a35c      	add	r3, pc, #368	@ (adr r3, 8006cf0 <__ieee754_pow+0xa50>)
 8006b80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b84:	f7f9 fb82 	bl	800028c <__adddf3>
 8006b88:	4622      	mov	r2, r4
 8006b8a:	462b      	mov	r3, r5
 8006b8c:	f7f9 fd34 	bl	80005f8 <__aeabi_dmul>
 8006b90:	a359      	add	r3, pc, #356	@ (adr r3, 8006cf8 <__ieee754_pow+0xa58>)
 8006b92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b96:	f7f9 fb77 	bl	8000288 <__aeabi_dsub>
 8006b9a:	4622      	mov	r2, r4
 8006b9c:	462b      	mov	r3, r5
 8006b9e:	f7f9 fd2b 	bl	80005f8 <__aeabi_dmul>
 8006ba2:	a357      	add	r3, pc, #348	@ (adr r3, 8006d00 <__ieee754_pow+0xa60>)
 8006ba4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ba8:	f7f9 fb70 	bl	800028c <__adddf3>
 8006bac:	4622      	mov	r2, r4
 8006bae:	462b      	mov	r3, r5
 8006bb0:	f7f9 fd22 	bl	80005f8 <__aeabi_dmul>
 8006bb4:	4602      	mov	r2, r0
 8006bb6:	460b      	mov	r3, r1
 8006bb8:	4640      	mov	r0, r8
 8006bba:	4649      	mov	r1, r9
 8006bbc:	f7f9 fb64 	bl	8000288 <__aeabi_dsub>
 8006bc0:	4604      	mov	r4, r0
 8006bc2:	460d      	mov	r5, r1
 8006bc4:	4602      	mov	r2, r0
 8006bc6:	460b      	mov	r3, r1
 8006bc8:	4640      	mov	r0, r8
 8006bca:	4649      	mov	r1, r9
 8006bcc:	f7f9 fd14 	bl	80005f8 <__aeabi_dmul>
 8006bd0:	2200      	movs	r2, #0
 8006bd2:	e9cd 0100 	strd	r0, r1, [sp]
 8006bd6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8006bda:	4620      	mov	r0, r4
 8006bdc:	4629      	mov	r1, r5
 8006bde:	f7f9 fb53 	bl	8000288 <__aeabi_dsub>
 8006be2:	4602      	mov	r2, r0
 8006be4:	460b      	mov	r3, r1
 8006be6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006bea:	f7f9 fe2f 	bl	800084c <__aeabi_ddiv>
 8006bee:	4632      	mov	r2, r6
 8006bf0:	4604      	mov	r4, r0
 8006bf2:	460d      	mov	r5, r1
 8006bf4:	463b      	mov	r3, r7
 8006bf6:	4640      	mov	r0, r8
 8006bf8:	4649      	mov	r1, r9
 8006bfa:	f7f9 fcfd 	bl	80005f8 <__aeabi_dmul>
 8006bfe:	4632      	mov	r2, r6
 8006c00:	463b      	mov	r3, r7
 8006c02:	f7f9 fb43 	bl	800028c <__adddf3>
 8006c06:	4602      	mov	r2, r0
 8006c08:	460b      	mov	r3, r1
 8006c0a:	4620      	mov	r0, r4
 8006c0c:	4629      	mov	r1, r5
 8006c0e:	f7f9 fb3b 	bl	8000288 <__aeabi_dsub>
 8006c12:	4642      	mov	r2, r8
 8006c14:	464b      	mov	r3, r9
 8006c16:	f7f9 fb37 	bl	8000288 <__aeabi_dsub>
 8006c1a:	460b      	mov	r3, r1
 8006c1c:	4602      	mov	r2, r0
 8006c1e:	493b      	ldr	r1, [pc, #236]	@ (8006d0c <__ieee754_pow+0xa6c>)
 8006c20:	2000      	movs	r0, #0
 8006c22:	f7f9 fb31 	bl	8000288 <__aeabi_dsub>
 8006c26:	ec41 0b10 	vmov	d0, r0, r1
 8006c2a:	ee10 3a90 	vmov	r3, s1
 8006c2e:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8006c32:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006c36:	da30      	bge.n	8006c9a <__ieee754_pow+0x9fa>
 8006c38:	4650      	mov	r0, sl
 8006c3a:	f000 f87d 	bl	8006d38 <scalbn>
 8006c3e:	ec51 0b10 	vmov	r0, r1, d0
 8006c42:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006c46:	f7ff bbd2 	b.w	80063ee <__ieee754_pow+0x14e>
 8006c4a:	4c31      	ldr	r4, [pc, #196]	@ (8006d10 <__ieee754_pow+0xa70>)
 8006c4c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8006c50:	42a3      	cmp	r3, r4
 8006c52:	d91a      	bls.n	8006c8a <__ieee754_pow+0x9ea>
 8006c54:	4b2f      	ldr	r3, [pc, #188]	@ (8006d14 <__ieee754_pow+0xa74>)
 8006c56:	440b      	add	r3, r1
 8006c58:	4303      	orrs	r3, r0
 8006c5a:	d009      	beq.n	8006c70 <__ieee754_pow+0x9d0>
 8006c5c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006c60:	2200      	movs	r2, #0
 8006c62:	2300      	movs	r3, #0
 8006c64:	f7f9 ff3a 	bl	8000adc <__aeabi_dcmplt>
 8006c68:	3800      	subs	r0, #0
 8006c6a:	bf18      	it	ne
 8006c6c:	2001      	movne	r0, #1
 8006c6e:	e42b      	b.n	80064c8 <__ieee754_pow+0x228>
 8006c70:	4642      	mov	r2, r8
 8006c72:	464b      	mov	r3, r9
 8006c74:	f7f9 fb08 	bl	8000288 <__aeabi_dsub>
 8006c78:	4632      	mov	r2, r6
 8006c7a:	463b      	mov	r3, r7
 8006c7c:	f7f9 ff42 	bl	8000b04 <__aeabi_dcmpge>
 8006c80:	2800      	cmp	r0, #0
 8006c82:	d1eb      	bne.n	8006c5c <__ieee754_pow+0x9bc>
 8006c84:	f8df a09c 	ldr.w	sl, [pc, #156]	@ 8006d24 <__ieee754_pow+0xa84>
 8006c88:	e6f7      	b.n	8006a7a <__ieee754_pow+0x7da>
 8006c8a:	469a      	mov	sl, r3
 8006c8c:	4b22      	ldr	r3, [pc, #136]	@ (8006d18 <__ieee754_pow+0xa78>)
 8006c8e:	459a      	cmp	sl, r3
 8006c90:	f63f aef3 	bhi.w	8006a7a <__ieee754_pow+0x7da>
 8006c94:	f8dd a010 	ldr.w	sl, [sp, #16]
 8006c98:	e715      	b.n	8006ac6 <__ieee754_pow+0x826>
 8006c9a:	ec51 0b10 	vmov	r0, r1, d0
 8006c9e:	4619      	mov	r1, r3
 8006ca0:	e7cf      	b.n	8006c42 <__ieee754_pow+0x9a2>
 8006ca2:	491a      	ldr	r1, [pc, #104]	@ (8006d0c <__ieee754_pow+0xa6c>)
 8006ca4:	2000      	movs	r0, #0
 8006ca6:	f7ff bb18 	b.w	80062da <__ieee754_pow+0x3a>
 8006caa:	2000      	movs	r0, #0
 8006cac:	2100      	movs	r1, #0
 8006cae:	f7ff bb14 	b.w	80062da <__ieee754_pow+0x3a>
 8006cb2:	4630      	mov	r0, r6
 8006cb4:	4639      	mov	r1, r7
 8006cb6:	f7ff bb10 	b.w	80062da <__ieee754_pow+0x3a>
 8006cba:	460c      	mov	r4, r1
 8006cbc:	f7ff bb5e 	b.w	800637c <__ieee754_pow+0xdc>
 8006cc0:	2400      	movs	r4, #0
 8006cc2:	f7ff bb49 	b.w	8006358 <__ieee754_pow+0xb8>
 8006cc6:	bf00      	nop
 8006cc8:	00000000 	.word	0x00000000
 8006ccc:	3fe62e43 	.word	0x3fe62e43
 8006cd0:	fefa39ef 	.word	0xfefa39ef
 8006cd4:	3fe62e42 	.word	0x3fe62e42
 8006cd8:	0ca86c39 	.word	0x0ca86c39
 8006cdc:	be205c61 	.word	0xbe205c61
 8006ce0:	72bea4d0 	.word	0x72bea4d0
 8006ce4:	3e663769 	.word	0x3e663769
 8006ce8:	c5d26bf1 	.word	0xc5d26bf1
 8006cec:	3ebbbd41 	.word	0x3ebbbd41
 8006cf0:	af25de2c 	.word	0xaf25de2c
 8006cf4:	3f11566a 	.word	0x3f11566a
 8006cf8:	16bebd93 	.word	0x16bebd93
 8006cfc:	3f66c16c 	.word	0x3f66c16c
 8006d00:	5555553e 	.word	0x5555553e
 8006d04:	3fc55555 	.word	0x3fc55555
 8006d08:	fff00000 	.word	0xfff00000
 8006d0c:	3ff00000 	.word	0x3ff00000
 8006d10:	4090cbff 	.word	0x4090cbff
 8006d14:	3f6f3400 	.word	0x3f6f3400
 8006d18:	3fe00000 	.word	0x3fe00000
 8006d1c:	652b82fe 	.word	0x652b82fe
 8006d20:	3c971547 	.word	0x3c971547
 8006d24:	4090cc00 	.word	0x4090cc00

08006d28 <fabs>:
 8006d28:	ec51 0b10 	vmov	r0, r1, d0
 8006d2c:	4602      	mov	r2, r0
 8006d2e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8006d32:	ec43 2b10 	vmov	d0, r2, r3
 8006d36:	4770      	bx	lr

08006d38 <scalbn>:
 8006d38:	b570      	push	{r4, r5, r6, lr}
 8006d3a:	ec55 4b10 	vmov	r4, r5, d0
 8006d3e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8006d42:	4606      	mov	r6, r0
 8006d44:	462b      	mov	r3, r5
 8006d46:	b991      	cbnz	r1, 8006d6e <scalbn+0x36>
 8006d48:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8006d4c:	4323      	orrs	r3, r4
 8006d4e:	d03d      	beq.n	8006dcc <scalbn+0x94>
 8006d50:	4b35      	ldr	r3, [pc, #212]	@ (8006e28 <scalbn+0xf0>)
 8006d52:	4620      	mov	r0, r4
 8006d54:	4629      	mov	r1, r5
 8006d56:	2200      	movs	r2, #0
 8006d58:	f7f9 fc4e 	bl	80005f8 <__aeabi_dmul>
 8006d5c:	4b33      	ldr	r3, [pc, #204]	@ (8006e2c <scalbn+0xf4>)
 8006d5e:	429e      	cmp	r6, r3
 8006d60:	4604      	mov	r4, r0
 8006d62:	460d      	mov	r5, r1
 8006d64:	da0f      	bge.n	8006d86 <scalbn+0x4e>
 8006d66:	a328      	add	r3, pc, #160	@ (adr r3, 8006e08 <scalbn+0xd0>)
 8006d68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d6c:	e01e      	b.n	8006dac <scalbn+0x74>
 8006d6e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8006d72:	4291      	cmp	r1, r2
 8006d74:	d10b      	bne.n	8006d8e <scalbn+0x56>
 8006d76:	4622      	mov	r2, r4
 8006d78:	4620      	mov	r0, r4
 8006d7a:	4629      	mov	r1, r5
 8006d7c:	f7f9 fa86 	bl	800028c <__adddf3>
 8006d80:	4604      	mov	r4, r0
 8006d82:	460d      	mov	r5, r1
 8006d84:	e022      	b.n	8006dcc <scalbn+0x94>
 8006d86:	460b      	mov	r3, r1
 8006d88:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8006d8c:	3936      	subs	r1, #54	@ 0x36
 8006d8e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8006d92:	4296      	cmp	r6, r2
 8006d94:	dd0d      	ble.n	8006db2 <scalbn+0x7a>
 8006d96:	2d00      	cmp	r5, #0
 8006d98:	a11d      	add	r1, pc, #116	@ (adr r1, 8006e10 <scalbn+0xd8>)
 8006d9a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006d9e:	da02      	bge.n	8006da6 <scalbn+0x6e>
 8006da0:	a11d      	add	r1, pc, #116	@ (adr r1, 8006e18 <scalbn+0xe0>)
 8006da2:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006da6:	a31a      	add	r3, pc, #104	@ (adr r3, 8006e10 <scalbn+0xd8>)
 8006da8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dac:	f7f9 fc24 	bl	80005f8 <__aeabi_dmul>
 8006db0:	e7e6      	b.n	8006d80 <scalbn+0x48>
 8006db2:	1872      	adds	r2, r6, r1
 8006db4:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8006db8:	428a      	cmp	r2, r1
 8006dba:	dcec      	bgt.n	8006d96 <scalbn+0x5e>
 8006dbc:	2a00      	cmp	r2, #0
 8006dbe:	dd08      	ble.n	8006dd2 <scalbn+0x9a>
 8006dc0:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8006dc4:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8006dc8:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8006dcc:	ec45 4b10 	vmov	d0, r4, r5
 8006dd0:	bd70      	pop	{r4, r5, r6, pc}
 8006dd2:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8006dd6:	da08      	bge.n	8006dea <scalbn+0xb2>
 8006dd8:	2d00      	cmp	r5, #0
 8006dda:	a10b      	add	r1, pc, #44	@ (adr r1, 8006e08 <scalbn+0xd0>)
 8006ddc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006de0:	dac1      	bge.n	8006d66 <scalbn+0x2e>
 8006de2:	a10f      	add	r1, pc, #60	@ (adr r1, 8006e20 <scalbn+0xe8>)
 8006de4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006de8:	e7bd      	b.n	8006d66 <scalbn+0x2e>
 8006dea:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8006dee:	3236      	adds	r2, #54	@ 0x36
 8006df0:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8006df4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8006df8:	4620      	mov	r0, r4
 8006dfa:	4b0d      	ldr	r3, [pc, #52]	@ (8006e30 <scalbn+0xf8>)
 8006dfc:	4629      	mov	r1, r5
 8006dfe:	2200      	movs	r2, #0
 8006e00:	e7d4      	b.n	8006dac <scalbn+0x74>
 8006e02:	bf00      	nop
 8006e04:	f3af 8000 	nop.w
 8006e08:	c2f8f359 	.word	0xc2f8f359
 8006e0c:	01a56e1f 	.word	0x01a56e1f
 8006e10:	8800759c 	.word	0x8800759c
 8006e14:	7e37e43c 	.word	0x7e37e43c
 8006e18:	8800759c 	.word	0x8800759c
 8006e1c:	fe37e43c 	.word	0xfe37e43c
 8006e20:	c2f8f359 	.word	0xc2f8f359
 8006e24:	81a56e1f 	.word	0x81a56e1f
 8006e28:	43500000 	.word	0x43500000
 8006e2c:	ffff3cb0 	.word	0xffff3cb0
 8006e30:	3c900000 	.word	0x3c900000

08006e34 <with_errno>:
 8006e34:	b510      	push	{r4, lr}
 8006e36:	ed2d 8b02 	vpush	{d8}
 8006e3a:	eeb0 8a40 	vmov.f32	s16, s0
 8006e3e:	eef0 8a60 	vmov.f32	s17, s1
 8006e42:	4604      	mov	r4, r0
 8006e44:	f7fe fd36 	bl	80058b4 <__errno>
 8006e48:	eeb0 0a48 	vmov.f32	s0, s16
 8006e4c:	eef0 0a68 	vmov.f32	s1, s17
 8006e50:	ecbd 8b02 	vpop	{d8}
 8006e54:	6004      	str	r4, [r0, #0]
 8006e56:	bd10      	pop	{r4, pc}

08006e58 <xflow>:
 8006e58:	4603      	mov	r3, r0
 8006e5a:	b507      	push	{r0, r1, r2, lr}
 8006e5c:	ec51 0b10 	vmov	r0, r1, d0
 8006e60:	b183      	cbz	r3, 8006e84 <xflow+0x2c>
 8006e62:	4602      	mov	r2, r0
 8006e64:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8006e68:	e9cd 2300 	strd	r2, r3, [sp]
 8006e6c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006e70:	f7f9 fbc2 	bl	80005f8 <__aeabi_dmul>
 8006e74:	ec41 0b10 	vmov	d0, r0, r1
 8006e78:	2022      	movs	r0, #34	@ 0x22
 8006e7a:	b003      	add	sp, #12
 8006e7c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006e80:	f7ff bfd8 	b.w	8006e34 <with_errno>
 8006e84:	4602      	mov	r2, r0
 8006e86:	460b      	mov	r3, r1
 8006e88:	e7ee      	b.n	8006e68 <xflow+0x10>
 8006e8a:	0000      	movs	r0, r0
 8006e8c:	0000      	movs	r0, r0
	...

08006e90 <__math_uflow>:
 8006e90:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8006e98 <__math_uflow+0x8>
 8006e94:	f7ff bfe0 	b.w	8006e58 <xflow>
 8006e98:	00000000 	.word	0x00000000
 8006e9c:	10000000 	.word	0x10000000

08006ea0 <__math_oflow>:
 8006ea0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8006ea8 <__math_oflow+0x8>
 8006ea4:	f7ff bfd8 	b.w	8006e58 <xflow>
 8006ea8:	00000000 	.word	0x00000000
 8006eac:	70000000 	.word	0x70000000

08006eb0 <__ieee754_sqrt>:
 8006eb0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006eb4:	4a68      	ldr	r2, [pc, #416]	@ (8007058 <__ieee754_sqrt+0x1a8>)
 8006eb6:	ec55 4b10 	vmov	r4, r5, d0
 8006eba:	43aa      	bics	r2, r5
 8006ebc:	462b      	mov	r3, r5
 8006ebe:	4621      	mov	r1, r4
 8006ec0:	d110      	bne.n	8006ee4 <__ieee754_sqrt+0x34>
 8006ec2:	4622      	mov	r2, r4
 8006ec4:	4620      	mov	r0, r4
 8006ec6:	4629      	mov	r1, r5
 8006ec8:	f7f9 fb96 	bl	80005f8 <__aeabi_dmul>
 8006ecc:	4602      	mov	r2, r0
 8006ece:	460b      	mov	r3, r1
 8006ed0:	4620      	mov	r0, r4
 8006ed2:	4629      	mov	r1, r5
 8006ed4:	f7f9 f9da 	bl	800028c <__adddf3>
 8006ed8:	4604      	mov	r4, r0
 8006eda:	460d      	mov	r5, r1
 8006edc:	ec45 4b10 	vmov	d0, r4, r5
 8006ee0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ee4:	2d00      	cmp	r5, #0
 8006ee6:	dc0e      	bgt.n	8006f06 <__ieee754_sqrt+0x56>
 8006ee8:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8006eec:	4322      	orrs	r2, r4
 8006eee:	d0f5      	beq.n	8006edc <__ieee754_sqrt+0x2c>
 8006ef0:	b19d      	cbz	r5, 8006f1a <__ieee754_sqrt+0x6a>
 8006ef2:	4622      	mov	r2, r4
 8006ef4:	4620      	mov	r0, r4
 8006ef6:	4629      	mov	r1, r5
 8006ef8:	f7f9 f9c6 	bl	8000288 <__aeabi_dsub>
 8006efc:	4602      	mov	r2, r0
 8006efe:	460b      	mov	r3, r1
 8006f00:	f7f9 fca4 	bl	800084c <__aeabi_ddiv>
 8006f04:	e7e8      	b.n	8006ed8 <__ieee754_sqrt+0x28>
 8006f06:	152a      	asrs	r2, r5, #20
 8006f08:	d115      	bne.n	8006f36 <__ieee754_sqrt+0x86>
 8006f0a:	2000      	movs	r0, #0
 8006f0c:	e009      	b.n	8006f22 <__ieee754_sqrt+0x72>
 8006f0e:	0acb      	lsrs	r3, r1, #11
 8006f10:	3a15      	subs	r2, #21
 8006f12:	0549      	lsls	r1, r1, #21
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d0fa      	beq.n	8006f0e <__ieee754_sqrt+0x5e>
 8006f18:	e7f7      	b.n	8006f0a <__ieee754_sqrt+0x5a>
 8006f1a:	462a      	mov	r2, r5
 8006f1c:	e7fa      	b.n	8006f14 <__ieee754_sqrt+0x64>
 8006f1e:	005b      	lsls	r3, r3, #1
 8006f20:	3001      	adds	r0, #1
 8006f22:	02dc      	lsls	r4, r3, #11
 8006f24:	d5fb      	bpl.n	8006f1e <__ieee754_sqrt+0x6e>
 8006f26:	1e44      	subs	r4, r0, #1
 8006f28:	1b12      	subs	r2, r2, r4
 8006f2a:	f1c0 0420 	rsb	r4, r0, #32
 8006f2e:	fa21 f404 	lsr.w	r4, r1, r4
 8006f32:	4323      	orrs	r3, r4
 8006f34:	4081      	lsls	r1, r0
 8006f36:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006f3a:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 8006f3e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006f42:	07d2      	lsls	r2, r2, #31
 8006f44:	bf5c      	itt	pl
 8006f46:	005b      	lslpl	r3, r3, #1
 8006f48:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8006f4c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8006f50:	bf58      	it	pl
 8006f52:	0049      	lslpl	r1, r1, #1
 8006f54:	2600      	movs	r6, #0
 8006f56:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 8006f5a:	106d      	asrs	r5, r5, #1
 8006f5c:	0049      	lsls	r1, r1, #1
 8006f5e:	2016      	movs	r0, #22
 8006f60:	4632      	mov	r2, r6
 8006f62:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 8006f66:	1917      	adds	r7, r2, r4
 8006f68:	429f      	cmp	r7, r3
 8006f6a:	bfde      	ittt	le
 8006f6c:	193a      	addle	r2, r7, r4
 8006f6e:	1bdb      	suble	r3, r3, r7
 8006f70:	1936      	addle	r6, r6, r4
 8006f72:	0fcf      	lsrs	r7, r1, #31
 8006f74:	3801      	subs	r0, #1
 8006f76:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 8006f7a:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8006f7e:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8006f82:	d1f0      	bne.n	8006f66 <__ieee754_sqrt+0xb6>
 8006f84:	4604      	mov	r4, r0
 8006f86:	2720      	movs	r7, #32
 8006f88:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8006f8c:	429a      	cmp	r2, r3
 8006f8e:	eb00 0e0c 	add.w	lr, r0, ip
 8006f92:	db02      	blt.n	8006f9a <__ieee754_sqrt+0xea>
 8006f94:	d113      	bne.n	8006fbe <__ieee754_sqrt+0x10e>
 8006f96:	458e      	cmp	lr, r1
 8006f98:	d811      	bhi.n	8006fbe <__ieee754_sqrt+0x10e>
 8006f9a:	f1be 0f00 	cmp.w	lr, #0
 8006f9e:	eb0e 000c 	add.w	r0, lr, ip
 8006fa2:	da42      	bge.n	800702a <__ieee754_sqrt+0x17a>
 8006fa4:	2800      	cmp	r0, #0
 8006fa6:	db40      	blt.n	800702a <__ieee754_sqrt+0x17a>
 8006fa8:	f102 0801 	add.w	r8, r2, #1
 8006fac:	1a9b      	subs	r3, r3, r2
 8006fae:	458e      	cmp	lr, r1
 8006fb0:	bf88      	it	hi
 8006fb2:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8006fb6:	eba1 010e 	sub.w	r1, r1, lr
 8006fba:	4464      	add	r4, ip
 8006fbc:	4642      	mov	r2, r8
 8006fbe:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 8006fc2:	3f01      	subs	r7, #1
 8006fc4:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8006fc8:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8006fcc:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8006fd0:	d1dc      	bne.n	8006f8c <__ieee754_sqrt+0xdc>
 8006fd2:	4319      	orrs	r1, r3
 8006fd4:	d01b      	beq.n	800700e <__ieee754_sqrt+0x15e>
 8006fd6:	f8df a084 	ldr.w	sl, [pc, #132]	@ 800705c <__ieee754_sqrt+0x1ac>
 8006fda:	f8df b084 	ldr.w	fp, [pc, #132]	@ 8007060 <__ieee754_sqrt+0x1b0>
 8006fde:	e9da 0100 	ldrd	r0, r1, [sl]
 8006fe2:	e9db 2300 	ldrd	r2, r3, [fp]
 8006fe6:	f7f9 f94f 	bl	8000288 <__aeabi_dsub>
 8006fea:	e9da 8900 	ldrd	r8, r9, [sl]
 8006fee:	4602      	mov	r2, r0
 8006ff0:	460b      	mov	r3, r1
 8006ff2:	4640      	mov	r0, r8
 8006ff4:	4649      	mov	r1, r9
 8006ff6:	f7f9 fd7b 	bl	8000af0 <__aeabi_dcmple>
 8006ffa:	b140      	cbz	r0, 800700e <__ieee754_sqrt+0x15e>
 8006ffc:	f1b4 3fff 	cmp.w	r4, #4294967295
 8007000:	e9da 0100 	ldrd	r0, r1, [sl]
 8007004:	e9db 2300 	ldrd	r2, r3, [fp]
 8007008:	d111      	bne.n	800702e <__ieee754_sqrt+0x17e>
 800700a:	3601      	adds	r6, #1
 800700c:	463c      	mov	r4, r7
 800700e:	1072      	asrs	r2, r6, #1
 8007010:	0863      	lsrs	r3, r4, #1
 8007012:	07f1      	lsls	r1, r6, #31
 8007014:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 8007018:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 800701c:	bf48      	it	mi
 800701e:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 8007022:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 8007026:	4618      	mov	r0, r3
 8007028:	e756      	b.n	8006ed8 <__ieee754_sqrt+0x28>
 800702a:	4690      	mov	r8, r2
 800702c:	e7be      	b.n	8006fac <__ieee754_sqrt+0xfc>
 800702e:	f7f9 f92d 	bl	800028c <__adddf3>
 8007032:	e9da 8900 	ldrd	r8, r9, [sl]
 8007036:	4602      	mov	r2, r0
 8007038:	460b      	mov	r3, r1
 800703a:	4640      	mov	r0, r8
 800703c:	4649      	mov	r1, r9
 800703e:	f7f9 fd4d 	bl	8000adc <__aeabi_dcmplt>
 8007042:	b120      	cbz	r0, 800704e <__ieee754_sqrt+0x19e>
 8007044:	1ca0      	adds	r0, r4, #2
 8007046:	bf08      	it	eq
 8007048:	3601      	addeq	r6, #1
 800704a:	3402      	adds	r4, #2
 800704c:	e7df      	b.n	800700e <__ieee754_sqrt+0x15e>
 800704e:	1c63      	adds	r3, r4, #1
 8007050:	f023 0401 	bic.w	r4, r3, #1
 8007054:	e7db      	b.n	800700e <__ieee754_sqrt+0x15e>
 8007056:	bf00      	nop
 8007058:	7ff00000 	.word	0x7ff00000
 800705c:	20000068 	.word	0x20000068
 8007060:	20000060 	.word	0x20000060

08007064 <_init>:
 8007064:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007066:	bf00      	nop
 8007068:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800706a:	bc08      	pop	{r3}
 800706c:	469e      	mov	lr, r3
 800706e:	4770      	bx	lr

08007070 <_fini>:
 8007070:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007072:	bf00      	nop
 8007074:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007076:	bc08      	pop	{r3}
 8007078:	469e      	mov	lr, r3
 800707a:	4770      	bx	lr
