\hypertarget{struct_d_w_t___type}{\section{D\-W\-T\-\_\-\-Type Struct Reference}
\label{struct_d_w_t___type}\index{D\-W\-T\-\_\-\-Type@{D\-W\-T\-\_\-\-Type}}
}


Structure type to access the Data Watchpoint and Trace Register (D\-W\-T).  




{\ttfamily \#include $<$core\-\_\-cm3.\-h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t \hyperlink{struct_d_w_t___type_add790c53410023b3b581919bb681fe2a}{C\-T\-R\-L}
\item 
\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t \hyperlink{struct_d_w_t___type_a102eaa529d9098242851cb57c52b42d9}{C\-Y\-C\-C\-N\-T}
\item 
\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t \hyperlink{struct_d_w_t___type_a2c08096c82abe245c0fa97badc458154}{C\-P\-I\-C\-N\-T}
\item 
\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t \hyperlink{struct_d_w_t___type_a9fe20c16c5167ca61486caf6832686d1}{E\-X\-C\-C\-N\-T}
\item 
\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t \hyperlink{struct_d_w_t___type_a416a54e2084ce66e5ca74f152a5ecc70}{S\-L\-E\-E\-P\-C\-N\-T}
\item 
\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t \hyperlink{struct_d_w_t___type_acc05d89bdb1b4fe2fa499920ec02d0b1}{L\-S\-U\-C\-N\-T}
\item 
\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t \hyperlink{struct_d_w_t___type_a1cfc48384ebd8fd8fb7e5d955aae6c97}{F\-O\-L\-D\-C\-N\-T}
\item 
\-\_\-\-\_\-\-I\-M uint32\-\_\-t \hyperlink{struct_d_w_t___type_a6353ca1d1ad9bc1be05d3b5632960113}{P\-C\-S\-R}
\item 
\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t \hyperlink{struct_d_w_t___type_a61c2965af5bc0643f9af65620b0e67c9}{C\-O\-M\-P0}
\item 
\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t \hyperlink{struct_d_w_t___type_a821eb5e71f340ec077efc064cfc567db}{M\-A\-S\-K0}
\item 
\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t \hyperlink{struct_d_w_t___type_a579ae082f58a0317b7ef029b20f52889}{F\-U\-N\-C\-T\-I\-O\-N0}
\item 
\hypertarget{struct_d_w_t___type_aef6d91fd3df2a013546764fe0e4ad7a8}{uint32\-\_\-t {\bfseries R\-E\-S\-E\-R\-V\-E\-D0} \mbox{[}1\-U\mbox{]}}\label{struct_d_w_t___type_aef6d91fd3df2a013546764fe0e4ad7a8}

\item 
\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t \hyperlink{struct_d_w_t___type_a38714af6b7fa7c64d68f5e1efbe7a931}{C\-O\-M\-P1}
\item 
\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t \hyperlink{struct_d_w_t___type_aabf94936c9340e62fed836dcfb152405}{M\-A\-S\-K1}
\item 
\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t \hyperlink{struct_d_w_t___type_a8dfcf25675f9606aa305c46e85182e4e}{F\-U\-N\-C\-T\-I\-O\-N1}
\item 
\hypertarget{struct_d_w_t___type_af4ad5239d7d9b1990005f75464754594}{uint32\-\_\-t {\bfseries R\-E\-S\-E\-R\-V\-E\-D1} \mbox{[}1\-U\mbox{]}}\label{struct_d_w_t___type_af4ad5239d7d9b1990005f75464754594}

\item 
\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t \hyperlink{struct_d_w_t___type_a5ae6dde39989f27bae90afc2347deb46}{C\-O\-M\-P2}
\item 
\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t \hyperlink{struct_d_w_t___type_a00ac4d830dfe0070a656cda9baed170f}{M\-A\-S\-K2}
\item 
\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t \hyperlink{struct_d_w_t___type_ab1b60d6600c38abae515bab8e86a188f}{F\-U\-N\-C\-T\-I\-O\-N2}
\item 
\hypertarget{struct_d_w_t___type_a61fdbdfbc267bb6ae3b5cff18f406f2f}{uint32\-\_\-t {\bfseries R\-E\-S\-E\-R\-V\-E\-D2} \mbox{[}1\-U\mbox{]}}\label{struct_d_w_t___type_a61fdbdfbc267bb6ae3b5cff18f406f2f}

\item 
\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t \hyperlink{struct_d_w_t___type_a85eb73d1848ac3f82d39d6c3e8910847}{C\-O\-M\-P3}
\item 
\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t \hyperlink{struct_d_w_t___type_a2a509d8505c37a3b64f6b24993df5f3f}{M\-A\-S\-K3}
\item 
\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t \hyperlink{struct_d_w_t___type_a52d4ff278fae6f9216c63b74ce328841}{F\-U\-N\-C\-T\-I\-O\-N3}
\item 
\hypertarget{struct_d_w_t___type_a668febfad1bc5035263c1115af6b4879}{uint32\-\_\-t {\bfseries R\-E\-S\-E\-R\-V\-E\-D3} \mbox{[}981\-U\mbox{]}}\label{struct_d_w_t___type_a668febfad1bc5035263c1115af6b4879}

\item 
\-\_\-\-\_\-\-O\-M uint32\-\_\-t \hyperlink{struct_d_w_t___type_a4b8037802a3b25e367f0977d86f754ad}{L\-A\-R}
\item 
\-\_\-\-\_\-\-I\-M uint32\-\_\-t \hyperlink{struct_d_w_t___type_a4281befcc19ee69afdd50801cb1c9bcf}{L\-S\-R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Structure type to access the Data Watchpoint and Trace Register (D\-W\-T). 

\subsection{Member Data Documentation}
\hypertarget{struct_d_w_t___type_a61c2965af5bc0643f9af65620b0e67c9}{\index{D\-W\-T\-\_\-\-Type@{D\-W\-T\-\_\-\-Type}!C\-O\-M\-P0@{C\-O\-M\-P0}}
\index{C\-O\-M\-P0@{C\-O\-M\-P0}!DWT_Type@{D\-W\-T\-\_\-\-Type}}
\subsubsection[{C\-O\-M\-P0}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t D\-W\-T\-\_\-\-Type\-::\-C\-O\-M\-P0}}\label{struct_d_w_t___type_a61c2965af5bc0643f9af65620b0e67c9}
Offset\-: 0x020 (R/\-W) Comparator Register 0 \hypertarget{struct_d_w_t___type_a38714af6b7fa7c64d68f5e1efbe7a931}{\index{D\-W\-T\-\_\-\-Type@{D\-W\-T\-\_\-\-Type}!C\-O\-M\-P1@{C\-O\-M\-P1}}
\index{C\-O\-M\-P1@{C\-O\-M\-P1}!DWT_Type@{D\-W\-T\-\_\-\-Type}}
\subsubsection[{C\-O\-M\-P1}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t D\-W\-T\-\_\-\-Type\-::\-C\-O\-M\-P1}}\label{struct_d_w_t___type_a38714af6b7fa7c64d68f5e1efbe7a931}
Offset\-: 0x030 (R/\-W) Comparator Register 1 \hypertarget{struct_d_w_t___type_a5ae6dde39989f27bae90afc2347deb46}{\index{D\-W\-T\-\_\-\-Type@{D\-W\-T\-\_\-\-Type}!C\-O\-M\-P2@{C\-O\-M\-P2}}
\index{C\-O\-M\-P2@{C\-O\-M\-P2}!DWT_Type@{D\-W\-T\-\_\-\-Type}}
\subsubsection[{C\-O\-M\-P2}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t D\-W\-T\-\_\-\-Type\-::\-C\-O\-M\-P2}}\label{struct_d_w_t___type_a5ae6dde39989f27bae90afc2347deb46}
Offset\-: 0x040 (R/\-W) Comparator Register 2 \hypertarget{struct_d_w_t___type_a85eb73d1848ac3f82d39d6c3e8910847}{\index{D\-W\-T\-\_\-\-Type@{D\-W\-T\-\_\-\-Type}!C\-O\-M\-P3@{C\-O\-M\-P3}}
\index{C\-O\-M\-P3@{C\-O\-M\-P3}!DWT_Type@{D\-W\-T\-\_\-\-Type}}
\subsubsection[{C\-O\-M\-P3}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t D\-W\-T\-\_\-\-Type\-::\-C\-O\-M\-P3}}\label{struct_d_w_t___type_a85eb73d1848ac3f82d39d6c3e8910847}
Offset\-: 0x050 (R/\-W) Comparator Register 3 \hypertarget{struct_d_w_t___type_a2c08096c82abe245c0fa97badc458154}{\index{D\-W\-T\-\_\-\-Type@{D\-W\-T\-\_\-\-Type}!C\-P\-I\-C\-N\-T@{C\-P\-I\-C\-N\-T}}
\index{C\-P\-I\-C\-N\-T@{C\-P\-I\-C\-N\-T}!DWT_Type@{D\-W\-T\-\_\-\-Type}}
\subsubsection[{C\-P\-I\-C\-N\-T}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t D\-W\-T\-\_\-\-Type\-::\-C\-P\-I\-C\-N\-T}}\label{struct_d_w_t___type_a2c08096c82abe245c0fa97badc458154}
Offset\-: 0x008 (R/\-W) C\-P\-I Count Register \hypertarget{struct_d_w_t___type_add790c53410023b3b581919bb681fe2a}{\index{D\-W\-T\-\_\-\-Type@{D\-W\-T\-\_\-\-Type}!C\-T\-R\-L@{C\-T\-R\-L}}
\index{C\-T\-R\-L@{C\-T\-R\-L}!DWT_Type@{D\-W\-T\-\_\-\-Type}}
\subsubsection[{C\-T\-R\-L}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t D\-W\-T\-\_\-\-Type\-::\-C\-T\-R\-L}}\label{struct_d_w_t___type_add790c53410023b3b581919bb681fe2a}
Offset\-: 0x000 (R/\-W) Control Register \hypertarget{struct_d_w_t___type_a102eaa529d9098242851cb57c52b42d9}{\index{D\-W\-T\-\_\-\-Type@{D\-W\-T\-\_\-\-Type}!C\-Y\-C\-C\-N\-T@{C\-Y\-C\-C\-N\-T}}
\index{C\-Y\-C\-C\-N\-T@{C\-Y\-C\-C\-N\-T}!DWT_Type@{D\-W\-T\-\_\-\-Type}}
\subsubsection[{C\-Y\-C\-C\-N\-T}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t D\-W\-T\-\_\-\-Type\-::\-C\-Y\-C\-C\-N\-T}}\label{struct_d_w_t___type_a102eaa529d9098242851cb57c52b42d9}
Offset\-: 0x004 (R/\-W) Cycle Count Register \hypertarget{struct_d_w_t___type_a9fe20c16c5167ca61486caf6832686d1}{\index{D\-W\-T\-\_\-\-Type@{D\-W\-T\-\_\-\-Type}!E\-X\-C\-C\-N\-T@{E\-X\-C\-C\-N\-T}}
\index{E\-X\-C\-C\-N\-T@{E\-X\-C\-C\-N\-T}!DWT_Type@{D\-W\-T\-\_\-\-Type}}
\subsubsection[{E\-X\-C\-C\-N\-T}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t D\-W\-T\-\_\-\-Type\-::\-E\-X\-C\-C\-N\-T}}\label{struct_d_w_t___type_a9fe20c16c5167ca61486caf6832686d1}
Offset\-: 0x00\-C (R/\-W) Exception Overhead Count Register \hypertarget{struct_d_w_t___type_a1cfc48384ebd8fd8fb7e5d955aae6c97}{\index{D\-W\-T\-\_\-\-Type@{D\-W\-T\-\_\-\-Type}!F\-O\-L\-D\-C\-N\-T@{F\-O\-L\-D\-C\-N\-T}}
\index{F\-O\-L\-D\-C\-N\-T@{F\-O\-L\-D\-C\-N\-T}!DWT_Type@{D\-W\-T\-\_\-\-Type}}
\subsubsection[{F\-O\-L\-D\-C\-N\-T}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t D\-W\-T\-\_\-\-Type\-::\-F\-O\-L\-D\-C\-N\-T}}\label{struct_d_w_t___type_a1cfc48384ebd8fd8fb7e5d955aae6c97}
Offset\-: 0x018 (R/\-W) Folded-\/instruction Count Register \hypertarget{struct_d_w_t___type_a579ae082f58a0317b7ef029b20f52889}{\index{D\-W\-T\-\_\-\-Type@{D\-W\-T\-\_\-\-Type}!F\-U\-N\-C\-T\-I\-O\-N0@{F\-U\-N\-C\-T\-I\-O\-N0}}
\index{F\-U\-N\-C\-T\-I\-O\-N0@{F\-U\-N\-C\-T\-I\-O\-N0}!DWT_Type@{D\-W\-T\-\_\-\-Type}}
\subsubsection[{F\-U\-N\-C\-T\-I\-O\-N0}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t D\-W\-T\-\_\-\-Type\-::\-F\-U\-N\-C\-T\-I\-O\-N0}}\label{struct_d_w_t___type_a579ae082f58a0317b7ef029b20f52889}
Offset\-: 0x028 (R/\-W) Function Register 0 \hypertarget{struct_d_w_t___type_a8dfcf25675f9606aa305c46e85182e4e}{\index{D\-W\-T\-\_\-\-Type@{D\-W\-T\-\_\-\-Type}!F\-U\-N\-C\-T\-I\-O\-N1@{F\-U\-N\-C\-T\-I\-O\-N1}}
\index{F\-U\-N\-C\-T\-I\-O\-N1@{F\-U\-N\-C\-T\-I\-O\-N1}!DWT_Type@{D\-W\-T\-\_\-\-Type}}
\subsubsection[{F\-U\-N\-C\-T\-I\-O\-N1}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t D\-W\-T\-\_\-\-Type\-::\-F\-U\-N\-C\-T\-I\-O\-N1}}\label{struct_d_w_t___type_a8dfcf25675f9606aa305c46e85182e4e}
Offset\-: 0x038 (R/\-W) Function Register 1 \hypertarget{struct_d_w_t___type_ab1b60d6600c38abae515bab8e86a188f}{\index{D\-W\-T\-\_\-\-Type@{D\-W\-T\-\_\-\-Type}!F\-U\-N\-C\-T\-I\-O\-N2@{F\-U\-N\-C\-T\-I\-O\-N2}}
\index{F\-U\-N\-C\-T\-I\-O\-N2@{F\-U\-N\-C\-T\-I\-O\-N2}!DWT_Type@{D\-W\-T\-\_\-\-Type}}
\subsubsection[{F\-U\-N\-C\-T\-I\-O\-N2}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t D\-W\-T\-\_\-\-Type\-::\-F\-U\-N\-C\-T\-I\-O\-N2}}\label{struct_d_w_t___type_ab1b60d6600c38abae515bab8e86a188f}
Offset\-: 0x048 (R/\-W) Function Register 2 \hypertarget{struct_d_w_t___type_a52d4ff278fae6f9216c63b74ce328841}{\index{D\-W\-T\-\_\-\-Type@{D\-W\-T\-\_\-\-Type}!F\-U\-N\-C\-T\-I\-O\-N3@{F\-U\-N\-C\-T\-I\-O\-N3}}
\index{F\-U\-N\-C\-T\-I\-O\-N3@{F\-U\-N\-C\-T\-I\-O\-N3}!DWT_Type@{D\-W\-T\-\_\-\-Type}}
\subsubsection[{F\-U\-N\-C\-T\-I\-O\-N3}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t D\-W\-T\-\_\-\-Type\-::\-F\-U\-N\-C\-T\-I\-O\-N3}}\label{struct_d_w_t___type_a52d4ff278fae6f9216c63b74ce328841}
Offset\-: 0x058 (R/\-W) Function Register 3 \hypertarget{struct_d_w_t___type_a4b8037802a3b25e367f0977d86f754ad}{\index{D\-W\-T\-\_\-\-Type@{D\-W\-T\-\_\-\-Type}!L\-A\-R@{L\-A\-R}}
\index{L\-A\-R@{L\-A\-R}!DWT_Type@{D\-W\-T\-\_\-\-Type}}
\subsubsection[{L\-A\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-O\-M uint32\-\_\-t D\-W\-T\-\_\-\-Type\-::\-L\-A\-R}}\label{struct_d_w_t___type_a4b8037802a3b25e367f0977d86f754ad}
Offset\-: 0x\-F\-B0 ( W) Lock Access Register \hypertarget{struct_d_w_t___type_a4281befcc19ee69afdd50801cb1c9bcf}{\index{D\-W\-T\-\_\-\-Type@{D\-W\-T\-\_\-\-Type}!L\-S\-R@{L\-S\-R}}
\index{L\-S\-R@{L\-S\-R}!DWT_Type@{D\-W\-T\-\_\-\-Type}}
\subsubsection[{L\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-M uint32\-\_\-t D\-W\-T\-\_\-\-Type\-::\-L\-S\-R}}\label{struct_d_w_t___type_a4281befcc19ee69afdd50801cb1c9bcf}
Offset\-: 0x\-F\-B4 (R ) Lock Status Register \hypertarget{struct_d_w_t___type_acc05d89bdb1b4fe2fa499920ec02d0b1}{\index{D\-W\-T\-\_\-\-Type@{D\-W\-T\-\_\-\-Type}!L\-S\-U\-C\-N\-T@{L\-S\-U\-C\-N\-T}}
\index{L\-S\-U\-C\-N\-T@{L\-S\-U\-C\-N\-T}!DWT_Type@{D\-W\-T\-\_\-\-Type}}
\subsubsection[{L\-S\-U\-C\-N\-T}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t D\-W\-T\-\_\-\-Type\-::\-L\-S\-U\-C\-N\-T}}\label{struct_d_w_t___type_acc05d89bdb1b4fe2fa499920ec02d0b1}
Offset\-: 0x014 (R/\-W) L\-S\-U Count Register \hypertarget{struct_d_w_t___type_a821eb5e71f340ec077efc064cfc567db}{\index{D\-W\-T\-\_\-\-Type@{D\-W\-T\-\_\-\-Type}!M\-A\-S\-K0@{M\-A\-S\-K0}}
\index{M\-A\-S\-K0@{M\-A\-S\-K0}!DWT_Type@{D\-W\-T\-\_\-\-Type}}
\subsubsection[{M\-A\-S\-K0}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t D\-W\-T\-\_\-\-Type\-::\-M\-A\-S\-K0}}\label{struct_d_w_t___type_a821eb5e71f340ec077efc064cfc567db}
Offset\-: 0x024 (R/\-W) Mask Register 0 \hypertarget{struct_d_w_t___type_aabf94936c9340e62fed836dcfb152405}{\index{D\-W\-T\-\_\-\-Type@{D\-W\-T\-\_\-\-Type}!M\-A\-S\-K1@{M\-A\-S\-K1}}
\index{M\-A\-S\-K1@{M\-A\-S\-K1}!DWT_Type@{D\-W\-T\-\_\-\-Type}}
\subsubsection[{M\-A\-S\-K1}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t D\-W\-T\-\_\-\-Type\-::\-M\-A\-S\-K1}}\label{struct_d_w_t___type_aabf94936c9340e62fed836dcfb152405}
Offset\-: 0x034 (R/\-W) Mask Register 1 \hypertarget{struct_d_w_t___type_a00ac4d830dfe0070a656cda9baed170f}{\index{D\-W\-T\-\_\-\-Type@{D\-W\-T\-\_\-\-Type}!M\-A\-S\-K2@{M\-A\-S\-K2}}
\index{M\-A\-S\-K2@{M\-A\-S\-K2}!DWT_Type@{D\-W\-T\-\_\-\-Type}}
\subsubsection[{M\-A\-S\-K2}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t D\-W\-T\-\_\-\-Type\-::\-M\-A\-S\-K2}}\label{struct_d_w_t___type_a00ac4d830dfe0070a656cda9baed170f}
Offset\-: 0x044 (R/\-W) Mask Register 2 \hypertarget{struct_d_w_t___type_a2a509d8505c37a3b64f6b24993df5f3f}{\index{D\-W\-T\-\_\-\-Type@{D\-W\-T\-\_\-\-Type}!M\-A\-S\-K3@{M\-A\-S\-K3}}
\index{M\-A\-S\-K3@{M\-A\-S\-K3}!DWT_Type@{D\-W\-T\-\_\-\-Type}}
\subsubsection[{M\-A\-S\-K3}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t D\-W\-T\-\_\-\-Type\-::\-M\-A\-S\-K3}}\label{struct_d_w_t___type_a2a509d8505c37a3b64f6b24993df5f3f}
Offset\-: 0x054 (R/\-W) Mask Register 3 \hypertarget{struct_d_w_t___type_a6353ca1d1ad9bc1be05d3b5632960113}{\index{D\-W\-T\-\_\-\-Type@{D\-W\-T\-\_\-\-Type}!P\-C\-S\-R@{P\-C\-S\-R}}
\index{P\-C\-S\-R@{P\-C\-S\-R}!DWT_Type@{D\-W\-T\-\_\-\-Type}}
\subsubsection[{P\-C\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-M uint32\-\_\-t D\-W\-T\-\_\-\-Type\-::\-P\-C\-S\-R}}\label{struct_d_w_t___type_a6353ca1d1ad9bc1be05d3b5632960113}
Offset\-: 0x01\-C (R/ ) Program Counter Sample Register \hypertarget{struct_d_w_t___type_a416a54e2084ce66e5ca74f152a5ecc70}{\index{D\-W\-T\-\_\-\-Type@{D\-W\-T\-\_\-\-Type}!S\-L\-E\-E\-P\-C\-N\-T@{S\-L\-E\-E\-P\-C\-N\-T}}
\index{S\-L\-E\-E\-P\-C\-N\-T@{S\-L\-E\-E\-P\-C\-N\-T}!DWT_Type@{D\-W\-T\-\_\-\-Type}}
\subsubsection[{S\-L\-E\-E\-P\-C\-N\-T}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O\-M uint32\-\_\-t D\-W\-T\-\_\-\-Type\-::\-S\-L\-E\-E\-P\-C\-N\-T}}\label{struct_d_w_t___type_a416a54e2084ce66e5ca74f152a5ecc70}
Offset\-: 0x010 (R/\-W) Sleep Count Register 

The documentation for this struct was generated from the following files\-:\begin{DoxyCompactItemize}
\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Include/\hyperlink{core__cm3_8h}{core\-\_\-cm3.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Include/\hyperlink{core__cm4_8h}{core\-\_\-cm4.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Include/\hyperlink{core__cm7_8h}{core\-\_\-cm7.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Include/\hyperlink{core__sc300_8h}{core\-\_\-sc300.\-h}\end{DoxyCompactItemize}
