#VCU118 Xilinx 

#board part0 pins defined in
#Vivado/2017.3/data/boards/board_files/vc707/1.3/part0_pins.xml


#DDR
#250 MHZ clk
set_property PACKAGE_PIN E12        [get_ports "ddr_c0_sys_clk_p"]
set_property IOSTANDARD DIFF_SSTL12 [get_ports "ddr_c0_sys_clk_p"]
set_property PACKAGE_PIN D12        [get_ports "ddr_c0_sys_clk_n"]
set_property IOSTANDARD DIFF_SSTL12 [get_ports "ddr_c0_sys_clk_n"]

set_property PACKAGE_PIN E13      [get_ports "ddr_c0_ddr4_act_n"]
set_property PACKAGE_PIN D14      [get_ports "ddr_c0_ddr4_adr[0]"]
set_property PACKAGE_PIN C12      [get_ports "ddr_c0_ddr4_adr[10]"]
set_property PACKAGE_PIN B13      [get_ports "ddr_c0_ddr4_adr[11]"]
set_property PACKAGE_PIN C13      [get_ports "ddr_c0_ddr4_adr[12]"]
set_property PACKAGE_PIN D15      [get_ports "ddr_c0_ddr4_adr[13]"]
set_property PACKAGE_PIN H14      [get_ports "ddr_c0_ddr4_adr[14]"]
set_property PACKAGE_PIN H15      [get_ports "ddr_c0_ddr4_adr[15]"]
set_property PACKAGE_PIN F15      [get_ports "ddr_c0_ddr4_adr[16]"]
set_property PACKAGE_PIN B15      [get_ports "ddr_c0_ddr4_adr[1]"]
set_property PACKAGE_PIN B16      [get_ports "ddr_c0_ddr4_adr[2]"]
set_property PACKAGE_PIN C14      [get_ports "ddr_c0_ddr4_adr[3]"]
set_property PACKAGE_PIN C15      [get_ports "ddr_c0_ddr4_adr[4]"]
set_property PACKAGE_PIN A13      [get_ports "ddr_c0_ddr4_adr[5]"]
set_property PACKAGE_PIN A14      [get_ports "ddr_c0_ddr4_adr[6]"]
set_property PACKAGE_PIN A15      [get_ports "ddr_c0_ddr4_adr[7]"]
set_property PACKAGE_PIN A16      [get_ports "ddr_c0_ddr4_adr[8]"]
set_property PACKAGE_PIN B12      [get_ports "ddr_c0_ddr4_adr[9]"]
set_property PACKAGE_PIN G15      [get_ports "ddr_c0_ddr4_ba[0]"]
set_property PACKAGE_PIN G13      [get_ports "ddr_c0_ddr4_ba[1]"]
set_property PACKAGE_PIN H13      [get_ports "ddr_c0_ddr4_bg"]
set_property PACKAGE_PIN E14      [get_ports "ddr_c0_ddr4_ck_c"]
set_property PACKAGE_PIN F14      [get_ports "ddr_c0_ddr4_ck_t"]
set_property PACKAGE_PIN A10      [get_ports "ddr_c0_ddr4_cke"]
set_property PACKAGE_PIN F13      [get_ports "ddr_c0_ddr4_cs_n"]
set_property PACKAGE_PIN G11      [get_ports "ddr_c0_ddr4_dm_dbi_n[0]"]
set_property PACKAGE_PIN R18      [get_ports "ddr_c0_ddr4_dm_dbi_n[1]"]
set_property PACKAGE_PIN K17      [get_ports "ddr_c0_ddr4_dm_dbi_n[2]"]
set_property PACKAGE_PIN G18      [get_ports "ddr_c0_ddr4_dm_dbi_n[3]"]
set_property PACKAGE_PIN B18      [get_ports "ddr_c0_ddr4_dm_dbi_n[4]"]
set_property PACKAGE_PIN P20      [get_ports "ddr_c0_ddr4_dm_dbi_n[5]"]
set_property PACKAGE_PIN L23      [get_ports "ddr_c0_ddr4_dm_dbi_n[6]"]
set_property PACKAGE_PIN G22      [get_ports "ddr_c0_ddr4_dm_dbi_n[7]"]
set_property PACKAGE_PIN E24      [get_ports "ddr_c0_ddr4_dm_dbi_n[8]"]
set_property PACKAGE_PIN C9       [get_ports "ddr_c0_ddr4_dm_dbi_n[9]"]
set_property PACKAGE_PIN F11      [get_ports "ddr_c0_ddr4_dq[0]"]
set_property PACKAGE_PIN M18      [get_ports "ddr_c0_ddr4_dq[10]"]
set_property PACKAGE_PIN M17      [get_ports "ddr_c0_ddr4_dq[11]"]
set_property PACKAGE_PIN N19      [get_ports "ddr_c0_ddr4_dq[12]"]
set_property PACKAGE_PIN N18      [get_ports "ddr_c0_ddr4_dq[13]"]
set_property PACKAGE_PIN N17      [get_ports "ddr_c0_ddr4_dq[14]"]
set_property PACKAGE_PIN M16      [get_ports "ddr_c0_ddr4_dq[15]"]
set_property PACKAGE_PIN L16      [get_ports "ddr_c0_ddr4_dq[16]"]
set_property PACKAGE_PIN K16      [get_ports "ddr_c0_ddr4_dq[17]"]
set_property PACKAGE_PIN L18      [get_ports "ddr_c0_ddr4_dq[18]"]
set_property PACKAGE_PIN K18      [get_ports "ddr_c0_ddr4_dq[19]"]
set_property PACKAGE_PIN E11      [get_ports "ddr_c0_ddr4_dq[1]"]
set_property PACKAGE_PIN J17      [get_ports "ddr_c0_ddr4_dq[20]"]
set_property PACKAGE_PIN H17      [get_ports "ddr_c0_ddr4_dq[21]"]
set_property PACKAGE_PIN H19      [get_ports "ddr_c0_ddr4_dq[22]"]
set_property PACKAGE_PIN H18      [get_ports "ddr_c0_ddr4_dq[23]"]
set_property PACKAGE_PIN F19      [get_ports "ddr_c0_ddr4_dq[24]"]
set_property PACKAGE_PIN F18      [get_ports "ddr_c0_ddr4_dq[25]"]
set_property PACKAGE_PIN E19      [get_ports "ddr_c0_ddr4_dq[26]"]
set_property PACKAGE_PIN E18      [get_ports "ddr_c0_ddr4_dq[27]"]
set_property PACKAGE_PIN G20      [get_ports "ddr_c0_ddr4_dq[28]"]
set_property PACKAGE_PIN F20      [get_ports "ddr_c0_ddr4_dq[29]"]
set_property PACKAGE_PIN F10      [get_ports "ddr_c0_ddr4_dq[2]"]
set_property PACKAGE_PIN E17      [get_ports "ddr_c0_ddr4_dq[30]"]
set_property PACKAGE_PIN D16      [get_ports "ddr_c0_ddr4_dq[31]"]
set_property PACKAGE_PIN D17      [get_ports "ddr_c0_ddr4_dq[32]"]
set_property PACKAGE_PIN C17      [get_ports "ddr_c0_ddr4_dq[33]"]
set_property PACKAGE_PIN C19      [get_ports "ddr_c0_ddr4_dq[34]"]
set_property PACKAGE_PIN C18      [get_ports "ddr_c0_ddr4_dq[35]"]
set_property PACKAGE_PIN D20      [get_ports "ddr_c0_ddr4_dq[36]"]
set_property PACKAGE_PIN D19      [get_ports "ddr_c0_ddr4_dq[37]"]
set_property PACKAGE_PIN C20      [get_ports "ddr_c0_ddr4_dq[38]"]
set_property PACKAGE_PIN B20      [get_ports "ddr_c0_ddr4_dq[39]"]
set_property PACKAGE_PIN F9       [get_ports "ddr_c0_ddr4_dq[3]"]
set_property PACKAGE_PIN N23      [get_ports "ddr_c0_ddr4_dq[40]"]
set_property PACKAGE_PIN M23      [get_ports "ddr_c0_ddr4_dq[41]"]
set_property PACKAGE_PIN R21      [get_ports "ddr_c0_ddr4_dq[42]"]
set_property PACKAGE_PIN P21      [get_ports "ddr_c0_ddr4_dq[43]"]
set_property PACKAGE_PIN R22      [get_ports "ddr_c0_ddr4_dq[44]"]
set_property PACKAGE_PIN P22      [get_ports "ddr_c0_ddr4_dq[45]"]
set_property PACKAGE_PIN T23      [get_ports "ddr_c0_ddr4_dq[46]"]
set_property PACKAGE_PIN R23      [get_ports "ddr_c0_ddr4_dq[47]"]
set_property PACKAGE_PIN K24      [get_ports "ddr_c0_ddr4_dq[48]"]
set_property PACKAGE_PIN J24      [get_ports "ddr_c0_ddr4_dq[49]"]
set_property PACKAGE_PIN H12      [get_ports "ddr_c0_ddr4_dq[4]"]
set_property PACKAGE_PIN M21      [get_ports "ddr_c0_ddr4_dq[50]"]
set_property PACKAGE_PIN L21      [get_ports "ddr_c0_ddr4_dq[51]"]
set_property PACKAGE_PIN K21      [get_ports "ddr_c0_ddr4_dq[52]"]
set_property PACKAGE_PIN J21      [get_ports "ddr_c0_ddr4_dq[53]"]
set_property PACKAGE_PIN K22      [get_ports "ddr_c0_ddr4_dq[54]"]
set_property PACKAGE_PIN J22      [get_ports "ddr_c0_ddr4_dq[55]"]
set_property PACKAGE_PIN H23      [get_ports "ddr_c0_ddr4_dq[56]"]
set_property PACKAGE_PIN H22      [get_ports "ddr_c0_ddr4_dq[57]"]
set_property PACKAGE_PIN E23      [get_ports "ddr_c0_ddr4_dq[58]"]
set_property PACKAGE_PIN E22      [get_ports "ddr_c0_ddr4_dq[59]"]
set_property PACKAGE_PIN G12      [get_ports "ddr_c0_ddr4_dq[5]"]
set_property PACKAGE_PIN F21      [get_ports "ddr_c0_ddr4_dq[60]"]
set_property PACKAGE_PIN E21      [get_ports "ddr_c0_ddr4_dq[61]"]
set_property PACKAGE_PIN F24      [get_ports "ddr_c0_ddr4_dq[62]"]
set_property PACKAGE_PIN F23      [get_ports "ddr_c0_ddr4_dq[63]"]
set_property PACKAGE_PIN A24      [get_ports "ddr_c0_ddr4_dq[64]"]
set_property PACKAGE_PIN A23      [get_ports "ddr_c0_ddr4_dq[65]"]
set_property PACKAGE_PIN C24      [get_ports "ddr_c0_ddr4_dq[66]"]
set_property PACKAGE_PIN C23      [get_ports "ddr_c0_ddr4_dq[67]"]
set_property PACKAGE_PIN B23      [get_ports "ddr_c0_ddr4_dq[68]"]
set_property PACKAGE_PIN B22      [get_ports "ddr_c0_ddr4_dq[69]"]
set_property PACKAGE_PIN E9       [get_ports "ddr_c0_ddr4_dq[6]"]
set_property PACKAGE_PIN B21      [get_ports "ddr_c0_ddr4_dq[70]"]
set_property PACKAGE_PIN A21      [get_ports "ddr_c0_ddr4_dq[71]"]
set_property PACKAGE_PIN D7       [get_ports "ddr_c0_ddr4_dq[72]"]
set_property PACKAGE_PIN C7       [get_ports "ddr_c0_ddr4_dq[73]"]
set_property PACKAGE_PIN B8       [get_ports "ddr_c0_ddr4_dq[74]"]
set_property PACKAGE_PIN B7       [get_ports "ddr_c0_ddr4_dq[75]"]
set_property PACKAGE_PIN C10      [get_ports "ddr_c0_ddr4_dq[76]"]
set_property PACKAGE_PIN B10      [get_ports "ddr_c0_ddr4_dq[77]"]
set_property PACKAGE_PIN B11      [get_ports "ddr_c0_ddr4_dq[78]"]
set_property PACKAGE_PIN A11      [get_ports "ddr_c0_ddr4_dq[79]"]
set_property PACKAGE_PIN D9       [get_ports "ddr_c0_ddr4_dq[7]"]
set_property PACKAGE_PIN R19      [get_ports "ddr_c0_ddr4_dq[8]"]
set_property PACKAGE_PIN P19      [get_ports "ddr_c0_ddr4_dq[9]"]
set_property PACKAGE_PIN D10      [get_ports "ddr_c0_ddr4_dqs_c[0]"]
set_property PACKAGE_PIN P16      [get_ports "ddr_c0_ddr4_dqs_c[1]"]
set_property PACKAGE_PIN J19      [get_ports "ddr_c0_ddr4_dqs_c[2]"]
set_property PACKAGE_PIN E16      [get_ports "ddr_c0_ddr4_dqs_c[3]"]
set_property PACKAGE_PIN A18      [get_ports "ddr_c0_ddr4_dqs_c[4]"]
set_property PACKAGE_PIN M22      [get_ports "ddr_c0_ddr4_dqs_c[5]"]
set_property PACKAGE_PIN L20      [get_ports "ddr_c0_ddr4_dqs_c[6]"]
set_property PACKAGE_PIN G23      [get_ports "ddr_c0_ddr4_dqs_c[7]"]
set_property PACKAGE_PIN C22      [get_ports "ddr_c0_ddr4_dqs_c[8]"]
set_property PACKAGE_PIN A8       [get_ports "ddr_c0_ddr4_dqs_c[9]"]
set_property PACKAGE_PIN D11      [get_ports "ddr_c0_ddr4_dqs_t[0]"]
set_property PACKAGE_PIN P17      [get_ports "ddr_c0_ddr4_dqs_t[1]"]
set_property PACKAGE_PIN K19      [get_ports "ddr_c0_ddr4_dqs_t[2]"]
set_property PACKAGE_PIN F16      [get_ports "ddr_c0_ddr4_dqs_t[3]"]
set_property PACKAGE_PIN A19      [get_ports "ddr_c0_ddr4_dqs_t[4]"]
set_property PACKAGE_PIN N22      [get_ports "ddr_c0_ddr4_dqs_t[5]"]
set_property PACKAGE_PIN M20      [get_ports "ddr_c0_ddr4_dqs_t[6]"]
set_property PACKAGE_PIN H24      [get_ports "ddr_c0_ddr4_dqs_t[7]"]
set_property PACKAGE_PIN D22      [get_ports "ddr_c0_ddr4_dqs_t[8]"]
set_property PACKAGE_PIN A9       [get_ports "ddr_c0_ddr4_dqs_t[9]"]
set_property PACKAGE_PIN C8       [get_ports "ddr_c0_ddr4_odt"]
set_property PACKAGE_PIN N20      [get_ports "ddr_c0_ddr4_reset_n"]

#300 MHz
#BOARD_PIN
#set_property BOARD_PIN {sysclk1_300_p} [get_ports sys_diff_clock_clk_p]
#set_property BOARD_PIN {sysclk1_300_n} [get_ports sys_diff_clock_clk_n]
#No BOARD_PIN
set_property -dict { PACKAGE_PIN G31  IOSTANDARD DIFF_SSTL12 } [get_ports sys_diff_clock_clk_p]
set_property -dict { PACKAGE_PIN F31  IOSTANDARD DIFF_SSTL12 } [get_ports sys_diff_clock_clk_n]

#250 MHz
#BOARD_PIN
#set_property BOARD_PIN {?} [get_ports sys_diff_clock_250_clk_p]
#set_property BOARD_PIN {?} [get_ports sys_diff_clock_250_clk_n]
#No BOARD_PIN
#set_property -dict { PACKAGE_PIN E12  IOSTANDARD DIFF_SSTL12 } [get_ports sys_diff_clock_250_clk_p]
#set_property -dict { PACKAGE_PIN D12  IOSTANDARD DIFF_SSTL12 } [get_ports sys_diff_clock_250_clk_n]

#reset
#BOARD_PIN
#set_property BOARD_PIN {CPU_RESET} [get_ports reset]
#No BOARD_PIN
set_property -dict { PACKAGE_PIN L19  IOSTANDARD LVCMOS12 } [get_ports reset]

create_clock -name sys_diff_clk -period 3.332 [get_ports sys_diff_clock_clk_p]
set_input_jitter [get_clocks -of_objects [get_ports sys_diff_clock_clk_p]] 0.5

#BOARD_PIN
#set_property BOARD_PIN {GPIO_LED_0_LS} [get_ports led_0]
#set_property BOARD_PIN {GPIO_LED_1_LS} [get_ports led_1]
#set_property BOARD_PIN {GPIO_LED_2_LS} [get_ports led_2]
#set_property BOARD_PIN {GPIO_LED_3_LS} [get_ports led_3]
#set_property BOARD_PIN {GPIO_LED_4_LS} [get_ports led_4]
#set_property BOARD_PIN {GPIO_LED_5_LS} [get_ports led_5]
#set_property BOARD_PIN {GPIO_LED_6_LS} [get_ports led_6]
#set_property BOARD_PIN {GPIO_LED_7_LS} [get_ports led_7]
#No BOARD_PIN
set_property -dict { PACKAGE_PIN AT32  IOSTANDARD LVCMOS12  DRIVE 8 } [get_ports led_0]
set_property -dict { PACKAGE_PIN AV34  IOSTANDARD LVCMOS12  DRIVE 8 } [get_ports led_1]
set_property -dict { PACKAGE_PIN AY30  IOSTANDARD LVCMOS12  DRIVE 8 } [get_ports led_2]
set_property -dict { PACKAGE_PIN BB32  IOSTANDARD LVCMOS12  DRIVE 8 } [get_ports led_3]
set_property -dict { PACKAGE_PIN BF32  IOSTANDARD LVCMOS12  DRIVE 8 } [get_ports led_4]
set_property -dict { PACKAGE_PIN AU37  IOSTANDARD LVCMOS12  DRIVE 8 } [get_ports led_5]
set_property -dict { PACKAGE_PIN AV36  IOSTANDARD LVCMOS12  DRIVE 8 } [get_ports led_6]
set_property -dict { PACKAGE_PIN BA37  IOSTANDARD LVCMOS12  DRIVE 8 } [get_ports led_7]


#BOARD_PIN
#set_property BOARD_PIN {GPIO_SW_C}  [get_ports btn_0]
#set_property BOARD_PIN {GPIO_SW_W}  [get_ports btn_1]
#set_property BOARD_PIN {GPIO_SW_S}  [get_ports btn_2]
#set_property BOARD_PIN {GPIO_SW_E}  [get_ports btn_3]
#set_property BOARD_PIN {GPIO_SW_N}  [get_ports btn_5]
#No BOARD_BIN
set_property -dict { PACKAGE_PIN BD23  IOSTANDARD LVCMOS18} [get_ports btn_0]
set_property -dict { PACKAGE_PIN BF22  IOSTANDARD LVCMOS18} [get_ports btn_1]
set_property -dict { PACKAGE_PIN BE22  IOSTANDARD LVCMOS18} [get_ports btn_2]
set_property -dict { PACKAGE_PIN BE23  IOSTANDARD LVCMOS18} [get_ports btn_3]
set_property -dict { PACKAGE_PIN BB24  IOSTANDARD LVCMOS18} [get_ports btn_4]


#todo was 8 DIP in vc707 now 4
#BOARD_PIN
#set_property BOARD_PIN {GPIO_DIP_SW1} [get_ports sw_0]
#set_property BOARD_PIN {GPIO_DIP_SW2} [get_ports sw_1]
#set_property BOARD_PIN {GPIO_DIP_SW3} [get_ports sw_2]
#set_property BOARD_PIN {GPIO_DIP_SW4} [get_ports sw_3]
#No BOARD_PIN
set_property -dict { PACKAGE_PIN B17  IOSTANDARD LVCMOS12} [get_ports sw_0]
set_property -dict { PACKAGE_PIN G16  IOSTANDARD LVCMOS12} [get_ports sw_1]
set_property -dict { PACKAGE_PIN J16  IOSTANDARD LVCMOS12} [get_ports sw_2]
set_property -dict { PACKAGE_PIN D21  IOSTANDARD LVCMOS12} [get_ports sw_3]

#BOARD_PIN
#set_property BOARD_PIN {USB_UART_RX} [get_ports uart_rx]
#todo was cts_n
#set_property BOARD_PIN {USB_UART_CTS} [get_ports uart_cts] 
#set_property BOARD_PIN {USB_UART_TX} [get_property uart_tx]
#todo was rts_n
#set_property BOARD_PIN {USB_UART_RTS} [get_property uart_rts]
#No BOARD_PIN
set_property -dict { PACKAGE_PIN AW25  IOSTANDARD LVCMOS18} [get_ports uart_rx]
#todo was cts_n
set_property -dict { PACKAGE_PIN BB22  IOSTANDARD LVCMOS18} [get_ports uart_cts]
set_property -dict { PACKAGE_PIN BB21  IOSTANDARD LVCMOS18} [get_ports uart_tx]
#todo was rts_n
set_property -dict { PACKAGE_PIN AY25  IOSTANDARD LVCMOS18} [get_ports uart_rtsn]


# Platform specific constraints
set_property IOB TRUE [get_cells "U500VCU118System/uarts_0/txm/out_reg"]
set_property IOB TRUE [get_cells "uart_rxd_sync/sync_1"]


# PCI Express
# J22 FMCP_HSPC (FMC + HSPC)
set_property PACKAGE_PIN P42 [get_ports {pcie_pci_exp_txp[0]}]
set_property PACKAGE_PIN P43 [get_ports {pcie_pci_exp_txn[0]}]
set_property PACKAGE_PIN U45 [get_ports {pcie_pci_exp_rxp[0]}]
set_property PACKAGE_PIN P46 [get_ports {pcie_pci_exp_rxn[0]}]

set_property PACKAGE_PIN M42 [get_ports {pcie_pci_exp_txp[1]}]
set_property PACKAGE_PIN M43 [get_ports {pcie_pci_exp_txn[1]}]
set_property PACKAGE_PIN R45 [get_ports {pcie_pci_exp_rxp[1]}]
set_property PACKAGE_PIN R46 [get_ports {pcie_pci_exp_rxn[1]}]

set_property PACKAGE_PIN T42 [get_ports {pcie_pci_exp_txp[2]}]
set_property PACKAGE_PIN T43 [get_ports {pcie_pci_exp_txn[2]}]
set_property PACKAGE_PIN W45 [get_ports {pcie_pci_exp_rxp[2]}]
set_property PACKAGE_PIN W46 [get_ports {pcie_pci_exp_rxn[2]}]

set_property PACKAGE_PIN K42 [get_ports {pcie_pci_exp_txp[3]}]
set_property PACKAGE_PIN K43 [get_ports {pcie_pci_exp_txn[3]}]
set_property PACKAGE_PIN N45 [get_ports {pcie_pci_exp_rxp[3]}]
set_property PACKAGE_PIN N46 [get_ports {pcie_pci_exp_rxn[3]}]

#refclk
set_property PACKAGE_PIN V38 [get_ports {pcie_REFCLK_rxp}]
set_property PACKAGE_PIN V39 [get_ports {pcie_REFCLK_rxn}]
create_clock -name pcie_ref_clk -period 10 [get_ports pcie_REFCLK_rxp]
set_input_jitter [get_clocks -of_objects [get_ports pcie_REFCLK_rxp]] 0.5

# PMODs 
# not in part_pins.xml

# PMOD0 Female
# PMOD0_0_LS AY14
# PMOD0_1_LS AY15
# PMOD0_2_LS AW15
# PMOD0_3_LS AV15
# PMOD0_4_LS AV16
# PMOD0_5_LS AU16
# PMOD0_6_LS AT15
# PMOD0_7_LS AT16

# PMOD1 Male
# PMOD1_0_LS N28
# PMOD1_1_LS M30
# PMOD1_2_LS N30
# PMOD1_3_LS P30
# PMOD1_4_LS P29
# PMOD1_5_LS L31
# PMOD1_6_LS M31
# PMOD1_7_LS R29

# todo : SDIO via PMOD correct pins, connected to random pins on PMOD0
set_property -dict { PACKAGE_PIN AY14  IOSTANDARD LVCMOS18  IOB TRUE } [get_ports {sdio_clk}]
set_property -dict { PACKAGE_PIN AY15  IOSTANDARD LVCMOS18  IOB TRUE  PULLUP TRUE } [get_ports {sdio_cmd}]
set_property -dict { PACKAGE_PIN AW15  IOSTANDARD LVCMOS18  IOB TRUE  PULLUP TRUE } [get_ports {sdio_dat[0]}]
set_property -dict { PACKAGE_PIN AV15  IOSTANDARD LVCMOS18  IOB TRUE  PULLUP TRUE } [get_ports {sdio_dat[1]}]
set_property -dict { PACKAGE_PIN AV16  IOSTANDARD LVCMOS18  IOB TRUE  PULLUP TRUE } [get_ports {sdio_dat[2]}]
set_property -dict { PACKAGE_PIN AU16  IOSTANDARD LVCMOS18  IOB TRUE  PULLUP TRUE } [get_ports {sdio_dat[3]}]

# JTAG
# todo connect to J2 FMC HPC1, connected to random pins on PMOD1
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets jtag_TCK_IBUF]
set_property -dict { PACKAGE_PIN N28  IOSTANDARD LVCMOS18  PULLUP TRUE } [get_ports {jtag_TCK}]
set_property -dict { PACKAGE_PIN M30  IOSTANDARD LVCMOS18  PULLUP TRUE } [get_ports {jtag_TMS}]
set_property -dict { PACKAGE_PIN N30  IOSTANDARD LVCMOS18  PULLUP TRUE } [get_ports {jtag_TDI}]
set_property -dict { PACKAGE_PIN P30  IOSTANDARD LVCMOS18  PULLUP TRUE } [get_ports {jtag_TDO}]


set_clock_groups -asynchronous \
  -group [get_clocks -filter {SOURCE=~"U500VCU118System/xilinxvcu118mig_1/*"}] \
  -group [get_clocks -filter {SOURCE=~"U500VCU118System/xilinxvcu118pcie_1/*"}]
  -group [get_clocks -filter {SOURCE=~"vcu118_sys_clock_mmcm0/*"}] \
  -group [get_clocks -filter {SOURCE=~"vcu118_sys_clock_mmcm1/*"}]

