
*** Running vivado
    with args -log KittCar.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source KittCar.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source KittCar.tcl -notrace
Command: link_design -top KittCar -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1651.965 ; gain = 0.000 ; free physical = 4529 ; free virtual = 16067
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/pc-fisso/Downloads/KittCar/KittCar.srcs/constrs_1/new/basys3.xdc]
Finished Parsing XDC File [/home/pc-fisso/Downloads/KittCar/KittCar.srcs/constrs_1/new/basys3.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1799.438 ; gain = 0.000 ; free physical = 4434 ; free virtual = 15972
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1805.375 ; gain = 369.691 ; free physical = 4434 ; free virtual = 15972
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1940.812 ; gain = 135.438 ; free physical = 4428 ; free virtual = 15966

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1bf0ee0f1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2335.820 ; gain = 395.008 ; free physical = 4064 ; free virtual = 15602

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1bf0ee0f1

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2492.758 ; gain = 0.000 ; free physical = 3908 ; free virtual = 15446
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1bf0ee0f1

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2492.758 ; gain = 0.000 ; free physical = 3908 ; free virtual = 15446
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1e66434bd

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2492.758 ; gain = 0.000 ; free physical = 3908 ; free virtual = 15446
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 1e66434bd

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2492.758 ; gain = 0.000 ; free physical = 3908 ; free virtual = 15446
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1e66434bd

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2492.758 ; gain = 0.000 ; free physical = 3908 ; free virtual = 15446
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1e66434bd

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2492.758 ; gain = 0.000 ; free physical = 3908 ; free virtual = 15446
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2492.758 ; gain = 0.000 ; free physical = 3908 ; free virtual = 15446
Ending Logic Optimization Task | Checksum: 1223c5896

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2492.758 ; gain = 0.000 ; free physical = 3908 ; free virtual = 15446

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1223c5896

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2492.758 ; gain = 0.000 ; free physical = 3908 ; free virtual = 15446

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1223c5896

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2492.758 ; gain = 0.000 ; free physical = 3908 ; free virtual = 15446

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2492.758 ; gain = 0.000 ; free physical = 3908 ; free virtual = 15446
Ending Netlist Obfuscation Task | Checksum: 1223c5896

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2492.758 ; gain = 0.000 ; free physical = 3908 ; free virtual = 15446
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2492.758 ; gain = 687.383 ; free physical = 3908 ; free virtual = 15446
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2492.758 ; gain = 0.000 ; free physical = 3908 ; free virtual = 15446
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2524.773 ; gain = 0.000 ; free physical = 3904 ; free virtual = 15443
INFO: [Common 17-1381] The checkpoint '/home/pc-fisso/Downloads/KittCar/KittCar.runs/impl_1/KittCar_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file KittCar_drc_opted.rpt -pb KittCar_drc_opted.pb -rpx KittCar_drc_opted.rpx
Command: report_drc -file KittCar_drc_opted.rpt -pb KittCar_drc_opted.pb -rpx KittCar_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/pc-fisso/Downloads/KittCar/KittCar.runs/impl_1/KittCar_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2632.629 ; gain = 0.000 ; free physical = 3887 ; free virtual = 15426
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10d720dff

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2632.629 ; gain = 0.000 ; free physical = 3887 ; free virtual = 15426
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2632.629 ; gain = 0.000 ; free physical = 3887 ; free virtual = 15426

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 7f14a492

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2632.629 ; gain = 0.000 ; free physical = 3873 ; free virtual = 15411

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 150756009

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2632.629 ; gain = 0.000 ; free physical = 3886 ; free virtual = 15424

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 150756009

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2632.629 ; gain = 0.000 ; free physical = 3885 ; free virtual = 15423
Phase 1 Placer Initialization | Checksum: 150756009

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2632.629 ; gain = 0.000 ; free physical = 3885 ; free virtual = 15423

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 10365c3c9

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2632.629 ; gain = 0.000 ; free physical = 3884 ; free virtual = 15423

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2632.629 ; gain = 0.000 ; free physical = 3873 ; free virtual = 15411

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1289b8494

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2632.629 ; gain = 0.000 ; free physical = 3873 ; free virtual = 15411
Phase 2.2 Global Placement Core | Checksum: bfe25db8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2632.629 ; gain = 0.000 ; free physical = 3872 ; free virtual = 15411
Phase 2 Global Placement | Checksum: bfe25db8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2632.629 ; gain = 0.000 ; free physical = 3872 ; free virtual = 15411

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14ac18cb8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2632.629 ; gain = 0.000 ; free physical = 3872 ; free virtual = 15411

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 149c24c2c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2632.629 ; gain = 0.000 ; free physical = 3872 ; free virtual = 15410

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 10f321a9c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2632.629 ; gain = 0.000 ; free physical = 3872 ; free virtual = 15410

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: fee8ff67

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2632.629 ; gain = 0.000 ; free physical = 3872 ; free virtual = 15410

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 721ccbb7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2632.629 ; gain = 0.000 ; free physical = 3870 ; free virtual = 15408

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 12f5609f9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2632.629 ; gain = 0.000 ; free physical = 3870 ; free virtual = 15408

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 15ffd3130

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2632.629 ; gain = 0.000 ; free physical = 3870 ; free virtual = 15408
Phase 3 Detail Placement | Checksum: 15ffd3130

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2632.629 ; gain = 0.000 ; free physical = 3870 ; free virtual = 15408

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2ae559d4b

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 2ae559d4b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2632.629 ; gain = 0.000 ; free physical = 3870 ; free virtual = 15409
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.878. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 2c799db10

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2632.629 ; gain = 0.000 ; free physical = 3870 ; free virtual = 15409
Phase 4.1 Post Commit Optimization | Checksum: 2c799db10

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2632.629 ; gain = 0.000 ; free physical = 3870 ; free virtual = 15409

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2c799db10

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2632.629 ; gain = 0.000 ; free physical = 3870 ; free virtual = 15409

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2c799db10

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2632.629 ; gain = 0.000 ; free physical = 3870 ; free virtual = 15409

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2632.629 ; gain = 0.000 ; free physical = 3870 ; free virtual = 15409
Phase 4.4 Final Placement Cleanup | Checksum: 214782a20

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2632.629 ; gain = 0.000 ; free physical = 3870 ; free virtual = 15409
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 214782a20

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2632.629 ; gain = 0.000 ; free physical = 3870 ; free virtual = 15409
Ending Placer Task | Checksum: 1293f9678

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2632.629 ; gain = 0.000 ; free physical = 3870 ; free virtual = 15409
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2632.629 ; gain = 0.000 ; free physical = 3879 ; free virtual = 15418
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2632.629 ; gain = 0.000 ; free physical = 3876 ; free virtual = 15415
INFO: [Common 17-1381] The checkpoint '/home/pc-fisso/Downloads/KittCar/KittCar.runs/impl_1/KittCar_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file KittCar_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2632.629 ; gain = 0.000 ; free physical = 3873 ; free virtual = 15412
INFO: [runtcl-4] Executing : report_utilization -file KittCar_utilization_placed.rpt -pb KittCar_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file KittCar_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2632.629 ; gain = 0.000 ; free physical = 3878 ; free virtual = 15417
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: e0541fc8 ConstDB: 0 ShapeSum: 48eb76b0 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1913f6092

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2648.012 ; gain = 0.000 ; free physical = 3769 ; free virtual = 15308
Post Restoration Checksum: NetGraph: f5c010fa NumContArr: 9b7f4f98 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1913f6092

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2648.012 ; gain = 0.000 ; free physical = 3738 ; free virtual = 15276

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1913f6092

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2666.996 ; gain = 18.984 ; free physical = 3705 ; free virtual = 15244

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1913f6092

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2666.996 ; gain = 18.984 ; free physical = 3705 ; free virtual = 15244
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: f59a9784

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2681.020 ; gain = 33.008 ; free physical = 3697 ; free virtual = 15236
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.943  | TNS=0.000  | WHS=-0.089 | THS=-0.782 |

Phase 2 Router Initialization | Checksum: 146ec7bec

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2681.020 ; gain = 33.008 ; free physical = 3697 ; free virtual = 15236

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 149
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 149
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 182378778

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2685.023 ; gain = 37.012 ; free physical = 3696 ; free virtual = 15235

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.263  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1d959efef

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2685.023 ; gain = 37.012 ; free physical = 3696 ; free virtual = 15235
Phase 4 Rip-up And Reroute | Checksum: 1d959efef

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2685.023 ; gain = 37.012 ; free physical = 3696 ; free virtual = 15235

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1d959efef

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2685.023 ; gain = 37.012 ; free physical = 3696 ; free virtual = 15235

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d959efef

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2685.023 ; gain = 37.012 ; free physical = 3696 ; free virtual = 15235
Phase 5 Delay and Skew Optimization | Checksum: 1d959efef

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2685.023 ; gain = 37.012 ; free physical = 3696 ; free virtual = 15235

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: eed39972

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2685.023 ; gain = 37.012 ; free physical = 3696 ; free virtual = 15235
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.356  | TNS=0.000  | WHS=0.213  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: eed39972

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2685.023 ; gain = 37.012 ; free physical = 3696 ; free virtual = 15235
Phase 6 Post Hold Fix | Checksum: eed39972

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2685.023 ; gain = 37.012 ; free physical = 3696 ; free virtual = 15235

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0685641 %
  Global Horizontal Routing Utilization  = 0.097215 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1568337b1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2685.023 ; gain = 37.012 ; free physical = 3696 ; free virtual = 15235

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1568337b1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2687.023 ; gain = 39.012 ; free physical = 3694 ; free virtual = 15232

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 17a8e3329

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2687.023 ; gain = 39.012 ; free physical = 3694 ; free virtual = 15232

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.356  | TNS=0.000  | WHS=0.213  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 17a8e3329

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2687.023 ; gain = 39.012 ; free physical = 3694 ; free virtual = 15232
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2687.023 ; gain = 39.012 ; free physical = 3727 ; free virtual = 15266

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2687.023 ; gain = 54.395 ; free physical = 3727 ; free virtual = 15266
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2687.023 ; gain = 0.000 ; free physical = 3727 ; free virtual = 15266
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2687.023 ; gain = 0.000 ; free physical = 3722 ; free virtual = 15262
INFO: [Common 17-1381] The checkpoint '/home/pc-fisso/Downloads/KittCar/KittCar.runs/impl_1/KittCar_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file KittCar_drc_routed.rpt -pb KittCar_drc_routed.pb -rpx KittCar_drc_routed.rpx
Command: report_drc -file KittCar_drc_routed.rpt -pb KittCar_drc_routed.pb -rpx KittCar_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/pc-fisso/Downloads/KittCar/KittCar.runs/impl_1/KittCar_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file KittCar_methodology_drc_routed.rpt -pb KittCar_methodology_drc_routed.pb -rpx KittCar_methodology_drc_routed.rpx
Command: report_methodology -file KittCar_methodology_drc_routed.rpt -pb KittCar_methodology_drc_routed.pb -rpx KittCar_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/pc-fisso/Downloads/KittCar/KittCar.runs/impl_1/KittCar_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file KittCar_power_routed.rpt -pb KittCar_power_summary_routed.pb -rpx KittCar_power_routed.rpx
Command: report_power -file KittCar_power_routed.rpt -pb KittCar_power_summary_routed.pb -rpx KittCar_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
87 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file KittCar_route_status.rpt -pb KittCar_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file KittCar_timing_summary_routed.rpt -pb KittCar_timing_summary_routed.pb -rpx KittCar_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file KittCar_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file KittCar_clock_utilization_routed.rpt
Command: write_bitstream -force KittCar.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./KittCar.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/pc-fisso/Downloads/KittCar/KittCar.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Mar 27 12:03:30 2020. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
104 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 3025.730 ; gain = 165.383 ; free physical = 3696 ; free virtual = 15237
INFO: [Common 17-206] Exiting Vivado at Fri Mar 27 12:03:30 2020...
