Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Mar  9 08:46:10 2020
| Host         : DESKTOP-ECPARC8 running 64-bit major release  (build 9200)
| Command      : report_methodology -file Top_Level_methodology_drc_routed.rpt -pb Top_Level_methodology_drc_routed.pb -rpx Top_Level_methodology_drc_routed.rpx
| Design       : Top_Level
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 93
+-----------+------------------+------------------------------------------------+------------+
| Rule      | Severity         | Description                                    | Violations |
+-----------+------------------+------------------------------------------------+------------+
| TIMING-6  | Critical Warning | No common primary clock between related clocks | 2          |
| TIMING-8  | Critical Warning | No common period between related clocks        | 2          |
| TIMING-16 | Warning          | Large setup violation                          | 89         |
+-----------+------------------+------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-6#1 Critical Warning
No common primary clock between related clocks  
The clocks clk_out1_clk_wiz_0 and clk_out1_clk_wiz_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_clk_wiz_0] -to [get_clocks clk_out1_clk_wiz_0_1]
Related violations: <none>

TIMING-6#2 Critical Warning
No common primary clock between related clocks  
The clocks clk_out1_clk_wiz_0_1 and clk_out1_clk_wiz_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_clk_wiz_0_1] -to [get_clocks clk_out1_clk_wiz_0]
Related violations: <none>

TIMING-8#1 Critical Warning
No common period between related clocks  
The clocks clk_out1_clk_wiz_0 and clk_out1_clk_wiz_0_1 are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-8#2 Critical Warning
No common period between related clocks  
The clocks clk_out1_clk_wiz_0_1 and clk_out1_clk_wiz_0 are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.640 ns between SPI/FSM_onehot_r_LED_STATE_reg[3]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/FSM_onehot_r_LED_STATE_reg[0]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.775 ns between SPI/FSM_onehot_r_LED_STATE_reg[0]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/FSM_onehot_r_LED_STATE_reg[1]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.787 ns between SPI/FSM_onehot_r_LED_STATE_reg[1]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/FSM_onehot_r_LED_STATE_reg[2]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.904 ns between SPI/FSM_onehot_r_LED_STATE_reg[2]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/FSM_onehot_r_LED_STATE_reg[3]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -2.199 ns between SPI/r_Half_Clk_reg/C (clocked by clk_out1_clk_wiz_0_1) and SPI/r_Half_Clk_reg/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -2.228 ns between SPI/r_Red_Counter_reg[0]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/r_Red_Counter_reg[0]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -2.364 ns between SPI/spi/r_TX_Byte_reg[0]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/spi/o_SPI_MOSI_reg/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -2.406 ns between SPI/r_Red_Counter_reg[1]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/r_Red_Counter_reg[11]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -2.443 ns between SPI/r_Red_Counter_reg[1]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/r_Red_Counter_reg[1]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -2.490 ns between SPI/r_Red_Counter_reg[1]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/r_Red_Counter_reg[10]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -2.529 ns between SPI/r_TX_DV_reg/C (clocked by clk_out1_clk_wiz_0_1) and SPI/spi/o_TX_Ready_reg/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -2.652 ns between SPI/FSM_onehot_r_STATE_reg[1]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/r_TX_Count_reg[4]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -2.660 ns between SPI/spi/r_SPI_Bits_reg[0]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/spi/r_SPI_Bits_reg[1]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -2.677 ns between SPI/spi/r_SPI_Bits_reg[0]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/spi/r_SPI_Bits_reg[0]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -2.775 ns between SPI/r_TX_DV_reg/C (clocked by clk_out1_clk_wiz_0_1) and SPI/spi/r_Current_Edge_reg/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -2.862 ns between SPI/FSM_onehot_r_STATE_reg[1]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/r_TX_Count_reg[3]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -2.865 ns between SPI/FSM_onehot_r_STATE_reg[1]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/r_TX_Count_reg[6]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -2.870 ns between SPI/r_TX_DV_reg/C (clocked by clk_out1_clk_wiz_0_1) and SPI/spi/r_SPI_Bits_reg[3]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -2.878 ns between SPI/r_TX_DV_reg/C (clocked by clk_out1_clk_wiz_0_1) and SPI/spi/r_SPI_Bits_reg[0]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -2.878 ns between SPI/r_TX_DV_reg/C (clocked by clk_out1_clk_wiz_0_1) and SPI/spi/r_SPI_Bits_reg[1]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -2.878 ns between SPI/r_TX_DV_reg/C (clocked by clk_out1_clk_wiz_0_1) and SPI/spi/r_SPI_Bits_reg[2]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -2.878 ns between SPI/r_TX_DV_reg/C (clocked by clk_out1_clk_wiz_0_1) and SPI/spi/r_SPI_Bits_reg[3]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -2.882 ns between SPI/FSM_onehot_r_STATE_reg[1]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/r_TX_Count_reg[2]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -2.884 ns between SPI/r_TX_DV_reg/C (clocked by clk_out1_clk_wiz_0_1) and SPI/spi/r_TX_Byte_reg[0]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -2.914 ns between SPI/r_TX_DV_reg/C (clocked by clk_out1_clk_wiz_0_1) and SPI/spi/r_SPI_Bits_reg[2]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -2.917 ns between SPI/FSM_onehot_r_STATE_reg[1]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/r_TX_Count_reg[0]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -2.931 ns between SPI/r_Red_Counter_reg[1]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/r_Red_Counter_reg[4]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -2.988 ns between SPI/spi/r_SPI_Bits_reg[0]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/spi/o_SPI_MOSI_reg/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -3.016 ns between SPI/r_Red_Counter_reg[13]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/r_Red_reg/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -3.023 ns between SPI/r_Red_Counter_reg[1]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/r_Red_Counter_reg[9]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -3.040 ns between SPI/r_Red_Counter_reg[1]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/r_Red_Counter_reg[5]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -3.061 ns between SPI/r_Half_Clk_reg/C (clocked by clk_out1_clk_wiz_0_1) and SPI/r_Full_Cycle_reg/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -3.072 ns between SPI/r_Red_Counter_reg[1]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/r_Red_Counter_reg[15]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -3.122 ns between SPI/r_Red_Counter_reg[1]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/r_Red_Counter_reg[2]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -3.125 ns between SPI/r_Red_Counter_reg[1]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/r_Red_Counter_reg[3]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -3.143 ns between SPI/r_Red_Counter_reg[1]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/r_Red_Counter_reg[8]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -3.155 ns between SPI/r_Red_Counter_reg[1]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/r_Red_Counter_reg[7]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -3.185 ns between SPI/r_TX_Count_reg[3]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/FSM_onehot_r_STATE_reg[0]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -3.195 ns between SPI/FSM_onehot_r_STATE_reg[1]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/r_TX_Count_reg[1]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -3.285 ns between SPI/r_Red_Counter_reg[1]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/r_Red_Counter_reg[16]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -3.291 ns between SPI/r_Red_Counter_reg[1]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/r_Red_Counter_reg[19]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -3.339 ns between SPI/r_TX_Count_reg[3]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/r_TX_Byte_reg[0]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -3.395 ns between SPI/r_Red_Counter_reg[1]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/r_Red_Counter_reg[6]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -3.404 ns between SPI/r_Red_Counter_reg[1]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/r_Red_Counter_reg[12]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -3.413 ns between SPI/r_TX_Count_reg[3]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/r_TX_DV_reg/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -3.429 ns between SPI/r_TX_Count_reg[3]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/FSM_onehot_r_STATE_reg[2]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -3.479 ns between SPI/r_TX_Count_reg[3]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/FSM_onehot_r_STATE_reg[1]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -3.496 ns between SPI/r_TX_Count_reg[6]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/r_TX_Count_reg[2]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -3.496 ns between SPI/r_TX_Count_reg[6]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/r_TX_Count_reg[3]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -3.507 ns between SPI/FSM_onehot_r_STATE_reg[1]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/r_TX_Count_reg[5]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -3.519 ns between SPI/r_Red_Counter_reg[1]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/r_Red_Counter_reg[13]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -3.521 ns between SPI/r_Red_Counter_reg[1]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/r_Red_Counter_reg[21]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -3.524 ns between SPI/r_Red_Counter_reg[1]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/r_Red_Counter_reg[18]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -3.532 ns between SPI/r_Red_Counter_reg[1]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/r_Red_Counter_reg[14]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -3.535 ns between SPI/r_Red_Counter_reg[13]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/r_Red_Counter_reg[12]/R (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -3.535 ns between SPI/r_Red_Counter_reg[13]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/r_Red_Counter_reg[16]/R (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -3.535 ns between SPI/r_Red_Counter_reg[13]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/r_Red_Counter_reg[19]/R (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -3.535 ns between SPI/r_Red_Counter_reg[13]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/r_Red_Counter_reg[1]/R (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -3.535 ns between SPI/r_Red_Counter_reg[13]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/r_Red_Counter_reg[3]/R (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -3.535 ns between SPI/r_Red_Counter_reg[13]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/r_Red_Counter_reg[4]/R (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -3.535 ns between SPI/r_Red_Counter_reg[13]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/r_Red_Counter_reg[6]/R (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -3.571 ns between SPI/r_TX_Count_reg[6]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/FSM_onehot_r_LED_STATE_reg[0]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -3.571 ns between SPI/r_TX_Count_reg[6]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/FSM_onehot_r_LED_STATE_reg[1]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -3.571 ns between SPI/r_TX_Count_reg[6]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/FSM_onehot_r_LED_STATE_reg[2]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -3.571 ns between SPI/r_TX_Count_reg[6]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/FSM_onehot_r_LED_STATE_reg[3]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -3.601 ns between SPI/r_Red_Counter_reg[1]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/r_Red_Counter_reg[17]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -3.611 ns between SPI/r_TX_Count_reg[6]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/r_TX_Count_reg[0]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -3.611 ns between SPI/r_TX_Count_reg[6]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/r_TX_Count_reg[6]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -3.624 ns between SPI/r_Red_Counter_reg[1]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/r_Red_Counter_reg[22]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -3.630 ns between SPI/r_Red_Counter_reg[13]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/r_Red_Counter_reg[10]/R (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -3.630 ns between SPI/r_Red_Counter_reg[13]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/r_Red_Counter_reg[11]/R (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -3.630 ns between SPI/r_Red_Counter_reg[13]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/r_Red_Counter_reg[14]/R (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -3.630 ns between SPI/r_Red_Counter_reg[13]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/r_Red_Counter_reg[18]/R (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -3.630 ns between SPI/r_Red_Counter_reg[13]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/r_Red_Counter_reg[2]/R (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -3.630 ns between SPI/r_Red_Counter_reg[13]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/r_Red_Counter_reg[5]/R (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -3.648 ns between SPI/r_Red_Counter_reg[13]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/r_Red_Counter_reg[13]/R (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -3.648 ns between SPI/r_Red_Counter_reg[13]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/r_Red_Counter_reg[15]/R (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -3.648 ns between SPI/r_Red_Counter_reg[13]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/r_Red_Counter_reg[17]/R (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -3.648 ns between SPI/r_Red_Counter_reg[13]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/r_Red_Counter_reg[20]/R (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -3.671 ns between SPI/r_Red_Counter_reg[13]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/r_Red_Counter_reg[0]/R (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -3.671 ns between SPI/r_Red_Counter_reg[13]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/r_Red_Counter_reg[7]/R (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -3.671 ns between SPI/r_Red_Counter_reg[13]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/r_Red_Counter_reg[8]/R (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -3.671 ns between SPI/r_Red_Counter_reg[13]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/r_Red_Counter_reg[9]/R (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -3.674 ns between SPI/r_TX_Count_reg[6]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/r_TX_Count_reg[1]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -3.674 ns between SPI/r_TX_Count_reg[6]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/r_TX_Count_reg[4]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -3.674 ns between SPI/r_TX_Count_reg[6]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/r_TX_Count_reg[5]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -3.735 ns between SPI/r_Red_Counter_reg[13]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/r_Red_Counter_reg[22]/R (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -3.748 ns between SPI/r_Red_Counter_reg[1]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/r_Red_Counter_reg[20]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -3.759 ns between SPI/r_Red_Counter_reg[13]/C (clocked by clk_out1_clk_wiz_0_1) and SPI/r_Red_Counter_reg[21]/R (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>


