ARM GAS  C:\Users\tre\AppData\Local\Temp\cc0CYMNH.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_TIM_PWM_MspInit
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	HAL_TIM_PWM_MspInit:
  25              	.LVL0:
  26              	.LFB67:
  27              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim3;
  29:Core/Src/tim.c **** 
  30:Core/Src/tim.c **** /* TIM2 init function */
  31:Core/Src/tim.c **** void MX_TIM2_Init(void)
ARM GAS  C:\Users\tre\AppData\Local\Temp\cc0CYMNH.s 			page 2


  32:Core/Src/tim.c **** {
  33:Core/Src/tim.c **** 
  34:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
  35:Core/Src/tim.c **** 
  36:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
  37:Core/Src/tim.c **** 
  38:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  39:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  40:Core/Src/tim.c **** 
  41:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
  42:Core/Src/tim.c **** 
  43:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
  44:Core/Src/tim.c ****   htim2.Instance = TIM2;
  45:Core/Src/tim.c ****   htim2.Init.Prescaler = 72-1;
  46:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  47:Core/Src/tim.c ****   htim2.Init.Period = 1000-1;
  48:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  49:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  50:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
  51:Core/Src/tim.c ****   {
  52:Core/Src/tim.c ****     Error_Handler();
  53:Core/Src/tim.c ****   }
  54:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  55:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  56:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
  57:Core/Src/tim.c ****   {
  58:Core/Src/tim.c ****     Error_Handler();
  59:Core/Src/tim.c ****   }
  60:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  61:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
  62:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  63:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  64:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  65:Core/Src/tim.c ****   {
  66:Core/Src/tim.c ****     Error_Handler();
  67:Core/Src/tim.c ****   }
  68:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
  69:Core/Src/tim.c ****   {
  70:Core/Src/tim.c ****     Error_Handler();
  71:Core/Src/tim.c ****   }
  72:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
  73:Core/Src/tim.c ****   {
  74:Core/Src/tim.c ****     Error_Handler();
  75:Core/Src/tim.c ****   }
  76:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
  77:Core/Src/tim.c ****   {
  78:Core/Src/tim.c ****     Error_Handler();
  79:Core/Src/tim.c ****   }
  80:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
  81:Core/Src/tim.c **** 
  82:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
  83:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim2);
  84:Core/Src/tim.c **** 
  85:Core/Src/tim.c **** }
  86:Core/Src/tim.c **** /* TIM3 init function */
  87:Core/Src/tim.c **** void MX_TIM3_Init(void)
  88:Core/Src/tim.c **** {
ARM GAS  C:\Users\tre\AppData\Local\Temp\cc0CYMNH.s 			page 3


  89:Core/Src/tim.c **** 
  90:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 0 */
  91:Core/Src/tim.c **** 
  92:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 0 */
  93:Core/Src/tim.c **** 
  94:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  95:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  96:Core/Src/tim.c **** 
  97:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 1 */
  98:Core/Src/tim.c **** 
  99:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 1 */
 100:Core/Src/tim.c ****   htim3.Instance = TIM3;
 101:Core/Src/tim.c ****   htim3.Init.Prescaler = 72-1;
 102:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 103:Core/Src/tim.c ****   htim3.Init.Period = 20000-1;
 104:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 105:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 106:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 107:Core/Src/tim.c ****   {
 108:Core/Src/tim.c ****     Error_Handler();
 109:Core/Src/tim.c ****   }
 110:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 111:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 112:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 113:Core/Src/tim.c ****   {
 114:Core/Src/tim.c ****     Error_Handler();
 115:Core/Src/tim.c ****   }
 116:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 117:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 118:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 119:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 120:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 121:Core/Src/tim.c ****   {
 122:Core/Src/tim.c ****     Error_Handler();
 123:Core/Src/tim.c ****   }
 124:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 125:Core/Src/tim.c ****   {
 126:Core/Src/tim.c ****     Error_Handler();
 127:Core/Src/tim.c ****   }
 128:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 129:Core/Src/tim.c ****   {
 130:Core/Src/tim.c ****     Error_Handler();
 131:Core/Src/tim.c ****   }
 132:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 133:Core/Src/tim.c ****   {
 134:Core/Src/tim.c ****     Error_Handler();
 135:Core/Src/tim.c ****   }
 136:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 137:Core/Src/tim.c **** 
 138:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 2 */
 139:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim3);
 140:Core/Src/tim.c **** 
 141:Core/Src/tim.c **** }
 142:Core/Src/tim.c **** 
 143:Core/Src/tim.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
 144:Core/Src/tim.c **** {
  28              		.loc 1 144 1 view -0
ARM GAS  C:\Users\tre\AppData\Local\Temp\cc0CYMNH.s 			page 4


  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33              		.loc 1 144 1 is_stmt 0 view .LVU1
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
 145:Core/Src/tim.c **** 
 146:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM2)
  37              		.loc 1 146 3 is_stmt 1 view .LVU2
  38              		.loc 1 146 19 is_stmt 0 view .LVU3
  39 0002 0368     		ldr	r3, [r0]
  40              		.loc 1 146 5 view .LVU4
  41 0004 B3F1804F 		cmp	r3, #1073741824
  42 0008 04D0     		beq	.L5
 147:Core/Src/tim.c ****   {
 148:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 149:Core/Src/tim.c **** 
 150:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
 151:Core/Src/tim.c ****     /* TIM2 clock enable */
 152:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 153:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 154:Core/Src/tim.c **** 
 155:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
 156:Core/Src/tim.c ****   }
 157:Core/Src/tim.c ****   else if(tim_pwmHandle->Instance==TIM3)
  43              		.loc 1 157 8 is_stmt 1 view .LVU5
  44              		.loc 1 157 10 is_stmt 0 view .LVU6
  45 000a 0E4A     		ldr	r2, .L7
  46 000c 9342     		cmp	r3, r2
  47 000e 0DD0     		beq	.L6
  48              	.L1:
 158:Core/Src/tim.c ****   {
 159:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 160:Core/Src/tim.c **** 
 161:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 0 */
 162:Core/Src/tim.c ****     /* TIM3 clock enable */
 163:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 164:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 165:Core/Src/tim.c **** 
 166:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 1 */
 167:Core/Src/tim.c ****   }
 168:Core/Src/tim.c **** }
  49              		.loc 1 168 1 view .LVU7
  50 0010 02B0     		add	sp, sp, #8
  51              	.LCFI1:
  52              		.cfi_remember_state
  53              		.cfi_def_cfa_offset 0
  54              		@ sp needed
  55 0012 7047     		bx	lr
  56              	.L5:
  57              	.LCFI2:
  58              		.cfi_restore_state
 152:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
  59              		.loc 1 152 5 is_stmt 1 view .LVU8
  60              	.LBB2:
ARM GAS  C:\Users\tre\AppData\Local\Temp\cc0CYMNH.s 			page 5


 152:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
  61              		.loc 1 152 5 view .LVU9
 152:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
  62              		.loc 1 152 5 view .LVU10
  63 0014 03F50433 		add	r3, r3, #135168
  64 0018 DA69     		ldr	r2, [r3, #28]
  65 001a 42F00102 		orr	r2, r2, #1
  66 001e DA61     		str	r2, [r3, #28]
 152:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
  67              		.loc 1 152 5 view .LVU11
  68 0020 DB69     		ldr	r3, [r3, #28]
  69 0022 03F00103 		and	r3, r3, #1
  70 0026 0093     		str	r3, [sp]
 152:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
  71              		.loc 1 152 5 view .LVU12
  72 0028 009B     		ldr	r3, [sp]
  73              	.LBE2:
 152:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
  74              		.loc 1 152 5 view .LVU13
  75 002a F1E7     		b	.L1
  76              	.L6:
 163:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
  77              		.loc 1 163 5 view .LVU14
  78              	.LBB3:
 163:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
  79              		.loc 1 163 5 view .LVU15
 163:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
  80              		.loc 1 163 5 view .LVU16
  81 002c 064B     		ldr	r3, .L7+4
  82 002e DA69     		ldr	r2, [r3, #28]
  83 0030 42F00202 		orr	r2, r2, #2
  84 0034 DA61     		str	r2, [r3, #28]
 163:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
  85              		.loc 1 163 5 view .LVU17
  86 0036 DB69     		ldr	r3, [r3, #28]
  87 0038 03F00203 		and	r3, r3, #2
  88 003c 0193     		str	r3, [sp, #4]
 163:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
  89              		.loc 1 163 5 view .LVU18
  90 003e 019B     		ldr	r3, [sp, #4]
  91              	.LBE3:
 163:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
  92              		.loc 1 163 5 view .LVU19
  93              		.loc 1 168 1 is_stmt 0 view .LVU20
  94 0040 E6E7     		b	.L1
  95              	.L8:
  96 0042 00BF     		.align	2
  97              	.L7:
  98 0044 00040040 		.word	1073742848
  99 0048 00100240 		.word	1073876992
 100              		.cfi_endproc
 101              	.LFE67:
 103              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 104              		.align	1
 105              		.global	HAL_TIM_MspPostInit
 106              		.syntax unified
 107              		.thumb
ARM GAS  C:\Users\tre\AppData\Local\Temp\cc0CYMNH.s 			page 6


 108              		.thumb_func
 110              	HAL_TIM_MspPostInit:
 111              	.LVL1:
 112              	.LFB68:
 169:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 170:Core/Src/tim.c **** {
 113              		.loc 1 170 1 is_stmt 1 view -0
 114              		.cfi_startproc
 115              		@ args = 0, pretend = 0, frame = 32
 116              		@ frame_needed = 0, uses_anonymous_args = 0
 117              		.loc 1 170 1 is_stmt 0 view .LVU22
 118 0000 30B5     		push	{r4, r5, lr}
 119              	.LCFI3:
 120              		.cfi_def_cfa_offset 12
 121              		.cfi_offset 4, -12
 122              		.cfi_offset 5, -8
 123              		.cfi_offset 14, -4
 124 0002 89B0     		sub	sp, sp, #36
 125              	.LCFI4:
 126              		.cfi_def_cfa_offset 48
 171:Core/Src/tim.c **** 
 172:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 127              		.loc 1 172 3 is_stmt 1 view .LVU23
 128              		.loc 1 172 20 is_stmt 0 view .LVU24
 129 0004 0023     		movs	r3, #0
 130 0006 0493     		str	r3, [sp, #16]
 131 0008 0593     		str	r3, [sp, #20]
 132 000a 0693     		str	r3, [sp, #24]
 133 000c 0793     		str	r3, [sp, #28]
 173:Core/Src/tim.c ****   if(timHandle->Instance==TIM2)
 134              		.loc 1 173 3 is_stmt 1 view .LVU25
 135              		.loc 1 173 15 is_stmt 0 view .LVU26
 136 000e 0368     		ldr	r3, [r0]
 137              		.loc 1 173 5 view .LVU27
 138 0010 B3F1804F 		cmp	r3, #1073741824
 139 0014 04D0     		beq	.L13
 174:Core/Src/tim.c ****   {
 175:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspPostInit 0 */
 176:Core/Src/tim.c **** 
 177:Core/Src/tim.c ****   /* USER CODE END TIM2_MspPostInit 0 */
 178:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 179:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 180:Core/Src/tim.c ****     PA0-WKUP     ------> TIM2_CH1
 181:Core/Src/tim.c ****     PA1     ------> TIM2_CH2
 182:Core/Src/tim.c ****     PA2     ------> TIM2_CH3
 183:Core/Src/tim.c ****     PA3     ------> TIM2_CH4
 184:Core/Src/tim.c ****     */
 185:Core/Src/tim.c ****     GPIO_InitStruct.Pin = TIM_MOTOR_Pin|TIM_MOTORA1_Pin|TIM_MOTORA2_Pin|TIM_MOTORA3_Pin;
 186:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 187:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 188:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 189:Core/Src/tim.c **** 
 190:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspPostInit 1 */
 191:Core/Src/tim.c **** 
 192:Core/Src/tim.c ****   /* USER CODE END TIM2_MspPostInit 1 */
 193:Core/Src/tim.c ****   }
 194:Core/Src/tim.c ****   else if(timHandle->Instance==TIM3)
ARM GAS  C:\Users\tre\AppData\Local\Temp\cc0CYMNH.s 			page 7


 140              		.loc 1 194 8 is_stmt 1 view .LVU28
 141              		.loc 1 194 10 is_stmt 0 view .LVU29
 142 0016 204A     		ldr	r2, .L15
 143 0018 9342     		cmp	r3, r2
 144 001a 17D0     		beq	.L14
 145              	.LVL2:
 146              	.L9:
 195:Core/Src/tim.c ****   {
 196:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 197:Core/Src/tim.c **** 
 198:Core/Src/tim.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 199:Core/Src/tim.c **** 
 200:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 201:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 202:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 203:Core/Src/tim.c ****     PA6     ------> TIM3_CH1
 204:Core/Src/tim.c ****     PA7     ------> TIM3_CH2
 205:Core/Src/tim.c ****     PB0     ------> TIM3_CH3
 206:Core/Src/tim.c ****     PB1     ------> TIM3_CH4
 207:Core/Src/tim.c ****     */
 208:Core/Src/tim.c ****     GPIO_InitStruct.Pin = TIM_SERVO_Pin|TIM_SERVOA7_Pin;
 209:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 210:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 211:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 212:Core/Src/tim.c **** 
 213:Core/Src/tim.c ****     GPIO_InitStruct.Pin = TIM_SERVOB0_Pin|TIM_SERVOB1_Pin;
 214:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 215:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 216:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 217:Core/Src/tim.c **** 
 218:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 219:Core/Src/tim.c **** 
 220:Core/Src/tim.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 221:Core/Src/tim.c ****   }
 222:Core/Src/tim.c **** 
 223:Core/Src/tim.c **** }
 147              		.loc 1 223 1 view .LVU30
 148 001c 09B0     		add	sp, sp, #36
 149              	.LCFI5:
 150              		.cfi_remember_state
 151              		.cfi_def_cfa_offset 12
 152              		@ sp needed
 153 001e 30BD     		pop	{r4, r5, pc}
 154              	.LVL3:
 155              	.L13:
 156              	.LCFI6:
 157              		.cfi_restore_state
 178:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 158              		.loc 1 178 5 is_stmt 1 view .LVU31
 159              	.LBB4:
 178:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 160              		.loc 1 178 5 view .LVU32
 178:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 161              		.loc 1 178 5 view .LVU33
 162 0020 03F50433 		add	r3, r3, #135168
 163 0024 9A69     		ldr	r2, [r3, #24]
 164 0026 42F00402 		orr	r2, r2, #4
ARM GAS  C:\Users\tre\AppData\Local\Temp\cc0CYMNH.s 			page 8


 165 002a 9A61     		str	r2, [r3, #24]
 178:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 166              		.loc 1 178 5 view .LVU34
 167 002c 9B69     		ldr	r3, [r3, #24]
 168 002e 03F00403 		and	r3, r3, #4
 169 0032 0193     		str	r3, [sp, #4]
 178:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 170              		.loc 1 178 5 view .LVU35
 171 0034 019B     		ldr	r3, [sp, #4]
 172              	.LBE4:
 178:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 173              		.loc 1 178 5 view .LVU36
 185:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 174              		.loc 1 185 5 view .LVU37
 185:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 175              		.loc 1 185 25 is_stmt 0 view .LVU38
 176 0036 0F23     		movs	r3, #15
 177 0038 0493     		str	r3, [sp, #16]
 186:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 178              		.loc 1 186 5 is_stmt 1 view .LVU39
 186:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 179              		.loc 1 186 26 is_stmt 0 view .LVU40
 180 003a 0223     		movs	r3, #2
 181 003c 0593     		str	r3, [sp, #20]
 187:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 182              		.loc 1 187 5 is_stmt 1 view .LVU41
 187:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 183              		.loc 1 187 27 is_stmt 0 view .LVU42
 184 003e 0323     		movs	r3, #3
 185 0040 0793     		str	r3, [sp, #28]
 188:Core/Src/tim.c **** 
 186              		.loc 1 188 5 is_stmt 1 view .LVU43
 187 0042 04A9     		add	r1, sp, #16
 188 0044 1548     		ldr	r0, .L15+4
 189              	.LVL4:
 188:Core/Src/tim.c **** 
 190              		.loc 1 188 5 is_stmt 0 view .LVU44
 191 0046 FFF7FEFF 		bl	HAL_GPIO_Init
 192              	.LVL5:
 193 004a E7E7     		b	.L9
 194              	.LVL6:
 195              	.L14:
 200:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 196              		.loc 1 200 5 is_stmt 1 view .LVU45
 197              	.LBB5:
 200:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 198              		.loc 1 200 5 view .LVU46
 200:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 199              		.loc 1 200 5 view .LVU47
 200 004c 144B     		ldr	r3, .L15+8
 201 004e 9A69     		ldr	r2, [r3, #24]
 202 0050 42F00402 		orr	r2, r2, #4
 203 0054 9A61     		str	r2, [r3, #24]
 200:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 204              		.loc 1 200 5 view .LVU48
 205 0056 9A69     		ldr	r2, [r3, #24]
 206 0058 02F00402 		and	r2, r2, #4
ARM GAS  C:\Users\tre\AppData\Local\Temp\cc0CYMNH.s 			page 9


 207 005c 0292     		str	r2, [sp, #8]
 200:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 208              		.loc 1 200 5 view .LVU49
 209 005e 029A     		ldr	r2, [sp, #8]
 210              	.LBE5:
 200:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 211              		.loc 1 200 5 view .LVU50
 201:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 212              		.loc 1 201 5 view .LVU51
 213              	.LBB6:
 201:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 214              		.loc 1 201 5 view .LVU52
 201:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 215              		.loc 1 201 5 view .LVU53
 216 0060 9A69     		ldr	r2, [r3, #24]
 217 0062 42F00802 		orr	r2, r2, #8
 218 0066 9A61     		str	r2, [r3, #24]
 201:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 219              		.loc 1 201 5 view .LVU54
 220 0068 9B69     		ldr	r3, [r3, #24]
 221 006a 03F00803 		and	r3, r3, #8
 222 006e 0393     		str	r3, [sp, #12]
 201:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 223              		.loc 1 201 5 view .LVU55
 224 0070 039B     		ldr	r3, [sp, #12]
 225              	.LBE6:
 201:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 226              		.loc 1 201 5 view .LVU56
 208:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 227              		.loc 1 208 5 view .LVU57
 208:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 228              		.loc 1 208 25 is_stmt 0 view .LVU58
 229 0072 C023     		movs	r3, #192
 230 0074 0493     		str	r3, [sp, #16]
 209:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 231              		.loc 1 209 5 is_stmt 1 view .LVU59
 209:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 232              		.loc 1 209 26 is_stmt 0 view .LVU60
 233 0076 0225     		movs	r5, #2
 234 0078 0595     		str	r5, [sp, #20]
 210:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 235              		.loc 1 210 5 is_stmt 1 view .LVU61
 210:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 236              		.loc 1 210 27 is_stmt 0 view .LVU62
 237 007a 0324     		movs	r4, #3
 238 007c 0794     		str	r4, [sp, #28]
 211:Core/Src/tim.c **** 
 239              		.loc 1 211 5 is_stmt 1 view .LVU63
 240 007e 04A9     		add	r1, sp, #16
 241 0080 0648     		ldr	r0, .L15+4
 242              	.LVL7:
 211:Core/Src/tim.c **** 
 243              		.loc 1 211 5 is_stmt 0 view .LVU64
 244 0082 FFF7FEFF 		bl	HAL_GPIO_Init
 245              	.LVL8:
 213:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 246              		.loc 1 213 5 is_stmt 1 view .LVU65
ARM GAS  C:\Users\tre\AppData\Local\Temp\cc0CYMNH.s 			page 10


 213:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 247              		.loc 1 213 25 is_stmt 0 view .LVU66
 248 0086 0494     		str	r4, [sp, #16]
 214:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 249              		.loc 1 214 5 is_stmt 1 view .LVU67
 214:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 250              		.loc 1 214 26 is_stmt 0 view .LVU68
 251 0088 0595     		str	r5, [sp, #20]
 215:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 252              		.loc 1 215 5 is_stmt 1 view .LVU69
 215:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 253              		.loc 1 215 27 is_stmt 0 view .LVU70
 254 008a 0794     		str	r4, [sp, #28]
 216:Core/Src/tim.c **** 
 255              		.loc 1 216 5 is_stmt 1 view .LVU71
 256 008c 04A9     		add	r1, sp, #16
 257 008e 0548     		ldr	r0, .L15+12
 258 0090 FFF7FEFF 		bl	HAL_GPIO_Init
 259              	.LVL9:
 260              		.loc 1 223 1 is_stmt 0 view .LVU72
 261 0094 C2E7     		b	.L9
 262              	.L16:
 263 0096 00BF     		.align	2
 264              	.L15:
 265 0098 00040040 		.word	1073742848
 266 009c 00080140 		.word	1073809408
 267 00a0 00100240 		.word	1073876992
 268 00a4 000C0140 		.word	1073810432
 269              		.cfi_endproc
 270              	.LFE68:
 272              		.section	.text.MX_TIM2_Init,"ax",%progbits
 273              		.align	1
 274              		.global	MX_TIM2_Init
 275              		.syntax unified
 276              		.thumb
 277              		.thumb_func
 279              	MX_TIM2_Init:
 280              	.LFB65:
  32:Core/Src/tim.c **** 
 281              		.loc 1 32 1 is_stmt 1 view -0
 282              		.cfi_startproc
 283              		@ args = 0, pretend = 0, frame = 40
 284              		@ frame_needed = 0, uses_anonymous_args = 0
 285 0000 00B5     		push	{lr}
 286              	.LCFI7:
 287              		.cfi_def_cfa_offset 4
 288              		.cfi_offset 14, -4
 289 0002 8BB0     		sub	sp, sp, #44
 290              	.LCFI8:
 291              		.cfi_def_cfa_offset 48
  38:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 292              		.loc 1 38 3 view .LVU74
  38:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 293              		.loc 1 38 27 is_stmt 0 view .LVU75
 294 0004 0023     		movs	r3, #0
 295 0006 0893     		str	r3, [sp, #32]
 296 0008 0993     		str	r3, [sp, #36]
ARM GAS  C:\Users\tre\AppData\Local\Temp\cc0CYMNH.s 			page 11


  39:Core/Src/tim.c **** 
 297              		.loc 1 39 3 is_stmt 1 view .LVU76
  39:Core/Src/tim.c **** 
 298              		.loc 1 39 22 is_stmt 0 view .LVU77
 299 000a 0193     		str	r3, [sp, #4]
 300 000c 0293     		str	r3, [sp, #8]
 301 000e 0393     		str	r3, [sp, #12]
 302 0010 0493     		str	r3, [sp, #16]
 303 0012 0593     		str	r3, [sp, #20]
 304 0014 0693     		str	r3, [sp, #24]
 305 0016 0793     		str	r3, [sp, #28]
  44:Core/Src/tim.c ****   htim2.Init.Prescaler = 72-1;
 306              		.loc 1 44 3 is_stmt 1 view .LVU78
  44:Core/Src/tim.c ****   htim2.Init.Prescaler = 72-1;
 307              		.loc 1 44 18 is_stmt 0 view .LVU79
 308 0018 2648     		ldr	r0, .L31
 309 001a 4FF08042 		mov	r2, #1073741824
 310 001e 0260     		str	r2, [r0]
  45:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 311              		.loc 1 45 3 is_stmt 1 view .LVU80
  45:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 312              		.loc 1 45 24 is_stmt 0 view .LVU81
 313 0020 4722     		movs	r2, #71
 314 0022 4260     		str	r2, [r0, #4]
  46:Core/Src/tim.c ****   htim2.Init.Period = 1000-1;
 315              		.loc 1 46 3 is_stmt 1 view .LVU82
  46:Core/Src/tim.c ****   htim2.Init.Period = 1000-1;
 316              		.loc 1 46 26 is_stmt 0 view .LVU83
 317 0024 8360     		str	r3, [r0, #8]
  47:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 318              		.loc 1 47 3 is_stmt 1 view .LVU84
  47:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 319              		.loc 1 47 21 is_stmt 0 view .LVU85
 320 0026 40F2E732 		movw	r2, #999
 321 002a C260     		str	r2, [r0, #12]
  48:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 322              		.loc 1 48 3 is_stmt 1 view .LVU86
  48:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 323              		.loc 1 48 28 is_stmt 0 view .LVU87
 324 002c 0361     		str	r3, [r0, #16]
  49:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 325              		.loc 1 49 3 is_stmt 1 view .LVU88
  49:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 326              		.loc 1 49 32 is_stmt 0 view .LVU89
 327 002e 8361     		str	r3, [r0, #24]
  50:Core/Src/tim.c ****   {
 328              		.loc 1 50 3 is_stmt 1 view .LVU90
  50:Core/Src/tim.c ****   {
 329              		.loc 1 50 7 is_stmt 0 view .LVU91
 330 0030 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 331              	.LVL10:
  50:Core/Src/tim.c ****   {
 332              		.loc 1 50 6 view .LVU92
 333 0034 58BB     		cbnz	r0, .L25
 334              	.L18:
  54:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 335              		.loc 1 54 3 is_stmt 1 view .LVU93
ARM GAS  C:\Users\tre\AppData\Local\Temp\cc0CYMNH.s 			page 12


  54:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 336              		.loc 1 54 37 is_stmt 0 view .LVU94
 337 0036 0023     		movs	r3, #0
 338 0038 0893     		str	r3, [sp, #32]
  55:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 339              		.loc 1 55 3 is_stmt 1 view .LVU95
  55:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 340              		.loc 1 55 33 is_stmt 0 view .LVU96
 341 003a 0993     		str	r3, [sp, #36]
  56:Core/Src/tim.c ****   {
 342              		.loc 1 56 3 is_stmt 1 view .LVU97
  56:Core/Src/tim.c ****   {
 343              		.loc 1 56 7 is_stmt 0 view .LVU98
 344 003c 08A9     		add	r1, sp, #32
 345 003e 1D48     		ldr	r0, .L31
 346 0040 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 347              	.LVL11:
  56:Core/Src/tim.c ****   {
 348              		.loc 1 56 6 view .LVU99
 349 0044 30BB     		cbnz	r0, .L26
 350              	.L19:
  60:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 351              		.loc 1 60 3 is_stmt 1 view .LVU100
  60:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 352              		.loc 1 60 20 is_stmt 0 view .LVU101
 353 0046 6023     		movs	r3, #96
 354 0048 0193     		str	r3, [sp, #4]
  61:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 355              		.loc 1 61 3 is_stmt 1 view .LVU102
  61:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 356              		.loc 1 61 19 is_stmt 0 view .LVU103
 357 004a 0022     		movs	r2, #0
 358 004c 0292     		str	r2, [sp, #8]
  62:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 359              		.loc 1 62 3 is_stmt 1 view .LVU104
  62:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 360              		.loc 1 62 24 is_stmt 0 view .LVU105
 361 004e 0392     		str	r2, [sp, #12]
  63:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 362              		.loc 1 63 3 is_stmt 1 view .LVU106
  63:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 363              		.loc 1 63 24 is_stmt 0 view .LVU107
 364 0050 0592     		str	r2, [sp, #20]
  64:Core/Src/tim.c ****   {
 365              		.loc 1 64 3 is_stmt 1 view .LVU108
  64:Core/Src/tim.c ****   {
 366              		.loc 1 64 7 is_stmt 0 view .LVU109
 367 0052 01A9     		add	r1, sp, #4
 368 0054 1748     		ldr	r0, .L31
 369 0056 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 370              	.LVL12:
  64:Core/Src/tim.c ****   {
 371              		.loc 1 64 6 view .LVU110
 372 005a F0B9     		cbnz	r0, .L27
 373              	.L20:
  68:Core/Src/tim.c ****   {
 374              		.loc 1 68 3 is_stmt 1 view .LVU111
ARM GAS  C:\Users\tre\AppData\Local\Temp\cc0CYMNH.s 			page 13


  68:Core/Src/tim.c ****   {
 375              		.loc 1 68 7 is_stmt 0 view .LVU112
 376 005c 0422     		movs	r2, #4
 377 005e 0DEB0201 		add	r1, sp, r2
 378 0062 1448     		ldr	r0, .L31
 379 0064 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 380              	.LVL13:
  68:Core/Src/tim.c ****   {
 381              		.loc 1 68 6 view .LVU113
 382 0068 D0B9     		cbnz	r0, .L28
 383              	.L21:
  72:Core/Src/tim.c ****   {
 384              		.loc 1 72 3 is_stmt 1 view .LVU114
  72:Core/Src/tim.c ****   {
 385              		.loc 1 72 7 is_stmt 0 view .LVU115
 386 006a 0822     		movs	r2, #8
 387 006c 01A9     		add	r1, sp, #4
 388 006e 1148     		ldr	r0, .L31
 389 0070 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 390              	.LVL14:
  72:Core/Src/tim.c ****   {
 391              		.loc 1 72 6 view .LVU116
 392 0074 B8B9     		cbnz	r0, .L29
 393              	.L22:
  76:Core/Src/tim.c ****   {
 394              		.loc 1 76 3 is_stmt 1 view .LVU117
  76:Core/Src/tim.c ****   {
 395              		.loc 1 76 7 is_stmt 0 view .LVU118
 396 0076 0C22     		movs	r2, #12
 397 0078 01A9     		add	r1, sp, #4
 398 007a 0E48     		ldr	r0, .L31
 399 007c FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 400              	.LVL15:
  76:Core/Src/tim.c ****   {
 401              		.loc 1 76 6 view .LVU119
 402 0080 A0B9     		cbnz	r0, .L30
 403              	.L23:
  83:Core/Src/tim.c **** 
 404              		.loc 1 83 3 is_stmt 1 view .LVU120
 405 0082 0C48     		ldr	r0, .L31
 406 0084 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 407              	.LVL16:
  85:Core/Src/tim.c **** /* TIM3 init function */
 408              		.loc 1 85 1 is_stmt 0 view .LVU121
 409 0088 0BB0     		add	sp, sp, #44
 410              	.LCFI9:
 411              		.cfi_remember_state
 412              		.cfi_def_cfa_offset 4
 413              		@ sp needed
 414 008a 5DF804FB 		ldr	pc, [sp], #4
 415              	.L25:
 416              	.LCFI10:
 417              		.cfi_restore_state
  52:Core/Src/tim.c ****   }
 418              		.loc 1 52 5 is_stmt 1 view .LVU122
 419 008e FFF7FEFF 		bl	Error_Handler
 420              	.LVL17:
ARM GAS  C:\Users\tre\AppData\Local\Temp\cc0CYMNH.s 			page 14


 421 0092 D0E7     		b	.L18
 422              	.L26:
  58:Core/Src/tim.c ****   }
 423              		.loc 1 58 5 view .LVU123
 424 0094 FFF7FEFF 		bl	Error_Handler
 425              	.LVL18:
 426 0098 D5E7     		b	.L19
 427              	.L27:
  66:Core/Src/tim.c ****   }
 428              		.loc 1 66 5 view .LVU124
 429 009a FFF7FEFF 		bl	Error_Handler
 430              	.LVL19:
 431 009e DDE7     		b	.L20
 432              	.L28:
  70:Core/Src/tim.c ****   }
 433              		.loc 1 70 5 view .LVU125
 434 00a0 FFF7FEFF 		bl	Error_Handler
 435              	.LVL20:
 436 00a4 E1E7     		b	.L21
 437              	.L29:
  74:Core/Src/tim.c ****   }
 438              		.loc 1 74 5 view .LVU126
 439 00a6 FFF7FEFF 		bl	Error_Handler
 440              	.LVL21:
 441 00aa E4E7     		b	.L22
 442              	.L30:
  78:Core/Src/tim.c ****   }
 443              		.loc 1 78 5 view .LVU127
 444 00ac FFF7FEFF 		bl	Error_Handler
 445              	.LVL22:
 446 00b0 E7E7     		b	.L23
 447              	.L32:
 448 00b2 00BF     		.align	2
 449              	.L31:
 450 00b4 00000000 		.word	.LANCHOR0
 451              		.cfi_endproc
 452              	.LFE65:
 454              		.section	.text.MX_TIM3_Init,"ax",%progbits
 455              		.align	1
 456              		.global	MX_TIM3_Init
 457              		.syntax unified
 458              		.thumb
 459              		.thumb_func
 461              	MX_TIM3_Init:
 462              	.LFB66:
  88:Core/Src/tim.c **** 
 463              		.loc 1 88 1 view -0
 464              		.cfi_startproc
 465              		@ args = 0, pretend = 0, frame = 40
 466              		@ frame_needed = 0, uses_anonymous_args = 0
 467 0000 00B5     		push	{lr}
 468              	.LCFI11:
 469              		.cfi_def_cfa_offset 4
 470              		.cfi_offset 14, -4
 471 0002 8BB0     		sub	sp, sp, #44
 472              	.LCFI12:
 473              		.cfi_def_cfa_offset 48
ARM GAS  C:\Users\tre\AppData\Local\Temp\cc0CYMNH.s 			page 15


  94:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 474              		.loc 1 94 3 view .LVU129
  94:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 475              		.loc 1 94 27 is_stmt 0 view .LVU130
 476 0004 0023     		movs	r3, #0
 477 0006 0893     		str	r3, [sp, #32]
 478 0008 0993     		str	r3, [sp, #36]
  95:Core/Src/tim.c **** 
 479              		.loc 1 95 3 is_stmt 1 view .LVU131
  95:Core/Src/tim.c **** 
 480              		.loc 1 95 22 is_stmt 0 view .LVU132
 481 000a 0193     		str	r3, [sp, #4]
 482 000c 0293     		str	r3, [sp, #8]
 483 000e 0393     		str	r3, [sp, #12]
 484 0010 0493     		str	r3, [sp, #16]
 485 0012 0593     		str	r3, [sp, #20]
 486 0014 0693     		str	r3, [sp, #24]
 487 0016 0793     		str	r3, [sp, #28]
 100:Core/Src/tim.c ****   htim3.Init.Prescaler = 72-1;
 488              		.loc 1 100 3 is_stmt 1 view .LVU133
 100:Core/Src/tim.c ****   htim3.Init.Prescaler = 72-1;
 489              		.loc 1 100 18 is_stmt 0 view .LVU134
 490 0018 2548     		ldr	r0, .L47
 491 001a 264A     		ldr	r2, .L47+4
 492 001c 0260     		str	r2, [r0]
 101:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 493              		.loc 1 101 3 is_stmt 1 view .LVU135
 101:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 494              		.loc 1 101 24 is_stmt 0 view .LVU136
 495 001e 4722     		movs	r2, #71
 496 0020 4260     		str	r2, [r0, #4]
 102:Core/Src/tim.c ****   htim3.Init.Period = 20000-1;
 497              		.loc 1 102 3 is_stmt 1 view .LVU137
 102:Core/Src/tim.c ****   htim3.Init.Period = 20000-1;
 498              		.loc 1 102 26 is_stmt 0 view .LVU138
 499 0022 8360     		str	r3, [r0, #8]
 103:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 500              		.loc 1 103 3 is_stmt 1 view .LVU139
 103:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 501              		.loc 1 103 21 is_stmt 0 view .LVU140
 502 0024 44F61F62 		movw	r2, #19999
 503 0028 C260     		str	r2, [r0, #12]
 104:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 504              		.loc 1 104 3 is_stmt 1 view .LVU141
 104:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 505              		.loc 1 104 28 is_stmt 0 view .LVU142
 506 002a 0361     		str	r3, [r0, #16]
 105:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 507              		.loc 1 105 3 is_stmt 1 view .LVU143
 105:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 508              		.loc 1 105 32 is_stmt 0 view .LVU144
 509 002c 8361     		str	r3, [r0, #24]
 106:Core/Src/tim.c ****   {
 510              		.loc 1 106 3 is_stmt 1 view .LVU145
 106:Core/Src/tim.c ****   {
 511              		.loc 1 106 7 is_stmt 0 view .LVU146
 512 002e FFF7FEFF 		bl	HAL_TIM_PWM_Init
ARM GAS  C:\Users\tre\AppData\Local\Temp\cc0CYMNH.s 			page 16


 513              	.LVL23:
 106:Core/Src/tim.c ****   {
 514              		.loc 1 106 6 view .LVU147
 515 0032 58BB     		cbnz	r0, .L41
 516              	.L34:
 110:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 517              		.loc 1 110 3 is_stmt 1 view .LVU148
 110:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 518              		.loc 1 110 37 is_stmt 0 view .LVU149
 519 0034 0023     		movs	r3, #0
 520 0036 0893     		str	r3, [sp, #32]
 111:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 521              		.loc 1 111 3 is_stmt 1 view .LVU150
 111:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 522              		.loc 1 111 33 is_stmt 0 view .LVU151
 523 0038 0993     		str	r3, [sp, #36]
 112:Core/Src/tim.c ****   {
 524              		.loc 1 112 3 is_stmt 1 view .LVU152
 112:Core/Src/tim.c ****   {
 525              		.loc 1 112 7 is_stmt 0 view .LVU153
 526 003a 08A9     		add	r1, sp, #32
 527 003c 1C48     		ldr	r0, .L47
 528 003e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 529              	.LVL24:
 112:Core/Src/tim.c ****   {
 530              		.loc 1 112 6 view .LVU154
 531 0042 30BB     		cbnz	r0, .L42
 532              	.L35:
 116:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 533              		.loc 1 116 3 is_stmt 1 view .LVU155
 116:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 534              		.loc 1 116 20 is_stmt 0 view .LVU156
 535 0044 6023     		movs	r3, #96
 536 0046 0193     		str	r3, [sp, #4]
 117:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 537              		.loc 1 117 3 is_stmt 1 view .LVU157
 117:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 538              		.loc 1 117 19 is_stmt 0 view .LVU158
 539 0048 0022     		movs	r2, #0
 540 004a 0292     		str	r2, [sp, #8]
 118:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 541              		.loc 1 118 3 is_stmt 1 view .LVU159
 118:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 542              		.loc 1 118 24 is_stmt 0 view .LVU160
 543 004c 0392     		str	r2, [sp, #12]
 119:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 544              		.loc 1 119 3 is_stmt 1 view .LVU161
 119:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 545              		.loc 1 119 24 is_stmt 0 view .LVU162
 546 004e 0592     		str	r2, [sp, #20]
 120:Core/Src/tim.c ****   {
 547              		.loc 1 120 3 is_stmt 1 view .LVU163
 120:Core/Src/tim.c ****   {
 548              		.loc 1 120 7 is_stmt 0 view .LVU164
 549 0050 01A9     		add	r1, sp, #4
 550 0052 1748     		ldr	r0, .L47
 551 0054 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
ARM GAS  C:\Users\tre\AppData\Local\Temp\cc0CYMNH.s 			page 17


 552              	.LVL25:
 120:Core/Src/tim.c ****   {
 553              		.loc 1 120 6 view .LVU165
 554 0058 F0B9     		cbnz	r0, .L43
 555              	.L36:
 124:Core/Src/tim.c ****   {
 556              		.loc 1 124 3 is_stmt 1 view .LVU166
 124:Core/Src/tim.c ****   {
 557              		.loc 1 124 7 is_stmt 0 view .LVU167
 558 005a 0422     		movs	r2, #4
 559 005c 0DEB0201 		add	r1, sp, r2
 560 0060 1348     		ldr	r0, .L47
 561 0062 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 562              	.LVL26:
 124:Core/Src/tim.c ****   {
 563              		.loc 1 124 6 view .LVU168
 564 0066 D0B9     		cbnz	r0, .L44
 565              	.L37:
 128:Core/Src/tim.c ****   {
 566              		.loc 1 128 3 is_stmt 1 view .LVU169
 128:Core/Src/tim.c ****   {
 567              		.loc 1 128 7 is_stmt 0 view .LVU170
 568 0068 0822     		movs	r2, #8
 569 006a 01A9     		add	r1, sp, #4
 570 006c 1048     		ldr	r0, .L47
 571 006e FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 572              	.LVL27:
 128:Core/Src/tim.c ****   {
 573              		.loc 1 128 6 view .LVU171
 574 0072 B8B9     		cbnz	r0, .L45
 575              	.L38:
 132:Core/Src/tim.c ****   {
 576              		.loc 1 132 3 is_stmt 1 view .LVU172
 132:Core/Src/tim.c ****   {
 577              		.loc 1 132 7 is_stmt 0 view .LVU173
 578 0074 0C22     		movs	r2, #12
 579 0076 01A9     		add	r1, sp, #4
 580 0078 0D48     		ldr	r0, .L47
 581 007a FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 582              	.LVL28:
 132:Core/Src/tim.c ****   {
 583              		.loc 1 132 6 view .LVU174
 584 007e A0B9     		cbnz	r0, .L46
 585              	.L39:
 139:Core/Src/tim.c **** 
 586              		.loc 1 139 3 is_stmt 1 view .LVU175
 587 0080 0B48     		ldr	r0, .L47
 588 0082 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 589              	.LVL29:
 141:Core/Src/tim.c **** 
 590              		.loc 1 141 1 is_stmt 0 view .LVU176
 591 0086 0BB0     		add	sp, sp, #44
 592              	.LCFI13:
 593              		.cfi_remember_state
 594              		.cfi_def_cfa_offset 4
 595              		@ sp needed
 596 0088 5DF804FB 		ldr	pc, [sp], #4
ARM GAS  C:\Users\tre\AppData\Local\Temp\cc0CYMNH.s 			page 18


 597              	.L41:
 598              	.LCFI14:
 599              		.cfi_restore_state
 108:Core/Src/tim.c ****   }
 600              		.loc 1 108 5 is_stmt 1 view .LVU177
 601 008c FFF7FEFF 		bl	Error_Handler
 602              	.LVL30:
 603 0090 D0E7     		b	.L34
 604              	.L42:
 114:Core/Src/tim.c ****   }
 605              		.loc 1 114 5 view .LVU178
 606 0092 FFF7FEFF 		bl	Error_Handler
 607              	.LVL31:
 608 0096 D5E7     		b	.L35
 609              	.L43:
 122:Core/Src/tim.c ****   }
 610              		.loc 1 122 5 view .LVU179
 611 0098 FFF7FEFF 		bl	Error_Handler
 612              	.LVL32:
 613 009c DDE7     		b	.L36
 614              	.L44:
 126:Core/Src/tim.c ****   }
 615              		.loc 1 126 5 view .LVU180
 616 009e FFF7FEFF 		bl	Error_Handler
 617              	.LVL33:
 618 00a2 E1E7     		b	.L37
 619              	.L45:
 130:Core/Src/tim.c ****   }
 620              		.loc 1 130 5 view .LVU181
 621 00a4 FFF7FEFF 		bl	Error_Handler
 622              	.LVL34:
 623 00a8 E4E7     		b	.L38
 624              	.L46:
 134:Core/Src/tim.c ****   }
 625              		.loc 1 134 5 view .LVU182
 626 00aa FFF7FEFF 		bl	Error_Handler
 627              	.LVL35:
 628 00ae E7E7     		b	.L39
 629              	.L48:
 630              		.align	2
 631              	.L47:
 632 00b0 00000000 		.word	.LANCHOR1
 633 00b4 00040040 		.word	1073742848
 634              		.cfi_endproc
 635              	.LFE66:
 637              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 638              		.align	1
 639              		.global	HAL_TIM_PWM_MspDeInit
 640              		.syntax unified
 641              		.thumb
 642              		.thumb_func
 644              	HAL_TIM_PWM_MspDeInit:
 645              	.LVL36:
 646              	.LFB69:
 224:Core/Src/tim.c **** 
 225:Core/Src/tim.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* tim_pwmHandle)
 226:Core/Src/tim.c **** {
ARM GAS  C:\Users\tre\AppData\Local\Temp\cc0CYMNH.s 			page 19


 647              		.loc 1 226 1 view -0
 648              		.cfi_startproc
 649              		@ args = 0, pretend = 0, frame = 0
 650              		@ frame_needed = 0, uses_anonymous_args = 0
 651              		@ link register save eliminated.
 227:Core/Src/tim.c **** 
 228:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM2)
 652              		.loc 1 228 3 view .LVU184
 653              		.loc 1 228 19 is_stmt 0 view .LVU185
 654 0000 0368     		ldr	r3, [r0]
 655              		.loc 1 228 5 view .LVU186
 656 0002 B3F1804F 		cmp	r3, #1073741824
 657 0006 03D0     		beq	.L52
 229:Core/Src/tim.c ****   {
 230:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 231:Core/Src/tim.c **** 
 232:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 233:Core/Src/tim.c ****     /* Peripheral clock disable */
 234:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 235:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 236:Core/Src/tim.c **** 
 237:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 238:Core/Src/tim.c ****   }
 239:Core/Src/tim.c ****   else if(tim_pwmHandle->Instance==TIM3)
 658              		.loc 1 239 8 is_stmt 1 view .LVU187
 659              		.loc 1 239 10 is_stmt 0 view .LVU188
 660 0008 084A     		ldr	r2, .L54
 661 000a 9342     		cmp	r3, r2
 662 000c 06D0     		beq	.L53
 663              	.L49:
 240:Core/Src/tim.c ****   {
 241:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 242:Core/Src/tim.c **** 
 243:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 244:Core/Src/tim.c ****     /* Peripheral clock disable */
 245:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 246:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 247:Core/Src/tim.c **** 
 248:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 249:Core/Src/tim.c ****   }
 250:Core/Src/tim.c **** }
 664              		.loc 1 250 1 view .LVU189
 665 000e 7047     		bx	lr
 666              	.L52:
 234:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 667              		.loc 1 234 5 is_stmt 1 view .LVU190
 668 0010 074A     		ldr	r2, .L54+4
 669 0012 D369     		ldr	r3, [r2, #28]
 670 0014 23F00103 		bic	r3, r3, #1
 671 0018 D361     		str	r3, [r2, #28]
 672 001a 7047     		bx	lr
 673              	.L53:
 245:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 674              		.loc 1 245 5 view .LVU191
 675 001c 02F50332 		add	r2, r2, #134144
 676 0020 D369     		ldr	r3, [r2, #28]
 677 0022 23F00203 		bic	r3, r3, #2
ARM GAS  C:\Users\tre\AppData\Local\Temp\cc0CYMNH.s 			page 20


 678 0026 D361     		str	r3, [r2, #28]
 679              		.loc 1 250 1 is_stmt 0 view .LVU192
 680 0028 F1E7     		b	.L49
 681              	.L55:
 682 002a 00BF     		.align	2
 683              	.L54:
 684 002c 00040040 		.word	1073742848
 685 0030 00100240 		.word	1073876992
 686              		.cfi_endproc
 687              	.LFE69:
 689              		.global	htim3
 690              		.global	htim2
 691              		.section	.bss.htim2,"aw",%nobits
 692              		.align	2
 693              		.set	.LANCHOR0,. + 0
 696              	htim2:
 697 0000 00000000 		.space	72
 697      00000000 
 697      00000000 
 697      00000000 
 697      00000000 
 698              		.section	.bss.htim3,"aw",%nobits
 699              		.align	2
 700              		.set	.LANCHOR1,. + 0
 703              	htim3:
 704 0000 00000000 		.space	72
 704      00000000 
 704      00000000 
 704      00000000 
 704      00000000 
 705              		.text
 706              	.Letext0:
 707              		.file 2 "d:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 708              		.file 3 "d:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 709              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 710              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 711              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 712              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 713              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 714              		.file 9 "Core/Inc/tim.h"
 715              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h"
 716              		.file 11 "Core/Inc/main.h"
ARM GAS  C:\Users\tre\AppData\Local\Temp\cc0CYMNH.s 			page 21


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\tre\AppData\Local\Temp\cc0CYMNH.s:18     .text.HAL_TIM_PWM_MspInit:00000000 $t
C:\Users\tre\AppData\Local\Temp\cc0CYMNH.s:24     .text.HAL_TIM_PWM_MspInit:00000000 HAL_TIM_PWM_MspInit
C:\Users\tre\AppData\Local\Temp\cc0CYMNH.s:98     .text.HAL_TIM_PWM_MspInit:00000044 $d
C:\Users\tre\AppData\Local\Temp\cc0CYMNH.s:104    .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\tre\AppData\Local\Temp\cc0CYMNH.s:110    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\tre\AppData\Local\Temp\cc0CYMNH.s:265    .text.HAL_TIM_MspPostInit:00000098 $d
C:\Users\tre\AppData\Local\Temp\cc0CYMNH.s:273    .text.MX_TIM2_Init:00000000 $t
C:\Users\tre\AppData\Local\Temp\cc0CYMNH.s:279    .text.MX_TIM2_Init:00000000 MX_TIM2_Init
C:\Users\tre\AppData\Local\Temp\cc0CYMNH.s:450    .text.MX_TIM2_Init:000000b4 $d
C:\Users\tre\AppData\Local\Temp\cc0CYMNH.s:455    .text.MX_TIM3_Init:00000000 $t
C:\Users\tre\AppData\Local\Temp\cc0CYMNH.s:461    .text.MX_TIM3_Init:00000000 MX_TIM3_Init
C:\Users\tre\AppData\Local\Temp\cc0CYMNH.s:632    .text.MX_TIM3_Init:000000b0 $d
C:\Users\tre\AppData\Local\Temp\cc0CYMNH.s:638    .text.HAL_TIM_PWM_MspDeInit:00000000 $t
C:\Users\tre\AppData\Local\Temp\cc0CYMNH.s:644    .text.HAL_TIM_PWM_MspDeInit:00000000 HAL_TIM_PWM_MspDeInit
C:\Users\tre\AppData\Local\Temp\cc0CYMNH.s:684    .text.HAL_TIM_PWM_MspDeInit:0000002c $d
C:\Users\tre\AppData\Local\Temp\cc0CYMNH.s:703    .bss.htim3:00000000 htim3
C:\Users\tre\AppData\Local\Temp\cc0CYMNH.s:696    .bss.htim2:00000000 htim2
C:\Users\tre\AppData\Local\Temp\cc0CYMNH.s:692    .bss.htim2:00000000 $d
C:\Users\tre\AppData\Local\Temp\cc0CYMNH.s:699    .bss.htim3:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
Error_Handler
