
---------- Begin Simulation Statistics ----------
final_tick                                83306962500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  54906                       # Simulator instruction rate (inst/s)
host_mem_usage                                 875964                       # Number of bytes of host memory used
host_op_rate                                   104437                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1821.28                       # Real time elapsed on the host
host_tick_rate                               45740820                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     190209485                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.083307                       # Number of seconds simulated
sim_ticks                                 83306962500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 113187589                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 69439840                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     190209485                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.666139                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.666139                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   5262690                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  3782748                       # number of floating regfile writes
system.cpu.idleCycles                        13535449                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1978145                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 23935942                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.430997                       # Inst execution rate
system.cpu.iew.exec_refs                     54073480                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   21058057                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 9434731                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              35394333                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              16670                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            132783                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             22887651                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           256627996                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              33015423                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2891287                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             238423970                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  60990                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               4418542                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1800128                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               4495920                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          44404                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      1447510                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         530635                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 257979548                       # num instructions consuming a value
system.cpu.iew.wb_count                     235323233                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.643392                       # average fanout of values written-back
system.cpu.iew.wb_producers                 165981942                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.412386                       # insts written-back per cycle
system.cpu.iew.wb_sent                      237388554                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                343714125                       # number of integer regfile reads
system.cpu.int_regfile_writes               184402401                       # number of integer regfile writes
system.cpu.ipc                               0.600190                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.600190                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           4628196      1.92%      1.92% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             180656173     74.86%     76.78% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               174803      0.07%     76.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 26980      0.01%     76.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              131972      0.05%     76.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     76.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     76.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     76.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     76.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     76.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     76.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     76.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                17921      0.01%     76.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     76.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               188414      0.08%     77.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   42      0.00%     77.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                89283      0.04%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              373331      0.15%     77.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                  84      0.00%     77.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               4940      0.00%     77.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd             172      0.00%     77.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            1008      0.00%     77.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv              98      0.00%     77.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult            216      0.00%     77.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.20% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             30627330     12.69%     89.89% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            17606895      7.30%     97.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         3004160      1.24%     98.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        3783143      1.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              241315257                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 8561389                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            16287830                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      7550514                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           13483864                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     4033322                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016714                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2450773     60.76%     60.76% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     60.76% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     60.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     60.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     60.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     60.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     60.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     60.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     60.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     60.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     60.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                     13      0.00%     60.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     60.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   7570      0.19%     60.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     60.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    632      0.02%     60.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   474      0.01%     60.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                    14      0.00%     60.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     60.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   50      0.00%     60.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     60.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     60.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     60.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     60.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     60.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     60.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     60.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     60.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     60.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     60.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     60.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     60.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     60.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     60.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     60.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     60.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     60.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     60.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     60.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     60.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     60.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     60.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     60.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     60.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     60.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     60.98% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 244078      6.05%     67.03% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                491406     12.18%     79.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            714977     17.73%     96.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           123335      3.06%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              232158994                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          623759100                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    227772719                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         309605360                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  256567039                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 241315257                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               60957                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        66418491                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            304617                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          34013                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     64848087                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     153078477                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.576415                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.218812                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            85598392     55.92%     55.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            12668031      8.28%     64.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            11861993      7.75%     71.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            10954213      7.16%     79.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            10296696      6.73%     85.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             8055698      5.26%     91.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             7148912      4.67%     95.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             4254481      2.78%     98.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             2240061      1.46%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       153078477                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.448350                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           1972195                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2563624                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             35394333                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            22887651                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               108537331                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                        166613926                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                         1446086                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   474                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       242704                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        493592                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        12382                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4171184                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2084                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      8346221                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2086                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                30420147                       # Number of BP lookups
system.cpu.branchPred.condPredicted          23030909                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2040518                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             13010904                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                11744537                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             90.266879                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1723797                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect               3418                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1724130                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             567791                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          1156339                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       327545                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        64072882                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           26944                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1643258                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    143743562                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.323256                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.326912                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        90930011     63.26%     63.26% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        14832513     10.32%     73.58% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         7472519      5.20%     78.78% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        10950696      7.62%     86.39% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         4226836      2.94%     89.33% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         2335209      1.62%     90.96% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1763175      1.23%     92.19% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1443417      1.00%     93.19% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         9789186      6.81%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    143743562                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000000                       # Number of instructions committed
system.cpu.commit.opsCommitted              190209485                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    39887497                       # Number of memory references committed
system.cpu.commit.loads                      24784666                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                       17328                       # Number of memory barriers committed
system.cpu.commit.branches                   20853998                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    2473836                       # Number of committed floating point instructions.
system.cpu.commit.integer                   187718751                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               1275750                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1788801      0.94%      0.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    147615342     77.61%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       169051      0.09%     78.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        25920      0.01%     78.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       111370      0.06%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        15694      0.01%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       154554      0.08%     78.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           36      0.00%     78.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        82316      0.04%     78.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       355965      0.19%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult           84      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1947      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd          121      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          528      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv           42      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult          121      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     24341671     12.80%     91.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     13904799      7.31%     99.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       442995      0.23%     99.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1198032      0.63%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    190209485                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       9789186                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     43416151                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43416151                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     44075158                       # number of overall hits
system.cpu.dcache.overall_hits::total        44075158                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1354702                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1354702                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1369694                       # number of overall misses
system.cpu.dcache.overall_misses::total       1369694                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  31504205969                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  31504205969                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  31504205969                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  31504205969                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     44770853                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     44770853                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     45444852                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     45444852                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030259                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030259                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030140                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030140                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 23255.450991                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23255.450991                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 23000.908209                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23000.908209                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       101917                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          471                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4774                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              12                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    21.348345                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    39.250000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       632200                       # number of writebacks
system.cpu.dcache.writebacks::total            632200                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       402723                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       402723                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       402723                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       402723                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       951979                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       951979                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       961916                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       961916                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  21621936971                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  21621936971                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  21891196971                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  21891196971                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.021263                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021263                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.021167                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021167                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 22712.619681                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22712.619681                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 22757.909184                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22757.909184                       # average overall mshr miss latency
system.cpu.dcache.replacements                 959754                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     28541465                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        28541465                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1124807                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1124807                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  21932405000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  21932405000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     29666272                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     29666272                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.037915                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.037915                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19498.816241                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19498.816241                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       392607                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       392607                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       732200                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       732200                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12439093500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12439093500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.024681                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.024681                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 16988.655422                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16988.655422                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14874686                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14874686                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       229895                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       229895                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   9571800969                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9571800969                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     15104581                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     15104581                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015220                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015220                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 41635.533478                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 41635.533478                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        10116                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        10116                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       219779                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       219779                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   9182843471                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9182843471                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.014550                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014550                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 41782.169684                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41782.169684                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       659007                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        659007                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        14992                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        14992                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       673999                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       673999                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.022243                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.022243                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         9937                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         9937                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    269260000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    269260000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.014743                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.014743                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 27096.709268                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 27096.709268                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  83306962500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.794700                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            45038526                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            960266                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             46.902135                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.794700                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999599                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999599                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          223                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          205                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          91849970                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         91849970                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83306962500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 79786406                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              29076374                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  40326027                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               2089542                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1800128                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             11627190                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                408410                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              271288146                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               1779744                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    33024833                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    21062267                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        222561                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         56590                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83306962500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  83306962500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83306962500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           84061711                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      148113059                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    30420147                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           14036125                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      66750105                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 4406266                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                         89                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 7473                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         54291                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           37                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles         1638                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  23001929                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes               1151720                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                        2                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples          153078477                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.865622                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.117524                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                107091550     69.96%     69.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  2140819      1.40%     71.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  3055032      2.00%     73.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  3007059      1.96%     75.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  3515158      2.30%     77.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  3689663      2.41%     80.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  3000746      1.96%     81.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  2826462      1.85%     83.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 24751988     16.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            153078477                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.182579                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.888960                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     19609680                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         19609680                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     19609680                       # number of overall hits
system.cpu.icache.overall_hits::total        19609680                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      3392237                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3392237                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      3392237                       # number of overall misses
system.cpu.icache.overall_misses::total       3392237                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  49777448950                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  49777448950                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  49777448950                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  49777448950                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     23001917                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     23001917                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     23001917                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     23001917                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.147476                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.147476                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.147476                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.147476                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14673.930197                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14673.930197                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14673.930197                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14673.930197                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        24852                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              1204                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    20.641196                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      3211265                       # number of writebacks
system.cpu.icache.writebacks::total           3211265                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst       178951                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       178951                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst       178951                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       178951                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst      3213286                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3213286                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3213286                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3213286                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  44520723464                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  44520723464                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  44520723464                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  44520723464                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.139696                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.139696                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.139696                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.139696                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13855.201020                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13855.201020                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13855.201020                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13855.201020                       # average overall mshr miss latency
system.cpu.icache.replacements                3211265                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     19609680                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        19609680                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      3392237                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3392237                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  49777448950                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  49777448950                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     23001917                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     23001917                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.147476                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.147476                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14673.930197                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14673.930197                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       178951                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       178951                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3213286                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3213286                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  44520723464                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  44520723464                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.139696                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.139696                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13855.201020                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13855.201020                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  83306962500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.612238                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            22822965                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3213285                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.102689                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.612238                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999243                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999243                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          364                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          136                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          49217119                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         49217119                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83306962500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    23014211                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        332378                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83306962500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  83306962500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83306962500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     2520846                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                10609665                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                13758                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation               44404                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                7784820                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                85071                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   3473                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  83306962500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                1800128                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 81265535                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                16290798                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           9483                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  40667550                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              13044983                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              265529610                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                158489                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1414460                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 228337                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               11016604                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands           289250989                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   653635130                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                391950375                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   5677077                       # Number of floating rename lookups
system.cpu.rename.committedMaps             212578709                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 76672253                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     200                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 174                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   8477238                       # count of insts added to the skid buffer
system.cpu.rob.reads                        386696984                       # The number of ROB reads
system.cpu.rob.writes                       517941463                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  190209485                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst              3123653                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               797257                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3920910                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             3123653                       # number of overall hits
system.l2.overall_hits::.cpu.data              797257                       # number of overall hits
system.l2.overall_hits::total                 3920910                       # number of overall hits
system.l2.demand_misses::.cpu.inst              87886                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             163009                       # number of demand (read+write) misses
system.l2.demand_misses::total                 250895                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             87886                       # number of overall misses
system.l2.overall_misses::.cpu.data            163009                       # number of overall misses
system.l2.overall_misses::total                250895                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   6597755500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11947529000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      18545284500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   6597755500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11947529000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     18545284500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          3211539                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           960266                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4171805                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         3211539                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          960266                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4171805                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.027366                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.169754                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.060141                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.027366                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.169754                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.060141                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75071.746353                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 73293.677036                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 73916.516870                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75071.746353                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 73293.677036                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 73916.516870                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              126796                       # number of writebacks
system.l2.writebacks::total                    126796                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst         87886                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        163009                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            250895                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        87886                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       163009                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           250895                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   5702046250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  10284622500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15986668750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   5702046250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  10284622500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15986668750                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.027366                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.169754                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.060141                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.027366                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.169754                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.060141                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 64880.029242                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 63092.359931                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 63718.562546                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 64880.029242                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 63092.359931                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 63718.562546                       # average overall mshr miss latency
system.l2.replacements                         243896                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       632200                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           632200                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       632200                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       632200                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      3210259                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3210259                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      3210259                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3210259                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          416                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           416                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data             1646                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1646                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data              4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  4                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu.data         1650                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1650                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.002424                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.002424                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        53000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        53000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.002424                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.002424                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        13250                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        13250                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            109079                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                109079                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          109338                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              109338                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7677010500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7677010500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        218417                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            218417                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.500593                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.500593                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 70213.562531                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 70213.562531                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       109338                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         109338                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6559445500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6559445500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.500593                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.500593                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 59992.367704                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 59992.367704                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        3123653                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3123653                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        87886                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            87886                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   6597755500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6597755500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      3211539                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3211539                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.027366                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.027366                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75071.746353                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75071.746353                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        87886                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        87886                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   5702046250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5702046250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.027366                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.027366                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 64880.029242                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64880.029242                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        688178                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            688178                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        53671                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           53671                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4270518500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4270518500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       741849                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        741849                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.072348                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.072348                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79568.454100                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79568.454100                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        53671                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        53671                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3725177000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3725177000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.072348                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.072348                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69407.631682                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69407.631682                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  83306962500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8166.069443                       # Cycle average of tags in use
system.l2.tags.total_refs                     8342675                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    252088                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     33.094296                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     183.680171                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3585.911299                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4396.477973                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.022422                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.437733                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.536679                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996835                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          214                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1482                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4153                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2322                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  66996848                       # Number of tag accesses
system.l2.tags.data_accesses                 66996848                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83306962500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    126793.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     87886.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    162542.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001043320750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7599                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7599                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              638791                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             119261                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      250895                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     126796                       # Number of write requests accepted
system.mem_ctrls.readBursts                    250895                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   126796                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    467                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.98                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                250895                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               126796                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  219769                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   26219                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3826                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     577                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         7599                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.953941                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.630544                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     72.218729                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          7596     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7599                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7599                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.682195                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.653993                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.985783                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5060     66.59%     66.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              103      1.36%     67.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2239     29.46%     97.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              187      2.46%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8      0.11%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7599                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   29888                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                16057280                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8114944                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    192.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     97.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   83306571500                       # Total gap between requests
system.mem_ctrls.avgGap                     220568.06                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      5624704                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     10402688                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      8113152                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 67517814.012244179845                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 124871771.672145649791                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 97388642.635962158442                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        87886                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       163009                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       126796                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst   2801758750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   4909676500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1993453855000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     31879.47                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     30119.05                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  15721740.87                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      5624704                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     10432576                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      16057280                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      5624704                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      5624704                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      8114944                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      8114944                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        87886                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       163009                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         250895                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       126796                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        126796                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     67517814                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    125230541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        192748355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     67517814                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     67517814                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     97410153                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        97410153                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     97410153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     67517814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    125230541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       290158509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               250428                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              126768                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        15008                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17224                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        19878                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        15459                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        17112                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12970                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12092                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        16109                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        14848                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        16585                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        18125                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        17663                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        15982                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12517                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12359                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        16497                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7532                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         8544                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         9753                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         8600                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7635                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6885                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         7017                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         7499                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         7417                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         8203                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         8119                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         8330                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         8057                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         7115                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         7550                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         8512                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3015910250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1252140000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         7711435250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12043.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30793.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              172039                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              73032                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            68.70                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           57.61                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       132124                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   182.710787                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   121.098243                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   217.230668                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        68305     51.70%     51.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        35973     27.23%     78.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        11087      8.39%     87.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         5260      3.98%     91.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         3136      2.37%     93.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         2023      1.53%     95.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1312      0.99%     96.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          922      0.70%     96.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         4106      3.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       132124                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              16027392                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            8113152                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              192.389586                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               97.388643                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.26                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.50                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.76                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               64.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  83306962500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       471554160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       250636980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      898583280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     331287300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6576033360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  23968031460                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  11806268160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   44302394700                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   531.797024                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  30443276500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2781740000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  50081946000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       471818340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       250773600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      889472640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     330441660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6576033360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  24260365080                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  11560092480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   44338997160                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   532.236392                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  29800609750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2781740000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  50724612750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  83306962500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             141557                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       126796                       # Transaction distribution
system.membus.trans_dist::CleanEvict           115897                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq            109338                       # Transaction distribution
system.membus.trans_dist::ReadExResp           109338                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        141557                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       744487                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       744487                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 744487                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     24172224                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     24172224                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                24172224                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            250899                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  250899    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              250899                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  83306962500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           250194000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          313618750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           3955134                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       758996                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3211265                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          444654                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1650                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1650                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           218417                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          218417                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3213286                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       741849                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      9636089                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2883586                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              12519675                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    411059392                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    101917824                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              512977216                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          245643                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8226752                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4419098                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003275                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.057145                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4404626     99.67%     99.67% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  14470      0.33%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4419098                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  83306962500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         8016575500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4821113623                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1441774896                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
