\hypertarget{group___r_c_c_ex___u_a_r_t7___clock___source}{}\doxysection{RCCEx UART7 Clock Source}
\label{group___r_c_c_ex___u_a_r_t7___clock___source}\index{RCCEx UART7 Clock Source@{RCCEx UART7 Clock Source}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___u_a_r_t7___clock___source_ga5615078edc10bef0f9ccfc1057b12410}{RCC\+\_\+\+UART7\+CLKSOURCE\+\_\+\+D2\+PCLK1}}~\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t234578___clock___source_ga305a64a4b87606c75227e9d90ea31df2}{RCC\+\_\+\+USART234578\+CLKSOURCE\+\_\+\+D2\+PCLK1}}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___u_a_r_t7___clock___source_gaf363f0bba1c90ca0ad7caef7d87a8e6f}{RCC\+\_\+\+UART7\+CLKSOURCE\+\_\+\+PLL2}}~\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t234578___clock___source_gad3d143447de46a306282b7f1c2b5c680}{RCC\+\_\+\+USART234578\+CLKSOURCE\+\_\+\+PLL2}}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___u_a_r_t7___clock___source_ga6aabdef991ffb0d91f0d0c80349d71ad}{RCC\+\_\+\+UART7\+CLKSOURCE\+\_\+\+PLL3}}~\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t234578___clock___source_ga3ec34de2376f899e2cf8e686641db386}{RCC\+\_\+\+USART234578\+CLKSOURCE\+\_\+\+PLL3}}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___u_a_r_t7___clock___source_ga3111806bfc93535645e7097bfd446151}{RCC\+\_\+\+UART7\+CLKSOURCE\+\_\+\+HSI}}~\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t234578___clock___source_ga6de28a2265e45e2b754ea7ca398fc087}{RCC\+\_\+\+USART234578\+CLKSOURCE\+\_\+\+HSI}}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___u_a_r_t7___clock___source_ga0509ff9e391180ca7c318801cf10c5c2}{RCC\+\_\+\+UART7\+CLKSOURCE\+\_\+\+CSI}}~\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t234578___clock___source_ga4dd0846b76200dbd72e1d734caa861aa}{RCC\+\_\+\+USART234578\+CLKSOURCE\+\_\+\+CSI}}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___u_a_r_t7___clock___source_ga391e0c8bbbb17d9c9d4776c8fedc374c}{RCC\+\_\+\+UART7\+CLKSOURCE\+\_\+\+LSE}}~\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t234578___clock___source_gacae24e07e782d267e97c2944bc118ece}{RCC\+\_\+\+USART234578\+CLKSOURCE\+\_\+\+LSE}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c_ex___u_a_r_t7___clock___source_ga0509ff9e391180ca7c318801cf10c5c2}\label{group___r_c_c_ex___u_a_r_t7___clock___source_ga0509ff9e391180ca7c318801cf10c5c2}} 
\index{RCCEx UART7 Clock Source@{RCCEx UART7 Clock Source}!RCC\_UART7CLKSOURCE\_CSI@{RCC\_UART7CLKSOURCE\_CSI}}
\index{RCC\_UART7CLKSOURCE\_CSI@{RCC\_UART7CLKSOURCE\_CSI}!RCCEx UART7 Clock Source@{RCCEx UART7 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_UART7CLKSOURCE\_CSI}{RCC\_UART7CLKSOURCE\_CSI}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+UART7\+CLKSOURCE\+\_\+\+CSI~\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t234578___clock___source_ga4dd0846b76200dbd72e1d734caa861aa}{RCC\+\_\+\+USART234578\+CLKSOURCE\+\_\+\+CSI}}}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l00732}{732}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___u_a_r_t7___clock___source_ga5615078edc10bef0f9ccfc1057b12410}\label{group___r_c_c_ex___u_a_r_t7___clock___source_ga5615078edc10bef0f9ccfc1057b12410}} 
\index{RCCEx UART7 Clock Source@{RCCEx UART7 Clock Source}!RCC\_UART7CLKSOURCE\_D2PCLK1@{RCC\_UART7CLKSOURCE\_D2PCLK1}}
\index{RCC\_UART7CLKSOURCE\_D2PCLK1@{RCC\_UART7CLKSOURCE\_D2PCLK1}!RCCEx UART7 Clock Source@{RCCEx UART7 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_UART7CLKSOURCE\_D2PCLK1}{RCC\_UART7CLKSOURCE\_D2PCLK1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+UART7\+CLKSOURCE\+\_\+\+D2\+PCLK1~\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t234578___clock___source_ga305a64a4b87606c75227e9d90ea31df2}{RCC\+\_\+\+USART234578\+CLKSOURCE\+\_\+\+D2\+PCLK1}}}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l00728}{728}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___u_a_r_t7___clock___source_ga3111806bfc93535645e7097bfd446151}\label{group___r_c_c_ex___u_a_r_t7___clock___source_ga3111806bfc93535645e7097bfd446151}} 
\index{RCCEx UART7 Clock Source@{RCCEx UART7 Clock Source}!RCC\_UART7CLKSOURCE\_HSI@{RCC\_UART7CLKSOURCE\_HSI}}
\index{RCC\_UART7CLKSOURCE\_HSI@{RCC\_UART7CLKSOURCE\_HSI}!RCCEx UART7 Clock Source@{RCCEx UART7 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_UART7CLKSOURCE\_HSI}{RCC\_UART7CLKSOURCE\_HSI}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+UART7\+CLKSOURCE\+\_\+\+HSI~\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t234578___clock___source_ga6de28a2265e45e2b754ea7ca398fc087}{RCC\+\_\+\+USART234578\+CLKSOURCE\+\_\+\+HSI}}}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l00731}{731}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___u_a_r_t7___clock___source_ga391e0c8bbbb17d9c9d4776c8fedc374c}\label{group___r_c_c_ex___u_a_r_t7___clock___source_ga391e0c8bbbb17d9c9d4776c8fedc374c}} 
\index{RCCEx UART7 Clock Source@{RCCEx UART7 Clock Source}!RCC\_UART7CLKSOURCE\_LSE@{RCC\_UART7CLKSOURCE\_LSE}}
\index{RCC\_UART7CLKSOURCE\_LSE@{RCC\_UART7CLKSOURCE\_LSE}!RCCEx UART7 Clock Source@{RCCEx UART7 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_UART7CLKSOURCE\_LSE}{RCC\_UART7CLKSOURCE\_LSE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+UART7\+CLKSOURCE\+\_\+\+LSE~\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t234578___clock___source_gacae24e07e782d267e97c2944bc118ece}{RCC\+\_\+\+USART234578\+CLKSOURCE\+\_\+\+LSE}}}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l00733}{733}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___u_a_r_t7___clock___source_gaf363f0bba1c90ca0ad7caef7d87a8e6f}\label{group___r_c_c_ex___u_a_r_t7___clock___source_gaf363f0bba1c90ca0ad7caef7d87a8e6f}} 
\index{RCCEx UART7 Clock Source@{RCCEx UART7 Clock Source}!RCC\_UART7CLKSOURCE\_PLL2@{RCC\_UART7CLKSOURCE\_PLL2}}
\index{RCC\_UART7CLKSOURCE\_PLL2@{RCC\_UART7CLKSOURCE\_PLL2}!RCCEx UART7 Clock Source@{RCCEx UART7 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_UART7CLKSOURCE\_PLL2}{RCC\_UART7CLKSOURCE\_PLL2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+UART7\+CLKSOURCE\+\_\+\+PLL2~\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t234578___clock___source_gad3d143447de46a306282b7f1c2b5c680}{RCC\+\_\+\+USART234578\+CLKSOURCE\+\_\+\+PLL2}}}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l00729}{729}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___u_a_r_t7___clock___source_ga6aabdef991ffb0d91f0d0c80349d71ad}\label{group___r_c_c_ex___u_a_r_t7___clock___source_ga6aabdef991ffb0d91f0d0c80349d71ad}} 
\index{RCCEx UART7 Clock Source@{RCCEx UART7 Clock Source}!RCC\_UART7CLKSOURCE\_PLL3@{RCC\_UART7CLKSOURCE\_PLL3}}
\index{RCC\_UART7CLKSOURCE\_PLL3@{RCC\_UART7CLKSOURCE\_PLL3}!RCCEx UART7 Clock Source@{RCCEx UART7 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_UART7CLKSOURCE\_PLL3}{RCC\_UART7CLKSOURCE\_PLL3}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+UART7\+CLKSOURCE\+\_\+\+PLL3~\mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t234578___clock___source_ga3ec34de2376f899e2cf8e686641db386}{RCC\+\_\+\+USART234578\+CLKSOURCE\+\_\+\+PLL3}}}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l00730}{730}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

