# Automatically generated by Amaranth 0.3. Do not edit.
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.mux"
module \mux
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
  wire width 1 input 0 \spi_device__sck
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
  wire width 1 input 1 \spi_device__sdi
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
  wire width 1 output 2 \spi_device__sdo
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
  wire width 1 output 3 \spi_device__sck$1
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
  wire width 1 output 4 \spi_device__sdi$2
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
  wire width 1 input 5 \spi_device__sdo$3
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
  wire width 1 input 6 \spi_device__cs
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:765"
  wire width 1 output 7 \spi_device__sck$4
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
  wire width 1 input 8 \spi_device__cs$5
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
  wire width 1 output 9 \spi_device__sdi$6
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
  wire width 1 input 10 \spi_device__sdo$7
  process $group_0
    assign \spi_device__sdo 1'0
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:979"
    switch { \spi_device__cs$5 \spi_device__cs }
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:979"
      case 2'-1
        assign \spi_device__sdo \spi_device__sdo$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:979"
      case 2'1-
        assign \spi_device__sdo \spi_device__sdo$7
    end
    sync init
  end
  process $group_1
    assign \spi_device__sck$1 1'0
    assign \spi_device__sck$1 \spi_device__sck
    sync init
  end
  process $group_2
    assign \spi_device__sdi$2 1'0
    assign \spi_device__sdi$2 \spi_device__sdi
    sync init
  end
  process $group_3
    assign \spi_device__sck$4 1'0
    assign \spi_device__sck$4 \spi_device__sck
    sync init
  end
  process $group_4
    assign \spi_device__sdi$6 1'0
    assign \spi_device__sdi$6 \spi_device__sdi
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$0.interface"
module \interface
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:228"
  wire width 1 input 0 \rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:228"
  wire width 1 input 1 \clk
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:499"
  wire width 1 input 2 \spi_device__sck
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
  wire width 1 input 3 \spi_device__sdi
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
  wire width 1 output 4 \spi_device__sdo
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
  wire width 1 \spi_device__sdo$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
  wire width 1 input 5 \spi_device__cs
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:483"
  wire width 1 output 6 \idle
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:484"
  wire width 1 output 7 \stalled
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:474"
  wire width 8 output 8 \command
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:474"
  wire width 8 \command$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:478"
  wire width 16 output 9 \word_received
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:478"
  wire width 16 \word_received$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:480"
  wire width 1 output 10 \word_complete
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:480"
  wire width 1 \word_complete$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:479"
  wire width 16 input 11 \word_to_send
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:475"
  wire width 1 \command_ready
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:475"
  wire width 1 \command_ready$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:516"
  wire width 3 \fsm_state
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:516"
  wire width 3 \fsm_state$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:503"
  wire width 5 \bit_count
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:503"
  wire width 5 \bit_count$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:548"
  wire width 1 $1
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:548"
  cell $lt $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \bit_count
    connect \B 4'1000
    connect \Y $1
  end
  process $group_0
    assign \command_ready$next \command_ready
    assign \command_ready$next 1'0
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:516"
    switch \fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:524"
      attribute \amaranth.decoding "STALL/1"
      case 3'001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:533"
      attribute \amaranth.decoding "IDLE/0"
      case 3'000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:541"
      attribute \amaranth.decoding "RECEIVE_COMMAND/2"
      case 3'010
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:548"
        switch { $1 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:548"
          case 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:556"
          case
            assign \command_ready$next 1'1
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:566"
      attribute \amaranth.decoding "PROCESSING/3"
      case 3'011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:571"
      attribute \amaranth.decoding "LATCH_OUTPUT/4"
      case 3'100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:577"
      attribute \amaranth.decoding "SHIFT_DATA/5"
      case 3'101
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \command_ready$next 1'0
    end
    sync init
      update \command_ready 1'0
    sync posedge \clk
      update \command_ready \command_ready$next
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:586"
  wire width 1 $3
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:586"
  cell $lt $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \bit_count
    connect \B 5'10000
    connect \Y $3
  end
  process $group_1
    assign \word_complete$next \word_complete
    assign \word_complete$next 1'0
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:516"
    switch \fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:524"
      attribute \amaranth.decoding "STALL/1"
      case 3'001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:533"
      attribute \amaranth.decoding "IDLE/0"
      case 3'000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:541"
      attribute \amaranth.decoding "RECEIVE_COMMAND/2"
      case 3'010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:566"
      attribute \amaranth.decoding "PROCESSING/3"
      case 3'011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:571"
      attribute \amaranth.decoding "LATCH_OUTPUT/4"
      case 3'100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:577"
      attribute \amaranth.decoding "SHIFT_DATA/5"
      case 3'101
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:586"
        switch { $3 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:586"
          case 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:594"
          case
            assign \word_complete$next 1'1
        end
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \word_complete$next 1'0
    end
    sync init
      update \word_complete 1'0
    sync posedge \clk
      update \word_complete \word_complete$next
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:518"
  wire width 1 $5
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:518"
  cell $eq $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \fsm_state
    connect \B 1'0
    connect \Y $5
  end
  process $group_2
    assign \idle 1'0
    assign \idle $5
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:519"
  wire width 1 $7
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:519"
  cell $eq $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \fsm_state
    connect \B 1'1
    connect \Y $7
  end
  process $group_3
    assign \stalled 1'0
    assign \stalled $7
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:527"
  wire width 1 $9
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:527"
  cell $not $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \spi_device__cs
    connect \Y $9
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:544"
  wire width 1 $11
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:544"
  cell $not $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \spi_device__cs
    connect \Y $11
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:548"
  wire width 1 $13
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:548"
  cell $lt $14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \bit_count
    connect \B 4'1000
    connect \Y $13
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:580"
  wire width 1 $15
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:580"
  cell $not $16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \spi_device__cs
    connect \Y $15
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:586"
  wire width 1 $17
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:586"
  cell $lt $18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \bit_count
    connect \B 5'10000
    connect \Y $17
  end
  process $group_4
    assign \fsm_state$next \fsm_state
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:516"
    switch \fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:524"
      attribute \amaranth.decoding "STALL/1"
      case 3'001
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:527"
        switch { $9 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:527"
          case 1'1
            assign \fsm_state$next 3'000
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:533"
      attribute \amaranth.decoding "IDLE/0"
      case 3'000
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:536"
        switch { \spi_device__cs }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:536"
          case 1'1
            assign \fsm_state$next 3'010
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:541"
      attribute \amaranth.decoding "RECEIVE_COMMAND/2"
      case 3'010
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:544"
        switch { $11 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:544"
          case 1'1
            assign \fsm_state$next 3'000
        end
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:548"
        switch { $13 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:548"
          case 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:556"
          case
            assign \fsm_state$next 3'011
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:566"
      attribute \amaranth.decoding "PROCESSING/3"
      case 3'011
        assign \fsm_state$next 3'100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:571"
      attribute \amaranth.decoding "LATCH_OUTPUT/4"
      case 3'100
        assign \fsm_state$next 3'101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:577"
      attribute \amaranth.decoding "SHIFT_DATA/5"
      case 3'101
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:580"
        switch { $15 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:580"
          case 1'1
            assign \fsm_state$next 3'000
        end
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:586"
        switch { $17 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:586"
          case 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:594"
          case
            assign \fsm_state$next 3'001
        end
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \fsm_state$next 3'001
    end
    sync init
      update \fsm_state 3'001
    sync posedge \clk
      update \fsm_state \fsm_state$next
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:548"
  wire width 1 $19
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:548"
  cell $lt $20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \bit_count
    connect \B 4'1000
    connect \Y $19
  end
  attribute \amaranth.sample_reg 1
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:499"
  wire width 1 $sample$s$spi_device__sck$sync$1
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:499"
  wire width 1 $sample$s$spi_device__sck$sync$1$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373"
  wire width 1 $21
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373"
  cell $not $22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \spi_device__sck
    connect \Y $21
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373"
  wire width 1 $23
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373"
  cell $and $24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $sample$s$spi_device__sck$sync$1
    connect \B $21
    connect \Y $23
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:551"
  wire width 6 $25
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:551"
  wire width 6 $26
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:551"
  cell $add $27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 6
    connect \A \bit_count
    connect \B 1'1
    connect \Y $26
  end
  connect $25 $26
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:586"
  wire width 1 $28
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:586"
  cell $lt $29
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \bit_count
    connect \B 5'10000
    connect \Y $28
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373"
  wire width 1 $30
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373"
  cell $not $31
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \spi_device__sck
    connect \Y $30
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373"
  wire width 1 $32
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373"
  cell $and $33
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $sample$s$spi_device__sck$sync$1
    connect \B $30
    connect \Y $32
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:589"
  wire width 6 $34
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:589"
  wire width 6 $35
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:589"
  cell $add $36
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 6
    connect \A \bit_count
    connect \B 1'1
    connect \Y $35
  end
  connect $34 $35
  process $group_5
    assign \bit_count$next \bit_count
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:516"
    switch \fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:524"
      attribute \amaranth.decoding "STALL/1"
      case 3'001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:533"
      attribute \amaranth.decoding "IDLE/0"
      case 3'000
        assign \bit_count$next 5'00000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:541"
      attribute \amaranth.decoding "RECEIVE_COMMAND/2"
      case 3'010
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:548"
        switch { $19 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:548"
          case 1'1
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:549"
            switch { $23 }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:549"
              case 1'1
                assign \bit_count$next $25 [4:0]
            end
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:556"
          case
            assign \bit_count$next 5'00000
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:566"
      attribute \amaranth.decoding "PROCESSING/3"
      case 3'011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:571"
      attribute \amaranth.decoding "LATCH_OUTPUT/4"
      case 3'100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:577"
      attribute \amaranth.decoding "SHIFT_DATA/5"
      case 3'101
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:586"
        switch { $28 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:586"
          case 1'1
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:587"
            switch { $32 }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:587"
              case 1'1
                assign \bit_count$next $34 [4:0]
            end
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:594"
          case
            assign \bit_count$next 5'00000
        end
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \bit_count$next 5'00000
    end
    sync init
      update \bit_count 5'00000
    sync posedge \clk
      update \bit_count \bit_count$next
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:506"
  wire width 8 \current_command
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:506"
  wire width 8 \current_command$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:548"
  wire width 1 $37
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:548"
  cell $lt $38
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \bit_count
    connect \B 4'1000
    connect \Y $37
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373"
  wire width 1 $39
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373"
  cell $not $40
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \spi_device__sck
    connect \Y $39
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373"
  wire width 1 $41
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373"
  cell $and $42
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $sample$s$spi_device__sck$sync$1
    connect \B $39
    connect \Y $41
  end
  process $group_6
    assign \current_command$next \current_command
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:516"
    switch \fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:524"
      attribute \amaranth.decoding "STALL/1"
      case 3'001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:533"
      attribute \amaranth.decoding "IDLE/0"
      case 3'000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:541"
      attribute \amaranth.decoding "RECEIVE_COMMAND/2"
      case 3'010
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:548"
        switch { $37 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:548"
          case 1'1
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:549"
            switch { $41 }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:549"
              case 1'1
                assign \current_command$next { \current_command [6:0] \spi_device__sdi }
            end
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:556"
          case
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:566"
      attribute \amaranth.decoding "PROCESSING/3"
      case 3'011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:571"
      attribute \amaranth.decoding "LATCH_OUTPUT/4"
      case 3'100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:577"
      attribute \amaranth.decoding "SHIFT_DATA/5"
      case 3'101
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \current_command$next 8'00000000
    end
    sync init
      update \current_command 8'00000000
    sync posedge \clk
      update \current_command \current_command$next
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:548"
  wire width 1 $43
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:548"
  cell $lt $44
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \bit_count
    connect \B 4'1000
    connect \Y $43
  end
  process $group_7
    assign \command$next \command
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:516"
    switch \fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:524"
      attribute \amaranth.decoding "STALL/1"
      case 3'001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:533"
      attribute \amaranth.decoding "IDLE/0"
      case 3'000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:541"
      attribute \amaranth.decoding "RECEIVE_COMMAND/2"
      case 3'010
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:548"
        switch { $43 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:548"
          case 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:556"
          case
            assign \command$next \current_command
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:566"
      attribute \amaranth.decoding "PROCESSING/3"
      case 3'011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:571"
      attribute \amaranth.decoding "LATCH_OUTPUT/4"
      case 3'100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:577"
      attribute \amaranth.decoding "SHIFT_DATA/5"
      case 3'101
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \command$next 8'00000000
    end
    sync init
      update \command 8'00000000
    sync posedge \clk
      update \command \command$next
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:507"
  wire width 16 \current_word
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:507"
  wire width 16 \current_word$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:586"
  wire width 1 $45
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:586"
  cell $lt $46
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \bit_count
    connect \B 5'10000
    connect \Y $45
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373"
  wire width 1 $47
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373"
  cell $not $48
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \spi_device__sck
    connect \Y $47
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373"
  wire width 1 $49
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373"
  cell $and $50
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $sample$s$spi_device__sck$sync$1
    connect \B $47
    connect \Y $49
  end
  process $group_8
    assign \current_word$next \current_word
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:516"
    switch \fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:524"
      attribute \amaranth.decoding "STALL/1"
      case 3'001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:533"
      attribute \amaranth.decoding "IDLE/0"
      case 3'000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:541"
      attribute \amaranth.decoding "RECEIVE_COMMAND/2"
      case 3'010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:566"
      attribute \amaranth.decoding "PROCESSING/3"
      case 3'011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:571"
      attribute \amaranth.decoding "LATCH_OUTPUT/4"
      case 3'100
        assign \current_word$next \word_to_send
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:577"
      attribute \amaranth.decoding "SHIFT_DATA/5"
      case 3'101
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:586"
        switch { $45 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:586"
          case 1'1
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:587"
            switch { $49 }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:587"
              case 1'1
                assign \current_word$next { \current_word [14:0] \spi_device__sdi }
            end
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:594"
          case
        end
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \current_word$next 16'0000000000000000
    end
    sync init
      update \current_word 16'0000000000000000
    sync posedge \clk
      update \current_word \current_word$next
  end
  process $group_9
    assign \spi_device__sdo$next \spi_device__sdo
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:516"
    switch \fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:524"
      attribute \amaranth.decoding "STALL/1"
      case 3'001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:533"
      attribute \amaranth.decoding "IDLE/0"
      case 3'000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:541"
      attribute \amaranth.decoding "RECEIVE_COMMAND/2"
      case 3'010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:566"
      attribute \amaranth.decoding "PROCESSING/3"
      case 3'011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:571"
      attribute \amaranth.decoding "LATCH_OUTPUT/4"
      case 3'100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:577"
      attribute \amaranth.decoding "SHIFT_DATA/5"
      case 3'101
        assign \spi_device__sdo$next \current_word [15]
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \spi_device__sdo$next 1'0
    end
    sync init
      update \spi_device__sdo 1'0
    sync posedge \clk
      update \spi_device__sdo \spi_device__sdo$next
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:586"
  wire width 1 $51
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:586"
  cell $lt $52
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \bit_count
    connect \B 5'10000
    connect \Y $51
  end
  process $group_10
    assign \word_received$next \word_received
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:516"
    switch \fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:524"
      attribute \amaranth.decoding "STALL/1"
      case 3'001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:533"
      attribute \amaranth.decoding "IDLE/0"
      case 3'000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:541"
      attribute \amaranth.decoding "RECEIVE_COMMAND/2"
      case 3'010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:566"
      attribute \amaranth.decoding "PROCESSING/3"
      case 3'011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:571"
      attribute \amaranth.decoding "LATCH_OUTPUT/4"
      case 3'100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:577"
      attribute \amaranth.decoding "SHIFT_DATA/5"
      case 3'101
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:586"
        switch { $51 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:586"
          case 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:594"
          case
            assign \word_received$next \current_word
        end
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \word_received$next 16'0000000000000000
    end
    sync init
      update \word_received 16'0000000000000000
    sync posedge \clk
      update \word_received \word_received$next
  end
  process $group_11
    assign $sample$s$spi_device__sck$sync$1$next $sample$s$spi_device__sck$sync$1
    assign $sample$s$spi_device__sck$sync$1$next \spi_device__sck
    sync init
      update $sample$s$spi_device__sck$sync$1 1'0
    sync posedge \clk
      update $sample$s$spi_device__sck$sync$1 $sample$s$spi_device__sck$sync$1$next
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$0.unbuffered.produce_enc"
module \produce_enc
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149"
  wire width 6 input 0 \i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150"
  wire width 6 output 1 \o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154"
  wire width 6 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154"
  cell $xor $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 6
    connect \A \i
    connect \B \i [5:1]
    connect \Y $1
  end
  process $group_0
    assign \o 6'000000
    assign \o $1
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$0.unbuffered.produce_cdc"
module \produce_cdc
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:228"
  wire width 1 input 0 \rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:228"
  wire width 1 input 1 \clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:344"
  wire width 6 input 2 \produce_w_gry
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:345"
  wire width 6 output 3 \produce_r_gry
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 6 \stage0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 6 \stage0$next
  process $group_0
    assign \stage0$next \stage0
    assign \stage0$next \produce_w_gry
    sync init
      update \stage0 6'000000
    sync posedge \clk
      update \stage0 \stage0$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 6 \stage1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 6 \stage1$next
  process $group_1
    assign \stage1$next \stage1
    assign \stage1$next \stage0
    sync init
      update \stage1 6'000000
    sync posedge \clk
      update \stage1 \stage1$next
  end
  process $group_2
    assign \produce_r_gry 6'000000
    assign \produce_r_gry \stage1
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$0.unbuffered.consume_enc"
module \consume_enc
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149"
  wire width 6 input 0 \i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150"
  wire width 6 output 1 \o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154"
  wire width 6 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154"
  cell $xor $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 6
    connect \A \i
    connect \B \i [5:1]
    connect \Y $1
  end
  process $group_0
    assign \o 6'000000
    assign \o $1
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$0.unbuffered.consume_cdc"
module \consume_cdc
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:228"
  wire width 1 input 0 \rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:228"
  wire width 1 input 1 \clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:353"
  wire width 6 input 2 \consume_r_gry
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:354"
  wire width 6 output 3 \consume_w_gry
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 6 \stage0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 6 \stage0$next
  process $group_0
    assign \stage0$next \stage0
    assign \stage0$next \consume_r_gry
    sync init
      update \stage0 6'000000
    sync posedge \clk
      update \stage0 \stage0$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 6 \stage1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 6 \stage1$next
  process $group_1
    assign \stage1$next \stage1
    assign \stage1$next \stage0
    sync init
      update \stage1 6'000000
    sync posedge \clk
      update \stage1 \stage1$next
  end
  process $group_2
    assign \consume_w_gry 6'000000
    assign \consume_w_gry \stage1
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$0.unbuffered.consume_dec"
module \consume_dec
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
  wire width 6 input 0 \i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177"
  wire width 6 output 1 \o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [5]
    connect \B \i [4]
    connect \Y $1
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $3
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [4]
    connect \B \i [3]
    connect \Y $3
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $5
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [3]
    connect \B \i [2]
    connect \Y $5
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $7
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [2]
    connect \B \i [1]
    connect \Y $7
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $9
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [1]
    connect \B \i [0]
    connect \Y $9
  end
  process $group_0
    assign \o 6'000000
    assign \o [5] \i [5]
    assign \o [4] $1
    assign \o [3] $3
    assign \o [2] $5
    assign \o [1] $7
    assign \o [0] $9
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$0.unbuffered.produce_dec"
module \produce_dec
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
  wire width 6 input 0 \i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177"
  wire width 6 output 1 \o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [5]
    connect \B \i [4]
    connect \Y $1
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $3
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [4]
    connect \B \i [3]
    connect \Y $3
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $5
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [3]
    connect \B \i [2]
    connect \Y $5
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $7
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [2]
    connect \B \i [1]
    connect \Y $7
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $9
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [1]
    connect \B \i [0]
    connect \Y $9
  end
  process $group_0
    assign \o 6'000000
    assign \o [5] \i [5]
    assign \o [4] $1
    assign \o [3] $3
    assign \o [2] $5
    assign \o [1] $7
    assign \o [0] $9
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$0.unbuffered.rst_cdc"
module \rst_cdc
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:228"
  wire width 1 input 0 \rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:228"
  wire width 1 input 1 \clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:415"
  wire width 1 output 2 \r_rst
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:163"
  wire width 1 \async_ff_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:163"
  wire width 1 \async_ff_rst
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164"
  wire width 1 \stage0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164"
  wire width 1 \stage0$next
  process $group_0
    assign \stage0$next \stage0
    assign \stage0$next 1'0
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \async_ff_rst
      case 1'1
        assign \stage0$next 1'1
    end
    sync init
      update \stage0 1'1
    sync posedge \async_ff_clk
      update \stage0 \stage0$next
    sync posedge \async_ff_rst
      update \stage0 \stage0$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164"
  wire width 1 \stage1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164"
  wire width 1 \stage1$next
  process $group_1
    assign \stage1$next \stage1
    assign \stage1$next \stage0
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \async_ff_rst
      case 1'1
        assign \stage1$next 1'1
    end
    sync init
      update \stage1 1'1
    sync posedge \async_ff_clk
      update \stage1 \stage1$next
    sync posedge \async_ff_rst
      update \stage1 \stage1$next
  end
  process $group_2
    assign \async_ff_rst 1'0
    assign \async_ff_rst \rst
    sync init
  end
  process $group_3
    assign \async_ff_clk 1'0
    assign \async_ff_clk \clk
    sync init
  end
  process $group_4
    assign \r_rst 1'0
    assign \r_rst \stage1
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$0.unbuffered.rst_dec"
module \rst_dec
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
  wire width 6 input 0 \i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177"
  wire width 6 output 1 \o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [5]
    connect \B \i [4]
    connect \Y $1
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $3
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [4]
    connect \B \i [3]
    connect \Y $3
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $5
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [3]
    connect \B \i [2]
    connect \Y $5
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $7
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [2]
    connect \B \i [1]
    connect \Y $7
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $9
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [1]
    connect \B \i [0]
    connect \Y $9
  end
  process $group_0
    assign \o 6'000000
    assign \o [5] \i [5]
    assign \o [4] $1
    assign \o [3] $3
    assign \o [2] $5
    assign \o [1] $7
    assign \o [0] $9
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$0.unbuffered"
module \unbuffered
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:228"
  wire width 1 input 0 \rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:228"
  wire width 1 input 1 \clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78"
  wire width 16 input 2 \w_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 output 3 \w_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 input 4 \w_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86"
  wire width 6 output 5 \r_level
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81"
  wire width 6 output 6 \w_level
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81"
  wire width 6 \w_level$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83"
  wire width 16 output 7 \r_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 output 8 \r_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:311"
  wire width 1 output 9 \r_rst
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:311"
  wire width 1 \r_rst$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 input 10 \r_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149"
  wire width 6 \produce_enc_i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150"
  wire width 6 \produce_enc_o
  cell \produce_enc \produce_enc
    connect \i \produce_enc_i
    connect \o \produce_enc_o
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:344"
  wire width 6 \produce_cdc_produce_w_gry
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:344"
  wire width 6 \produce_cdc_produce_w_gry$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:345"
  wire width 6 \produce_cdc_produce_r_gry
  cell \produce_cdc \produce_cdc
    connect \rst \rst
    connect \clk \clk
    connect \produce_w_gry \produce_cdc_produce_w_gry
    connect \produce_r_gry \produce_cdc_produce_r_gry
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149"
  wire width 6 \consume_enc_i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150"
  wire width 6 \consume_enc_o
  cell \consume_enc \consume_enc
    connect \i \consume_enc_i
    connect \o \consume_enc_o
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:353"
  wire width 6 \consume_cdc_consume_r_gry
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:353"
  wire width 6 \consume_cdc_consume_r_gry$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:354"
  wire width 6 \consume_cdc_consume_w_gry
  cell \consume_cdc \consume_cdc
    connect \rst \rst
    connect \clk \clk
    connect \consume_r_gry \consume_cdc_consume_r_gry
    connect \consume_w_gry \consume_cdc_consume_w_gry
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
  wire width 6 \consume_dec_i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177"
  wire width 6 \consume_dec_o
  cell \consume_dec \consume_dec
    connect \i \consume_dec_i
    connect \o \consume_dec_o
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
  wire width 6 \produce_dec_i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177"
  wire width 6 \produce_dec_o
  cell \produce_dec \produce_dec
    connect \i \produce_dec_i
    connect \o \produce_dec_o
  end
  memory width 16 size 32 \storage
  cell $meminit $1
    parameter \MEMID "\\storage"
    parameter \ABITS 6
    parameter \WIDTH 16
    parameter \WORDS 32
    parameter \PRIORITY 0
    connect \ADDR 6'000000
    connect \DATA 512'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:387"
  wire width 1 \storage_w_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:387"
  wire width 5 \storage_w_addr
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:387"
  wire width 16 \storage_w_data
  cell $memwr \w_port
    parameter \MEMID "\\storage"
    parameter \ABITS 5
    parameter \WIDTH 16
    parameter \CLK_ENABLE 1
    parameter \CLK_POLARITY 1
    parameter \PRIORITY 0
    connect \CLK \clk
    connect \EN { { \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en } }
    connect \ADDR \storage_w_addr
    connect \DATA \storage_w_data
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:388"
  wire width 1 \storage_r_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:388"
  wire width 5 \storage_r_addr
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:388"
  wire width 16 \storage_r_data
  cell $memrd \r_port
    parameter \MEMID "\\storage"
    parameter \ABITS 5
    parameter \WIDTH 16
    parameter \CLK_ENABLE 1
    parameter \CLK_POLARITY 1
    parameter \TRANSPARENT 0
    connect \CLK \clk
    connect \EN \storage_r_en
    connect \ADDR \storage_r_addr
    connect \DATA \storage_r_data
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:415"
  wire width 1 \rst_cdc_r_rst
  cell \rst_cdc \rst_cdc
    connect \rst \rst
    connect \clk \clk
    connect \r_rst \rst_cdc_r_rst
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
  wire width 6 \rst_dec_i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177"
  wire width 6 \rst_dec_o
  cell \rst_dec \rst_dec
    connect \i \rst_dec_i
    connect \o \rst_dec_o
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:334"
  wire width 6 \produce_w_nxt
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:335"
  wire width 7 $2
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:333"
  wire width 6 \produce_w_bin
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:333"
  wire width 6 \produce_w_bin$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329"
  wire width 1 $3
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329"
  cell $and $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B \w_en
    connect \Y $3
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:335"
  wire width 7 $5
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:335"
  cell $add $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 7
    connect \A \produce_w_bin
    connect \B $3
    connect \Y $5
  end
  connect $2 $5
  process $group_0
    assign \produce_w_nxt 6'000000
    assign \produce_w_nxt $2 [5:0]
    sync init
  end
  process $group_1
    assign \produce_w_bin$next \produce_w_bin
    assign \produce_w_bin$next \produce_w_nxt
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \produce_w_bin$next 6'000000
    end
    sync init
      update \produce_w_bin 6'000000
    sync posedge \clk
      update \produce_w_bin \produce_w_bin$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:340"
  wire width 6 \consume_r_nxt
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:341"
  wire width 7 $7
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:339"
  wire width 6 \consume_r_bin
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:339"
  wire width 6 \consume_r_bin$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:330"
  wire width 1 $8
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:330"
  cell $and $9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \B \r_en
    connect \Y $8
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:341"
  wire width 7 $10
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:341"
  cell $add $11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 7
    connect \A \consume_r_bin
    connect \B $8
    connect \Y $10
  end
  connect $7 $10
  process $group_2
    assign \consume_r_nxt 6'000000
    assign \consume_r_nxt $7 [5:0]
    sync init
  end
  process $group_3
    assign \consume_r_bin$next \consume_r_bin
    assign \consume_r_bin$next \consume_r_nxt
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
    switch { \rst_cdc_r_rst }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
      case 1'1
        assign \consume_r_bin$next \rst_dec_o
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:431"
      case
    end
    sync init
      update \consume_r_bin 6'000000
    sync posedge \clk
      update \consume_r_bin \consume_r_bin$next
  end
  process $group_4
    assign \produce_enc_i 6'000000
    assign \produce_enc_i \produce_w_nxt
    sync init
  end
  process $group_5
    assign \produce_cdc_produce_w_gry$next \produce_cdc_produce_w_gry
    assign \produce_cdc_produce_w_gry$next \produce_enc_o
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \produce_cdc_produce_w_gry$next 6'000000
    end
    sync init
      update \produce_cdc_produce_w_gry 6'000000
    sync posedge \clk
      update \produce_cdc_produce_w_gry \produce_cdc_produce_w_gry$next
  end
  process $group_6
    assign \consume_enc_i 6'000000
    assign \consume_enc_i \consume_r_nxt
    sync init
  end
  process $group_7
    assign \consume_cdc_consume_r_gry$next \consume_cdc_consume_r_gry
    assign \consume_cdc_consume_r_gry$next \consume_enc_o
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
    switch { \rst_cdc_r_rst }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
      case 1'1
        assign \consume_cdc_consume_r_gry$next \produce_cdc_produce_r_gry
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:431"
      case
    end
    sync init
      update \consume_cdc_consume_r_gry 6'000000
    sync posedge \clk
      update \consume_cdc_consume_r_gry \consume_cdc_consume_r_gry$next
  end
  process $group_8
    assign \consume_dec_i 6'000000
    assign \consume_dec_i \consume_cdc_consume_w_gry
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:362"
  wire width 6 \consume_w_bin
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:362"
  wire width 6 \consume_w_bin$next
  process $group_9
    assign \consume_w_bin$next \consume_w_bin
    assign \consume_w_bin$next \consume_dec_o
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \consume_w_bin$next 6'000000
    end
    sync init
      update \consume_w_bin 6'000000
    sync posedge \clk
      update \consume_w_bin \consume_w_bin$next
  end
  process $group_10
    assign \produce_dec_i 6'000000
    assign \produce_dec_i \produce_cdc_produce_r_gry
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:368"
  wire width 6 \produce_r_bin
  process $group_11
    assign \produce_r_bin 6'000000
    assign \produce_r_bin \produce_dec_o
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:374"
  wire width 1 \w_full
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377"
  wire width 1 $12
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377"
  cell $ne $13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \produce_cdc_produce_w_gry [5]
    connect \B \consume_cdc_consume_w_gry [5]
    connect \Y $12
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:378"
  wire width 1 $14
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:378"
  cell $ne $15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \produce_cdc_produce_w_gry [4]
    connect \B \consume_cdc_consume_w_gry [4]
    connect \Y $14
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377"
  wire width 1 $16
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377"
  cell $and $17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $12
    connect \B $14
    connect \Y $16
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:379"
  wire width 1 $18
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:379"
  cell $eq $19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \produce_cdc_produce_w_gry [3:0]
    connect \B \consume_cdc_consume_w_gry [3:0]
    connect \Y $18
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377"
  wire width 1 $20
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377"
  cell $and $21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $16
    connect \B $18
    connect \Y $20
  end
  process $group_12
    assign \w_full 1'0
    assign \w_full $20
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:375"
  wire width 1 \r_empty
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:380"
  wire width 1 $22
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:380"
  cell $eq $23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \consume_cdc_consume_r_gry
    connect \B \produce_cdc_produce_r_gry
    connect \Y $22
  end
  process $group_13
    assign \r_empty 1'0
    assign \r_empty $22
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
    switch { \rst_cdc_r_rst }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
      case 1'1
        assign \r_empty 1'1
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:431"
      case
    end
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:383"
  wire width 7 $24
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:383"
  wire width 7 $25
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:383"
  cell $sub $26
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 7
    connect \A \produce_w_bin
    connect \B \consume_w_bin
    connect \Y $25
  end
  connect $24 $25
  process $group_14
    assign \w_level$next \w_level
    assign \w_level$next $24 [5:0]
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \w_level$next 6'000000
    end
    sync init
      update \w_level 6'000000
    sync posedge \clk
      update \w_level \w_level$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:384"
  wire width 7 $27
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:384"
  wire width 7 $28
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:384"
  cell $sub $29
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 7
    connect \A \produce_r_bin
    connect \B \consume_r_bin
    connect \Y $28
  end
  connect $27 $28
  process $group_15
    assign \r_level 6'000000
    assign \r_level $27 [5:0]
    sync init
  end
  process $group_16
    assign \storage_w_addr 5'00000
    assign \storage_w_addr \produce_w_bin [4:0]
    sync init
  end
  process $group_17
    assign \storage_w_data 16'0000000000000000
    assign \storage_w_data \w_data
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329"
  wire width 1 $30
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329"
  cell $and $31
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B \w_en
    connect \Y $30
  end
  process $group_18
    assign \storage_w_en 1'0
    assign \storage_w_en $30
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:394"
  wire width 1 $32
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:394"
  cell $not $33
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_full
    connect \Y $32
  end
  process $group_19
    assign \w_rdy 1'0
    assign \w_rdy $32
    sync init
  end
  process $group_20
    assign \storage_r_addr 5'00000
    assign \storage_r_addr \consume_r_nxt [4:0]
    sync init
  end
  process $group_21
    assign \r_data 16'0000000000000000
    assign \r_data \storage_r_data
    sync init
  end
  process $group_22
    assign \storage_r_en 1'1
    assign \storage_r_en 1'1
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:400"
  wire width 1 $34
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:400"
  cell $not $35
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_empty
    connect \Y $34
  end
  process $group_23
    assign \r_rdy 1'0
    assign \r_rdy $34
    sync init
  end
  process $group_24
    assign \rst_dec_i 6'000000
    assign \rst_dec_i \produce_cdc_produce_r_gry
    sync init
  end
  process $group_25
    assign \r_rst$next \r_rst
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
    switch { \rst_cdc_r_rst }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
      case 1'1
        assign \r_rst$next 1'1
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:431"
      case
        assign \r_rst$next 1'0
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \r_rst$next 1'0
    end
    sync init
      update \r_rst 1'0
    sync posedge \clk
      update \r_rst \r_rst$next
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$0.consume_buffered_cdc"
module \consume_buffered_cdc
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:228"
  wire width 1 input 0 \rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:228"
  wire width 1 input 1 \clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:510"
  wire width 1 input 2 \r_consume_buffered
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:514"
  wire width 1 output 3 \w_consume_buffered
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage0$next
  process $group_0
    assign \stage0$next \stage0
    assign \stage0$next \r_consume_buffered
    sync init
      update \stage0 1'0
    sync posedge \clk
      update \stage0 \stage0$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage1$next
  process $group_1
    assign \stage1$next \stage1
    assign \stage1$next \stage0
    sync init
      update \stage1 1'0
    sync posedge \clk
      update \stage1 \stage1$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage2
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage2$next
  process $group_2
    assign \stage2$next \stage2
    assign \stage2$next \stage1
    sync init
      update \stage2 1'0
    sync posedge \clk
      update \stage2 \stage2$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage3
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage3$next
  process $group_3
    assign \stage3$next \stage3
    assign \stage3$next \stage2
    sync init
      update \stage3 1'0
    sync posedge \clk
      update \stage3 \stage3$next
  end
  process $group_4
    assign \w_consume_buffered 1'0
    assign \w_consume_buffered \stage3
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$0"
module \U$$0
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:714"
  wire width 1 input 0 \complete
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
  wire width 1 input 1 \spi_device__sck
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
  wire width 1 input 2 \spi_device__cs
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
  wire width 1 input 3 \spi_device__sdi
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
  wire width 1 output 4 \spi_device__sdo
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:228"
  wire width 1 input 5 \rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:228"
  wire width 1 input 6 \clk
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:401"
  wire width 1 output 7 \trigger
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 input 8 \button_fire_0__i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 input 9 \button_fire_1__i
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:499"
  wire width 1 \interface_spi_device__sck
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
  wire width 1 \interface_spi_device__sdi
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
  wire width 1 \interface_spi_device__sdo
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
  wire width 1 \interface_spi_device__cs
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:483"
  wire width 1 \interface_idle
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:484"
  wire width 1 \interface_stalled
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:474"
  wire width 8 \interface_command
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:478"
  wire width 16 \interface_word_received
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:480"
  wire width 1 \interface_word_complete
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:479"
  wire width 16 \interface_word_to_send
  cell \interface \interface
    connect \rst \rst
    connect \clk \clk
    connect \spi_device__sck \interface_spi_device__sck
    connect \spi_device__sdi \interface_spi_device__sdi
    connect \spi_device__sdo \interface_spi_device__sdo
    connect \spi_device__cs \interface_spi_device__cs
    connect \idle \interface_idle
    connect \stalled \interface_stalled
    connect \command \interface_command
    connect \word_received \interface_word_received
    connect \word_complete \interface_word_complete
    connect \word_to_send \interface_word_to_send
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78"
  wire width 16 \unbuffered_w_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 \unbuffered_w_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 \unbuffered_w_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86"
  wire width 6 \unbuffered_r_level
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81"
  wire width 6 \unbuffered_w_level
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83"
  wire width 16 \unbuffered_r_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 \unbuffered_r_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:311"
  wire width 1 \unbuffered_r_rst
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 \unbuffered_r_en
  cell \unbuffered \unbuffered
    connect \rst \rst
    connect \clk \clk
    connect \w_data \unbuffered_w_data
    connect \w_rdy \unbuffered_w_rdy
    connect \w_en \unbuffered_w_en
    connect \r_level \unbuffered_r_level
    connect \w_level \unbuffered_w_level
    connect \r_data \unbuffered_r_data
    connect \r_rdy \unbuffered_r_rdy
    connect \r_rst \unbuffered_r_rst
    connect \r_en \unbuffered_r_en
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:510"
  wire width 1 \consume_buffered_cdc_r_consume_buffered
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:514"
  wire width 1 \consume_buffered_cdc_w_consume_buffered
  cell \consume_buffered_cdc \consume_buffered_cdc
    connect \rst \rst
    connect \clk \clk
    connect \r_consume_buffered \consume_buffered_cdc_r_consume_buffered
    connect \w_consume_buffered \consume_buffered_cdc_w_consume_buffered
  end
  process $group_0
    assign \interface_spi_device__sck 1'0
    assign \interface_spi_device__sck \spi_device__sck
    sync init
  end
  process $group_1
    assign \interface_spi_device__sdi 1'0
    assign \interface_spi_device__sdi \spi_device__sdi
    sync init
  end
  process $group_2
    assign \spi_device__sdo 1'0
    assign \spi_device__sdo \interface_spi_device__sdo
    sync init
  end
  process $group_3
    assign \interface_spi_device__cs 1'0
    assign \interface_spi_device__cs \spi_device__cs
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:654"
  wire width 1 \idle
  process $group_4
    assign \idle 1'0
    assign \idle \interface_idle
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:655"
  wire width 1 \stalled
  process $group_5
    assign \stalled 1'0
    assign \stalled \interface_stalled
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:671"
  wire width 1 \_is_write
  process $group_6
    assign \_is_write 1'0
    assign \_is_write \interface_command [7]
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:672"
  wire width 7 \_address
  process $group_7
    assign \_address 7'0000000
    assign \_address \interface_command [6:0]
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:802"
  wire width 1 \register_address_matches_0
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:803"
  wire width 1 $1
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:803"
  cell $eq $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \_address
    connect \B 1'0
    connect \Y $1
  end
  process $group_8
    assign \register_address_matches_0 1'0
    assign \register_address_matches_0 $1
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:802"
  wire width 1 \register_address_matches_2
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:803"
  wire width 1 $3
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:803"
  cell $eq $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \_address
    connect \B 2'10
    connect \Y $3
  end
  process $group_9
    assign \register_address_matches_2 1'0
    assign \register_address_matches_2 $3
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:802"
  wire width 1 \register_address_matches_6
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:803"
  wire width 1 $5
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:803"
  cell $eq $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \_address
    connect \B 3'110
    connect \Y $5
  end
  process $group_10
    assign \register_address_matches_6 1'0
    assign \register_address_matches_6 $5
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:775"
  wire width 16 \register_6_write_value
  process $group_11
    assign \register_6_write_value 16'0000000000000000
    assign \register_6_write_value \interface_word_received
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:772"
  wire width 1 \register_6_write_strobe
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:816"
  wire width 1 $7
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:816"
  cell $and $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \_is_write
    connect \B \interface_word_complete
    connect \Y $7
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:816"
  wire width 1 $9
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:816"
  cell $and $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $7
    connect \B \register_address_matches_6
    connect \Y $9
  end
  process $group_12
    assign \register_6_write_strobe 1'0
    assign \register_6_write_strobe $9
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 \r_en
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:822"
  wire width 1 $11
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:822"
  cell $not $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \_is_write
    connect \Y $11
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:822"
  wire width 1 $13
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:822"
  cell $and $14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $11
    connect \B \interface_word_complete
    connect \Y $13
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:822"
  wire width 1 $15
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:822"
  cell $and $16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $13
    connect \B \register_address_matches_6
    connect \Y $15
  end
  process $group_13
    assign \r_en 1'0
    assign \r_en $15
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83"
  wire width 16 \r_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83"
  wire width 16 \r_data$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  wire width 1 $17
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 \r_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 \r_rdy$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  cell $not $18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \Y $17
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  wire width 1 $19
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  cell $or $20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_en
    connect \B $17
    connect \Y $19
  end
  process $group_14
    assign \r_data$next \r_data
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:779"
    switch { \register_6_write_strobe }
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:779"
      case 1'1
        assign \r_data$next \register_6_write_value
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
    switch { $19 }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
      case 1'1
        assign \r_data$next \unbuffered_r_data
    end
    sync init
      update \r_data 16'0000000000000000
    sync posedge \clk
      update \r_data \r_data$next
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:802"
  wire width 1 \register_address_matches_7
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:803"
  wire width 1 $21
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:803"
  cell $eq $22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \_address
    connect \B 3'111
    connect \Y $21
  end
  process $group_15
    assign \register_address_matches_7 1'0
    assign \register_address_matches_7 $21
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:775"
  wire width 1 \register_7_write_value
  process $group_16
    assign \register_7_write_value 1'0
    assign \register_7_write_value \interface_word_received [0]
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:772"
  wire width 1 \register_7_write_strobe
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:816"
  wire width 1 $23
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:816"
  cell $and $24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \_is_write
    connect \B \interface_word_complete
    connect \Y $23
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:816"
  wire width 1 $25
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:816"
  cell $and $26
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $23
    connect \B \register_address_matches_7
    connect \Y $25
  end
  process $group_17
    assign \register_7_write_strobe 1'0
    assign \register_7_write_strobe $25
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  wire width 1 $27
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  cell $not $28
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \Y $27
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  wire width 1 $29
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  cell $or $30
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_en
    connect \B $27
    connect \Y $29
  end
  process $group_18
    assign \r_rdy$next \r_rdy
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:779"
    switch { \register_7_write_strobe }
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:779"
      case 1'1
        assign \r_rdy$next \register_7_write_value
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
    switch { $29 }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
      case 1'1
        assign \r_rdy$next \unbuffered_r_rdy
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \r_rdy$next 1'0
    end
    sync init
      update \r_rdy 1'0
    sync posedge \clk
      update \r_rdy \r_rdy$next
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:802"
  wire width 1 \register_address_matches_8
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:803"
  wire width 1 $31
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:803"
  cell $eq $32
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \_address
    connect \B 4'1000
    connect \Y $31
  end
  process $group_19
    assign \register_address_matches_8 1'0
    assign \register_address_matches_8 $31
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:775"
  wire width 6 \register_8_write_value
  process $group_20
    assign \register_8_write_value 6'000000
    assign \register_8_write_value \interface_word_received [5:0]
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:772"
  wire width 1 \register_8_write_strobe
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:816"
  wire width 1 $33
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:816"
  cell $and $34
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \_is_write
    connect \B \interface_word_complete
    connect \Y $33
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:816"
  wire width 1 $35
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:816"
  cell $and $36
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $33
    connect \B \register_address_matches_8
    connect \Y $35
  end
  process $group_21
    assign \register_8_write_strobe 1'0
    assign \register_8_write_strobe $35
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86"
  wire width 6 \r_level
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86"
  wire width 6 \r_level$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:512"
  wire width 7 $37
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:512"
  wire width 7 $38
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:512"
  cell $add $39
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 7
    connect \A \unbuffered_r_level
    connect \B \consume_buffered_cdc_r_consume_buffered
    connect \Y $38
  end
  connect $37 $38
  process $group_22
    assign \r_level$next \r_level
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:779"
    switch { \register_8_write_strobe }
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:779"
      case 1'1
        assign \r_level$next \register_8_write_value
    end
    switch { }
      case
        assign \r_level$next $37 [5:0]
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \r_level$next 6'000000
    end
    sync init
      update \r_level 6'000000
    sync posedge \clk
      update \r_level \r_level$next
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:802"
  wire width 1 \register_address_matches_9
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:803"
  wire width 1 $40
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:803"
  cell $eq $41
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \_address
    connect \B 4'1001
    connect \Y $40
  end
  process $group_23
    assign \register_address_matches_9 1'0
    assign \register_address_matches_9 $40
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:775"
  wire width 16 \register_9_write_value
  process $group_24
    assign \register_9_write_value 16'0000000000000000
    assign \register_9_write_value \interface_word_received
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 \w_en
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:816"
  wire width 1 $42
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:816"
  cell $and $43
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \_is_write
    connect \B \interface_word_complete
    connect \Y $42
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:816"
  wire width 1 $44
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:816"
  cell $and $45
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $42
    connect \B \register_address_matches_9
    connect \Y $44
  end
  process $group_25
    assign \w_en 1'0
    assign \w_en $44
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78"
  wire width 16 \w_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78"
  wire width 16 \w_data$next
  process $group_26
    assign \w_data$next \w_data
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:779"
    switch { \w_en }
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:779"
      case 1'1
        assign \w_data$next \register_9_write_value
    end
    sync init
      update \w_data 16'0000000000000000
    sync posedge \clk
      update \w_data \w_data$next
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:802"
  wire width 1 \register_address_matches_a
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:803"
  wire width 1 $46
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:803"
  cell $eq $47
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \_address
    connect \B 4'1010
    connect \Y $46
  end
  process $group_27
    assign \register_address_matches_a 1'0
    assign \register_address_matches_a $46
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:775"
  wire width 1 \register_a_write_value
  process $group_28
    assign \register_a_write_value 1'0
    assign \register_a_write_value \interface_word_received [0]
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:772"
  wire width 1 \register_a_write_strobe
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:816"
  wire width 1 $48
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:816"
  cell $and $49
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \_is_write
    connect \B \interface_word_complete
    connect \Y $48
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:816"
  wire width 1 $50
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:816"
  cell $and $51
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $48
    connect \B \register_address_matches_a
    connect \Y $50
  end
  process $group_29
    assign \register_a_write_strobe 1'0
    assign \register_a_write_strobe $50
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 \w_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 \w_rdy$next
  process $group_30
    assign \w_rdy$next 1'0
    assign \w_rdy$next \w_rdy
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:779"
    switch { \register_a_write_strobe }
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:779"
      case 1'1
        assign \w_rdy$next \register_a_write_value
    end
    switch { }
      case
        assign \w_rdy$next \unbuffered_w_rdy
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \w_rdy$next 1'0
    end
    sync init
      update \w_rdy 1'0
    sync posedge \clk
      update \w_rdy \w_rdy$next
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:802"
  wire width 1 \register_address_matches_b
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:803"
  wire width 1 $52
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:803"
  cell $eq $53
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \_address
    connect \B 4'1011
    connect \Y $52
  end
  process $group_31
    assign \register_address_matches_b 1'0
    assign \register_address_matches_b $52
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:775"
  wire width 6 \register_b_write_value
  process $group_32
    assign \register_b_write_value 6'000000
    assign \register_b_write_value \interface_word_received [5:0]
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:772"
  wire width 1 \register_b_write_strobe
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:816"
  wire width 1 $54
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:816"
  cell $and $55
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \_is_write
    connect \B \interface_word_complete
    connect \Y $54
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:816"
  wire width 1 $56
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:816"
  cell $and $57
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $54
    connect \B \register_address_matches_b
    connect \Y $56
  end
  process $group_33
    assign \register_b_write_strobe 1'0
    assign \register_b_write_strobe $56
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81"
  wire width 6 \w_level
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81"
  wire width 6 \w_level$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:516"
  wire width 7 $58
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:516"
  wire width 7 $59
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:516"
  cell $add $60
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 7
    connect \A \unbuffered_w_level
    connect \B \consume_buffered_cdc_w_consume_buffered
    connect \Y $59
  end
  connect $58 $59
  process $group_34
    assign \w_level$next 6'000000
    assign \w_level$next \w_level
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:779"
    switch { \register_b_write_strobe }
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:779"
      case 1'1
        assign \w_level$next \register_b_write_value
    end
    switch { }
      case
        assign \w_level$next $58 [5:0]
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \w_level$next 6'000000
    end
    sync init
      update \w_level 6'000000
    sync posedge \clk
      update \w_level \w_level$next
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:802"
  wire width 1 \register_address_matches_5
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:803"
  wire width 1 $61
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:803"
  cell $eq $62
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \_address
    connect \B 3'101
    connect \Y $61
  end
  process $group_35
    assign \register_address_matches_5 1'0
    assign \register_address_matches_5 $61
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:816"
  wire width 1 $63
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:816"
  cell $and $64
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \_is_write
    connect \B \interface_word_complete
    connect \Y $63
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:816"
  wire width 1 $65
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:816"
  cell $and $66
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $63
    connect \B \register_address_matches_5
    connect \Y $65
  end
  process $group_36
    assign \trigger 1'0
    assign \trigger $65
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:876"
  wire width 1 $67
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:876"
  cell $eq $68
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \_address
    connect \B 1'0
    connect \Y $67
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:876"
  wire width 1 $69
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:876"
  cell $eq $70
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \_address
    connect \B 2'10
    connect \Y $69
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:876"
  wire width 1 $71
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:876"
  cell $eq $72
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \_address
    connect \B 3'110
    connect \Y $71
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:876"
  wire width 1 $73
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:876"
  cell $eq $74
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \_address
    connect \B 3'111
    connect \Y $73
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:876"
  wire width 1 $75
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:876"
  cell $eq $76
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \_address
    connect \B 4'1000
    connect \Y $75
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:876"
  wire width 1 $77
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:876"
  cell $eq $78
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \_address
    connect \B 4'1001
    connect \Y $77
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:876"
  wire width 1 $79
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:876"
  cell $eq $80
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \_address
    connect \B 4'1010
    connect \Y $79
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:876"
  wire width 1 $81
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:876"
  cell $eq $82
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \_address
    connect \B 4'1011
    connect \Y $81
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:876"
  wire width 1 $83
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:876"
  cell $eq $84
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \_address
    connect \B 3'101
    connect \Y $83
  end
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:690"
  wire width 16 $85
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:690"
  cell $pos $86
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 16
    connect \A { { \button_fire_1__i } { \button_fire_0__i } }
    connect \Y $85
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84"
  wire width 16 $87
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84"
  cell $pos $88
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 16
    connect \A \r_rdy
    connect \Y $87
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86"
  wire width 16 $89
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86"
  cell $pos $90
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 16
    connect \A \r_level
    connect \Y $89
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79"
  wire width 16 $91
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79"
  cell $pos $92
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 16
    connect \A \w_rdy
    connect \Y $91
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81"
  wire width 16 $93
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81"
  cell $pos $94
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 16
    connect \A \w_level
    connect \Y $93
  end
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:714"
  wire width 16 $95
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:714"
  cell $pos $96
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 16
    connect \A \complete
    connect \Y $95
  end
  process $group_37
    assign \interface_word_to_send 16'0000000000000000
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:876"
    switch { $83 $81 $79 $77 $75 $73 $71 $69 $67 }
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:876"
      case 9'--------1
        assign \interface_word_to_send 16'1111111111111111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:876"
      case 9'-------1-
        assign \interface_word_to_send $85
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:876"
      case 9'------1--
        assign \interface_word_to_send \r_data
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:876"
      case 9'-----1---
        assign \interface_word_to_send $87
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:876"
      case 9'----1----
        assign \interface_word_to_send $89
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:876"
      case 9'---1-----
        assign \interface_word_to_send \w_data
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:876"
      case 9'--1------
        assign \interface_word_to_send $91
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:876"
      case 9'-1-------
        assign \interface_word_to_send $93
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:876"
      case 9'1--------
        assign \interface_word_to_send $95
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:889"
      case
        assign \interface_word_to_send 16'0000000000000000
    end
    sync init
  end
  process $group_38
    assign \unbuffered_w_data 16'0000000000000000
    assign \unbuffered_w_data \w_data
    sync init
  end
  process $group_39
    assign \unbuffered_w_en 1'0
    assign \unbuffered_w_en \w_en
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511"
  wire width 2 $97
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511"
  wire width 2 $98
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511"
  cell $sub $99
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \r_rdy
    connect \B \r_en
    connect \Y $98
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511"
  wire width 2 $100
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511"
  cell $and $101
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A $98
    connect \B \r_rdy
    connect \Y $100
  end
  connect $97 $100
  process $group_40
    assign \consume_buffered_cdc_r_consume_buffered 1'0
    assign \consume_buffered_cdc_r_consume_buffered $97 [0]
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:488"
  wire width 1 \r_rst
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:488"
  wire width 1 \r_rst$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  wire width 1 $102
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  cell $not $103
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \Y $102
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  wire width 1 $104
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  cell $or $105
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_en
    connect \B $102
    connect \Y $104
  end
  process $group_41
    assign \r_rst$next \r_rst
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
    switch { $104 }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
      case 1'1
        assign \r_rst$next \unbuffered_r_rst
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \r_rst$next 1'0
    end
    sync init
      update \r_rst 1'0
    sync posedge \clk
      update \r_rst \r_rst$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  wire width 1 $106
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  cell $not $107
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \Y $106
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  wire width 1 $108
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  cell $or $109
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_en
    connect \B $106
    connect \Y $108
  end
  process $group_42
    assign \unbuffered_r_en 1'0
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
    switch { $108 }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
      case 1'1
        assign \unbuffered_r_en 1'1
    end
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.pretrigger_samples"
module \pretrigger_samples
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/tests/ulx3s_gui_test/common/test_common/fpga_gui_interface.py:8"
  wire width 16 input 0 \counter
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:228"
  wire width 1 input 1 \rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:228"
  wire width 1 input 2 \clk
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:421"
  wire width 24 output 3 \synced_inputs
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 24 \stage0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 24 \stage0$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/tests/ulx3s_gui_test/common/test_common/fpga_gui_interface.py:10"
  wire width 8 \const_0xAB
  process $group_0
    assign \stage0$next \stage0
    assign \stage0$next { \const_0xAB \counter }
    sync init
      update \stage0 24'000000000000000000000000
    sync posedge \clk
      update \stage0 \stage0$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 24 \stage1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 24 \stage1$next
  process $group_1
    assign \stage1$next \stage1
    assign \stage1$next \stage0
    sync init
      update \stage1 24'000000000000000000000000
    sync posedge \clk
      update \stage1 \stage1$next
  end
  process $group_2
    assign \synced_inputs 24'000000000000000000000000
    assign \synced_inputs \stage1
    sync init
  end
  connect \const_0xAB 8'10101011
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.ecp5pll"
module \ecp5pll
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 output 0 \sdram_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 input 1 \clk25_0__i
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:54"
  wire width 1 \reset
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:55"
  wire width 1 \locked
  attribute \FREQUENCY_PIN_CLKI "25.0"
  attribute \ICP_CURRENT "6"
  attribute \LPF_RESISTOR "16"
  attribute \MFG_ENABLE_FILTEROPAMP "1"
  attribute \MFG_GMCREF_SEL "2"
  cell \EHXPLLL \U$$0
    parameter \FEEDBK_PATH "INT_OS3"
    parameter \CLKOS3_ENABLE "ENABLED"
    parameter \CLKOS3_DIV 1
    parameter \CLKFB_DIV 16
    parameter \CLKI_DIV 1
    parameter \CLKOP_ENABLE "ENABLED"
    parameter \CLKOP_DIV 16
    parameter \CLKOP_FPHASE 0
    parameter \CLKOP_CPHASE 16
    connect \RST \reset
    connect \CLKI { \clk25_0__i }
    connect \LOCK \locked
    connect \CLKOP \sdram_clk
  end
  connect \reset 1'0
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.pin_controller"
module \pin_controller
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 input 0 \sdram_rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 input 1 \sdram_clk
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:33"
  wire width 1 output 2 \o_clk_en
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:34"
  wire width 1 output 3 \o_dqm
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:36"
  wire width 16 output 4 \o_dq
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:37"
  wire width 16 input 5 \i_dq
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:39"
  wire width 13 output 6 \o_a
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:40"
  wire width 2 output 7 \o_ba
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:41"
  wire width 1 output 8 \o_cs
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:42"
  wire width 1 output 9 \o_we
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:43"
  wire width 1 output 10 \o_ras
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:44"
  wire width 1 output 11 \o_cas
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:34"
  wire width 1 input 12 \initialised
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:38"
  wire width 1 input 13 \refresh_in_progress
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:37"
  wire width 1 input 14 \trigger_refresh
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:55"
  wire width 13 input 15 \ios__o_a
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:149"
  wire width 13 input 16 \ios__o_a$1
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:149"
  wire width 2 input 17 \ios__o_ba
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:55"
  wire width 1 input 18 \ios__o_clk_en
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:149"
  wire width 1 input 19 \ios__o_clk_en$2
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:149"
  wire width 1 input 20 \ios__o_dqm
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:149"
  wire width 16 input 21 \ios__o_dq
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:149"
  wire width 16 output 22 \ios__i_dq
  attribute \enum_base_type "cmd_to_dram_ic"
  attribute \enum_value_0000 "CMDO_DESL"
  attribute \enum_value_0001 "CMDO_NOP"
  attribute \enum_value_0010 "CMDO_BST"
  attribute \enum_value_0011 "CMDO_READ"
  attribute \enum_value_0100 "CMDO_READ_AP"
  attribute \enum_value_0101 "CMDO_WRITE"
  attribute \enum_value_0110 "CMDO_WRITE_AP"
  attribute \enum_value_0111 "CMDO_ACT"
  attribute \enum_value_1000 "CMDO_PRE"
  attribute \enum_value_1001 "CMDO_PALL"
  attribute \enum_value_1010 "CMDO_REF"
  attribute \enum_value_1011 "CMDO_SELF"
  attribute \enum_value_1100 "CMDO_MRS"
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:55"
  wire width 4 input 23 \ios__o_cmd
  attribute \enum_base_type "cmd_to_dram_ic"
  attribute \enum_value_0000 "CMDO_DESL"
  attribute \enum_value_0001 "CMDO_NOP"
  attribute \enum_value_0010 "CMDO_BST"
  attribute \enum_value_0011 "CMDO_READ"
  attribute \enum_value_0100 "CMDO_READ_AP"
  attribute \enum_value_0101 "CMDO_WRITE"
  attribute \enum_value_0110 "CMDO_WRITE_AP"
  attribute \enum_value_0111 "CMDO_ACT"
  attribute \enum_value_1000 "CMDO_PRE"
  attribute \enum_value_1001 "CMDO_PALL"
  attribute \enum_value_1010 "CMDO_REF"
  attribute \enum_value_1011 "CMDO_SELF"
  attribute \enum_value_1100 "CMDO_MRS"
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:149"
  wire width 4 input 24 \ios__o_cmd$3
  attribute \enum_base_type "demux_enum"
  attribute \enum_value_0 "DEMUX_REFRESH_CTRL"
  attribute \enum_value_1 "DEMUX_READWRITE_CTRL"
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:95"
  wire width 1 \selected_index
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:99"
  wire width 1 \pin_controller_fsm_state
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:99"
  wire width 1 \pin_controller_fsm_state$next
  process $group_0
    assign \selected_index 1'0
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:99"
    switch \pin_controller_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:100"
      attribute \amaranth.decoding "CMD_FROM_REFRESH_CTRL/0"
      case 1'0
        assign \selected_index 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:107"
      attribute \amaranth.decoding "CMD_FROM_READWRITE_CTRL/1"
      case 1'1
        assign \selected_index 1'1
    end
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:104"
  wire width 1 $4
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:104"
  wire width 1 $5
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:104"
  cell $or $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \refresh_in_progress
    connect \B \trigger_refresh
    connect \Y $5
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:104"
  cell $not $7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $5
    connect \Y $4
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:110"
  wire width 1 $8
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:110"
  cell $or $9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \refresh_in_progress
    connect \B \trigger_refresh
    connect \Y $8
  end
  process $group_1
    assign \pin_controller_fsm_state$next \pin_controller_fsm_state
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:99"
    switch \pin_controller_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:100"
      attribute \amaranth.decoding "CMD_FROM_REFRESH_CTRL/0"
      case 1'0
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:103"
        switch { \initialised }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:103"
          case 1'1
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:104"
            switch { $4 }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:104"
              case 1'1
                assign \pin_controller_fsm_state$next 1'1
            end
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:107"
      attribute \amaranth.decoding "CMD_FROM_READWRITE_CTRL/1"
      case 1'1
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:110"
        switch { $8 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:110"
          case 1'1
            assign \pin_controller_fsm_state$next 1'0
        end
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \pin_controller_fsm_state$next 1'0
    end
    sync init
      update \pin_controller_fsm_state 1'0
    sync posedge \sdram_clk
      update \pin_controller_fsm_state \pin_controller_fsm_state$next
  end
  process $group_2
    assign \o_a 13'0000000000000
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:121"
    switch \selected_index
      case 1'0
        assign \o_a \ios__o_a
      case 1'-
        assign \o_a \ios__o_a$1
    end
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:130"
    switch \selected_index
      case 1'0
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:130"
        switch \ios__o_cmd
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:131"
          case 4'0000
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:136"
          case 4'0001
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:144"
          case 4'0010
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:152"
          case 4'0011
            assign \o_a [10] 1'0
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:162"
          case 4'0100
            assign \o_a [10] 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:172"
          case 4'0101
            assign \o_a [10] 1'0
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:182"
          case 4'0110
            assign \o_a [10] 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:192"
          case 4'0111
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:201"
          case 4'1000
            assign \o_a [10] 1'0
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:211"
          case 4'1001
            assign \o_a [10] 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:220"
          case 4'1010
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:229"
          case 4'1011
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:238"
          case 4'1100
            assign \o_a [10] 1'0
        end
      case 1'-
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:130"
        switch \ios__o_cmd$3
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:131"
          case 4'0000
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:136"
          case 4'0001
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:144"
          case 4'0010
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:152"
          case 4'0011
            assign \o_a [10] 1'0
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:162"
          case 4'0100
            assign \o_a [10] 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:172"
          case 4'0101
            assign \o_a [10] 1'0
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:182"
          case 4'0110
            assign \o_a [10] 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:192"
          case 4'0111
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:201"
          case 4'1000
            assign \o_a [10] 1'0
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:211"
          case 4'1001
            assign \o_a [10] 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:220"
          case 4'1010
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:229"
          case 4'1011
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:238"
          case 4'1100
            assign \o_a [10] 1'0
        end
    end
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:55"
  wire width 2 \ios__o_ba$10
  process $group_3
    assign \o_ba 2'00
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:122"
    switch \selected_index
      case 1'0
        assign \o_ba \ios__o_ba$10
      case 1'-
        assign \o_ba \ios__o_ba
    end
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:130"
    switch \selected_index
      case 1'0
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:130"
        switch \ios__o_cmd
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:131"
          case 4'0000
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:136"
          case 4'0001
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:144"
          case 4'0010
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:152"
          case 4'0011
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:162"
          case 4'0100
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:172"
          case 4'0101
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:182"
          case 4'0110
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:192"
          case 4'0111
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:201"
          case 4'1000
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:211"
          case 4'1001
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:220"
          case 4'1010
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:229"
          case 4'1011
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:238"
          case 4'1100
            assign \o_ba 2'00
        end
      case 1'-
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:130"
        switch \ios__o_cmd$3
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:131"
          case 4'0000
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:136"
          case 4'0001
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:144"
          case 4'0010
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:152"
          case 4'0011
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:162"
          case 4'0100
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:172"
          case 4'0101
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:182"
          case 4'0110
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:192"
          case 4'0111
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:201"
          case 4'1000
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:211"
          case 4'1001
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:220"
          case 4'1010
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:229"
          case 4'1011
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:238"
          case 4'1100
            assign \o_ba 2'00
        end
    end
    sync init
  end
  process $group_4
    assign \o_clk_en 1'0
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:123"
    switch \selected_index
      case 1'0
        assign \o_clk_en \ios__o_clk_en
      case 1'-
        assign \o_clk_en \ios__o_clk_en$2
    end
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:55"
  wire width 1 \ios__o_dqm$11
  process $group_5
    assign \o_dqm 1'1
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:124"
    switch \selected_index
      case 1'0
        assign \o_dqm \ios__o_dqm$11
      case 1'-
        assign \o_dqm \ios__o_dqm
    end
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:55"
  wire width 16 \ios__o_dq$12
  process $group_6
    assign \o_dq 16'0000000000000000
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:125"
    switch \selected_index
      case 1'0
        assign \o_dq \ios__o_dq$12
      case 1'-
        assign \o_dq \ios__o_dq
    end
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:55"
  wire width 16 \ios__i_dq$13
  process $group_7
    assign \ios__i_dq$13 16'0000000000000000
    assign \ios__i_dq 16'0000000000000000
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:126"
    switch \selected_index
      case 1'0
        assign \ios__i_dq$13 \i_dq
      case 1'-
        assign \ios__i_dq \i_dq
    end
    sync init
  end
  process $group_9
    assign \o_cs 1'1
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:130"
    switch \selected_index
      case 1'0
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:130"
        switch \ios__o_cmd
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:131"
          case 4'0000
            assign \o_cs 1'0
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:136"
          case 4'0001
            assign \o_cs 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:144"
          case 4'0010
            assign \o_cs 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:152"
          case 4'0011
            assign \o_cs 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:162"
          case 4'0100
            assign \o_cs 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:172"
          case 4'0101
            assign \o_cs 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:182"
          case 4'0110
            assign \o_cs 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:192"
          case 4'0111
            assign \o_cs 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:201"
          case 4'1000
            assign \o_cs 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:211"
          case 4'1001
            assign \o_cs 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:220"
          case 4'1010
            assign \o_cs 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:229"
          case 4'1011
            assign \o_cs 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:238"
          case 4'1100
            assign \o_cs 1'1
        end
      case 1'-
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:130"
        switch \ios__o_cmd$3
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:131"
          case 4'0000
            assign \o_cs 1'0
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:136"
          case 4'0001
            assign \o_cs 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:144"
          case 4'0010
            assign \o_cs 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:152"
          case 4'0011
            assign \o_cs 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:162"
          case 4'0100
            assign \o_cs 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:172"
          case 4'0101
            assign \o_cs 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:182"
          case 4'0110
            assign \o_cs 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:192"
          case 4'0111
            assign \o_cs 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:201"
          case 4'1000
            assign \o_cs 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:211"
          case 4'1001
            assign \o_cs 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:220"
          case 4'1010
            assign \o_cs 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:229"
          case 4'1011
            assign \o_cs 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:238"
          case 4'1100
            assign \o_cs 1'1
        end
    end
    sync init
  end
  process $group_10
    assign \o_ras 1'1
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:130"
    switch \selected_index
      case 1'0
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:130"
        switch \ios__o_cmd
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:131"
          case 4'0000
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:136"
          case 4'0001
            assign \o_ras 1'0
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:144"
          case 4'0010
            assign \o_ras 1'0
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:152"
          case 4'0011
            assign \o_ras 1'0
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:162"
          case 4'0100
            assign \o_ras 1'0
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:172"
          case 4'0101
            assign \o_ras 1'0
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:182"
          case 4'0110
            assign \o_ras 1'0
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:192"
          case 4'0111
            assign \o_ras 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:201"
          case 4'1000
            assign \o_ras 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:211"
          case 4'1001
            assign \o_ras 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:220"
          case 4'1010
            assign \o_ras 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:229"
          case 4'1011
            assign \o_ras 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:238"
          case 4'1100
            assign \o_ras 1'1
        end
      case 1'-
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:130"
        switch \ios__o_cmd$3
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:131"
          case 4'0000
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:136"
          case 4'0001
            assign \o_ras 1'0
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:144"
          case 4'0010
            assign \o_ras 1'0
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:152"
          case 4'0011
            assign \o_ras 1'0
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:162"
          case 4'0100
            assign \o_ras 1'0
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:172"
          case 4'0101
            assign \o_ras 1'0
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:182"
          case 4'0110
            assign \o_ras 1'0
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:192"
          case 4'0111
            assign \o_ras 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:201"
          case 4'1000
            assign \o_ras 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:211"
          case 4'1001
            assign \o_ras 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:220"
          case 4'1010
            assign \o_ras 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:229"
          case 4'1011
            assign \o_ras 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:238"
          case 4'1100
            assign \o_ras 1'1
        end
    end
    sync init
  end
  process $group_11
    assign \o_cas 1'1
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:130"
    switch \selected_index
      case 1'0
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:130"
        switch \ios__o_cmd
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:131"
          case 4'0000
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:136"
          case 4'0001
            assign \o_cas 1'0
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:144"
          case 4'0010
            assign \o_cas 1'0
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:152"
          case 4'0011
            assign \o_cas 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:162"
          case 4'0100
            assign \o_cas 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:172"
          case 4'0101
            assign \o_cas 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:182"
          case 4'0110
            assign \o_cas 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:192"
          case 4'0111
            assign \o_cas 1'0
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:201"
          case 4'1000
            assign \o_cas 1'0
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:211"
          case 4'1001
            assign \o_cas 1'0
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:220"
          case 4'1010
            assign \o_cas 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:229"
          case 4'1011
            assign \o_cas 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:238"
          case 4'1100
            assign \o_cas 1'1
        end
      case 1'-
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:130"
        switch \ios__o_cmd$3
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:131"
          case 4'0000
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:136"
          case 4'0001
            assign \o_cas 1'0
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:144"
          case 4'0010
            assign \o_cas 1'0
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:152"
          case 4'0011
            assign \o_cas 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:162"
          case 4'0100
            assign \o_cas 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:172"
          case 4'0101
            assign \o_cas 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:182"
          case 4'0110
            assign \o_cas 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:192"
          case 4'0111
            assign \o_cas 1'0
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:201"
          case 4'1000
            assign \o_cas 1'0
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:211"
          case 4'1001
            assign \o_cas 1'0
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:220"
          case 4'1010
            assign \o_cas 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:229"
          case 4'1011
            assign \o_cas 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:238"
          case 4'1100
            assign \o_cas 1'1
        end
    end
    sync init
  end
  process $group_12
    assign \o_we 1'1
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:130"
    switch \selected_index
      case 1'0
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:130"
        switch \ios__o_cmd
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:131"
          case 4'0000
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:136"
          case 4'0001
            assign \o_we 1'0
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:144"
          case 4'0010
            assign \o_we 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:152"
          case 4'0011
            assign \o_we 1'0
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:162"
          case 4'0100
            assign \o_we 1'0
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:172"
          case 4'0101
            assign \o_we 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:182"
          case 4'0110
            assign \o_we 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:192"
          case 4'0111
            assign \o_we 1'0
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:201"
          case 4'1000
            assign \o_we 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:211"
          case 4'1001
            assign \o_we 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:220"
          case 4'1010
            assign \o_we 1'0
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:229"
          case 4'1011
            assign \o_we 1'0
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:238"
          case 4'1100
            assign \o_we 1'1
        end
      case 1'-
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:130"
        switch \ios__o_cmd$3
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:131"
          case 4'0000
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:136"
          case 4'0001
            assign \o_we 1'0
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:144"
          case 4'0010
            assign \o_we 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:152"
          case 4'0011
            assign \o_we 1'0
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:162"
          case 4'0100
            assign \o_we 1'0
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:172"
          case 4'0101
            assign \o_we 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:182"
          case 4'0110
            assign \o_we 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:192"
          case 4'0111
            assign \o_we 1'0
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:201"
          case 4'1000
            assign \o_we 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:211"
          case 4'1001
            assign \o_we 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:220"
          case 4'1010
            assign \o_we 1'0
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:229"
          case 4'1011
            assign \o_we 1'0
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:238"
          case 4'1100
            assign \o_we 1'1
        end
    end
    sync init
  end
  connect \ios__o_ba$10 2'00
  connect \ios__o_dqm$11 1'0
  connect \ios__o_dq$12 16'0000000000000000
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.refresh_controller"
module \refresh_controller
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 input 0 \sdram_rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 input 1 \sdram_clk
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:34"
  wire width 1 output 2 \initialised
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:34"
  wire width 1 \initialised$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:38"
  wire width 1 output 3 \refresh_in_progress
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:38"
  wire width 1 \refresh_in_progress$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:37"
  wire width 1 input 4 \trigger_refresh
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:55"
  wire width 13 output 5 \ios__o_a
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:55"
  wire width 1 output 6 \ios__o_clk_en
  attribute \enum_base_type "cmd_to_dram_ic"
  attribute \enum_value_0000 "CMDO_DESL"
  attribute \enum_value_0001 "CMDO_NOP"
  attribute \enum_value_0010 "CMDO_BST"
  attribute \enum_value_0011 "CMDO_READ"
  attribute \enum_value_0100 "CMDO_READ_AP"
  attribute \enum_value_0101 "CMDO_WRITE"
  attribute \enum_value_0110 "CMDO_WRITE_AP"
  attribute \enum_value_0111 "CMDO_ACT"
  attribute \enum_value_1000 "CMDO_PRE"
  attribute \enum_value_1001 "CMDO_PALL"
  attribute \enum_value_1010 "CMDO_REF"
  attribute \enum_value_1011 "CMDO_SELF"
  attribute \enum_value_1100 "CMDO_MRS"
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:55"
  wire width 4 output 7 \ios__o_cmd
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:36"
  wire width 1 output 8 \request_to_refresh_soon
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:36"
  wire width 1 \request_to_refresh_soon$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:47"
  wire width 23 \refresh_level
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:47"
  wire width 23 \refresh_level$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:60"
  wire width 24 $1
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:60"
  wire width 24 $2
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:60"
  cell $sub $3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 23
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 24
    connect \A \refresh_level
    connect \B 1'1
    connect \Y $2
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:60"
  wire width 24 $4
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:60"
  wire width 1 $5
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:60"
  cell $gt $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 23
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \refresh_level
    connect \B 1'0
    connect \Y $5
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:60"
  cell $mux $7
    parameter \WIDTH 24
    connect \A 24'000000000000000000000000
    connect \B $2
    connect \S $5
    connect \Y $4
  end
  connect $1 $4
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:67"
  wire width 3 \refresh_controller_fsm_state
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:67"
  wire width 3 \refresh_controller_fsm_state$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:81"
  wire width 1 \shared_timer_inactive
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:117"
  wire width 24 $8
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:117"
  wire width 24 $9
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:117"
  cell $add $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 23
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 24
    connect \A \refresh_level
    connect \B 10'1000101110
    connect \Y $9
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:117"
  wire width 24 $11
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:117"
  wire width 1 $12
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:117"
  cell $lt $13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 23
    parameter \B_SIGNED 0
    parameter \B_WIDTH 23
    parameter \Y_WIDTH 1
    connect \A \refresh_level
    connect \B 23'10001011101000011010010
    connect \Y $12
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:117"
  cell $mux $14
    parameter \WIDTH 24
    connect \A 24'010001011101001100000000
    connect \B $9
    connect \S $12
    connect \Y $11
  end
  connect $8 $11
  process $group_0
    assign \refresh_level$next \refresh_level
    assign \refresh_level$next $1 [22:0]
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:67"
    switch \refresh_controller_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:68"
      attribute \amaranth.decoding "AFTER_RESET/0"
      case 3'000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:72"
      attribute \amaranth.decoding "INITIAL_SETUP/1"
      case 3'001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:81"
      attribute \amaranth.decoding "READY_FOR_NORMAL_OPERATION/3"
      case 3'011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:92"
      attribute \amaranth.decoding "REQUEST_REFRESH_SOON/2"
      case 3'010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:98"
      attribute \amaranth.decoding "DO_ANOTHER_REFRESH?/4"
      case 3'100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:111"
      attribute \amaranth.decoding "AUTO_REFRESH/5"
      case 3'101
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:112"
        switch { \shared_timer_inactive }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:112"
          case 1'1
            assign \refresh_level$next $8 [22:0]
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:120"
          case
        end
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \refresh_level$next 23'10001011101001100000000
    end
    sync init
      update \refresh_level 23'10001011101001100000000
    sync posedge \sdram_clk
      update \refresh_level \refresh_level$next
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:69"
  wire width 1 $15
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:69"
  cell $eq $16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \initialised
    connect \B 1'0
    connect \Y $15
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:131"
  wire width 3 \initialise_and_load_mode_register_fsm_state
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:131"
  wire width 3 \initialise_and_load_mode_register_fsm_state$next
  process $group_1
    assign \ios__o_clk_en 1'0
    assign \ios__o_clk_en 1'1
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:67"
    switch \refresh_controller_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:68"
      attribute \amaranth.decoding "AFTER_RESET/0"
      case 3'000
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:130"
        switch { $15 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:130"
          case 1'1
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:131"
            switch \initialise_and_load_mode_register_fsm_state
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:133"
              attribute \amaranth.decoding "POWERUP/0"
              case 3'000
                attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:134"
                switch { \shared_timer_inactive }
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:134"
                  case 1'1
                    assign \ios__o_clk_en 1'1
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:140"
                  case
                end
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:145"
              attribute \amaranth.decoding "PRECH_BANKS/1"
              case 3'001
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:154"
              attribute \amaranth.decoding "AUTO_REFRESH_1/2"
              case 3'010
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:163"
              attribute \amaranth.decoding "AUTO_REFRESH_2/3"
              case 3'011
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:172"
              attribute \amaranth.decoding "LOAD_MODE_REG/4"
              case 3'100
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:187"
              attribute \amaranth.decoding "DONE/5"
              case 3'101
            end
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:72"
      attribute \amaranth.decoding "INITIAL_SETUP/1"
      case 3'001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:81"
      attribute \amaranth.decoding "READY_FOR_NORMAL_OPERATION/3"
      case 3'011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:92"
      attribute \amaranth.decoding "REQUEST_REFRESH_SOON/2"
      case 3'010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:98"
      attribute \amaranth.decoding "DO_ANOTHER_REFRESH?/4"
      case 3'100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:111"
      attribute \amaranth.decoding "AUTO_REFRESH/5"
      case 3'101
    end
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:73"
  wire width 25 \shared_timer
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:73"
  wire width 25 \shared_timer$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:91"
  wire width 1 $17
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:91"
  cell $gt $18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 25
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \shared_timer
    connect \B 1'0
    connect \Y $17
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:93"
  wire width 26 $19
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:93"
  wire width 26 $20
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:93"
  cell $sub $21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 25
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 26
    connect \A \shared_timer
    connect \B 1'1
    connect \Y $20
  end
  connect $19 $20
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:69"
  wire width 1 $22
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:69"
  cell $eq $23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \initialised
    connect \B 1'0
    connect \Y $22
  end
  process $group_2
    assign \shared_timer$next \shared_timer
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:91"
    switch { $17 }
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:91"
      case 1'1
        assign \shared_timer$next $19 [24:0]
    end
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:67"
    switch \refresh_controller_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:68"
      attribute \amaranth.decoding "AFTER_RESET/0"
      case 3'000
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:130"
        switch { $22 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:130"
          case 1'1
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:131"
            switch \initialise_and_load_mode_register_fsm_state
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:133"
              attribute \amaranth.decoding "POWERUP/0"
              case 3'000
                attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:134"
                switch { \shared_timer_inactive }
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:134"
                  case 1'1
                    assign \shared_timer$next 25'0000000000000000100011101
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:140"
                  case
                end
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:145"
              attribute \amaranth.decoding "PRECH_BANKS/1"
              case 3'001
                attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:146"
                switch { \shared_timer_inactive }
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:146"
                  case 1'1
                    assign \shared_timer$next 25'0000000000000000000000010
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:149"
                  case
                end
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:154"
              attribute \amaranth.decoding "AUTO_REFRESH_1/2"
              case 3'010
                attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:155"
                switch { \shared_timer_inactive }
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:155"
                  case 1'1
                    assign \shared_timer$next 25'0000000000000000000001000
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:158"
                  case
                end
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:163"
              attribute \amaranth.decoding "AUTO_REFRESH_2/3"
              case 3'011
                attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:164"
                switch { \shared_timer_inactive }
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:164"
                  case 1'1
                    assign \shared_timer$next 25'0000000000000000000001000
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:167"
                  case
                end
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:172"
              attribute \amaranth.decoding "LOAD_MODE_REG/4"
              case 3'100
                attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:173"
                switch { \shared_timer_inactive }
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:173"
                  case 1'1
                    assign \shared_timer$next 25'0000000000000000000000010
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:181"
                  case
                end
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:187"
              attribute \amaranth.decoding "DONE/5"
              case 3'101
            end
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:72"
      attribute \amaranth.decoding "INITIAL_SETUP/1"
      case 3'001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:81"
      attribute \amaranth.decoding "READY_FOR_NORMAL_OPERATION/3"
      case 3'011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:92"
      attribute \amaranth.decoding "REQUEST_REFRESH_SOON/2"
      case 3'010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:98"
      attribute \amaranth.decoding "DO_ANOTHER_REFRESH?/4"
      case 3'100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:111"
      attribute \amaranth.decoding "AUTO_REFRESH/5"
      case 3'101
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:112"
        switch { \shared_timer_inactive }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:112"
          case 1'1
            assign \shared_timer$next 25'0000000000000000000001000
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:120"
          case
        end
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \shared_timer$next 25'0000000000000000000000000
    end
    sync init
      update \shared_timer 25'0000000000000000000000000
    sync posedge \sdram_clk
      update \shared_timer \shared_timer$next
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:74"
  wire width 25 \shared_timer_1
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:74"
  wire width 25 \shared_timer_1$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:95"
  wire width 1 $24
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:95"
  cell $gt $25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 25
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \shared_timer_1
    connect \B 1'0
    connect \Y $24
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:97"
  wire width 26 $26
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:97"
  wire width 26 $27
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:97"
  cell $sub $28
    parameter \A_SIGNED 0
    parameter \A_WIDTH 25
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 26
    connect \A \shared_timer_1
    connect \B 1'1
    connect \Y $27
  end
  connect $26 $27
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:82"
  wire width 1 \shared_timer_inactive_1
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:149"
  wire width 26 $29
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:85"
  wire width 24 $30
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:85"
  cell $sub $31
    parameter \A_SIGNED 0
    parameter \A_WIDTH 23
    parameter \B_SIGNED 0
    parameter \B_WIDTH 23
    parameter \Y_WIDTH 24
    connect \A 23'10001011101001100000000
    connect \B \refresh_level
    connect \Y $30
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:85"
  wire width 25 $32
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:85"
  cell $sub $33
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 24
    parameter \Y_WIDTH 25
    connect \A 10'1000101110
    connect \B $30
    connect \Y $32
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:149"
  wire width 26 $34
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:149"
  cell $sub $35
    parameter \A_SIGNED 0
    parameter \A_WIDTH 25
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 26
    connect \A $32
    connect \B 1'1
    connect \Y $34
  end
  connect $29 $34
  process $group_3
    assign \shared_timer_1$next \shared_timer_1
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:95"
    switch { $24 }
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:95"
      case 1'1
        assign \shared_timer_1$next $26 [24:0]
    end
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:67"
    switch \refresh_controller_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:68"
      attribute \amaranth.decoding "AFTER_RESET/0"
      case 3'000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:72"
      attribute \amaranth.decoding "INITIAL_SETUP/1"
      case 3'001
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:73"
        switch { \shared_timer_inactive_1 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:73"
          case 1'1
            assign \shared_timer_1$next 25'0000000000000001000111011
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:76"
          case
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:81"
      attribute \amaranth.decoding "READY_FOR_NORMAL_OPERATION/3"
      case 3'011
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:82"
        switch { \shared_timer_inactive_1 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:82"
          case 1'1
            assign \shared_timer_1$next $29 [24:0]
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:86"
          case
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:92"
      attribute \amaranth.decoding "REQUEST_REFRESH_SOON/2"
      case 3'010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:98"
      attribute \amaranth.decoding "DO_ANOTHER_REFRESH?/4"
      case 3'100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:111"
      attribute \amaranth.decoding "AUTO_REFRESH/5"
      case 3'101
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \shared_timer_1$next 25'0000000000000000000000000
    end
    sync init
      update \shared_timer_1 25'0000000000000000000000000
    sync posedge \sdram_clk
      update \shared_timer_1 \shared_timer_1$next
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:75"
  wire width 25 \shared_timer_2
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:75"
  wire width 25 \shared_timer_2$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:99"
  wire width 1 $36
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:99"
  cell $gt $37
    parameter \A_SIGNED 0
    parameter \A_WIDTH 25
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \shared_timer_2
    connect \B 1'0
    connect \Y $36
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:101"
  wire width 26 $38
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:101"
  wire width 26 $39
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:101"
  cell $sub $40
    parameter \A_SIGNED 0
    parameter \A_WIDTH 25
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 26
    connect \A \shared_timer_2
    connect \B 1'1
    connect \Y $39
  end
  connect $38 $39
  process $group_4
    assign \shared_timer_2$next \shared_timer_2
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:99"
    switch { $36 }
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:99"
      case 1'1
        assign \shared_timer_2$next $38 [24:0]
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \shared_timer_2$next 25'0000000000000000000000000
    end
    sync init
      update \shared_timer_2 25'0000000000000000000000000
    sync posedge \sdram_clk
      update \shared_timer_2 \shared_timer_2$next
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:76"
  wire width 25 \shared_timer_3
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:76"
  wire width 25 \shared_timer_3$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:103"
  wire width 1 $41
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:103"
  cell $gt $42
    parameter \A_SIGNED 0
    parameter \A_WIDTH 25
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \shared_timer_3
    connect \B 1'0
    connect \Y $41
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:105"
  wire width 26 $43
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:105"
  wire width 26 $44
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:105"
  cell $sub $45
    parameter \A_SIGNED 0
    parameter \A_WIDTH 25
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 26
    connect \A \shared_timer_3
    connect \B 1'1
    connect \Y $44
  end
  connect $43 $44
  process $group_5
    assign \shared_timer_3$next \shared_timer_3
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:103"
    switch { $41 }
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:103"
      case 1'1
        assign \shared_timer_3$next $43 [24:0]
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \shared_timer_3$next 25'0000000000000000000000000
    end
    sync init
      update \shared_timer_3 25'0000000000000000000000000
    sync posedge \sdram_clk
      update \shared_timer_3 \shared_timer_3$next
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:77"
  wire width 1 \shared_timer_done
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:110"
  wire width 1 $46
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:110"
  cell $eq $47
    parameter \A_SIGNED 0
    parameter \A_WIDTH 25
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \shared_timer
    connect \B 1'1
    connect \Y $46
  end
  process $group_6
    assign \shared_timer_done 1'0
    assign \shared_timer_done $46
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:78"
  wire width 1 \shared_timer_done_1
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:111"
  wire width 1 $48
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:111"
  cell $eq $49
    parameter \A_SIGNED 0
    parameter \A_WIDTH 25
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \shared_timer_1
    connect \B 1'1
    connect \Y $48
  end
  process $group_7
    assign \shared_timer_done_1 1'0
    assign \shared_timer_done_1 $48
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:79"
  wire width 1 \shared_timer_done_2
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:112"
  wire width 1 $50
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:112"
  cell $eq $51
    parameter \A_SIGNED 0
    parameter \A_WIDTH 25
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \shared_timer_2
    connect \B 1'1
    connect \Y $50
  end
  process $group_8
    assign \shared_timer_done_2 1'0
    assign \shared_timer_done_2 $50
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:80"
  wire width 1 \shared_timer_done_3
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:113"
  wire width 1 $52
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:113"
  cell $eq $53
    parameter \A_SIGNED 0
    parameter \A_WIDTH 25
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \shared_timer_3
    connect \B 1'1
    connect \Y $52
  end
  process $group_9
    assign \shared_timer_done_3 1'0
    assign \shared_timer_done_3 $52
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:117"
  wire width 1 $54
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:117"
  cell $eq $55
    parameter \A_SIGNED 0
    parameter \A_WIDTH 25
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \shared_timer
    connect \B 1'0
    connect \Y $54
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:117"
  wire width 1 $56
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:117"
  cell $eq $57
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \shared_timer_done
    connect \B 1'0
    connect \Y $56
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:117"
  wire width 1 $58
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:117"
  cell $and $59
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $54
    connect \B $56
    connect \Y $58
  end
  process $group_10
    assign \shared_timer_inactive 1'0
    assign \shared_timer_inactive $58
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:118"
  wire width 1 $60
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:118"
  cell $eq $61
    parameter \A_SIGNED 0
    parameter \A_WIDTH 25
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \shared_timer_1
    connect \B 1'0
    connect \Y $60
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:118"
  wire width 1 $62
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:118"
  cell $eq $63
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \shared_timer_done_1
    connect \B 1'0
    connect \Y $62
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:118"
  wire width 1 $64
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:118"
  cell $and $65
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $60
    connect \B $62
    connect \Y $64
  end
  process $group_11
    assign \shared_timer_inactive_1 1'0
    assign \shared_timer_inactive_1 $64
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:83"
  wire width 1 \shared_timer_inactive_2
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:119"
  wire width 1 $66
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:119"
  cell $eq $67
    parameter \A_SIGNED 0
    parameter \A_WIDTH 25
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \shared_timer_2
    connect \B 1'0
    connect \Y $66
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:119"
  wire width 1 $68
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:119"
  cell $eq $69
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \shared_timer_done_2
    connect \B 1'0
    connect \Y $68
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:119"
  wire width 1 $70
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:119"
  cell $and $71
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $66
    connect \B $68
    connect \Y $70
  end
  process $group_12
    assign \shared_timer_inactive_2 1'0
    assign \shared_timer_inactive_2 $70
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:84"
  wire width 1 \shared_timer_inactive_3
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:120"
  wire width 1 $72
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:120"
  cell $eq $73
    parameter \A_SIGNED 0
    parameter \A_WIDTH 25
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \shared_timer_3
    connect \B 1'0
    connect \Y $72
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:120"
  wire width 1 $74
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:120"
  cell $eq $75
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \shared_timer_done_3
    connect \B 1'0
    connect \Y $74
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:120"
  wire width 1 $76
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:120"
  cell $and $77
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $72
    connect \B $74
    connect \Y $76
  end
  process $group_13
    assign \shared_timer_inactive_3 1'0
    assign \shared_timer_inactive_3 $76
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:69"
  wire width 1 $78
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:69"
  cell $eq $79
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \initialised
    connect \B 1'0
    connect \Y $78
  end
  process $group_14
    assign \ios__o_cmd 4'0000
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:67"
    switch \refresh_controller_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:68"
      attribute \amaranth.decoding "AFTER_RESET/0"
      case 3'000
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:130"
        switch { $78 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:130"
          case 1'1
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:131"
            switch \initialise_and_load_mode_register_fsm_state
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:133"
              attribute \amaranth.decoding "POWERUP/0"
              case 3'000
                attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:134"
                switch { \shared_timer_inactive }
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:134"
                  case 1'1
                    assign \ios__o_cmd 4'0001
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:140"
                  case
                    assign \ios__o_cmd 4'0001
                end
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:145"
              attribute \amaranth.decoding "PRECH_BANKS/1"
              case 3'001
                attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:146"
                switch { \shared_timer_inactive }
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:146"
                  case 1'1
                    assign \ios__o_cmd 4'1001
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:149"
                  case
                    assign \ios__o_cmd 4'0001
                end
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:154"
              attribute \amaranth.decoding "AUTO_REFRESH_1/2"
              case 3'010
                attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:155"
                switch { \shared_timer_inactive }
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:155"
                  case 1'1
                    assign \ios__o_cmd 4'1010
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:158"
                  case
                    assign \ios__o_cmd 4'0001
                end
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:163"
              attribute \amaranth.decoding "AUTO_REFRESH_2/3"
              case 3'011
                attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:164"
                switch { \shared_timer_inactive }
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:164"
                  case 1'1
                    assign \ios__o_cmd 4'1010
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:167"
                  case
                    assign \ios__o_cmd 4'0001
                end
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:172"
              attribute \amaranth.decoding "LOAD_MODE_REG/4"
              case 3'100
                attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:173"
                switch { \shared_timer_inactive }
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:173"
                  case 1'1
                    assign \ios__o_cmd 4'1100
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:181"
                  case
                    assign \ios__o_cmd 4'0001
                end
                attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:183"
                switch { \shared_timer_done }
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:183"
                  case 1'1
                    assign \ios__o_cmd 4'0001
                end
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:187"
              attribute \amaranth.decoding "DONE/5"
              case 3'101
            end
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:72"
      attribute \amaranth.decoding "INITIAL_SETUP/1"
      case 3'001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:81"
      attribute \amaranth.decoding "READY_FOR_NORMAL_OPERATION/3"
      case 3'011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:92"
      attribute \amaranth.decoding "REQUEST_REFRESH_SOON/2"
      case 3'010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:98"
      attribute \amaranth.decoding "DO_ANOTHER_REFRESH?/4"
      case 3'100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:111"
      attribute \amaranth.decoding "AUTO_REFRESH/5"
      case 3'101
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:112"
        switch { \shared_timer_inactive }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:112"
          case 1'1
            assign \ios__o_cmd 4'1010
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:120"
          case
            assign \ios__o_cmd 4'0001
        end
    end
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:69"
  wire width 1 $80
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:69"
  cell $eq $81
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \initialised
    connect \B 1'0
    connect \Y $80
  end
  process $group_15
    assign \initialise_and_load_mode_register_fsm_state$next \initialise_and_load_mode_register_fsm_state
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:67"
    switch \refresh_controller_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:68"
      attribute \amaranth.decoding "AFTER_RESET/0"
      case 3'000
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:130"
        switch { $80 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:130"
          case 1'1
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:131"
            switch \initialise_and_load_mode_register_fsm_state
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:133"
              attribute \amaranth.decoding "POWERUP/0"
              case 3'000
                attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:142"
                switch { \shared_timer_done }
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:142"
                  case 1'1
                    assign \initialise_and_load_mode_register_fsm_state$next 3'001
                end
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:145"
              attribute \amaranth.decoding "PRECH_BANKS/1"
              case 3'001
                attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:151"
                switch { \shared_timer_done }
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:151"
                  case 1'1
                    assign \initialise_and_load_mode_register_fsm_state$next 3'010
                end
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:154"
              attribute \amaranth.decoding "AUTO_REFRESH_1/2"
              case 3'010
                attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:160"
                switch { \shared_timer_done }
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:160"
                  case 1'1
                    assign \initialise_and_load_mode_register_fsm_state$next 3'011
                end
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:163"
              attribute \amaranth.decoding "AUTO_REFRESH_2/3"
              case 3'011
                attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:169"
                switch { \shared_timer_done }
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:169"
                  case 1'1
                    assign \initialise_and_load_mode_register_fsm_state$next 3'100
                end
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:172"
              attribute \amaranth.decoding "LOAD_MODE_REG/4"
              case 3'100
                attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:183"
                switch { \shared_timer_done }
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:183"
                  case 1'1
                    assign \initialise_and_load_mode_register_fsm_state$next 3'101
                end
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:187"
              attribute \amaranth.decoding "DONE/5"
              case 3'101
            end
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:72"
      attribute \amaranth.decoding "INITIAL_SETUP/1"
      case 3'001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:81"
      attribute \amaranth.decoding "READY_FOR_NORMAL_OPERATION/3"
      case 3'011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:92"
      attribute \amaranth.decoding "REQUEST_REFRESH_SOON/2"
      case 3'010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:98"
      attribute \amaranth.decoding "DO_ANOTHER_REFRESH?/4"
      case 3'100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:111"
      attribute \amaranth.decoding "AUTO_REFRESH/5"
      case 3'101
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \initialise_and_load_mode_register_fsm_state$next 3'000
    end
    sync init
      update \initialise_and_load_mode_register_fsm_state 3'000
    sync posedge \sdram_clk
      update \initialise_and_load_mode_register_fsm_state \initialise_and_load_mode_register_fsm_state$next
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:69"
  wire width 1 $82
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:69"
  cell $eq $83
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \initialised
    connect \B 1'0
    connect \Y $82
  end
  process $group_16
    assign \ios__o_a 13'0000000000000
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:67"
    switch \refresh_controller_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:68"
      attribute \amaranth.decoding "AFTER_RESET/0"
      case 3'000
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:130"
        switch { $82 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:130"
          case 1'1
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:131"
            switch \initialise_and_load_mode_register_fsm_state
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:133"
              attribute \amaranth.decoding "POWERUP/0"
              case 3'000
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:145"
              attribute \amaranth.decoding "PRECH_BANKS/1"
              case 3'001
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:154"
              attribute \amaranth.decoding "AUTO_REFRESH_1/2"
              case 3'010
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:163"
              attribute \amaranth.decoding "AUTO_REFRESH_2/3"
              case 3'011
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:172"
              attribute \amaranth.decoding "LOAD_MODE_REG/4"
              case 3'100
                attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:173"
                switch { \shared_timer_inactive }
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:173"
                  case 1'1
                    assign \ios__o_a [9:0] 10'0000110011
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:181"
                  case
                end
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:187"
              attribute \amaranth.decoding "DONE/5"
              case 3'101
            end
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:72"
      attribute \amaranth.decoding "INITIAL_SETUP/1"
      case 3'001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:81"
      attribute \amaranth.decoding "READY_FOR_NORMAL_OPERATION/3"
      case 3'011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:92"
      attribute \amaranth.decoding "REQUEST_REFRESH_SOON/2"
      case 3'010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:98"
      attribute \amaranth.decoding "DO_ANOTHER_REFRESH?/4"
      case 3'100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:111"
      attribute \amaranth.decoding "AUTO_REFRESH/5"
      case 3'101
    end
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:129"
  wire width 1 \complete
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:69"
  wire width 1 $84
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:69"
  cell $eq $85
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \initialised
    connect \B 1'0
    connect \Y $84
  end
  process $group_17
    assign \complete 1'0
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:67"
    switch \refresh_controller_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:68"
      attribute \amaranth.decoding "AFTER_RESET/0"
      case 3'000
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:130"
        switch { $84 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:130"
          case 1'1
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:131"
            switch \initialise_and_load_mode_register_fsm_state
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:133"
              attribute \amaranth.decoding "POWERUP/0"
              case 3'000
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:145"
              attribute \amaranth.decoding "PRECH_BANKS/1"
              case 3'001
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:154"
              attribute \amaranth.decoding "AUTO_REFRESH_1/2"
              case 3'010
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:163"
              attribute \amaranth.decoding "AUTO_REFRESH_2/3"
              case 3'011
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:172"
              attribute \amaranth.decoding "LOAD_MODE_REG/4"
              case 3'100
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:187"
              attribute \amaranth.decoding "DONE/5"
              case 3'101
                assign \complete 1'1
            end
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:72"
      attribute \amaranth.decoding "INITIAL_SETUP/1"
      case 3'001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:81"
      attribute \amaranth.decoding "READY_FOR_NORMAL_OPERATION/3"
      case 3'011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:92"
      attribute \amaranth.decoding "REQUEST_REFRESH_SOON/2"
      case 3'010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:98"
      attribute \amaranth.decoding "DO_ANOTHER_REFRESH?/4"
      case 3'100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:111"
      attribute \amaranth.decoding "AUTO_REFRESH/5"
      case 3'101
    end
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:69"
  wire width 1 $86
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:69"
  cell $eq $87
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \initialised
    connect \B 1'0
    connect \Y $86
  end
  process $group_18
    assign \initialised$next \initialised
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:67"
    switch \refresh_controller_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:68"
      attribute \amaranth.decoding "AFTER_RESET/0"
      case 3'000
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:130"
        switch { $86 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:130"
          case 1'1
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:131"
            switch \initialise_and_load_mode_register_fsm_state
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:133"
              attribute \amaranth.decoding "POWERUP/0"
              case 3'000
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:145"
              attribute \amaranth.decoding "PRECH_BANKS/1"
              case 3'001
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:154"
              attribute \amaranth.decoding "AUTO_REFRESH_1/2"
              case 3'010
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:163"
              attribute \amaranth.decoding "AUTO_REFRESH_2/3"
              case 3'011
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:172"
              attribute \amaranth.decoding "LOAD_MODE_REG/4"
              case 3'100
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:187"
              attribute \amaranth.decoding "DONE/5"
              case 3'101
                assign \initialised$next 1'1
            end
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:72"
      attribute \amaranth.decoding "INITIAL_SETUP/1"
      case 3'001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:81"
      attribute \amaranth.decoding "READY_FOR_NORMAL_OPERATION/3"
      case 3'011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:92"
      attribute \amaranth.decoding "REQUEST_REFRESH_SOON/2"
      case 3'010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:98"
      attribute \amaranth.decoding "DO_ANOTHER_REFRESH?/4"
      case 3'100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:111"
      attribute \amaranth.decoding "AUTO_REFRESH/5"
      case 3'101
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \initialised$next 1'0
    end
    sync init
      update \initialised 1'0
    sync posedge \sdram_clk
      update \initialised \initialised$next
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:40"
  wire width 3 \refreshes_to_do
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:40"
  wire width 3 \refreshes_to_do$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:100"
  wire width 1 $88
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:100"
  cell $gt $89
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \refreshes_to_do
    connect \B 1'0
    connect \Y $88
  end
  process $group_19
    assign \refresh_controller_fsm_state$next \refresh_controller_fsm_state
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:67"
    switch \refresh_controller_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:68"
      attribute \amaranth.decoding "AFTER_RESET/0"
      case 3'000
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:69"
        switch { \complete }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:69"
          case 1'1
            assign \refresh_controller_fsm_state$next 3'001
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:72"
      attribute \amaranth.decoding "INITIAL_SETUP/1"
      case 3'001
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:78"
        switch { \shared_timer_done_1 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:78"
          case 1'1
            assign \refresh_controller_fsm_state$next 3'010
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:81"
      attribute \amaranth.decoding "READY_FOR_NORMAL_OPERATION/3"
      case 3'011
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:88"
        switch { \shared_timer_done_1 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:88"
          case 1'1
            assign \refresh_controller_fsm_state$next 3'010
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:92"
      attribute \amaranth.decoding "REQUEST_REFRESH_SOON/2"
      case 3'010
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:94"
        switch { \trigger_refresh }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:94"
          case 1'1
            assign \refresh_controller_fsm_state$next 3'100
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:98"
      attribute \amaranth.decoding "DO_ANOTHER_REFRESH?/4"
      case 3'100
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:100"
        switch { $88 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:100"
          case 1'1
            assign \refresh_controller_fsm_state$next 3'101
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:104"
          case
            assign \refresh_controller_fsm_state$next 3'011
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:111"
      attribute \amaranth.decoding "AUTO_REFRESH/5"
      case 3'101
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:122"
        switch { \shared_timer_done }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:122"
          case 1'1
            assign \refresh_controller_fsm_state$next 3'100
        end
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \refresh_controller_fsm_state$next 3'000
    end
    sync init
      update \refresh_controller_fsm_state 3'000
    sync posedge \sdram_clk
      update \refresh_controller_fsm_state \refresh_controller_fsm_state$next
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:100"
  wire width 1 $90
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:100"
  cell $gt $91
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \refreshes_to_do
    connect \B 1'0
    connect \Y $90
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:101"
  wire width 4 $92
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:101"
  wire width 4 $93
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:101"
  cell $sub $94
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \refreshes_to_do
    connect \B 1'1
    connect \Y $93
  end
  connect $92 $93
  process $group_20
    assign \refreshes_to_do$next \refreshes_to_do
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:67"
    switch \refresh_controller_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:68"
      attribute \amaranth.decoding "AFTER_RESET/0"
      case 3'000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:72"
      attribute \amaranth.decoding "INITIAL_SETUP/1"
      case 3'001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:81"
      attribute \amaranth.decoding "READY_FOR_NORMAL_OPERATION/3"
      case 3'011
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:88"
        switch { \shared_timer_done_1 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:88"
          case 1'1
            assign \refreshes_to_do$next 3'001
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:92"
      attribute \amaranth.decoding "REQUEST_REFRESH_SOON/2"
      case 3'010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:98"
      attribute \amaranth.decoding "DO_ANOTHER_REFRESH?/4"
      case 3'100
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:100"
        switch { $90 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:100"
          case 1'1
            assign \refreshes_to_do$next $92 [2:0]
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:104"
          case
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:111"
      attribute \amaranth.decoding "AUTO_REFRESH/5"
      case 3'101
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \refreshes_to_do$next 3'101
    end
    sync init
      update \refreshes_to_do 3'101
    sync posedge \sdram_clk
      update \refreshes_to_do \refreshes_to_do$next
  end
  process $group_21
    assign \request_to_refresh_soon$next \request_to_refresh_soon
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:67"
    switch \refresh_controller_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:68"
      attribute \amaranth.decoding "AFTER_RESET/0"
      case 3'000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:72"
      attribute \amaranth.decoding "INITIAL_SETUP/1"
      case 3'001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:81"
      attribute \amaranth.decoding "READY_FOR_NORMAL_OPERATION/3"
      case 3'011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:92"
      attribute \amaranth.decoding "REQUEST_REFRESH_SOON/2"
      case 3'010
        assign \request_to_refresh_soon$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:98"
      attribute \amaranth.decoding "DO_ANOTHER_REFRESH?/4"
      case 3'100
        assign \request_to_refresh_soon$next 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:111"
      attribute \amaranth.decoding "AUTO_REFRESH/5"
      case 3'101
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \request_to_refresh_soon$next 1'0
    end
    sync init
      update \request_to_refresh_soon 1'0
    sync posedge \sdram_clk
      update \request_to_refresh_soon \request_to_refresh_soon$next
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:100"
  wire width 1 $95
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:100"
  cell $gt $96
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \refreshes_to_do
    connect \B 1'0
    connect \Y $95
  end
  process $group_22
    assign \refresh_in_progress$next \refresh_in_progress
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:67"
    switch \refresh_controller_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:68"
      attribute \amaranth.decoding "AFTER_RESET/0"
      case 3'000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:72"
      attribute \amaranth.decoding "INITIAL_SETUP/1"
      case 3'001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:81"
      attribute \amaranth.decoding "READY_FOR_NORMAL_OPERATION/3"
      case 3'011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:92"
      attribute \amaranth.decoding "REQUEST_REFRESH_SOON/2"
      case 3'010
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:94"
        switch { \trigger_refresh }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:94"
          case 1'1
            assign \refresh_in_progress$next 1'1
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:98"
      attribute \amaranth.decoding "DO_ANOTHER_REFRESH?/4"
      case 3'100
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:100"
        switch { $95 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:100"
          case 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:104"
          case
            assign \refresh_in_progress$next 1'0
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:111"
      attribute \amaranth.decoding "AUTO_REFRESH/5"
      case 3'101
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \refresh_in_progress$next 1'0
    end
    sync init
      update \refresh_in_progress 1'0
    sync posedge \sdram_clk
      update \refresh_in_progress \refresh_in_progress$next
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_0_src.unbuffered.produce_enc"
module \produce_enc$2
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149"
  wire width 7 input 0 \i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150"
  wire width 7 output 1 \o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154"
  wire width 7 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154"
  cell $xor $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 7
    connect \A \i
    connect \B \i [6:1]
    connect \Y $1
  end
  process $group_0
    assign \o 7'0000000
    assign \o $1
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_0_src.unbuffered.produce_cdc"
module \produce_cdc$3
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 input 0 \sdram_rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 input 1 \sdram_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:344"
  wire width 7 input 2 \produce_w_gry
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:345"
  wire width 7 output 3 \produce_r_gry
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 7 \stage0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 7 \stage0$next
  process $group_0
    assign \stage0$next \stage0
    assign \stage0$next \produce_w_gry
    sync init
      update \stage0 7'0000000
    sync posedge \sdram_clk
      update \stage0 \stage0$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 7 \stage1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 7 \stage1$next
  process $group_1
    assign \stage1$next \stage1
    assign \stage1$next \stage0
    sync init
      update \stage1 7'0000000
    sync posedge \sdram_clk
      update \stage1 \stage1$next
  end
  process $group_2
    assign \produce_r_gry 7'0000000
    assign \produce_r_gry \stage1
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_0_src.unbuffered.consume_enc"
module \consume_enc$4
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149"
  wire width 7 input 0 \i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150"
  wire width 7 output 1 \o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154"
  wire width 7 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154"
  cell $xor $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 7
    connect \A \i
    connect \B \i [6:1]
    connect \Y $1
  end
  process $group_0
    assign \o 7'0000000
    assign \o $1
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_0_src.unbuffered.consume_cdc"
module \consume_cdc$5
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:353"
  wire width 7 input 0 \consume_r_gry
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:354"
  wire width 7 output 1 \consume_w_gry
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267"
  wire width 1 input 2 \write_0_rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267"
  wire width 1 input 3 \write_0_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 7 \stage0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 7 \stage0$next
  process $group_0
    assign \stage0$next \stage0
    assign \stage0$next \consume_r_gry
    sync init
      update \stage0 7'0000000
    sync posedge \write_0_clk
      update \stage0 \stage0$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 7 \stage1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 7 \stage1$next
  process $group_1
    assign \stage1$next \stage1
    assign \stage1$next \stage0
    sync init
      update \stage1 7'0000000
    sync posedge \write_0_clk
      update \stage1 \stage1$next
  end
  process $group_2
    assign \consume_w_gry 7'0000000
    assign \consume_w_gry \stage1
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_0_src.unbuffered.consume_dec"
module \consume_dec$6
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
  wire width 7 input 0 \i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177"
  wire width 7 output 1 \o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [6]
    connect \B \i [5]
    connect \Y $1
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $3
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [5]
    connect \B \i [4]
    connect \Y $3
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $5
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [4]
    connect \B \i [3]
    connect \Y $5
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $7
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [3]
    connect \B \i [2]
    connect \Y $7
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $9
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [2]
    connect \B \i [1]
    connect \Y $9
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $11
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [1]
    connect \B \i [0]
    connect \Y $11
  end
  process $group_0
    assign \o 7'0000000
    assign \o [6] \i [6]
    assign \o [5] $1
    assign \o [4] $3
    assign \o [3] $5
    assign \o [2] $7
    assign \o [1] $9
    assign \o [0] $11
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_0_src.unbuffered.produce_dec"
module \produce_dec$7
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
  wire width 7 input 0 \i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177"
  wire width 7 output 1 \o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [6]
    connect \B \i [5]
    connect \Y $1
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $3
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [5]
    connect \B \i [4]
    connect \Y $3
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $5
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [4]
    connect \B \i [3]
    connect \Y $5
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $7
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [3]
    connect \B \i [2]
    connect \Y $7
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $9
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [2]
    connect \B \i [1]
    connect \Y $9
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $11
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [1]
    connect \B \i [0]
    connect \Y $11
  end
  process $group_0
    assign \o 7'0000000
    assign \o [6] \i [6]
    assign \o [5] $1
    assign \o [4] $3
    assign \o [3] $5
    assign \o [2] $7
    assign \o [1] $9
    assign \o [0] $11
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_0_src.unbuffered.rst_cdc"
module \rst_cdc$8
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 input 0 \sdram_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:415"
  wire width 1 output 1 \r_rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267"
  wire width 1 input 2 \write_0_rst
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:163"
  wire width 1 \async_ff_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:163"
  wire width 1 \async_ff_rst
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164"
  wire width 1 \stage0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164"
  wire width 1 \stage0$next
  process $group_0
    assign \stage0$next \stage0
    assign \stage0$next 1'0
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \async_ff_rst
      case 1'1
        assign \stage0$next 1'1
    end
    sync init
      update \stage0 1'1
    sync posedge \async_ff_clk
      update \stage0 \stage0$next
    sync posedge \async_ff_rst
      update \stage0 \stage0$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164"
  wire width 1 \stage1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164"
  wire width 1 \stage1$next
  process $group_1
    assign \stage1$next \stage1
    assign \stage1$next \stage0
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \async_ff_rst
      case 1'1
        assign \stage1$next 1'1
    end
    sync init
      update \stage1 1'1
    sync posedge \async_ff_clk
      update \stage1 \stage1$next
    sync posedge \async_ff_rst
      update \stage1 \stage1$next
  end
  process $group_2
    assign \async_ff_rst 1'0
    assign \async_ff_rst \write_0_rst
    sync init
  end
  process $group_3
    assign \async_ff_clk 1'0
    assign \async_ff_clk \sdram_clk
    sync init
  end
  process $group_4
    assign \r_rst 1'0
    assign \r_rst \stage1
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_0_src.unbuffered.rst_dec"
module \rst_dec$9
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
  wire width 7 input 0 \i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177"
  wire width 7 output 1 \o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [6]
    connect \B \i [5]
    connect \Y $1
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $3
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [5]
    connect \B \i [4]
    connect \Y $3
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $5
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [4]
    connect \B \i [3]
    connect \Y $5
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $7
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [3]
    connect \B \i [2]
    connect \Y $7
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $9
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [2]
    connect \B \i [1]
    connect \Y $9
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $11
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [1]
    connect \B \i [0]
    connect \Y $11
  end
  process $group_0
    assign \o 7'0000000
    assign \o [6] \i [6]
    assign \o [5] $1
    assign \o [4] $3
    assign \o [3] $5
    assign \o [2] $7
    assign \o [1] $9
    assign \o [0] $11
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_0_src.unbuffered"
module \unbuffered$1
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 input 0 \sdram_rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 input 1 \sdram_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78"
  wire width 16 input 2 \w_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 output 3 \w_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 input 4 \w_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86"
  wire width 7 output 5 \r_level
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81"
  wire width 7 output 6 \w_level
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81"
  wire width 7 \w_level$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83"
  wire width 16 output 7 \r_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 output 8 \r_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:311"
  wire width 1 output 9 \r_rst
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:311"
  wire width 1 \r_rst$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 input 10 \r_en
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267"
  wire width 1 input 11 \write_0_rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267"
  wire width 1 input 12 \write_0_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149"
  wire width 7 \produce_enc_i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150"
  wire width 7 \produce_enc_o
  cell \produce_enc$2 \produce_enc
    connect \i \produce_enc_i
    connect \o \produce_enc_o
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:344"
  wire width 7 \produce_cdc_produce_w_gry
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:344"
  wire width 7 \produce_cdc_produce_w_gry$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:345"
  wire width 7 \produce_cdc_produce_r_gry
  cell \produce_cdc$3 \produce_cdc
    connect \sdram_rst \sdram_rst
    connect \sdram_clk \sdram_clk
    connect \produce_w_gry \produce_cdc_produce_w_gry
    connect \produce_r_gry \produce_cdc_produce_r_gry
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149"
  wire width 7 \consume_enc_i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150"
  wire width 7 \consume_enc_o
  cell \consume_enc$4 \consume_enc
    connect \i \consume_enc_i
    connect \o \consume_enc_o
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:353"
  wire width 7 \consume_cdc_consume_r_gry
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:353"
  wire width 7 \consume_cdc_consume_r_gry$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:354"
  wire width 7 \consume_cdc_consume_w_gry
  cell \consume_cdc$5 \consume_cdc
    connect \consume_r_gry \consume_cdc_consume_r_gry
    connect \consume_w_gry \consume_cdc_consume_w_gry
    connect \write_0_rst \write_0_rst
    connect \write_0_clk \write_0_clk
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
  wire width 7 \consume_dec_i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177"
  wire width 7 \consume_dec_o
  cell \consume_dec$6 \consume_dec
    connect \i \consume_dec_i
    connect \o \consume_dec_o
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
  wire width 7 \produce_dec_i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177"
  wire width 7 \produce_dec_o
  cell \produce_dec$7 \produce_dec
    connect \i \produce_dec_i
    connect \o \produce_dec_o
  end
  memory width 16 size 64 \storage
  cell $meminit $1
    parameter \MEMID "\\storage"
    parameter \ABITS 7
    parameter \WIDTH 16
    parameter \WORDS 64
    parameter \PRIORITY 0
    connect \ADDR 7'0000000
    connect \DATA 1024'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:387"
  wire width 1 \storage_w_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:387"
  wire width 6 \storage_w_addr
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:387"
  wire width 16 \storage_w_data
  cell $memwr \w_port
    parameter \MEMID "\\storage"
    parameter \ABITS 6
    parameter \WIDTH 16
    parameter \CLK_ENABLE 1
    parameter \CLK_POLARITY 1
    parameter \PRIORITY 0
    connect \CLK \write_0_clk
    connect \EN { { \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en } }
    connect \ADDR \storage_w_addr
    connect \DATA \storage_w_data
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:388"
  wire width 1 \storage_r_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:388"
  wire width 6 \storage_r_addr
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:388"
  wire width 16 \storage_r_data
  cell $memrd \r_port
    parameter \MEMID "\\storage"
    parameter \ABITS 6
    parameter \WIDTH 16
    parameter \CLK_ENABLE 1
    parameter \CLK_POLARITY 1
    parameter \TRANSPARENT 0
    connect \CLK \sdram_clk
    connect \EN \storage_r_en
    connect \ADDR \storage_r_addr
    connect \DATA \storage_r_data
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:415"
  wire width 1 \rst_cdc_r_rst
  cell \rst_cdc$8 \rst_cdc
    connect \sdram_clk \sdram_clk
    connect \r_rst \rst_cdc_r_rst
    connect \write_0_rst \write_0_rst
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
  wire width 7 \rst_dec_i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177"
  wire width 7 \rst_dec_o
  cell \rst_dec$9 \rst_dec
    connect \i \rst_dec_i
    connect \o \rst_dec_o
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:334"
  wire width 7 \produce_w_nxt
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:335"
  wire width 8 $2
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:333"
  wire width 7 \produce_w_bin
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:333"
  wire width 7 \produce_w_bin$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329"
  wire width 1 $3
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329"
  cell $and $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B \w_en
    connect \Y $3
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:335"
  wire width 8 $5
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:335"
  cell $add $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 8
    connect \A \produce_w_bin
    connect \B $3
    connect \Y $5
  end
  connect $2 $5
  process $group_0
    assign \produce_w_nxt 7'0000000
    assign \produce_w_nxt $2 [6:0]
    sync init
  end
  process $group_1
    assign \produce_w_bin$next \produce_w_bin
    assign \produce_w_bin$next \produce_w_nxt
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \write_0_rst
      case 1'1
        assign \produce_w_bin$next 7'0000000
    end
    sync init
      update \produce_w_bin 7'0000000
    sync posedge \write_0_clk
      update \produce_w_bin \produce_w_bin$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:340"
  wire width 7 \consume_r_nxt
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:341"
  wire width 8 $7
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:339"
  wire width 7 \consume_r_bin
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:339"
  wire width 7 \consume_r_bin$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:330"
  wire width 1 $8
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:330"
  cell $and $9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \B \r_en
    connect \Y $8
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:341"
  wire width 8 $10
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:341"
  cell $add $11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 8
    connect \A \consume_r_bin
    connect \B $8
    connect \Y $10
  end
  connect $7 $10
  process $group_2
    assign \consume_r_nxt 7'0000000
    assign \consume_r_nxt $7 [6:0]
    sync init
  end
  process $group_3
    assign \consume_r_bin$next \consume_r_bin
    assign \consume_r_bin$next \consume_r_nxt
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
    switch { \rst_cdc_r_rst }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
      case 1'1
        assign \consume_r_bin$next \rst_dec_o
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:431"
      case
    end
    sync init
      update \consume_r_bin 7'0000000
    sync posedge \sdram_clk
      update \consume_r_bin \consume_r_bin$next
  end
  process $group_4
    assign \produce_enc_i 7'0000000
    assign \produce_enc_i \produce_w_nxt
    sync init
  end
  process $group_5
    assign \produce_cdc_produce_w_gry$next \produce_cdc_produce_w_gry
    assign \produce_cdc_produce_w_gry$next \produce_enc_o
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \write_0_rst
      case 1'1
        assign \produce_cdc_produce_w_gry$next 7'0000000
    end
    sync init
      update \produce_cdc_produce_w_gry 7'0000000
    sync posedge \write_0_clk
      update \produce_cdc_produce_w_gry \produce_cdc_produce_w_gry$next
  end
  process $group_6
    assign \consume_enc_i 7'0000000
    assign \consume_enc_i \consume_r_nxt
    sync init
  end
  process $group_7
    assign \consume_cdc_consume_r_gry$next \consume_cdc_consume_r_gry
    assign \consume_cdc_consume_r_gry$next \consume_enc_o
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
    switch { \rst_cdc_r_rst }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
      case 1'1
        assign \consume_cdc_consume_r_gry$next \produce_cdc_produce_r_gry
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:431"
      case
    end
    sync init
      update \consume_cdc_consume_r_gry 7'0000000
    sync posedge \sdram_clk
      update \consume_cdc_consume_r_gry \consume_cdc_consume_r_gry$next
  end
  process $group_8
    assign \consume_dec_i 7'0000000
    assign \consume_dec_i \consume_cdc_consume_w_gry
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:362"
  wire width 7 \consume_w_bin
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:362"
  wire width 7 \consume_w_bin$next
  process $group_9
    assign \consume_w_bin$next \consume_w_bin
    assign \consume_w_bin$next \consume_dec_o
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \write_0_rst
      case 1'1
        assign \consume_w_bin$next 7'0000000
    end
    sync init
      update \consume_w_bin 7'0000000
    sync posedge \write_0_clk
      update \consume_w_bin \consume_w_bin$next
  end
  process $group_10
    assign \produce_dec_i 7'0000000
    assign \produce_dec_i \produce_cdc_produce_r_gry
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:368"
  wire width 7 \produce_r_bin
  process $group_11
    assign \produce_r_bin 7'0000000
    assign \produce_r_bin \produce_dec_o
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:374"
  wire width 1 \w_full
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377"
  wire width 1 $12
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377"
  cell $ne $13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \produce_cdc_produce_w_gry [6]
    connect \B \consume_cdc_consume_w_gry [6]
    connect \Y $12
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:378"
  wire width 1 $14
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:378"
  cell $ne $15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \produce_cdc_produce_w_gry [5]
    connect \B \consume_cdc_consume_w_gry [5]
    connect \Y $14
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377"
  wire width 1 $16
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377"
  cell $and $17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $12
    connect \B $14
    connect \Y $16
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:379"
  wire width 1 $18
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:379"
  cell $eq $19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \produce_cdc_produce_w_gry [4:0]
    connect \B \consume_cdc_consume_w_gry [4:0]
    connect \Y $18
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377"
  wire width 1 $20
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377"
  cell $and $21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $16
    connect \B $18
    connect \Y $20
  end
  process $group_12
    assign \w_full 1'0
    assign \w_full $20
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:375"
  wire width 1 \r_empty
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:380"
  wire width 1 $22
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:380"
  cell $eq $23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \consume_cdc_consume_r_gry
    connect \B \produce_cdc_produce_r_gry
    connect \Y $22
  end
  process $group_13
    assign \r_empty 1'0
    assign \r_empty $22
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
    switch { \rst_cdc_r_rst }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
      case 1'1
        assign \r_empty 1'1
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:431"
      case
    end
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:383"
  wire width 8 $24
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:383"
  wire width 8 $25
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:383"
  cell $sub $26
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 8
    connect \A \produce_w_bin
    connect \B \consume_w_bin
    connect \Y $25
  end
  connect $24 $25
  process $group_14
    assign \w_level$next \w_level
    assign \w_level$next $24 [6:0]
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \write_0_rst
      case 1'1
        assign \w_level$next 7'0000000
    end
    sync init
      update \w_level 7'0000000
    sync posedge \write_0_clk
      update \w_level \w_level$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:384"
  wire width 8 $27
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:384"
  wire width 8 $28
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:384"
  cell $sub $29
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 8
    connect \A \produce_r_bin
    connect \B \consume_r_bin
    connect \Y $28
  end
  connect $27 $28
  process $group_15
    assign \r_level 7'0000000
    assign \r_level $27 [6:0]
    sync init
  end
  process $group_16
    assign \storage_w_addr 6'000000
    assign \storage_w_addr \produce_w_bin [5:0]
    sync init
  end
  process $group_17
    assign \storage_w_data 16'0000000000000000
    assign \storage_w_data \w_data
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329"
  wire width 1 $30
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329"
  cell $and $31
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B \w_en
    connect \Y $30
  end
  process $group_18
    assign \storage_w_en 1'0
    assign \storage_w_en $30
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:394"
  wire width 1 $32
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:394"
  cell $not $33
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_full
    connect \Y $32
  end
  process $group_19
    assign \w_rdy 1'0
    assign \w_rdy $32
    sync init
  end
  process $group_20
    assign \storage_r_addr 6'000000
    assign \storage_r_addr \consume_r_nxt [5:0]
    sync init
  end
  process $group_21
    assign \r_data 16'0000000000000000
    assign \r_data \storage_r_data
    sync init
  end
  process $group_22
    assign \storage_r_en 1'1
    assign \storage_r_en 1'1
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:400"
  wire width 1 $34
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:400"
  cell $not $35
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_empty
    connect \Y $34
  end
  process $group_23
    assign \r_rdy 1'0
    assign \r_rdy $34
    sync init
  end
  process $group_24
    assign \rst_dec_i 7'0000000
    assign \rst_dec_i \produce_cdc_produce_r_gry
    sync init
  end
  process $group_25
    assign \r_rst$next \r_rst
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
    switch { \rst_cdc_r_rst }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
      case 1'1
        assign \r_rst$next 1'1
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:431"
      case
        assign \r_rst$next 1'0
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \r_rst$next 1'0
    end
    sync init
      update \r_rst 1'0
    sync posedge \sdram_clk
      update \r_rst \r_rst$next
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_0_src.consume_buffered_cdc"
module \consume_buffered_cdc$10
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:510"
  wire width 1 input 0 \r_consume_buffered
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:514"
  wire width 1 output 1 \w_consume_buffered
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267"
  wire width 1 input 2 \write_0_rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267"
  wire width 1 input 3 \write_0_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage0$next
  process $group_0
    assign \stage0$next \stage0
    assign \stage0$next \r_consume_buffered
    sync init
      update \stage0 1'0
    sync posedge \write_0_clk
      update \stage0 \stage0$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage1$next
  process $group_1
    assign \stage1$next \stage1
    assign \stage1$next \stage0
    sync init
      update \stage1 1'0
    sync posedge \write_0_clk
      update \stage1 \stage1$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage2
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage2$next
  process $group_2
    assign \stage2$next \stage2
    assign \stage2$next \stage1
    sync init
      update \stage2 1'0
    sync posedge \write_0_clk
      update \stage2 \stage2$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage3
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage3$next
  process $group_3
    assign \stage3$next \stage3
    assign \stage3$next \stage2
    sync init
      update \stage3 1'0
    sync posedge \write_0_clk
      update \stage3 \stage3$next
  end
  process $group_4
    assign \w_consume_buffered 1'0
    assign \w_consume_buffered \stage3
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_0_src"
module \fifo_0_src
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 input 0 \sdram_rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 input 1 \sdram_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78"
  wire width 16 input 2 \w_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 output 3 \w_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 input 4 \w_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81"
  wire width 7 output 5 \w_level
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 output 6 \r_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 \r_rdy$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 input 7 \r_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83"
  wire width 16 output 8 \r_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83"
  wire width 16 \r_data$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86"
  wire width 7 output 9 \r_level
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86"
  wire width 7 \r_level$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78"
  wire width 16 \unbuffered_w_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 \unbuffered_w_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 \unbuffered_w_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86"
  wire width 7 \unbuffered_r_level
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81"
  wire width 7 \unbuffered_w_level
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83"
  wire width 16 \unbuffered_r_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 \unbuffered_r_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:311"
  wire width 1 \unbuffered_r_rst
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 \unbuffered_r_en
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267"
  wire width 1 \unbuffered_write_0_rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267"
  wire width 1 \unbuffered_write_0_clk
  cell \unbuffered$1 \unbuffered
    connect \sdram_rst \sdram_rst
    connect \sdram_clk \sdram_clk
    connect \w_data \unbuffered_w_data
    connect \w_rdy \unbuffered_w_rdy
    connect \w_en \unbuffered_w_en
    connect \r_level \unbuffered_r_level
    connect \w_level \unbuffered_w_level
    connect \r_data \unbuffered_r_data
    connect \r_rdy \unbuffered_r_rdy
    connect \r_rst \unbuffered_r_rst
    connect \r_en \unbuffered_r_en
    connect \write_0_rst \unbuffered_write_0_rst
    connect \write_0_clk \unbuffered_write_0_clk
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:510"
  wire width 1 \consume_buffered_cdc_r_consume_buffered
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:514"
  wire width 1 \consume_buffered_cdc_w_consume_buffered
  cell \consume_buffered_cdc$10 \consume_buffered_cdc
    connect \r_consume_buffered \consume_buffered_cdc_r_consume_buffered
    connect \w_consume_buffered \consume_buffered_cdc_w_consume_buffered
    connect \write_0_rst \unbuffered_write_0_rst
    connect \write_0_clk \unbuffered_write_0_clk
  end
  process $group_0
    assign \unbuffered_w_data 16'0000000000000000
    assign \unbuffered_w_data \w_data
    sync init
  end
  process $group_1
    assign \w_rdy 1'0
    assign \w_rdy \unbuffered_w_rdy
    sync init
  end
  process $group_2
    assign \unbuffered_w_en 1'0
    assign \unbuffered_w_en \w_en
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511"
  wire width 2 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511"
  wire width 2 $2
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511"
  cell $sub $3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \r_rdy
    connect \B \r_en
    connect \Y $2
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511"
  wire width 2 $4
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511"
  cell $and $5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A $2
    connect \B \r_rdy
    connect \Y $4
  end
  connect $1 $4
  process $group_3
    assign \consume_buffered_cdc_r_consume_buffered 1'0
    assign \consume_buffered_cdc_r_consume_buffered $1 [0]
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:512"
  wire width 8 $6
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:512"
  wire width 8 $7
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:512"
  cell $add $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 8
    connect \A \unbuffered_r_level
    connect \B \consume_buffered_cdc_r_consume_buffered
    connect \Y $7
  end
  connect $6 $7
  process $group_4
    assign \r_level$next \r_level
    assign \r_level$next $6 [6:0]
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \r_level$next 7'0000000
    end
    sync init
      update \r_level 7'0000000
    sync posedge \sdram_clk
      update \r_level \r_level$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:516"
  wire width 8 $9
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:516"
  wire width 8 $10
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:516"
  cell $add $11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 8
    connect \A \unbuffered_w_level
    connect \B \consume_buffered_cdc_w_consume_buffered
    connect \Y $10
  end
  connect $9 $10
  process $group_5
    assign \w_level 7'0000000
    assign \w_level $9 [6:0]
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  wire width 1 $12
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  cell $not $13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \Y $12
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  wire width 1 $14
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  cell $or $15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_en
    connect \B $12
    connect \Y $14
  end
  process $group_6
    assign \r_data$next \r_data
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
    switch { $14 }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
      case 1'1
        assign \r_data$next \unbuffered_r_data
    end
    sync init
      update \r_data 16'0000000000000000
    sync posedge \sdram_clk
      update \r_data \r_data$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  wire width 1 $16
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  cell $not $17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \Y $16
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  wire width 1 $18
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  cell $or $19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_en
    connect \B $16
    connect \Y $18
  end
  process $group_7
    assign \r_rdy$next \r_rdy
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
    switch { $18 }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
      case 1'1
        assign \r_rdy$next \unbuffered_r_rdy
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \r_rdy$next 1'0
    end
    sync init
      update \r_rdy 1'0
    sync posedge \sdram_clk
      update \r_rdy \r_rdy$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:488"
  wire width 1 \r_rst
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:488"
  wire width 1 \r_rst$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  wire width 1 $20
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  cell $not $21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \Y $20
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  wire width 1 $22
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  cell $or $23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_en
    connect \B $20
    connect \Y $22
  end
  process $group_8
    assign \r_rst$next \r_rst
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
    switch { $22 }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
      case 1'1
        assign \r_rst$next \unbuffered_r_rst
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \r_rst$next 1'0
    end
    sync init
      update \r_rst 1'0
    sync posedge \sdram_clk
      update \r_rst \r_rst$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  wire width 1 $24
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  cell $not $25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \Y $24
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  wire width 1 $26
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  cell $or $27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_en
    connect \B $24
    connect \Y $26
  end
  process $group_9
    assign \unbuffered_r_en 1'0
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
    switch { $26 }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
      case 1'1
        assign \unbuffered_r_en 1'1
    end
    sync init
  end
  connect \unbuffered_write_0_rst 1'0
  connect \unbuffered_write_0_clk 1'0
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_0_dst.unbuffered.produce_enc"
module \produce_enc$12
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149"
  wire width 7 input 0 \i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150"
  wire width 7 output 1 \o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154"
  wire width 7 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154"
  cell $xor $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 7
    connect \A \i
    connect \B \i [6:1]
    connect \Y $1
  end
  process $group_0
    assign \o 7'0000000
    assign \o $1
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_0_dst.unbuffered.produce_cdc"
module \produce_cdc$13
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267"
  wire width 1 input 0 \read_0_rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267"
  wire width 1 input 1 \read_0_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:344"
  wire width 7 input 2 \produce_w_gry
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:345"
  wire width 7 output 3 \produce_r_gry
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 7 \stage0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 7 \stage0$next
  process $group_0
    assign \stage0$next \stage0
    assign \stage0$next \produce_w_gry
    sync init
      update \stage0 7'0000000
    sync posedge \read_0_clk
      update \stage0 \stage0$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 7 \stage1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 7 \stage1$next
  process $group_1
    assign \stage1$next \stage1
    assign \stage1$next \stage0
    sync init
      update \stage1 7'0000000
    sync posedge \read_0_clk
      update \stage1 \stage1$next
  end
  process $group_2
    assign \produce_r_gry 7'0000000
    assign \produce_r_gry \stage1
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_0_dst.unbuffered.consume_enc"
module \consume_enc$14
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149"
  wire width 7 input 0 \i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150"
  wire width 7 output 1 \o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154"
  wire width 7 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154"
  cell $xor $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 7
    connect \A \i
    connect \B \i [6:1]
    connect \Y $1
  end
  process $group_0
    assign \o 7'0000000
    assign \o $1
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_0_dst.unbuffered.consume_cdc"
module \consume_cdc$15
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 input 0 \sdram_rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 input 1 \sdram_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:353"
  wire width 7 input 2 \consume_r_gry
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:354"
  wire width 7 output 3 \consume_w_gry
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 7 \stage0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 7 \stage0$next
  process $group_0
    assign \stage0$next \stage0
    assign \stage0$next \consume_r_gry
    sync init
      update \stage0 7'0000000
    sync posedge \sdram_clk
      update \stage0 \stage0$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 7 \stage1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 7 \stage1$next
  process $group_1
    assign \stage1$next \stage1
    assign \stage1$next \stage0
    sync init
      update \stage1 7'0000000
    sync posedge \sdram_clk
      update \stage1 \stage1$next
  end
  process $group_2
    assign \consume_w_gry 7'0000000
    assign \consume_w_gry \stage1
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_0_dst.unbuffered.consume_dec"
module \consume_dec$16
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
  wire width 7 input 0 \i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177"
  wire width 7 output 1 \o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [6]
    connect \B \i [5]
    connect \Y $1
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $3
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [5]
    connect \B \i [4]
    connect \Y $3
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $5
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [4]
    connect \B \i [3]
    connect \Y $5
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $7
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [3]
    connect \B \i [2]
    connect \Y $7
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $9
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [2]
    connect \B \i [1]
    connect \Y $9
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $11
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [1]
    connect \B \i [0]
    connect \Y $11
  end
  process $group_0
    assign \o 7'0000000
    assign \o [6] \i [6]
    assign \o [5] $1
    assign \o [4] $3
    assign \o [3] $5
    assign \o [2] $7
    assign \o [1] $9
    assign \o [0] $11
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_0_dst.unbuffered.produce_dec"
module \produce_dec$17
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
  wire width 7 input 0 \i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177"
  wire width 7 output 1 \o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [6]
    connect \B \i [5]
    connect \Y $1
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $3
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [5]
    connect \B \i [4]
    connect \Y $3
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $5
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [4]
    connect \B \i [3]
    connect \Y $5
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $7
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [3]
    connect \B \i [2]
    connect \Y $7
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $9
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [2]
    connect \B \i [1]
    connect \Y $9
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $11
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [1]
    connect \B \i [0]
    connect \Y $11
  end
  process $group_0
    assign \o 7'0000000
    assign \o [6] \i [6]
    assign \o [5] $1
    assign \o [4] $3
    assign \o [3] $5
    assign \o [2] $7
    assign \o [1] $9
    assign \o [0] $11
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_0_dst.unbuffered.rst_cdc"
module \rst_cdc$18
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 input 0 \sdram_rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267"
  wire width 1 input 1 \read_0_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:415"
  wire width 1 output 2 \r_rst
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:163"
  wire width 1 \async_ff_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:163"
  wire width 1 \async_ff_rst
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164"
  wire width 1 \stage0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164"
  wire width 1 \stage0$next
  process $group_0
    assign \stage0$next \stage0
    assign \stage0$next 1'0
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \async_ff_rst
      case 1'1
        assign \stage0$next 1'1
    end
    sync init
      update \stage0 1'1
    sync posedge \async_ff_clk
      update \stage0 \stage0$next
    sync posedge \async_ff_rst
      update \stage0 \stage0$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164"
  wire width 1 \stage1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164"
  wire width 1 \stage1$next
  process $group_1
    assign \stage1$next \stage1
    assign \stage1$next \stage0
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \async_ff_rst
      case 1'1
        assign \stage1$next 1'1
    end
    sync init
      update \stage1 1'1
    sync posedge \async_ff_clk
      update \stage1 \stage1$next
    sync posedge \async_ff_rst
      update \stage1 \stage1$next
  end
  process $group_2
    assign \async_ff_rst 1'0
    assign \async_ff_rst \sdram_rst
    sync init
  end
  process $group_3
    assign \async_ff_clk 1'0
    assign \async_ff_clk \read_0_clk
    sync init
  end
  process $group_4
    assign \r_rst 1'0
    assign \r_rst \stage1
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_0_dst.unbuffered.rst_dec"
module \rst_dec$19
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
  wire width 7 input 0 \i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177"
  wire width 7 output 1 \o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [6]
    connect \B \i [5]
    connect \Y $1
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $3
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [5]
    connect \B \i [4]
    connect \Y $3
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $5
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [4]
    connect \B \i [3]
    connect \Y $5
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $7
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [3]
    connect \B \i [2]
    connect \Y $7
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $9
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [2]
    connect \B \i [1]
    connect \Y $9
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $11
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [1]
    connect \B \i [0]
    connect \Y $11
  end
  process $group_0
    assign \o 7'0000000
    assign \o [6] \i [6]
    assign \o [5] $1
    assign \o [4] $3
    assign \o [3] $5
    assign \o [2] $7
    assign \o [1] $9
    assign \o [0] $11
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_0_dst.unbuffered"
module \unbuffered$11
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 input 0 \sdram_rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 input 1 \sdram_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78"
  wire width 16 input 2 \w_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 output 3 \w_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 input 4 \w_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86"
  wire width 7 output 5 \r_level
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81"
  wire width 7 output 6 \w_level
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81"
  wire width 7 \w_level$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83"
  wire width 16 output 7 \r_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 output 8 \r_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:311"
  wire width 1 output 9 \r_rst
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:311"
  wire width 1 \r_rst$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 input 10 \r_en
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267"
  wire width 1 input 11 \read_0_rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267"
  wire width 1 input 12 \read_0_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149"
  wire width 7 \produce_enc_i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150"
  wire width 7 \produce_enc_o
  cell \produce_enc$12 \produce_enc
    connect \i \produce_enc_i
    connect \o \produce_enc_o
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:344"
  wire width 7 \produce_cdc_produce_w_gry
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:344"
  wire width 7 \produce_cdc_produce_w_gry$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:345"
  wire width 7 \produce_cdc_produce_r_gry
  cell \produce_cdc$13 \produce_cdc
    connect \read_0_rst \read_0_rst
    connect \read_0_clk \read_0_clk
    connect \produce_w_gry \produce_cdc_produce_w_gry
    connect \produce_r_gry \produce_cdc_produce_r_gry
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149"
  wire width 7 \consume_enc_i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150"
  wire width 7 \consume_enc_o
  cell \consume_enc$14 \consume_enc
    connect \i \consume_enc_i
    connect \o \consume_enc_o
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:353"
  wire width 7 \consume_cdc_consume_r_gry
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:353"
  wire width 7 \consume_cdc_consume_r_gry$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:354"
  wire width 7 \consume_cdc_consume_w_gry
  cell \consume_cdc$15 \consume_cdc
    connect \sdram_rst \sdram_rst
    connect \sdram_clk \sdram_clk
    connect \consume_r_gry \consume_cdc_consume_r_gry
    connect \consume_w_gry \consume_cdc_consume_w_gry
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
  wire width 7 \consume_dec_i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177"
  wire width 7 \consume_dec_o
  cell \consume_dec$16 \consume_dec
    connect \i \consume_dec_i
    connect \o \consume_dec_o
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
  wire width 7 \produce_dec_i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177"
  wire width 7 \produce_dec_o
  cell \produce_dec$17 \produce_dec
    connect \i \produce_dec_i
    connect \o \produce_dec_o
  end
  memory width 16 size 64 \storage
  cell $meminit $1
    parameter \MEMID "\\storage"
    parameter \ABITS 7
    parameter \WIDTH 16
    parameter \WORDS 64
    parameter \PRIORITY 0
    connect \ADDR 7'0000000
    connect \DATA 1024'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:387"
  wire width 1 \storage_w_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:387"
  wire width 6 \storage_w_addr
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:387"
  wire width 16 \storage_w_data
  cell $memwr \w_port
    parameter \MEMID "\\storage"
    parameter \ABITS 6
    parameter \WIDTH 16
    parameter \CLK_ENABLE 1
    parameter \CLK_POLARITY 1
    parameter \PRIORITY 0
    connect \CLK \sdram_clk
    connect \EN { { \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en } }
    connect \ADDR \storage_w_addr
    connect \DATA \storage_w_data
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:388"
  wire width 1 \storage_r_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:388"
  wire width 6 \storage_r_addr
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:388"
  wire width 16 \storage_r_data
  cell $memrd \r_port
    parameter \MEMID "\\storage"
    parameter \ABITS 6
    parameter \WIDTH 16
    parameter \CLK_ENABLE 1
    parameter \CLK_POLARITY 1
    parameter \TRANSPARENT 0
    connect \CLK \read_0_clk
    connect \EN \storage_r_en
    connect \ADDR \storage_r_addr
    connect \DATA \storage_r_data
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:415"
  wire width 1 \rst_cdc_r_rst
  cell \rst_cdc$18 \rst_cdc
    connect \sdram_rst \sdram_rst
    connect \read_0_clk \read_0_clk
    connect \r_rst \rst_cdc_r_rst
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
  wire width 7 \rst_dec_i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177"
  wire width 7 \rst_dec_o
  cell \rst_dec$19 \rst_dec
    connect \i \rst_dec_i
    connect \o \rst_dec_o
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:334"
  wire width 7 \produce_w_nxt
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:335"
  wire width 8 $2
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:333"
  wire width 7 \produce_w_bin
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:333"
  wire width 7 \produce_w_bin$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329"
  wire width 1 $3
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329"
  cell $and $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B \w_en
    connect \Y $3
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:335"
  wire width 8 $5
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:335"
  cell $add $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 8
    connect \A \produce_w_bin
    connect \B $3
    connect \Y $5
  end
  connect $2 $5
  process $group_0
    assign \produce_w_nxt 7'0000000
    assign \produce_w_nxt $2 [6:0]
    sync init
  end
  process $group_1
    assign \produce_w_bin$next \produce_w_bin
    assign \produce_w_bin$next \produce_w_nxt
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \produce_w_bin$next 7'0000000
    end
    sync init
      update \produce_w_bin 7'0000000
    sync posedge \sdram_clk
      update \produce_w_bin \produce_w_bin$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:340"
  wire width 7 \consume_r_nxt
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:341"
  wire width 8 $7
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:339"
  wire width 7 \consume_r_bin
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:339"
  wire width 7 \consume_r_bin$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:330"
  wire width 1 $8
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:330"
  cell $and $9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \B \r_en
    connect \Y $8
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:341"
  wire width 8 $10
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:341"
  cell $add $11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 8
    connect \A \consume_r_bin
    connect \B $8
    connect \Y $10
  end
  connect $7 $10
  process $group_2
    assign \consume_r_nxt 7'0000000
    assign \consume_r_nxt $7 [6:0]
    sync init
  end
  process $group_3
    assign \consume_r_bin$next \consume_r_bin
    assign \consume_r_bin$next \consume_r_nxt
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
    switch { \rst_cdc_r_rst }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
      case 1'1
        assign \consume_r_bin$next \rst_dec_o
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:431"
      case
    end
    sync init
      update \consume_r_bin 7'0000000
    sync posedge \read_0_clk
      update \consume_r_bin \consume_r_bin$next
  end
  process $group_4
    assign \produce_enc_i 7'0000000
    assign \produce_enc_i \produce_w_nxt
    sync init
  end
  process $group_5
    assign \produce_cdc_produce_w_gry$next \produce_cdc_produce_w_gry
    assign \produce_cdc_produce_w_gry$next \produce_enc_o
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \produce_cdc_produce_w_gry$next 7'0000000
    end
    sync init
      update \produce_cdc_produce_w_gry 7'0000000
    sync posedge \sdram_clk
      update \produce_cdc_produce_w_gry \produce_cdc_produce_w_gry$next
  end
  process $group_6
    assign \consume_enc_i 7'0000000
    assign \consume_enc_i \consume_r_nxt
    sync init
  end
  process $group_7
    assign \consume_cdc_consume_r_gry$next \consume_cdc_consume_r_gry
    assign \consume_cdc_consume_r_gry$next \consume_enc_o
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
    switch { \rst_cdc_r_rst }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
      case 1'1
        assign \consume_cdc_consume_r_gry$next \produce_cdc_produce_r_gry
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:431"
      case
    end
    sync init
      update \consume_cdc_consume_r_gry 7'0000000
    sync posedge \read_0_clk
      update \consume_cdc_consume_r_gry \consume_cdc_consume_r_gry$next
  end
  process $group_8
    assign \consume_dec_i 7'0000000
    assign \consume_dec_i \consume_cdc_consume_w_gry
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:362"
  wire width 7 \consume_w_bin
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:362"
  wire width 7 \consume_w_bin$next
  process $group_9
    assign \consume_w_bin$next \consume_w_bin
    assign \consume_w_bin$next \consume_dec_o
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \consume_w_bin$next 7'0000000
    end
    sync init
      update \consume_w_bin 7'0000000
    sync posedge \sdram_clk
      update \consume_w_bin \consume_w_bin$next
  end
  process $group_10
    assign \produce_dec_i 7'0000000
    assign \produce_dec_i \produce_cdc_produce_r_gry
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:368"
  wire width 7 \produce_r_bin
  process $group_11
    assign \produce_r_bin 7'0000000
    assign \produce_r_bin \produce_dec_o
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:374"
  wire width 1 \w_full
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377"
  wire width 1 $12
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377"
  cell $ne $13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \produce_cdc_produce_w_gry [6]
    connect \B \consume_cdc_consume_w_gry [6]
    connect \Y $12
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:378"
  wire width 1 $14
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:378"
  cell $ne $15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \produce_cdc_produce_w_gry [5]
    connect \B \consume_cdc_consume_w_gry [5]
    connect \Y $14
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377"
  wire width 1 $16
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377"
  cell $and $17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $12
    connect \B $14
    connect \Y $16
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:379"
  wire width 1 $18
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:379"
  cell $eq $19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \produce_cdc_produce_w_gry [4:0]
    connect \B \consume_cdc_consume_w_gry [4:0]
    connect \Y $18
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377"
  wire width 1 $20
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377"
  cell $and $21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $16
    connect \B $18
    connect \Y $20
  end
  process $group_12
    assign \w_full 1'0
    assign \w_full $20
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:375"
  wire width 1 \r_empty
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:380"
  wire width 1 $22
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:380"
  cell $eq $23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \consume_cdc_consume_r_gry
    connect \B \produce_cdc_produce_r_gry
    connect \Y $22
  end
  process $group_13
    assign \r_empty 1'0
    assign \r_empty $22
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
    switch { \rst_cdc_r_rst }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
      case 1'1
        assign \r_empty 1'1
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:431"
      case
    end
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:383"
  wire width 8 $24
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:383"
  wire width 8 $25
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:383"
  cell $sub $26
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 8
    connect \A \produce_w_bin
    connect \B \consume_w_bin
    connect \Y $25
  end
  connect $24 $25
  process $group_14
    assign \w_level$next \w_level
    assign \w_level$next $24 [6:0]
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \w_level$next 7'0000000
    end
    sync init
      update \w_level 7'0000000
    sync posedge \sdram_clk
      update \w_level \w_level$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:384"
  wire width 8 $27
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:384"
  wire width 8 $28
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:384"
  cell $sub $29
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 8
    connect \A \produce_r_bin
    connect \B \consume_r_bin
    connect \Y $28
  end
  connect $27 $28
  process $group_15
    assign \r_level 7'0000000
    assign \r_level $27 [6:0]
    sync init
  end
  process $group_16
    assign \storage_w_addr 6'000000
    assign \storage_w_addr \produce_w_bin [5:0]
    sync init
  end
  process $group_17
    assign \storage_w_data 16'0000000000000000
    assign \storage_w_data \w_data
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329"
  wire width 1 $30
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329"
  cell $and $31
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B \w_en
    connect \Y $30
  end
  process $group_18
    assign \storage_w_en 1'0
    assign \storage_w_en $30
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:394"
  wire width 1 $32
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:394"
  cell $not $33
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_full
    connect \Y $32
  end
  process $group_19
    assign \w_rdy 1'0
    assign \w_rdy $32
    sync init
  end
  process $group_20
    assign \storage_r_addr 6'000000
    assign \storage_r_addr \consume_r_nxt [5:0]
    sync init
  end
  process $group_21
    assign \r_data 16'0000000000000000
    assign \r_data \storage_r_data
    sync init
  end
  process $group_22
    assign \storage_r_en 1'1
    assign \storage_r_en 1'1
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:400"
  wire width 1 $34
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:400"
  cell $not $35
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_empty
    connect \Y $34
  end
  process $group_23
    assign \r_rdy 1'0
    assign \r_rdy $34
    sync init
  end
  process $group_24
    assign \rst_dec_i 7'0000000
    assign \rst_dec_i \produce_cdc_produce_r_gry
    sync init
  end
  process $group_25
    assign \r_rst$next \r_rst
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
    switch { \rst_cdc_r_rst }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
      case 1'1
        assign \r_rst$next 1'1
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:431"
      case
        assign \r_rst$next 1'0
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \read_0_rst
      case 1'1
        assign \r_rst$next 1'0
    end
    sync init
      update \r_rst 1'0
    sync posedge \read_0_clk
      update \r_rst \r_rst$next
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_0_dst.consume_buffered_cdc"
module \consume_buffered_cdc$20
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 input 0 \sdram_rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 input 1 \sdram_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:510"
  wire width 1 input 2 \r_consume_buffered
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:514"
  wire width 1 output 3 \w_consume_buffered
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage0$next
  process $group_0
    assign \stage0$next \stage0
    assign \stage0$next \r_consume_buffered
    sync init
      update \stage0 1'0
    sync posedge \sdram_clk
      update \stage0 \stage0$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage1$next
  process $group_1
    assign \stage1$next \stage1
    assign \stage1$next \stage0
    sync init
      update \stage1 1'0
    sync posedge \sdram_clk
      update \stage1 \stage1$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage2
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage2$next
  process $group_2
    assign \stage2$next \stage2
    assign \stage2$next \stage1
    sync init
      update \stage2 1'0
    sync posedge \sdram_clk
      update \stage2 \stage2$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage3
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage3$next
  process $group_3
    assign \stage3$next \stage3
    assign \stage3$next \stage2
    sync init
      update \stage3 1'0
    sync posedge \sdram_clk
      update \stage3 \stage3$next
  end
  process $group_4
    assign \w_consume_buffered 1'0
    assign \w_consume_buffered \stage3
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_0_dst"
module \fifo_0_dst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 input 0 \sdram_rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 input 1 \sdram_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83"
  wire width 16 output 2 \r_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83"
  wire width 16 \r_data$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 output 3 \r_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 \r_rdy$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 input 4 \r_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86"
  wire width 7 output 5 \r_level
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86"
  wire width 7 \r_level$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 output 6 \w_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78"
  wire width 16 input 7 \w_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 input 8 \w_en
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267"
  wire width 1 \read_0_clk
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267"
  wire width 1 \read_0_rst
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78"
  wire width 16 \unbuffered_w_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 \unbuffered_w_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 \unbuffered_w_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86"
  wire width 7 \unbuffered_r_level
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81"
  wire width 7 \unbuffered_w_level
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83"
  wire width 16 \unbuffered_r_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 \unbuffered_r_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:311"
  wire width 1 \unbuffered_r_rst
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 \unbuffered_r_en
  cell \unbuffered$11 \unbuffered
    connect \sdram_rst \sdram_rst
    connect \sdram_clk \sdram_clk
    connect \w_data \unbuffered_w_data
    connect \w_rdy \unbuffered_w_rdy
    connect \w_en \unbuffered_w_en
    connect \r_level \unbuffered_r_level
    connect \w_level \unbuffered_w_level
    connect \r_data \unbuffered_r_data
    connect \r_rdy \unbuffered_r_rdy
    connect \r_rst \unbuffered_r_rst
    connect \r_en \unbuffered_r_en
    connect \read_0_rst \read_0_rst
    connect \read_0_clk \read_0_clk
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:510"
  wire width 1 \consume_buffered_cdc_r_consume_buffered
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:514"
  wire width 1 \consume_buffered_cdc_w_consume_buffered
  cell \consume_buffered_cdc$20 \consume_buffered_cdc
    connect \sdram_rst \sdram_rst
    connect \sdram_clk \sdram_clk
    connect \r_consume_buffered \consume_buffered_cdc_r_consume_buffered
    connect \w_consume_buffered \consume_buffered_cdc_w_consume_buffered
  end
  process $group_0
    assign \unbuffered_w_data 16'0000000000000000
    assign \unbuffered_w_data \w_data
    sync init
  end
  process $group_1
    assign \w_rdy 1'0
    assign \w_rdy \unbuffered_w_rdy
    sync init
  end
  process $group_2
    assign \unbuffered_w_en 1'0
    assign \unbuffered_w_en \w_en
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511"
  wire width 2 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511"
  wire width 2 $2
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511"
  cell $sub $3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \r_rdy
    connect \B \r_en
    connect \Y $2
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511"
  wire width 2 $4
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511"
  cell $and $5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A $2
    connect \B \r_rdy
    connect \Y $4
  end
  connect $1 $4
  process $group_3
    assign \consume_buffered_cdc_r_consume_buffered 1'0
    assign \consume_buffered_cdc_r_consume_buffered $1 [0]
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:512"
  wire width 8 $6
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:512"
  wire width 8 $7
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:512"
  cell $add $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 8
    connect \A \unbuffered_r_level
    connect \B \consume_buffered_cdc_r_consume_buffered
    connect \Y $7
  end
  connect $6 $7
  process $group_4
    assign \r_level$next \r_level
    assign \r_level$next $6 [6:0]
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \read_0_rst
      case 1'1
        assign \r_level$next 7'0000000
    end
    sync init
      update \r_level 7'0000000
    sync posedge \read_0_clk
      update \r_level \r_level$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81"
  wire width 7 \w_level
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:516"
  wire width 8 $9
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:516"
  wire width 8 $10
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:516"
  cell $add $11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 8
    connect \A \unbuffered_w_level
    connect \B \consume_buffered_cdc_w_consume_buffered
    connect \Y $10
  end
  connect $9 $10
  process $group_5
    assign \w_level 7'0000000
    assign \w_level $9 [6:0]
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  wire width 1 $12
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  cell $not $13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \Y $12
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  wire width 1 $14
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  cell $or $15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_en
    connect \B $12
    connect \Y $14
  end
  process $group_6
    assign \r_data$next \r_data
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
    switch { $14 }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
      case 1'1
        assign \r_data$next \unbuffered_r_data
    end
    sync init
      update \r_data 16'0000000000000000
    sync posedge \read_0_clk
      update \r_data \r_data$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  wire width 1 $16
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  cell $not $17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \Y $16
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  wire width 1 $18
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  cell $or $19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_en
    connect \B $16
    connect \Y $18
  end
  process $group_7
    assign \r_rdy$next \r_rdy
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
    switch { $18 }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
      case 1'1
        assign \r_rdy$next \unbuffered_r_rdy
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \read_0_rst
      case 1'1
        assign \r_rdy$next 1'0
    end
    sync init
      update \r_rdy 1'0
    sync posedge \read_0_clk
      update \r_rdy \r_rdy$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:488"
  wire width 1 \r_rst
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:488"
  wire width 1 \r_rst$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  wire width 1 $20
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  cell $not $21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \Y $20
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  wire width 1 $22
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  cell $or $23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_en
    connect \B $20
    connect \Y $22
  end
  process $group_8
    assign \r_rst$next \r_rst
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
    switch { $22 }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
      case 1'1
        assign \r_rst$next \unbuffered_r_rst
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \read_0_rst
      case 1'1
        assign \r_rst$next 1'0
    end
    sync init
      update \r_rst 1'0
    sync posedge \read_0_clk
      update \r_rst \r_rst$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  wire width 1 $24
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  cell $not $25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \Y $24
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  wire width 1 $26
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  cell $or $27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_en
    connect \B $24
    connect \Y $26
  end
  process $group_9
    assign \unbuffered_r_en 1'0
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
    switch { $26 }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
      case 1'1
        assign \unbuffered_r_en 1'1
    end
    sync init
  end
  connect \read_0_clk 1'0
  connect \read_0_rst 1'0
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_1_src.unbuffered.produce_enc"
module \produce_enc$22
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149"
  wire width 7 input 0 \i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150"
  wire width 7 output 1 \o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154"
  wire width 7 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154"
  cell $xor $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 7
    connect \A \i
    connect \B \i [6:1]
    connect \Y $1
  end
  process $group_0
    assign \o 7'0000000
    assign \o $1
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_1_src.unbuffered.produce_cdc"
module \produce_cdc$23
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 input 0 \sdram_rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 input 1 \sdram_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:344"
  wire width 7 input 2 \produce_w_gry
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:345"
  wire width 7 output 3 \produce_r_gry
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 7 \stage0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 7 \stage0$next
  process $group_0
    assign \stage0$next \stage0
    assign \stage0$next \produce_w_gry
    sync init
      update \stage0 7'0000000
    sync posedge \sdram_clk
      update \stage0 \stage0$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 7 \stage1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 7 \stage1$next
  process $group_1
    assign \stage1$next \stage1
    assign \stage1$next \stage0
    sync init
      update \stage1 7'0000000
    sync posedge \sdram_clk
      update \stage1 \stage1$next
  end
  process $group_2
    assign \produce_r_gry 7'0000000
    assign \produce_r_gry \stage1
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_1_src.unbuffered.consume_enc"
module \consume_enc$24
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149"
  wire width 7 input 0 \i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150"
  wire width 7 output 1 \o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154"
  wire width 7 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154"
  cell $xor $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 7
    connect \A \i
    connect \B \i [6:1]
    connect \Y $1
  end
  process $group_0
    assign \o 7'0000000
    assign \o $1
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_1_src.unbuffered.consume_cdc"
module \consume_cdc$25
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:353"
  wire width 7 input 0 \consume_r_gry
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:354"
  wire width 7 output 1 \consume_w_gry
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267"
  wire width 1 input 2 \write_1_rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267"
  wire width 1 input 3 \write_1_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 7 \stage0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 7 \stage0$next
  process $group_0
    assign \stage0$next \stage0
    assign \stage0$next \consume_r_gry
    sync init
      update \stage0 7'0000000
    sync posedge \write_1_clk
      update \stage0 \stage0$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 7 \stage1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 7 \stage1$next
  process $group_1
    assign \stage1$next \stage1
    assign \stage1$next \stage0
    sync init
      update \stage1 7'0000000
    sync posedge \write_1_clk
      update \stage1 \stage1$next
  end
  process $group_2
    assign \consume_w_gry 7'0000000
    assign \consume_w_gry \stage1
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_1_src.unbuffered.consume_dec"
module \consume_dec$26
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
  wire width 7 input 0 \i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177"
  wire width 7 output 1 \o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [6]
    connect \B \i [5]
    connect \Y $1
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $3
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [5]
    connect \B \i [4]
    connect \Y $3
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $5
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [4]
    connect \B \i [3]
    connect \Y $5
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $7
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [3]
    connect \B \i [2]
    connect \Y $7
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $9
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [2]
    connect \B \i [1]
    connect \Y $9
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $11
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [1]
    connect \B \i [0]
    connect \Y $11
  end
  process $group_0
    assign \o 7'0000000
    assign \o [6] \i [6]
    assign \o [5] $1
    assign \o [4] $3
    assign \o [3] $5
    assign \o [2] $7
    assign \o [1] $9
    assign \o [0] $11
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_1_src.unbuffered.produce_dec"
module \produce_dec$27
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
  wire width 7 input 0 \i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177"
  wire width 7 output 1 \o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [6]
    connect \B \i [5]
    connect \Y $1
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $3
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [5]
    connect \B \i [4]
    connect \Y $3
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $5
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [4]
    connect \B \i [3]
    connect \Y $5
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $7
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [3]
    connect \B \i [2]
    connect \Y $7
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $9
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [2]
    connect \B \i [1]
    connect \Y $9
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $11
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [1]
    connect \B \i [0]
    connect \Y $11
  end
  process $group_0
    assign \o 7'0000000
    assign \o [6] \i [6]
    assign \o [5] $1
    assign \o [4] $3
    assign \o [3] $5
    assign \o [2] $7
    assign \o [1] $9
    assign \o [0] $11
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_1_src.unbuffered.rst_cdc"
module \rst_cdc$28
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 input 0 \sdram_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:415"
  wire width 1 output 1 \r_rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267"
  wire width 1 input 2 \write_1_rst
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:163"
  wire width 1 \async_ff_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:163"
  wire width 1 \async_ff_rst
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164"
  wire width 1 \stage0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164"
  wire width 1 \stage0$next
  process $group_0
    assign \stage0$next \stage0
    assign \stage0$next 1'0
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \async_ff_rst
      case 1'1
        assign \stage0$next 1'1
    end
    sync init
      update \stage0 1'1
    sync posedge \async_ff_clk
      update \stage0 \stage0$next
    sync posedge \async_ff_rst
      update \stage0 \stage0$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164"
  wire width 1 \stage1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164"
  wire width 1 \stage1$next
  process $group_1
    assign \stage1$next \stage1
    assign \stage1$next \stage0
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \async_ff_rst
      case 1'1
        assign \stage1$next 1'1
    end
    sync init
      update \stage1 1'1
    sync posedge \async_ff_clk
      update \stage1 \stage1$next
    sync posedge \async_ff_rst
      update \stage1 \stage1$next
  end
  process $group_2
    assign \async_ff_rst 1'0
    assign \async_ff_rst \write_1_rst
    sync init
  end
  process $group_3
    assign \async_ff_clk 1'0
    assign \async_ff_clk \sdram_clk
    sync init
  end
  process $group_4
    assign \r_rst 1'0
    assign \r_rst \stage1
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_1_src.unbuffered.rst_dec"
module \rst_dec$29
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
  wire width 7 input 0 \i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177"
  wire width 7 output 1 \o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [6]
    connect \B \i [5]
    connect \Y $1
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $3
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [5]
    connect \B \i [4]
    connect \Y $3
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $5
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [4]
    connect \B \i [3]
    connect \Y $5
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $7
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [3]
    connect \B \i [2]
    connect \Y $7
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $9
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [2]
    connect \B \i [1]
    connect \Y $9
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $11
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [1]
    connect \B \i [0]
    connect \Y $11
  end
  process $group_0
    assign \o 7'0000000
    assign \o [6] \i [6]
    assign \o [5] $1
    assign \o [4] $3
    assign \o [3] $5
    assign \o [2] $7
    assign \o [1] $9
    assign \o [0] $11
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_1_src.unbuffered"
module \unbuffered$21
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 input 0 \sdram_rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 input 1 \sdram_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78"
  wire width 16 input 2 \w_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 output 3 \w_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 input 4 \w_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86"
  wire width 7 output 5 \r_level
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81"
  wire width 7 output 6 \w_level
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81"
  wire width 7 \w_level$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83"
  wire width 16 output 7 \r_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 output 8 \r_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:311"
  wire width 1 output 9 \r_rst
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:311"
  wire width 1 \r_rst$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 input 10 \r_en
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267"
  wire width 1 input 11 \write_1_rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267"
  wire width 1 input 12 \write_1_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149"
  wire width 7 \produce_enc_i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150"
  wire width 7 \produce_enc_o
  cell \produce_enc$22 \produce_enc
    connect \i \produce_enc_i
    connect \o \produce_enc_o
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:344"
  wire width 7 \produce_cdc_produce_w_gry
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:344"
  wire width 7 \produce_cdc_produce_w_gry$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:345"
  wire width 7 \produce_cdc_produce_r_gry
  cell \produce_cdc$23 \produce_cdc
    connect \sdram_rst \sdram_rst
    connect \sdram_clk \sdram_clk
    connect \produce_w_gry \produce_cdc_produce_w_gry
    connect \produce_r_gry \produce_cdc_produce_r_gry
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149"
  wire width 7 \consume_enc_i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150"
  wire width 7 \consume_enc_o
  cell \consume_enc$24 \consume_enc
    connect \i \consume_enc_i
    connect \o \consume_enc_o
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:353"
  wire width 7 \consume_cdc_consume_r_gry
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:353"
  wire width 7 \consume_cdc_consume_r_gry$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:354"
  wire width 7 \consume_cdc_consume_w_gry
  cell \consume_cdc$25 \consume_cdc
    connect \consume_r_gry \consume_cdc_consume_r_gry
    connect \consume_w_gry \consume_cdc_consume_w_gry
    connect \write_1_rst \write_1_rst
    connect \write_1_clk \write_1_clk
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
  wire width 7 \consume_dec_i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177"
  wire width 7 \consume_dec_o
  cell \consume_dec$26 \consume_dec
    connect \i \consume_dec_i
    connect \o \consume_dec_o
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
  wire width 7 \produce_dec_i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177"
  wire width 7 \produce_dec_o
  cell \produce_dec$27 \produce_dec
    connect \i \produce_dec_i
    connect \o \produce_dec_o
  end
  memory width 16 size 64 \storage
  cell $meminit $1
    parameter \MEMID "\\storage"
    parameter \ABITS 7
    parameter \WIDTH 16
    parameter \WORDS 64
    parameter \PRIORITY 0
    connect \ADDR 7'0000000
    connect \DATA 1024'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:387"
  wire width 1 \storage_w_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:387"
  wire width 6 \storage_w_addr
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:387"
  wire width 16 \storage_w_data
  cell $memwr \w_port
    parameter \MEMID "\\storage"
    parameter \ABITS 6
    parameter \WIDTH 16
    parameter \CLK_ENABLE 1
    parameter \CLK_POLARITY 1
    parameter \PRIORITY 0
    connect \CLK \write_1_clk
    connect \EN { { \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en } }
    connect \ADDR \storage_w_addr
    connect \DATA \storage_w_data
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:388"
  wire width 1 \storage_r_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:388"
  wire width 6 \storage_r_addr
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:388"
  wire width 16 \storage_r_data
  cell $memrd \r_port
    parameter \MEMID "\\storage"
    parameter \ABITS 6
    parameter \WIDTH 16
    parameter \CLK_ENABLE 1
    parameter \CLK_POLARITY 1
    parameter \TRANSPARENT 0
    connect \CLK \sdram_clk
    connect \EN \storage_r_en
    connect \ADDR \storage_r_addr
    connect \DATA \storage_r_data
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:415"
  wire width 1 \rst_cdc_r_rst
  cell \rst_cdc$28 \rst_cdc
    connect \sdram_clk \sdram_clk
    connect \r_rst \rst_cdc_r_rst
    connect \write_1_rst \write_1_rst
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
  wire width 7 \rst_dec_i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177"
  wire width 7 \rst_dec_o
  cell \rst_dec$29 \rst_dec
    connect \i \rst_dec_i
    connect \o \rst_dec_o
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:334"
  wire width 7 \produce_w_nxt
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:335"
  wire width 8 $2
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:333"
  wire width 7 \produce_w_bin
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:333"
  wire width 7 \produce_w_bin$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329"
  wire width 1 $3
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329"
  cell $and $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B \w_en
    connect \Y $3
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:335"
  wire width 8 $5
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:335"
  cell $add $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 8
    connect \A \produce_w_bin
    connect \B $3
    connect \Y $5
  end
  connect $2 $5
  process $group_0
    assign \produce_w_nxt 7'0000000
    assign \produce_w_nxt $2 [6:0]
    sync init
  end
  process $group_1
    assign \produce_w_bin$next \produce_w_bin
    assign \produce_w_bin$next \produce_w_nxt
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \write_1_rst
      case 1'1
        assign \produce_w_bin$next 7'0000000
    end
    sync init
      update \produce_w_bin 7'0000000
    sync posedge \write_1_clk
      update \produce_w_bin \produce_w_bin$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:340"
  wire width 7 \consume_r_nxt
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:341"
  wire width 8 $7
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:339"
  wire width 7 \consume_r_bin
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:339"
  wire width 7 \consume_r_bin$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:330"
  wire width 1 $8
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:330"
  cell $and $9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \B \r_en
    connect \Y $8
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:341"
  wire width 8 $10
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:341"
  cell $add $11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 8
    connect \A \consume_r_bin
    connect \B $8
    connect \Y $10
  end
  connect $7 $10
  process $group_2
    assign \consume_r_nxt 7'0000000
    assign \consume_r_nxt $7 [6:0]
    sync init
  end
  process $group_3
    assign \consume_r_bin$next \consume_r_bin
    assign \consume_r_bin$next \consume_r_nxt
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
    switch { \rst_cdc_r_rst }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
      case 1'1
        assign \consume_r_bin$next \rst_dec_o
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:431"
      case
    end
    sync init
      update \consume_r_bin 7'0000000
    sync posedge \sdram_clk
      update \consume_r_bin \consume_r_bin$next
  end
  process $group_4
    assign \produce_enc_i 7'0000000
    assign \produce_enc_i \produce_w_nxt
    sync init
  end
  process $group_5
    assign \produce_cdc_produce_w_gry$next \produce_cdc_produce_w_gry
    assign \produce_cdc_produce_w_gry$next \produce_enc_o
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \write_1_rst
      case 1'1
        assign \produce_cdc_produce_w_gry$next 7'0000000
    end
    sync init
      update \produce_cdc_produce_w_gry 7'0000000
    sync posedge \write_1_clk
      update \produce_cdc_produce_w_gry \produce_cdc_produce_w_gry$next
  end
  process $group_6
    assign \consume_enc_i 7'0000000
    assign \consume_enc_i \consume_r_nxt
    sync init
  end
  process $group_7
    assign \consume_cdc_consume_r_gry$next \consume_cdc_consume_r_gry
    assign \consume_cdc_consume_r_gry$next \consume_enc_o
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
    switch { \rst_cdc_r_rst }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
      case 1'1
        assign \consume_cdc_consume_r_gry$next \produce_cdc_produce_r_gry
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:431"
      case
    end
    sync init
      update \consume_cdc_consume_r_gry 7'0000000
    sync posedge \sdram_clk
      update \consume_cdc_consume_r_gry \consume_cdc_consume_r_gry$next
  end
  process $group_8
    assign \consume_dec_i 7'0000000
    assign \consume_dec_i \consume_cdc_consume_w_gry
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:362"
  wire width 7 \consume_w_bin
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:362"
  wire width 7 \consume_w_bin$next
  process $group_9
    assign \consume_w_bin$next \consume_w_bin
    assign \consume_w_bin$next \consume_dec_o
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \write_1_rst
      case 1'1
        assign \consume_w_bin$next 7'0000000
    end
    sync init
      update \consume_w_bin 7'0000000
    sync posedge \write_1_clk
      update \consume_w_bin \consume_w_bin$next
  end
  process $group_10
    assign \produce_dec_i 7'0000000
    assign \produce_dec_i \produce_cdc_produce_r_gry
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:368"
  wire width 7 \produce_r_bin
  process $group_11
    assign \produce_r_bin 7'0000000
    assign \produce_r_bin \produce_dec_o
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:374"
  wire width 1 \w_full
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377"
  wire width 1 $12
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377"
  cell $ne $13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \produce_cdc_produce_w_gry [6]
    connect \B \consume_cdc_consume_w_gry [6]
    connect \Y $12
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:378"
  wire width 1 $14
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:378"
  cell $ne $15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \produce_cdc_produce_w_gry [5]
    connect \B \consume_cdc_consume_w_gry [5]
    connect \Y $14
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377"
  wire width 1 $16
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377"
  cell $and $17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $12
    connect \B $14
    connect \Y $16
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:379"
  wire width 1 $18
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:379"
  cell $eq $19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \produce_cdc_produce_w_gry [4:0]
    connect \B \consume_cdc_consume_w_gry [4:0]
    connect \Y $18
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377"
  wire width 1 $20
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377"
  cell $and $21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $16
    connect \B $18
    connect \Y $20
  end
  process $group_12
    assign \w_full 1'0
    assign \w_full $20
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:375"
  wire width 1 \r_empty
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:380"
  wire width 1 $22
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:380"
  cell $eq $23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \consume_cdc_consume_r_gry
    connect \B \produce_cdc_produce_r_gry
    connect \Y $22
  end
  process $group_13
    assign \r_empty 1'0
    assign \r_empty $22
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
    switch { \rst_cdc_r_rst }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
      case 1'1
        assign \r_empty 1'1
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:431"
      case
    end
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:383"
  wire width 8 $24
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:383"
  wire width 8 $25
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:383"
  cell $sub $26
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 8
    connect \A \produce_w_bin
    connect \B \consume_w_bin
    connect \Y $25
  end
  connect $24 $25
  process $group_14
    assign \w_level$next \w_level
    assign \w_level$next $24 [6:0]
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \write_1_rst
      case 1'1
        assign \w_level$next 7'0000000
    end
    sync init
      update \w_level 7'0000000
    sync posedge \write_1_clk
      update \w_level \w_level$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:384"
  wire width 8 $27
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:384"
  wire width 8 $28
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:384"
  cell $sub $29
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 8
    connect \A \produce_r_bin
    connect \B \consume_r_bin
    connect \Y $28
  end
  connect $27 $28
  process $group_15
    assign \r_level 7'0000000
    assign \r_level $27 [6:0]
    sync init
  end
  process $group_16
    assign \storage_w_addr 6'000000
    assign \storage_w_addr \produce_w_bin [5:0]
    sync init
  end
  process $group_17
    assign \storage_w_data 16'0000000000000000
    assign \storage_w_data \w_data
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329"
  wire width 1 $30
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329"
  cell $and $31
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B \w_en
    connect \Y $30
  end
  process $group_18
    assign \storage_w_en 1'0
    assign \storage_w_en $30
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:394"
  wire width 1 $32
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:394"
  cell $not $33
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_full
    connect \Y $32
  end
  process $group_19
    assign \w_rdy 1'0
    assign \w_rdy $32
    sync init
  end
  process $group_20
    assign \storage_r_addr 6'000000
    assign \storage_r_addr \consume_r_nxt [5:0]
    sync init
  end
  process $group_21
    assign \r_data 16'0000000000000000
    assign \r_data \storage_r_data
    sync init
  end
  process $group_22
    assign \storage_r_en 1'1
    assign \storage_r_en 1'1
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:400"
  wire width 1 $34
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:400"
  cell $not $35
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_empty
    connect \Y $34
  end
  process $group_23
    assign \r_rdy 1'0
    assign \r_rdy $34
    sync init
  end
  process $group_24
    assign \rst_dec_i 7'0000000
    assign \rst_dec_i \produce_cdc_produce_r_gry
    sync init
  end
  process $group_25
    assign \r_rst$next \r_rst
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
    switch { \rst_cdc_r_rst }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
      case 1'1
        assign \r_rst$next 1'1
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:431"
      case
        assign \r_rst$next 1'0
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \r_rst$next 1'0
    end
    sync init
      update \r_rst 1'0
    sync posedge \sdram_clk
      update \r_rst \r_rst$next
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_1_src.consume_buffered_cdc"
module \consume_buffered_cdc$30
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:510"
  wire width 1 input 0 \r_consume_buffered
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:514"
  wire width 1 output 1 \w_consume_buffered
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267"
  wire width 1 input 2 \write_1_rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267"
  wire width 1 input 3 \write_1_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage0$next
  process $group_0
    assign \stage0$next \stage0
    assign \stage0$next \r_consume_buffered
    sync init
      update \stage0 1'0
    sync posedge \write_1_clk
      update \stage0 \stage0$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage1$next
  process $group_1
    assign \stage1$next \stage1
    assign \stage1$next \stage0
    sync init
      update \stage1 1'0
    sync posedge \write_1_clk
      update \stage1 \stage1$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage2
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage2$next
  process $group_2
    assign \stage2$next \stage2
    assign \stage2$next \stage1
    sync init
      update \stage2 1'0
    sync posedge \write_1_clk
      update \stage2 \stage2$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage3
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage3$next
  process $group_3
    assign \stage3$next \stage3
    assign \stage3$next \stage2
    sync init
      update \stage3 1'0
    sync posedge \write_1_clk
      update \stage3 \stage3$next
  end
  process $group_4
    assign \w_consume_buffered 1'0
    assign \w_consume_buffered \stage3
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_1_src"
module \fifo_1_src
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 input 0 \sdram_rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 input 1 \sdram_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78"
  wire width 16 input 2 \w_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 output 3 \w_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 input 4 \w_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81"
  wire width 7 output 5 \w_level
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 output 6 \r_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 \r_rdy$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 input 7 \r_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83"
  wire width 16 output 8 \r_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83"
  wire width 16 \r_data$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86"
  wire width 7 output 9 \r_level
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86"
  wire width 7 \r_level$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78"
  wire width 16 \unbuffered_w_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 \unbuffered_w_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 \unbuffered_w_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86"
  wire width 7 \unbuffered_r_level
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81"
  wire width 7 \unbuffered_w_level
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83"
  wire width 16 \unbuffered_r_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 \unbuffered_r_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:311"
  wire width 1 \unbuffered_r_rst
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 \unbuffered_r_en
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267"
  wire width 1 \unbuffered_write_1_rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267"
  wire width 1 \unbuffered_write_1_clk
  cell \unbuffered$21 \unbuffered
    connect \sdram_rst \sdram_rst
    connect \sdram_clk \sdram_clk
    connect \w_data \unbuffered_w_data
    connect \w_rdy \unbuffered_w_rdy
    connect \w_en \unbuffered_w_en
    connect \r_level \unbuffered_r_level
    connect \w_level \unbuffered_w_level
    connect \r_data \unbuffered_r_data
    connect \r_rdy \unbuffered_r_rdy
    connect \r_rst \unbuffered_r_rst
    connect \r_en \unbuffered_r_en
    connect \write_1_rst \unbuffered_write_1_rst
    connect \write_1_clk \unbuffered_write_1_clk
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:510"
  wire width 1 \consume_buffered_cdc_r_consume_buffered
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:514"
  wire width 1 \consume_buffered_cdc_w_consume_buffered
  cell \consume_buffered_cdc$30 \consume_buffered_cdc
    connect \r_consume_buffered \consume_buffered_cdc_r_consume_buffered
    connect \w_consume_buffered \consume_buffered_cdc_w_consume_buffered
    connect \write_1_rst \unbuffered_write_1_rst
    connect \write_1_clk \unbuffered_write_1_clk
  end
  process $group_0
    assign \unbuffered_w_data 16'0000000000000000
    assign \unbuffered_w_data \w_data
    sync init
  end
  process $group_1
    assign \w_rdy 1'0
    assign \w_rdy \unbuffered_w_rdy
    sync init
  end
  process $group_2
    assign \unbuffered_w_en 1'0
    assign \unbuffered_w_en \w_en
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511"
  wire width 2 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511"
  wire width 2 $2
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511"
  cell $sub $3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \r_rdy
    connect \B \r_en
    connect \Y $2
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511"
  wire width 2 $4
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511"
  cell $and $5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A $2
    connect \B \r_rdy
    connect \Y $4
  end
  connect $1 $4
  process $group_3
    assign \consume_buffered_cdc_r_consume_buffered 1'0
    assign \consume_buffered_cdc_r_consume_buffered $1 [0]
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:512"
  wire width 8 $6
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:512"
  wire width 8 $7
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:512"
  cell $add $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 8
    connect \A \unbuffered_r_level
    connect \B \consume_buffered_cdc_r_consume_buffered
    connect \Y $7
  end
  connect $6 $7
  process $group_4
    assign \r_level$next \r_level
    assign \r_level$next $6 [6:0]
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \r_level$next 7'0000000
    end
    sync init
      update \r_level 7'0000000
    sync posedge \sdram_clk
      update \r_level \r_level$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:516"
  wire width 8 $9
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:516"
  wire width 8 $10
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:516"
  cell $add $11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 8
    connect \A \unbuffered_w_level
    connect \B \consume_buffered_cdc_w_consume_buffered
    connect \Y $10
  end
  connect $9 $10
  process $group_5
    assign \w_level 7'0000000
    assign \w_level $9 [6:0]
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  wire width 1 $12
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  cell $not $13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \Y $12
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  wire width 1 $14
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  cell $or $15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_en
    connect \B $12
    connect \Y $14
  end
  process $group_6
    assign \r_data$next \r_data
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
    switch { $14 }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
      case 1'1
        assign \r_data$next \unbuffered_r_data
    end
    sync init
      update \r_data 16'0000000000000000
    sync posedge \sdram_clk
      update \r_data \r_data$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  wire width 1 $16
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  cell $not $17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \Y $16
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  wire width 1 $18
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  cell $or $19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_en
    connect \B $16
    connect \Y $18
  end
  process $group_7
    assign \r_rdy$next \r_rdy
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
    switch { $18 }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
      case 1'1
        assign \r_rdy$next \unbuffered_r_rdy
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \r_rdy$next 1'0
    end
    sync init
      update \r_rdy 1'0
    sync posedge \sdram_clk
      update \r_rdy \r_rdy$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:488"
  wire width 1 \r_rst
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:488"
  wire width 1 \r_rst$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  wire width 1 $20
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  cell $not $21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \Y $20
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  wire width 1 $22
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  cell $or $23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_en
    connect \B $20
    connect \Y $22
  end
  process $group_8
    assign \r_rst$next \r_rst
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
    switch { $22 }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
      case 1'1
        assign \r_rst$next \unbuffered_r_rst
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \r_rst$next 1'0
    end
    sync init
      update \r_rst 1'0
    sync posedge \sdram_clk
      update \r_rst \r_rst$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  wire width 1 $24
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  cell $not $25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \Y $24
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  wire width 1 $26
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  cell $or $27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_en
    connect \B $24
    connect \Y $26
  end
  process $group_9
    assign \unbuffered_r_en 1'0
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
    switch { $26 }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
      case 1'1
        assign \unbuffered_r_en 1'1
    end
    sync init
  end
  connect \unbuffered_write_1_rst 1'0
  connect \unbuffered_write_1_clk 1'0
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_1_dst.unbuffered.produce_enc"
module \produce_enc$32
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149"
  wire width 7 input 0 \i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150"
  wire width 7 output 1 \o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154"
  wire width 7 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154"
  cell $xor $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 7
    connect \A \i
    connect \B \i [6:1]
    connect \Y $1
  end
  process $group_0
    assign \o 7'0000000
    assign \o $1
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_1_dst.unbuffered.produce_cdc"
module \produce_cdc$33
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267"
  wire width 1 input 0 \read_1_rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267"
  wire width 1 input 1 \read_1_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:344"
  wire width 7 input 2 \produce_w_gry
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:345"
  wire width 7 output 3 \produce_r_gry
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 7 \stage0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 7 \stage0$next
  process $group_0
    assign \stage0$next \stage0
    assign \stage0$next \produce_w_gry
    sync init
      update \stage0 7'0000000
    sync posedge \read_1_clk
      update \stage0 \stage0$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 7 \stage1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 7 \stage1$next
  process $group_1
    assign \stage1$next \stage1
    assign \stage1$next \stage0
    sync init
      update \stage1 7'0000000
    sync posedge \read_1_clk
      update \stage1 \stage1$next
  end
  process $group_2
    assign \produce_r_gry 7'0000000
    assign \produce_r_gry \stage1
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_1_dst.unbuffered.consume_enc"
module \consume_enc$34
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149"
  wire width 7 input 0 \i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150"
  wire width 7 output 1 \o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154"
  wire width 7 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154"
  cell $xor $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 7
    connect \A \i
    connect \B \i [6:1]
    connect \Y $1
  end
  process $group_0
    assign \o 7'0000000
    assign \o $1
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_1_dst.unbuffered.consume_cdc"
module \consume_cdc$35
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 input 0 \sdram_rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 input 1 \sdram_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:353"
  wire width 7 input 2 \consume_r_gry
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:354"
  wire width 7 output 3 \consume_w_gry
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 7 \stage0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 7 \stage0$next
  process $group_0
    assign \stage0$next \stage0
    assign \stage0$next \consume_r_gry
    sync init
      update \stage0 7'0000000
    sync posedge \sdram_clk
      update \stage0 \stage0$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 7 \stage1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 7 \stage1$next
  process $group_1
    assign \stage1$next \stage1
    assign \stage1$next \stage0
    sync init
      update \stage1 7'0000000
    sync posedge \sdram_clk
      update \stage1 \stage1$next
  end
  process $group_2
    assign \consume_w_gry 7'0000000
    assign \consume_w_gry \stage1
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_1_dst.unbuffered.consume_dec"
module \consume_dec$36
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
  wire width 7 input 0 \i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177"
  wire width 7 output 1 \o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [6]
    connect \B \i [5]
    connect \Y $1
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $3
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [5]
    connect \B \i [4]
    connect \Y $3
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $5
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [4]
    connect \B \i [3]
    connect \Y $5
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $7
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [3]
    connect \B \i [2]
    connect \Y $7
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $9
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [2]
    connect \B \i [1]
    connect \Y $9
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $11
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [1]
    connect \B \i [0]
    connect \Y $11
  end
  process $group_0
    assign \o 7'0000000
    assign \o [6] \i [6]
    assign \o [5] $1
    assign \o [4] $3
    assign \o [3] $5
    assign \o [2] $7
    assign \o [1] $9
    assign \o [0] $11
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_1_dst.unbuffered.produce_dec"
module \produce_dec$37
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
  wire width 7 input 0 \i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177"
  wire width 7 output 1 \o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [6]
    connect \B \i [5]
    connect \Y $1
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $3
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [5]
    connect \B \i [4]
    connect \Y $3
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $5
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [4]
    connect \B \i [3]
    connect \Y $5
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $7
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [3]
    connect \B \i [2]
    connect \Y $7
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $9
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [2]
    connect \B \i [1]
    connect \Y $9
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $11
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [1]
    connect \B \i [0]
    connect \Y $11
  end
  process $group_0
    assign \o 7'0000000
    assign \o [6] \i [6]
    assign \o [5] $1
    assign \o [4] $3
    assign \o [3] $5
    assign \o [2] $7
    assign \o [1] $9
    assign \o [0] $11
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_1_dst.unbuffered.rst_cdc"
module \rst_cdc$38
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 input 0 \sdram_rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267"
  wire width 1 input 1 \read_1_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:415"
  wire width 1 output 2 \r_rst
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:163"
  wire width 1 \async_ff_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:163"
  wire width 1 \async_ff_rst
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164"
  wire width 1 \stage0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164"
  wire width 1 \stage0$next
  process $group_0
    assign \stage0$next \stage0
    assign \stage0$next 1'0
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \async_ff_rst
      case 1'1
        assign \stage0$next 1'1
    end
    sync init
      update \stage0 1'1
    sync posedge \async_ff_clk
      update \stage0 \stage0$next
    sync posedge \async_ff_rst
      update \stage0 \stage0$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164"
  wire width 1 \stage1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164"
  wire width 1 \stage1$next
  process $group_1
    assign \stage1$next \stage1
    assign \stage1$next \stage0
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \async_ff_rst
      case 1'1
        assign \stage1$next 1'1
    end
    sync init
      update \stage1 1'1
    sync posedge \async_ff_clk
      update \stage1 \stage1$next
    sync posedge \async_ff_rst
      update \stage1 \stage1$next
  end
  process $group_2
    assign \async_ff_rst 1'0
    assign \async_ff_rst \sdram_rst
    sync init
  end
  process $group_3
    assign \async_ff_clk 1'0
    assign \async_ff_clk \read_1_clk
    sync init
  end
  process $group_4
    assign \r_rst 1'0
    assign \r_rst \stage1
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_1_dst.unbuffered.rst_dec"
module \rst_dec$39
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
  wire width 7 input 0 \i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177"
  wire width 7 output 1 \o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [6]
    connect \B \i [5]
    connect \Y $1
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $3
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [5]
    connect \B \i [4]
    connect \Y $3
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $5
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [4]
    connect \B \i [3]
    connect \Y $5
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $7
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [3]
    connect \B \i [2]
    connect \Y $7
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $9
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [2]
    connect \B \i [1]
    connect \Y $9
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $11
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [1]
    connect \B \i [0]
    connect \Y $11
  end
  process $group_0
    assign \o 7'0000000
    assign \o [6] \i [6]
    assign \o [5] $1
    assign \o [4] $3
    assign \o [3] $5
    assign \o [2] $7
    assign \o [1] $9
    assign \o [0] $11
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_1_dst.unbuffered"
module \unbuffered$31
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 input 0 \sdram_rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 input 1 \sdram_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78"
  wire width 16 input 2 \w_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 output 3 \w_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 input 4 \w_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86"
  wire width 7 output 5 \r_level
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81"
  wire width 7 output 6 \w_level
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81"
  wire width 7 \w_level$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83"
  wire width 16 output 7 \r_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 output 8 \r_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:311"
  wire width 1 output 9 \r_rst
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:311"
  wire width 1 \r_rst$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 input 10 \r_en
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267"
  wire width 1 input 11 \read_1_rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267"
  wire width 1 input 12 \read_1_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149"
  wire width 7 \produce_enc_i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150"
  wire width 7 \produce_enc_o
  cell \produce_enc$32 \produce_enc
    connect \i \produce_enc_i
    connect \o \produce_enc_o
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:344"
  wire width 7 \produce_cdc_produce_w_gry
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:344"
  wire width 7 \produce_cdc_produce_w_gry$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:345"
  wire width 7 \produce_cdc_produce_r_gry
  cell \produce_cdc$33 \produce_cdc
    connect \read_1_rst \read_1_rst
    connect \read_1_clk \read_1_clk
    connect \produce_w_gry \produce_cdc_produce_w_gry
    connect \produce_r_gry \produce_cdc_produce_r_gry
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149"
  wire width 7 \consume_enc_i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150"
  wire width 7 \consume_enc_o
  cell \consume_enc$34 \consume_enc
    connect \i \consume_enc_i
    connect \o \consume_enc_o
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:353"
  wire width 7 \consume_cdc_consume_r_gry
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:353"
  wire width 7 \consume_cdc_consume_r_gry$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:354"
  wire width 7 \consume_cdc_consume_w_gry
  cell \consume_cdc$35 \consume_cdc
    connect \sdram_rst \sdram_rst
    connect \sdram_clk \sdram_clk
    connect \consume_r_gry \consume_cdc_consume_r_gry
    connect \consume_w_gry \consume_cdc_consume_w_gry
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
  wire width 7 \consume_dec_i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177"
  wire width 7 \consume_dec_o
  cell \consume_dec$36 \consume_dec
    connect \i \consume_dec_i
    connect \o \consume_dec_o
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
  wire width 7 \produce_dec_i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177"
  wire width 7 \produce_dec_o
  cell \produce_dec$37 \produce_dec
    connect \i \produce_dec_i
    connect \o \produce_dec_o
  end
  memory width 16 size 64 \storage
  cell $meminit $1
    parameter \MEMID "\\storage"
    parameter \ABITS 7
    parameter \WIDTH 16
    parameter \WORDS 64
    parameter \PRIORITY 0
    connect \ADDR 7'0000000
    connect \DATA 1024'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:387"
  wire width 1 \storage_w_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:387"
  wire width 6 \storage_w_addr
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:387"
  wire width 16 \storage_w_data
  cell $memwr \w_port
    parameter \MEMID "\\storage"
    parameter \ABITS 6
    parameter \WIDTH 16
    parameter \CLK_ENABLE 1
    parameter \CLK_POLARITY 1
    parameter \PRIORITY 0
    connect \CLK \sdram_clk
    connect \EN { { \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en } }
    connect \ADDR \storage_w_addr
    connect \DATA \storage_w_data
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:388"
  wire width 1 \storage_r_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:388"
  wire width 6 \storage_r_addr
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:388"
  wire width 16 \storage_r_data
  cell $memrd \r_port
    parameter \MEMID "\\storage"
    parameter \ABITS 6
    parameter \WIDTH 16
    parameter \CLK_ENABLE 1
    parameter \CLK_POLARITY 1
    parameter \TRANSPARENT 0
    connect \CLK \read_1_clk
    connect \EN \storage_r_en
    connect \ADDR \storage_r_addr
    connect \DATA \storage_r_data
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:415"
  wire width 1 \rst_cdc_r_rst
  cell \rst_cdc$38 \rst_cdc
    connect \sdram_rst \sdram_rst
    connect \read_1_clk \read_1_clk
    connect \r_rst \rst_cdc_r_rst
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
  wire width 7 \rst_dec_i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177"
  wire width 7 \rst_dec_o
  cell \rst_dec$39 \rst_dec
    connect \i \rst_dec_i
    connect \o \rst_dec_o
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:334"
  wire width 7 \produce_w_nxt
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:335"
  wire width 8 $2
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:333"
  wire width 7 \produce_w_bin
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:333"
  wire width 7 \produce_w_bin$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329"
  wire width 1 $3
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329"
  cell $and $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B \w_en
    connect \Y $3
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:335"
  wire width 8 $5
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:335"
  cell $add $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 8
    connect \A \produce_w_bin
    connect \B $3
    connect \Y $5
  end
  connect $2 $5
  process $group_0
    assign \produce_w_nxt 7'0000000
    assign \produce_w_nxt $2 [6:0]
    sync init
  end
  process $group_1
    assign \produce_w_bin$next \produce_w_bin
    assign \produce_w_bin$next \produce_w_nxt
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \produce_w_bin$next 7'0000000
    end
    sync init
      update \produce_w_bin 7'0000000
    sync posedge \sdram_clk
      update \produce_w_bin \produce_w_bin$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:340"
  wire width 7 \consume_r_nxt
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:341"
  wire width 8 $7
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:339"
  wire width 7 \consume_r_bin
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:339"
  wire width 7 \consume_r_bin$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:330"
  wire width 1 $8
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:330"
  cell $and $9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \B \r_en
    connect \Y $8
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:341"
  wire width 8 $10
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:341"
  cell $add $11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 8
    connect \A \consume_r_bin
    connect \B $8
    connect \Y $10
  end
  connect $7 $10
  process $group_2
    assign \consume_r_nxt 7'0000000
    assign \consume_r_nxt $7 [6:0]
    sync init
  end
  process $group_3
    assign \consume_r_bin$next \consume_r_bin
    assign \consume_r_bin$next \consume_r_nxt
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
    switch { \rst_cdc_r_rst }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
      case 1'1
        assign \consume_r_bin$next \rst_dec_o
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:431"
      case
    end
    sync init
      update \consume_r_bin 7'0000000
    sync posedge \read_1_clk
      update \consume_r_bin \consume_r_bin$next
  end
  process $group_4
    assign \produce_enc_i 7'0000000
    assign \produce_enc_i \produce_w_nxt
    sync init
  end
  process $group_5
    assign \produce_cdc_produce_w_gry$next \produce_cdc_produce_w_gry
    assign \produce_cdc_produce_w_gry$next \produce_enc_o
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \produce_cdc_produce_w_gry$next 7'0000000
    end
    sync init
      update \produce_cdc_produce_w_gry 7'0000000
    sync posedge \sdram_clk
      update \produce_cdc_produce_w_gry \produce_cdc_produce_w_gry$next
  end
  process $group_6
    assign \consume_enc_i 7'0000000
    assign \consume_enc_i \consume_r_nxt
    sync init
  end
  process $group_7
    assign \consume_cdc_consume_r_gry$next \consume_cdc_consume_r_gry
    assign \consume_cdc_consume_r_gry$next \consume_enc_o
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
    switch { \rst_cdc_r_rst }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
      case 1'1
        assign \consume_cdc_consume_r_gry$next \produce_cdc_produce_r_gry
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:431"
      case
    end
    sync init
      update \consume_cdc_consume_r_gry 7'0000000
    sync posedge \read_1_clk
      update \consume_cdc_consume_r_gry \consume_cdc_consume_r_gry$next
  end
  process $group_8
    assign \consume_dec_i 7'0000000
    assign \consume_dec_i \consume_cdc_consume_w_gry
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:362"
  wire width 7 \consume_w_bin
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:362"
  wire width 7 \consume_w_bin$next
  process $group_9
    assign \consume_w_bin$next \consume_w_bin
    assign \consume_w_bin$next \consume_dec_o
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \consume_w_bin$next 7'0000000
    end
    sync init
      update \consume_w_bin 7'0000000
    sync posedge \sdram_clk
      update \consume_w_bin \consume_w_bin$next
  end
  process $group_10
    assign \produce_dec_i 7'0000000
    assign \produce_dec_i \produce_cdc_produce_r_gry
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:368"
  wire width 7 \produce_r_bin
  process $group_11
    assign \produce_r_bin 7'0000000
    assign \produce_r_bin \produce_dec_o
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:374"
  wire width 1 \w_full
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377"
  wire width 1 $12
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377"
  cell $ne $13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \produce_cdc_produce_w_gry [6]
    connect \B \consume_cdc_consume_w_gry [6]
    connect \Y $12
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:378"
  wire width 1 $14
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:378"
  cell $ne $15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \produce_cdc_produce_w_gry [5]
    connect \B \consume_cdc_consume_w_gry [5]
    connect \Y $14
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377"
  wire width 1 $16
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377"
  cell $and $17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $12
    connect \B $14
    connect \Y $16
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:379"
  wire width 1 $18
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:379"
  cell $eq $19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \produce_cdc_produce_w_gry [4:0]
    connect \B \consume_cdc_consume_w_gry [4:0]
    connect \Y $18
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377"
  wire width 1 $20
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377"
  cell $and $21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $16
    connect \B $18
    connect \Y $20
  end
  process $group_12
    assign \w_full 1'0
    assign \w_full $20
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:375"
  wire width 1 \r_empty
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:380"
  wire width 1 $22
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:380"
  cell $eq $23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \consume_cdc_consume_r_gry
    connect \B \produce_cdc_produce_r_gry
    connect \Y $22
  end
  process $group_13
    assign \r_empty 1'0
    assign \r_empty $22
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
    switch { \rst_cdc_r_rst }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
      case 1'1
        assign \r_empty 1'1
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:431"
      case
    end
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:383"
  wire width 8 $24
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:383"
  wire width 8 $25
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:383"
  cell $sub $26
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 8
    connect \A \produce_w_bin
    connect \B \consume_w_bin
    connect \Y $25
  end
  connect $24 $25
  process $group_14
    assign \w_level$next \w_level
    assign \w_level$next $24 [6:0]
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \w_level$next 7'0000000
    end
    sync init
      update \w_level 7'0000000
    sync posedge \sdram_clk
      update \w_level \w_level$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:384"
  wire width 8 $27
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:384"
  wire width 8 $28
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:384"
  cell $sub $29
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 8
    connect \A \produce_r_bin
    connect \B \consume_r_bin
    connect \Y $28
  end
  connect $27 $28
  process $group_15
    assign \r_level 7'0000000
    assign \r_level $27 [6:0]
    sync init
  end
  process $group_16
    assign \storage_w_addr 6'000000
    assign \storage_w_addr \produce_w_bin [5:0]
    sync init
  end
  process $group_17
    assign \storage_w_data 16'0000000000000000
    assign \storage_w_data \w_data
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329"
  wire width 1 $30
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329"
  cell $and $31
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B \w_en
    connect \Y $30
  end
  process $group_18
    assign \storage_w_en 1'0
    assign \storage_w_en $30
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:394"
  wire width 1 $32
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:394"
  cell $not $33
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_full
    connect \Y $32
  end
  process $group_19
    assign \w_rdy 1'0
    assign \w_rdy $32
    sync init
  end
  process $group_20
    assign \storage_r_addr 6'000000
    assign \storage_r_addr \consume_r_nxt [5:0]
    sync init
  end
  process $group_21
    assign \r_data 16'0000000000000000
    assign \r_data \storage_r_data
    sync init
  end
  process $group_22
    assign \storage_r_en 1'1
    assign \storage_r_en 1'1
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:400"
  wire width 1 $34
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:400"
  cell $not $35
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_empty
    connect \Y $34
  end
  process $group_23
    assign \r_rdy 1'0
    assign \r_rdy $34
    sync init
  end
  process $group_24
    assign \rst_dec_i 7'0000000
    assign \rst_dec_i \produce_cdc_produce_r_gry
    sync init
  end
  process $group_25
    assign \r_rst$next \r_rst
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
    switch { \rst_cdc_r_rst }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
      case 1'1
        assign \r_rst$next 1'1
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:431"
      case
        assign \r_rst$next 1'0
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \read_1_rst
      case 1'1
        assign \r_rst$next 1'0
    end
    sync init
      update \r_rst 1'0
    sync posedge \read_1_clk
      update \r_rst \r_rst$next
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_1_dst.consume_buffered_cdc"
module \consume_buffered_cdc$40
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 input 0 \sdram_rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 input 1 \sdram_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:510"
  wire width 1 input 2 \r_consume_buffered
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:514"
  wire width 1 output 3 \w_consume_buffered
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage0$next
  process $group_0
    assign \stage0$next \stage0
    assign \stage0$next \r_consume_buffered
    sync init
      update \stage0 1'0
    sync posedge \sdram_clk
      update \stage0 \stage0$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage1$next
  process $group_1
    assign \stage1$next \stage1
    assign \stage1$next \stage0
    sync init
      update \stage1 1'0
    sync posedge \sdram_clk
      update \stage1 \stage1$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage2
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage2$next
  process $group_2
    assign \stage2$next \stage2
    assign \stage2$next \stage1
    sync init
      update \stage2 1'0
    sync posedge \sdram_clk
      update \stage2 \stage2$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage3
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage3$next
  process $group_3
    assign \stage3$next \stage3
    assign \stage3$next \stage2
    sync init
      update \stage3 1'0
    sync posedge \sdram_clk
      update \stage3 \stage3$next
  end
  process $group_4
    assign \w_consume_buffered 1'0
    assign \w_consume_buffered \stage3
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_1_dst"
module \fifo_1_dst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 input 0 \sdram_rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 input 1 \sdram_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83"
  wire width 16 output 2 \r_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83"
  wire width 16 \r_data$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 output 3 \r_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 \r_rdy$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 input 4 \r_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86"
  wire width 7 output 5 \r_level
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86"
  wire width 7 \r_level$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 output 6 \w_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78"
  wire width 16 input 7 \w_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 input 8 \w_en
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267"
  wire width 1 \read_1_clk
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267"
  wire width 1 \read_1_rst
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78"
  wire width 16 \unbuffered_w_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 \unbuffered_w_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 \unbuffered_w_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86"
  wire width 7 \unbuffered_r_level
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81"
  wire width 7 \unbuffered_w_level
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83"
  wire width 16 \unbuffered_r_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 \unbuffered_r_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:311"
  wire width 1 \unbuffered_r_rst
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 \unbuffered_r_en
  cell \unbuffered$31 \unbuffered
    connect \sdram_rst \sdram_rst
    connect \sdram_clk \sdram_clk
    connect \w_data \unbuffered_w_data
    connect \w_rdy \unbuffered_w_rdy
    connect \w_en \unbuffered_w_en
    connect \r_level \unbuffered_r_level
    connect \w_level \unbuffered_w_level
    connect \r_data \unbuffered_r_data
    connect \r_rdy \unbuffered_r_rdy
    connect \r_rst \unbuffered_r_rst
    connect \r_en \unbuffered_r_en
    connect \read_1_rst \read_1_rst
    connect \read_1_clk \read_1_clk
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:510"
  wire width 1 \consume_buffered_cdc_r_consume_buffered
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:514"
  wire width 1 \consume_buffered_cdc_w_consume_buffered
  cell \consume_buffered_cdc$40 \consume_buffered_cdc
    connect \sdram_rst \sdram_rst
    connect \sdram_clk \sdram_clk
    connect \r_consume_buffered \consume_buffered_cdc_r_consume_buffered
    connect \w_consume_buffered \consume_buffered_cdc_w_consume_buffered
  end
  process $group_0
    assign \unbuffered_w_data 16'0000000000000000
    assign \unbuffered_w_data \w_data
    sync init
  end
  process $group_1
    assign \w_rdy 1'0
    assign \w_rdy \unbuffered_w_rdy
    sync init
  end
  process $group_2
    assign \unbuffered_w_en 1'0
    assign \unbuffered_w_en \w_en
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511"
  wire width 2 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511"
  wire width 2 $2
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511"
  cell $sub $3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \r_rdy
    connect \B \r_en
    connect \Y $2
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511"
  wire width 2 $4
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511"
  cell $and $5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A $2
    connect \B \r_rdy
    connect \Y $4
  end
  connect $1 $4
  process $group_3
    assign \consume_buffered_cdc_r_consume_buffered 1'0
    assign \consume_buffered_cdc_r_consume_buffered $1 [0]
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:512"
  wire width 8 $6
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:512"
  wire width 8 $7
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:512"
  cell $add $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 8
    connect \A \unbuffered_r_level
    connect \B \consume_buffered_cdc_r_consume_buffered
    connect \Y $7
  end
  connect $6 $7
  process $group_4
    assign \r_level$next \r_level
    assign \r_level$next $6 [6:0]
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \read_1_rst
      case 1'1
        assign \r_level$next 7'0000000
    end
    sync init
      update \r_level 7'0000000
    sync posedge \read_1_clk
      update \r_level \r_level$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81"
  wire width 7 \w_level
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:516"
  wire width 8 $9
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:516"
  wire width 8 $10
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:516"
  cell $add $11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 8
    connect \A \unbuffered_w_level
    connect \B \consume_buffered_cdc_w_consume_buffered
    connect \Y $10
  end
  connect $9 $10
  process $group_5
    assign \w_level 7'0000000
    assign \w_level $9 [6:0]
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  wire width 1 $12
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  cell $not $13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \Y $12
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  wire width 1 $14
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  cell $or $15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_en
    connect \B $12
    connect \Y $14
  end
  process $group_6
    assign \r_data$next \r_data
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
    switch { $14 }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
      case 1'1
        assign \r_data$next \unbuffered_r_data
    end
    sync init
      update \r_data 16'0000000000000000
    sync posedge \read_1_clk
      update \r_data \r_data$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  wire width 1 $16
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  cell $not $17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \Y $16
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  wire width 1 $18
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  cell $or $19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_en
    connect \B $16
    connect \Y $18
  end
  process $group_7
    assign \r_rdy$next \r_rdy
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
    switch { $18 }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
      case 1'1
        assign \r_rdy$next \unbuffered_r_rdy
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \read_1_rst
      case 1'1
        assign \r_rdy$next 1'0
    end
    sync init
      update \r_rdy 1'0
    sync posedge \read_1_clk
      update \r_rdy \r_rdy$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:488"
  wire width 1 \r_rst
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:488"
  wire width 1 \r_rst$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  wire width 1 $20
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  cell $not $21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \Y $20
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  wire width 1 $22
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  cell $or $23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_en
    connect \B $20
    connect \Y $22
  end
  process $group_8
    assign \r_rst$next \r_rst
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
    switch { $22 }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
      case 1'1
        assign \r_rst$next \unbuffered_r_rst
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \read_1_rst
      case 1'1
        assign \r_rst$next 1'0
    end
    sync init
      update \r_rst 1'0
    sync posedge \read_1_clk
      update \r_rst \r_rst$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  wire width 1 $24
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  cell $not $25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \Y $24
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  wire width 1 $26
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  cell $or $27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_en
    connect \B $24
    connect \Y $26
  end
  process $group_9
    assign \unbuffered_r_en 1'0
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
    switch { $26 }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
      case 1'1
        assign \unbuffered_r_en 1'1
    end
    sync init
  end
  connect \read_1_clk 1'0
  connect \read_1_rst 1'0
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_2_src.unbuffered.produce_enc"
module \produce_enc$42
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149"
  wire width 7 input 0 \i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150"
  wire width 7 output 1 \o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154"
  wire width 7 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154"
  cell $xor $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 7
    connect \A \i
    connect \B \i [6:1]
    connect \Y $1
  end
  process $group_0
    assign \o 7'0000000
    assign \o $1
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_2_src.unbuffered.produce_cdc"
module \produce_cdc$43
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 input 0 \sdram_rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 input 1 \sdram_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:344"
  wire width 7 input 2 \produce_w_gry
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:345"
  wire width 7 output 3 \produce_r_gry
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 7 \stage0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 7 \stage0$next
  process $group_0
    assign \stage0$next \stage0
    assign \stage0$next \produce_w_gry
    sync init
      update \stage0 7'0000000
    sync posedge \sdram_clk
      update \stage0 \stage0$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 7 \stage1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 7 \stage1$next
  process $group_1
    assign \stage1$next \stage1
    assign \stage1$next \stage0
    sync init
      update \stage1 7'0000000
    sync posedge \sdram_clk
      update \stage1 \stage1$next
  end
  process $group_2
    assign \produce_r_gry 7'0000000
    assign \produce_r_gry \stage1
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_2_src.unbuffered.consume_enc"
module \consume_enc$44
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149"
  wire width 7 input 0 \i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150"
  wire width 7 output 1 \o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154"
  wire width 7 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154"
  cell $xor $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 7
    connect \A \i
    connect \B \i [6:1]
    connect \Y $1
  end
  process $group_0
    assign \o 7'0000000
    assign \o $1
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_2_src.unbuffered.consume_cdc"
module \consume_cdc$45
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:353"
  wire width 7 input 0 \consume_r_gry
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:354"
  wire width 7 output 1 \consume_w_gry
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267"
  wire width 1 input 2 \write_2_rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267"
  wire width 1 input 3 \write_2_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 7 \stage0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 7 \stage0$next
  process $group_0
    assign \stage0$next \stage0
    assign \stage0$next \consume_r_gry
    sync init
      update \stage0 7'0000000
    sync posedge \write_2_clk
      update \stage0 \stage0$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 7 \stage1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 7 \stage1$next
  process $group_1
    assign \stage1$next \stage1
    assign \stage1$next \stage0
    sync init
      update \stage1 7'0000000
    sync posedge \write_2_clk
      update \stage1 \stage1$next
  end
  process $group_2
    assign \consume_w_gry 7'0000000
    assign \consume_w_gry \stage1
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_2_src.unbuffered.consume_dec"
module \consume_dec$46
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
  wire width 7 input 0 \i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177"
  wire width 7 output 1 \o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [6]
    connect \B \i [5]
    connect \Y $1
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $3
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [5]
    connect \B \i [4]
    connect \Y $3
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $5
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [4]
    connect \B \i [3]
    connect \Y $5
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $7
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [3]
    connect \B \i [2]
    connect \Y $7
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $9
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [2]
    connect \B \i [1]
    connect \Y $9
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $11
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [1]
    connect \B \i [0]
    connect \Y $11
  end
  process $group_0
    assign \o 7'0000000
    assign \o [6] \i [6]
    assign \o [5] $1
    assign \o [4] $3
    assign \o [3] $5
    assign \o [2] $7
    assign \o [1] $9
    assign \o [0] $11
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_2_src.unbuffered.produce_dec"
module \produce_dec$47
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
  wire width 7 input 0 \i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177"
  wire width 7 output 1 \o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [6]
    connect \B \i [5]
    connect \Y $1
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $3
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [5]
    connect \B \i [4]
    connect \Y $3
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $5
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [4]
    connect \B \i [3]
    connect \Y $5
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $7
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [3]
    connect \B \i [2]
    connect \Y $7
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $9
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [2]
    connect \B \i [1]
    connect \Y $9
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $11
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [1]
    connect \B \i [0]
    connect \Y $11
  end
  process $group_0
    assign \o 7'0000000
    assign \o [6] \i [6]
    assign \o [5] $1
    assign \o [4] $3
    assign \o [3] $5
    assign \o [2] $7
    assign \o [1] $9
    assign \o [0] $11
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_2_src.unbuffered.rst_cdc"
module \rst_cdc$48
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 input 0 \sdram_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:415"
  wire width 1 output 1 \r_rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267"
  wire width 1 input 2 \write_2_rst
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:163"
  wire width 1 \async_ff_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:163"
  wire width 1 \async_ff_rst
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164"
  wire width 1 \stage0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164"
  wire width 1 \stage0$next
  process $group_0
    assign \stage0$next \stage0
    assign \stage0$next 1'0
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \async_ff_rst
      case 1'1
        assign \stage0$next 1'1
    end
    sync init
      update \stage0 1'1
    sync posedge \async_ff_clk
      update \stage0 \stage0$next
    sync posedge \async_ff_rst
      update \stage0 \stage0$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164"
  wire width 1 \stage1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164"
  wire width 1 \stage1$next
  process $group_1
    assign \stage1$next \stage1
    assign \stage1$next \stage0
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \async_ff_rst
      case 1'1
        assign \stage1$next 1'1
    end
    sync init
      update \stage1 1'1
    sync posedge \async_ff_clk
      update \stage1 \stage1$next
    sync posedge \async_ff_rst
      update \stage1 \stage1$next
  end
  process $group_2
    assign \async_ff_rst 1'0
    assign \async_ff_rst \write_2_rst
    sync init
  end
  process $group_3
    assign \async_ff_clk 1'0
    assign \async_ff_clk \sdram_clk
    sync init
  end
  process $group_4
    assign \r_rst 1'0
    assign \r_rst \stage1
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_2_src.unbuffered.rst_dec"
module \rst_dec$49
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
  wire width 7 input 0 \i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177"
  wire width 7 output 1 \o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [6]
    connect \B \i [5]
    connect \Y $1
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $3
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [5]
    connect \B \i [4]
    connect \Y $3
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $5
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [4]
    connect \B \i [3]
    connect \Y $5
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $7
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [3]
    connect \B \i [2]
    connect \Y $7
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $9
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [2]
    connect \B \i [1]
    connect \Y $9
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $11
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [1]
    connect \B \i [0]
    connect \Y $11
  end
  process $group_0
    assign \o 7'0000000
    assign \o [6] \i [6]
    assign \o [5] $1
    assign \o [4] $3
    assign \o [3] $5
    assign \o [2] $7
    assign \o [1] $9
    assign \o [0] $11
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_2_src.unbuffered"
module \unbuffered$41
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 input 0 \sdram_rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 input 1 \sdram_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78"
  wire width 16 input 2 \w_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 output 3 \w_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 input 4 \w_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86"
  wire width 7 output 5 \r_level
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81"
  wire width 7 output 6 \w_level
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81"
  wire width 7 \w_level$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83"
  wire width 16 output 7 \r_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 output 8 \r_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:311"
  wire width 1 output 9 \r_rst
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:311"
  wire width 1 \r_rst$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 input 10 \r_en
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267"
  wire width 1 input 11 \write_2_rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267"
  wire width 1 input 12 \write_2_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149"
  wire width 7 \produce_enc_i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150"
  wire width 7 \produce_enc_o
  cell \produce_enc$42 \produce_enc
    connect \i \produce_enc_i
    connect \o \produce_enc_o
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:344"
  wire width 7 \produce_cdc_produce_w_gry
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:344"
  wire width 7 \produce_cdc_produce_w_gry$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:345"
  wire width 7 \produce_cdc_produce_r_gry
  cell \produce_cdc$43 \produce_cdc
    connect \sdram_rst \sdram_rst
    connect \sdram_clk \sdram_clk
    connect \produce_w_gry \produce_cdc_produce_w_gry
    connect \produce_r_gry \produce_cdc_produce_r_gry
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149"
  wire width 7 \consume_enc_i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150"
  wire width 7 \consume_enc_o
  cell \consume_enc$44 \consume_enc
    connect \i \consume_enc_i
    connect \o \consume_enc_o
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:353"
  wire width 7 \consume_cdc_consume_r_gry
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:353"
  wire width 7 \consume_cdc_consume_r_gry$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:354"
  wire width 7 \consume_cdc_consume_w_gry
  cell \consume_cdc$45 \consume_cdc
    connect \consume_r_gry \consume_cdc_consume_r_gry
    connect \consume_w_gry \consume_cdc_consume_w_gry
    connect \write_2_rst \write_2_rst
    connect \write_2_clk \write_2_clk
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
  wire width 7 \consume_dec_i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177"
  wire width 7 \consume_dec_o
  cell \consume_dec$46 \consume_dec
    connect \i \consume_dec_i
    connect \o \consume_dec_o
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
  wire width 7 \produce_dec_i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177"
  wire width 7 \produce_dec_o
  cell \produce_dec$47 \produce_dec
    connect \i \produce_dec_i
    connect \o \produce_dec_o
  end
  memory width 16 size 64 \storage
  cell $meminit $1
    parameter \MEMID "\\storage"
    parameter \ABITS 7
    parameter \WIDTH 16
    parameter \WORDS 64
    parameter \PRIORITY 0
    connect \ADDR 7'0000000
    connect \DATA 1024'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:387"
  wire width 1 \storage_w_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:387"
  wire width 6 \storage_w_addr
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:387"
  wire width 16 \storage_w_data
  cell $memwr \w_port
    parameter \MEMID "\\storage"
    parameter \ABITS 6
    parameter \WIDTH 16
    parameter \CLK_ENABLE 1
    parameter \CLK_POLARITY 1
    parameter \PRIORITY 0
    connect \CLK \write_2_clk
    connect \EN { { \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en } }
    connect \ADDR \storage_w_addr
    connect \DATA \storage_w_data
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:388"
  wire width 1 \storage_r_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:388"
  wire width 6 \storage_r_addr
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:388"
  wire width 16 \storage_r_data
  cell $memrd \r_port
    parameter \MEMID "\\storage"
    parameter \ABITS 6
    parameter \WIDTH 16
    parameter \CLK_ENABLE 1
    parameter \CLK_POLARITY 1
    parameter \TRANSPARENT 0
    connect \CLK \sdram_clk
    connect \EN \storage_r_en
    connect \ADDR \storage_r_addr
    connect \DATA \storage_r_data
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:415"
  wire width 1 \rst_cdc_r_rst
  cell \rst_cdc$48 \rst_cdc
    connect \sdram_clk \sdram_clk
    connect \r_rst \rst_cdc_r_rst
    connect \write_2_rst \write_2_rst
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
  wire width 7 \rst_dec_i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177"
  wire width 7 \rst_dec_o
  cell \rst_dec$49 \rst_dec
    connect \i \rst_dec_i
    connect \o \rst_dec_o
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:334"
  wire width 7 \produce_w_nxt
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:335"
  wire width 8 $2
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:333"
  wire width 7 \produce_w_bin
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:333"
  wire width 7 \produce_w_bin$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329"
  wire width 1 $3
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329"
  cell $and $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B \w_en
    connect \Y $3
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:335"
  wire width 8 $5
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:335"
  cell $add $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 8
    connect \A \produce_w_bin
    connect \B $3
    connect \Y $5
  end
  connect $2 $5
  process $group_0
    assign \produce_w_nxt 7'0000000
    assign \produce_w_nxt $2 [6:0]
    sync init
  end
  process $group_1
    assign \produce_w_bin$next \produce_w_bin
    assign \produce_w_bin$next \produce_w_nxt
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \write_2_rst
      case 1'1
        assign \produce_w_bin$next 7'0000000
    end
    sync init
      update \produce_w_bin 7'0000000
    sync posedge \write_2_clk
      update \produce_w_bin \produce_w_bin$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:340"
  wire width 7 \consume_r_nxt
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:341"
  wire width 8 $7
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:339"
  wire width 7 \consume_r_bin
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:339"
  wire width 7 \consume_r_bin$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:330"
  wire width 1 $8
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:330"
  cell $and $9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \B \r_en
    connect \Y $8
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:341"
  wire width 8 $10
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:341"
  cell $add $11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 8
    connect \A \consume_r_bin
    connect \B $8
    connect \Y $10
  end
  connect $7 $10
  process $group_2
    assign \consume_r_nxt 7'0000000
    assign \consume_r_nxt $7 [6:0]
    sync init
  end
  process $group_3
    assign \consume_r_bin$next \consume_r_bin
    assign \consume_r_bin$next \consume_r_nxt
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
    switch { \rst_cdc_r_rst }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
      case 1'1
        assign \consume_r_bin$next \rst_dec_o
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:431"
      case
    end
    sync init
      update \consume_r_bin 7'0000000
    sync posedge \sdram_clk
      update \consume_r_bin \consume_r_bin$next
  end
  process $group_4
    assign \produce_enc_i 7'0000000
    assign \produce_enc_i \produce_w_nxt
    sync init
  end
  process $group_5
    assign \produce_cdc_produce_w_gry$next \produce_cdc_produce_w_gry
    assign \produce_cdc_produce_w_gry$next \produce_enc_o
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \write_2_rst
      case 1'1
        assign \produce_cdc_produce_w_gry$next 7'0000000
    end
    sync init
      update \produce_cdc_produce_w_gry 7'0000000
    sync posedge \write_2_clk
      update \produce_cdc_produce_w_gry \produce_cdc_produce_w_gry$next
  end
  process $group_6
    assign \consume_enc_i 7'0000000
    assign \consume_enc_i \consume_r_nxt
    sync init
  end
  process $group_7
    assign \consume_cdc_consume_r_gry$next \consume_cdc_consume_r_gry
    assign \consume_cdc_consume_r_gry$next \consume_enc_o
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
    switch { \rst_cdc_r_rst }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
      case 1'1
        assign \consume_cdc_consume_r_gry$next \produce_cdc_produce_r_gry
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:431"
      case
    end
    sync init
      update \consume_cdc_consume_r_gry 7'0000000
    sync posedge \sdram_clk
      update \consume_cdc_consume_r_gry \consume_cdc_consume_r_gry$next
  end
  process $group_8
    assign \consume_dec_i 7'0000000
    assign \consume_dec_i \consume_cdc_consume_w_gry
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:362"
  wire width 7 \consume_w_bin
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:362"
  wire width 7 \consume_w_bin$next
  process $group_9
    assign \consume_w_bin$next \consume_w_bin
    assign \consume_w_bin$next \consume_dec_o
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \write_2_rst
      case 1'1
        assign \consume_w_bin$next 7'0000000
    end
    sync init
      update \consume_w_bin 7'0000000
    sync posedge \write_2_clk
      update \consume_w_bin \consume_w_bin$next
  end
  process $group_10
    assign \produce_dec_i 7'0000000
    assign \produce_dec_i \produce_cdc_produce_r_gry
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:368"
  wire width 7 \produce_r_bin
  process $group_11
    assign \produce_r_bin 7'0000000
    assign \produce_r_bin \produce_dec_o
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:374"
  wire width 1 \w_full
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377"
  wire width 1 $12
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377"
  cell $ne $13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \produce_cdc_produce_w_gry [6]
    connect \B \consume_cdc_consume_w_gry [6]
    connect \Y $12
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:378"
  wire width 1 $14
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:378"
  cell $ne $15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \produce_cdc_produce_w_gry [5]
    connect \B \consume_cdc_consume_w_gry [5]
    connect \Y $14
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377"
  wire width 1 $16
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377"
  cell $and $17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $12
    connect \B $14
    connect \Y $16
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:379"
  wire width 1 $18
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:379"
  cell $eq $19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \produce_cdc_produce_w_gry [4:0]
    connect \B \consume_cdc_consume_w_gry [4:0]
    connect \Y $18
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377"
  wire width 1 $20
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377"
  cell $and $21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $16
    connect \B $18
    connect \Y $20
  end
  process $group_12
    assign \w_full 1'0
    assign \w_full $20
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:375"
  wire width 1 \r_empty
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:380"
  wire width 1 $22
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:380"
  cell $eq $23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \consume_cdc_consume_r_gry
    connect \B \produce_cdc_produce_r_gry
    connect \Y $22
  end
  process $group_13
    assign \r_empty 1'0
    assign \r_empty $22
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
    switch { \rst_cdc_r_rst }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
      case 1'1
        assign \r_empty 1'1
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:431"
      case
    end
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:383"
  wire width 8 $24
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:383"
  wire width 8 $25
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:383"
  cell $sub $26
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 8
    connect \A \produce_w_bin
    connect \B \consume_w_bin
    connect \Y $25
  end
  connect $24 $25
  process $group_14
    assign \w_level$next \w_level
    assign \w_level$next $24 [6:0]
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \write_2_rst
      case 1'1
        assign \w_level$next 7'0000000
    end
    sync init
      update \w_level 7'0000000
    sync posedge \write_2_clk
      update \w_level \w_level$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:384"
  wire width 8 $27
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:384"
  wire width 8 $28
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:384"
  cell $sub $29
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 8
    connect \A \produce_r_bin
    connect \B \consume_r_bin
    connect \Y $28
  end
  connect $27 $28
  process $group_15
    assign \r_level 7'0000000
    assign \r_level $27 [6:0]
    sync init
  end
  process $group_16
    assign \storage_w_addr 6'000000
    assign \storage_w_addr \produce_w_bin [5:0]
    sync init
  end
  process $group_17
    assign \storage_w_data 16'0000000000000000
    assign \storage_w_data \w_data
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329"
  wire width 1 $30
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329"
  cell $and $31
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B \w_en
    connect \Y $30
  end
  process $group_18
    assign \storage_w_en 1'0
    assign \storage_w_en $30
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:394"
  wire width 1 $32
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:394"
  cell $not $33
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_full
    connect \Y $32
  end
  process $group_19
    assign \w_rdy 1'0
    assign \w_rdy $32
    sync init
  end
  process $group_20
    assign \storage_r_addr 6'000000
    assign \storage_r_addr \consume_r_nxt [5:0]
    sync init
  end
  process $group_21
    assign \r_data 16'0000000000000000
    assign \r_data \storage_r_data
    sync init
  end
  process $group_22
    assign \storage_r_en 1'1
    assign \storage_r_en 1'1
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:400"
  wire width 1 $34
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:400"
  cell $not $35
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_empty
    connect \Y $34
  end
  process $group_23
    assign \r_rdy 1'0
    assign \r_rdy $34
    sync init
  end
  process $group_24
    assign \rst_dec_i 7'0000000
    assign \rst_dec_i \produce_cdc_produce_r_gry
    sync init
  end
  process $group_25
    assign \r_rst$next \r_rst
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
    switch { \rst_cdc_r_rst }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
      case 1'1
        assign \r_rst$next 1'1
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:431"
      case
        assign \r_rst$next 1'0
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \r_rst$next 1'0
    end
    sync init
      update \r_rst 1'0
    sync posedge \sdram_clk
      update \r_rst \r_rst$next
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_2_src.consume_buffered_cdc"
module \consume_buffered_cdc$50
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:510"
  wire width 1 input 0 \r_consume_buffered
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:514"
  wire width 1 output 1 \w_consume_buffered
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267"
  wire width 1 input 2 \write_2_rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267"
  wire width 1 input 3 \write_2_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage0$next
  process $group_0
    assign \stage0$next \stage0
    assign \stage0$next \r_consume_buffered
    sync init
      update \stage0 1'0
    sync posedge \write_2_clk
      update \stage0 \stage0$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage1$next
  process $group_1
    assign \stage1$next \stage1
    assign \stage1$next \stage0
    sync init
      update \stage1 1'0
    sync posedge \write_2_clk
      update \stage1 \stage1$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage2
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage2$next
  process $group_2
    assign \stage2$next \stage2
    assign \stage2$next \stage1
    sync init
      update \stage2 1'0
    sync posedge \write_2_clk
      update \stage2 \stage2$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage3
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage3$next
  process $group_3
    assign \stage3$next \stage3
    assign \stage3$next \stage2
    sync init
      update \stage3 1'0
    sync posedge \write_2_clk
      update \stage3 \stage3$next
  end
  process $group_4
    assign \w_consume_buffered 1'0
    assign \w_consume_buffered \stage3
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_2_src"
module \fifo_2_src
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 input 0 \sdram_rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 input 1 \sdram_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78"
  wire width 16 input 2 \w_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 output 3 \w_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 input 4 \w_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81"
  wire width 7 output 5 \w_level
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 output 6 \r_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 \r_rdy$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 input 7 \r_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83"
  wire width 16 output 8 \r_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83"
  wire width 16 \r_data$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86"
  wire width 7 output 9 \r_level
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86"
  wire width 7 \r_level$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78"
  wire width 16 \unbuffered_w_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 \unbuffered_w_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 \unbuffered_w_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86"
  wire width 7 \unbuffered_r_level
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81"
  wire width 7 \unbuffered_w_level
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83"
  wire width 16 \unbuffered_r_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 \unbuffered_r_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:311"
  wire width 1 \unbuffered_r_rst
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 \unbuffered_r_en
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267"
  wire width 1 \unbuffered_write_2_rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267"
  wire width 1 \unbuffered_write_2_clk
  cell \unbuffered$41 \unbuffered
    connect \sdram_rst \sdram_rst
    connect \sdram_clk \sdram_clk
    connect \w_data \unbuffered_w_data
    connect \w_rdy \unbuffered_w_rdy
    connect \w_en \unbuffered_w_en
    connect \r_level \unbuffered_r_level
    connect \w_level \unbuffered_w_level
    connect \r_data \unbuffered_r_data
    connect \r_rdy \unbuffered_r_rdy
    connect \r_rst \unbuffered_r_rst
    connect \r_en \unbuffered_r_en
    connect \write_2_rst \unbuffered_write_2_rst
    connect \write_2_clk \unbuffered_write_2_clk
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:510"
  wire width 1 \consume_buffered_cdc_r_consume_buffered
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:514"
  wire width 1 \consume_buffered_cdc_w_consume_buffered
  cell \consume_buffered_cdc$50 \consume_buffered_cdc
    connect \r_consume_buffered \consume_buffered_cdc_r_consume_buffered
    connect \w_consume_buffered \consume_buffered_cdc_w_consume_buffered
    connect \write_2_rst \unbuffered_write_2_rst
    connect \write_2_clk \unbuffered_write_2_clk
  end
  process $group_0
    assign \unbuffered_w_data 16'0000000000000000
    assign \unbuffered_w_data \w_data
    sync init
  end
  process $group_1
    assign \w_rdy 1'0
    assign \w_rdy \unbuffered_w_rdy
    sync init
  end
  process $group_2
    assign \unbuffered_w_en 1'0
    assign \unbuffered_w_en \w_en
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511"
  wire width 2 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511"
  wire width 2 $2
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511"
  cell $sub $3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \r_rdy
    connect \B \r_en
    connect \Y $2
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511"
  wire width 2 $4
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511"
  cell $and $5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A $2
    connect \B \r_rdy
    connect \Y $4
  end
  connect $1 $4
  process $group_3
    assign \consume_buffered_cdc_r_consume_buffered 1'0
    assign \consume_buffered_cdc_r_consume_buffered $1 [0]
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:512"
  wire width 8 $6
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:512"
  wire width 8 $7
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:512"
  cell $add $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 8
    connect \A \unbuffered_r_level
    connect \B \consume_buffered_cdc_r_consume_buffered
    connect \Y $7
  end
  connect $6 $7
  process $group_4
    assign \r_level$next \r_level
    assign \r_level$next $6 [6:0]
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \r_level$next 7'0000000
    end
    sync init
      update \r_level 7'0000000
    sync posedge \sdram_clk
      update \r_level \r_level$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:516"
  wire width 8 $9
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:516"
  wire width 8 $10
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:516"
  cell $add $11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 8
    connect \A \unbuffered_w_level
    connect \B \consume_buffered_cdc_w_consume_buffered
    connect \Y $10
  end
  connect $9 $10
  process $group_5
    assign \w_level 7'0000000
    assign \w_level $9 [6:0]
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  wire width 1 $12
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  cell $not $13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \Y $12
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  wire width 1 $14
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  cell $or $15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_en
    connect \B $12
    connect \Y $14
  end
  process $group_6
    assign \r_data$next \r_data
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
    switch { $14 }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
      case 1'1
        assign \r_data$next \unbuffered_r_data
    end
    sync init
      update \r_data 16'0000000000000000
    sync posedge \sdram_clk
      update \r_data \r_data$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  wire width 1 $16
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  cell $not $17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \Y $16
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  wire width 1 $18
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  cell $or $19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_en
    connect \B $16
    connect \Y $18
  end
  process $group_7
    assign \r_rdy$next \r_rdy
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
    switch { $18 }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
      case 1'1
        assign \r_rdy$next \unbuffered_r_rdy
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \r_rdy$next 1'0
    end
    sync init
      update \r_rdy 1'0
    sync posedge \sdram_clk
      update \r_rdy \r_rdy$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:488"
  wire width 1 \r_rst
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:488"
  wire width 1 \r_rst$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  wire width 1 $20
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  cell $not $21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \Y $20
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  wire width 1 $22
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  cell $or $23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_en
    connect \B $20
    connect \Y $22
  end
  process $group_8
    assign \r_rst$next \r_rst
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
    switch { $22 }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
      case 1'1
        assign \r_rst$next \unbuffered_r_rst
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \r_rst$next 1'0
    end
    sync init
      update \r_rst 1'0
    sync posedge \sdram_clk
      update \r_rst \r_rst$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  wire width 1 $24
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  cell $not $25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \Y $24
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  wire width 1 $26
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  cell $or $27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_en
    connect \B $24
    connect \Y $26
  end
  process $group_9
    assign \unbuffered_r_en 1'0
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
    switch { $26 }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
      case 1'1
        assign \unbuffered_r_en 1'1
    end
    sync init
  end
  connect \unbuffered_write_2_rst 1'0
  connect \unbuffered_write_2_clk 1'0
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_2_dst.unbuffered.produce_enc"
module \produce_enc$52
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149"
  wire width 7 input 0 \i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150"
  wire width 7 output 1 \o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154"
  wire width 7 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154"
  cell $xor $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 7
    connect \A \i
    connect \B \i [6:1]
    connect \Y $1
  end
  process $group_0
    assign \o 7'0000000
    assign \o $1
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_2_dst.unbuffered.produce_cdc"
module \produce_cdc$53
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267"
  wire width 1 input 0 \read_2_rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267"
  wire width 1 input 1 \read_2_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:344"
  wire width 7 input 2 \produce_w_gry
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:345"
  wire width 7 output 3 \produce_r_gry
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 7 \stage0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 7 \stage0$next
  process $group_0
    assign \stage0$next \stage0
    assign \stage0$next \produce_w_gry
    sync init
      update \stage0 7'0000000
    sync posedge \read_2_clk
      update \stage0 \stage0$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 7 \stage1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 7 \stage1$next
  process $group_1
    assign \stage1$next \stage1
    assign \stage1$next \stage0
    sync init
      update \stage1 7'0000000
    sync posedge \read_2_clk
      update \stage1 \stage1$next
  end
  process $group_2
    assign \produce_r_gry 7'0000000
    assign \produce_r_gry \stage1
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_2_dst.unbuffered.consume_enc"
module \consume_enc$54
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149"
  wire width 7 input 0 \i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150"
  wire width 7 output 1 \o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154"
  wire width 7 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154"
  cell $xor $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 7
    connect \A \i
    connect \B \i [6:1]
    connect \Y $1
  end
  process $group_0
    assign \o 7'0000000
    assign \o $1
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_2_dst.unbuffered.consume_cdc"
module \consume_cdc$55
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 input 0 \sdram_rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 input 1 \sdram_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:353"
  wire width 7 input 2 \consume_r_gry
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:354"
  wire width 7 output 3 \consume_w_gry
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 7 \stage0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 7 \stage0$next
  process $group_0
    assign \stage0$next \stage0
    assign \stage0$next \consume_r_gry
    sync init
      update \stage0 7'0000000
    sync posedge \sdram_clk
      update \stage0 \stage0$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 7 \stage1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 7 \stage1$next
  process $group_1
    assign \stage1$next \stage1
    assign \stage1$next \stage0
    sync init
      update \stage1 7'0000000
    sync posedge \sdram_clk
      update \stage1 \stage1$next
  end
  process $group_2
    assign \consume_w_gry 7'0000000
    assign \consume_w_gry \stage1
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_2_dst.unbuffered.consume_dec"
module \consume_dec$56
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
  wire width 7 input 0 \i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177"
  wire width 7 output 1 \o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [6]
    connect \B \i [5]
    connect \Y $1
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $3
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [5]
    connect \B \i [4]
    connect \Y $3
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $5
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [4]
    connect \B \i [3]
    connect \Y $5
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $7
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [3]
    connect \B \i [2]
    connect \Y $7
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $9
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [2]
    connect \B \i [1]
    connect \Y $9
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $11
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [1]
    connect \B \i [0]
    connect \Y $11
  end
  process $group_0
    assign \o 7'0000000
    assign \o [6] \i [6]
    assign \o [5] $1
    assign \o [4] $3
    assign \o [3] $5
    assign \o [2] $7
    assign \o [1] $9
    assign \o [0] $11
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_2_dst.unbuffered.produce_dec"
module \produce_dec$57
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
  wire width 7 input 0 \i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177"
  wire width 7 output 1 \o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [6]
    connect \B \i [5]
    connect \Y $1
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $3
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [5]
    connect \B \i [4]
    connect \Y $3
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $5
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [4]
    connect \B \i [3]
    connect \Y $5
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $7
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [3]
    connect \B \i [2]
    connect \Y $7
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $9
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [2]
    connect \B \i [1]
    connect \Y $9
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $11
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [1]
    connect \B \i [0]
    connect \Y $11
  end
  process $group_0
    assign \o 7'0000000
    assign \o [6] \i [6]
    assign \o [5] $1
    assign \o [4] $3
    assign \o [3] $5
    assign \o [2] $7
    assign \o [1] $9
    assign \o [0] $11
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_2_dst.unbuffered.rst_cdc"
module \rst_cdc$58
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 input 0 \sdram_rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267"
  wire width 1 input 1 \read_2_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:415"
  wire width 1 output 2 \r_rst
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:163"
  wire width 1 \async_ff_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:163"
  wire width 1 \async_ff_rst
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164"
  wire width 1 \stage0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164"
  wire width 1 \stage0$next
  process $group_0
    assign \stage0$next \stage0
    assign \stage0$next 1'0
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \async_ff_rst
      case 1'1
        assign \stage0$next 1'1
    end
    sync init
      update \stage0 1'1
    sync posedge \async_ff_clk
      update \stage0 \stage0$next
    sync posedge \async_ff_rst
      update \stage0 \stage0$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164"
  wire width 1 \stage1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164"
  wire width 1 \stage1$next
  process $group_1
    assign \stage1$next \stage1
    assign \stage1$next \stage0
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \async_ff_rst
      case 1'1
        assign \stage1$next 1'1
    end
    sync init
      update \stage1 1'1
    sync posedge \async_ff_clk
      update \stage1 \stage1$next
    sync posedge \async_ff_rst
      update \stage1 \stage1$next
  end
  process $group_2
    assign \async_ff_rst 1'0
    assign \async_ff_rst \sdram_rst
    sync init
  end
  process $group_3
    assign \async_ff_clk 1'0
    assign \async_ff_clk \read_2_clk
    sync init
  end
  process $group_4
    assign \r_rst 1'0
    assign \r_rst \stage1
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_2_dst.unbuffered.rst_dec"
module \rst_dec$59
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
  wire width 7 input 0 \i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177"
  wire width 7 output 1 \o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [6]
    connect \B \i [5]
    connect \Y $1
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $3
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [5]
    connect \B \i [4]
    connect \Y $3
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $5
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [4]
    connect \B \i [3]
    connect \Y $5
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $7
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [3]
    connect \B \i [2]
    connect \Y $7
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $9
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [2]
    connect \B \i [1]
    connect \Y $9
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $11
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [1]
    connect \B \i [0]
    connect \Y $11
  end
  process $group_0
    assign \o 7'0000000
    assign \o [6] \i [6]
    assign \o [5] $1
    assign \o [4] $3
    assign \o [3] $5
    assign \o [2] $7
    assign \o [1] $9
    assign \o [0] $11
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_2_dst.unbuffered"
module \unbuffered$51
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 input 0 \sdram_rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 input 1 \sdram_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78"
  wire width 16 input 2 \w_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 output 3 \w_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 input 4 \w_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86"
  wire width 7 output 5 \r_level
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81"
  wire width 7 output 6 \w_level
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81"
  wire width 7 \w_level$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83"
  wire width 16 output 7 \r_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 output 8 \r_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:311"
  wire width 1 output 9 \r_rst
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:311"
  wire width 1 \r_rst$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 input 10 \r_en
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267"
  wire width 1 input 11 \read_2_rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267"
  wire width 1 input 12 \read_2_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149"
  wire width 7 \produce_enc_i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150"
  wire width 7 \produce_enc_o
  cell \produce_enc$52 \produce_enc
    connect \i \produce_enc_i
    connect \o \produce_enc_o
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:344"
  wire width 7 \produce_cdc_produce_w_gry
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:344"
  wire width 7 \produce_cdc_produce_w_gry$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:345"
  wire width 7 \produce_cdc_produce_r_gry
  cell \produce_cdc$53 \produce_cdc
    connect \read_2_rst \read_2_rst
    connect \read_2_clk \read_2_clk
    connect \produce_w_gry \produce_cdc_produce_w_gry
    connect \produce_r_gry \produce_cdc_produce_r_gry
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149"
  wire width 7 \consume_enc_i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150"
  wire width 7 \consume_enc_o
  cell \consume_enc$54 \consume_enc
    connect \i \consume_enc_i
    connect \o \consume_enc_o
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:353"
  wire width 7 \consume_cdc_consume_r_gry
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:353"
  wire width 7 \consume_cdc_consume_r_gry$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:354"
  wire width 7 \consume_cdc_consume_w_gry
  cell \consume_cdc$55 \consume_cdc
    connect \sdram_rst \sdram_rst
    connect \sdram_clk \sdram_clk
    connect \consume_r_gry \consume_cdc_consume_r_gry
    connect \consume_w_gry \consume_cdc_consume_w_gry
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
  wire width 7 \consume_dec_i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177"
  wire width 7 \consume_dec_o
  cell \consume_dec$56 \consume_dec
    connect \i \consume_dec_i
    connect \o \consume_dec_o
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
  wire width 7 \produce_dec_i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177"
  wire width 7 \produce_dec_o
  cell \produce_dec$57 \produce_dec
    connect \i \produce_dec_i
    connect \o \produce_dec_o
  end
  memory width 16 size 64 \storage
  cell $meminit $1
    parameter \MEMID "\\storage"
    parameter \ABITS 7
    parameter \WIDTH 16
    parameter \WORDS 64
    parameter \PRIORITY 0
    connect \ADDR 7'0000000
    connect \DATA 1024'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:387"
  wire width 1 \storage_w_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:387"
  wire width 6 \storage_w_addr
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:387"
  wire width 16 \storage_w_data
  cell $memwr \w_port
    parameter \MEMID "\\storage"
    parameter \ABITS 6
    parameter \WIDTH 16
    parameter \CLK_ENABLE 1
    parameter \CLK_POLARITY 1
    parameter \PRIORITY 0
    connect \CLK \sdram_clk
    connect \EN { { \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en } }
    connect \ADDR \storage_w_addr
    connect \DATA \storage_w_data
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:388"
  wire width 1 \storage_r_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:388"
  wire width 6 \storage_r_addr
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:388"
  wire width 16 \storage_r_data
  cell $memrd \r_port
    parameter \MEMID "\\storage"
    parameter \ABITS 6
    parameter \WIDTH 16
    parameter \CLK_ENABLE 1
    parameter \CLK_POLARITY 1
    parameter \TRANSPARENT 0
    connect \CLK \read_2_clk
    connect \EN \storage_r_en
    connect \ADDR \storage_r_addr
    connect \DATA \storage_r_data
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:415"
  wire width 1 \rst_cdc_r_rst
  cell \rst_cdc$58 \rst_cdc
    connect \sdram_rst \sdram_rst
    connect \read_2_clk \read_2_clk
    connect \r_rst \rst_cdc_r_rst
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
  wire width 7 \rst_dec_i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177"
  wire width 7 \rst_dec_o
  cell \rst_dec$59 \rst_dec
    connect \i \rst_dec_i
    connect \o \rst_dec_o
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:334"
  wire width 7 \produce_w_nxt
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:335"
  wire width 8 $2
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:333"
  wire width 7 \produce_w_bin
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:333"
  wire width 7 \produce_w_bin$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329"
  wire width 1 $3
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329"
  cell $and $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B \w_en
    connect \Y $3
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:335"
  wire width 8 $5
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:335"
  cell $add $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 8
    connect \A \produce_w_bin
    connect \B $3
    connect \Y $5
  end
  connect $2 $5
  process $group_0
    assign \produce_w_nxt 7'0000000
    assign \produce_w_nxt $2 [6:0]
    sync init
  end
  process $group_1
    assign \produce_w_bin$next \produce_w_bin
    assign \produce_w_bin$next \produce_w_nxt
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \produce_w_bin$next 7'0000000
    end
    sync init
      update \produce_w_bin 7'0000000
    sync posedge \sdram_clk
      update \produce_w_bin \produce_w_bin$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:340"
  wire width 7 \consume_r_nxt
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:341"
  wire width 8 $7
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:339"
  wire width 7 \consume_r_bin
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:339"
  wire width 7 \consume_r_bin$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:330"
  wire width 1 $8
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:330"
  cell $and $9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \B \r_en
    connect \Y $8
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:341"
  wire width 8 $10
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:341"
  cell $add $11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 8
    connect \A \consume_r_bin
    connect \B $8
    connect \Y $10
  end
  connect $7 $10
  process $group_2
    assign \consume_r_nxt 7'0000000
    assign \consume_r_nxt $7 [6:0]
    sync init
  end
  process $group_3
    assign \consume_r_bin$next \consume_r_bin
    assign \consume_r_bin$next \consume_r_nxt
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
    switch { \rst_cdc_r_rst }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
      case 1'1
        assign \consume_r_bin$next \rst_dec_o
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:431"
      case
    end
    sync init
      update \consume_r_bin 7'0000000
    sync posedge \read_2_clk
      update \consume_r_bin \consume_r_bin$next
  end
  process $group_4
    assign \produce_enc_i 7'0000000
    assign \produce_enc_i \produce_w_nxt
    sync init
  end
  process $group_5
    assign \produce_cdc_produce_w_gry$next \produce_cdc_produce_w_gry
    assign \produce_cdc_produce_w_gry$next \produce_enc_o
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \produce_cdc_produce_w_gry$next 7'0000000
    end
    sync init
      update \produce_cdc_produce_w_gry 7'0000000
    sync posedge \sdram_clk
      update \produce_cdc_produce_w_gry \produce_cdc_produce_w_gry$next
  end
  process $group_6
    assign \consume_enc_i 7'0000000
    assign \consume_enc_i \consume_r_nxt
    sync init
  end
  process $group_7
    assign \consume_cdc_consume_r_gry$next \consume_cdc_consume_r_gry
    assign \consume_cdc_consume_r_gry$next \consume_enc_o
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
    switch { \rst_cdc_r_rst }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
      case 1'1
        assign \consume_cdc_consume_r_gry$next \produce_cdc_produce_r_gry
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:431"
      case
    end
    sync init
      update \consume_cdc_consume_r_gry 7'0000000
    sync posedge \read_2_clk
      update \consume_cdc_consume_r_gry \consume_cdc_consume_r_gry$next
  end
  process $group_8
    assign \consume_dec_i 7'0000000
    assign \consume_dec_i \consume_cdc_consume_w_gry
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:362"
  wire width 7 \consume_w_bin
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:362"
  wire width 7 \consume_w_bin$next
  process $group_9
    assign \consume_w_bin$next \consume_w_bin
    assign \consume_w_bin$next \consume_dec_o
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \consume_w_bin$next 7'0000000
    end
    sync init
      update \consume_w_bin 7'0000000
    sync posedge \sdram_clk
      update \consume_w_bin \consume_w_bin$next
  end
  process $group_10
    assign \produce_dec_i 7'0000000
    assign \produce_dec_i \produce_cdc_produce_r_gry
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:368"
  wire width 7 \produce_r_bin
  process $group_11
    assign \produce_r_bin 7'0000000
    assign \produce_r_bin \produce_dec_o
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:374"
  wire width 1 \w_full
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377"
  wire width 1 $12
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377"
  cell $ne $13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \produce_cdc_produce_w_gry [6]
    connect \B \consume_cdc_consume_w_gry [6]
    connect \Y $12
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:378"
  wire width 1 $14
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:378"
  cell $ne $15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \produce_cdc_produce_w_gry [5]
    connect \B \consume_cdc_consume_w_gry [5]
    connect \Y $14
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377"
  wire width 1 $16
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377"
  cell $and $17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $12
    connect \B $14
    connect \Y $16
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:379"
  wire width 1 $18
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:379"
  cell $eq $19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \produce_cdc_produce_w_gry [4:0]
    connect \B \consume_cdc_consume_w_gry [4:0]
    connect \Y $18
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377"
  wire width 1 $20
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377"
  cell $and $21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $16
    connect \B $18
    connect \Y $20
  end
  process $group_12
    assign \w_full 1'0
    assign \w_full $20
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:375"
  wire width 1 \r_empty
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:380"
  wire width 1 $22
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:380"
  cell $eq $23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \consume_cdc_consume_r_gry
    connect \B \produce_cdc_produce_r_gry
    connect \Y $22
  end
  process $group_13
    assign \r_empty 1'0
    assign \r_empty $22
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
    switch { \rst_cdc_r_rst }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
      case 1'1
        assign \r_empty 1'1
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:431"
      case
    end
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:383"
  wire width 8 $24
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:383"
  wire width 8 $25
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:383"
  cell $sub $26
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 8
    connect \A \produce_w_bin
    connect \B \consume_w_bin
    connect \Y $25
  end
  connect $24 $25
  process $group_14
    assign \w_level$next \w_level
    assign \w_level$next $24 [6:0]
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \w_level$next 7'0000000
    end
    sync init
      update \w_level 7'0000000
    sync posedge \sdram_clk
      update \w_level \w_level$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:384"
  wire width 8 $27
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:384"
  wire width 8 $28
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:384"
  cell $sub $29
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 8
    connect \A \produce_r_bin
    connect \B \consume_r_bin
    connect \Y $28
  end
  connect $27 $28
  process $group_15
    assign \r_level 7'0000000
    assign \r_level $27 [6:0]
    sync init
  end
  process $group_16
    assign \storage_w_addr 6'000000
    assign \storage_w_addr \produce_w_bin [5:0]
    sync init
  end
  process $group_17
    assign \storage_w_data 16'0000000000000000
    assign \storage_w_data \w_data
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329"
  wire width 1 $30
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329"
  cell $and $31
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B \w_en
    connect \Y $30
  end
  process $group_18
    assign \storage_w_en 1'0
    assign \storage_w_en $30
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:394"
  wire width 1 $32
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:394"
  cell $not $33
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_full
    connect \Y $32
  end
  process $group_19
    assign \w_rdy 1'0
    assign \w_rdy $32
    sync init
  end
  process $group_20
    assign \storage_r_addr 6'000000
    assign \storage_r_addr \consume_r_nxt [5:0]
    sync init
  end
  process $group_21
    assign \r_data 16'0000000000000000
    assign \r_data \storage_r_data
    sync init
  end
  process $group_22
    assign \storage_r_en 1'1
    assign \storage_r_en 1'1
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:400"
  wire width 1 $34
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:400"
  cell $not $35
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_empty
    connect \Y $34
  end
  process $group_23
    assign \r_rdy 1'0
    assign \r_rdy $34
    sync init
  end
  process $group_24
    assign \rst_dec_i 7'0000000
    assign \rst_dec_i \produce_cdc_produce_r_gry
    sync init
  end
  process $group_25
    assign \r_rst$next \r_rst
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
    switch { \rst_cdc_r_rst }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
      case 1'1
        assign \r_rst$next 1'1
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:431"
      case
        assign \r_rst$next 1'0
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \read_2_rst
      case 1'1
        assign \r_rst$next 1'0
    end
    sync init
      update \r_rst 1'0
    sync posedge \read_2_clk
      update \r_rst \r_rst$next
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_2_dst.consume_buffered_cdc"
module \consume_buffered_cdc$60
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 input 0 \sdram_rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 input 1 \sdram_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:510"
  wire width 1 input 2 \r_consume_buffered
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:514"
  wire width 1 output 3 \w_consume_buffered
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage0$next
  process $group_0
    assign \stage0$next \stage0
    assign \stage0$next \r_consume_buffered
    sync init
      update \stage0 1'0
    sync posedge \sdram_clk
      update \stage0 \stage0$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage1$next
  process $group_1
    assign \stage1$next \stage1
    assign \stage1$next \stage0
    sync init
      update \stage1 1'0
    sync posedge \sdram_clk
      update \stage1 \stage1$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage2
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage2$next
  process $group_2
    assign \stage2$next \stage2
    assign \stage2$next \stage1
    sync init
      update \stage2 1'0
    sync posedge \sdram_clk
      update \stage2 \stage2$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage3
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage3$next
  process $group_3
    assign \stage3$next \stage3
    assign \stage3$next \stage2
    sync init
      update \stage3 1'0
    sync posedge \sdram_clk
      update \stage3 \stage3$next
  end
  process $group_4
    assign \w_consume_buffered 1'0
    assign \w_consume_buffered \stage3
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_2_dst"
module \fifo_2_dst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 input 0 \sdram_rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 input 1 \sdram_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83"
  wire width 16 output 2 \r_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83"
  wire width 16 \r_data$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 output 3 \r_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 \r_rdy$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 input 4 \r_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86"
  wire width 7 output 5 \r_level
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86"
  wire width 7 \r_level$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 output 6 \w_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78"
  wire width 16 input 7 \w_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 input 8 \w_en
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267"
  wire width 1 \read_2_clk
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267"
  wire width 1 \read_2_rst
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78"
  wire width 16 \unbuffered_w_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 \unbuffered_w_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 \unbuffered_w_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86"
  wire width 7 \unbuffered_r_level
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81"
  wire width 7 \unbuffered_w_level
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83"
  wire width 16 \unbuffered_r_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 \unbuffered_r_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:311"
  wire width 1 \unbuffered_r_rst
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 \unbuffered_r_en
  cell \unbuffered$51 \unbuffered
    connect \sdram_rst \sdram_rst
    connect \sdram_clk \sdram_clk
    connect \w_data \unbuffered_w_data
    connect \w_rdy \unbuffered_w_rdy
    connect \w_en \unbuffered_w_en
    connect \r_level \unbuffered_r_level
    connect \w_level \unbuffered_w_level
    connect \r_data \unbuffered_r_data
    connect \r_rdy \unbuffered_r_rdy
    connect \r_rst \unbuffered_r_rst
    connect \r_en \unbuffered_r_en
    connect \read_2_rst \read_2_rst
    connect \read_2_clk \read_2_clk
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:510"
  wire width 1 \consume_buffered_cdc_r_consume_buffered
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:514"
  wire width 1 \consume_buffered_cdc_w_consume_buffered
  cell \consume_buffered_cdc$60 \consume_buffered_cdc
    connect \sdram_rst \sdram_rst
    connect \sdram_clk \sdram_clk
    connect \r_consume_buffered \consume_buffered_cdc_r_consume_buffered
    connect \w_consume_buffered \consume_buffered_cdc_w_consume_buffered
  end
  process $group_0
    assign \unbuffered_w_data 16'0000000000000000
    assign \unbuffered_w_data \w_data
    sync init
  end
  process $group_1
    assign \w_rdy 1'0
    assign \w_rdy \unbuffered_w_rdy
    sync init
  end
  process $group_2
    assign \unbuffered_w_en 1'0
    assign \unbuffered_w_en \w_en
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511"
  wire width 2 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511"
  wire width 2 $2
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511"
  cell $sub $3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \r_rdy
    connect \B \r_en
    connect \Y $2
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511"
  wire width 2 $4
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511"
  cell $and $5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A $2
    connect \B \r_rdy
    connect \Y $4
  end
  connect $1 $4
  process $group_3
    assign \consume_buffered_cdc_r_consume_buffered 1'0
    assign \consume_buffered_cdc_r_consume_buffered $1 [0]
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:512"
  wire width 8 $6
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:512"
  wire width 8 $7
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:512"
  cell $add $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 8
    connect \A \unbuffered_r_level
    connect \B \consume_buffered_cdc_r_consume_buffered
    connect \Y $7
  end
  connect $6 $7
  process $group_4
    assign \r_level$next \r_level
    assign \r_level$next $6 [6:0]
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \read_2_rst
      case 1'1
        assign \r_level$next 7'0000000
    end
    sync init
      update \r_level 7'0000000
    sync posedge \read_2_clk
      update \r_level \r_level$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81"
  wire width 7 \w_level
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:516"
  wire width 8 $9
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:516"
  wire width 8 $10
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:516"
  cell $add $11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 8
    connect \A \unbuffered_w_level
    connect \B \consume_buffered_cdc_w_consume_buffered
    connect \Y $10
  end
  connect $9 $10
  process $group_5
    assign \w_level 7'0000000
    assign \w_level $9 [6:0]
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  wire width 1 $12
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  cell $not $13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \Y $12
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  wire width 1 $14
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  cell $or $15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_en
    connect \B $12
    connect \Y $14
  end
  process $group_6
    assign \r_data$next \r_data
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
    switch { $14 }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
      case 1'1
        assign \r_data$next \unbuffered_r_data
    end
    sync init
      update \r_data 16'0000000000000000
    sync posedge \read_2_clk
      update \r_data \r_data$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  wire width 1 $16
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  cell $not $17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \Y $16
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  wire width 1 $18
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  cell $or $19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_en
    connect \B $16
    connect \Y $18
  end
  process $group_7
    assign \r_rdy$next \r_rdy
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
    switch { $18 }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
      case 1'1
        assign \r_rdy$next \unbuffered_r_rdy
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \read_2_rst
      case 1'1
        assign \r_rdy$next 1'0
    end
    sync init
      update \r_rdy 1'0
    sync posedge \read_2_clk
      update \r_rdy \r_rdy$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:488"
  wire width 1 \r_rst
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:488"
  wire width 1 \r_rst$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  wire width 1 $20
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  cell $not $21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \Y $20
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  wire width 1 $22
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  cell $or $23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_en
    connect \B $20
    connect \Y $22
  end
  process $group_8
    assign \r_rst$next \r_rst
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
    switch { $22 }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
      case 1'1
        assign \r_rst$next \unbuffered_r_rst
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \read_2_rst
      case 1'1
        assign \r_rst$next 1'0
    end
    sync init
      update \r_rst 1'0
    sync posedge \read_2_clk
      update \r_rst \r_rst$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  wire width 1 $24
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  cell $not $25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \Y $24
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  wire width 1 $26
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  cell $or $27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_en
    connect \B $24
    connect \Y $26
  end
  process $group_9
    assign \unbuffered_r_en 1'0
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
    switch { $26 }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
      case 1'1
        assign \unbuffered_r_en 1'1
    end
    sync init
  end
  connect \read_2_clk 1'0
  connect \read_2_rst 1'0
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_3_src.unbuffered.produce_enc"
module \produce_enc$62
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149"
  wire width 7 input 0 \i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150"
  wire width 7 output 1 \o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154"
  wire width 7 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154"
  cell $xor $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 7
    connect \A \i
    connect \B \i [6:1]
    connect \Y $1
  end
  process $group_0
    assign \o 7'0000000
    assign \o $1
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_3_src.unbuffered.produce_cdc"
module \produce_cdc$63
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 input 0 \sdram_rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 input 1 \sdram_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:344"
  wire width 7 input 2 \produce_w_gry
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:345"
  wire width 7 output 3 \produce_r_gry
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 7 \stage0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 7 \stage0$next
  process $group_0
    assign \stage0$next \stage0
    assign \stage0$next \produce_w_gry
    sync init
      update \stage0 7'0000000
    sync posedge \sdram_clk
      update \stage0 \stage0$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 7 \stage1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 7 \stage1$next
  process $group_1
    assign \stage1$next \stage1
    assign \stage1$next \stage0
    sync init
      update \stage1 7'0000000
    sync posedge \sdram_clk
      update \stage1 \stage1$next
  end
  process $group_2
    assign \produce_r_gry 7'0000000
    assign \produce_r_gry \stage1
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_3_src.unbuffered.consume_enc"
module \consume_enc$64
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149"
  wire width 7 input 0 \i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150"
  wire width 7 output 1 \o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154"
  wire width 7 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154"
  cell $xor $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 7
    connect \A \i
    connect \B \i [6:1]
    connect \Y $1
  end
  process $group_0
    assign \o 7'0000000
    assign \o $1
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_3_src.unbuffered.consume_cdc"
module \consume_cdc$65
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:353"
  wire width 7 input 0 \consume_r_gry
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:354"
  wire width 7 output 1 \consume_w_gry
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267"
  wire width 1 input 2 \write_3_rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267"
  wire width 1 input 3 \write_3_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 7 \stage0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 7 \stage0$next
  process $group_0
    assign \stage0$next \stage0
    assign \stage0$next \consume_r_gry
    sync init
      update \stage0 7'0000000
    sync posedge \write_3_clk
      update \stage0 \stage0$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 7 \stage1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 7 \stage1$next
  process $group_1
    assign \stage1$next \stage1
    assign \stage1$next \stage0
    sync init
      update \stage1 7'0000000
    sync posedge \write_3_clk
      update \stage1 \stage1$next
  end
  process $group_2
    assign \consume_w_gry 7'0000000
    assign \consume_w_gry \stage1
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_3_src.unbuffered.consume_dec"
module \consume_dec$66
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
  wire width 7 input 0 \i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177"
  wire width 7 output 1 \o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [6]
    connect \B \i [5]
    connect \Y $1
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $3
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [5]
    connect \B \i [4]
    connect \Y $3
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $5
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [4]
    connect \B \i [3]
    connect \Y $5
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $7
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [3]
    connect \B \i [2]
    connect \Y $7
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $9
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [2]
    connect \B \i [1]
    connect \Y $9
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $11
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [1]
    connect \B \i [0]
    connect \Y $11
  end
  process $group_0
    assign \o 7'0000000
    assign \o [6] \i [6]
    assign \o [5] $1
    assign \o [4] $3
    assign \o [3] $5
    assign \o [2] $7
    assign \o [1] $9
    assign \o [0] $11
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_3_src.unbuffered.produce_dec"
module \produce_dec$67
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
  wire width 7 input 0 \i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177"
  wire width 7 output 1 \o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [6]
    connect \B \i [5]
    connect \Y $1
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $3
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [5]
    connect \B \i [4]
    connect \Y $3
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $5
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [4]
    connect \B \i [3]
    connect \Y $5
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $7
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [3]
    connect \B \i [2]
    connect \Y $7
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $9
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [2]
    connect \B \i [1]
    connect \Y $9
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $11
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [1]
    connect \B \i [0]
    connect \Y $11
  end
  process $group_0
    assign \o 7'0000000
    assign \o [6] \i [6]
    assign \o [5] $1
    assign \o [4] $3
    assign \o [3] $5
    assign \o [2] $7
    assign \o [1] $9
    assign \o [0] $11
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_3_src.unbuffered.rst_cdc"
module \rst_cdc$68
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 input 0 \sdram_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:415"
  wire width 1 output 1 \r_rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267"
  wire width 1 input 2 \write_3_rst
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:163"
  wire width 1 \async_ff_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:163"
  wire width 1 \async_ff_rst
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164"
  wire width 1 \stage0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164"
  wire width 1 \stage0$next
  process $group_0
    assign \stage0$next \stage0
    assign \stage0$next 1'0
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \async_ff_rst
      case 1'1
        assign \stage0$next 1'1
    end
    sync init
      update \stage0 1'1
    sync posedge \async_ff_clk
      update \stage0 \stage0$next
    sync posedge \async_ff_rst
      update \stage0 \stage0$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164"
  wire width 1 \stage1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164"
  wire width 1 \stage1$next
  process $group_1
    assign \stage1$next \stage1
    assign \stage1$next \stage0
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \async_ff_rst
      case 1'1
        assign \stage1$next 1'1
    end
    sync init
      update \stage1 1'1
    sync posedge \async_ff_clk
      update \stage1 \stage1$next
    sync posedge \async_ff_rst
      update \stage1 \stage1$next
  end
  process $group_2
    assign \async_ff_rst 1'0
    assign \async_ff_rst \write_3_rst
    sync init
  end
  process $group_3
    assign \async_ff_clk 1'0
    assign \async_ff_clk \sdram_clk
    sync init
  end
  process $group_4
    assign \r_rst 1'0
    assign \r_rst \stage1
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_3_src.unbuffered.rst_dec"
module \rst_dec$69
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
  wire width 7 input 0 \i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177"
  wire width 7 output 1 \o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [6]
    connect \B \i [5]
    connect \Y $1
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $3
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [5]
    connect \B \i [4]
    connect \Y $3
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $5
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [4]
    connect \B \i [3]
    connect \Y $5
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $7
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [3]
    connect \B \i [2]
    connect \Y $7
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $9
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [2]
    connect \B \i [1]
    connect \Y $9
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $11
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [1]
    connect \B \i [0]
    connect \Y $11
  end
  process $group_0
    assign \o 7'0000000
    assign \o [6] \i [6]
    assign \o [5] $1
    assign \o [4] $3
    assign \o [3] $5
    assign \o [2] $7
    assign \o [1] $9
    assign \o [0] $11
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_3_src.unbuffered"
module \unbuffered$61
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 input 0 \sdram_rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 input 1 \sdram_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78"
  wire width 16 input 2 \w_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 output 3 \w_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 input 4 \w_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86"
  wire width 7 output 5 \r_level
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81"
  wire width 7 output 6 \w_level
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81"
  wire width 7 \w_level$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83"
  wire width 16 output 7 \r_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 output 8 \r_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:311"
  wire width 1 output 9 \r_rst
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:311"
  wire width 1 \r_rst$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 input 10 \r_en
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267"
  wire width 1 input 11 \write_3_rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267"
  wire width 1 input 12 \write_3_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149"
  wire width 7 \produce_enc_i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150"
  wire width 7 \produce_enc_o
  cell \produce_enc$62 \produce_enc
    connect \i \produce_enc_i
    connect \o \produce_enc_o
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:344"
  wire width 7 \produce_cdc_produce_w_gry
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:344"
  wire width 7 \produce_cdc_produce_w_gry$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:345"
  wire width 7 \produce_cdc_produce_r_gry
  cell \produce_cdc$63 \produce_cdc
    connect \sdram_rst \sdram_rst
    connect \sdram_clk \sdram_clk
    connect \produce_w_gry \produce_cdc_produce_w_gry
    connect \produce_r_gry \produce_cdc_produce_r_gry
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149"
  wire width 7 \consume_enc_i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150"
  wire width 7 \consume_enc_o
  cell \consume_enc$64 \consume_enc
    connect \i \consume_enc_i
    connect \o \consume_enc_o
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:353"
  wire width 7 \consume_cdc_consume_r_gry
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:353"
  wire width 7 \consume_cdc_consume_r_gry$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:354"
  wire width 7 \consume_cdc_consume_w_gry
  cell \consume_cdc$65 \consume_cdc
    connect \consume_r_gry \consume_cdc_consume_r_gry
    connect \consume_w_gry \consume_cdc_consume_w_gry
    connect \write_3_rst \write_3_rst
    connect \write_3_clk \write_3_clk
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
  wire width 7 \consume_dec_i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177"
  wire width 7 \consume_dec_o
  cell \consume_dec$66 \consume_dec
    connect \i \consume_dec_i
    connect \o \consume_dec_o
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
  wire width 7 \produce_dec_i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177"
  wire width 7 \produce_dec_o
  cell \produce_dec$67 \produce_dec
    connect \i \produce_dec_i
    connect \o \produce_dec_o
  end
  memory width 16 size 64 \storage
  cell $meminit $1
    parameter \MEMID "\\storage"
    parameter \ABITS 7
    parameter \WIDTH 16
    parameter \WORDS 64
    parameter \PRIORITY 0
    connect \ADDR 7'0000000
    connect \DATA 1024'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:387"
  wire width 1 \storage_w_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:387"
  wire width 6 \storage_w_addr
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:387"
  wire width 16 \storage_w_data
  cell $memwr \w_port
    parameter \MEMID "\\storage"
    parameter \ABITS 6
    parameter \WIDTH 16
    parameter \CLK_ENABLE 1
    parameter \CLK_POLARITY 1
    parameter \PRIORITY 0
    connect \CLK \write_3_clk
    connect \EN { { \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en } }
    connect \ADDR \storage_w_addr
    connect \DATA \storage_w_data
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:388"
  wire width 1 \storage_r_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:388"
  wire width 6 \storage_r_addr
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:388"
  wire width 16 \storage_r_data
  cell $memrd \r_port
    parameter \MEMID "\\storage"
    parameter \ABITS 6
    parameter \WIDTH 16
    parameter \CLK_ENABLE 1
    parameter \CLK_POLARITY 1
    parameter \TRANSPARENT 0
    connect \CLK \sdram_clk
    connect \EN \storage_r_en
    connect \ADDR \storage_r_addr
    connect \DATA \storage_r_data
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:415"
  wire width 1 \rst_cdc_r_rst
  cell \rst_cdc$68 \rst_cdc
    connect \sdram_clk \sdram_clk
    connect \r_rst \rst_cdc_r_rst
    connect \write_3_rst \write_3_rst
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
  wire width 7 \rst_dec_i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177"
  wire width 7 \rst_dec_o
  cell \rst_dec$69 \rst_dec
    connect \i \rst_dec_i
    connect \o \rst_dec_o
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:334"
  wire width 7 \produce_w_nxt
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:335"
  wire width 8 $2
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:333"
  wire width 7 \produce_w_bin
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:333"
  wire width 7 \produce_w_bin$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329"
  wire width 1 $3
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329"
  cell $and $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B \w_en
    connect \Y $3
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:335"
  wire width 8 $5
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:335"
  cell $add $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 8
    connect \A \produce_w_bin
    connect \B $3
    connect \Y $5
  end
  connect $2 $5
  process $group_0
    assign \produce_w_nxt 7'0000000
    assign \produce_w_nxt $2 [6:0]
    sync init
  end
  process $group_1
    assign \produce_w_bin$next \produce_w_bin
    assign \produce_w_bin$next \produce_w_nxt
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \write_3_rst
      case 1'1
        assign \produce_w_bin$next 7'0000000
    end
    sync init
      update \produce_w_bin 7'0000000
    sync posedge \write_3_clk
      update \produce_w_bin \produce_w_bin$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:340"
  wire width 7 \consume_r_nxt
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:341"
  wire width 8 $7
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:339"
  wire width 7 \consume_r_bin
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:339"
  wire width 7 \consume_r_bin$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:330"
  wire width 1 $8
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:330"
  cell $and $9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \B \r_en
    connect \Y $8
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:341"
  wire width 8 $10
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:341"
  cell $add $11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 8
    connect \A \consume_r_bin
    connect \B $8
    connect \Y $10
  end
  connect $7 $10
  process $group_2
    assign \consume_r_nxt 7'0000000
    assign \consume_r_nxt $7 [6:0]
    sync init
  end
  process $group_3
    assign \consume_r_bin$next \consume_r_bin
    assign \consume_r_bin$next \consume_r_nxt
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
    switch { \rst_cdc_r_rst }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
      case 1'1
        assign \consume_r_bin$next \rst_dec_o
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:431"
      case
    end
    sync init
      update \consume_r_bin 7'0000000
    sync posedge \sdram_clk
      update \consume_r_bin \consume_r_bin$next
  end
  process $group_4
    assign \produce_enc_i 7'0000000
    assign \produce_enc_i \produce_w_nxt
    sync init
  end
  process $group_5
    assign \produce_cdc_produce_w_gry$next \produce_cdc_produce_w_gry
    assign \produce_cdc_produce_w_gry$next \produce_enc_o
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \write_3_rst
      case 1'1
        assign \produce_cdc_produce_w_gry$next 7'0000000
    end
    sync init
      update \produce_cdc_produce_w_gry 7'0000000
    sync posedge \write_3_clk
      update \produce_cdc_produce_w_gry \produce_cdc_produce_w_gry$next
  end
  process $group_6
    assign \consume_enc_i 7'0000000
    assign \consume_enc_i \consume_r_nxt
    sync init
  end
  process $group_7
    assign \consume_cdc_consume_r_gry$next \consume_cdc_consume_r_gry
    assign \consume_cdc_consume_r_gry$next \consume_enc_o
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
    switch { \rst_cdc_r_rst }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
      case 1'1
        assign \consume_cdc_consume_r_gry$next \produce_cdc_produce_r_gry
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:431"
      case
    end
    sync init
      update \consume_cdc_consume_r_gry 7'0000000
    sync posedge \sdram_clk
      update \consume_cdc_consume_r_gry \consume_cdc_consume_r_gry$next
  end
  process $group_8
    assign \consume_dec_i 7'0000000
    assign \consume_dec_i \consume_cdc_consume_w_gry
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:362"
  wire width 7 \consume_w_bin
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:362"
  wire width 7 \consume_w_bin$next
  process $group_9
    assign \consume_w_bin$next \consume_w_bin
    assign \consume_w_bin$next \consume_dec_o
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \write_3_rst
      case 1'1
        assign \consume_w_bin$next 7'0000000
    end
    sync init
      update \consume_w_bin 7'0000000
    sync posedge \write_3_clk
      update \consume_w_bin \consume_w_bin$next
  end
  process $group_10
    assign \produce_dec_i 7'0000000
    assign \produce_dec_i \produce_cdc_produce_r_gry
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:368"
  wire width 7 \produce_r_bin
  process $group_11
    assign \produce_r_bin 7'0000000
    assign \produce_r_bin \produce_dec_o
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:374"
  wire width 1 \w_full
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377"
  wire width 1 $12
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377"
  cell $ne $13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \produce_cdc_produce_w_gry [6]
    connect \B \consume_cdc_consume_w_gry [6]
    connect \Y $12
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:378"
  wire width 1 $14
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:378"
  cell $ne $15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \produce_cdc_produce_w_gry [5]
    connect \B \consume_cdc_consume_w_gry [5]
    connect \Y $14
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377"
  wire width 1 $16
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377"
  cell $and $17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $12
    connect \B $14
    connect \Y $16
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:379"
  wire width 1 $18
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:379"
  cell $eq $19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \produce_cdc_produce_w_gry [4:0]
    connect \B \consume_cdc_consume_w_gry [4:0]
    connect \Y $18
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377"
  wire width 1 $20
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377"
  cell $and $21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $16
    connect \B $18
    connect \Y $20
  end
  process $group_12
    assign \w_full 1'0
    assign \w_full $20
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:375"
  wire width 1 \r_empty
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:380"
  wire width 1 $22
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:380"
  cell $eq $23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \consume_cdc_consume_r_gry
    connect \B \produce_cdc_produce_r_gry
    connect \Y $22
  end
  process $group_13
    assign \r_empty 1'0
    assign \r_empty $22
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
    switch { \rst_cdc_r_rst }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
      case 1'1
        assign \r_empty 1'1
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:431"
      case
    end
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:383"
  wire width 8 $24
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:383"
  wire width 8 $25
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:383"
  cell $sub $26
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 8
    connect \A \produce_w_bin
    connect \B \consume_w_bin
    connect \Y $25
  end
  connect $24 $25
  process $group_14
    assign \w_level$next \w_level
    assign \w_level$next $24 [6:0]
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \write_3_rst
      case 1'1
        assign \w_level$next 7'0000000
    end
    sync init
      update \w_level 7'0000000
    sync posedge \write_3_clk
      update \w_level \w_level$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:384"
  wire width 8 $27
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:384"
  wire width 8 $28
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:384"
  cell $sub $29
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 8
    connect \A \produce_r_bin
    connect \B \consume_r_bin
    connect \Y $28
  end
  connect $27 $28
  process $group_15
    assign \r_level 7'0000000
    assign \r_level $27 [6:0]
    sync init
  end
  process $group_16
    assign \storage_w_addr 6'000000
    assign \storage_w_addr \produce_w_bin [5:0]
    sync init
  end
  process $group_17
    assign \storage_w_data 16'0000000000000000
    assign \storage_w_data \w_data
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329"
  wire width 1 $30
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329"
  cell $and $31
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B \w_en
    connect \Y $30
  end
  process $group_18
    assign \storage_w_en 1'0
    assign \storage_w_en $30
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:394"
  wire width 1 $32
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:394"
  cell $not $33
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_full
    connect \Y $32
  end
  process $group_19
    assign \w_rdy 1'0
    assign \w_rdy $32
    sync init
  end
  process $group_20
    assign \storage_r_addr 6'000000
    assign \storage_r_addr \consume_r_nxt [5:0]
    sync init
  end
  process $group_21
    assign \r_data 16'0000000000000000
    assign \r_data \storage_r_data
    sync init
  end
  process $group_22
    assign \storage_r_en 1'1
    assign \storage_r_en 1'1
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:400"
  wire width 1 $34
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:400"
  cell $not $35
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_empty
    connect \Y $34
  end
  process $group_23
    assign \r_rdy 1'0
    assign \r_rdy $34
    sync init
  end
  process $group_24
    assign \rst_dec_i 7'0000000
    assign \rst_dec_i \produce_cdc_produce_r_gry
    sync init
  end
  process $group_25
    assign \r_rst$next \r_rst
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
    switch { \rst_cdc_r_rst }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
      case 1'1
        assign \r_rst$next 1'1
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:431"
      case
        assign \r_rst$next 1'0
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \r_rst$next 1'0
    end
    sync init
      update \r_rst 1'0
    sync posedge \sdram_clk
      update \r_rst \r_rst$next
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_3_src.consume_buffered_cdc"
module \consume_buffered_cdc$70
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:510"
  wire width 1 input 0 \r_consume_buffered
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:514"
  wire width 1 output 1 \w_consume_buffered
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267"
  wire width 1 input 2 \write_3_rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267"
  wire width 1 input 3 \write_3_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage0$next
  process $group_0
    assign \stage0$next \stage0
    assign \stage0$next \r_consume_buffered
    sync init
      update \stage0 1'0
    sync posedge \write_3_clk
      update \stage0 \stage0$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage1$next
  process $group_1
    assign \stage1$next \stage1
    assign \stage1$next \stage0
    sync init
      update \stage1 1'0
    sync posedge \write_3_clk
      update \stage1 \stage1$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage2
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage2$next
  process $group_2
    assign \stage2$next \stage2
    assign \stage2$next \stage1
    sync init
      update \stage2 1'0
    sync posedge \write_3_clk
      update \stage2 \stage2$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage3
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage3$next
  process $group_3
    assign \stage3$next \stage3
    assign \stage3$next \stage2
    sync init
      update \stage3 1'0
    sync posedge \write_3_clk
      update \stage3 \stage3$next
  end
  process $group_4
    assign \w_consume_buffered 1'0
    assign \w_consume_buffered \stage3
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_3_src"
module \fifo_3_src
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 input 0 \sdram_rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 input 1 \sdram_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78"
  wire width 16 input 2 \w_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 output 3 \w_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 input 4 \w_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81"
  wire width 7 output 5 \w_level
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 output 6 \r_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 \r_rdy$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 input 7 \r_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83"
  wire width 16 output 8 \r_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83"
  wire width 16 \r_data$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86"
  wire width 7 output 9 \r_level
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86"
  wire width 7 \r_level$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78"
  wire width 16 \unbuffered_w_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 \unbuffered_w_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 \unbuffered_w_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86"
  wire width 7 \unbuffered_r_level
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81"
  wire width 7 \unbuffered_w_level
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83"
  wire width 16 \unbuffered_r_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 \unbuffered_r_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:311"
  wire width 1 \unbuffered_r_rst
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 \unbuffered_r_en
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267"
  wire width 1 \unbuffered_write_3_rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267"
  wire width 1 \unbuffered_write_3_clk
  cell \unbuffered$61 \unbuffered
    connect \sdram_rst \sdram_rst
    connect \sdram_clk \sdram_clk
    connect \w_data \unbuffered_w_data
    connect \w_rdy \unbuffered_w_rdy
    connect \w_en \unbuffered_w_en
    connect \r_level \unbuffered_r_level
    connect \w_level \unbuffered_w_level
    connect \r_data \unbuffered_r_data
    connect \r_rdy \unbuffered_r_rdy
    connect \r_rst \unbuffered_r_rst
    connect \r_en \unbuffered_r_en
    connect \write_3_rst \unbuffered_write_3_rst
    connect \write_3_clk \unbuffered_write_3_clk
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:510"
  wire width 1 \consume_buffered_cdc_r_consume_buffered
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:514"
  wire width 1 \consume_buffered_cdc_w_consume_buffered
  cell \consume_buffered_cdc$70 \consume_buffered_cdc
    connect \r_consume_buffered \consume_buffered_cdc_r_consume_buffered
    connect \w_consume_buffered \consume_buffered_cdc_w_consume_buffered
    connect \write_3_rst \unbuffered_write_3_rst
    connect \write_3_clk \unbuffered_write_3_clk
  end
  process $group_0
    assign \unbuffered_w_data 16'0000000000000000
    assign \unbuffered_w_data \w_data
    sync init
  end
  process $group_1
    assign \w_rdy 1'0
    assign \w_rdy \unbuffered_w_rdy
    sync init
  end
  process $group_2
    assign \unbuffered_w_en 1'0
    assign \unbuffered_w_en \w_en
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511"
  wire width 2 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511"
  wire width 2 $2
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511"
  cell $sub $3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \r_rdy
    connect \B \r_en
    connect \Y $2
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511"
  wire width 2 $4
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511"
  cell $and $5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A $2
    connect \B \r_rdy
    connect \Y $4
  end
  connect $1 $4
  process $group_3
    assign \consume_buffered_cdc_r_consume_buffered 1'0
    assign \consume_buffered_cdc_r_consume_buffered $1 [0]
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:512"
  wire width 8 $6
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:512"
  wire width 8 $7
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:512"
  cell $add $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 8
    connect \A \unbuffered_r_level
    connect \B \consume_buffered_cdc_r_consume_buffered
    connect \Y $7
  end
  connect $6 $7
  process $group_4
    assign \r_level$next \r_level
    assign \r_level$next $6 [6:0]
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \r_level$next 7'0000000
    end
    sync init
      update \r_level 7'0000000
    sync posedge \sdram_clk
      update \r_level \r_level$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:516"
  wire width 8 $9
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:516"
  wire width 8 $10
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:516"
  cell $add $11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 8
    connect \A \unbuffered_w_level
    connect \B \consume_buffered_cdc_w_consume_buffered
    connect \Y $10
  end
  connect $9 $10
  process $group_5
    assign \w_level 7'0000000
    assign \w_level $9 [6:0]
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  wire width 1 $12
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  cell $not $13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \Y $12
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  wire width 1 $14
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  cell $or $15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_en
    connect \B $12
    connect \Y $14
  end
  process $group_6
    assign \r_data$next \r_data
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
    switch { $14 }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
      case 1'1
        assign \r_data$next \unbuffered_r_data
    end
    sync init
      update \r_data 16'0000000000000000
    sync posedge \sdram_clk
      update \r_data \r_data$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  wire width 1 $16
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  cell $not $17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \Y $16
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  wire width 1 $18
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  cell $or $19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_en
    connect \B $16
    connect \Y $18
  end
  process $group_7
    assign \r_rdy$next \r_rdy
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
    switch { $18 }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
      case 1'1
        assign \r_rdy$next \unbuffered_r_rdy
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \r_rdy$next 1'0
    end
    sync init
      update \r_rdy 1'0
    sync posedge \sdram_clk
      update \r_rdy \r_rdy$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:488"
  wire width 1 \r_rst
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:488"
  wire width 1 \r_rst$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  wire width 1 $20
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  cell $not $21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \Y $20
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  wire width 1 $22
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  cell $or $23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_en
    connect \B $20
    connect \Y $22
  end
  process $group_8
    assign \r_rst$next \r_rst
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
    switch { $22 }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
      case 1'1
        assign \r_rst$next \unbuffered_r_rst
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \r_rst$next 1'0
    end
    sync init
      update \r_rst 1'0
    sync posedge \sdram_clk
      update \r_rst \r_rst$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  wire width 1 $24
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  cell $not $25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \Y $24
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  wire width 1 $26
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  cell $or $27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_en
    connect \B $24
    connect \Y $26
  end
  process $group_9
    assign \unbuffered_r_en 1'0
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
    switch { $26 }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
      case 1'1
        assign \unbuffered_r_en 1'1
    end
    sync init
  end
  connect \unbuffered_write_3_rst 1'0
  connect \unbuffered_write_3_clk 1'0
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_3_dst.unbuffered.produce_enc"
module \produce_enc$72
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149"
  wire width 7 input 0 \i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150"
  wire width 7 output 1 \o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154"
  wire width 7 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154"
  cell $xor $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 7
    connect \A \i
    connect \B \i [6:1]
    connect \Y $1
  end
  process $group_0
    assign \o 7'0000000
    assign \o $1
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_3_dst.unbuffered.produce_cdc"
module \produce_cdc$73
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267"
  wire width 1 input 0 \read_3_rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267"
  wire width 1 input 1 \read_3_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:344"
  wire width 7 input 2 \produce_w_gry
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:345"
  wire width 7 output 3 \produce_r_gry
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 7 \stage0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 7 \stage0$next
  process $group_0
    assign \stage0$next \stage0
    assign \stage0$next \produce_w_gry
    sync init
      update \stage0 7'0000000
    sync posedge \read_3_clk
      update \stage0 \stage0$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 7 \stage1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 7 \stage1$next
  process $group_1
    assign \stage1$next \stage1
    assign \stage1$next \stage0
    sync init
      update \stage1 7'0000000
    sync posedge \read_3_clk
      update \stage1 \stage1$next
  end
  process $group_2
    assign \produce_r_gry 7'0000000
    assign \produce_r_gry \stage1
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_3_dst.unbuffered.consume_enc"
module \consume_enc$74
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149"
  wire width 7 input 0 \i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150"
  wire width 7 output 1 \o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154"
  wire width 7 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:154"
  cell $xor $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 7
    connect \A \i
    connect \B \i [6:1]
    connect \Y $1
  end
  process $group_0
    assign \o 7'0000000
    assign \o $1
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_3_dst.unbuffered.consume_cdc"
module \consume_cdc$75
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 input 0 \sdram_rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 input 1 \sdram_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:353"
  wire width 7 input 2 \consume_r_gry
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:354"
  wire width 7 output 3 \consume_w_gry
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 7 \stage0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 7 \stage0$next
  process $group_0
    assign \stage0$next \stage0
    assign \stage0$next \consume_r_gry
    sync init
      update \stage0 7'0000000
    sync posedge \sdram_clk
      update \stage0 \stage0$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 7 \stage1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 7 \stage1$next
  process $group_1
    assign \stage1$next \stage1
    assign \stage1$next \stage0
    sync init
      update \stage1 7'0000000
    sync posedge \sdram_clk
      update \stage1 \stage1$next
  end
  process $group_2
    assign \consume_w_gry 7'0000000
    assign \consume_w_gry \stage1
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_3_dst.unbuffered.consume_dec"
module \consume_dec$76
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
  wire width 7 input 0 \i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177"
  wire width 7 output 1 \o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [6]
    connect \B \i [5]
    connect \Y $1
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $3
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [5]
    connect \B \i [4]
    connect \Y $3
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $5
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [4]
    connect \B \i [3]
    connect \Y $5
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $7
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [3]
    connect \B \i [2]
    connect \Y $7
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $9
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [2]
    connect \B \i [1]
    connect \Y $9
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $11
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [1]
    connect \B \i [0]
    connect \Y $11
  end
  process $group_0
    assign \o 7'0000000
    assign \o [6] \i [6]
    assign \o [5] $1
    assign \o [4] $3
    assign \o [3] $5
    assign \o [2] $7
    assign \o [1] $9
    assign \o [0] $11
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_3_dst.unbuffered.produce_dec"
module \produce_dec$77
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
  wire width 7 input 0 \i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177"
  wire width 7 output 1 \o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [6]
    connect \B \i [5]
    connect \Y $1
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $3
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [5]
    connect \B \i [4]
    connect \Y $3
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $5
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [4]
    connect \B \i [3]
    connect \Y $5
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $7
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [3]
    connect \B \i [2]
    connect \Y $7
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $9
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [2]
    connect \B \i [1]
    connect \Y $9
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $11
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [1]
    connect \B \i [0]
    connect \Y $11
  end
  process $group_0
    assign \o 7'0000000
    assign \o [6] \i [6]
    assign \o [5] $1
    assign \o [4] $3
    assign \o [3] $5
    assign \o [2] $7
    assign \o [1] $9
    assign \o [0] $11
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_3_dst.unbuffered.rst_cdc"
module \rst_cdc$78
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 input 0 \sdram_rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267"
  wire width 1 input 1 \read_3_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:415"
  wire width 1 output 2 \r_rst
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:163"
  wire width 1 \async_ff_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:163"
  wire width 1 \async_ff_rst
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164"
  wire width 1 \stage0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164"
  wire width 1 \stage0$next
  process $group_0
    assign \stage0$next \stage0
    assign \stage0$next 1'0
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \async_ff_rst
      case 1'1
        assign \stage0$next 1'1
    end
    sync init
      update \stage0 1'1
    sync posedge \async_ff_clk
      update \stage0 \stage0$next
    sync posedge \async_ff_rst
      update \stage0 \stage0$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164"
  wire width 1 \stage1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:164"
  wire width 1 \stage1$next
  process $group_1
    assign \stage1$next \stage1
    assign \stage1$next \stage0
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \async_ff_rst
      case 1'1
        assign \stage1$next 1'1
    end
    sync init
      update \stage1 1'1
    sync posedge \async_ff_clk
      update \stage1 \stage1$next
    sync posedge \async_ff_rst
      update \stage1 \stage1$next
  end
  process $group_2
    assign \async_ff_rst 1'0
    assign \async_ff_rst \sdram_rst
    sync init
  end
  process $group_3
    assign \async_ff_clk 1'0
    assign \async_ff_clk \read_3_clk
    sync init
  end
  process $group_4
    assign \r_rst 1'0
    assign \r_rst \stage1
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_3_dst.unbuffered.rst_dec"
module \rst_dec$79
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
  wire width 7 input 0 \i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177"
  wire width 7 output 1 \o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [6]
    connect \B \i [5]
    connect \Y $1
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $3
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [5]
    connect \B \i [4]
    connect \Y $3
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $5
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [4]
    connect \B \i [3]
    connect \Y $5
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $7
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [3]
    connect \B \i [2]
    connect \Y $7
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $9
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [2]
    connect \B \i [1]
    connect \Y $9
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  wire width 1 $11
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:183"
  cell $xor $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o [1]
    connect \B \i [0]
    connect \Y $11
  end
  process $group_0
    assign \o 7'0000000
    assign \o [6] \i [6]
    assign \o [5] $1
    assign \o [4] $3
    assign \o [3] $5
    assign \o [2] $7
    assign \o [1] $9
    assign \o [0] $11
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_3_dst.unbuffered"
module \unbuffered$71
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 input 0 \sdram_rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 input 1 \sdram_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78"
  wire width 16 input 2 \w_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 output 3 \w_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 input 4 \w_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86"
  wire width 7 output 5 \r_level
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81"
  wire width 7 output 6 \w_level
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81"
  wire width 7 \w_level$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83"
  wire width 16 output 7 \r_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 output 8 \r_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:311"
  wire width 1 output 9 \r_rst
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:311"
  wire width 1 \r_rst$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 input 10 \r_en
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267"
  wire width 1 input 11 \read_3_rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267"
  wire width 1 input 12 \read_3_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149"
  wire width 7 \produce_enc_i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150"
  wire width 7 \produce_enc_o
  cell \produce_enc$72 \produce_enc
    connect \i \produce_enc_i
    connect \o \produce_enc_o
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:344"
  wire width 7 \produce_cdc_produce_w_gry
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:344"
  wire width 7 \produce_cdc_produce_w_gry$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:345"
  wire width 7 \produce_cdc_produce_r_gry
  cell \produce_cdc$73 \produce_cdc
    connect \read_3_rst \read_3_rst
    connect \read_3_clk \read_3_clk
    connect \produce_w_gry \produce_cdc_produce_w_gry
    connect \produce_r_gry \produce_cdc_produce_r_gry
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:149"
  wire width 7 \consume_enc_i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:150"
  wire width 7 \consume_enc_o
  cell \consume_enc$74 \consume_enc
    connect \i \consume_enc_i
    connect \o \consume_enc_o
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:353"
  wire width 7 \consume_cdc_consume_r_gry
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:353"
  wire width 7 \consume_cdc_consume_r_gry$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:354"
  wire width 7 \consume_cdc_consume_w_gry
  cell \consume_cdc$75 \consume_cdc
    connect \sdram_rst \sdram_rst
    connect \sdram_clk \sdram_clk
    connect \consume_r_gry \consume_cdc_consume_r_gry
    connect \consume_w_gry \consume_cdc_consume_w_gry
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
  wire width 7 \consume_dec_i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177"
  wire width 7 \consume_dec_o
  cell \consume_dec$76 \consume_dec
    connect \i \consume_dec_i
    connect \o \consume_dec_o
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
  wire width 7 \produce_dec_i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177"
  wire width 7 \produce_dec_o
  cell \produce_dec$77 \produce_dec
    connect \i \produce_dec_i
    connect \o \produce_dec_o
  end
  memory width 16 size 64 \storage
  cell $meminit $1
    parameter \MEMID "\\storage"
    parameter \ABITS 7
    parameter \WIDTH 16
    parameter \WORDS 64
    parameter \PRIORITY 0
    connect \ADDR 7'0000000
    connect \DATA 1024'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:387"
  wire width 1 \storage_w_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:387"
  wire width 6 \storage_w_addr
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:387"
  wire width 16 \storage_w_data
  cell $memwr \w_port
    parameter \MEMID "\\storage"
    parameter \ABITS 6
    parameter \WIDTH 16
    parameter \CLK_ENABLE 1
    parameter \CLK_POLARITY 1
    parameter \PRIORITY 0
    connect \CLK \sdram_clk
    connect \EN { { \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en } }
    connect \ADDR \storage_w_addr
    connect \DATA \storage_w_data
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:388"
  wire width 1 \storage_r_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:388"
  wire width 6 \storage_r_addr
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:388"
  wire width 16 \storage_r_data
  cell $memrd \r_port
    parameter \MEMID "\\storage"
    parameter \ABITS 6
    parameter \WIDTH 16
    parameter \CLK_ENABLE 1
    parameter \CLK_POLARITY 1
    parameter \TRANSPARENT 0
    connect \CLK \read_3_clk
    connect \EN \storage_r_en
    connect \ADDR \storage_r_addr
    connect \DATA \storage_r_data
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:415"
  wire width 1 \rst_cdc_r_rst
  cell \rst_cdc$78 \rst_cdc
    connect \sdram_rst \sdram_rst
    connect \read_3_clk \read_3_clk
    connect \r_rst \rst_cdc_r_rst
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:176"
  wire width 7 \rst_dec_i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/coding.py:177"
  wire width 7 \rst_dec_o
  cell \rst_dec$79 \rst_dec
    connect \i \rst_dec_i
    connect \o \rst_dec_o
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:334"
  wire width 7 \produce_w_nxt
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:335"
  wire width 8 $2
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:333"
  wire width 7 \produce_w_bin
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:333"
  wire width 7 \produce_w_bin$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329"
  wire width 1 $3
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329"
  cell $and $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B \w_en
    connect \Y $3
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:335"
  wire width 8 $5
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:335"
  cell $add $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 8
    connect \A \produce_w_bin
    connect \B $3
    connect \Y $5
  end
  connect $2 $5
  process $group_0
    assign \produce_w_nxt 7'0000000
    assign \produce_w_nxt $2 [6:0]
    sync init
  end
  process $group_1
    assign \produce_w_bin$next \produce_w_bin
    assign \produce_w_bin$next \produce_w_nxt
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \produce_w_bin$next 7'0000000
    end
    sync init
      update \produce_w_bin 7'0000000
    sync posedge \sdram_clk
      update \produce_w_bin \produce_w_bin$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:340"
  wire width 7 \consume_r_nxt
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:341"
  wire width 8 $7
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:339"
  wire width 7 \consume_r_bin
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:339"
  wire width 7 \consume_r_bin$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:330"
  wire width 1 $8
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:330"
  cell $and $9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \B \r_en
    connect \Y $8
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:341"
  wire width 8 $10
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:341"
  cell $add $11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 8
    connect \A \consume_r_bin
    connect \B $8
    connect \Y $10
  end
  connect $7 $10
  process $group_2
    assign \consume_r_nxt 7'0000000
    assign \consume_r_nxt $7 [6:0]
    sync init
  end
  process $group_3
    assign \consume_r_bin$next \consume_r_bin
    assign \consume_r_bin$next \consume_r_nxt
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
    switch { \rst_cdc_r_rst }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
      case 1'1
        assign \consume_r_bin$next \rst_dec_o
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:431"
      case
    end
    sync init
      update \consume_r_bin 7'0000000
    sync posedge \read_3_clk
      update \consume_r_bin \consume_r_bin$next
  end
  process $group_4
    assign \produce_enc_i 7'0000000
    assign \produce_enc_i \produce_w_nxt
    sync init
  end
  process $group_5
    assign \produce_cdc_produce_w_gry$next \produce_cdc_produce_w_gry
    assign \produce_cdc_produce_w_gry$next \produce_enc_o
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \produce_cdc_produce_w_gry$next 7'0000000
    end
    sync init
      update \produce_cdc_produce_w_gry 7'0000000
    sync posedge \sdram_clk
      update \produce_cdc_produce_w_gry \produce_cdc_produce_w_gry$next
  end
  process $group_6
    assign \consume_enc_i 7'0000000
    assign \consume_enc_i \consume_r_nxt
    sync init
  end
  process $group_7
    assign \consume_cdc_consume_r_gry$next \consume_cdc_consume_r_gry
    assign \consume_cdc_consume_r_gry$next \consume_enc_o
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
    switch { \rst_cdc_r_rst }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
      case 1'1
        assign \consume_cdc_consume_r_gry$next \produce_cdc_produce_r_gry
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:431"
      case
    end
    sync init
      update \consume_cdc_consume_r_gry 7'0000000
    sync posedge \read_3_clk
      update \consume_cdc_consume_r_gry \consume_cdc_consume_r_gry$next
  end
  process $group_8
    assign \consume_dec_i 7'0000000
    assign \consume_dec_i \consume_cdc_consume_w_gry
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:362"
  wire width 7 \consume_w_bin
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:362"
  wire width 7 \consume_w_bin$next
  process $group_9
    assign \consume_w_bin$next \consume_w_bin
    assign \consume_w_bin$next \consume_dec_o
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \consume_w_bin$next 7'0000000
    end
    sync init
      update \consume_w_bin 7'0000000
    sync posedge \sdram_clk
      update \consume_w_bin \consume_w_bin$next
  end
  process $group_10
    assign \produce_dec_i 7'0000000
    assign \produce_dec_i \produce_cdc_produce_r_gry
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:368"
  wire width 7 \produce_r_bin
  process $group_11
    assign \produce_r_bin 7'0000000
    assign \produce_r_bin \produce_dec_o
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:374"
  wire width 1 \w_full
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377"
  wire width 1 $12
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377"
  cell $ne $13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \produce_cdc_produce_w_gry [6]
    connect \B \consume_cdc_consume_w_gry [6]
    connect \Y $12
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:378"
  wire width 1 $14
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:378"
  cell $ne $15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \produce_cdc_produce_w_gry [5]
    connect \B \consume_cdc_consume_w_gry [5]
    connect \Y $14
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377"
  wire width 1 $16
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377"
  cell $and $17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $12
    connect \B $14
    connect \Y $16
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:379"
  wire width 1 $18
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:379"
  cell $eq $19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \produce_cdc_produce_w_gry [4:0]
    connect \B \consume_cdc_consume_w_gry [4:0]
    connect \Y $18
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377"
  wire width 1 $20
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:377"
  cell $and $21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $16
    connect \B $18
    connect \Y $20
  end
  process $group_12
    assign \w_full 1'0
    assign \w_full $20
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:375"
  wire width 1 \r_empty
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:380"
  wire width 1 $22
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:380"
  cell $eq $23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \consume_cdc_consume_r_gry
    connect \B \produce_cdc_produce_r_gry
    connect \Y $22
  end
  process $group_13
    assign \r_empty 1'0
    assign \r_empty $22
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
    switch { \rst_cdc_r_rst }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
      case 1'1
        assign \r_empty 1'1
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:431"
      case
    end
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:383"
  wire width 8 $24
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:383"
  wire width 8 $25
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:383"
  cell $sub $26
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 8
    connect \A \produce_w_bin
    connect \B \consume_w_bin
    connect \Y $25
  end
  connect $24 $25
  process $group_14
    assign \w_level$next \w_level
    assign \w_level$next $24 [6:0]
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \w_level$next 7'0000000
    end
    sync init
      update \w_level 7'0000000
    sync posedge \sdram_clk
      update \w_level \w_level$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:384"
  wire width 8 $27
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:384"
  wire width 8 $28
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:384"
  cell $sub $29
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 8
    connect \A \produce_r_bin
    connect \B \consume_r_bin
    connect \Y $28
  end
  connect $27 $28
  process $group_15
    assign \r_level 7'0000000
    assign \r_level $27 [6:0]
    sync init
  end
  process $group_16
    assign \storage_w_addr 6'000000
    assign \storage_w_addr \produce_w_bin [5:0]
    sync init
  end
  process $group_17
    assign \storage_w_data 16'0000000000000000
    assign \storage_w_data \w_data
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329"
  wire width 1 $30
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:329"
  cell $and $31
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B \w_en
    connect \Y $30
  end
  process $group_18
    assign \storage_w_en 1'0
    assign \storage_w_en $30
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:394"
  wire width 1 $32
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:394"
  cell $not $33
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_full
    connect \Y $32
  end
  process $group_19
    assign \w_rdy 1'0
    assign \w_rdy $32
    sync init
  end
  process $group_20
    assign \storage_r_addr 6'000000
    assign \storage_r_addr \consume_r_nxt [5:0]
    sync init
  end
  process $group_21
    assign \r_data 16'0000000000000000
    assign \r_data \storage_r_data
    sync init
  end
  process $group_22
    assign \storage_r_en 1'1
    assign \storage_r_en 1'1
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:400"
  wire width 1 $34
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:400"
  cell $not $35
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_empty
    connect \Y $34
  end
  process $group_23
    assign \r_rdy 1'0
    assign \r_rdy $34
    sync init
  end
  process $group_24
    assign \rst_dec_i 7'0000000
    assign \rst_dec_i \produce_cdc_produce_r_gry
    sync init
  end
  process $group_25
    assign \r_rst$next \r_rst
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
    switch { \rst_cdc_r_rst }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:426"
      case 1'1
        assign \r_rst$next 1'1
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:431"
      case
        assign \r_rst$next 1'0
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \read_3_rst
      case 1'1
        assign \r_rst$next 1'0
    end
    sync init
      update \r_rst 1'0
    sync posedge \read_3_clk
      update \r_rst \r_rst$next
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_3_dst.consume_buffered_cdc"
module \consume_buffered_cdc$80
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 input 0 \sdram_rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 input 1 \sdram_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:510"
  wire width 1 input 2 \r_consume_buffered
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:514"
  wire width 1 output 3 \w_consume_buffered
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage0$next
  process $group_0
    assign \stage0$next \stage0
    assign \stage0$next \r_consume_buffered
    sync init
      update \stage0 1'0
    sync posedge \sdram_clk
      update \stage0 \stage0$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage1$next
  process $group_1
    assign \stage1$next \stage1
    assign \stage1$next \stage0
    sync init
      update \stage1 1'0
    sync posedge \sdram_clk
      update \stage1 \stage1$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage2
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage2$next
  process $group_2
    assign \stage2$next \stage2
    assign \stage2$next \stage1
    sync init
      update \stage2 1'0
    sync posedge \sdram_clk
      update \stage2 \stage2$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage3
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage3$next
  process $group_3
    assign \stage3$next \stage3
    assign \stage3$next \stage2
    sync init
      update \stage3 1'0
    sync posedge \sdram_clk
      update \stage3 \stage3$next
  end
  process $group_4
    assign \w_consume_buffered 1'0
    assign \w_consume_buffered \stage3
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller.fifo_3_dst"
module \fifo_3_dst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 input 0 \sdram_rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 input 1 \sdram_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83"
  wire width 16 output 2 \r_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83"
  wire width 16 \r_data$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 output 3 \r_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 \r_rdy$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 input 4 \r_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86"
  wire width 7 output 5 \r_level
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86"
  wire width 7 \r_level$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 output 6 \w_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78"
  wire width 16 input 7 \w_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 input 8 \w_en
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267"
  wire width 1 \read_3_clk
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:267"
  wire width 1 \read_3_rst
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78"
  wire width 16 \unbuffered_w_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 \unbuffered_w_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 \unbuffered_w_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86"
  wire width 7 \unbuffered_r_level
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81"
  wire width 7 \unbuffered_w_level
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83"
  wire width 16 \unbuffered_r_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 \unbuffered_r_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:311"
  wire width 1 \unbuffered_r_rst
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 \unbuffered_r_en
  cell \unbuffered$71 \unbuffered
    connect \sdram_rst \sdram_rst
    connect \sdram_clk \sdram_clk
    connect \w_data \unbuffered_w_data
    connect \w_rdy \unbuffered_w_rdy
    connect \w_en \unbuffered_w_en
    connect \r_level \unbuffered_r_level
    connect \w_level \unbuffered_w_level
    connect \r_data \unbuffered_r_data
    connect \r_rdy \unbuffered_r_rdy
    connect \r_rst \unbuffered_r_rst
    connect \r_en \unbuffered_r_en
    connect \read_3_rst \read_3_rst
    connect \read_3_clk \read_3_clk
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:510"
  wire width 1 \consume_buffered_cdc_r_consume_buffered
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:514"
  wire width 1 \consume_buffered_cdc_w_consume_buffered
  cell \consume_buffered_cdc$80 \consume_buffered_cdc
    connect \sdram_rst \sdram_rst
    connect \sdram_clk \sdram_clk
    connect \r_consume_buffered \consume_buffered_cdc_r_consume_buffered
    connect \w_consume_buffered \consume_buffered_cdc_w_consume_buffered
  end
  process $group_0
    assign \unbuffered_w_data 16'0000000000000000
    assign \unbuffered_w_data \w_data
    sync init
  end
  process $group_1
    assign \w_rdy 1'0
    assign \w_rdy \unbuffered_w_rdy
    sync init
  end
  process $group_2
    assign \unbuffered_w_en 1'0
    assign \unbuffered_w_en \w_en
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511"
  wire width 2 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511"
  wire width 2 $2
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511"
  cell $sub $3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \r_rdy
    connect \B \r_en
    connect \Y $2
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511"
  wire width 2 $4
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:511"
  cell $and $5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A $2
    connect \B \r_rdy
    connect \Y $4
  end
  connect $1 $4
  process $group_3
    assign \consume_buffered_cdc_r_consume_buffered 1'0
    assign \consume_buffered_cdc_r_consume_buffered $1 [0]
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:512"
  wire width 8 $6
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:512"
  wire width 8 $7
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:512"
  cell $add $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 8
    connect \A \unbuffered_r_level
    connect \B \consume_buffered_cdc_r_consume_buffered
    connect \Y $7
  end
  connect $6 $7
  process $group_4
    assign \r_level$next \r_level
    assign \r_level$next $6 [6:0]
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \read_3_rst
      case 1'1
        assign \r_level$next 7'0000000
    end
    sync init
      update \r_level 7'0000000
    sync posedge \read_3_clk
      update \r_level \r_level$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81"
  wire width 7 \w_level
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:516"
  wire width 8 $9
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:516"
  wire width 8 $10
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:516"
  cell $add $11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 8
    connect \A \unbuffered_w_level
    connect \B \consume_buffered_cdc_w_consume_buffered
    connect \Y $10
  end
  connect $9 $10
  process $group_5
    assign \w_level 7'0000000
    assign \w_level $9 [6:0]
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  wire width 1 $12
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  cell $not $13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \Y $12
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  wire width 1 $14
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  cell $or $15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_en
    connect \B $12
    connect \Y $14
  end
  process $group_6
    assign \r_data$next \r_data
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
    switch { $14 }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
      case 1'1
        assign \r_data$next \unbuffered_r_data
    end
    sync init
      update \r_data 16'0000000000000000
    sync posedge \read_3_clk
      update \r_data \r_data$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  wire width 1 $16
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  cell $not $17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \Y $16
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  wire width 1 $18
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  cell $or $19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_en
    connect \B $16
    connect \Y $18
  end
  process $group_7
    assign \r_rdy$next \r_rdy
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
    switch { $18 }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
      case 1'1
        assign \r_rdy$next \unbuffered_r_rdy
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \read_3_rst
      case 1'1
        assign \r_rdy$next 1'0
    end
    sync init
      update \r_rdy 1'0
    sync posedge \read_3_clk
      update \r_rdy \r_rdy$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:488"
  wire width 1 \r_rst
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:488"
  wire width 1 \r_rst$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  wire width 1 $20
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  cell $not $21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \Y $20
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  wire width 1 $22
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  cell $or $23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_en
    connect \B $20
    connect \Y $22
  end
  process $group_8
    assign \r_rst$next \r_rst
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
    switch { $22 }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
      case 1'1
        assign \r_rst$next \unbuffered_r_rst
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \read_3_rst
      case 1'1
        assign \r_rst$next 1'0
    end
    sync init
      update \r_rst 1'0
    sync posedge \read_3_clk
      update \r_rst \r_rst$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  wire width 1 $24
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  cell $not $25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \Y $24
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  wire width 1 $26
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
  cell $or $27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_en
    connect \B $24
    connect \Y $26
  end
  process $group_9
    assign \unbuffered_r_en 1'0
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
    switch { $26 }
      attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:518"
      case 1'1
        assign \unbuffered_r_en 1'1
    end
    sync init
  end
  connect \read_3_clk 1'0
  connect \read_3_rst 1'0
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.fifo_controller"
module \fifo_controller
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 input 0 \sdram_rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 input 1 \sdram_clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78"
  wire width 16 input 2 \w_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 output 3 \w_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 input 4 \w_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81"
  wire width 7 output 5 \w_level
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83"
  wire width 16 output 6 \r_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 output 7 \r_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 input 8 \r_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86"
  wire width 7 output 9 \r_level
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:65"
  wire width 1 output 10 $signal
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78"
  wire width 16 input 11 \w_data$1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 output 12 \w_rdy$2
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 input 13 \w_en$3
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81"
  wire width 7 output 14 \w_level$4
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83"
  wire width 16 output 15 \r_data$5
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 output 16 \r_rdy$6
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 input 17 \r_en$7
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86"
  wire width 7 output 18 \r_level$8
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:65"
  wire width 1 output 19 $signal$9
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78"
  wire width 16 input 20 \w_data$10
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 output 21 \w_rdy$11
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 input 22 \w_en$12
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81"
  wire width 7 output 23 \w_level$13
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83"
  wire width 16 output 24 \r_data$14
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 output 25 \r_rdy$15
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 input 26 \r_en$16
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86"
  wire width 7 output 27 \r_level$17
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:65"
  wire width 1 output 28 $signal$18
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78"
  wire width 16 input 29 \w_data$19
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 output 30 \w_rdy$20
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 input 31 \w_en$21
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81"
  wire width 7 output 32 \w_level$22
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83"
  wire width 16 output 33 \r_data$23
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 output 34 \r_rdy$24
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 input 35 \r_en$25
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86"
  wire width 7 output 36 \r_level$26
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:65"
  wire width 1 output 37 $signal$27
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:34"
  wire width 1 input 38 \initialised
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:38"
  wire width 1 input 39 \refresh_in_progress
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:37"
  wire width 1 output 40 \trigger_refresh
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:36"
  wire width 1 input 41 \request_to_refresh_soon
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:59"
  wire width 1 input 42 \readback_sdram_pipeline_active
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:60"
  wire width 22 input 43 \readback_sdram_addr
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:61"
  wire width 16 input 44 \readback_sdram_data
  attribute \enum_base_type "rw_cmds"
  attribute \enum_value_00 "RW_IDLE"
  attribute \enum_value_01 "RW_READ_16W"
  attribute \enum_value_10 "RW_WRITE_16W"
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:140"
  wire width 2 output 45 \task_request
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:144"
  wire width 1 input 46 \in_progress
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:40"
  wire width 3 output 47 \burst_index
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:40"
  wire width 3 \burst_index$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:56"
  wire width 22 output 48 \sdram_addr
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:57"
  wire width 16 output 49 \sdram_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 \fifo_0_src_r_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 \fifo_0_src_r_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83"
  wire width 16 \fifo_0_src_r_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86"
  wire width 7 \fifo_0_src_r_level
  cell \fifo_0_src \fifo_0_src
    connect \sdram_rst \sdram_rst
    connect \sdram_clk \sdram_clk
    connect \w_data \w_data
    connect \w_rdy \w_rdy
    connect \w_en \w_en
    connect \w_level \w_level
    connect \r_rdy \fifo_0_src_r_rdy
    connect \r_en \fifo_0_src_r_en
    connect \r_data \fifo_0_src_r_data
    connect \r_level \fifo_0_src_r_level
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 \fifo_0_dst_w_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78"
  wire width 16 \fifo_0_dst_w_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 \fifo_0_dst_w_en
  cell \fifo_0_dst \fifo_0_dst
    connect \sdram_rst \sdram_rst
    connect \sdram_clk \sdram_clk
    connect \r_data \r_data
    connect \r_rdy \r_rdy
    connect \r_en \r_en
    connect \r_level \r_level
    connect \w_rdy \fifo_0_dst_w_rdy
    connect \w_data \fifo_0_dst_w_data
    connect \w_en \fifo_0_dst_w_en
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 \fifo_1_src_r_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 \fifo_1_src_r_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83"
  wire width 16 \fifo_1_src_r_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86"
  wire width 7 \fifo_1_src_r_level
  cell \fifo_1_src \fifo_1_src
    connect \sdram_rst \sdram_rst
    connect \sdram_clk \sdram_clk
    connect \w_data \w_data$1
    connect \w_rdy \w_rdy$2
    connect \w_en \w_en$3
    connect \w_level \w_level$4
    connect \r_rdy \fifo_1_src_r_rdy
    connect \r_en \fifo_1_src_r_en
    connect \r_data \fifo_1_src_r_data
    connect \r_level \fifo_1_src_r_level
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 \fifo_1_dst_w_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78"
  wire width 16 \fifo_1_dst_w_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 \fifo_1_dst_w_en
  cell \fifo_1_dst \fifo_1_dst
    connect \sdram_rst \sdram_rst
    connect \sdram_clk \sdram_clk
    connect \r_data \r_data$5
    connect \r_rdy \r_rdy$6
    connect \r_en \r_en$7
    connect \r_level \r_level$8
    connect \w_rdy \fifo_1_dst_w_rdy
    connect \w_data \fifo_1_dst_w_data
    connect \w_en \fifo_1_dst_w_en
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 \fifo_2_src_r_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 \fifo_2_src_r_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83"
  wire width 16 \fifo_2_src_r_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86"
  wire width 7 \fifo_2_src_r_level
  cell \fifo_2_src \fifo_2_src
    connect \sdram_rst \sdram_rst
    connect \sdram_clk \sdram_clk
    connect \w_data \w_data$10
    connect \w_rdy \w_rdy$11
    connect \w_en \w_en$12
    connect \w_level \w_level$13
    connect \r_rdy \fifo_2_src_r_rdy
    connect \r_en \fifo_2_src_r_en
    connect \r_data \fifo_2_src_r_data
    connect \r_level \fifo_2_src_r_level
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 \fifo_2_dst_w_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78"
  wire width 16 \fifo_2_dst_w_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 \fifo_2_dst_w_en
  cell \fifo_2_dst \fifo_2_dst
    connect \sdram_rst \sdram_rst
    connect \sdram_clk \sdram_clk
    connect \r_data \r_data$14
    connect \r_rdy \r_rdy$15
    connect \r_en \r_en$16
    connect \r_level \r_level$17
    connect \w_rdy \fifo_2_dst_w_rdy
    connect \w_data \fifo_2_dst_w_data
    connect \w_en \fifo_2_dst_w_en
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 \fifo_3_src_r_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 \fifo_3_src_r_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83"
  wire width 16 \fifo_3_src_r_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86"
  wire width 7 \fifo_3_src_r_level
  cell \fifo_3_src \fifo_3_src
    connect \sdram_rst \sdram_rst
    connect \sdram_clk \sdram_clk
    connect \w_data \w_data$19
    connect \w_rdy \w_rdy$20
    connect \w_en \w_en$21
    connect \w_level \w_level$22
    connect \r_rdy \fifo_3_src_r_rdy
    connect \r_en \fifo_3_src_r_en
    connect \r_data \fifo_3_src_r_data
    connect \r_level \fifo_3_src_r_level
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 \fifo_3_dst_w_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78"
  wire width 16 \fifo_3_dst_w_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 \fifo_3_dst_w_en
  cell \fifo_3_dst \fifo_3_dst
    connect \sdram_rst \sdram_rst
    connect \sdram_clk \sdram_clk
    connect \r_data \r_data$23
    connect \r_rdy \r_rdy$24
    connect \r_en \r_en$25
    connect \r_level \r_level$26
    connect \w_rdy \fifo_3_dst_w_rdy
    connect \w_data \fifo_3_dst_w_data
    connect \w_en \fifo_3_dst_w_en
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:195"
  wire width 1 \fifo_0_router_fsm_state
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:195"
  wire width 1 \fifo_0_router_fsm_state$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:187"
  wire width 20 \words_stored_in_ram
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
  wire width 1 $28
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
  cell $ne $29
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \words_stored_in_ram
    connect \B 1'0
    connect \Y $28
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:221"
  wire width 1 $30
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:221"
  cell $eq $31
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \words_stored_in_ram
    connect \B 1'0
    connect \Y $30
  end
  process $group_0
    assign \fifo_0_router_fsm_state$next \fifo_0_router_fsm_state
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:195"
    switch \fifo_0_router_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:196"
      attribute \amaranth.decoding "BYPASS_SDRAM/0"
      case 1'0
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
        switch { \fifo_0_src_r_rdy $28 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
          case 2'-1
            assign \fifo_0_router_fsm_state$next 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:200"
          case 2'1-
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:220"
      attribute \amaranth.decoding "USE_SDRAM/1"
      case 1'1
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:221"
        switch { \fifo_0_dst_w_rdy $30 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:221"
          case 2'-1
            assign \fifo_0_router_fsm_state$next 1'0
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:224"
          case 2'1-
        end
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \fifo_0_router_fsm_state$next 1'0
    end
    sync init
      update \fifo_0_router_fsm_state 1'0
    sync posedge \sdram_clk
      update \fifo_0_router_fsm_state \fifo_0_router_fsm_state$next
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
  wire width 1 $32
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
  cell $ne $33
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \words_stored_in_ram
    connect \B 1'0
    connect \Y $32
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:195"
  wire width 1 \fifo_1_router_fsm_state
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:195"
  wire width 1 \fifo_1_router_fsm_state$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:187"
  wire width 20 \words_stored_in_ram$34
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
  wire width 1 $35
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
  cell $ne $36
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \words_stored_in_ram$34
    connect \B 1'0
    connect \Y $35
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:195"
  wire width 1 \fifo_2_router_fsm_state
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:195"
  wire width 1 \fifo_2_router_fsm_state$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:187"
  wire width 20 \words_stored_in_ram$37
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
  wire width 1 $38
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
  cell $ne $39
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \words_stored_in_ram$37
    connect \B 1'0
    connect \Y $38
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:195"
  wire width 1 \fifo_3_router_fsm_state
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:195"
  wire width 1 \fifo_3_router_fsm_state$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:187"
  wire width 20 \words_stored_in_ram$40
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
  wire width 1 $41
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
  cell $ne $42
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \words_stored_in_ram$40
    connect \B 1'0
    connect \Y $41
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:343"
  wire width 3 \fifo_controller_fsm_state
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:343"
  wire width 3 \fifo_controller_fsm_state$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:36"
  wire width 2 \fifo_index
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:36"
  wire width 2 \fifo_index$next
  process $group_1
    assign \fifo_0_src_r_en 1'0
    assign \fifo_1_src_r_en 1'0
    assign \fifo_2_src_r_en 1'0
    assign \fifo_3_src_r_en 1'0
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:195"
    switch \fifo_0_router_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:196"
      attribute \amaranth.decoding "BYPASS_SDRAM/0"
      case 1'0
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
        switch { \fifo_0_src_r_rdy $32 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
          case 2'-1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:200"
          case 2'1-
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:201"
            switch { \fifo_0_dst_w_rdy }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:201"
              case 1'1
                assign \fifo_0_src_r_en \fifo_0_dst_w_rdy
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:208"
              case
                assign \fifo_0_src_r_en 1'0
            end
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:220"
      attribute \amaranth.decoding "USE_SDRAM/1"
      case 1'1
    end
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:195"
    switch \fifo_1_router_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:196"
      attribute \amaranth.decoding "BYPASS_SDRAM/0"
      case 1'0
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
        switch { \fifo_1_src_r_rdy $35 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
          case 2'-1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:200"
          case 2'1-
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:201"
            switch { \fifo_1_dst_w_rdy }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:201"
              case 1'1
                assign \fifo_1_src_r_en \fifo_1_dst_w_rdy
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:208"
              case
                assign \fifo_1_src_r_en 1'0
            end
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:220"
      attribute \amaranth.decoding "USE_SDRAM/1"
      case 1'1
    end
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:195"
    switch \fifo_2_router_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:196"
      attribute \amaranth.decoding "BYPASS_SDRAM/0"
      case 1'0
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
        switch { \fifo_2_src_r_rdy $38 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
          case 2'-1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:200"
          case 2'1-
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:201"
            switch { \fifo_2_dst_w_rdy }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:201"
              case 1'1
                assign \fifo_2_src_r_en \fifo_2_dst_w_rdy
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:208"
              case
                assign \fifo_2_src_r_en 1'0
            end
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:220"
      attribute \amaranth.decoding "USE_SDRAM/1"
      case 1'1
    end
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:195"
    switch \fifo_3_router_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:196"
      attribute \amaranth.decoding "BYPASS_SDRAM/0"
      case 1'0
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
        switch { \fifo_3_src_r_rdy $41 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
          case 2'-1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:200"
          case 2'1-
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:201"
            switch { \fifo_3_dst_w_rdy }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:201"
              case 1'1
                assign \fifo_3_src_r_en \fifo_3_dst_w_rdy
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:208"
              case
                assign \fifo_3_src_r_en 1'0
            end
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:220"
      attribute \amaranth.decoding "USE_SDRAM/1"
      case 1'1
    end
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:343"
    switch \fifo_controller_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:344"
      attribute \amaranth.decoding "WAITING_FOR_INITIALISE/0"
      case 3'000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:356"
      attribute \amaranth.decoding "REFRESH_OR_IDLE/1"
      case 3'001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:388"
      attribute \amaranth.decoding "WRITE_SRCFIFOS_TO_SDRAM/2"
      case 3'010
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:393"
        switch \fifo_index
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397"
          case 2'00
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:409"
            switch \fifo_index
              case 2'00
                assign \fifo_0_src_r_en 1'1
              case 2'01
                assign \fifo_1_src_r_en 1'1
              case 2'10
                assign \fifo_2_src_r_en 1'1
              case 2'--
                assign \fifo_3_src_r_en 1'1
            end
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397"
          case 2'01
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:409"
            switch \fifo_index
              case 2'00
                assign \fifo_0_src_r_en 1'1
              case 2'01
                assign \fifo_1_src_r_en 1'1
              case 2'10
                assign \fifo_2_src_r_en 1'1
              case 2'--
                assign \fifo_3_src_r_en 1'1
            end
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397"
          case 2'10
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:409"
            switch \fifo_index
              case 2'00
                assign \fifo_0_src_r_en 1'1
              case 2'01
                assign \fifo_1_src_r_en 1'1
              case 2'10
                assign \fifo_2_src_r_en 1'1
              case 2'--
                assign \fifo_3_src_r_en 1'1
            end
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397"
          case 2'11
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:409"
            switch \fifo_index
              case 2'00
                assign \fifo_0_src_r_en 1'1
              case 2'01
                assign \fifo_1_src_r_en 1'1
              case 2'10
                assign \fifo_2_src_r_en 1'1
              case 2'--
                assign \fifo_3_src_r_en 1'1
            end
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:450"
      attribute \amaranth.decoding "READ_SDRAM_TO_DSTFIFOS/3"
      case 3'011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:512"
      attribute \amaranth.decoding "ERROR/4"
      case 3'100
    end
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
  wire width 1 $43
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
  cell $ne $44
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \words_stored_in_ram
    connect \B 1'0
    connect \Y $43
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
  wire width 1 $45
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
  cell $ne $46
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \words_stored_in_ram$34
    connect \B 1'0
    connect \Y $45
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
  wire width 1 $47
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
  cell $ne $48
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \words_stored_in_ram$37
    connect \B 1'0
    connect \Y $47
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
  wire width 1 $49
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
  cell $ne $50
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \words_stored_in_ram$40
    connect \B 1'0
    connect \Y $49
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:229"
  wire width 2 \readback_fifo_id
  process $group_2
    assign \fifo_0_dst_w_data 16'0000000000000000
    assign \fifo_1_dst_w_data 16'0000000000000000
    assign \fifo_2_dst_w_data 16'0000000000000000
    assign \fifo_3_dst_w_data 16'0000000000000000
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:195"
    switch \fifo_0_router_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:196"
      attribute \amaranth.decoding "BYPASS_SDRAM/0"
      case 1'0
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
        switch { \fifo_0_src_r_rdy $43 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
          case 2'-1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:200"
          case 2'1-
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:201"
            switch { \fifo_0_dst_w_rdy }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:201"
              case 1'1
                assign \fifo_0_dst_w_data \fifo_0_src_r_data
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:208"
              case
                assign \fifo_0_dst_w_data 16'0000000000000000
            end
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:220"
      attribute \amaranth.decoding "USE_SDRAM/1"
      case 1'1
    end
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:195"
    switch \fifo_1_router_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:196"
      attribute \amaranth.decoding "BYPASS_SDRAM/0"
      case 1'0
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
        switch { \fifo_1_src_r_rdy $45 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
          case 2'-1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:200"
          case 2'1-
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:201"
            switch { \fifo_1_dst_w_rdy }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:201"
              case 1'1
                assign \fifo_1_dst_w_data \fifo_1_src_r_data
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:208"
              case
                assign \fifo_1_dst_w_data 16'0000000000000000
            end
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:220"
      attribute \amaranth.decoding "USE_SDRAM/1"
      case 1'1
    end
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:195"
    switch \fifo_2_router_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:196"
      attribute \amaranth.decoding "BYPASS_SDRAM/0"
      case 1'0
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
        switch { \fifo_2_src_r_rdy $47 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
          case 2'-1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:200"
          case 2'1-
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:201"
            switch { \fifo_2_dst_w_rdy }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:201"
              case 1'1
                assign \fifo_2_dst_w_data \fifo_2_src_r_data
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:208"
              case
                assign \fifo_2_dst_w_data 16'0000000000000000
            end
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:220"
      attribute \amaranth.decoding "USE_SDRAM/1"
      case 1'1
    end
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:195"
    switch \fifo_3_router_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:196"
      attribute \amaranth.decoding "BYPASS_SDRAM/0"
      case 1'0
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
        switch { \fifo_3_src_r_rdy $49 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
          case 2'-1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:200"
          case 2'1-
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:201"
            switch { \fifo_3_dst_w_rdy }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:201"
              case 1'1
                assign \fifo_3_dst_w_data \fifo_3_src_r_data
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:208"
              case
                assign \fifo_3_dst_w_data 16'0000000000000000
            end
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:220"
      attribute \amaranth.decoding "USE_SDRAM/1"
      case 1'1
    end
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:235"
    switch { \readback_sdram_pipeline_active }
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:235"
      case 1'1
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:255"
        switch \readback_fifo_id
          case 2'00
            assign \fifo_0_dst_w_data \readback_sdram_data
          case 2'01
            assign \fifo_1_dst_w_data \readback_sdram_data
          case 2'10
            assign \fifo_2_dst_w_data \readback_sdram_data
          case 2'--
            assign \fifo_3_dst_w_data \readback_sdram_data
        end
    end
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
  wire width 1 $51
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
  cell $ne $52
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \words_stored_in_ram
    connect \B 1'0
    connect \Y $51
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
  wire width 1 $53
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
  cell $ne $54
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \words_stored_in_ram$34
    connect \B 1'0
    connect \Y $53
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
  wire width 1 $55
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
  cell $ne $56
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \words_stored_in_ram$37
    connect \B 1'0
    connect \Y $55
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
  wire width 1 $57
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
  cell $ne $58
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \words_stored_in_ram$40
    connect \B 1'0
    connect \Y $57
  end
  process $group_3
    assign \fifo_0_dst_w_en 1'0
    assign \fifo_1_dst_w_en 1'0
    assign \fifo_2_dst_w_en 1'0
    assign \fifo_3_dst_w_en 1'0
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:195"
    switch \fifo_0_router_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:196"
      attribute \amaranth.decoding "BYPASS_SDRAM/0"
      case 1'0
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
        switch { \fifo_0_src_r_rdy $51 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
          case 2'-1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:200"
          case 2'1-
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:201"
            switch { \fifo_0_dst_w_rdy }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:201"
              case 1'1
                assign \fifo_0_dst_w_en \fifo_0_src_r_rdy
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:208"
              case
                assign \fifo_0_dst_w_en 1'0
            end
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:220"
      attribute \amaranth.decoding "USE_SDRAM/1"
      case 1'1
    end
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:195"
    switch \fifo_1_router_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:196"
      attribute \amaranth.decoding "BYPASS_SDRAM/0"
      case 1'0
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
        switch { \fifo_1_src_r_rdy $53 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
          case 2'-1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:200"
          case 2'1-
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:201"
            switch { \fifo_1_dst_w_rdy }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:201"
              case 1'1
                assign \fifo_1_dst_w_en \fifo_1_src_r_rdy
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:208"
              case
                assign \fifo_1_dst_w_en 1'0
            end
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:220"
      attribute \amaranth.decoding "USE_SDRAM/1"
      case 1'1
    end
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:195"
    switch \fifo_2_router_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:196"
      attribute \amaranth.decoding "BYPASS_SDRAM/0"
      case 1'0
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
        switch { \fifo_2_src_r_rdy $55 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
          case 2'-1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:200"
          case 2'1-
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:201"
            switch { \fifo_2_dst_w_rdy }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:201"
              case 1'1
                assign \fifo_2_dst_w_en \fifo_2_src_r_rdy
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:208"
              case
                assign \fifo_2_dst_w_en 1'0
            end
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:220"
      attribute \amaranth.decoding "USE_SDRAM/1"
      case 1'1
    end
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:195"
    switch \fifo_3_router_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:196"
      attribute \amaranth.decoding "BYPASS_SDRAM/0"
      case 1'0
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
        switch { \fifo_3_src_r_rdy $57 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
          case 2'-1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:200"
          case 2'1-
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:201"
            switch { \fifo_3_dst_w_rdy }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:201"
              case 1'1
                assign \fifo_3_dst_w_en \fifo_3_src_r_rdy
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:208"
              case
                assign \fifo_3_dst_w_en 1'0
            end
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:220"
      attribute \amaranth.decoding "USE_SDRAM/1"
      case 1'1
    end
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:235"
    switch { \readback_sdram_pipeline_active }
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:235"
      case 1'1
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:254"
        switch \readback_fifo_id
          case 2'00
            assign \fifo_0_dst_w_en 1'1
          case 2'01
            assign \fifo_1_dst_w_en 1'1
          case 2'10
            assign \fifo_2_dst_w_en 1'1
          case 2'--
            assign \fifo_3_dst_w_en 1'1
        end
    end
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:187"
  wire width 1 \request_to_store_data_in_ram
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
  wire width 1 $59
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
  cell $ne $60
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \words_stored_in_ram
    connect \B 1'0
    connect \Y $59
  end
  process $group_4
    assign \request_to_store_data_in_ram 1'0
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:195"
    switch \fifo_0_router_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:196"
      attribute \amaranth.decoding "BYPASS_SDRAM/0"
      case 1'0
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
        switch { \fifo_0_src_r_rdy $59 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
          case 2'-1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:200"
          case 2'1-
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:201"
            switch { \fifo_0_dst_w_rdy }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:201"
              case 1'1
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:208"
              case
                assign \request_to_store_data_in_ram 1'1
            end
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:220"
      attribute \amaranth.decoding "USE_SDRAM/1"
      case 1'1
    end
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:218"
  wire width 1 $61
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:218"
  cell $not $62
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \Y $61
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:218"
  wire width 1 $63
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:218"
  cell $and $64
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B $61
    connect \Y $63
  end
  process $group_5
    assign $signal 1'0
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:195"
    switch \fifo_0_router_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:196"
      attribute \amaranth.decoding "BYPASS_SDRAM/0"
      case 1'0
        assign $signal $63
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:220"
      attribute \amaranth.decoding "USE_SDRAM/1"
      case 1'1
    end
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
  wire width 1 $65
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
  cell $ne $66
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \words_stored_in_ram$34
    connect \B 1'0
    connect \Y $65
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:221"
  wire width 1 $67
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:221"
  cell $eq $68
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \words_stored_in_ram$34
    connect \B 1'0
    connect \Y $67
  end
  process $group_6
    assign \fifo_1_router_fsm_state$next \fifo_1_router_fsm_state
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:195"
    switch \fifo_1_router_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:196"
      attribute \amaranth.decoding "BYPASS_SDRAM/0"
      case 1'0
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
        switch { \fifo_1_src_r_rdy $65 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
          case 2'-1
            assign \fifo_1_router_fsm_state$next 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:200"
          case 2'1-
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:220"
      attribute \amaranth.decoding "USE_SDRAM/1"
      case 1'1
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:221"
        switch { \fifo_1_dst_w_rdy $67 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:221"
          case 2'-1
            assign \fifo_1_router_fsm_state$next 1'0
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:224"
          case 2'1-
        end
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \fifo_1_router_fsm_state$next 1'0
    end
    sync init
      update \fifo_1_router_fsm_state 1'0
    sync posedge \sdram_clk
      update \fifo_1_router_fsm_state \fifo_1_router_fsm_state$next
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:187"
  wire width 1 \request_to_store_data_in_ram$69
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
  wire width 1 $70
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
  cell $ne $71
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \words_stored_in_ram$34
    connect \B 1'0
    connect \Y $70
  end
  process $group_10
    assign \request_to_store_data_in_ram$69 1'0
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:195"
    switch \fifo_1_router_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:196"
      attribute \amaranth.decoding "BYPASS_SDRAM/0"
      case 1'0
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
        switch { \fifo_1_src_r_rdy $70 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
          case 2'-1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:200"
          case 2'1-
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:201"
            switch { \fifo_1_dst_w_rdy }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:201"
              case 1'1
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:208"
              case
                assign \request_to_store_data_in_ram$69 1'1
            end
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:220"
      attribute \amaranth.decoding "USE_SDRAM/1"
      case 1'1
    end
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:218"
  wire width 1 $72
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:218"
  cell $not $73
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy$6
    connect \Y $72
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:218"
  wire width 1 $74
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:218"
  cell $and $75
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy$2
    connect \B $72
    connect \Y $74
  end
  process $group_11
    assign $signal$9 1'0
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:195"
    switch \fifo_1_router_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:196"
      attribute \amaranth.decoding "BYPASS_SDRAM/0"
      case 1'0
        assign $signal$9 $74
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:220"
      attribute \amaranth.decoding "USE_SDRAM/1"
      case 1'1
    end
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
  wire width 1 $76
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
  cell $ne $77
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \words_stored_in_ram$37
    connect \B 1'0
    connect \Y $76
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:221"
  wire width 1 $78
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:221"
  cell $eq $79
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \words_stored_in_ram$37
    connect \B 1'0
    connect \Y $78
  end
  process $group_12
    assign \fifo_2_router_fsm_state$next \fifo_2_router_fsm_state
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:195"
    switch \fifo_2_router_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:196"
      attribute \amaranth.decoding "BYPASS_SDRAM/0"
      case 1'0
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
        switch { \fifo_2_src_r_rdy $76 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
          case 2'-1
            assign \fifo_2_router_fsm_state$next 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:200"
          case 2'1-
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:220"
      attribute \amaranth.decoding "USE_SDRAM/1"
      case 1'1
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:221"
        switch { \fifo_2_dst_w_rdy $78 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:221"
          case 2'-1
            assign \fifo_2_router_fsm_state$next 1'0
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:224"
          case 2'1-
        end
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \fifo_2_router_fsm_state$next 1'0
    end
    sync init
      update \fifo_2_router_fsm_state 1'0
    sync posedge \sdram_clk
      update \fifo_2_router_fsm_state \fifo_2_router_fsm_state$next
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:187"
  wire width 1 \request_to_store_data_in_ram$80
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
  wire width 1 $81
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
  cell $ne $82
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \words_stored_in_ram$37
    connect \B 1'0
    connect \Y $81
  end
  process $group_16
    assign \request_to_store_data_in_ram$80 1'0
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:195"
    switch \fifo_2_router_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:196"
      attribute \amaranth.decoding "BYPASS_SDRAM/0"
      case 1'0
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
        switch { \fifo_2_src_r_rdy $81 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
          case 2'-1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:200"
          case 2'1-
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:201"
            switch { \fifo_2_dst_w_rdy }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:201"
              case 1'1
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:208"
              case
                assign \request_to_store_data_in_ram$80 1'1
            end
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:220"
      attribute \amaranth.decoding "USE_SDRAM/1"
      case 1'1
    end
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:218"
  wire width 1 $83
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:218"
  cell $not $84
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy$15
    connect \Y $83
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:218"
  wire width 1 $85
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:218"
  cell $and $86
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy$11
    connect \B $83
    connect \Y $85
  end
  process $group_17
    assign $signal$18 1'0
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:195"
    switch \fifo_2_router_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:196"
      attribute \amaranth.decoding "BYPASS_SDRAM/0"
      case 1'0
        assign $signal$18 $85
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:220"
      attribute \amaranth.decoding "USE_SDRAM/1"
      case 1'1
    end
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
  wire width 1 $87
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
  cell $ne $88
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \words_stored_in_ram$40
    connect \B 1'0
    connect \Y $87
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:221"
  wire width 1 $89
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:221"
  cell $eq $90
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \words_stored_in_ram$40
    connect \B 1'0
    connect \Y $89
  end
  process $group_18
    assign \fifo_3_router_fsm_state$next \fifo_3_router_fsm_state
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:195"
    switch \fifo_3_router_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:196"
      attribute \amaranth.decoding "BYPASS_SDRAM/0"
      case 1'0
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
        switch { \fifo_3_src_r_rdy $87 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
          case 2'-1
            assign \fifo_3_router_fsm_state$next 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:200"
          case 2'1-
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:220"
      attribute \amaranth.decoding "USE_SDRAM/1"
      case 1'1
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:221"
        switch { \fifo_3_dst_w_rdy $89 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:221"
          case 2'-1
            assign \fifo_3_router_fsm_state$next 1'0
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:224"
          case 2'1-
        end
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \fifo_3_router_fsm_state$next 1'0
    end
    sync init
      update \fifo_3_router_fsm_state 1'0
    sync posedge \sdram_clk
      update \fifo_3_router_fsm_state \fifo_3_router_fsm_state$next
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:187"
  wire width 1 \request_to_store_data_in_ram$91
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
  wire width 1 $92
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
  cell $ne $93
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \words_stored_in_ram$40
    connect \B 1'0
    connect \Y $92
  end
  process $group_22
    assign \request_to_store_data_in_ram$91 1'0
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:195"
    switch \fifo_3_router_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:196"
      attribute \amaranth.decoding "BYPASS_SDRAM/0"
      case 1'0
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
        switch { \fifo_3_src_r_rdy $92 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:197"
          case 2'-1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:200"
          case 2'1-
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:201"
            switch { \fifo_3_dst_w_rdy }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:201"
              case 1'1
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:208"
              case
                assign \request_to_store_data_in_ram$91 1'1
            end
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:220"
      attribute \amaranth.decoding "USE_SDRAM/1"
      case 1'1
    end
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:218"
  wire width 1 $94
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:218"
  cell $not $95
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy$24
    connect \Y $94
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:218"
  wire width 1 $96
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:218"
  cell $and $97
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy$20
    connect \B $94
    connect \Y $96
  end
  process $group_23
    assign $signal$27 1'0
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:195"
    switch \fifo_3_router_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:196"
      attribute \amaranth.decoding "BYPASS_SDRAM/0"
      case 1'0
        assign $signal$27 $96
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:220"
      attribute \amaranth.decoding "USE_SDRAM/1"
      case 1'1
    end
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:233"
  wire width 3 \readback_phase
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:233"
  wire width 3 \readback_phase$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:237"
  wire width 4 $98
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:237"
  wire width 4 $99
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:237"
  cell $add $100
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \readback_phase
    connect \B 1'1
    connect \Y $99
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:237"
  wire width 4 $101
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:237"
  wire width 1 $102
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:237"
  cell $lt $103
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \readback_phase
    connect \B 3'111
    connect \Y $102
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:237"
  cell $mux $104
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B $99
    connect \S $102
    connect \Y $101
  end
  connect $98 $101
  process $group_24
    assign \readback_phase$next \readback_phase
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:235"
    switch { \readback_sdram_pipeline_active }
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:235"
      case 1'1
        assign \readback_phase$next $98 [2:0]
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \readback_phase$next 3'000
    end
    sync init
      update \readback_phase 3'000
    sync posedge \sdram_clk
      update \readback_phase \readback_phase$next
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:231"
  wire width 22 \readback_addr
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:239"
  wire width 1 $105
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:239"
  cell $eq $106
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \readback_phase
    connect \B 1'0
    connect \Y $105
  end
  process $group_25
    assign \readback_addr 22'0000000000000000000000
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:235"
    switch { \readback_sdram_pipeline_active }
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:235"
      case 1'1
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:239"
        switch { $105 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:239"
          case 1'1
            assign \readback_addr \readback_sdram_addr
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:241"
          case
        end
    end
    sync init
  end
  process $group_26
    assign \readback_fifo_id 2'00
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:235"
    switch { \readback_sdram_pipeline_active }
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:235"
      case 1'1
        assign \readback_fifo_id \readback_addr [21:20]
    end
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:230"
  wire width 20 \readback_buf_addr
  process $group_27
    assign \readback_buf_addr 20'00000000000000000000
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:235"
    switch { \readback_sdram_pipeline_active }
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:235"
      case 1'1
        assign \readback_buf_addr \readback_addr [19:0]
    end
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:187"
  wire width 20 \r_next_addr
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:187"
  wire width 20 \r_next_addr$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:187"
  wire width 20 \w_next_addr
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:187"
  wire width 20 \w_next_addr$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:265"
  wire width 1 $107
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:265"
  cell $le $108
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 20
    parameter \Y_WIDTH 1
    connect \A \r_next_addr
    connect \B \w_next_addr
    connect \Y $107
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:266"
  wire width 21 $109
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:266"
  wire width 21 $110
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:266"
  cell $sub $111
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 20
    parameter \Y_WIDTH 21
    connect \A \w_next_addr
    connect \B \r_next_addr
    connect \Y $110
  end
  connect $109 $110
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:268"
  wire width 22 $112
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:268"
  wire width 21 $113
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:268"
  cell $sub $114
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 20
    parameter \Y_WIDTH 21
    connect \A 20'11111111111111111111
    connect \B \r_next_addr
    connect \Y $113
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:268"
  wire width 22 $115
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:268"
  cell $add $116
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 21
    parameter \Y_WIDTH 22
    connect \A \w_next_addr
    connect \B $113
    connect \Y $115
  end
  connect $112 $115
  process $group_28
    assign \words_stored_in_ram 20'00000000000000000000
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:265"
    switch { $107 }
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:265"
      case 1'1
        assign \words_stored_in_ram $109 [19:0]
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:267"
      case
        assign \words_stored_in_ram $112 [19:0]
    end
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:187"
  wire width 20 \r_next_addr$117
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:187"
  wire width 20 \r_next_addr$117$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:187"
  wire width 20 \w_next_addr$118
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:187"
  wire width 20 \w_next_addr$118$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:265"
  wire width 1 $119
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:265"
  cell $le $120
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 20
    parameter \Y_WIDTH 1
    connect \A \r_next_addr$117
    connect \B \w_next_addr$118
    connect \Y $119
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:266"
  wire width 21 $121
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:266"
  wire width 21 $122
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:266"
  cell $sub $123
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 20
    parameter \Y_WIDTH 21
    connect \A \w_next_addr$118
    connect \B \r_next_addr$117
    connect \Y $122
  end
  connect $121 $122
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:268"
  wire width 22 $124
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:268"
  wire width 21 $125
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:268"
  cell $sub $126
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 20
    parameter \Y_WIDTH 21
    connect \A 20'11111111111111111111
    connect \B \r_next_addr$117
    connect \Y $125
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:268"
  wire width 22 $127
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:268"
  cell $add $128
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 21
    parameter \Y_WIDTH 22
    connect \A \w_next_addr$118
    connect \B $125
    connect \Y $127
  end
  connect $124 $127
  process $group_29
    assign \words_stored_in_ram$34 20'00000000000000000000
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:265"
    switch { $119 }
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:265"
      case 1'1
        assign \words_stored_in_ram$34 $121 [19:0]
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:267"
      case
        assign \words_stored_in_ram$34 $124 [19:0]
    end
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:187"
  wire width 20 \r_next_addr$129
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:187"
  wire width 20 \r_next_addr$129$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:187"
  wire width 20 \w_next_addr$130
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:187"
  wire width 20 \w_next_addr$130$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:265"
  wire width 1 $131
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:265"
  cell $le $132
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 20
    parameter \Y_WIDTH 1
    connect \A \r_next_addr$129
    connect \B \w_next_addr$130
    connect \Y $131
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:266"
  wire width 21 $133
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:266"
  wire width 21 $134
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:266"
  cell $sub $135
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 20
    parameter \Y_WIDTH 21
    connect \A \w_next_addr$130
    connect \B \r_next_addr$129
    connect \Y $134
  end
  connect $133 $134
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:268"
  wire width 22 $136
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:268"
  wire width 21 $137
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:268"
  cell $sub $138
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 20
    parameter \Y_WIDTH 21
    connect \A 20'11111111111111111111
    connect \B \r_next_addr$129
    connect \Y $137
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:268"
  wire width 22 $139
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:268"
  cell $add $140
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 21
    parameter \Y_WIDTH 22
    connect \A \w_next_addr$130
    connect \B $137
    connect \Y $139
  end
  connect $136 $139
  process $group_30
    assign \words_stored_in_ram$37 20'00000000000000000000
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:265"
    switch { $131 }
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:265"
      case 1'1
        assign \words_stored_in_ram$37 $133 [19:0]
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:267"
      case
        assign \words_stored_in_ram$37 $136 [19:0]
    end
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:187"
  wire width 20 \r_next_addr$141
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:187"
  wire width 20 \r_next_addr$141$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:187"
  wire width 20 \w_next_addr$142
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:187"
  wire width 20 \w_next_addr$142$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:265"
  wire width 1 $143
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:265"
  cell $le $144
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 20
    parameter \Y_WIDTH 1
    connect \A \r_next_addr$141
    connect \B \w_next_addr$142
    connect \Y $143
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:266"
  wire width 21 $145
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:266"
  wire width 21 $146
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:266"
  cell $sub $147
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 20
    parameter \Y_WIDTH 21
    connect \A \w_next_addr$142
    connect \B \r_next_addr$141
    connect \Y $146
  end
  connect $145 $146
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:268"
  wire width 22 $148
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:268"
  wire width 21 $149
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:268"
  cell $sub $150
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 20
    parameter \Y_WIDTH 21
    connect \A 20'11111111111111111111
    connect \B \r_next_addr$141
    connect \Y $149
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:268"
  wire width 22 $151
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:268"
  cell $add $152
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 21
    parameter \Y_WIDTH 22
    connect \A \w_next_addr$142
    connect \B $149
    connect \Y $151
  end
  connect $148 $151
  process $group_31
    assign \words_stored_in_ram$40 20'00000000000000000000
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:265"
    switch { $143 }
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:265"
      case 1'1
        assign \words_stored_in_ram$40 $145 [19:0]
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:267"
      case
        assign \words_stored_in_ram$40 $148 [19:0]
    end
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:166"
  wire width 2 \next_srcfifo_index
  process $group_32
    assign \next_srcfifo_index 2'00
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:302"
    switch \fifo_index
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:304"
      case 2'00
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:306"
        switch { 1'0 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:306"
          case 1'1
            assign \next_srcfifo_index 2'00
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:308"
          case
            assign \next_srcfifo_index 2'01
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:304"
      case 2'01
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:306"
        switch { 1'0 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:306"
          case 1'1
            assign \next_srcfifo_index 2'00
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:308"
          case
            assign \next_srcfifo_index 2'10
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:304"
      case 2'10
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:306"
        switch { 1'0 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:306"
          case 1'1
            assign \next_srcfifo_index 2'00
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:308"
          case
            assign \next_srcfifo_index 2'11
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:304"
      case 2'11
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:306"
        switch { 1'1 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:306"
          case 1'1
            assign \next_srcfifo_index 2'00
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:308"
          case
            assign \next_srcfifo_index 2'00
        end
    end
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:290"
  wire width 1 \srcfifo_r_level_enough
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:314"
  wire width 1 $153
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:314"
  cell $ge $154
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \fifo_0_src_r_level
    connect \B 5'10000
    connect \Y $153
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:314"
  wire width 1 $155
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:314"
  cell $ge $156
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \fifo_1_src_r_level
    connect \B 5'10000
    connect \Y $155
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:314"
  wire width 1 $157
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:314"
  cell $ge $158
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \fifo_2_src_r_level
    connect \B 5'10000
    connect \Y $157
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:314"
  wire width 1 $159
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:314"
  cell $ge $160
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \fifo_3_src_r_level
    connect \B 5'10000
    connect \Y $159
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:314"
  wire width 1 $161
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:314"
  cell $ge $162
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \fifo_0_src_r_level
    connect \B 5'10000
    connect \Y $161
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:314"
  wire width 1 $163
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:314"
  cell $ge $164
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \fifo_1_src_r_level
    connect \B 5'10000
    connect \Y $163
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:314"
  wire width 1 $165
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:314"
  cell $ge $166
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \fifo_2_src_r_level
    connect \B 5'10000
    connect \Y $165
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:314"
  wire width 1 $167
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:314"
  cell $ge $168
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \fifo_3_src_r_level
    connect \B 5'10000
    connect \Y $167
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:314"
  wire width 1 $169
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:314"
  cell $ge $170
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \fifo_0_src_r_level
    connect \B 5'10000
    connect \Y $169
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:314"
  wire width 1 $171
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:314"
  cell $ge $172
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \fifo_1_src_r_level
    connect \B 5'10000
    connect \Y $171
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:314"
  wire width 1 $173
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:314"
  cell $ge $174
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \fifo_2_src_r_level
    connect \B 5'10000
    connect \Y $173
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:314"
  wire width 1 $175
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:314"
  cell $ge $176
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \fifo_3_src_r_level
    connect \B 5'10000
    connect \Y $175
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:314"
  wire width 1 $177
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:314"
  cell $ge $178
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \fifo_0_src_r_level
    connect \B 5'10000
    connect \Y $177
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:314"
  wire width 1 $179
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:314"
  cell $ge $180
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \fifo_1_src_r_level
    connect \B 5'10000
    connect \Y $179
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:314"
  wire width 1 $181
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:314"
  cell $ge $182
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \fifo_2_src_r_level
    connect \B 5'10000
    connect \Y $181
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:314"
  wire width 1 $183
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:314"
  cell $ge $184
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \fifo_3_src_r_level
    connect \B 5'10000
    connect \Y $183
  end
  process $group_33
    assign \srcfifo_r_level_enough 1'0
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:302"
    switch \fifo_index
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:304"
      case 2'00
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:314"
        switch \next_srcfifo_index
          case 2'00
            assign \srcfifo_r_level_enough $153
          case 2'01
            assign \srcfifo_r_level_enough $155
          case 2'10
            assign \srcfifo_r_level_enough $157
          case 2'--
            assign \srcfifo_r_level_enough $159
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:304"
      case 2'01
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:314"
        switch \next_srcfifo_index
          case 2'00
            assign \srcfifo_r_level_enough $161
          case 2'01
            assign \srcfifo_r_level_enough $163
          case 2'10
            assign \srcfifo_r_level_enough $165
          case 2'--
            assign \srcfifo_r_level_enough $167
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:304"
      case 2'10
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:314"
        switch \next_srcfifo_index
          case 2'00
            assign \srcfifo_r_level_enough $169
          case 2'01
            assign \srcfifo_r_level_enough $171
          case 2'10
            assign \srcfifo_r_level_enough $173
          case 2'--
            assign \srcfifo_r_level_enough $175
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:304"
      case 2'11
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:314"
        switch \next_srcfifo_index
          case 2'00
            assign \srcfifo_r_level_enough $177
          case 2'01
            assign \srcfifo_r_level_enough $179
          case 2'10
            assign \srcfifo_r_level_enough $181
          case 2'--
            assign \srcfifo_r_level_enough $183
        end
    end
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:291"
  wire width 1 \ram_wont_overfill
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315"
  wire width 21 $185
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315"
  cell $sub $186
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 21
    connect \A 20'11111111111111111111
    connect \B 5'10000
    connect \Y $185
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315"
  wire width 1 $187
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315"
  cell $lt $188
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 21
    parameter \Y_WIDTH 1
    connect \A \words_stored_in_ram
    connect \B $185
    connect \Y $187
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315"
  wire width 21 $189
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315"
  cell $sub $190
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 21
    connect \A 20'11111111111111111111
    connect \B 5'10000
    connect \Y $189
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315"
  wire width 1 $191
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315"
  cell $lt $192
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 21
    parameter \Y_WIDTH 1
    connect \A \words_stored_in_ram$34
    connect \B $189
    connect \Y $191
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315"
  wire width 21 $193
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315"
  cell $sub $194
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 21
    connect \A 20'11111111111111111111
    connect \B 5'10000
    connect \Y $193
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315"
  wire width 1 $195
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315"
  cell $lt $196
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 21
    parameter \Y_WIDTH 1
    connect \A \words_stored_in_ram$37
    connect \B $193
    connect \Y $195
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315"
  wire width 21 $197
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315"
  cell $sub $198
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 21
    connect \A 20'11111111111111111111
    connect \B 5'10000
    connect \Y $197
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315"
  wire width 1 $199
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315"
  cell $lt $200
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 21
    parameter \Y_WIDTH 1
    connect \A \words_stored_in_ram$40
    connect \B $197
    connect \Y $199
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315"
  wire width 21 $201
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315"
  cell $sub $202
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 21
    connect \A 20'11111111111111111111
    connect \B 5'10000
    connect \Y $201
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315"
  wire width 1 $203
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315"
  cell $lt $204
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 21
    parameter \Y_WIDTH 1
    connect \A \words_stored_in_ram
    connect \B $201
    connect \Y $203
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315"
  wire width 21 $205
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315"
  cell $sub $206
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 21
    connect \A 20'11111111111111111111
    connect \B 5'10000
    connect \Y $205
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315"
  wire width 1 $207
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315"
  cell $lt $208
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 21
    parameter \Y_WIDTH 1
    connect \A \words_stored_in_ram$34
    connect \B $205
    connect \Y $207
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315"
  wire width 21 $209
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315"
  cell $sub $210
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 21
    connect \A 20'11111111111111111111
    connect \B 5'10000
    connect \Y $209
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315"
  wire width 1 $211
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315"
  cell $lt $212
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 21
    parameter \Y_WIDTH 1
    connect \A \words_stored_in_ram$37
    connect \B $209
    connect \Y $211
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315"
  wire width 21 $213
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315"
  cell $sub $214
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 21
    connect \A 20'11111111111111111111
    connect \B 5'10000
    connect \Y $213
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315"
  wire width 1 $215
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315"
  cell $lt $216
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 21
    parameter \Y_WIDTH 1
    connect \A \words_stored_in_ram$40
    connect \B $213
    connect \Y $215
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315"
  wire width 21 $217
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315"
  cell $sub $218
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 21
    connect \A 20'11111111111111111111
    connect \B 5'10000
    connect \Y $217
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315"
  wire width 1 $219
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315"
  cell $lt $220
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 21
    parameter \Y_WIDTH 1
    connect \A \words_stored_in_ram
    connect \B $217
    connect \Y $219
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315"
  wire width 21 $221
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315"
  cell $sub $222
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 21
    connect \A 20'11111111111111111111
    connect \B 5'10000
    connect \Y $221
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315"
  wire width 1 $223
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315"
  cell $lt $224
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 21
    parameter \Y_WIDTH 1
    connect \A \words_stored_in_ram$34
    connect \B $221
    connect \Y $223
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315"
  wire width 21 $225
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315"
  cell $sub $226
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 21
    connect \A 20'11111111111111111111
    connect \B 5'10000
    connect \Y $225
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315"
  wire width 1 $227
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315"
  cell $lt $228
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 21
    parameter \Y_WIDTH 1
    connect \A \words_stored_in_ram$37
    connect \B $225
    connect \Y $227
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315"
  wire width 21 $229
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315"
  cell $sub $230
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 21
    connect \A 20'11111111111111111111
    connect \B 5'10000
    connect \Y $229
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315"
  wire width 1 $231
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315"
  cell $lt $232
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 21
    parameter \Y_WIDTH 1
    connect \A \words_stored_in_ram$40
    connect \B $229
    connect \Y $231
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315"
  wire width 21 $233
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315"
  cell $sub $234
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 21
    connect \A 20'11111111111111111111
    connect \B 5'10000
    connect \Y $233
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315"
  wire width 1 $235
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315"
  cell $lt $236
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 21
    parameter \Y_WIDTH 1
    connect \A \words_stored_in_ram
    connect \B $233
    connect \Y $235
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315"
  wire width 21 $237
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315"
  cell $sub $238
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 21
    connect \A 20'11111111111111111111
    connect \B 5'10000
    connect \Y $237
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315"
  wire width 1 $239
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315"
  cell $lt $240
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 21
    parameter \Y_WIDTH 1
    connect \A \words_stored_in_ram$34
    connect \B $237
    connect \Y $239
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315"
  wire width 21 $241
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315"
  cell $sub $242
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 21
    connect \A 20'11111111111111111111
    connect \B 5'10000
    connect \Y $241
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315"
  wire width 1 $243
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315"
  cell $lt $244
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 21
    parameter \Y_WIDTH 1
    connect \A \words_stored_in_ram$37
    connect \B $241
    connect \Y $243
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315"
  wire width 21 $245
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315"
  cell $sub $246
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 21
    connect \A 20'11111111111111111111
    connect \B 5'10000
    connect \Y $245
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315"
  wire width 1 $247
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315"
  cell $lt $248
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 21
    parameter \Y_WIDTH 1
    connect \A \words_stored_in_ram$40
    connect \B $245
    connect \Y $247
  end
  process $group_34
    assign \ram_wont_overfill 1'0
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:302"
    switch \fifo_index
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:304"
      case 2'00
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315"
        switch \next_srcfifo_index
          case 2'00
            assign \ram_wont_overfill $187
          case 2'01
            assign \ram_wont_overfill $191
          case 2'10
            assign \ram_wont_overfill $195
          case 2'--
            assign \ram_wont_overfill $199
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:304"
      case 2'01
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315"
        switch \next_srcfifo_index
          case 2'00
            assign \ram_wont_overfill $203
          case 2'01
            assign \ram_wont_overfill $207
          case 2'10
            assign \ram_wont_overfill $211
          case 2'--
            assign \ram_wont_overfill $215
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:304"
      case 2'10
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315"
        switch \next_srcfifo_index
          case 2'00
            assign \ram_wont_overfill $219
          case 2'01
            assign \ram_wont_overfill $223
          case 2'10
            assign \ram_wont_overfill $227
          case 2'--
            assign \ram_wont_overfill $231
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:304"
      case 2'11
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:315"
        switch \next_srcfifo_index
          case 2'00
            assign \ram_wont_overfill $235
          case 2'01
            assign \ram_wont_overfill $239
          case 2'10
            assign \ram_wont_overfill $243
          case 2'--
            assign \ram_wont_overfill $247
        end
    end
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:292"
  wire width 1 \using_ram
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316"
  wire width 1 $249
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316"
  cell $ne $250
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \words_stored_in_ram
    connect \B 1'0
    connect \Y $249
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316"
  wire width 1 $251
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316"
  cell $or $252
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \request_to_store_data_in_ram
    connect \B $249
    connect \Y $251
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316"
  wire width 1 $253
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316"
  cell $ne $254
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \words_stored_in_ram$34
    connect \B 1'0
    connect \Y $253
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316"
  wire width 1 $255
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316"
  cell $or $256
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \request_to_store_data_in_ram$69
    connect \B $253
    connect \Y $255
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316"
  wire width 1 $257
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316"
  cell $ne $258
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \words_stored_in_ram$37
    connect \B 1'0
    connect \Y $257
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316"
  wire width 1 $259
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316"
  cell $or $260
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \request_to_store_data_in_ram$80
    connect \B $257
    connect \Y $259
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316"
  wire width 1 $261
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316"
  cell $ne $262
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \words_stored_in_ram$40
    connect \B 1'0
    connect \Y $261
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316"
  wire width 1 $263
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316"
  cell $or $264
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \request_to_store_data_in_ram$91
    connect \B $261
    connect \Y $263
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316"
  wire width 1 $265
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316"
  cell $ne $266
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \words_stored_in_ram
    connect \B 1'0
    connect \Y $265
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316"
  wire width 1 $267
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316"
  cell $or $268
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \request_to_store_data_in_ram
    connect \B $265
    connect \Y $267
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316"
  wire width 1 $269
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316"
  cell $ne $270
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \words_stored_in_ram$34
    connect \B 1'0
    connect \Y $269
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316"
  wire width 1 $271
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316"
  cell $or $272
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \request_to_store_data_in_ram$69
    connect \B $269
    connect \Y $271
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316"
  wire width 1 $273
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316"
  cell $ne $274
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \words_stored_in_ram$37
    connect \B 1'0
    connect \Y $273
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316"
  wire width 1 $275
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316"
  cell $or $276
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \request_to_store_data_in_ram$80
    connect \B $273
    connect \Y $275
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316"
  wire width 1 $277
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316"
  cell $ne $278
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \words_stored_in_ram$40
    connect \B 1'0
    connect \Y $277
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316"
  wire width 1 $279
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316"
  cell $or $280
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \request_to_store_data_in_ram$91
    connect \B $277
    connect \Y $279
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316"
  wire width 1 $281
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316"
  cell $ne $282
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \words_stored_in_ram
    connect \B 1'0
    connect \Y $281
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316"
  wire width 1 $283
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316"
  cell $or $284
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \request_to_store_data_in_ram
    connect \B $281
    connect \Y $283
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316"
  wire width 1 $285
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316"
  cell $ne $286
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \words_stored_in_ram$34
    connect \B 1'0
    connect \Y $285
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316"
  wire width 1 $287
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316"
  cell $or $288
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \request_to_store_data_in_ram$69
    connect \B $285
    connect \Y $287
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316"
  wire width 1 $289
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316"
  cell $ne $290
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \words_stored_in_ram$37
    connect \B 1'0
    connect \Y $289
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316"
  wire width 1 $291
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316"
  cell $or $292
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \request_to_store_data_in_ram$80
    connect \B $289
    connect \Y $291
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316"
  wire width 1 $293
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316"
  cell $ne $294
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \words_stored_in_ram$40
    connect \B 1'0
    connect \Y $293
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316"
  wire width 1 $295
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316"
  cell $or $296
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \request_to_store_data_in_ram$91
    connect \B $293
    connect \Y $295
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316"
  wire width 1 $297
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316"
  cell $ne $298
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \words_stored_in_ram
    connect \B 1'0
    connect \Y $297
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316"
  wire width 1 $299
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316"
  cell $or $300
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \request_to_store_data_in_ram
    connect \B $297
    connect \Y $299
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316"
  wire width 1 $301
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316"
  cell $ne $302
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \words_stored_in_ram$34
    connect \B 1'0
    connect \Y $301
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316"
  wire width 1 $303
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316"
  cell $or $304
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \request_to_store_data_in_ram$69
    connect \B $301
    connect \Y $303
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316"
  wire width 1 $305
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316"
  cell $ne $306
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \words_stored_in_ram$37
    connect \B 1'0
    connect \Y $305
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316"
  wire width 1 $307
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316"
  cell $or $308
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \request_to_store_data_in_ram$80
    connect \B $305
    connect \Y $307
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316"
  wire width 1 $309
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316"
  cell $ne $310
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \words_stored_in_ram$40
    connect \B 1'0
    connect \Y $309
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316"
  wire width 1 $311
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316"
  cell $or $312
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \request_to_store_data_in_ram$91
    connect \B $309
    connect \Y $311
  end
  process $group_35
    assign \using_ram 1'0
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:302"
    switch \fifo_index
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:304"
      case 2'00
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316"
        switch \next_srcfifo_index
          case 2'00
            assign \using_ram $251
          case 2'01
            assign \using_ram $255
          case 2'10
            assign \using_ram $259
          case 2'--
            assign \using_ram $263
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:304"
      case 2'01
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316"
        switch \next_srcfifo_index
          case 2'00
            assign \using_ram $267
          case 2'01
            assign \using_ram $271
          case 2'10
            assign \using_ram $275
          case 2'--
            assign \using_ram $279
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:304"
      case 2'10
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316"
        switch \next_srcfifo_index
          case 2'00
            assign \using_ram $283
          case 2'01
            assign \using_ram $287
          case 2'10
            assign \using_ram $291
          case 2'--
            assign \using_ram $295
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:304"
      case 2'11
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:316"
        switch \next_srcfifo_index
          case 2'00
            assign \using_ram $299
          case 2'01
            assign \using_ram $303
          case 2'10
            assign \using_ram $307
          case 2'--
            assign \using_ram $311
        end
    end
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:165"
  wire width 1 \next_srcfifo_readable_to_sdram
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:318"
  wire width 1 $313
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:318"
  cell $and $314
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \srcfifo_r_level_enough
    connect \B \ram_wont_overfill
    connect \Y $313
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:318"
  wire width 1 $315
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:318"
  cell $and $316
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $313
    connect \B \using_ram
    connect \Y $315
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:318"
  wire width 1 $317
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:318"
  cell $and $318
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \srcfifo_r_level_enough
    connect \B \ram_wont_overfill
    connect \Y $317
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:318"
  wire width 1 $319
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:318"
  cell $and $320
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $317
    connect \B \using_ram
    connect \Y $319
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:318"
  wire width 1 $321
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:318"
  cell $and $322
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \srcfifo_r_level_enough
    connect \B \ram_wont_overfill
    connect \Y $321
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:318"
  wire width 1 $323
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:318"
  cell $and $324
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $321
    connect \B \using_ram
    connect \Y $323
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:318"
  wire width 1 $325
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:318"
  cell $and $326
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \srcfifo_r_level_enough
    connect \B \ram_wont_overfill
    connect \Y $325
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:318"
  wire width 1 $327
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:318"
  cell $and $328
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $325
    connect \B \using_ram
    connect \Y $327
  end
  process $group_36
    assign \next_srcfifo_readable_to_sdram 1'0
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:302"
    switch \fifo_index
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:304"
      case 2'00
        assign \next_srcfifo_readable_to_sdram $315
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:304"
      case 2'01
        assign \next_srcfifo_readable_to_sdram $319
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:304"
      case 2'10
        assign \next_srcfifo_readable_to_sdram $323
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:304"
      case 2'11
        assign \next_srcfifo_readable_to_sdram $327
    end
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:170"
  wire width 2 \next_dstfifo_index
  process $group_37
    assign \next_dstfifo_index 2'00
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:302"
    switch \fifo_index
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:304"
      case 2'00
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:322"
        switch { 1'0 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:322"
          case 1'1
            assign \next_dstfifo_index 2'00
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:324"
          case
            assign \next_dstfifo_index 2'01
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:304"
      case 2'01
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:322"
        switch { 1'0 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:322"
          case 1'1
            assign \next_dstfifo_index 2'00
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:324"
          case
            assign \next_dstfifo_index 2'10
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:304"
      case 2'10
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:322"
        switch { 1'0 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:322"
          case 1'1
            assign \next_dstfifo_index 2'00
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:324"
          case
            assign \next_dstfifo_index 2'11
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:304"
      case 2'11
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:322"
        switch { 1'1 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:322"
          case 1'1
            assign \next_dstfifo_index 2'00
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:324"
          case
            assign \next_dstfifo_index 2'00
        end
    end
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:294"
  wire width 1 \ram_wont_overread
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:330"
  wire width 1 $329
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:330"
  cell $ge $330
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \words_stored_in_ram
    connect \B 5'10000
    connect \Y $329
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:330"
  wire width 1 $331
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:330"
  cell $ge $332
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \words_stored_in_ram$34
    connect \B 5'10000
    connect \Y $331
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:330"
  wire width 1 $333
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:330"
  cell $ge $334
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \words_stored_in_ram$37
    connect \B 5'10000
    connect \Y $333
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:330"
  wire width 1 $335
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:330"
  cell $ge $336
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \words_stored_in_ram$40
    connect \B 5'10000
    connect \Y $335
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:330"
  wire width 1 $337
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:330"
  cell $ge $338
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \words_stored_in_ram
    connect \B 5'10000
    connect \Y $337
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:330"
  wire width 1 $339
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:330"
  cell $ge $340
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \words_stored_in_ram$34
    connect \B 5'10000
    connect \Y $339
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:330"
  wire width 1 $341
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:330"
  cell $ge $342
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \words_stored_in_ram$37
    connect \B 5'10000
    connect \Y $341
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:330"
  wire width 1 $343
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:330"
  cell $ge $344
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \words_stored_in_ram$40
    connect \B 5'10000
    connect \Y $343
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:330"
  wire width 1 $345
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:330"
  cell $ge $346
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \words_stored_in_ram
    connect \B 5'10000
    connect \Y $345
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:330"
  wire width 1 $347
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:330"
  cell $ge $348
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \words_stored_in_ram$34
    connect \B 5'10000
    connect \Y $347
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:330"
  wire width 1 $349
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:330"
  cell $ge $350
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \words_stored_in_ram$37
    connect \B 5'10000
    connect \Y $349
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:330"
  wire width 1 $351
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:330"
  cell $ge $352
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \words_stored_in_ram$40
    connect \B 5'10000
    connect \Y $351
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:330"
  wire width 1 $353
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:330"
  cell $ge $354
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \words_stored_in_ram
    connect \B 5'10000
    connect \Y $353
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:330"
  wire width 1 $355
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:330"
  cell $ge $356
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \words_stored_in_ram$34
    connect \B 5'10000
    connect \Y $355
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:330"
  wire width 1 $357
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:330"
  cell $ge $358
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \words_stored_in_ram$37
    connect \B 5'10000
    connect \Y $357
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:330"
  wire width 1 $359
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:330"
  cell $ge $360
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \words_stored_in_ram$40
    connect \B 5'10000
    connect \Y $359
  end
  process $group_38
    assign \ram_wont_overread 1'0
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:302"
    switch \fifo_index
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:304"
      case 2'00
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:330"
        switch \next_dstfifo_index
          case 2'00
            assign \ram_wont_overread $329
          case 2'01
            assign \ram_wont_overread $331
          case 2'10
            assign \ram_wont_overread $333
          case 2'--
            assign \ram_wont_overread $335
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:304"
      case 2'01
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:330"
        switch \next_dstfifo_index
          case 2'00
            assign \ram_wont_overread $337
          case 2'01
            assign \ram_wont_overread $339
          case 2'10
            assign \ram_wont_overread $341
          case 2'--
            assign \ram_wont_overread $343
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:304"
      case 2'10
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:330"
        switch \next_dstfifo_index
          case 2'00
            assign \ram_wont_overread $345
          case 2'01
            assign \ram_wont_overread $347
          case 2'10
            assign \ram_wont_overread $349
          case 2'--
            assign \ram_wont_overread $351
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:304"
      case 2'11
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:330"
        switch \next_dstfifo_index
          case 2'00
            assign \ram_wont_overread $353
          case 2'01
            assign \ram_wont_overread $355
          case 2'10
            assign \ram_wont_overread $357
          case 2'--
            assign \ram_wont_overread $359
        end
    end
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:295"
  wire width 1 \dstfifo_w_space_enough
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331"
  wire width 8 $361
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331"
  cell $sub $362
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 8
    connect \A 7'1000001
    connect \B \r_level
    connect \Y $361
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331"
  wire width 1 $363
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331"
  cell $ge $364
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $361
    connect \B 5'10011
    connect \Y $363
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331"
  wire width 8 $365
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331"
  cell $sub $366
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 8
    connect \A 7'1000001
    connect \B \r_level$8
    connect \Y $365
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331"
  wire width 1 $367
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331"
  cell $ge $368
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $365
    connect \B 5'10011
    connect \Y $367
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331"
  wire width 8 $369
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331"
  cell $sub $370
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 8
    connect \A 7'1000001
    connect \B \r_level$17
    connect \Y $369
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331"
  wire width 1 $371
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331"
  cell $ge $372
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $369
    connect \B 5'10011
    connect \Y $371
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331"
  wire width 8 $373
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331"
  cell $sub $374
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 8
    connect \A 7'1000001
    connect \B \r_level$26
    connect \Y $373
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331"
  wire width 1 $375
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331"
  cell $ge $376
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $373
    connect \B 5'10011
    connect \Y $375
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331"
  wire width 8 $377
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331"
  cell $sub $378
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 8
    connect \A 7'1000001
    connect \B \r_level
    connect \Y $377
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331"
  wire width 1 $379
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331"
  cell $ge $380
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $377
    connect \B 5'10011
    connect \Y $379
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331"
  wire width 8 $381
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331"
  cell $sub $382
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 8
    connect \A 7'1000001
    connect \B \r_level$8
    connect \Y $381
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331"
  wire width 1 $383
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331"
  cell $ge $384
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $381
    connect \B 5'10011
    connect \Y $383
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331"
  wire width 8 $385
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331"
  cell $sub $386
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 8
    connect \A 7'1000001
    connect \B \r_level$17
    connect \Y $385
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331"
  wire width 1 $387
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331"
  cell $ge $388
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $385
    connect \B 5'10011
    connect \Y $387
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331"
  wire width 8 $389
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331"
  cell $sub $390
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 8
    connect \A 7'1000001
    connect \B \r_level$26
    connect \Y $389
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331"
  wire width 1 $391
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331"
  cell $ge $392
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $389
    connect \B 5'10011
    connect \Y $391
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331"
  wire width 8 $393
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331"
  cell $sub $394
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 8
    connect \A 7'1000001
    connect \B \r_level
    connect \Y $393
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331"
  wire width 1 $395
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331"
  cell $ge $396
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $393
    connect \B 5'10011
    connect \Y $395
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331"
  wire width 8 $397
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331"
  cell $sub $398
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 8
    connect \A 7'1000001
    connect \B \r_level$8
    connect \Y $397
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331"
  wire width 1 $399
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331"
  cell $ge $400
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $397
    connect \B 5'10011
    connect \Y $399
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331"
  wire width 8 $401
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331"
  cell $sub $402
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 8
    connect \A 7'1000001
    connect \B \r_level$17
    connect \Y $401
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331"
  wire width 1 $403
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331"
  cell $ge $404
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $401
    connect \B 5'10011
    connect \Y $403
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331"
  wire width 8 $405
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331"
  cell $sub $406
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 8
    connect \A 7'1000001
    connect \B \r_level$26
    connect \Y $405
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331"
  wire width 1 $407
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331"
  cell $ge $408
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $405
    connect \B 5'10011
    connect \Y $407
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331"
  wire width 8 $409
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331"
  cell $sub $410
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 8
    connect \A 7'1000001
    connect \B \r_level
    connect \Y $409
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331"
  wire width 1 $411
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331"
  cell $ge $412
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $409
    connect \B 5'10011
    connect \Y $411
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331"
  wire width 8 $413
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331"
  cell $sub $414
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 8
    connect \A 7'1000001
    connect \B \r_level$8
    connect \Y $413
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331"
  wire width 1 $415
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331"
  cell $ge $416
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $413
    connect \B 5'10011
    connect \Y $415
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331"
  wire width 8 $417
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331"
  cell $sub $418
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 8
    connect \A 7'1000001
    connect \B \r_level$17
    connect \Y $417
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331"
  wire width 1 $419
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331"
  cell $ge $420
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $417
    connect \B 5'10011
    connect \Y $419
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331"
  wire width 8 $421
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331"
  cell $sub $422
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 8
    connect \A 7'1000001
    connect \B \r_level$26
    connect \Y $421
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331"
  wire width 1 $423
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331"
  cell $ge $424
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $421
    connect \B 5'10011
    connect \Y $423
  end
  process $group_39
    assign \dstfifo_w_space_enough 1'0
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:302"
    switch \fifo_index
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:304"
      case 2'00
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331"
        switch \next_dstfifo_index
          case 2'00
            assign \dstfifo_w_space_enough $363
          case 2'01
            assign \dstfifo_w_space_enough $367
          case 2'10
            assign \dstfifo_w_space_enough $371
          case 2'--
            assign \dstfifo_w_space_enough $375
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:304"
      case 2'01
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331"
        switch \next_dstfifo_index
          case 2'00
            assign \dstfifo_w_space_enough $379
          case 2'01
            assign \dstfifo_w_space_enough $383
          case 2'10
            assign \dstfifo_w_space_enough $387
          case 2'--
            assign \dstfifo_w_space_enough $391
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:304"
      case 2'10
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331"
        switch \next_dstfifo_index
          case 2'00
            assign \dstfifo_w_space_enough $395
          case 2'01
            assign \dstfifo_w_space_enough $399
          case 2'10
            assign \dstfifo_w_space_enough $403
          case 2'--
            assign \dstfifo_w_space_enough $407
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:304"
      case 2'11
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:331"
        switch \next_dstfifo_index
          case 2'00
            assign \dstfifo_w_space_enough $411
          case 2'01
            assign \dstfifo_w_space_enough $415
          case 2'10
            assign \dstfifo_w_space_enough $419
          case 2'--
            assign \dstfifo_w_space_enough $423
        end
    end
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:169"
  wire width 1 \next_dstfifo_writeable_from_sdram
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:333"
  wire width 1 $425
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:333"
  cell $and $426
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ram_wont_overread
    connect \B \dstfifo_w_space_enough
    connect \Y $425
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:333"
  wire width 1 $427
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:333"
  cell $and $428
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ram_wont_overread
    connect \B \dstfifo_w_space_enough
    connect \Y $427
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:333"
  wire width 1 $429
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:333"
  cell $and $430
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ram_wont_overread
    connect \B \dstfifo_w_space_enough
    connect \Y $429
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:333"
  wire width 1 $431
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:333"
  cell $and $432
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ram_wont_overread
    connect \B \dstfifo_w_space_enough
    connect \Y $431
  end
  process $group_40
    assign \next_dstfifo_writeable_from_sdram 1'0
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:302"
    switch \fifo_index
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:304"
      case 2'00
        assign \next_dstfifo_writeable_from_sdram $425
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:304"
      case 2'01
        assign \next_dstfifo_writeable_from_sdram $427
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:304"
      case 2'10
        assign \next_dstfifo_writeable_from_sdram $429
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:304"
      case 2'11
        assign \next_dstfifo_writeable_from_sdram $431
    end
    sync init
  end
  process $group_41
    assign \task_request 2'00
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:343"
    switch \fifo_controller_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:344"
      attribute \amaranth.decoding "WAITING_FOR_INITIALISE/0"
      case 3'000
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:345"
        switch { \initialised }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:345"
          case 1'1
            assign \task_request 2'00
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:356"
      attribute \amaranth.decoding "REFRESH_OR_IDLE/1"
      case 3'001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:388"
      attribute \amaranth.decoding "WRITE_SRCFIFOS_TO_SDRAM/2"
      case 3'010
        assign \task_request 2'10
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:450"
      attribute \amaranth.decoding "READ_SDRAM_TO_DSTFIFOS/3"
      case 3'011
        assign \task_request 2'01
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:512"
      attribute \amaranth.decoding "ERROR/4"
      case 3'100
    end
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:412"
  wire width 21 $433
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:412"
  wire width 21 $434
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:412"
  cell $add $435
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 21
    connect \A \w_next_addr
    connect \B 1'1
    connect \Y $434
  end
  connect $433 $434
  process $group_42
    assign \w_next_addr$next \w_next_addr
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:343"
    switch \fifo_controller_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:344"
      attribute \amaranth.decoding "WAITING_FOR_INITIALISE/0"
      case 3'000
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:345"
        switch { \initialised }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:345"
          case 1'1
            assign \w_next_addr$next 20'00000000000000000000
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:356"
      attribute \amaranth.decoding "REFRESH_OR_IDLE/1"
      case 3'001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:388"
      attribute \amaranth.decoding "WRITE_SRCFIFOS_TO_SDRAM/2"
      case 3'010
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:393"
        switch \fifo_index
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397"
          case 2'00
            assign \w_next_addr$next $433 [19:0]
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397"
          case 2'01
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397"
          case 2'10
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397"
          case 2'11
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:450"
      attribute \amaranth.decoding "READ_SDRAM_TO_DSTFIFOS/3"
      case 3'011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:512"
      attribute \amaranth.decoding "ERROR/4"
      case 3'100
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \w_next_addr$next 20'00000000000000000000
    end
    sync init
      update \w_next_addr 20'00000000000000000000
    sync posedge \sdram_clk
      update \w_next_addr \w_next_addr$next
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:412"
  wire width 21 $436
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:412"
  wire width 21 $437
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:412"
  cell $add $438
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 21
    connect \A \w_next_addr$118
    connect \B 1'1
    connect \Y $437
  end
  connect $436 $437
  process $group_43
    assign \w_next_addr$118$next \w_next_addr$118
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:343"
    switch \fifo_controller_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:344"
      attribute \amaranth.decoding "WAITING_FOR_INITIALISE/0"
      case 3'000
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:345"
        switch { \initialised }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:345"
          case 1'1
            assign \w_next_addr$118$next 20'00000000000000000000
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:356"
      attribute \amaranth.decoding "REFRESH_OR_IDLE/1"
      case 3'001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:388"
      attribute \amaranth.decoding "WRITE_SRCFIFOS_TO_SDRAM/2"
      case 3'010
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:393"
        switch \fifo_index
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397"
          case 2'00
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397"
          case 2'01
            assign \w_next_addr$118$next $436 [19:0]
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397"
          case 2'10
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397"
          case 2'11
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:450"
      attribute \amaranth.decoding "READ_SDRAM_TO_DSTFIFOS/3"
      case 3'011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:512"
      attribute \amaranth.decoding "ERROR/4"
      case 3'100
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \w_next_addr$118$next 20'00000000000000000000
    end
    sync init
      update \w_next_addr$118 20'00000000000000000000
    sync posedge \sdram_clk
      update \w_next_addr$118 \w_next_addr$118$next
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:412"
  wire width 21 $439
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:412"
  wire width 21 $440
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:412"
  cell $add $441
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 21
    connect \A \w_next_addr$130
    connect \B 1'1
    connect \Y $440
  end
  connect $439 $440
  process $group_44
    assign \w_next_addr$130$next \w_next_addr$130
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:343"
    switch \fifo_controller_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:344"
      attribute \amaranth.decoding "WAITING_FOR_INITIALISE/0"
      case 3'000
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:345"
        switch { \initialised }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:345"
          case 1'1
            assign \w_next_addr$130$next 20'00000000000000000000
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:356"
      attribute \amaranth.decoding "REFRESH_OR_IDLE/1"
      case 3'001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:388"
      attribute \amaranth.decoding "WRITE_SRCFIFOS_TO_SDRAM/2"
      case 3'010
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:393"
        switch \fifo_index
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397"
          case 2'00
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397"
          case 2'01
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397"
          case 2'10
            assign \w_next_addr$130$next $439 [19:0]
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397"
          case 2'11
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:450"
      attribute \amaranth.decoding "READ_SDRAM_TO_DSTFIFOS/3"
      case 3'011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:512"
      attribute \amaranth.decoding "ERROR/4"
      case 3'100
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \w_next_addr$130$next 20'00000000000000000000
    end
    sync init
      update \w_next_addr$130 20'00000000000000000000
    sync posedge \sdram_clk
      update \w_next_addr$130 \w_next_addr$130$next
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:412"
  wire width 21 $442
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:412"
  wire width 21 $443
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:412"
  cell $add $444
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 21
    connect \A \w_next_addr$142
    connect \B 1'1
    connect \Y $443
  end
  connect $442 $443
  process $group_45
    assign \w_next_addr$142$next \w_next_addr$142
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:343"
    switch \fifo_controller_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:344"
      attribute \amaranth.decoding "WAITING_FOR_INITIALISE/0"
      case 3'000
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:345"
        switch { \initialised }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:345"
          case 1'1
            assign \w_next_addr$142$next 20'00000000000000000000
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:356"
      attribute \amaranth.decoding "REFRESH_OR_IDLE/1"
      case 3'001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:388"
      attribute \amaranth.decoding "WRITE_SRCFIFOS_TO_SDRAM/2"
      case 3'010
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:393"
        switch \fifo_index
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397"
          case 2'00
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397"
          case 2'01
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397"
          case 2'10
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397"
          case 2'11
            assign \w_next_addr$142$next $442 [19:0]
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:450"
      attribute \amaranth.decoding "READ_SDRAM_TO_DSTFIFOS/3"
      case 3'011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:512"
      attribute \amaranth.decoding "ERROR/4"
      case 3'100
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \w_next_addr$142$next 20'00000000000000000000
    end
    sync init
      update \w_next_addr$142 20'00000000000000000000
    sync posedge \sdram_clk
      update \w_next_addr$142 \w_next_addr$142$next
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:474"
  wire width 21 $445
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:474"
  wire width 21 $446
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:474"
  cell $add $447
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 21
    connect \A \r_next_addr
    connect \B 1'1
    connect \Y $446
  end
  connect $445 $446
  process $group_46
    assign \r_next_addr$next \r_next_addr
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:343"
    switch \fifo_controller_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:344"
      attribute \amaranth.decoding "WAITING_FOR_INITIALISE/0"
      case 3'000
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:345"
        switch { \initialised }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:345"
          case 1'1
            assign \r_next_addr$next 20'00000000000000000000
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:356"
      attribute \amaranth.decoding "REFRESH_OR_IDLE/1"
      case 3'001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:388"
      attribute \amaranth.decoding "WRITE_SRCFIFOS_TO_SDRAM/2"
      case 3'010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:450"
      attribute \amaranth.decoding "READ_SDRAM_TO_DSTFIFOS/3"
      case 3'011
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:456"
        switch \fifo_index
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:459"
          case 2'00
            assign \r_next_addr$next $445 [19:0]
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:459"
          case 2'01
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:459"
          case 2'10
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:459"
          case 2'11
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:512"
      attribute \amaranth.decoding "ERROR/4"
      case 3'100
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \r_next_addr$next 20'00000000000000000000
    end
    sync init
      update \r_next_addr 20'00000000000000000000
    sync posedge \sdram_clk
      update \r_next_addr \r_next_addr$next
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:474"
  wire width 21 $448
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:474"
  wire width 21 $449
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:474"
  cell $add $450
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 21
    connect \A \r_next_addr$117
    connect \B 1'1
    connect \Y $449
  end
  connect $448 $449
  process $group_47
    assign \r_next_addr$117$next \r_next_addr$117
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:343"
    switch \fifo_controller_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:344"
      attribute \amaranth.decoding "WAITING_FOR_INITIALISE/0"
      case 3'000
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:345"
        switch { \initialised }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:345"
          case 1'1
            assign \r_next_addr$117$next 20'00000000000000000000
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:356"
      attribute \amaranth.decoding "REFRESH_OR_IDLE/1"
      case 3'001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:388"
      attribute \amaranth.decoding "WRITE_SRCFIFOS_TO_SDRAM/2"
      case 3'010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:450"
      attribute \amaranth.decoding "READ_SDRAM_TO_DSTFIFOS/3"
      case 3'011
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:456"
        switch \fifo_index
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:459"
          case 2'00
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:459"
          case 2'01
            assign \r_next_addr$117$next $448 [19:0]
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:459"
          case 2'10
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:459"
          case 2'11
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:512"
      attribute \amaranth.decoding "ERROR/4"
      case 3'100
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \r_next_addr$117$next 20'00000000000000000000
    end
    sync init
      update \r_next_addr$117 20'00000000000000000000
    sync posedge \sdram_clk
      update \r_next_addr$117 \r_next_addr$117$next
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:474"
  wire width 21 $451
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:474"
  wire width 21 $452
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:474"
  cell $add $453
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 21
    connect \A \r_next_addr$129
    connect \B 1'1
    connect \Y $452
  end
  connect $451 $452
  process $group_48
    assign \r_next_addr$129$next \r_next_addr$129
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:343"
    switch \fifo_controller_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:344"
      attribute \amaranth.decoding "WAITING_FOR_INITIALISE/0"
      case 3'000
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:345"
        switch { \initialised }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:345"
          case 1'1
            assign \r_next_addr$129$next 20'00000000000000000000
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:356"
      attribute \amaranth.decoding "REFRESH_OR_IDLE/1"
      case 3'001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:388"
      attribute \amaranth.decoding "WRITE_SRCFIFOS_TO_SDRAM/2"
      case 3'010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:450"
      attribute \amaranth.decoding "READ_SDRAM_TO_DSTFIFOS/3"
      case 3'011
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:456"
        switch \fifo_index
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:459"
          case 2'00
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:459"
          case 2'01
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:459"
          case 2'10
            assign \r_next_addr$129$next $451 [19:0]
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:459"
          case 2'11
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:512"
      attribute \amaranth.decoding "ERROR/4"
      case 3'100
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \r_next_addr$129$next 20'00000000000000000000
    end
    sync init
      update \r_next_addr$129 20'00000000000000000000
    sync posedge \sdram_clk
      update \r_next_addr$129 \r_next_addr$129$next
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:474"
  wire width 21 $454
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:474"
  wire width 21 $455
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:474"
  cell $add $456
    parameter \A_SIGNED 0
    parameter \A_WIDTH 20
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 21
    connect \A \r_next_addr$141
    connect \B 1'1
    connect \Y $455
  end
  connect $454 $455
  process $group_49
    assign \r_next_addr$141$next \r_next_addr$141
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:343"
    switch \fifo_controller_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:344"
      attribute \amaranth.decoding "WAITING_FOR_INITIALISE/0"
      case 3'000
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:345"
        switch { \initialised }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:345"
          case 1'1
            assign \r_next_addr$141$next 20'00000000000000000000
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:356"
      attribute \amaranth.decoding "REFRESH_OR_IDLE/1"
      case 3'001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:388"
      attribute \amaranth.decoding "WRITE_SRCFIFOS_TO_SDRAM/2"
      case 3'010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:450"
      attribute \amaranth.decoding "READ_SDRAM_TO_DSTFIFOS/3"
      case 3'011
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:456"
        switch \fifo_index
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:459"
          case 2'00
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:459"
          case 2'01
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:459"
          case 2'10
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:459"
          case 2'11
            assign \r_next_addr$141$next $454 [19:0]
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:512"
      attribute \amaranth.decoding "ERROR/4"
      case 3'100
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \r_next_addr$141$next 20'00000000000000000000
    end
    sync init
      update \r_next_addr$141 20'00000000000000000000
    sync posedge \sdram_clk
      update \r_next_addr$141 \r_next_addr$141$next
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
  wire width 4 $457
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
  cell $add $458
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \burst_index
    connect \B 1'1
    connect \Y $457
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
  wire width 1 $459
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
  cell $eq $460
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $457
    connect \B 4'1000
    connect \Y $459
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:42"
  wire width 1 \numburst_index
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:42"
  wire width 1 \numburst_index$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420"
  wire width 2 $461
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420"
  cell $add $462
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \numburst_index
    connect \B 1'1
    connect \Y $461
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420"
  wire width 1 $463
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420"
  cell $eq $464
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $461
    connect \B 2'10
    connect \Y $463
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:429"
  wire width 1 $465
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:429"
  cell $not $466
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \next_srcfifo_readable_to_sdram
    connect \Y $465
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
  wire width 4 $467
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
  cell $add $468
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \burst_index
    connect \B 1'1
    connect \Y $467
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
  wire width 1 $469
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
  cell $eq $470
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $467
    connect \B 4'1000
    connect \Y $469
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420"
  wire width 2 $471
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420"
  cell $add $472
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \numburst_index
    connect \B 1'1
    connect \Y $471
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420"
  wire width 1 $473
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420"
  cell $eq $474
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $471
    connect \B 2'10
    connect \Y $473
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:429"
  wire width 1 $475
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:429"
  cell $not $476
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \next_srcfifo_readable_to_sdram
    connect \Y $475
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
  wire width 4 $477
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
  cell $add $478
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \burst_index
    connect \B 1'1
    connect \Y $477
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
  wire width 1 $479
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
  cell $eq $480
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $477
    connect \B 4'1000
    connect \Y $479
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420"
  wire width 2 $481
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420"
  cell $add $482
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \numburst_index
    connect \B 1'1
    connect \Y $481
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420"
  wire width 1 $483
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420"
  cell $eq $484
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $481
    connect \B 2'10
    connect \Y $483
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:429"
  wire width 1 $485
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:429"
  cell $not $486
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \next_srcfifo_readable_to_sdram
    connect \Y $485
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
  wire width 4 $487
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
  cell $add $488
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \burst_index
    connect \B 1'1
    connect \Y $487
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
  wire width 1 $489
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
  cell $eq $490
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $487
    connect \B 4'1000
    connect \Y $489
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420"
  wire width 2 $491
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420"
  cell $add $492
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \numburst_index
    connect \B 1'1
    connect \Y $491
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420"
  wire width 1 $493
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420"
  cell $eq $494
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $491
    connect \B 2'10
    connect \Y $493
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:429"
  wire width 1 $495
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:429"
  cell $not $496
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \next_srcfifo_readable_to_sdram
    connect \Y $495
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
  wire width 4 $497
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
  cell $add $498
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \burst_index
    connect \B 1'1
    connect \Y $497
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
  wire width 1 $499
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
  cell $eq $500
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $497
    connect \B 4'1000
    connect \Y $499
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482"
  wire width 2 $501
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482"
  cell $add $502
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \numburst_index
    connect \B 1'1
    connect \Y $501
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482"
  wire width 1 $503
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482"
  cell $eq $504
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $501
    connect \B 2'10
    connect \Y $503
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:491"
  wire width 1 $505
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:491"
  cell $not $506
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \next_dstfifo_writeable_from_sdram
    connect \Y $505
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
  wire width 4 $507
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
  cell $add $508
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \burst_index
    connect \B 1'1
    connect \Y $507
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
  wire width 1 $509
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
  cell $eq $510
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $507
    connect \B 4'1000
    connect \Y $509
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482"
  wire width 2 $511
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482"
  cell $add $512
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \numburst_index
    connect \B 1'1
    connect \Y $511
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482"
  wire width 1 $513
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482"
  cell $eq $514
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $511
    connect \B 2'10
    connect \Y $513
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:491"
  wire width 1 $515
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:491"
  cell $not $516
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \next_dstfifo_writeable_from_sdram
    connect \Y $515
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
  wire width 4 $517
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
  cell $add $518
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \burst_index
    connect \B 1'1
    connect \Y $517
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
  wire width 1 $519
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
  cell $eq $520
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $517
    connect \B 4'1000
    connect \Y $519
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482"
  wire width 2 $521
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482"
  cell $add $522
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \numburst_index
    connect \B 1'1
    connect \Y $521
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482"
  wire width 1 $523
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482"
  cell $eq $524
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $521
    connect \B 2'10
    connect \Y $523
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:491"
  wire width 1 $525
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:491"
  cell $not $526
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \next_dstfifo_writeable_from_sdram
    connect \Y $525
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
  wire width 4 $527
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
  cell $add $528
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \burst_index
    connect \B 1'1
    connect \Y $527
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
  wire width 1 $529
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
  cell $eq $530
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $527
    connect \B 4'1000
    connect \Y $529
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482"
  wire width 2 $531
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482"
  cell $add $532
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \numburst_index
    connect \B 1'1
    connect \Y $531
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482"
  wire width 1 $533
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482"
  cell $eq $534
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $531
    connect \B 2'10
    connect \Y $533
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:491"
  wire width 1 $535
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:491"
  cell $not $536
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \next_dstfifo_writeable_from_sdram
    connect \Y $535
  end
  process $group_50
    assign \fifo_index$next \fifo_index
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:343"
    switch \fifo_controller_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:344"
      attribute \amaranth.decoding "WAITING_FOR_INITIALISE/0"
      case 3'000
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:345"
        switch { \initialised }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:345"
          case 1'1
            assign \fifo_index$next 2'00
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:356"
      attribute \amaranth.decoding "REFRESH_OR_IDLE/1"
      case 3'001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:388"
      attribute \amaranth.decoding "WRITE_SRCFIFOS_TO_SDRAM/2"
      case 3'010
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:393"
        switch \fifo_index
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397"
          case 2'00
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
            switch { $459 }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
              case 1'1
                attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420"
                switch { $463 }
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420"
                  case 1'1
                    assign \fifo_index$next \next_srcfifo_index
                    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:425"
                    switch { \request_to_refresh_soon }
                      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:425"
                      case 1'1
                      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:428"
                      case
                        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:429"
                        switch { $465 }
                          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:429"
                          case 1'1
                            assign \fifo_index$next 2'00
                        end
                    end
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:440"
                  case
                end
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:443"
              case
            end
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397"
          case 2'01
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
            switch { $469 }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
              case 1'1
                attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420"
                switch { $473 }
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420"
                  case 1'1
                    assign \fifo_index$next \next_srcfifo_index
                    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:425"
                    switch { \request_to_refresh_soon }
                      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:425"
                      case 1'1
                      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:428"
                      case
                        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:429"
                        switch { $475 }
                          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:429"
                          case 1'1
                            assign \fifo_index$next 2'00
                        end
                    end
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:440"
                  case
                end
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:443"
              case
            end
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397"
          case 2'10
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
            switch { $479 }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
              case 1'1
                attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420"
                switch { $483 }
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420"
                  case 1'1
                    assign \fifo_index$next \next_srcfifo_index
                    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:425"
                    switch { \request_to_refresh_soon }
                      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:425"
                      case 1'1
                      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:428"
                      case
                        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:429"
                        switch { $485 }
                          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:429"
                          case 1'1
                            assign \fifo_index$next 2'00
                        end
                    end
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:440"
                  case
                end
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:443"
              case
            end
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397"
          case 2'11
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
            switch { $489 }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
              case 1'1
                attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420"
                switch { $493 }
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420"
                  case 1'1
                    assign \fifo_index$next \next_srcfifo_index
                    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:425"
                    switch { \request_to_refresh_soon }
                      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:425"
                      case 1'1
                      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:428"
                      case
                        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:429"
                        switch { $495 }
                          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:429"
                          case 1'1
                            assign \fifo_index$next 2'00
                        end
                    end
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:440"
                  case
                end
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:443"
              case
            end
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:450"
      attribute \amaranth.decoding "READ_SDRAM_TO_DSTFIFOS/3"
      case 3'011
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:456"
        switch \fifo_index
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:459"
          case 2'00
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
            switch { $499 }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
              case 1'1
                attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482"
                switch { $503 }
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482"
                  case 1'1
                    assign \fifo_index$next \next_dstfifo_index
                    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:487"
                    switch { \request_to_refresh_soon }
                      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:487"
                      case 1'1
                      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:490"
                      case
                        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:491"
                        switch { $505 }
                          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:491"
                          case 1'1
                            assign \fifo_index$next 2'00
                        end
                    end
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:502"
                  case
                end
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:505"
              case
            end
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:459"
          case 2'01
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
            switch { $509 }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
              case 1'1
                attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482"
                switch { $513 }
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482"
                  case 1'1
                    assign \fifo_index$next \next_dstfifo_index
                    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:487"
                    switch { \request_to_refresh_soon }
                      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:487"
                      case 1'1
                      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:490"
                      case
                        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:491"
                        switch { $515 }
                          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:491"
                          case 1'1
                            assign \fifo_index$next 2'00
                        end
                    end
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:502"
                  case
                end
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:505"
              case
            end
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:459"
          case 2'10
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
            switch { $519 }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
              case 1'1
                attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482"
                switch { $523 }
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482"
                  case 1'1
                    assign \fifo_index$next \next_dstfifo_index
                    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:487"
                    switch { \request_to_refresh_soon }
                      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:487"
                      case 1'1
                      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:490"
                      case
                        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:491"
                        switch { $525 }
                          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:491"
                          case 1'1
                            assign \fifo_index$next 2'00
                        end
                    end
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:502"
                  case
                end
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:505"
              case
            end
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:459"
          case 2'11
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
            switch { $529 }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
              case 1'1
                attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482"
                switch { $533 }
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482"
                  case 1'1
                    assign \fifo_index$next \next_dstfifo_index
                    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:487"
                    switch { \request_to_refresh_soon }
                      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:487"
                      case 1'1
                      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:490"
                      case
                        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:491"
                        switch { $535 }
                          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:491"
                          case 1'1
                            assign \fifo_index$next 2'00
                        end
                    end
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:502"
                  case
                end
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:505"
              case
            end
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:512"
      attribute \amaranth.decoding "ERROR/4"
      case 3'100
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \fifo_index$next 2'00
    end
    sync init
      update \fifo_index 2'00
    sync posedge \sdram_clk
      update \fifo_index \fifo_index$next
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
  wire width 4 $537
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
  cell $add $538
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \burst_index
    connect \B 1'1
    connect \Y $537
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
  wire width 1 $539
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
  cell $eq $540
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $537
    connect \B 4'1000
    connect \Y $539
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420"
  wire width 2 $541
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420"
  cell $add $542
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \numburst_index
    connect \B 1'1
    connect \Y $541
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420"
  wire width 1 $543
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420"
  cell $eq $544
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $541
    connect \B 2'10
    connect \Y $543
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:429"
  wire width 1 $545
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:429"
  cell $not $546
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \next_srcfifo_readable_to_sdram
    connect \Y $545
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
  wire width 4 $547
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
  cell $add $548
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \burst_index
    connect \B 1'1
    connect \Y $547
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
  wire width 1 $549
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
  cell $eq $550
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $547
    connect \B 4'1000
    connect \Y $549
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420"
  wire width 2 $551
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420"
  cell $add $552
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \numburst_index
    connect \B 1'1
    connect \Y $551
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420"
  wire width 1 $553
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420"
  cell $eq $554
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $551
    connect \B 2'10
    connect \Y $553
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:429"
  wire width 1 $555
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:429"
  cell $not $556
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \next_srcfifo_readable_to_sdram
    connect \Y $555
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
  wire width 4 $557
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
  cell $add $558
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \burst_index
    connect \B 1'1
    connect \Y $557
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
  wire width 1 $559
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
  cell $eq $560
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $557
    connect \B 4'1000
    connect \Y $559
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420"
  wire width 2 $561
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420"
  cell $add $562
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \numburst_index
    connect \B 1'1
    connect \Y $561
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420"
  wire width 1 $563
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420"
  cell $eq $564
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $561
    connect \B 2'10
    connect \Y $563
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:429"
  wire width 1 $565
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:429"
  cell $not $566
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \next_srcfifo_readable_to_sdram
    connect \Y $565
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
  wire width 4 $567
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
  cell $add $568
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \burst_index
    connect \B 1'1
    connect \Y $567
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
  wire width 1 $569
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
  cell $eq $570
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $567
    connect \B 4'1000
    connect \Y $569
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420"
  wire width 2 $571
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420"
  cell $add $572
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \numburst_index
    connect \B 1'1
    connect \Y $571
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420"
  wire width 1 $573
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420"
  cell $eq $574
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $571
    connect \B 2'10
    connect \Y $573
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:429"
  wire width 1 $575
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:429"
  cell $not $576
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \next_srcfifo_readable_to_sdram
    connect \Y $575
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
  wire width 4 $577
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
  cell $add $578
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \burst_index
    connect \B 1'1
    connect \Y $577
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
  wire width 1 $579
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
  cell $eq $580
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $577
    connect \B 4'1000
    connect \Y $579
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482"
  wire width 2 $581
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482"
  cell $add $582
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \numburst_index
    connect \B 1'1
    connect \Y $581
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482"
  wire width 1 $583
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482"
  cell $eq $584
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $581
    connect \B 2'10
    connect \Y $583
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:491"
  wire width 1 $585
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:491"
  cell $not $586
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \next_dstfifo_writeable_from_sdram
    connect \Y $585
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
  wire width 4 $587
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
  cell $add $588
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \burst_index
    connect \B 1'1
    connect \Y $587
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
  wire width 1 $589
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
  cell $eq $590
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $587
    connect \B 4'1000
    connect \Y $589
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482"
  wire width 2 $591
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482"
  cell $add $592
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \numburst_index
    connect \B 1'1
    connect \Y $591
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482"
  wire width 1 $593
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482"
  cell $eq $594
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $591
    connect \B 2'10
    connect \Y $593
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:491"
  wire width 1 $595
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:491"
  cell $not $596
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \next_dstfifo_writeable_from_sdram
    connect \Y $595
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
  wire width 4 $597
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
  cell $add $598
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \burst_index
    connect \B 1'1
    connect \Y $597
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
  wire width 1 $599
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
  cell $eq $600
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $597
    connect \B 4'1000
    connect \Y $599
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482"
  wire width 2 $601
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482"
  cell $add $602
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \numburst_index
    connect \B 1'1
    connect \Y $601
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482"
  wire width 1 $603
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482"
  cell $eq $604
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $601
    connect \B 2'10
    connect \Y $603
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:491"
  wire width 1 $605
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:491"
  cell $not $606
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \next_dstfifo_writeable_from_sdram
    connect \Y $605
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
  wire width 4 $607
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
  cell $add $608
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \burst_index
    connect \B 1'1
    connect \Y $607
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
  wire width 1 $609
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
  cell $eq $610
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $607
    connect \B 4'1000
    connect \Y $609
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482"
  wire width 2 $611
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482"
  cell $add $612
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \numburst_index
    connect \B 1'1
    connect \Y $611
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482"
  wire width 1 $613
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482"
  cell $eq $614
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $611
    connect \B 2'10
    connect \Y $613
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:491"
  wire width 1 $615
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:491"
  cell $not $616
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \next_dstfifo_writeable_from_sdram
    connect \Y $615
  end
  process $group_51
    assign \fifo_controller_fsm_state$next \fifo_controller_fsm_state
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:343"
    switch \fifo_controller_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:344"
      attribute \amaranth.decoding "WAITING_FOR_INITIALISE/0"
      case 3'000
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:345"
        switch { \initialised }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:345"
          case 1'1
            assign \fifo_controller_fsm_state$next 3'001
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:356"
      attribute \amaranth.decoding "REFRESH_OR_IDLE/1"
      case 3'001
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:363"
        switch { \refresh_in_progress \request_to_refresh_soon }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:363"
          case 2'-1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:367"
          case 2'1-
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:370"
          case
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:372"
            switch { \next_srcfifo_readable_to_sdram }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:372"
              case 1'1
                assign \fifo_controller_fsm_state$next 3'010
            end
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:376"
            switch { \next_dstfifo_writeable_from_sdram }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:376"
              case 1'1
                assign \fifo_controller_fsm_state$next 3'011
            end
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:388"
      attribute \amaranth.decoding "WRITE_SRCFIFOS_TO_SDRAM/2"
      case 3'010
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:393"
        switch \fifo_index
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397"
          case 2'00
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
            switch { $539 }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
              case 1'1
                attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420"
                switch { $543 }
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420"
                  case 1'1
                    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:425"
                    switch { \request_to_refresh_soon }
                      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:425"
                      case 1'1
                        assign \fifo_controller_fsm_state$next 3'001
                      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:428"
                      case
                        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:429"
                        switch { $545 }
                          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:429"
                          case 1'1
                            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:432"
                            switch { \next_dstfifo_writeable_from_sdram }
                              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:432"
                              case 1'1
                                assign \fifo_controller_fsm_state$next 3'011
                              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:434"
                              case
                                assign \fifo_controller_fsm_state$next 3'001
                            end
                        end
                    end
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:440"
                  case
                end
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:443"
              case
            end
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397"
          case 2'01
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
            switch { $549 }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
              case 1'1
                attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420"
                switch { $553 }
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420"
                  case 1'1
                    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:425"
                    switch { \request_to_refresh_soon }
                      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:425"
                      case 1'1
                        assign \fifo_controller_fsm_state$next 3'001
                      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:428"
                      case
                        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:429"
                        switch { $555 }
                          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:429"
                          case 1'1
                            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:432"
                            switch { \next_dstfifo_writeable_from_sdram }
                              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:432"
                              case 1'1
                                assign \fifo_controller_fsm_state$next 3'011
                              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:434"
                              case
                                assign \fifo_controller_fsm_state$next 3'001
                            end
                        end
                    end
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:440"
                  case
                end
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:443"
              case
            end
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397"
          case 2'10
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
            switch { $559 }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
              case 1'1
                attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420"
                switch { $563 }
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420"
                  case 1'1
                    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:425"
                    switch { \request_to_refresh_soon }
                      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:425"
                      case 1'1
                        assign \fifo_controller_fsm_state$next 3'001
                      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:428"
                      case
                        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:429"
                        switch { $565 }
                          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:429"
                          case 1'1
                            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:432"
                            switch { \next_dstfifo_writeable_from_sdram }
                              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:432"
                              case 1'1
                                assign \fifo_controller_fsm_state$next 3'011
                              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:434"
                              case
                                assign \fifo_controller_fsm_state$next 3'001
                            end
                        end
                    end
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:440"
                  case
                end
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:443"
              case
            end
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397"
          case 2'11
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
            switch { $569 }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
              case 1'1
                attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420"
                switch { $573 }
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420"
                  case 1'1
                    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:425"
                    switch { \request_to_refresh_soon }
                      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:425"
                      case 1'1
                        assign \fifo_controller_fsm_state$next 3'001
                      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:428"
                      case
                        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:429"
                        switch { $575 }
                          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:429"
                          case 1'1
                            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:432"
                            switch { \next_dstfifo_writeable_from_sdram }
                              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:432"
                              case 1'1
                                assign \fifo_controller_fsm_state$next 3'011
                              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:434"
                              case
                                assign \fifo_controller_fsm_state$next 3'001
                            end
                        end
                    end
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:440"
                  case
                end
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:443"
              case
            end
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:450"
      attribute \amaranth.decoding "READ_SDRAM_TO_DSTFIFOS/3"
      case 3'011
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:456"
        switch \fifo_index
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:459"
          case 2'00
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
            switch { $579 }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
              case 1'1
                attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482"
                switch { $583 }
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482"
                  case 1'1
                    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:487"
                    switch { \request_to_refresh_soon }
                      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:487"
                      case 1'1
                        assign \fifo_controller_fsm_state$next 3'001
                      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:490"
                      case
                        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:491"
                        switch { $585 }
                          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:491"
                          case 1'1
                            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:494"
                            switch { \next_srcfifo_readable_to_sdram }
                              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:494"
                              case 1'1
                                assign \fifo_controller_fsm_state$next 3'010
                              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:496"
                              case
                                assign \fifo_controller_fsm_state$next 3'001
                            end
                        end
                    end
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:502"
                  case
                end
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:505"
              case
            end
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:459"
          case 2'01
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
            switch { $589 }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
              case 1'1
                attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482"
                switch { $593 }
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482"
                  case 1'1
                    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:487"
                    switch { \request_to_refresh_soon }
                      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:487"
                      case 1'1
                        assign \fifo_controller_fsm_state$next 3'001
                      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:490"
                      case
                        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:491"
                        switch { $595 }
                          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:491"
                          case 1'1
                            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:494"
                            switch { \next_srcfifo_readable_to_sdram }
                              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:494"
                              case 1'1
                                assign \fifo_controller_fsm_state$next 3'010
                              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:496"
                              case
                                assign \fifo_controller_fsm_state$next 3'001
                            end
                        end
                    end
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:502"
                  case
                end
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:505"
              case
            end
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:459"
          case 2'10
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
            switch { $599 }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
              case 1'1
                attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482"
                switch { $603 }
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482"
                  case 1'1
                    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:487"
                    switch { \request_to_refresh_soon }
                      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:487"
                      case 1'1
                        assign \fifo_controller_fsm_state$next 3'001
                      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:490"
                      case
                        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:491"
                        switch { $605 }
                          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:491"
                          case 1'1
                            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:494"
                            switch { \next_srcfifo_readable_to_sdram }
                              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:494"
                              case 1'1
                                assign \fifo_controller_fsm_state$next 3'010
                              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:496"
                              case
                                assign \fifo_controller_fsm_state$next 3'001
                            end
                        end
                    end
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:502"
                  case
                end
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:505"
              case
            end
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:459"
          case 2'11
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
            switch { $609 }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
              case 1'1
                attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482"
                switch { $613 }
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482"
                  case 1'1
                    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:487"
                    switch { \request_to_refresh_soon }
                      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:487"
                      case 1'1
                        assign \fifo_controller_fsm_state$next 3'001
                      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:490"
                      case
                        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:491"
                        switch { $615 }
                          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:491"
                          case 1'1
                            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:494"
                            switch { \next_srcfifo_readable_to_sdram }
                              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:494"
                              case 1'1
                                assign \fifo_controller_fsm_state$next 3'010
                              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:496"
                              case
                                assign \fifo_controller_fsm_state$next 3'001
                            end
                        end
                    end
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:502"
                  case
                end
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:505"
              case
            end
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:512"
      attribute \amaranth.decoding "ERROR/4"
      case 3'100
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \fifo_controller_fsm_state$next 3'000
    end
    sync init
      update \fifo_controller_fsm_state 3'000
    sync posedge \sdram_clk
      update \fifo_controller_fsm_state \fifo_controller_fsm_state$next
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:364"
  wire width 1 $617
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:364"
  cell $not $618
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \in_progress
    connect \Y $617
  end
  process $group_52
    assign \trigger_refresh 1'0
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:343"
    switch \fifo_controller_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:344"
      attribute \amaranth.decoding "WAITING_FOR_INITIALISE/0"
      case 3'000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:356"
      attribute \amaranth.decoding "REFRESH_OR_IDLE/1"
      case 3'001
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:363"
        switch { \refresh_in_progress \request_to_refresh_soon }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:363"
          case 2'-1
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:364"
            switch { $617 }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:364"
              case 1'1
                assign \trigger_refresh 1'1
            end
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:367"
          case 2'1-
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:370"
          case
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:388"
      attribute \amaranth.decoding "WRITE_SRCFIFOS_TO_SDRAM/2"
      case 3'010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:450"
      attribute \amaranth.decoding "READ_SDRAM_TO_DSTFIFOS/3"
      case 3'011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:512"
      attribute \amaranth.decoding "ERROR/4"
      case 3'100
    end
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:399"
  wire width 1 $619
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:399"
  cell $eq $620
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \burst_index
    connect \B 1'0
    connect \Y $619
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:399"
  wire width 1 $621
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:399"
  cell $eq $622
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \burst_index
    connect \B 1'0
    connect \Y $621
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:399"
  wire width 1 $623
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:399"
  cell $eq $624
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \burst_index
    connect \B 1'0
    connect \Y $623
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:399"
  wire width 1 $625
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:399"
  cell $eq $626
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \burst_index
    connect \B 1'0
    connect \Y $625
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:462"
  wire width 1 $627
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:462"
  cell $eq $628
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \burst_index
    connect \B 1'0
    connect \Y $627
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:462"
  wire width 1 $629
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:462"
  cell $eq $630
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \burst_index
    connect \B 1'0
    connect \Y $629
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:462"
  wire width 1 $631
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:462"
  cell $eq $632
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \burst_index
    connect \B 1'0
    connect \Y $631
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:462"
  wire width 1 $633
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:462"
  cell $eq $634
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \burst_index
    connect \B 1'0
    connect \Y $633
  end
  process $group_53
    assign \sdram_addr 22'0000000000000000000000
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:343"
    switch \fifo_controller_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:344"
      attribute \amaranth.decoding "WAITING_FOR_INITIALISE/0"
      case 3'000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:356"
      attribute \amaranth.decoding "REFRESH_OR_IDLE/1"
      case 3'001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:388"
      attribute \amaranth.decoding "WRITE_SRCFIFOS_TO_SDRAM/2"
      case 3'010
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:393"
        switch \fifo_index
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397"
          case 2'00
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:399"
            switch { $619 }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:399"
              case 1'1
                assign \sdram_addr { \fifo_index \w_next_addr }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:403"
              case
                assign \sdram_addr 22'0000000000000000000000
            end
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397"
          case 2'01
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:399"
            switch { $621 }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:399"
              case 1'1
                assign \sdram_addr { \fifo_index \w_next_addr$118 }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:403"
              case
                assign \sdram_addr 22'0000000000000000000000
            end
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397"
          case 2'10
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:399"
            switch { $623 }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:399"
              case 1'1
                assign \sdram_addr { \fifo_index \w_next_addr$130 }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:403"
              case
                assign \sdram_addr 22'0000000000000000000000
            end
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397"
          case 2'11
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:399"
            switch { $625 }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:399"
              case 1'1
                assign \sdram_addr { \fifo_index \w_next_addr$142 }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:403"
              case
                assign \sdram_addr 22'0000000000000000000000
            end
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:450"
      attribute \amaranth.decoding "READ_SDRAM_TO_DSTFIFOS/3"
      case 3'011
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:456"
        switch \fifo_index
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:459"
          case 2'00
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:462"
            switch { $627 }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:462"
              case 1'1
                assign \sdram_addr { \fifo_index \r_next_addr }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:464"
              case
                assign \sdram_addr 22'0000000000000000000000
            end
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:459"
          case 2'01
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:462"
            switch { $629 }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:462"
              case 1'1
                assign \sdram_addr { \fifo_index \r_next_addr$117 }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:464"
              case
                assign \sdram_addr 22'0000000000000000000000
            end
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:459"
          case 2'10
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:462"
            switch { $631 }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:462"
              case 1'1
                assign \sdram_addr { \fifo_index \r_next_addr$129 }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:464"
              case
                assign \sdram_addr 22'0000000000000000000000
            end
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:459"
          case 2'11
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:462"
            switch { $633 }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:462"
              case 1'1
                assign \sdram_addr { \fifo_index \r_next_addr$141 }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:464"
              case
                assign \sdram_addr 22'0000000000000000000000
            end
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:512"
      attribute \amaranth.decoding "ERROR/4"
      case 3'100
    end
    sync init
  end
  process $group_54
    assign \sdram_data 16'0000000000000000
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:343"
    switch \fifo_controller_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:344"
      attribute \amaranth.decoding "WAITING_FOR_INITIALISE/0"
      case 3'000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:356"
      attribute \amaranth.decoding "REFRESH_OR_IDLE/1"
      case 3'001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:388"
      attribute \amaranth.decoding "WRITE_SRCFIFOS_TO_SDRAM/2"
      case 3'010
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:393"
        switch \fifo_index
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397"
          case 2'00
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:408"
            switch \fifo_index
              case 2'00
                assign \sdram_data \fifo_0_src_r_data
              case 2'01
                assign \sdram_data \fifo_1_src_r_data
              case 2'10
                assign \sdram_data \fifo_2_src_r_data
              case 2'--
                assign \sdram_data \fifo_3_src_r_data
            end
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397"
          case 2'01
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:408"
            switch \fifo_index
              case 2'00
                assign \sdram_data \fifo_0_src_r_data
              case 2'01
                assign \sdram_data \fifo_1_src_r_data
              case 2'10
                assign \sdram_data \fifo_2_src_r_data
              case 2'--
                assign \sdram_data \fifo_3_src_r_data
            end
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397"
          case 2'10
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:408"
            switch \fifo_index
              case 2'00
                assign \sdram_data \fifo_0_src_r_data
              case 2'01
                assign \sdram_data \fifo_1_src_r_data
              case 2'10
                assign \sdram_data \fifo_2_src_r_data
              case 2'--
                assign \sdram_data \fifo_3_src_r_data
            end
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397"
          case 2'11
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:408"
            switch \fifo_index
              case 2'00
                assign \sdram_data \fifo_0_src_r_data
              case 2'01
                assign \sdram_data \fifo_1_src_r_data
              case 2'10
                assign \sdram_data \fifo_2_src_r_data
              case 2'--
                assign \sdram_data \fifo_3_src_r_data
            end
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:450"
      attribute \amaranth.decoding "READ_SDRAM_TO_DSTFIFOS/3"
      case 3'011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:512"
      attribute \amaranth.decoding "ERROR/4"
      case 3'100
    end
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
  wire width 4 $635
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
  cell $add $636
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \burst_index
    connect \B 1'1
    connect \Y $635
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
  wire width 1 $637
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
  cell $eq $638
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $635
    connect \B 4'1000
    connect \Y $637
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:444"
  wire width 4 $639
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:444"
  wire width 4 $640
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:444"
  cell $add $641
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \burst_index
    connect \B 1'1
    connect \Y $640
  end
  connect $639 $640
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
  wire width 4 $642
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
  cell $add $643
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \burst_index
    connect \B 1'1
    connect \Y $642
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
  wire width 1 $644
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
  cell $eq $645
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $642
    connect \B 4'1000
    connect \Y $644
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:444"
  wire width 4 $646
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:444"
  wire width 4 $647
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:444"
  cell $add $648
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \burst_index
    connect \B 1'1
    connect \Y $647
  end
  connect $646 $647
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
  wire width 4 $649
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
  cell $add $650
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \burst_index
    connect \B 1'1
    connect \Y $649
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
  wire width 1 $651
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
  cell $eq $652
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $649
    connect \B 4'1000
    connect \Y $651
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:444"
  wire width 4 $653
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:444"
  wire width 4 $654
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:444"
  cell $add $655
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \burst_index
    connect \B 1'1
    connect \Y $654
  end
  connect $653 $654
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
  wire width 4 $656
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
  cell $add $657
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \burst_index
    connect \B 1'1
    connect \Y $656
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
  wire width 1 $658
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
  cell $eq $659
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $656
    connect \B 4'1000
    connect \Y $658
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:444"
  wire width 4 $660
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:444"
  wire width 4 $661
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:444"
  cell $add $662
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \burst_index
    connect \B 1'1
    connect \Y $661
  end
  connect $660 $661
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
  wire width 4 $663
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
  cell $add $664
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \burst_index
    connect \B 1'1
    connect \Y $663
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
  wire width 1 $665
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
  cell $eq $666
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $663
    connect \B 4'1000
    connect \Y $665
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:506"
  wire width 4 $667
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:506"
  wire width 4 $668
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:506"
  cell $add $669
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \burst_index
    connect \B 1'1
    connect \Y $668
  end
  connect $667 $668
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
  wire width 4 $670
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
  cell $add $671
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \burst_index
    connect \B 1'1
    connect \Y $670
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
  wire width 1 $672
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
  cell $eq $673
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $670
    connect \B 4'1000
    connect \Y $672
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:506"
  wire width 4 $674
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:506"
  wire width 4 $675
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:506"
  cell $add $676
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \burst_index
    connect \B 1'1
    connect \Y $675
  end
  connect $674 $675
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
  wire width 4 $677
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
  cell $add $678
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \burst_index
    connect \B 1'1
    connect \Y $677
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
  wire width 1 $679
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
  cell $eq $680
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $677
    connect \B 4'1000
    connect \Y $679
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:506"
  wire width 4 $681
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:506"
  wire width 4 $682
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:506"
  cell $add $683
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \burst_index
    connect \B 1'1
    connect \Y $682
  end
  connect $681 $682
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
  wire width 4 $684
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
  cell $add $685
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \burst_index
    connect \B 1'1
    connect \Y $684
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
  wire width 1 $686
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
  cell $eq $687
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $684
    connect \B 4'1000
    connect \Y $686
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:506"
  wire width 4 $688
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:506"
  wire width 4 $689
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:506"
  cell $add $690
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \burst_index
    connect \B 1'1
    connect \Y $689
  end
  connect $688 $689
  process $group_55
    assign \burst_index$next \burst_index
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:343"
    switch \fifo_controller_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:344"
      attribute \amaranth.decoding "WAITING_FOR_INITIALISE/0"
      case 3'000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:356"
      attribute \amaranth.decoding "REFRESH_OR_IDLE/1"
      case 3'001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:388"
      attribute \amaranth.decoding "WRITE_SRCFIFOS_TO_SDRAM/2"
      case 3'010
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:393"
        switch \fifo_index
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397"
          case 2'00
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
            switch { $637 }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
              case 1'1
                assign \burst_index$next 3'000
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:443"
              case
                assign \burst_index$next $639 [2:0]
            end
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397"
          case 2'01
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
            switch { $644 }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
              case 1'1
                assign \burst_index$next 3'000
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:443"
              case
                assign \burst_index$next $646 [2:0]
            end
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397"
          case 2'10
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
            switch { $651 }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
              case 1'1
                assign \burst_index$next 3'000
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:443"
              case
                assign \burst_index$next $653 [2:0]
            end
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397"
          case 2'11
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
            switch { $658 }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
              case 1'1
                assign \burst_index$next 3'000
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:443"
              case
                assign \burst_index$next $660 [2:0]
            end
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:450"
      attribute \amaranth.decoding "READ_SDRAM_TO_DSTFIFOS/3"
      case 3'011
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:456"
        switch \fifo_index
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:459"
          case 2'00
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
            switch { $665 }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
              case 1'1
                assign \burst_index$next 3'000
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:505"
              case
                assign \burst_index$next $667 [2:0]
            end
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:459"
          case 2'01
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
            switch { $672 }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
              case 1'1
                assign \burst_index$next 3'000
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:505"
              case
                assign \burst_index$next $674 [2:0]
            end
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:459"
          case 2'10
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
            switch { $679 }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
              case 1'1
                assign \burst_index$next 3'000
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:505"
              case
                assign \burst_index$next $681 [2:0]
            end
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:459"
          case 2'11
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
            switch { $686 }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
              case 1'1
                assign \burst_index$next 3'000
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:505"
              case
                assign \burst_index$next $688 [2:0]
            end
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:512"
      attribute \amaranth.decoding "ERROR/4"
      case 3'100
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \burst_index$next 3'000
    end
    sync init
      update \burst_index 3'000
    sync posedge \sdram_clk
      update \burst_index \burst_index$next
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
  wire width 4 $691
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
  cell $add $692
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \burst_index
    connect \B 1'1
    connect \Y $691
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
  wire width 1 $693
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
  cell $eq $694
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $691
    connect \B 4'1000
    connect \Y $693
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420"
  wire width 2 $695
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420"
  cell $add $696
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \numburst_index
    connect \B 1'1
    connect \Y $695
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420"
  wire width 1 $697
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420"
  cell $eq $698
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $695
    connect \B 2'10
    connect \Y $697
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:441"
  wire width 2 $699
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:441"
  wire width 2 $700
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:441"
  cell $add $701
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \numburst_index
    connect \B 1'1
    connect \Y $700
  end
  connect $699 $700
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
  wire width 4 $702
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
  cell $add $703
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \burst_index
    connect \B 1'1
    connect \Y $702
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
  wire width 1 $704
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
  cell $eq $705
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $702
    connect \B 4'1000
    connect \Y $704
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420"
  wire width 2 $706
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420"
  cell $add $707
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \numburst_index
    connect \B 1'1
    connect \Y $706
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420"
  wire width 1 $708
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420"
  cell $eq $709
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $706
    connect \B 2'10
    connect \Y $708
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:441"
  wire width 2 $710
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:441"
  wire width 2 $711
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:441"
  cell $add $712
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \numburst_index
    connect \B 1'1
    connect \Y $711
  end
  connect $710 $711
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
  wire width 4 $713
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
  cell $add $714
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \burst_index
    connect \B 1'1
    connect \Y $713
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
  wire width 1 $715
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
  cell $eq $716
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $713
    connect \B 4'1000
    connect \Y $715
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420"
  wire width 2 $717
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420"
  cell $add $718
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \numburst_index
    connect \B 1'1
    connect \Y $717
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420"
  wire width 1 $719
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420"
  cell $eq $720
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $717
    connect \B 2'10
    connect \Y $719
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:441"
  wire width 2 $721
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:441"
  wire width 2 $722
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:441"
  cell $add $723
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \numburst_index
    connect \B 1'1
    connect \Y $722
  end
  connect $721 $722
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
  wire width 4 $724
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
  cell $add $725
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \burst_index
    connect \B 1'1
    connect \Y $724
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
  wire width 1 $726
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
  cell $eq $727
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $724
    connect \B 4'1000
    connect \Y $726
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420"
  wire width 2 $728
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420"
  cell $add $729
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \numburst_index
    connect \B 1'1
    connect \Y $728
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420"
  wire width 1 $730
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420"
  cell $eq $731
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $728
    connect \B 2'10
    connect \Y $730
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:441"
  wire width 2 $732
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:441"
  wire width 2 $733
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:441"
  cell $add $734
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \numburst_index
    connect \B 1'1
    connect \Y $733
  end
  connect $732 $733
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
  wire width 4 $735
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
  cell $add $736
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \burst_index
    connect \B 1'1
    connect \Y $735
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
  wire width 1 $737
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
  cell $eq $738
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $735
    connect \B 4'1000
    connect \Y $737
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482"
  wire width 2 $739
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482"
  cell $add $740
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \numburst_index
    connect \B 1'1
    connect \Y $739
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482"
  wire width 1 $741
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482"
  cell $eq $742
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $739
    connect \B 2'10
    connect \Y $741
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:503"
  wire width 2 $743
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:503"
  wire width 2 $744
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:503"
  cell $add $745
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \numburst_index
    connect \B 1'1
    connect \Y $744
  end
  connect $743 $744
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
  wire width 4 $746
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
  cell $add $747
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \burst_index
    connect \B 1'1
    connect \Y $746
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
  wire width 1 $748
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
  cell $eq $749
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $746
    connect \B 4'1000
    connect \Y $748
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482"
  wire width 2 $750
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482"
  cell $add $751
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \numburst_index
    connect \B 1'1
    connect \Y $750
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482"
  wire width 1 $752
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482"
  cell $eq $753
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $750
    connect \B 2'10
    connect \Y $752
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:503"
  wire width 2 $754
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:503"
  wire width 2 $755
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:503"
  cell $add $756
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \numburst_index
    connect \B 1'1
    connect \Y $755
  end
  connect $754 $755
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
  wire width 4 $757
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
  cell $add $758
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \burst_index
    connect \B 1'1
    connect \Y $757
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
  wire width 1 $759
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
  cell $eq $760
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $757
    connect \B 4'1000
    connect \Y $759
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482"
  wire width 2 $761
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482"
  cell $add $762
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \numburst_index
    connect \B 1'1
    connect \Y $761
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482"
  wire width 1 $763
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482"
  cell $eq $764
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $761
    connect \B 2'10
    connect \Y $763
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:503"
  wire width 2 $765
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:503"
  wire width 2 $766
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:503"
  cell $add $767
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \numburst_index
    connect \B 1'1
    connect \Y $766
  end
  connect $765 $766
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
  wire width 4 $768
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
  cell $add $769
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \burst_index
    connect \B 1'1
    connect \Y $768
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
  wire width 1 $770
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
  cell $eq $771
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $768
    connect \B 4'1000
    connect \Y $770
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482"
  wire width 2 $772
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482"
  cell $add $773
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \numburst_index
    connect \B 1'1
    connect \Y $772
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482"
  wire width 1 $774
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482"
  cell $eq $775
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $772
    connect \B 2'10
    connect \Y $774
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:503"
  wire width 2 $776
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:503"
  wire width 2 $777
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:503"
  cell $add $778
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \numburst_index
    connect \B 1'1
    connect \Y $777
  end
  connect $776 $777
  process $group_56
    assign \numburst_index$next \numburst_index
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:343"
    switch \fifo_controller_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:344"
      attribute \amaranth.decoding "WAITING_FOR_INITIALISE/0"
      case 3'000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:356"
      attribute \amaranth.decoding "REFRESH_OR_IDLE/1"
      case 3'001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:388"
      attribute \amaranth.decoding "WRITE_SRCFIFOS_TO_SDRAM/2"
      case 3'010
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:393"
        switch \fifo_index
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397"
          case 2'00
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
            switch { $693 }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
              case 1'1
                attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420"
                switch { $697 }
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420"
                  case 1'1
                    assign \numburst_index$next 1'0
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:440"
                  case
                    assign \numburst_index$next $699 [0]
                end
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:443"
              case
            end
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397"
          case 2'01
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
            switch { $704 }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
              case 1'1
                attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420"
                switch { $708 }
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420"
                  case 1'1
                    assign \numburst_index$next 1'0
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:440"
                  case
                    assign \numburst_index$next $710 [0]
                end
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:443"
              case
            end
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397"
          case 2'10
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
            switch { $715 }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
              case 1'1
                attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420"
                switch { $719 }
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420"
                  case 1'1
                    assign \numburst_index$next 1'0
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:440"
                  case
                    assign \numburst_index$next $721 [0]
                end
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:443"
              case
            end
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:397"
          case 2'11
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
            switch { $726 }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:417"
              case 1'1
                attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420"
                switch { $730 }
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:420"
                  case 1'1
                    assign \numburst_index$next 1'0
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:440"
                  case
                    assign \numburst_index$next $732 [0]
                end
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:443"
              case
            end
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:450"
      attribute \amaranth.decoding "READ_SDRAM_TO_DSTFIFOS/3"
      case 3'011
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:456"
        switch \fifo_index
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:459"
          case 2'00
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
            switch { $737 }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
              case 1'1
                attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482"
                switch { $741 }
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482"
                  case 1'1
                    assign \numburst_index$next 1'0
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:502"
                  case
                    assign \numburst_index$next $743 [0]
                end
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:505"
              case
            end
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:459"
          case 2'01
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
            switch { $748 }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
              case 1'1
                attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482"
                switch { $752 }
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482"
                  case 1'1
                    assign \numburst_index$next 1'0
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:502"
                  case
                    assign \numburst_index$next $754 [0]
                end
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:505"
              case
            end
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:459"
          case 2'10
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
            switch { $759 }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
              case 1'1
                attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482"
                switch { $763 }
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482"
                  case 1'1
                    assign \numburst_index$next 1'0
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:502"
                  case
                    assign \numburst_index$next $765 [0]
                end
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:505"
              case
            end
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:459"
          case 2'11
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
            switch { $770 }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:479"
              case 1'1
                attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482"
                switch { $774 }
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:482"
                  case 1'1
                    assign \numburst_index$next 1'0
                  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:502"
                  case
                    assign \numburst_index$next $776 [0]
                end
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:505"
              case
            end
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:512"
      attribute \amaranth.decoding "ERROR/4"
      case 3'100
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \numburst_index$next 1'0
    end
    sync init
      update \numburst_index 1'0
    sync posedge \sdram_clk
      update \numburst_index \numburst_index$next
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller.read_write_controller"
module \read_write_controller
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 input 0 \sdram_rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 input 1 \sdram_clk
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:149"
  wire width 13 output 2 \ios__o_a
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:149"
  wire width 2 output 3 \ios__o_ba
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:149"
  wire width 1 output 4 \ios__o_clk_en
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:149"
  wire width 1 output 5 \ios__o_dqm
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:149"
  wire width 16 output 6 \ios__o_dq
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:149"
  wire width 16 input 7 \ios__i_dq
  attribute \enum_base_type "cmd_to_dram_ic"
  attribute \enum_value_0000 "CMDO_DESL"
  attribute \enum_value_0001 "CMDO_NOP"
  attribute \enum_value_0010 "CMDO_BST"
  attribute \enum_value_0011 "CMDO_READ"
  attribute \enum_value_0100 "CMDO_READ_AP"
  attribute \enum_value_0101 "CMDO_WRITE"
  attribute \enum_value_0110 "CMDO_WRITE_AP"
  attribute \enum_value_0111 "CMDO_ACT"
  attribute \enum_value_1000 "CMDO_PRE"
  attribute \enum_value_1001 "CMDO_PALL"
  attribute \enum_value_1010 "CMDO_REF"
  attribute \enum_value_1011 "CMDO_SELF"
  attribute \enum_value_1100 "CMDO_MRS"
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:149"
  wire width 4 output 8 \ios__o_cmd
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:59"
  wire width 1 output 9 \readback_sdram_pipeline_active
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:60"
  wire width 22 output 10 \readback_sdram_addr
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:61"
  wire width 16 output 11 \readback_sdram_data
  attribute \enum_base_type "rw_cmds"
  attribute \enum_value_00 "RW_IDLE"
  attribute \enum_value_01 "RW_READ_16W"
  attribute \enum_value_10 "RW_WRITE_16W"
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:140"
  wire width 2 input 12 \task_request
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:144"
  wire width 1 output 13 \in_progress
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:40"
  wire width 3 input 14 \burst_index
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:56"
  wire width 22 input 15 \sdram_addr
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:57"
  wire width 16 input 16 \sdram_data
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:73"
  wire width 25 \shared_timer
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:73"
  wire width 25 \shared_timer$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:91"
  wire width 1 $1
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:91"
  cell $gt $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 25
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \shared_timer
    connect \B 1'0
    connect \Y $1
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:93"
  wire width 26 $3
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:93"
  wire width 26 $4
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:93"
  cell $sub $5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 25
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 26
    connect \A \shared_timer
    connect \B 1'1
    connect \Y $4
  end
  connect $3 $4
  process $group_0
    assign \shared_timer$next \shared_timer
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:91"
    switch { $1 }
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:91"
      case 1'1
        assign \shared_timer$next $3 [24:0]
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \shared_timer$next 25'0000000000000000000000000
    end
    sync init
      update \shared_timer 25'0000000000000000000000000
    sync posedge \sdram_clk
      update \shared_timer \shared_timer$next
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:74"
  wire width 25 \shared_timer_1
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:74"
  wire width 25 \shared_timer_1$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:95"
  wire width 1 $6
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:95"
  cell $gt $7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 25
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \shared_timer_1
    connect \B 1'0
    connect \Y $6
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:97"
  wire width 26 $8
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:97"
  wire width 26 $9
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:97"
  cell $sub $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 25
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 26
    connect \A \shared_timer_1
    connect \B 1'1
    connect \Y $9
  end
  connect $8 $9
  process $group_1
    assign \shared_timer_1$next \shared_timer_1
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:95"
    switch { $6 }
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:95"
      case 1'1
        assign \shared_timer_1$next $8 [24:0]
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \shared_timer_1$next 25'0000000000000000000000000
    end
    sync init
      update \shared_timer_1 25'0000000000000000000000000
    sync posedge \sdram_clk
      update \shared_timer_1 \shared_timer_1$next
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:75"
  wire width 25 \shared_timer_2
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:75"
  wire width 25 \shared_timer_2$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:99"
  wire width 1 $11
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:99"
  cell $gt $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 25
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \shared_timer_2
    connect \B 1'0
    connect \Y $11
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:101"
  wire width 26 $13
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:101"
  wire width 26 $14
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:101"
  cell $sub $15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 25
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 26
    connect \A \shared_timer_2
    connect \B 1'1
    connect \Y $14
  end
  connect $13 $14
  process $group_2
    assign \shared_timer_2$next \shared_timer_2
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:99"
    switch { $11 }
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:99"
      case 1'1
        assign \shared_timer_2$next $13 [24:0]
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \shared_timer_2$next 25'0000000000000000000000000
    end
    sync init
      update \shared_timer_2 25'0000000000000000000000000
    sync posedge \sdram_clk
      update \shared_timer_2 \shared_timer_2$next
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:76"
  wire width 25 \shared_timer_3
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:76"
  wire width 25 \shared_timer_3$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:103"
  wire width 1 $16
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:103"
  cell $gt $17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 25
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \shared_timer_3
    connect \B 1'0
    connect \Y $16
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:105"
  wire width 26 $18
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:105"
  wire width 26 $19
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:105"
  cell $sub $20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 25
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 26
    connect \A \shared_timer_3
    connect \B 1'1
    connect \Y $19
  end
  connect $18 $19
  process $group_3
    assign \shared_timer_3$next \shared_timer_3
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:103"
    switch { $16 }
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:103"
      case 1'1
        assign \shared_timer_3$next $18 [24:0]
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \shared_timer_3$next 25'0000000000000000000000000
    end
    sync init
      update \shared_timer_3 25'0000000000000000000000000
    sync posedge \sdram_clk
      update \shared_timer_3 \shared_timer_3$next
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:77"
  wire width 1 \shared_timer_done
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:110"
  wire width 1 $21
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:110"
  cell $eq $22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 25
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \shared_timer
    connect \B 1'1
    connect \Y $21
  end
  process $group_4
    assign \shared_timer_done 1'0
    assign \shared_timer_done $21
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:78"
  wire width 1 \shared_timer_done_1
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:111"
  wire width 1 $23
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:111"
  cell $eq $24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 25
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \shared_timer_1
    connect \B 1'1
    connect \Y $23
  end
  process $group_5
    assign \shared_timer_done_1 1'0
    assign \shared_timer_done_1 $23
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:79"
  wire width 1 \shared_timer_done_2
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:112"
  wire width 1 $25
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:112"
  cell $eq $26
    parameter \A_SIGNED 0
    parameter \A_WIDTH 25
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \shared_timer_2
    connect \B 1'1
    connect \Y $25
  end
  process $group_6
    assign \shared_timer_done_2 1'0
    assign \shared_timer_done_2 $25
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:80"
  wire width 1 \shared_timer_done_3
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:113"
  wire width 1 $27
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:113"
  cell $eq $28
    parameter \A_SIGNED 0
    parameter \A_WIDTH 25
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \shared_timer_3
    connect \B 1'1
    connect \Y $27
  end
  process $group_7
    assign \shared_timer_done_3 1'0
    assign \shared_timer_done_3 $27
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:81"
  wire width 1 \shared_timer_inactive
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:117"
  wire width 1 $29
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:117"
  cell $eq $30
    parameter \A_SIGNED 0
    parameter \A_WIDTH 25
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \shared_timer
    connect \B 1'0
    connect \Y $29
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:117"
  wire width 1 $31
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:117"
  cell $eq $32
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \shared_timer_done
    connect \B 1'0
    connect \Y $31
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:117"
  wire width 1 $33
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:117"
  cell $and $34
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $29
    connect \B $31
    connect \Y $33
  end
  process $group_8
    assign \shared_timer_inactive 1'0
    assign \shared_timer_inactive $33
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:82"
  wire width 1 \shared_timer_inactive_1
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:118"
  wire width 1 $35
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:118"
  cell $eq $36
    parameter \A_SIGNED 0
    parameter \A_WIDTH 25
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \shared_timer_1
    connect \B 1'0
    connect \Y $35
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:118"
  wire width 1 $37
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:118"
  cell $eq $38
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \shared_timer_done_1
    connect \B 1'0
    connect \Y $37
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:118"
  wire width 1 $39
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:118"
  cell $and $40
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $35
    connect \B $37
    connect \Y $39
  end
  process $group_9
    assign \shared_timer_inactive_1 1'0
    assign \shared_timer_inactive_1 $39
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:83"
  wire width 1 \shared_timer_inactive_2
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:119"
  wire width 1 $41
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:119"
  cell $eq $42
    parameter \A_SIGNED 0
    parameter \A_WIDTH 25
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \shared_timer_2
    connect \B 1'0
    connect \Y $41
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:119"
  wire width 1 $43
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:119"
  cell $eq $44
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \shared_timer_done_2
    connect \B 1'0
    connect \Y $43
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:119"
  wire width 1 $45
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:119"
  cell $and $46
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $41
    connect \B $43
    connect \Y $45
  end
  process $group_10
    assign \shared_timer_inactive_2 1'0
    assign \shared_timer_inactive_2 $45
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:84"
  wire width 1 \shared_timer_inactive_3
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:120"
  wire width 1 $47
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:120"
  cell $eq $48
    parameter \A_SIGNED 0
    parameter \A_WIDTH 25
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \shared_timer_3
    connect \B 1'0
    connect \Y $47
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:120"
  wire width 1 $49
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:120"
  cell $eq $50
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \shared_timer_done_3
    connect \B 1'0
    connect \Y $49
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:120"
  wire width 1 $51
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/base.py:120"
  cell $and $52
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $47
    connect \B $49
    connect \Y $51
  end
  process $group_11
    assign \shared_timer_inactive_3 1'0
    assign \shared_timer_inactive_3 $51
    sync init
  end
  process $group_12
    assign \ios__o_clk_en 1'0
    assign \ios__o_clk_en 1'1
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:231"
  wire width 22 \addr_temp
  process $group_13
    assign \addr_temp 22'0000000000000000000000
    assign \addr_temp \sdram_addr
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:224"
  wire width 2 \o_bank
  process $group_14
    assign \o_bank 2'00
    assign \o_bank \addr_temp [4:3]
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:225"
  wire width 9 \o_col
  process $group_15
    assign \o_col 9'000000000
    assign \o_col { \addr_temp [10:5] \addr_temp [2:0] }
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:223"
  wire width 11 \o_row
  process $group_16
    assign \o_row 11'00000000000
    assign \o_row \addr_temp [21:11]
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:226"
  wire width 16 \w_data
  process $group_17
    assign \w_data 16'0000000000000000
    assign \w_data \sdram_data
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:259"
  wire width 1 \IN_PROGRESS
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:259"
  wire width 1 \IN_PROGRESS$53
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:259"
  wire width 1 \IN_PROGRESS$54
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:259"
  wire width 1 \IN_PROGRESS$55
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:269"
  wire width 1 $56
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:269"
  cell $ne $57
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { \IN_PROGRESS$55 \IN_PROGRESS$54 \IN_PROGRESS$53 \IN_PROGRESS }
    connect \B 1'0
    connect \Y $56
  end
  process $group_18
    assign \in_progress 1'0
    assign \in_progress $56
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280"
  wire width 5 \rw_bank_0_fsm_state
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280"
  wire width 5 \rw_bank_0_fsm_state$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280"
  wire width 5 \rw_bank_1_fsm_state
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280"
  wire width 5 \rw_bank_1_fsm_state$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280"
  wire width 5 \rw_bank_2_fsm_state
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280"
  wire width 5 \rw_bank_2_fsm_state$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280"
  wire width 5 \rw_bank_3_fsm_state
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280"
  wire width 5 \rw_bank_3_fsm_state$next
  process $group_19
    assign \ios__o_dqm 1'0
    assign \ios__o_dqm 1'1
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280"
    switch \rw_bank_0_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
        assign \ios__o_dqm 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
        assign \ios__o_dqm 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
        assign \ios__o_dqm 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
        assign \ios__o_dqm 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
        assign \ios__o_dqm 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
        assign \ios__o_dqm 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
        assign \ios__o_dqm 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
        assign \ios__o_dqm 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
        assign \ios__o_dqm 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
        assign \ios__o_dqm 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
        assign \ios__o_dqm 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
        assign \ios__o_dqm 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
        assign \ios__o_dqm 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
        assign \ios__o_dqm 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
        assign \ios__o_dqm 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
        assign \ios__o_dqm 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:392"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280"
    switch \rw_bank_1_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
        assign \ios__o_dqm 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
        assign \ios__o_dqm 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
        assign \ios__o_dqm 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
        assign \ios__o_dqm 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
        assign \ios__o_dqm 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
        assign \ios__o_dqm 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
        assign \ios__o_dqm 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
        assign \ios__o_dqm 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
        assign \ios__o_dqm 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
        assign \ios__o_dqm 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
        assign \ios__o_dqm 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
        assign \ios__o_dqm 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
        assign \ios__o_dqm 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
        assign \ios__o_dqm 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
        assign \ios__o_dqm 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
        assign \ios__o_dqm 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:392"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280"
    switch \rw_bank_2_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
        assign \ios__o_dqm 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
        assign \ios__o_dqm 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
        assign \ios__o_dqm 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
        assign \ios__o_dqm 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
        assign \ios__o_dqm 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
        assign \ios__o_dqm 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
        assign \ios__o_dqm 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
        assign \ios__o_dqm 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
        assign \ios__o_dqm 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
        assign \ios__o_dqm 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
        assign \ios__o_dqm 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
        assign \ios__o_dqm 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
        assign \ios__o_dqm 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
        assign \ios__o_dqm 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
        assign \ios__o_dqm 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
        assign \ios__o_dqm 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:392"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280"
    switch \rw_bank_3_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
        assign \ios__o_dqm 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
        assign \ios__o_dqm 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
        assign \ios__o_dqm 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
        assign \ios__o_dqm 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
        assign \ios__o_dqm 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
        assign \ios__o_dqm 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
        assign \ios__o_dqm 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
        assign \ios__o_dqm 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
        assign \ios__o_dqm 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
        assign \ios__o_dqm 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
        assign \ios__o_dqm 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
        assign \ios__o_dqm 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
        assign \ios__o_dqm 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
        assign \ios__o_dqm 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
        assign \ios__o_dqm 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
        assign \ios__o_dqm 1'0
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:392"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:259"
  wire width 16 \W_DATA
  process $group_20
    assign \W_DATA 16'0000000000000000
    assign \W_DATA 16'0000000000000000
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280"
    switch \rw_bank_0_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
        assign \W_DATA \ios__o_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
        assign \W_DATA \ios__o_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
        assign \W_DATA \ios__o_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
        assign \W_DATA \ios__o_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
        assign \W_DATA \ios__o_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
        assign \W_DATA \ios__o_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
        assign \W_DATA \ios__o_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
        assign \W_DATA \ios__o_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:392"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $58
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $eq $59
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o_bank
    connect \B 1'0
    connect \Y $58
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $60
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $eq $61
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \burst_index
    connect \B 1'0
    connect \Y $60
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $62
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $and $63
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $58
    connect \B $60
    connect \Y $62
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $64
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $ne $65
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \task_request
    connect \B 2'00
    connect \Y $64
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $66
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $and $67
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $62
    connect \B $64
    connect \Y $66
  end
  process $group_21
    assign \IN_PROGRESS 1'0
    assign \IN_PROGRESS 1'1
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280"
    switch \rw_bank_0_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
        switch { $66 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
          case 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:298"
          case
            assign \IN_PROGRESS 1'0
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:392"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $68
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $eq $69
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o_bank
    connect \B 1'0
    connect \Y $68
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $70
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $eq $71
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \burst_index
    connect \B 1'0
    connect \Y $70
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $72
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $and $73
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $68
    connect \B $70
    connect \Y $72
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $74
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $ne $75
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \task_request
    connect \B 2'00
    connect \Y $74
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $76
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $and $77
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $72
    connect \B $74
    connect \Y $76
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $78
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $eq $79
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o_bank
    connect \B 1'1
    connect \Y $78
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $80
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $eq $81
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \burst_index
    connect \B 1'0
    connect \Y $80
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $82
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $and $83
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $78
    connect \B $80
    connect \Y $82
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $84
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $ne $85
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \task_request
    connect \B 2'00
    connect \Y $84
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $86
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $and $87
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $82
    connect \B $84
    connect \Y $86
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $88
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $eq $89
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \o_bank
    connect \B 2'10
    connect \Y $88
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $90
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $eq $91
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \burst_index
    connect \B 1'0
    connect \Y $90
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $92
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $and $93
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $88
    connect \B $90
    connect \Y $92
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $94
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $ne $95
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \task_request
    connect \B 2'00
    connect \Y $94
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $96
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $and $97
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $92
    connect \B $94
    connect \Y $96
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $98
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $eq $99
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \o_bank
    connect \B 2'11
    connect \Y $98
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $100
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $eq $101
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \burst_index
    connect \B 1'0
    connect \Y $100
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $102
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $and $103
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $98
    connect \B $100
    connect \Y $102
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $104
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $ne $105
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \task_request
    connect \B 2'00
    connect \Y $104
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $106
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $and $107
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $102
    connect \B $104
    connect \Y $106
  end
  process $group_22
    assign \ios__o_cmd 4'0000
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280"
    switch \rw_bank_0_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
        switch { $76 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
          case 1'1
            assign \ios__o_cmd 4'0111
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:298"
          case
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
        assign \ios__o_cmd 4'0110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
        assign \ios__o_cmd 4'0100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:392"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280"
    switch \rw_bank_1_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
        switch { $86 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
          case 1'1
            assign \ios__o_cmd 4'0111
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:298"
          case
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
        assign \ios__o_cmd 4'0110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
        assign \ios__o_cmd 4'0100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:392"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280"
    switch \rw_bank_2_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
        switch { $96 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
          case 1'1
            assign \ios__o_cmd 4'0111
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:298"
          case
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
        assign \ios__o_cmd 4'0110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
        assign \ios__o_cmd 4'0100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:392"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280"
    switch \rw_bank_3_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
        switch { $106 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
          case 1'1
            assign \ios__o_cmd 4'0111
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:298"
          case
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
        assign \ios__o_cmd 4'0110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
        assign \ios__o_cmd 4'0100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:392"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $108
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $eq $109
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o_bank
    connect \B 1'0
    connect \Y $108
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $110
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $eq $111
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \burst_index
    connect \B 1'0
    connect \Y $110
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $112
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $and $113
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $108
    connect \B $110
    connect \Y $112
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $114
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $ne $115
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \task_request
    connect \B 2'00
    connect \Y $114
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $116
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $and $117
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $112
    connect \B $114
    connect \Y $116
  end
  attribute \amaranth.sample_reg 1
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:355"
  wire width 2 $sample$s$o_bank$sdram$3
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:355"
  wire width 2 $sample$s$o_bank$sdram$3$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $118
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $eq $119
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o_bank
    connect \B 1'1
    connect \Y $118
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $120
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $eq $121
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \burst_index
    connect \B 1'0
    connect \Y $120
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $122
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $and $123
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $118
    connect \B $120
    connect \Y $122
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $124
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $ne $125
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \task_request
    connect \B 2'00
    connect \Y $124
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $126
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $and $127
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $122
    connect \B $124
    connect \Y $126
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $128
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $eq $129
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \o_bank
    connect \B 2'10
    connect \Y $128
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $130
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $eq $131
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \burst_index
    connect \B 1'0
    connect \Y $130
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $132
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $and $133
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $128
    connect \B $130
    connect \Y $132
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $134
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $ne $135
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \task_request
    connect \B 2'00
    connect \Y $134
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $136
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $and $137
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $132
    connect \B $134
    connect \Y $136
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $138
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $eq $139
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \o_bank
    connect \B 2'11
    connect \Y $138
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $140
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $eq $141
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \burst_index
    connect \B 1'0
    connect \Y $140
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $142
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $and $143
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $138
    connect \B $140
    connect \Y $142
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $144
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $ne $145
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \task_request
    connect \B 2'00
    connect \Y $144
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $146
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $and $147
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $142
    connect \B $144
    connect \Y $146
  end
  process $group_23
    assign \ios__o_ba 2'00
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280"
    switch \rw_bank_0_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
        switch { $116 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
          case 1'1
            assign \ios__o_ba \o_bank
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:298"
          case
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
        assign \ios__o_ba $sample$s$o_bank$sdram$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
        assign \ios__o_ba $sample$s$o_bank$sdram$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:392"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280"
    switch \rw_bank_1_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
        switch { $126 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
          case 1'1
            assign \ios__o_ba \o_bank
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:298"
          case
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
        assign \ios__o_ba $sample$s$o_bank$sdram$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
        assign \ios__o_ba $sample$s$o_bank$sdram$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:392"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280"
    switch \rw_bank_2_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
        switch { $136 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
          case 1'1
            assign \ios__o_ba \o_bank
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:298"
          case
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
        assign \ios__o_ba $sample$s$o_bank$sdram$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
        assign \ios__o_ba $sample$s$o_bank$sdram$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:392"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280"
    switch \rw_bank_3_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
        switch { $146 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
          case 1'1
            assign \ios__o_ba \o_bank
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:298"
          case
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
        assign \ios__o_ba $sample$s$o_bank$sdram$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
        assign \ios__o_ba $sample$s$o_bank$sdram$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:392"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $148
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $eq $149
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o_bank
    connect \B 1'0
    connect \Y $148
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $150
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $eq $151
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \burst_index
    connect \B 1'0
    connect \Y $150
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $152
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $and $153
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $148
    connect \B $150
    connect \Y $152
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $154
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $ne $155
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \task_request
    connect \B 2'00
    connect \Y $154
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $156
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $and $157
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $152
    connect \B $154
    connect \Y $156
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:223"
  wire width 12 $158
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:223"
  cell $pos $159
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \Y_WIDTH 12
    connect \A \o_row
    connect \Y $158
  end
  attribute \amaranth.sample_reg 1
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:356"
  wire width 9 $sample$s$o_col$sdram$3
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:356"
  wire width 9 $sample$s$o_col$sdram$3$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $160
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $eq $161
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o_bank
    connect \B 1'1
    connect \Y $160
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $162
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $eq $163
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \burst_index
    connect \B 1'0
    connect \Y $162
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $164
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $and $165
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $160
    connect \B $162
    connect \Y $164
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $166
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $ne $167
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \task_request
    connect \B 2'00
    connect \Y $166
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $168
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $and $169
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $164
    connect \B $166
    connect \Y $168
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:223"
  wire width 12 $170
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:223"
  cell $pos $171
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \Y_WIDTH 12
    connect \A \o_row
    connect \Y $170
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $172
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $eq $173
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \o_bank
    connect \B 2'10
    connect \Y $172
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $174
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $eq $175
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \burst_index
    connect \B 1'0
    connect \Y $174
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $176
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $and $177
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $172
    connect \B $174
    connect \Y $176
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $178
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $ne $179
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \task_request
    connect \B 2'00
    connect \Y $178
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $180
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $and $181
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $176
    connect \B $178
    connect \Y $180
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:223"
  wire width 12 $182
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:223"
  cell $pos $183
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \Y_WIDTH 12
    connect \A \o_row
    connect \Y $182
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $184
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $eq $185
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \o_bank
    connect \B 2'11
    connect \Y $184
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $186
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $eq $187
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \burst_index
    connect \B 1'0
    connect \Y $186
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $188
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $and $189
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $184
    connect \B $186
    connect \Y $188
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $190
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $ne $191
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \task_request
    connect \B 2'00
    connect \Y $190
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $192
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $and $193
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $188
    connect \B $190
    connect \Y $192
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:223"
  wire width 12 $194
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:223"
  cell $pos $195
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \Y_WIDTH 12
    connect \A \o_row
    connect \Y $194
  end
  process $group_24
    assign \ios__o_a 13'0000000000000
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280"
    switch \rw_bank_0_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
        switch { $156 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
          case 1'1
            assign \ios__o_a [11:0] $158
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:298"
          case
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
        assign \ios__o_a [8:0] $sample$s$o_col$sdram$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
        assign \ios__o_a [8:0] $sample$s$o_col$sdram$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:392"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280"
    switch \rw_bank_1_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
        switch { $168 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
          case 1'1
            assign \ios__o_a [11:0] $170
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:298"
          case
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
        assign \ios__o_a [8:0] $sample$s$o_col$sdram$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
        assign \ios__o_a [8:0] $sample$s$o_col$sdram$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:392"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280"
    switch \rw_bank_2_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
        switch { $180 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
          case 1'1
            assign \ios__o_a [11:0] $182
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:298"
          case
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
        assign \ios__o_a [8:0] $sample$s$o_col$sdram$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
        assign \ios__o_a [8:0] $sample$s$o_col$sdram$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:392"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280"
    switch \rw_bank_3_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
        switch { $192 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
          case 1'1
            assign \ios__o_a [11:0] $194
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:298"
          case
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
        assign \ios__o_a [8:0] $sample$s$o_col$sdram$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
        assign \ios__o_a [8:0] $sample$s$o_col$sdram$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:392"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $196
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $eq $197
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o_bank
    connect \B 1'0
    connect \Y $196
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $198
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $eq $199
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \burst_index
    connect \B 1'0
    connect \Y $198
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $200
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $and $201
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $196
    connect \B $198
    connect \Y $200
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $202
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $ne $203
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \task_request
    connect \B 2'00
    connect \Y $202
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $204
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $and $205
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $200
    connect \B $202
    connect \Y $204
  end
  attribute \amaranth.sample_reg 1
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:308"
  wire width 2 $sample$s$task_request$sdram$2
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:308"
  wire width 2 $sample$s$task_request$sdram$2$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:305"
  wire width 1 $206
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:305"
  cell $eq $207
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $sample$s$task_request$sdram$2
    connect \B 2'10
    connect \Y $206
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:308"
  wire width 1 $208
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:308"
  cell $eq $209
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $sample$s$task_request$sdram$2
    connect \B 2'01
    connect \Y $208
  end
  process $group_25
    assign \rw_bank_0_fsm_state$next \rw_bank_0_fsm_state
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280"
    switch \rw_bank_0_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
        switch { $204 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
          case 1'1
            assign \rw_bank_0_fsm_state$next 5'00001
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:298"
          case
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
        assign \rw_bank_0_fsm_state$next 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:305"
        switch { $208 $206 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:305"
          case 2'-1
            assign \rw_bank_0_fsm_state$next 5'00011
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:308"
          case 2'1-
            assign \rw_bank_0_fsm_state$next 5'00100
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:311"
          case
            assign \rw_bank_0_fsm_state$next 5'00101
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
        assign \rw_bank_0_fsm_state$next 5'00110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
        assign \rw_bank_0_fsm_state$next 5'00111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
        assign \rw_bank_0_fsm_state$next 5'01000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
        assign \rw_bank_0_fsm_state$next 5'01001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
        assign \rw_bank_0_fsm_state$next 5'01010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
        assign \rw_bank_0_fsm_state$next 5'01011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
        assign \rw_bank_0_fsm_state$next 5'01100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
        assign \rw_bank_0_fsm_state$next 5'00000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
        assign \rw_bank_0_fsm_state$next 5'01101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
        assign \rw_bank_0_fsm_state$next 5'01110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
        assign \rw_bank_0_fsm_state$next 5'01111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
        assign \rw_bank_0_fsm_state$next 5'10000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
        assign \rw_bank_0_fsm_state$next 5'10001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
        assign \rw_bank_0_fsm_state$next 5'10010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
        assign \rw_bank_0_fsm_state$next 5'10011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
        assign \rw_bank_0_fsm_state$next 5'10100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
        assign \rw_bank_0_fsm_state$next 5'10101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
        assign \rw_bank_0_fsm_state$next 5'10110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
        assign \rw_bank_0_fsm_state$next 5'00000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:392"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \rw_bank_0_fsm_state$next 5'00000
    end
    sync init
      update \rw_bank_0_fsm_state 5'00000
    sync posedge \sdram_clk
      update \rw_bank_0_fsm_state \rw_bank_0_fsm_state$next
  end
  attribute \amaranth.sample_reg 1
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:334"
  wire width 16 $sample$s$w_data$sdram$3
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:334"
  wire width 16 $sample$s$w_data$sdram$3$next
  process $group_26
    assign \ios__o_dq 16'0000000000000000
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280"
    switch \rw_bank_0_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
        assign \ios__o_dq $sample$s$w_data$sdram$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
        assign \ios__o_dq $sample$s$w_data$sdram$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
        assign \ios__o_dq $sample$s$w_data$sdram$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
        assign \ios__o_dq $sample$s$w_data$sdram$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
        assign \ios__o_dq $sample$s$w_data$sdram$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
        assign \ios__o_dq $sample$s$w_data$sdram$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
        assign \ios__o_dq $sample$s$w_data$sdram$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
        assign \ios__o_dq $sample$s$w_data$sdram$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:392"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280"
    switch \rw_bank_1_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
        assign \ios__o_dq $sample$s$w_data$sdram$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
        assign \ios__o_dq $sample$s$w_data$sdram$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
        assign \ios__o_dq $sample$s$w_data$sdram$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
        assign \ios__o_dq $sample$s$w_data$sdram$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
        assign \ios__o_dq $sample$s$w_data$sdram$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
        assign \ios__o_dq $sample$s$w_data$sdram$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
        assign \ios__o_dq $sample$s$w_data$sdram$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
        assign \ios__o_dq $sample$s$w_data$sdram$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:392"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280"
    switch \rw_bank_2_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
        assign \ios__o_dq $sample$s$w_data$sdram$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
        assign \ios__o_dq $sample$s$w_data$sdram$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
        assign \ios__o_dq $sample$s$w_data$sdram$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
        assign \ios__o_dq $sample$s$w_data$sdram$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
        assign \ios__o_dq $sample$s$w_data$sdram$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
        assign \ios__o_dq $sample$s$w_data$sdram$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
        assign \ios__o_dq $sample$s$w_data$sdram$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
        assign \ios__o_dq $sample$s$w_data$sdram$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:392"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280"
    switch \rw_bank_3_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
        assign \ios__o_dq $sample$s$w_data$sdram$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
        assign \ios__o_dq $sample$s$w_data$sdram$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
        assign \ios__o_dq $sample$s$w_data$sdram$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
        assign \ios__o_dq $sample$s$w_data$sdram$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
        assign \ios__o_dq $sample$s$w_data$sdram$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
        assign \ios__o_dq $sample$s$w_data$sdram$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
        assign \ios__o_dq $sample$s$w_data$sdram$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
        assign \ios__o_dq $sample$s$w_data$sdram$3
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:392"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:259"
  wire width 16 \R_DATA
  process $group_27
    assign \R_DATA 16'0000000000000000
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280"
    switch \rw_bank_0_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
        assign \R_DATA 16'0000000000000000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
        assign \R_DATA 16'0000000000000000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
        assign \R_DATA \ios__i_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
        assign \R_DATA \ios__i_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
        assign \R_DATA \ios__i_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
        assign \R_DATA \ios__i_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
        assign \R_DATA \ios__i_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
        assign \R_DATA \ios__i_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
        assign \R_DATA \ios__i_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
        assign \R_DATA \ios__i_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:392"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    sync init
  end
  process $group_28
    assign \readback_sdram_pipeline_active 1'0
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280"
    switch \rw_bank_0_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
        assign \readback_sdram_pipeline_active 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
        assign \readback_sdram_pipeline_active 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
        assign \readback_sdram_pipeline_active 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
        assign \readback_sdram_pipeline_active 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
        assign \readback_sdram_pipeline_active 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
        assign \readback_sdram_pipeline_active 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
        assign \readback_sdram_pipeline_active 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
        assign \readback_sdram_pipeline_active 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:392"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280"
    switch \rw_bank_1_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
        assign \readback_sdram_pipeline_active 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
        assign \readback_sdram_pipeline_active 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
        assign \readback_sdram_pipeline_active 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
        assign \readback_sdram_pipeline_active 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
        assign \readback_sdram_pipeline_active 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
        assign \readback_sdram_pipeline_active 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
        assign \readback_sdram_pipeline_active 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
        assign \readback_sdram_pipeline_active 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:392"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280"
    switch \rw_bank_2_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
        assign \readback_sdram_pipeline_active 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
        assign \readback_sdram_pipeline_active 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
        assign \readback_sdram_pipeline_active 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
        assign \readback_sdram_pipeline_active 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
        assign \readback_sdram_pipeline_active 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
        assign \readback_sdram_pipeline_active 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
        assign \readback_sdram_pipeline_active 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
        assign \readback_sdram_pipeline_active 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:392"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280"
    switch \rw_bank_3_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
        assign \readback_sdram_pipeline_active 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
        assign \readback_sdram_pipeline_active 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
        assign \readback_sdram_pipeline_active 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
        assign \readback_sdram_pipeline_active 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
        assign \readback_sdram_pipeline_active 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
        assign \readback_sdram_pipeline_active 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
        assign \readback_sdram_pipeline_active 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
        assign \readback_sdram_pipeline_active 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:392"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    sync init
  end
  attribute \amaranth.sample_reg 1
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:370"
  wire width 22 $sample$s$sdram_addr$sdram$6
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:370"
  wire width 22 $sample$s$sdram_addr$sdram$6$next
  process $group_29
    assign \readback_sdram_addr 22'0000000000000000000000
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280"
    switch \rw_bank_0_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
        assign \readback_sdram_addr $sample$s$sdram_addr$sdram$6
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
        assign \readback_sdram_addr $sample$s$sdram_addr$sdram$6
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
        assign \readback_sdram_addr $sample$s$sdram_addr$sdram$6
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
        assign \readback_sdram_addr $sample$s$sdram_addr$sdram$6
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
        assign \readback_sdram_addr $sample$s$sdram_addr$sdram$6
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
        assign \readback_sdram_addr $sample$s$sdram_addr$sdram$6
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
        assign \readback_sdram_addr $sample$s$sdram_addr$sdram$6
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
        assign \readback_sdram_addr $sample$s$sdram_addr$sdram$6
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:392"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280"
    switch \rw_bank_1_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
        assign \readback_sdram_addr $sample$s$sdram_addr$sdram$6
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
        assign \readback_sdram_addr $sample$s$sdram_addr$sdram$6
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
        assign \readback_sdram_addr $sample$s$sdram_addr$sdram$6
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
        assign \readback_sdram_addr $sample$s$sdram_addr$sdram$6
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
        assign \readback_sdram_addr $sample$s$sdram_addr$sdram$6
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
        assign \readback_sdram_addr $sample$s$sdram_addr$sdram$6
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
        assign \readback_sdram_addr $sample$s$sdram_addr$sdram$6
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
        assign \readback_sdram_addr $sample$s$sdram_addr$sdram$6
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:392"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280"
    switch \rw_bank_2_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
        assign \readback_sdram_addr $sample$s$sdram_addr$sdram$6
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
        assign \readback_sdram_addr $sample$s$sdram_addr$sdram$6
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
        assign \readback_sdram_addr $sample$s$sdram_addr$sdram$6
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
        assign \readback_sdram_addr $sample$s$sdram_addr$sdram$6
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
        assign \readback_sdram_addr $sample$s$sdram_addr$sdram$6
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
        assign \readback_sdram_addr $sample$s$sdram_addr$sdram$6
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
        assign \readback_sdram_addr $sample$s$sdram_addr$sdram$6
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
        assign \readback_sdram_addr $sample$s$sdram_addr$sdram$6
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:392"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280"
    switch \rw_bank_3_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
        assign \readback_sdram_addr $sample$s$sdram_addr$sdram$6
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
        assign \readback_sdram_addr $sample$s$sdram_addr$sdram$6
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
        assign \readback_sdram_addr $sample$s$sdram_addr$sdram$6
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
        assign \readback_sdram_addr $sample$s$sdram_addr$sdram$6
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
        assign \readback_sdram_addr $sample$s$sdram_addr$sdram$6
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
        assign \readback_sdram_addr $sample$s$sdram_addr$sdram$6
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
        assign \readback_sdram_addr $sample$s$sdram_addr$sdram$6
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
        assign \readback_sdram_addr $sample$s$sdram_addr$sdram$6
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:392"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    sync init
  end
  process $group_30
    assign \readback_sdram_data 16'0000000000000000
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280"
    switch \rw_bank_0_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
        assign \readback_sdram_data \ios__i_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
        assign \readback_sdram_data \ios__i_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
        assign \readback_sdram_data \ios__i_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
        assign \readback_sdram_data \ios__i_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
        assign \readback_sdram_data \ios__i_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
        assign \readback_sdram_data \ios__i_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
        assign \readback_sdram_data \ios__i_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
        assign \readback_sdram_data \ios__i_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:392"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280"
    switch \rw_bank_1_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
        assign \readback_sdram_data \ios__i_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
        assign \readback_sdram_data \ios__i_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
        assign \readback_sdram_data \ios__i_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
        assign \readback_sdram_data \ios__i_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
        assign \readback_sdram_data \ios__i_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
        assign \readback_sdram_data \ios__i_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
        assign \readback_sdram_data \ios__i_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
        assign \readback_sdram_data \ios__i_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:392"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280"
    switch \rw_bank_2_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
        assign \readback_sdram_data \ios__i_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
        assign \readback_sdram_data \ios__i_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
        assign \readback_sdram_data \ios__i_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
        assign \readback_sdram_data \ios__i_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
        assign \readback_sdram_data \ios__i_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
        assign \readback_sdram_data \ios__i_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
        assign \readback_sdram_data \ios__i_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
        assign \readback_sdram_data \ios__i_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:392"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280"
    switch \rw_bank_3_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
        assign \readback_sdram_data \ios__i_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
        assign \readback_sdram_data \ios__i_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
        assign \readback_sdram_data \ios__i_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
        assign \readback_sdram_data \ios__i_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
        assign \readback_sdram_data \ios__i_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
        assign \readback_sdram_data \ios__i_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
        assign \readback_sdram_data \ios__i_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
        assign \readback_sdram_data \ios__i_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:392"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:259"
  wire width 16 \W_DATA$210
  process $group_31
    assign \W_DATA$210 16'0000000000000000
    assign \W_DATA$210 16'0000000000000000
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280"
    switch \rw_bank_1_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
        assign \W_DATA$210 \ios__o_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
        assign \W_DATA$210 \ios__o_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
        assign \W_DATA$210 \ios__o_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
        assign \W_DATA$210 \ios__o_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
        assign \W_DATA$210 \ios__o_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
        assign \W_DATA$210 \ios__o_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
        assign \W_DATA$210 \ios__o_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
        assign \W_DATA$210 \ios__o_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:392"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $211
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $eq $212
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o_bank
    connect \B 1'1
    connect \Y $211
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $213
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $eq $214
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \burst_index
    connect \B 1'0
    connect \Y $213
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $215
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $and $216
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $211
    connect \B $213
    connect \Y $215
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $217
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $ne $218
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \task_request
    connect \B 2'00
    connect \Y $217
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $219
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $and $220
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $215
    connect \B $217
    connect \Y $219
  end
  process $group_32
    assign \IN_PROGRESS$53 1'0
    assign \IN_PROGRESS$53 1'1
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280"
    switch \rw_bank_1_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
        switch { $219 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
          case 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:298"
          case
            assign \IN_PROGRESS$53 1'0
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:392"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $221
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $eq $222
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o_bank
    connect \B 1'1
    connect \Y $221
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $223
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $eq $224
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \burst_index
    connect \B 1'0
    connect \Y $223
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $225
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $and $226
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $221
    connect \B $223
    connect \Y $225
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $227
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $ne $228
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \task_request
    connect \B 2'00
    connect \Y $227
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $229
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $and $230
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $225
    connect \B $227
    connect \Y $229
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:305"
  wire width 1 $231
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:305"
  cell $eq $232
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $sample$s$task_request$sdram$2
    connect \B 2'10
    connect \Y $231
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:308"
  wire width 1 $233
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:308"
  cell $eq $234
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $sample$s$task_request$sdram$2
    connect \B 2'01
    connect \Y $233
  end
  process $group_33
    assign \rw_bank_1_fsm_state$next \rw_bank_1_fsm_state
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280"
    switch \rw_bank_1_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
        switch { $229 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
          case 1'1
            assign \rw_bank_1_fsm_state$next 5'00001
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:298"
          case
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
        assign \rw_bank_1_fsm_state$next 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:305"
        switch { $233 $231 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:305"
          case 2'-1
            assign \rw_bank_1_fsm_state$next 5'00011
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:308"
          case 2'1-
            assign \rw_bank_1_fsm_state$next 5'00100
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:311"
          case
            assign \rw_bank_1_fsm_state$next 5'00101
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
        assign \rw_bank_1_fsm_state$next 5'00110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
        assign \rw_bank_1_fsm_state$next 5'00111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
        assign \rw_bank_1_fsm_state$next 5'01000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
        assign \rw_bank_1_fsm_state$next 5'01001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
        assign \rw_bank_1_fsm_state$next 5'01010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
        assign \rw_bank_1_fsm_state$next 5'01011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
        assign \rw_bank_1_fsm_state$next 5'01100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
        assign \rw_bank_1_fsm_state$next 5'00000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
        assign \rw_bank_1_fsm_state$next 5'01101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
        assign \rw_bank_1_fsm_state$next 5'01110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
        assign \rw_bank_1_fsm_state$next 5'01111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
        assign \rw_bank_1_fsm_state$next 5'10000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
        assign \rw_bank_1_fsm_state$next 5'10001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
        assign \rw_bank_1_fsm_state$next 5'10010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
        assign \rw_bank_1_fsm_state$next 5'10011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
        assign \rw_bank_1_fsm_state$next 5'10100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
        assign \rw_bank_1_fsm_state$next 5'10101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
        assign \rw_bank_1_fsm_state$next 5'10110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
        assign \rw_bank_1_fsm_state$next 5'00000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:392"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \rw_bank_1_fsm_state$next 5'00000
    end
    sync init
      update \rw_bank_1_fsm_state 5'00000
    sync posedge \sdram_clk
      update \rw_bank_1_fsm_state \rw_bank_1_fsm_state$next
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:259"
  wire width 16 \R_DATA$235
  process $group_34
    assign \R_DATA$235 16'0000000000000000
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280"
    switch \rw_bank_1_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
        assign \R_DATA$235 16'0000000000000000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
        assign \R_DATA$235 16'0000000000000000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
        assign \R_DATA$235 \ios__i_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
        assign \R_DATA$235 \ios__i_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
        assign \R_DATA$235 \ios__i_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
        assign \R_DATA$235 \ios__i_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
        assign \R_DATA$235 \ios__i_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
        assign \R_DATA$235 \ios__i_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
        assign \R_DATA$235 \ios__i_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
        assign \R_DATA$235 \ios__i_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:392"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:259"
  wire width 16 \W_DATA$236
  process $group_35
    assign \W_DATA$236 16'0000000000000000
    assign \W_DATA$236 16'0000000000000000
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280"
    switch \rw_bank_2_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
        assign \W_DATA$236 \ios__o_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
        assign \W_DATA$236 \ios__o_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
        assign \W_DATA$236 \ios__o_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
        assign \W_DATA$236 \ios__o_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
        assign \W_DATA$236 \ios__o_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
        assign \W_DATA$236 \ios__o_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
        assign \W_DATA$236 \ios__o_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
        assign \W_DATA$236 \ios__o_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:392"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $237
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $eq $238
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \o_bank
    connect \B 2'10
    connect \Y $237
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $239
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $eq $240
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \burst_index
    connect \B 1'0
    connect \Y $239
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $241
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $and $242
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $237
    connect \B $239
    connect \Y $241
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $243
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $ne $244
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \task_request
    connect \B 2'00
    connect \Y $243
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $245
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $and $246
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $241
    connect \B $243
    connect \Y $245
  end
  process $group_36
    assign \IN_PROGRESS$54 1'0
    assign \IN_PROGRESS$54 1'1
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280"
    switch \rw_bank_2_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
        switch { $245 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
          case 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:298"
          case
            assign \IN_PROGRESS$54 1'0
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:392"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $247
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $eq $248
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \o_bank
    connect \B 2'10
    connect \Y $247
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $249
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $eq $250
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \burst_index
    connect \B 1'0
    connect \Y $249
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $251
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $and $252
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $247
    connect \B $249
    connect \Y $251
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $253
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $ne $254
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \task_request
    connect \B 2'00
    connect \Y $253
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $255
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $and $256
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $251
    connect \B $253
    connect \Y $255
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:305"
  wire width 1 $257
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:305"
  cell $eq $258
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $sample$s$task_request$sdram$2
    connect \B 2'10
    connect \Y $257
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:308"
  wire width 1 $259
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:308"
  cell $eq $260
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $sample$s$task_request$sdram$2
    connect \B 2'01
    connect \Y $259
  end
  process $group_37
    assign \rw_bank_2_fsm_state$next \rw_bank_2_fsm_state
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280"
    switch \rw_bank_2_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
        switch { $255 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
          case 1'1
            assign \rw_bank_2_fsm_state$next 5'00001
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:298"
          case
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
        assign \rw_bank_2_fsm_state$next 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:305"
        switch { $259 $257 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:305"
          case 2'-1
            assign \rw_bank_2_fsm_state$next 5'00011
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:308"
          case 2'1-
            assign \rw_bank_2_fsm_state$next 5'00100
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:311"
          case
            assign \rw_bank_2_fsm_state$next 5'00101
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
        assign \rw_bank_2_fsm_state$next 5'00110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
        assign \rw_bank_2_fsm_state$next 5'00111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
        assign \rw_bank_2_fsm_state$next 5'01000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
        assign \rw_bank_2_fsm_state$next 5'01001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
        assign \rw_bank_2_fsm_state$next 5'01010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
        assign \rw_bank_2_fsm_state$next 5'01011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
        assign \rw_bank_2_fsm_state$next 5'01100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
        assign \rw_bank_2_fsm_state$next 5'00000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
        assign \rw_bank_2_fsm_state$next 5'01101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
        assign \rw_bank_2_fsm_state$next 5'01110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
        assign \rw_bank_2_fsm_state$next 5'01111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
        assign \rw_bank_2_fsm_state$next 5'10000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
        assign \rw_bank_2_fsm_state$next 5'10001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
        assign \rw_bank_2_fsm_state$next 5'10010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
        assign \rw_bank_2_fsm_state$next 5'10011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
        assign \rw_bank_2_fsm_state$next 5'10100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
        assign \rw_bank_2_fsm_state$next 5'10101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
        assign \rw_bank_2_fsm_state$next 5'10110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
        assign \rw_bank_2_fsm_state$next 5'00000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:392"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \rw_bank_2_fsm_state$next 5'00000
    end
    sync init
      update \rw_bank_2_fsm_state 5'00000
    sync posedge \sdram_clk
      update \rw_bank_2_fsm_state \rw_bank_2_fsm_state$next
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:259"
  wire width 16 \R_DATA$261
  process $group_38
    assign \R_DATA$261 16'0000000000000000
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280"
    switch \rw_bank_2_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
        assign \R_DATA$261 16'0000000000000000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
        assign \R_DATA$261 16'0000000000000000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
        assign \R_DATA$261 \ios__i_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
        assign \R_DATA$261 \ios__i_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
        assign \R_DATA$261 \ios__i_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
        assign \R_DATA$261 \ios__i_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
        assign \R_DATA$261 \ios__i_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
        assign \R_DATA$261 \ios__i_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
        assign \R_DATA$261 \ios__i_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
        assign \R_DATA$261 \ios__i_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:392"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:259"
  wire width 16 \W_DATA$262
  process $group_39
    assign \W_DATA$262 16'0000000000000000
    assign \W_DATA$262 16'0000000000000000
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280"
    switch \rw_bank_3_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
        assign \W_DATA$262 \ios__o_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
        assign \W_DATA$262 \ios__o_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
        assign \W_DATA$262 \ios__o_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
        assign \W_DATA$262 \ios__o_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
        assign \W_DATA$262 \ios__o_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
        assign \W_DATA$262 \ios__o_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
        assign \W_DATA$262 \ios__o_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
        assign \W_DATA$262 \ios__o_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:392"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $263
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $eq $264
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \o_bank
    connect \B 2'11
    connect \Y $263
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $265
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $eq $266
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \burst_index
    connect \B 1'0
    connect \Y $265
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $267
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $and $268
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $263
    connect \B $265
    connect \Y $267
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $269
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $ne $270
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \task_request
    connect \B 2'00
    connect \Y $269
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $271
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $and $272
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $267
    connect \B $269
    connect \Y $271
  end
  process $group_40
    assign \IN_PROGRESS$55 1'0
    assign \IN_PROGRESS$55 1'1
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280"
    switch \rw_bank_3_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
        switch { $271 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
          case 1'1
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:298"
          case
            assign \IN_PROGRESS$55 1'0
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:392"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $273
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $eq $274
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \o_bank
    connect \B 2'11
    connect \Y $273
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $275
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $eq $276
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \burst_index
    connect \B 1'0
    connect \Y $275
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $277
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $and $278
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $273
    connect \B $275
    connect \Y $277
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $279
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $ne $280
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \task_request
    connect \B 2'00
    connect \Y $279
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  wire width 1 $281
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
  cell $and $282
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $277
    connect \B $279
    connect \Y $281
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:305"
  wire width 1 $283
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:305"
  cell $eq $284
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $sample$s$task_request$sdram$2
    connect \B 2'10
    connect \Y $283
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:308"
  wire width 1 $285
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:308"
  cell $eq $286
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $sample$s$task_request$sdram$2
    connect \B 2'01
    connect \Y $285
  end
  process $group_41
    assign \rw_bank_3_fsm_state$next \rw_bank_3_fsm_state
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280"
    switch \rw_bank_3_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
        switch { $281 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:291"
          case 1'1
            assign \rw_bank_3_fsm_state$next 5'00001
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:298"
          case
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
        assign \rw_bank_3_fsm_state$next 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:305"
        switch { $285 $283 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:305"
          case 2'-1
            assign \rw_bank_3_fsm_state$next 5'00011
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:308"
          case 2'1-
            assign \rw_bank_3_fsm_state$next 5'00100
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:311"
          case
            assign \rw_bank_3_fsm_state$next 5'00101
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
        assign \rw_bank_3_fsm_state$next 5'00110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
        assign \rw_bank_3_fsm_state$next 5'00111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
        assign \rw_bank_3_fsm_state$next 5'01000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
        assign \rw_bank_3_fsm_state$next 5'01001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
        assign \rw_bank_3_fsm_state$next 5'01010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
        assign \rw_bank_3_fsm_state$next 5'01011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
        assign \rw_bank_3_fsm_state$next 5'01100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
        assign \rw_bank_3_fsm_state$next 5'00000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
        assign \rw_bank_3_fsm_state$next 5'01101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
        assign \rw_bank_3_fsm_state$next 5'01110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
        assign \rw_bank_3_fsm_state$next 5'01111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
        assign \rw_bank_3_fsm_state$next 5'10000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
        assign \rw_bank_3_fsm_state$next 5'10001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
        assign \rw_bank_3_fsm_state$next 5'10010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
        assign \rw_bank_3_fsm_state$next 5'10011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
        assign \rw_bank_3_fsm_state$next 5'10100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
        assign \rw_bank_3_fsm_state$next 5'10101
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
        assign \rw_bank_3_fsm_state$next 5'10110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
        assign \rw_bank_3_fsm_state$next 5'00000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:392"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \rw_bank_3_fsm_state$next 5'00000
    end
    sync init
      update \rw_bank_3_fsm_state 5'00000
    sync posedge \sdram_clk
      update \rw_bank_3_fsm_state \rw_bank_3_fsm_state$next
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:259"
  wire width 16 \R_DATA$287
  process $group_42
    assign \R_DATA$287 16'0000000000000000
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:280"
    switch \rw_bank_3_fsm_state
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:290"
      attribute \amaranth.decoding "IDLE/0"
      case 5'00000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:301"
      attribute \amaranth.decoding "WAS_ACTIVE_NOP1/1"
      case 5'00001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:304"
      attribute \amaranth.decoding "NOP3/2"
      case 5'00010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:316"
      attribute \amaranth.decoding "WRITE_0/3"
      case 5'00011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_1/6"
      case 5'00110
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_2/7"
      case 5'00111
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_3/8"
      case 5'01000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_4/9"
      case 5'01001
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_5/10"
      case 5'01010
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_6/11"
      case 5'01011
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:331"
      attribute \amaranth.decoding "WRITE_7/12"
      case 5'01100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:348"
      attribute \amaranth.decoding "READ_-3/4"
      case 5'00100
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-2/13"
      case 5'01101
        assign \R_DATA$287 16'0000000000000000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_-1/14"
      case 5'01110
        assign \R_DATA$287 16'0000000000000000
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_0/15"
      case 5'01111
        assign \R_DATA$287 \ios__i_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_1/16"
      case 5'10000
        assign \R_DATA$287 \ios__i_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_2/17"
      case 5'10001
        assign \R_DATA$287 \ios__i_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_3/18"
      case 5'10010
        assign \R_DATA$287 \ios__i_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_4/19"
      case 5'10011
        assign \R_DATA$287 \ios__i_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_5/20"
      case 5'10100
        assign \R_DATA$287 \ios__i_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_6/21"
      case 5'10101
        assign \R_DATA$287 \ios__i_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:363"
      attribute \amaranth.decoding "READ_7/22"
      case 5'10110
        assign \R_DATA$287 \ios__i_dq
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:392"
      attribute \amaranth.decoding "ERROR/5"
      case 5'00101
    end
    sync init
  end
  attribute \amaranth.sample_reg 1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 2 $sample$s$task_request$sdram$1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 2 $sample$s$task_request$sdram$1$next
  process $group_43
    assign $sample$s$task_request$sdram$1$next $sample$s$task_request$sdram$1
    assign $sample$s$task_request$sdram$1$next \task_request
    sync init
      update $sample$s$task_request$sdram$1 2'00
    sync posedge \sdram_clk
      update $sample$s$task_request$sdram$1 $sample$s$task_request$sdram$1$next
  end
  process $group_44
    assign $sample$s$task_request$sdram$2$next $sample$s$task_request$sdram$2
    assign $sample$s$task_request$sdram$2$next $sample$s$task_request$sdram$1
    sync init
      update $sample$s$task_request$sdram$2 2'00
    sync posedge \sdram_clk
      update $sample$s$task_request$sdram$2 $sample$s$task_request$sdram$2$next
  end
  attribute \amaranth.sample_reg 1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 2 $sample$s$o_bank$sdram$1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 2 $sample$s$o_bank$sdram$1$next
  process $group_45
    assign $sample$s$o_bank$sdram$1$next $sample$s$o_bank$sdram$1
    assign $sample$s$o_bank$sdram$1$next \o_bank
    sync init
      update $sample$s$o_bank$sdram$1 2'00
    sync posedge \sdram_clk
      update $sample$s$o_bank$sdram$1 $sample$s$o_bank$sdram$1$next
  end
  attribute \amaranth.sample_reg 1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 2 $sample$s$o_bank$sdram$2
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 2 $sample$s$o_bank$sdram$2$next
  process $group_46
    assign $sample$s$o_bank$sdram$2$next $sample$s$o_bank$sdram$2
    assign $sample$s$o_bank$sdram$2$next $sample$s$o_bank$sdram$1
    sync init
      update $sample$s$o_bank$sdram$2 2'00
    sync posedge \sdram_clk
      update $sample$s$o_bank$sdram$2 $sample$s$o_bank$sdram$2$next
  end
  process $group_47
    assign $sample$s$o_bank$sdram$3$next $sample$s$o_bank$sdram$3
    assign $sample$s$o_bank$sdram$3$next $sample$s$o_bank$sdram$2
    sync init
      update $sample$s$o_bank$sdram$3 2'00
    sync posedge \sdram_clk
      update $sample$s$o_bank$sdram$3 $sample$s$o_bank$sdram$3$next
  end
  attribute \amaranth.sample_reg 1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 9 $sample$s$o_col$sdram$1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 9 $sample$s$o_col$sdram$1$next
  process $group_48
    assign $sample$s$o_col$sdram$1$next $sample$s$o_col$sdram$1
    assign $sample$s$o_col$sdram$1$next \o_col
    sync init
      update $sample$s$o_col$sdram$1 9'000000000
    sync posedge \sdram_clk
      update $sample$s$o_col$sdram$1 $sample$s$o_col$sdram$1$next
  end
  attribute \amaranth.sample_reg 1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 9 $sample$s$o_col$sdram$2
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 9 $sample$s$o_col$sdram$2$next
  process $group_49
    assign $sample$s$o_col$sdram$2$next $sample$s$o_col$sdram$2
    assign $sample$s$o_col$sdram$2$next $sample$s$o_col$sdram$1
    sync init
      update $sample$s$o_col$sdram$2 9'000000000
    sync posedge \sdram_clk
      update $sample$s$o_col$sdram$2 $sample$s$o_col$sdram$2$next
  end
  process $group_50
    assign $sample$s$o_col$sdram$3$next $sample$s$o_col$sdram$3
    assign $sample$s$o_col$sdram$3$next $sample$s$o_col$sdram$2
    sync init
      update $sample$s$o_col$sdram$3 9'000000000
    sync posedge \sdram_clk
      update $sample$s$o_col$sdram$3 $sample$s$o_col$sdram$3$next
  end
  attribute \amaranth.sample_reg 1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 16 $sample$s$w_data$sdram$1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 16 $sample$s$w_data$sdram$1$next
  process $group_51
    assign $sample$s$w_data$sdram$1$next $sample$s$w_data$sdram$1
    assign $sample$s$w_data$sdram$1$next \w_data
    sync init
      update $sample$s$w_data$sdram$1 16'0000000000000000
    sync posedge \sdram_clk
      update $sample$s$w_data$sdram$1 $sample$s$w_data$sdram$1$next
  end
  attribute \amaranth.sample_reg 1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 16 $sample$s$w_data$sdram$2
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 16 $sample$s$w_data$sdram$2$next
  process $group_52
    assign $sample$s$w_data$sdram$2$next $sample$s$w_data$sdram$2
    assign $sample$s$w_data$sdram$2$next $sample$s$w_data$sdram$1
    sync init
      update $sample$s$w_data$sdram$2 16'0000000000000000
    sync posedge \sdram_clk
      update $sample$s$w_data$sdram$2 $sample$s$w_data$sdram$2$next
  end
  process $group_53
    assign $sample$s$w_data$sdram$3$next $sample$s$w_data$sdram$3
    assign $sample$s$w_data$sdram$3$next $sample$s$w_data$sdram$2
    sync init
      update $sample$s$w_data$sdram$3 16'0000000000000000
    sync posedge \sdram_clk
      update $sample$s$w_data$sdram$3 $sample$s$w_data$sdram$3$next
  end
  attribute \amaranth.sample_reg 1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 22 $sample$s$sdram_addr$sdram$1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 22 $sample$s$sdram_addr$sdram$1$next
  process $group_54
    assign $sample$s$sdram_addr$sdram$1$next $sample$s$sdram_addr$sdram$1
    assign $sample$s$sdram_addr$sdram$1$next \sdram_addr
    sync init
      update $sample$s$sdram_addr$sdram$1 22'0000000000000000000000
    sync posedge \sdram_clk
      update $sample$s$sdram_addr$sdram$1 $sample$s$sdram_addr$sdram$1$next
  end
  attribute \amaranth.sample_reg 1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 22 $sample$s$sdram_addr$sdram$2
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 22 $sample$s$sdram_addr$sdram$2$next
  process $group_55
    assign $sample$s$sdram_addr$sdram$2$next $sample$s$sdram_addr$sdram$2
    assign $sample$s$sdram_addr$sdram$2$next $sample$s$sdram_addr$sdram$1
    sync init
      update $sample$s$sdram_addr$sdram$2 22'0000000000000000000000
    sync posedge \sdram_clk
      update $sample$s$sdram_addr$sdram$2 $sample$s$sdram_addr$sdram$2$next
  end
  attribute \amaranth.sample_reg 1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 22 $sample$s$sdram_addr$sdram$3
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 22 $sample$s$sdram_addr$sdram$3$next
  process $group_56
    assign $sample$s$sdram_addr$sdram$3$next $sample$s$sdram_addr$sdram$3
    assign $sample$s$sdram_addr$sdram$3$next $sample$s$sdram_addr$sdram$2
    sync init
      update $sample$s$sdram_addr$sdram$3 22'0000000000000000000000
    sync posedge \sdram_clk
      update $sample$s$sdram_addr$sdram$3 $sample$s$sdram_addr$sdram$3$next
  end
  attribute \amaranth.sample_reg 1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 22 $sample$s$sdram_addr$sdram$4
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 22 $sample$s$sdram_addr$sdram$4$next
  process $group_57
    assign $sample$s$sdram_addr$sdram$4$next $sample$s$sdram_addr$sdram$4
    assign $sample$s$sdram_addr$sdram$4$next $sample$s$sdram_addr$sdram$3
    sync init
      update $sample$s$sdram_addr$sdram$4 22'0000000000000000000000
    sync posedge \sdram_clk
      update $sample$s$sdram_addr$sdram$4 $sample$s$sdram_addr$sdram$4$next
  end
  attribute \amaranth.sample_reg 1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 22 $sample$s$sdram_addr$sdram$5
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire width 22 $sample$s$sdram_addr$sdram$5$next
  process $group_58
    assign $sample$s$sdram_addr$sdram$5$next $sample$s$sdram_addr$sdram$5
    assign $sample$s$sdram_addr$sdram$5$next $sample$s$sdram_addr$sdram$4
    sync init
      update $sample$s$sdram_addr$sdram$5 22'0000000000000000000000
    sync posedge \sdram_clk
      update $sample$s$sdram_addr$sdram$5 $sample$s$sdram_addr$sdram$5$next
  end
  process $group_59
    assign $sample$s$sdram_addr$sdram$6$next $sample$s$sdram_addr$sdram$6
    assign $sample$s$sdram_addr$sdram$6$next $sample$s$sdram_addr$sdram$5
    sync init
      update $sample$s$sdram_addr$sdram$6 22'0000000000000000000000
    sync posedge \sdram_clk
      update $sample$s$sdram_addr$sdram$6 $sample$s$sdram_addr$sdram$6$next
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.sdram_controller"
module \sdram_controller
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:53"
  wire width 13 output 0 \o_a
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:48"
  wire width 1 output 1 \o_dqm
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:51"
  wire width 16 input 2 \i_dq
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:50"
  wire width 16 output 3 \o_dq
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:54"
  wire width 2 output 4 \o_ba
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:55"
  wire width 1 output 5 \o_cs
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:56"
  wire width 1 output 6 \o_we
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:57"
  wire width 1 output 7 \o_ras
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:58"
  wire width 1 output 8 \o_cas
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:46"
  wire width 1 output 9 \o_clk
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:47"
  wire width 1 output 10 \o_clk_en
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89"
  wire width 16 input 11 \w_data
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89"
  wire width 1 output 12 \w_rdy
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89"
  wire width 1 input 13 \w_en
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89"
  wire width 6 output 14 \r_level
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89"
  wire width 6 output 15 \w_level
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89"
  wire width 16 output 16 \r_data
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89"
  wire width 1 output 17 \r_rdy
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89"
  wire width 1 input 18 \r_en
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 input 19 \sdram_rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 input 20 \sdram_clk
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:33"
  wire width 1 \pin_controller_o_clk_en
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:34"
  wire width 1 \pin_controller_o_dqm
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:36"
  wire width 16 \pin_controller_o_dq
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:37"
  wire width 16 \pin_controller_i_dq
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:39"
  wire width 13 \pin_controller_o_a
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:40"
  wire width 2 \pin_controller_o_ba
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:41"
  wire width 1 \pin_controller_o_cs
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:42"
  wire width 1 \pin_controller_o_we
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:43"
  wire width 1 \pin_controller_o_ras
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:44"
  wire width 1 \pin_controller_o_cas
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:34"
  wire width 1 \pin_controller_initialised
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:38"
  wire width 1 \pin_controller_refresh_in_progress
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:37"
  wire width 1 \pin_controller_trigger_refresh
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:55"
  wire width 13 \pin_controller_ios__o_a
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:149"
  wire width 13 \pin_controller_ios__o_a$1
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:149"
  wire width 2 \pin_controller_ios__o_ba
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:55"
  wire width 1 \pin_controller_ios__o_clk_en
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:149"
  wire width 1 \pin_controller_ios__o_clk_en$2
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:149"
  wire width 1 \pin_controller_ios__o_dqm
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:149"
  wire width 16 \pin_controller_ios__o_dq
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:149"
  wire width 16 \pin_controller_ios__i_dq
  attribute \enum_base_type "cmd_to_dram_ic"
  attribute \enum_value_0000 "CMDO_DESL"
  attribute \enum_value_0001 "CMDO_NOP"
  attribute \enum_value_0010 "CMDO_BST"
  attribute \enum_value_0011 "CMDO_READ"
  attribute \enum_value_0100 "CMDO_READ_AP"
  attribute \enum_value_0101 "CMDO_WRITE"
  attribute \enum_value_0110 "CMDO_WRITE_AP"
  attribute \enum_value_0111 "CMDO_ACT"
  attribute \enum_value_1000 "CMDO_PRE"
  attribute \enum_value_1001 "CMDO_PALL"
  attribute \enum_value_1010 "CMDO_REF"
  attribute \enum_value_1011 "CMDO_SELF"
  attribute \enum_value_1100 "CMDO_MRS"
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:55"
  wire width 4 \pin_controller_ios__o_cmd
  attribute \enum_base_type "cmd_to_dram_ic"
  attribute \enum_value_0000 "CMDO_DESL"
  attribute \enum_value_0001 "CMDO_NOP"
  attribute \enum_value_0010 "CMDO_BST"
  attribute \enum_value_0011 "CMDO_READ"
  attribute \enum_value_0100 "CMDO_READ_AP"
  attribute \enum_value_0101 "CMDO_WRITE"
  attribute \enum_value_0110 "CMDO_WRITE_AP"
  attribute \enum_value_0111 "CMDO_ACT"
  attribute \enum_value_1000 "CMDO_PRE"
  attribute \enum_value_1001 "CMDO_PALL"
  attribute \enum_value_1010 "CMDO_REF"
  attribute \enum_value_1011 "CMDO_SELF"
  attribute \enum_value_1100 "CMDO_MRS"
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:149"
  wire width 4 \pin_controller_ios__o_cmd$3
  cell \pin_controller \pin_controller
    connect \sdram_rst \sdram_rst
    connect \sdram_clk \sdram_clk
    connect \o_clk_en \pin_controller_o_clk_en
    connect \o_dqm \pin_controller_o_dqm
    connect \o_dq \pin_controller_o_dq
    connect \i_dq \pin_controller_i_dq
    connect \o_a \pin_controller_o_a
    connect \o_ba \pin_controller_o_ba
    connect \o_cs \pin_controller_o_cs
    connect \o_we \pin_controller_o_we
    connect \o_ras \pin_controller_o_ras
    connect \o_cas \pin_controller_o_cas
    connect \initialised \pin_controller_initialised
    connect \refresh_in_progress \pin_controller_refresh_in_progress
    connect \trigger_refresh \pin_controller_trigger_refresh
    connect \ios__o_a \pin_controller_ios__o_a
    connect \ios__o_a$1 \pin_controller_ios__o_a$1
    connect \ios__o_ba \pin_controller_ios__o_ba
    connect \ios__o_clk_en \pin_controller_ios__o_clk_en
    connect \ios__o_clk_en$2 \pin_controller_ios__o_clk_en$2
    connect \ios__o_dqm \pin_controller_ios__o_dqm
    connect \ios__o_dq \pin_controller_ios__o_dq
    connect \ios__i_dq \pin_controller_ios__i_dq
    connect \ios__o_cmd \pin_controller_ios__o_cmd
    connect \ios__o_cmd$3 \pin_controller_ios__o_cmd$3
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/refresh_controller.py:36"
  wire width 1 \refresh_controller_request_to_refresh_soon
  cell \refresh_controller \refresh_controller
    connect \sdram_rst \sdram_rst
    connect \sdram_clk \sdram_clk
    connect \initialised \pin_controller_initialised
    connect \refresh_in_progress \pin_controller_refresh_in_progress
    connect \trigger_refresh \pin_controller_trigger_refresh
    connect \ios__o_a \pin_controller_ios__o_a
    connect \ios__o_clk_en \pin_controller_ios__o_clk_en
    connect \ios__o_cmd \pin_controller_ios__o_cmd
    connect \request_to_refresh_soon \refresh_controller_request_to_refresh_soon
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78"
  wire width 16 \fifo_controller_w_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 \fifo_controller_w_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 \fifo_controller_w_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81"
  wire width 7 \fifo_controller_w_level
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83"
  wire width 16 \fifo_controller_r_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 \fifo_controller_r_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 \fifo_controller_r_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86"
  wire width 7 \fifo_controller_r_level
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:65"
  wire width 1 \fifo_controller_$signal
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78"
  wire width 16 \fifo_controller_w_data$4
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 \fifo_controller_w_rdy$5
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 \fifo_controller_w_en$6
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81"
  wire width 7 \fifo_controller_w_level$7
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83"
  wire width 16 \fifo_controller_r_data$8
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 \fifo_controller_r_rdy$9
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 \fifo_controller_r_en$10
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86"
  wire width 7 \fifo_controller_r_level$11
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:65"
  wire width 1 \fifo_controller_$signal$12
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78"
  wire width 16 \fifo_controller_w_data$13
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 \fifo_controller_w_rdy$14
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 \fifo_controller_w_en$15
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81"
  wire width 7 \fifo_controller_w_level$16
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83"
  wire width 16 \fifo_controller_r_data$17
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 \fifo_controller_r_rdy$18
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 \fifo_controller_r_en$19
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86"
  wire width 7 \fifo_controller_r_level$20
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:65"
  wire width 1 \fifo_controller_$signal$21
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78"
  wire width 16 \fifo_controller_w_data$22
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 \fifo_controller_w_rdy$23
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 \fifo_controller_w_en$24
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81"
  wire width 7 \fifo_controller_w_level$25
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83"
  wire width 16 \fifo_controller_r_data$26
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 \fifo_controller_r_rdy$27
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 \fifo_controller_r_en$28
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86"
  wire width 7 \fifo_controller_r_level$29
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:65"
  wire width 1 \fifo_controller_$signal$30
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:59"
  wire width 1 \fifo_controller_readback_sdram_pipeline_active
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:60"
  wire width 22 \fifo_controller_readback_sdram_addr
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:61"
  wire width 16 \fifo_controller_readback_sdram_data
  attribute \enum_base_type "rw_cmds"
  attribute \enum_value_00 "RW_IDLE"
  attribute \enum_value_01 "RW_READ_16W"
  attribute \enum_value_10 "RW_WRITE_16W"
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:140"
  wire width 2 \fifo_controller_task_request
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/read_write_controller.py:144"
  wire width 1 \fifo_controller_in_progress
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:40"
  wire width 3 \fifo_controller_burst_index
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:56"
  wire width 22 \fifo_controller_sdram_addr
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/fifo_controller.py:57"
  wire width 16 \fifo_controller_sdram_data
  cell \fifo_controller \fifo_controller
    connect \sdram_rst \sdram_rst
    connect \sdram_clk \sdram_clk
    connect \w_data \fifo_controller_w_data
    connect \w_rdy \fifo_controller_w_rdy
    connect \w_en \fifo_controller_w_en
    connect \w_level \fifo_controller_w_level
    connect \r_data \fifo_controller_r_data
    connect \r_rdy \fifo_controller_r_rdy
    connect \r_en \fifo_controller_r_en
    connect \r_level \fifo_controller_r_level
    connect $signal \fifo_controller_$signal
    connect \w_data$1 \fifo_controller_w_data$4
    connect \w_rdy$2 \fifo_controller_w_rdy$5
    connect \w_en$3 \fifo_controller_w_en$6
    connect \w_level$4 \fifo_controller_w_level$7
    connect \r_data$5 \fifo_controller_r_data$8
    connect \r_rdy$6 \fifo_controller_r_rdy$9
    connect \r_en$7 \fifo_controller_r_en$10
    connect \r_level$8 \fifo_controller_r_level$11
    connect $signal$9 \fifo_controller_$signal$12
    connect \w_data$10 \fifo_controller_w_data$13
    connect \w_rdy$11 \fifo_controller_w_rdy$14
    connect \w_en$12 \fifo_controller_w_en$15
    connect \w_level$13 \fifo_controller_w_level$16
    connect \r_data$14 \fifo_controller_r_data$17
    connect \r_rdy$15 \fifo_controller_r_rdy$18
    connect \r_en$16 \fifo_controller_r_en$19
    connect \r_level$17 \fifo_controller_r_level$20
    connect $signal$18 \fifo_controller_$signal$21
    connect \w_data$19 \fifo_controller_w_data$22
    connect \w_rdy$20 \fifo_controller_w_rdy$23
    connect \w_en$21 \fifo_controller_w_en$24
    connect \w_level$22 \fifo_controller_w_level$25
    connect \r_data$23 \fifo_controller_r_data$26
    connect \r_rdy$24 \fifo_controller_r_rdy$27
    connect \r_en$25 \fifo_controller_r_en$28
    connect \r_level$26 \fifo_controller_r_level$29
    connect $signal$27 \fifo_controller_$signal$30
    connect \initialised \pin_controller_initialised
    connect \refresh_in_progress \pin_controller_refresh_in_progress
    connect \trigger_refresh \pin_controller_trigger_refresh
    connect \request_to_refresh_soon \refresh_controller_request_to_refresh_soon
    connect \readback_sdram_pipeline_active \fifo_controller_readback_sdram_pipeline_active
    connect \readback_sdram_addr \fifo_controller_readback_sdram_addr
    connect \readback_sdram_data \fifo_controller_readback_sdram_data
    connect \task_request \fifo_controller_task_request
    connect \in_progress \fifo_controller_in_progress
    connect \burst_index \fifo_controller_burst_index
    connect \sdram_addr \fifo_controller_sdram_addr
    connect \sdram_data \fifo_controller_sdram_data
  end
  cell \read_write_controller \read_write_controller
    connect \sdram_rst \sdram_rst
    connect \sdram_clk \sdram_clk
    connect \ios__o_a \pin_controller_ios__o_a$1
    connect \ios__o_ba \pin_controller_ios__o_ba
    connect \ios__o_clk_en \pin_controller_ios__o_clk_en$2
    connect \ios__o_dqm \pin_controller_ios__o_dqm
    connect \ios__o_dq \pin_controller_ios__o_dq
    connect \ios__i_dq \pin_controller_ios__i_dq
    connect \ios__o_cmd \pin_controller_ios__o_cmd$3
    connect \readback_sdram_pipeline_active \fifo_controller_readback_sdram_pipeline_active
    connect \readback_sdram_addr \fifo_controller_readback_sdram_addr
    connect \readback_sdram_data \fifo_controller_readback_sdram_data
    connect \task_request \fifo_controller_task_request
    connect \in_progress \fifo_controller_in_progress
    connect \burst_index \fifo_controller_burst_index
    connect \sdram_addr \fifo_controller_sdram_addr
    connect \sdram_data \fifo_controller_sdram_data
  end
  process $group_0
    assign \fifo_controller_w_data 16'0000000000000000
    assign \fifo_controller_w_data \w_data
    sync init
  end
  process $group_1
    assign \w_rdy 1'0
    assign \w_rdy \fifo_controller_w_rdy
    sync init
  end
  process $group_2
    assign \fifo_controller_w_en 1'0
    assign \fifo_controller_w_en \w_en
    sync init
  end
  process $group_3
    assign \w_level 6'000000
    assign \w_level \fifo_controller_w_level [5:0]
    sync init
  end
  process $group_4
    assign \r_data 16'0000000000000000
    assign \r_data \fifo_controller_r_data
    sync init
  end
  process $group_5
    assign \r_rdy 1'0
    assign \r_rdy \fifo_controller_r_rdy
    sync init
  end
  process $group_6
    assign \fifo_controller_r_en 1'0
    assign \fifo_controller_r_en \r_en
    sync init
  end
  process $group_7
    assign \r_level 6'000000
    assign \r_level \fifo_controller_r_level [5:0]
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89"
  wire width 1 \fully_read
  process $group_8
    assign \fully_read 1'0
    assign \fully_read \fifo_controller_$signal
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89"
  wire width 16 \w_data$31
  process $group_9
    assign \fifo_controller_w_data$4 16'0000000000000000
    assign \fifo_controller_w_data$4 \w_data$31
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89"
  wire width 1 \w_rdy$32
  process $group_10
    assign \w_rdy$32 1'0
    assign \w_rdy$32 \fifo_controller_w_rdy$5
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89"
  wire width 1 \w_en$33
  process $group_11
    assign \fifo_controller_w_en$6 1'0
    assign \fifo_controller_w_en$6 \w_en$33
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89"
  wire width 6 \w_level$34
  process $group_12
    assign \w_level$34 6'000000
    assign \w_level$34 \fifo_controller_w_level$7 [5:0]
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89"
  wire width 16 \r_data$35
  process $group_13
    assign \r_data$35 16'0000000000000000
    assign \r_data$35 \fifo_controller_r_data$8
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89"
  wire width 1 \r_rdy$36
  process $group_14
    assign \r_rdy$36 1'0
    assign \r_rdy$36 \fifo_controller_r_rdy$9
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89"
  wire width 1 \r_en$37
  process $group_15
    assign \fifo_controller_r_en$10 1'0
    assign \fifo_controller_r_en$10 \r_en$37
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89"
  wire width 6 \r_level$38
  process $group_16
    assign \r_level$38 6'000000
    assign \r_level$38 \fifo_controller_r_level$11 [5:0]
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89"
  wire width 1 \fully_read$39
  process $group_17
    assign \fully_read$39 1'0
    assign \fully_read$39 \fifo_controller_$signal$12
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89"
  wire width 16 \w_data$40
  process $group_18
    assign \fifo_controller_w_data$13 16'0000000000000000
    assign \fifo_controller_w_data$13 \w_data$40
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89"
  wire width 1 \w_rdy$41
  process $group_19
    assign \w_rdy$41 1'0
    assign \w_rdy$41 \fifo_controller_w_rdy$14
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89"
  wire width 1 \w_en$42
  process $group_20
    assign \fifo_controller_w_en$15 1'0
    assign \fifo_controller_w_en$15 \w_en$42
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89"
  wire width 6 \w_level$43
  process $group_21
    assign \w_level$43 6'000000
    assign \w_level$43 \fifo_controller_w_level$16 [5:0]
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89"
  wire width 16 \r_data$44
  process $group_22
    assign \r_data$44 16'0000000000000000
    assign \r_data$44 \fifo_controller_r_data$17
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89"
  wire width 1 \r_rdy$45
  process $group_23
    assign \r_rdy$45 1'0
    assign \r_rdy$45 \fifo_controller_r_rdy$18
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89"
  wire width 1 \r_en$46
  process $group_24
    assign \fifo_controller_r_en$19 1'0
    assign \fifo_controller_r_en$19 \r_en$46
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89"
  wire width 6 \r_level$47
  process $group_25
    assign \r_level$47 6'000000
    assign \r_level$47 \fifo_controller_r_level$20 [5:0]
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89"
  wire width 1 \fully_read$48
  process $group_26
    assign \fully_read$48 1'0
    assign \fully_read$48 \fifo_controller_$signal$21
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89"
  wire width 16 \w_data$49
  process $group_27
    assign \fifo_controller_w_data$22 16'0000000000000000
    assign \fifo_controller_w_data$22 \w_data$49
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89"
  wire width 1 \w_rdy$50
  process $group_28
    assign \w_rdy$50 1'0
    assign \w_rdy$50 \fifo_controller_w_rdy$23
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89"
  wire width 1 \w_en$51
  process $group_29
    assign \fifo_controller_w_en$24 1'0
    assign \fifo_controller_w_en$24 \w_en$51
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89"
  wire width 6 \w_level$52
  process $group_30
    assign \w_level$52 6'000000
    assign \w_level$52 \fifo_controller_w_level$25 [5:0]
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89"
  wire width 16 \r_data$53
  process $group_31
    assign \r_data$53 16'0000000000000000
    assign \r_data$53 \fifo_controller_r_data$26
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89"
  wire width 1 \r_rdy$54
  process $group_32
    assign \r_rdy$54 1'0
    assign \r_rdy$54 \fifo_controller_r_rdy$27
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89"
  wire width 1 \r_en$55
  process $group_33
    assign \fifo_controller_r_en$28 1'0
    assign \fifo_controller_r_en$28 \r_en$55
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89"
  wire width 6 \r_level$56
  process $group_34
    assign \r_level$56 6'000000
    assign \r_level$56 \fifo_controller_r_level$29 [5:0]
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89"
  wire width 1 \fully_read$57
  process $group_35
    assign \fully_read$57 1'0
    assign \fully_read$57 \fifo_controller_$signal$30
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:32"
  wire width 1 \o_clk$58
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:77"
  wire width 1 $59
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/pin_controller.py:77"
  cell $not $60
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_clk
    connect \Y $59
  end
  process $group_36
    assign \o_clk 1'0
    assign \o_clk \o_clk$58
    assign \o_clk $59
    sync init
  end
  process $group_37
    assign \o_clk_en 1'0
    assign \o_clk_en \pin_controller_o_clk_en
    sync init
  end
  process $group_38
    assign \o_dqm 1'1
    assign \o_dqm \pin_controller_o_dqm
    sync init
  end
  process $group_39
    assign \o_dq 16'0000000000000000
    assign \o_dq \pin_controller_o_dq
    sync init
  end
  process $group_40
    assign \pin_controller_i_dq 16'0000000000000000
    assign \pin_controller_i_dq \i_dq
    sync init
  end
  process $group_41
    assign \o_a 13'0000000000000
    assign \o_a \pin_controller_o_a
    sync init
  end
  process $group_42
    assign \o_ba 2'00
    assign \o_ba \pin_controller_o_ba
    sync init
  end
  process $group_43
    assign \o_cs 1'1
    assign \o_cs \pin_controller_o_cs
    sync init
  end
  process $group_44
    assign \o_we 1'1
    assign \o_we \pin_controller_o_we
    sync init
  end
  process $group_45
    assign \o_ras 1'1
    assign \o_ras \pin_controller_o_ras
    sync init
  end
  process $group_46
    assign \o_cas 1'1
    assign \o_cas \pin_controller_o_cas
    sync init
  end
  connect \w_data$31 16'0000000000000000
  connect \w_en$33 1'0
  connect \r_en$37 1'0
  connect \w_data$40 16'0000000000000000
  connect \w_en$42 1'0
  connect \r_en$46 1'0
  connect \w_data$49 16'0000000000000000
  connect \w_en$51 1'0
  connect \r_en$55 1'0
  connect \o_clk$58 1'0
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo.consume_buffered_cdc"
module \consume_buffered_cdc$81
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:228"
  wire width 1 input 0 \rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:228"
  wire width 1 input 1 \clk
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:308"
  wire width 1 input 2 \r_consume_buffered
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:312"
  wire width 1 output 3 \w_consume_buffered
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage0$next
  process $group_0
    assign \stage0$next \stage0
    assign \stage0$next \r_consume_buffered
    sync init
      update \stage0 1'0
    sync posedge \clk
      update \stage0 \stage0$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage1$next
  process $group_1
    assign \stage1$next \stage1
    assign \stage1$next \stage0
    sync init
      update \stage1 1'0
    sync posedge \clk
      update \stage1 \stage1$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage2
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage2$next
  process $group_2
    assign \stage2$next \stage2
    assign \stage2$next \stage1
    sync init
      update \stage2 1'0
    sync posedge \clk
      update \stage2 \stage2$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage3
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage3$next
  process $group_3
    assign \stage3$next \stage3
    assign \stage3$next \stage2
    sync init
      update \stage3 1'0
    sync posedge \clk
      update \stage3 \stage3$next
  end
  process $group_4
    assign \w_consume_buffered 1'0
    assign \w_consume_buffered \stage3
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila.fifo"
module \fifo
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:228"
  wire width 1 input 0 \rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:228"
  wire width 1 output 1 \clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 output 2 \r_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 \r_rdy$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 input 3 \r_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 output 4 \w_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81"
  wire width 8 output 5 \w_level
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 input 6 \w_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78"
  wire width 24 input 7 \w_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83"
  wire width 24 output 8 \r_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83"
  wire width 24 \r_data$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 13 output 9 \sdram_0__a__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 2 output 10 \sdram_0__dqm__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 11 \sdram_0__dq__oe
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 16 input 12 \sdram_0__dq__i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 16 output 13 \sdram_0__dq__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 2 output 14 \sdram_0__ba__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 15 \sdram_0__cs__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 16 \sdram_0__we__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 17 \sdram_0__ras__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 18 \sdram_0__cas__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 19 \sdram_0__clk__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 20 \sdram_0__clk_en__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 input 21 \clk25_0__i
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 \sdram_clk
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:210"
  wire width 1 \sdram_rst
  cell \ecp5pll \ecp5pll
    connect \sdram_clk \sdram_clk
    connect \clk25_0__i \clk25_0__i
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:53"
  wire width 13 \sdram_controller_o_a
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:48"
  wire width 1 \sdram_controller_o_dqm
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:51"
  wire width 16 \sdram_controller_i_dq
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:50"
  wire width 16 \sdram_controller_o_dq
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:54"
  wire width 2 \sdram_controller_o_ba
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:55"
  wire width 1 \sdram_controller_o_cs
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:56"
  wire width 1 \sdram_controller_o_we
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:57"
  wire width 1 \sdram_controller_o_ras
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:58"
  wire width 1 \sdram_controller_o_cas
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:46"
  wire width 1 \sdram_controller_o_clk
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:47"
  wire width 1 \sdram_controller_o_clk_en
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89"
  wire width 16 \sdram_controller_w_data
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89"
  wire width 1 \sdram_controller_w_rdy
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89"
  wire width 1 \sdram_controller_w_en
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89"
  wire width 6 \sdram_controller_r_level
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89"
  wire width 6 \sdram_controller_w_level
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89"
  wire width 16 \sdram_controller_r_data
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89"
  wire width 1 \sdram_controller_r_rdy
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89"
  wire width 1 \sdram_controller_r_en
  cell \sdram_controller \sdram_controller
    connect \o_a \sdram_controller_o_a
    connect \o_dqm \sdram_controller_o_dqm
    connect \i_dq \sdram_controller_i_dq
    connect \o_dq \sdram_controller_o_dq
    connect \o_ba \sdram_controller_o_ba
    connect \o_cs \sdram_controller_o_cs
    connect \o_we \sdram_controller_o_we
    connect \o_ras \sdram_controller_o_ras
    connect \o_cas \sdram_controller_o_cas
    connect \o_clk \sdram_controller_o_clk
    connect \o_clk_en \sdram_controller_o_clk_en
    connect \w_data \sdram_controller_w_data
    connect \w_rdy \sdram_controller_w_rdy
    connect \w_en \sdram_controller_w_en
    connect \r_level \sdram_controller_r_level
    connect \w_level \sdram_controller_w_level
    connect \r_data \sdram_controller_r_data
    connect \r_rdy \sdram_controller_r_rdy
    connect \r_en \sdram_controller_r_en
    connect \sdram_rst \sdram_rst
    connect \sdram_clk \sdram_clk
  end
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:308"
  wire width 1 \consume_buffered_cdc_r_consume_buffered
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:312"
  wire width 1 \consume_buffered_cdc_w_consume_buffered
  cell \consume_buffered_cdc$81 \consume_buffered_cdc
    connect \rst \rst
    connect \clk \clk
    connect \r_consume_buffered \consume_buffered_cdc_r_consume_buffered
    connect \w_consume_buffered \consume_buffered_cdc_w_consume_buffered
  end
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:224"
  wire width 3 \div
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:224"
  wire width 3 \div$next
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:225"
  wire width 4 $1
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:225"
  wire width 4 $2
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:225"
  cell $add $3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \div
    connect \B 1'1
    connect \Y $2
  end
  connect $1 $2
  process $group_0
    assign \div$next \div
    assign \div$next $1 [2:0]
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \sdram_rst
      case 1'1
        assign \div$next 3'000
    end
    sync init
      update \div 3'000
    sync posedge \sdram_clk
      update \div \div$next
  end
  process $group_1
    assign \clk 1'0
    assign \clk \div [1]
    sync init
  end
  process $group_2
    assign \sdram_0__a__o 13'0000000000000
    assign { \sdram_0__a__o } \sdram_controller_o_a
    sync init
  end
  process $group_3
    assign \sdram_0__dqm__o 2'00
    assign { \sdram_0__dqm__o } [0] \sdram_controller_o_dqm
    assign { \sdram_0__dqm__o } [1] \sdram_controller_o_dqm
    sync init
  end
  process $group_4
    assign \sdram_0__dq__oe 1'0
    assign \sdram_0__dq__oe \sdram_controller_o_dqm
    sync init
  end
  process $group_5
    assign \sdram_controller_i_dq 16'0000000000000000
    assign \sdram_controller_i_dq \sdram_0__dq__i
    sync init
  end
  process $group_6
    assign \sdram_0__dq__o 16'0000000000000000
    assign \sdram_0__dq__o \sdram_controller_o_dq
    sync init
  end
  process $group_7
    assign \sdram_0__ba__o 2'00
    assign { \sdram_0__ba__o } \sdram_controller_o_ba
    sync init
  end
  process $group_8
    assign \sdram_0__cs__o 1'0
    assign { \sdram_0__cs__o } \sdram_controller_o_cs
    sync init
  end
  process $group_9
    assign \sdram_0__we__o 1'0
    assign { \sdram_0__we__o } \sdram_controller_o_we
    sync init
  end
  process $group_10
    assign \sdram_0__ras__o 1'0
    assign { \sdram_0__ras__o } \sdram_controller_o_ras
    sync init
  end
  process $group_11
    assign \sdram_0__cas__o 1'0
    assign { \sdram_0__cas__o } \sdram_controller_o_cas
    sync init
  end
  process $group_12
    assign \sdram_0__clk__o 1'0
    assign { \sdram_0__clk__o } \sdram_controller_o_clk
    sync init
  end
  process $group_13
    assign \sdram_0__clk_en__o 1'0
    assign { \sdram_0__clk_en__o } \sdram_controller_o_clk_en
    sync init
  end
  process $group_14
    assign \sdram_controller_w_data 16'0000000000000000
    assign \sdram_controller_w_data \w_data [15:0]
    sync init
  end
  process $group_15
    assign \w_rdy 1'0
    assign \w_rdy \sdram_controller_w_rdy
    sync init
  end
  process $group_16
    assign \sdram_controller_w_en 1'0
    assign \sdram_controller_w_en \w_en
    sync init
  end
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:309"
  wire width 2 $4
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:309"
  wire width 2 $5
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:309"
  cell $sub $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \r_rdy
    connect \B \r_en
    connect \Y $5
  end
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:309"
  wire width 2 $7
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:309"
  cell $and $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A $5
    connect \B \r_rdy
    connect \Y $7
  end
  connect $4 $7
  process $group_17
    assign \consume_buffered_cdc_r_consume_buffered 1'0
    assign \consume_buffered_cdc_r_consume_buffered $4 [0]
    sync init
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86"
  wire width 8 \r_level
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:86"
  wire width 8 \r_level$next
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:310"
  wire width 8 $9
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:310"
  wire width 7 $10
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:310"
  cell $add $11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 7
    connect \A \sdram_controller_r_level
    connect \B \consume_buffered_cdc_r_consume_buffered
    connect \Y $10
  end
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:310"
  cell $pos $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 8
    connect \A $10
    connect \Y $9
  end
  process $group_18
    assign \r_level$next \r_level
    assign \r_level$next $9
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \r_level$next 8'00000000
    end
    sync init
      update \r_level 8'00000000
    sync posedge \clk
      update \r_level \r_level$next
  end
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:314"
  wire width 8 $13
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:314"
  wire width 7 $14
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:314"
  cell $add $15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 7
    connect \A \sdram_controller_w_level
    connect \B \consume_buffered_cdc_w_consume_buffered
    connect \Y $14
  end
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:314"
  cell $pos $16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 8
    connect \A $14
    connect \Y $13
  end
  process $group_19
    assign \w_level 8'00000000
    assign \w_level $13
    sync init
  end
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:316"
  wire width 1 $17
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:316"
  cell $not $18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \Y $17
  end
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:316"
  wire width 1 $19
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:316"
  cell $or $20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_en
    connect \B $17
    connect \Y $19
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89"
  wire width 24 $21
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89"
  cell $pos $22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \Y_WIDTH 24
    connect \A \sdram_controller_r_data
    connect \Y $21
  end
  process $group_20
    assign \r_data$next \r_data
    attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:316"
    switch { $19 }
      attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:316"
      case 1'1
        assign \r_data$next $21
    end
    sync init
      update \r_data 24'000000000000000000000000
    sync posedge \clk
      update \r_data \r_data$next
  end
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:316"
  wire width 1 $23
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:316"
  cell $not $24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \Y $23
  end
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:316"
  wire width 1 $25
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:316"
  cell $or $26
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_en
    connect \B $23
    connect \Y $25
  end
  process $group_21
    assign \r_rdy$next \r_rdy
    attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:316"
    switch { $25 }
      attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:316"
      case 1'1
        assign \r_rdy$next \sdram_controller_r_rdy
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \r_rdy$next 1'0
    end
    sync init
      update \r_rdy 1'0
    sync posedge \clk
      update \r_rdy \r_rdy$next
  end
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:192"
  wire width 1 \r_rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:192"
  wire width 1 \r_rst$next
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:316"
  wire width 1 $27
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:316"
  cell $not $28
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \Y $27
  end
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:316"
  wire width 1 $29
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:316"
  cell $or $30
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_en
    connect \B $27
    connect \Y $29
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/amaram/sdram_n_fifo_interface_IS42S16160G/__init__.py:89"
  wire width 1 \r_rst$31
  process $group_22
    assign \r_rst$next \r_rst
    attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:316"
    switch { $29 }
      attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:316"
      case 1'1
        assign \r_rst$next \r_rst$31
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \r_rst$next 1'0
    end
    sync init
      update \r_rst 1'0
    sync posedge \clk
      update \r_rst \r_rst$next
  end
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:316"
  wire width 1 $32
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:316"
  cell $not $33
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \Y $32
  end
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:316"
  wire width 1 $34
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:316"
  cell $or $35
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_en
    connect \B $32
    connect \Y $34
  end
  process $group_23
    assign \sdram_controller_r_en 1'0
    attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:316"
    switch { $34 }
      attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:316"
      case 1'1
        assign \sdram_controller_r_en 1'1
    end
    sync init
  end
  connect \sdram_rst 1'0
  connect \r_rst$31 1'0
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.ila"
module \ila
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:714"
  wire width 1 output 0 \complete
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:714"
  wire width 1 \complete$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/tests/ulx3s_gui_test/common/test_common/fpga_gui_interface.py:8"
  wire width 16 input 1 \counter
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:228"
  wire width 1 input 2 \rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:228"
  wire width 1 output 3 \clk
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:401"
  wire width 1 input 4 \trigger
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:407"
  wire width 24 output 5 \captured_sample
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:407"
  wire width 24 \captured_sample$next
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:406"
  wire width 7 input 6 \captured_sample_number
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 13 output 7 \sdram_0__a__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 2 output 8 \sdram_0__dqm__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 9 \sdram_0__dq__oe
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 16 input 10 \sdram_0__dq__i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 16 output 11 \sdram_0__dq__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 2 output 12 \sdram_0__ba__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 13 \sdram_0__cs__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 14 \sdram_0__we__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 15 \sdram_0__ras__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 16 \sdram_0__cas__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 17 \sdram_0__clk__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 18 \sdram_0__clk_en__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 input 19 \clk25_0__i
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:421"
  wire width 24 \pretrigger_samples_synced_inputs
  cell \pretrigger_samples \pretrigger_samples
    connect \counter \counter
    connect \rst \rst
    connect \clk \clk
    connect \synced_inputs \pretrigger_samples_synced_inputs
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 \fifo_r_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 \fifo_r_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 \fifo_r_en$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 \fifo_w_rdy
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:81"
  wire width 8 \fifo_w_level
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 \fifo_w_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 \fifo_w_en$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78"
  wire width 24 \fifo_w_data
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:78"
  wire width 24 \fifo_w_data$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/fifo.py:83"
  wire width 24 \fifo_r_data
  cell \fifo \fifo
    connect \rst \rst
    connect \clk \clk
    connect \r_rdy \fifo_r_rdy
    connect \r_en \fifo_r_en
    connect \w_rdy \fifo_w_rdy
    connect \w_level \fifo_w_level
    connect \w_en \fifo_w_en
    connect \w_data \fifo_w_data
    connect \r_data \fifo_r_data
    connect \sdram_0__a__o \sdram_0__a__o
    connect \sdram_0__dqm__o \sdram_0__dqm__o
    connect \sdram_0__dq__oe \sdram_0__dq__oe
    connect \sdram_0__dq__i \sdram_0__dq__i
    connect \sdram_0__dq__o \sdram_0__dq__o
    connect \sdram_0__ba__o \sdram_0__ba__o
    connect \sdram_0__cs__o \sdram_0__cs__o
    connect \sdram_0__we__o \sdram_0__we__o
    connect \sdram_0__ras__o \sdram_0__ras__o
    connect \sdram_0__cas__o \sdram_0__cas__o
    connect \sdram_0__clk__o \sdram_0__clk__o
    connect \sdram_0__clk_en__o \sdram_0__clk_en__o
    connect \clk25_0__i \clk25_0__i
  end
  memory width 24 size 100 \ila_buffer
  cell $meminit $1
    parameter \MEMID "\\ila_buffer"
    parameter \ABITS 7
    parameter \WIDTH 24
    parameter \WORDS 100
    parameter \PRIORITY 0
    connect \ADDR 7'0000000
    connect \DATA 2400'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  end
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:415"
  wire width 1 \ila_buffer_w_en
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:415"
  wire width 7 \ila_buffer_w_addr
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:415"
  wire width 24 \ila_buffer_w_data
  cell $memwr \U$$0
    parameter \MEMID "\\ila_buffer"
    parameter \ABITS 7
    parameter \WIDTH 24
    parameter \CLK_ENABLE 1
    parameter \CLK_POLARITY 1
    parameter \PRIORITY 0
    connect \CLK \clk
    connect \EN { { \ila_buffer_w_en \ila_buffer_w_en \ila_buffer_w_en \ila_buffer_w_en \ila_buffer_w_en \ila_buffer_w_en \ila_buffer_w_en \ila_buffer_w_en \ila_buffer_w_en \ila_buffer_w_en \ila_buffer_w_en \ila_buffer_w_en \ila_buffer_w_en \ila_buffer_w_en \ila_buffer_w_en \ila_buffer_w_en \ila_buffer_w_en \ila_buffer_w_en \ila_buffer_w_en \ila_buffer_w_en \ila_buffer_w_en \ila_buffer_w_en \ila_buffer_w_en \ila_buffer_w_en } }
    connect \ADDR \ila_buffer_w_addr
    connect \DATA \ila_buffer_w_data
  end
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:416"
  wire width 7 \ila_buffer_r_addr
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:416"
  wire width 24 \ila_buffer_r_data
  cell $memrd \U$$1
    parameter \MEMID "\\ila_buffer"
    parameter \ABITS 7
    parameter \WIDTH 24
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 1
    parameter \TRANSPARENT 1
    connect \CLK 1'0
    connect \EN 1'1
    connect \ADDR \ila_buffer_r_addr
    connect \DATA \ila_buffer_r_data
  end
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:422"
  wire width 24 \delayed_inputs
  process $group_0
    assign \delayed_inputs 24'000000000000000000000000
    assign \delayed_inputs \pretrigger_samples_synced_inputs
    sync init
  end
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:505"
  wire width 1 \sampling
  process $group_1
    assign \ila_buffer_w_en 1'0
    assign \ila_buffer_w_en \sampling
    sync init
  end
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:403"
  wire width 1 \sampling$2
  process $group_2
    assign \sampling$2 1'0
    assign \sampling$2 \sampling
    sync init
  end
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:402"
  wire width 1 \capturing
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:511"
  wire width 2 \ila_fifo_fsm_state
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:511"
  wire width 2 \ila_fifo_fsm_state$next
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:512"
  wire width 1 $3
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:512"
  cell $eq $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ila_fifo_fsm_state
    connect \B 1'0
    connect \Y $3
  end
  process $group_3
    assign \capturing 1'0
    assign \capturing $3
    sync init
  end
  process $group_4
    assign \sampling 1'0
    attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:511"
    switch \ila_fifo_fsm_state
      attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:515"
      attribute \amaranth.decoding "IDLE/1"
      case 2'01
        assign \sampling 1'0
      attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:532"
      attribute \amaranth.decoding "CAPTURE/0"
      case 2'00
        assign \sampling 1'1
      attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:564"
      attribute \amaranth.decoding "READABLE/2"
      case 2'10
    end
    sync init
  end
  attribute \amaranth.sample_reg 1
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:568"
  wire width 7 $sample$s$captured_sample_number$sync$1
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:568"
  wire width 7 $sample$s$captured_sample_number$sync$1$next
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:568"
  wire width 8 $5
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:568"
  cell $add $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 8
    connect \A $sample$s$captured_sample_number$sync$1
    connect \B 1'1
    connect \Y $5
  end
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:568"
  wire width 1 $7
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:568"
  cell $eq $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A $5
    connect \B \captured_sample_number
    connect \Y $7
  end
  process $group_5
    assign \fifo_r_en$next \fifo_r_en
    attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:511"
    switch \ila_fifo_fsm_state
      attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:515"
      attribute \amaranth.decoding "IDLE/1"
      case 2'01
        attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:519"
        switch { \fifo_r_rdy }
          attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:519"
          case 1'1
            assign \fifo_r_en$next 1'1
        end
      attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:532"
      attribute \amaranth.decoding "CAPTURE/0"
      case 2'00
      attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:564"
      attribute \amaranth.decoding "READABLE/2"
      case 2'10
        attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:566"
        switch { \fifo_r_rdy }
          attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:566"
          case 1'1
            attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:568"
            switch { $7 }
              attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:568"
              case 1'1
                assign \fifo_r_en$next 1'1
              attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:573"
              case
                assign \fifo_r_en$next 1'0
            end
          attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:578"
          case
        end
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \fifo_r_en$next 1'0
    end
    sync init
      update \fifo_r_en 1'0
    sync posedge \clk
      update \fifo_r_en \fifo_r_en$next
  end
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543"
  wire width 9 $9
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543"
  cell $add $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 9
    connect \A \fifo_w_level
    connect \B 2'10
    connect \Y $9
  end
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543"
  wire width 1 $11
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543"
  cell $le $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A $9
    connect \B 7'1100100
    connect \Y $11
  end
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543"
  wire width 1 $13
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543"
  cell $and $14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \fifo_w_rdy
    connect \B $11
    connect \Y $13
  end
  process $group_6
    assign \ila_fifo_fsm_state$next \ila_fifo_fsm_state
    attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:511"
    switch \ila_fifo_fsm_state
      attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:515"
      attribute \amaranth.decoding "IDLE/1"
      case 2'01
        attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:522"
        switch { \trigger }
          attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:522"
          case 1'1
            attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:523"
            switch { \fifo_w_rdy }
              attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:523"
              case 1'1
                assign \ila_fifo_fsm_state$next 2'00
            end
        end
      attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:532"
      attribute \amaranth.decoding "CAPTURE/0"
      case 2'00
        attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:536"
        switch { \sampling }
          attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:536"
          case 1'1
            attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543"
            switch { \fifo_r_rdy $13 }
              attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543"
              case 2'-1
              attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:549"
              case 2'1-
                assign \ila_fifo_fsm_state$next 2'10
              attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:557"
              case
                assign \ila_fifo_fsm_state$next 2'01
            end
        end
      attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:564"
      attribute \amaranth.decoding "READABLE/2"
      case 2'10
        attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:566"
        switch { \fifo_r_rdy }
          attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:566"
          case 1'1
          attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:578"
          case
            assign \ila_fifo_fsm_state$next 2'01
        end
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \ila_fifo_fsm_state$next 2'01
    end
    sync init
      update \ila_fifo_fsm_state 2'01
    sync posedge \clk
      update \ila_fifo_fsm_state \ila_fifo_fsm_state$next
  end
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:485"
  wire width 7 \write_position
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:485"
  wire width 7 \write_position$next
  process $group_7
    assign \write_position$next \write_position
    attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:511"
    switch \ila_fifo_fsm_state
      attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:515"
      attribute \amaranth.decoding "IDLE/1"
      case 2'01
        attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:522"
        switch { \trigger }
          attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:522"
          case 1'1
            assign \write_position$next 7'0000000
        end
      attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:532"
      attribute \amaranth.decoding "CAPTURE/0"
      case 2'00
      attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:564"
      attribute \amaranth.decoding "READABLE/2"
      case 2'10
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \write_position$next 7'0000000
    end
    sync init
      update \write_position 7'0000000
    sync posedge \clk
      update \write_position \write_position$next
  end
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543"
  wire width 9 $15
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543"
  cell $add $16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 9
    connect \A \fifo_w_level
    connect \B 2'10
    connect \Y $15
  end
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543"
  wire width 1 $17
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543"
  cell $le $18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A $15
    connect \B 7'1100100
    connect \Y $17
  end
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543"
  wire width 1 $19
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543"
  cell $and $20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \fifo_w_rdy
    connect \B $17
    connect \Y $19
  end
  process $group_8
    assign \complete$next \complete
    attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:511"
    switch \ila_fifo_fsm_state
      attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:515"
      attribute \amaranth.decoding "IDLE/1"
      case 2'01
        attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:522"
        switch { \trigger }
          attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:522"
          case 1'1
            assign \complete$next 1'0
        end
      attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:532"
      attribute \amaranth.decoding "CAPTURE/0"
      case 2'00
        attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:536"
        switch { \sampling }
          attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:536"
          case 1'1
            attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543"
            switch { \fifo_r_rdy $19 }
              attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543"
              case 2'-1
              attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:549"
              case 2'1-
                assign \complete$next 1'1
              attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:557"
              case
            end
        end
      attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:564"
      attribute \amaranth.decoding "READABLE/2"
      case 2'10
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \complete$next 1'0
    end
    sync init
      update \complete 1'0
    sync posedge \clk
      update \complete \complete$next
  end
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543"
  wire width 9 $21
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543"
  cell $add $22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 9
    connect \A \fifo_w_level
    connect \B 2'10
    connect \Y $21
  end
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543"
  wire width 1 $23
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543"
  cell $le $24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A $21
    connect \B 7'1100100
    connect \Y $23
  end
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543"
  wire width 1 $25
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543"
  cell $and $26
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \fifo_w_rdy
    connect \B $23
    connect \Y $25
  end
  process $group_9
    assign \fifo_w_en$next \fifo_w_en
    attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:511"
    switch \ila_fifo_fsm_state
      attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:515"
      attribute \amaranth.decoding "IDLE/1"
      case 2'01
      attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:532"
      attribute \amaranth.decoding "CAPTURE/0"
      case 2'00
        attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:536"
        switch { \sampling }
          attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:536"
          case 1'1
            attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543"
            switch { \fifo_r_rdy $25 }
              attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543"
              case 2'-1
                assign \fifo_w_en$next 1'1
              attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:549"
              case 2'1-
                assign \fifo_w_en$next 1'0
              attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:557"
              case
            end
        end
      attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:564"
      attribute \amaranth.decoding "READABLE/2"
      case 2'10
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \fifo_w_en$next 1'0
    end
    sync init
      update \fifo_w_en 1'0
    sync posedge \clk
      update \fifo_w_en \fifo_w_en$next
  end
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543"
  wire width 9 $27
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543"
  cell $add $28
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 9
    connect \A \fifo_w_level
    connect \B 2'10
    connect \Y $27
  end
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543"
  wire width 1 $29
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543"
  cell $le $30
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A $27
    connect \B 7'1100100
    connect \Y $29
  end
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543"
  wire width 1 $31
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543"
  cell $and $32
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \fifo_w_rdy
    connect \B $29
    connect \Y $31
  end
  process $group_10
    assign \fifo_w_data$next \fifo_w_data
    attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:511"
    switch \ila_fifo_fsm_state
      attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:515"
      attribute \amaranth.decoding "IDLE/1"
      case 2'01
      attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:532"
      attribute \amaranth.decoding "CAPTURE/0"
      case 2'00
        attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:536"
        switch { \sampling }
          attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:536"
          case 1'1
            attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543"
            switch { \fifo_r_rdy $31 }
              attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543"
              case 2'-1
                assign \fifo_w_data$next \delayed_inputs
              attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:549"
              case 2'1-
              attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:557"
              case
            end
        end
      attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:564"
      attribute \amaranth.decoding "READABLE/2"
      case 2'10
    end
    sync init
      update \fifo_w_data 24'000000000000000000000000
    sync posedge \clk
      update \fifo_w_data \fifo_w_data$next
  end
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543"
  wire width 9 $33
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543"
  cell $add $34
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 9
    connect \A \fifo_w_level
    connect \B 2'10
    connect \Y $33
  end
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543"
  wire width 1 $35
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543"
  cell $le $36
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A $33
    connect \B 7'1100100
    connect \Y $35
  end
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543"
  wire width 1 $37
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543"
  cell $and $38
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \fifo_w_rdy
    connect \B $35
    connect \Y $37
  end
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:568"
  wire width 8 $39
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:568"
  cell $add $40
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 8
    connect \A $sample$s$captured_sample_number$sync$1
    connect \B 1'1
    connect \Y $39
  end
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:568"
  wire width 1 $41
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:568"
  cell $eq $42
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A $39
    connect \B \captured_sample_number
    connect \Y $41
  end
  process $group_11
    assign \captured_sample$next \captured_sample
    attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:511"
    switch \ila_fifo_fsm_state
      attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:515"
      attribute \amaranth.decoding "IDLE/1"
      case 2'01
      attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:532"
      attribute \amaranth.decoding "CAPTURE/0"
      case 2'00
        attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:536"
        switch { \sampling }
          attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:536"
          case 1'1
            attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543"
            switch { \fifo_r_rdy $37 }
              attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:543"
              case 2'-1
              attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:549"
              case 2'1-
                assign \captured_sample$next \fifo_r_data
              attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:557"
              case
                assign \captured_sample$next 24'111011101011111011101110
            end
        end
      attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:564"
      attribute \amaranth.decoding "READABLE/2"
      case 2'10
        attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:566"
        switch { \fifo_r_rdy }
          attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:566"
          case 1'1
            attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:568"
            switch { $41 }
              attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:568"
              case 1'1
                assign \captured_sample$next \fifo_r_data
              attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:573"
              case
            end
          attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:578"
          case
            assign \captured_sample$next 24'101011011011111011101111
        end
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \captured_sample$next 24'000000000000000000000000
    end
    sync init
      update \captured_sample 24'000000000000000000000000
    sync posedge \clk
      update \captured_sample \captured_sample$next
  end
  process $group_12
    assign $sample$s$captured_sample_number$sync$1$next $sample$s$captured_sample_number$sync$1
    assign $sample$s$captured_sample_number$sync$1$next \captured_sample_number
    sync init
      update $sample$s$captured_sample_number$sync$1 7'0000000
    sync posedge \clk
      update $sample$s$captured_sample_number$sync$1 $sample$s$captured_sample_number$sync$1$next
  end
  connect \ila_buffer_w_addr 7'0000000
  connect \ila_buffer_w_data 24'000000000000000000000000
  connect \ila_buffer_r_addr 7'0000000
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1.spi"
module \spi
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:228"
  wire width 1 input 0 \rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:228"
  wire width 1 input 1 \clk
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
  wire width 1 input 2 \spi_device__sck
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
  wire width 1 input 3 \spi_device__sdi
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
  wire width 1 output 4 \spi_device__sdo
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
  wire width 1 \spi_device__sdo$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
  wire width 1 input 5 \spi_device__cs
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:209"
  wire width 32 input 6 \word_out
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:210"
  wire width 1 output 7 \word_accepted
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:210"
  wire width 1 \word_accepted$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:239"
  wire width 1 \serial_clock
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:232"
  wire width 1 $1
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:232"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \spi_device__sck
    connect \Y $1
  end
  process $group_0
    assign \serial_clock 1'0
    assign \serial_clock $1
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:208"
  wire width 32 \word_in
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:208"
  wire width 32 \word_in$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:259"
  wire width 32 \current_rx
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:259"
  wire width 32 \current_rx$next
  process $group_1
    assign \word_in$next \word_in
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:266"
    switch { \word_accepted }
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:266"
      case 1'1
        assign \word_in$next \current_rx
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:271"
      case
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \word_in$next 32'00000000000000000000000000000000
    end
    sync init
      update \word_in 32'00000000000000000000000000000000
    sync posedge \clk
      update \word_in \word_in$next
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:211"
  wire width 1 \word_complete
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:211"
  wire width 1 \word_complete$next
  process $group_2
    assign \word_complete$next \word_complete
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:266"
    switch { \word_accepted }
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:266"
      case 1'1
        assign \word_complete$next 1'1
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:271"
      case
        assign \word_complete$next 1'0
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \word_complete$next 1'0
    end
    sync init
      update \word_complete 1'0
    sync posedge \clk
      update \word_complete \word_complete$next
  end
  attribute \amaranth.sample_reg 1
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:239"
  wire width 1 $sample$s$serial_clock$sync$1
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:239"
  wire width 1 $sample$s$serial_clock$sync$1$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373"
  wire width 1 $3
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373"
  cell $not $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \serial_clock
    connect \Y $3
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373"
  wire width 1 $5
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373"
  cell $and $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $sample$s$serial_clock$sync$1
    connect \B $3
    connect \Y $5
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:257"
  wire width 5 \bit_count
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:257"
  wire width 5 \bit_count$next
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:297"
  wire width 6 $7
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:297"
  cell $add $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 6
    connect \A \bit_count
    connect \B 1'1
    connect \Y $7
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:297"
  wire width 1 $9
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:297"
  cell $eq $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A $7
    connect \B 6'100000
    connect \Y $9
  end
  process $group_3
    assign \word_accepted$next \word_accepted
    assign \word_accepted$next 1'0
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:282"
    switch { \spi_device__cs }
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:282"
      case 1'1
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:285"
        switch { $5 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:285"
          case 1'1
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:297"
            switch { $9 }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:297"
              case 1'1
                assign \word_accepted$next 1'1
            end
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:311"
      case
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \word_accepted$next 1'0
    end
    sync init
      update \word_accepted 1'0
    sync posedge \clk
      update \word_accepted \word_accepted$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373"
  wire width 1 $11
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373"
  cell $not $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \serial_clock
    connect \Y $11
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373"
  wire width 1 $13
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373"
  cell $and $14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $sample$s$serial_clock$sync$1
    connect \B $11
    connect \Y $13
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:287"
  wire width 6 $15
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:287"
  wire width 6 $16
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:287"
  cell $add $17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 6
    connect \A \bit_count
    connect \B 1'1
    connect \Y $16
  end
  connect $15 $16
  process $group_4
    assign \bit_count$next \bit_count
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:282"
    switch { \spi_device__cs }
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:282"
      case 1'1
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:285"
        switch { $13 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:285"
          case 1'1
            assign \bit_count$next $15 [4:0]
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:311"
      case
        assign \bit_count$next 5'00000
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \bit_count$next 5'00000
    end
    sync init
      update \bit_count 5'00000
    sync posedge \clk
      update \bit_count \bit_count$next
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:262"
  wire width 1 \is_first_bit
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:262"
  wire width 1 \is_first_bit$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373"
  wire width 1 $18
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373"
  cell $not $19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \serial_clock
    connect \Y $18
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373"
  wire width 1 $20
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373"
  cell $and $21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $sample$s$serial_clock$sync$1
    connect \B $18
    connect \Y $20
  end
  process $group_5
    assign \is_first_bit$next \is_first_bit
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:282"
    switch { \spi_device__cs }
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:282"
      case 1'1
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:285"
        switch { $20 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:285"
          case 1'1
            assign \is_first_bit$next 1'0
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:311"
      case
        assign \is_first_bit$next 1'1
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \is_first_bit$next 1'0
    end
    sync init
      update \is_first_bit 1'0
    sync posedge \clk
      update \is_first_bit \is_first_bit$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373"
  wire width 1 $22
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373"
  cell $not $23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \serial_clock
    connect \Y $22
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373"
  wire width 1 $24
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373"
  cell $and $25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $sample$s$serial_clock$sync$1
    connect \B $22
    connect \Y $24
  end
  process $group_6
    assign \current_rx$next \current_rx
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:282"
    switch { \spi_device__cs }
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:282"
      case 1'1
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:285"
        switch { $24 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:285"
          case 1'1
            assign \current_rx$next { \current_rx [30:0] \spi_device__sdi }
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:311"
      case
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \current_rx$next 32'00000000000000000000000000000000
    end
    sync init
      update \current_rx 32'00000000000000000000000000000000
    sync posedge \clk
      update \current_rx \current_rx$next
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:258"
  wire width 32 \current_tx
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:258"
  wire width 32 \current_tx$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373"
  wire width 1 $26
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373"
  cell $not $27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \serial_clock
    connect \Y $26
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373"
  wire width 1 $28
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373"
  cell $and $29
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $sample$s$serial_clock$sync$1
    connect \B $26
    connect \Y $28
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:297"
  wire width 6 $30
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:297"
  cell $add $31
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 6
    connect \A \bit_count
    connect \B 1'1
    connect \Y $30
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:297"
  wire width 1 $32
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:297"
  cell $eq $33
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A $30
    connect \B 6'100000
    connect \Y $32
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1369"
  wire width 1 $34
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1369"
  cell $not $35
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $sample$s$serial_clock$sync$1
    connect \Y $34
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1369"
  wire width 1 $36
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1369"
  cell $and $37
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $34
    connect \B \serial_clock
    connect \Y $36
  end
  process $group_7
    assign \current_tx$next \current_tx
    assign \spi_device__sdo$next \spi_device__sdo
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:282"
    switch { \spi_device__cs }
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:282"
      case 1'1
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:285"
        switch { $28 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:285"
          case 1'1
            attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:297"
            switch { $32 }
              attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:297"
              case 1'1
                assign \current_tx$next \word_out
            end
        end
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:305"
        switch { $36 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:305"
          case 1'1
            assign { \spi_device__sdo$next \current_tx$next [31:1] } \current_tx
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:311"
      case
        assign \current_tx$next \word_out
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \current_tx$next 32'00000000000000000000000000000000
        assign \spi_device__sdo$next 1'0
    end
    sync init
      update \current_tx 32'00000000000000000000000000000000
      update \spi_device__sdo 1'0
    sync posedge \clk
      update \current_tx \current_tx$next
      update \spi_device__sdo \spi_device__sdo$next
  end
  process $group_9
    assign $sample$s$serial_clock$sync$1$next $sample$s$serial_clock$sync$1
    assign $sample$s$serial_clock$sync$1$next \serial_clock
    sync init
      update $sample$s$serial_clock$sync$1 1'0
    sync posedge \clk
      update $sample$s$serial_clock$sync$1 $sample$s$serial_clock$sync$1$next
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$1"
module \U$$1
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:714"
  wire width 1 output 0 \complete
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
  wire width 1 input 1 \spi_device__sck
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
  wire width 1 input 2 \spi_device__sdi
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
  wire width 1 output 3 \spi_device__sdo
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/debug/ila.py:548"
  wire width 1 input 4 \spi_device__cs
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/tests/ulx3s_gui_test/common/test_common/fpga_gui_interface.py:8"
  wire width 16 input 5 \counter
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:228"
  wire width 1 input 6 \rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:228"
  wire width 1 output 7 \clk
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:401"
  wire width 1 input 8 \trigger
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 13 output 9 \sdram_0__a__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 2 output 10 \sdram_0__dqm__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 11 \sdram_0__dq__oe
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 16 input 12 \sdram_0__dq__i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 16 output 13 \sdram_0__dq__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 2 output 14 \sdram_0__ba__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 15 \sdram_0__cs__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 16 \sdram_0__we__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 17 \sdram_0__ras__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 18 \sdram_0__cas__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 19 \sdram_0__clk__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 20 \sdram_0__clk_en__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 input 21 \clk25_0__i
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:407"
  wire width 24 \ila_captured_sample
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:406"
  wire width 7 \ila_captured_sample_number
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:406"
  wire width 7 \ila_captured_sample_number$next
  cell \ila \ila
    connect \complete \complete
    connect \counter \counter
    connect \rst \rst
    connect \clk \clk
    connect \trigger \trigger
    connect \captured_sample \ila_captured_sample
    connect \captured_sample_number \ila_captured_sample_number
    connect \sdram_0__a__o \sdram_0__a__o
    connect \sdram_0__dqm__o \sdram_0__dqm__o
    connect \sdram_0__dq__oe \sdram_0__dq__oe
    connect \sdram_0__dq__i \sdram_0__dq__i
    connect \sdram_0__dq__o \sdram_0__dq__o
    connect \sdram_0__ba__o \sdram_0__ba__o
    connect \sdram_0__cs__o \sdram_0__cs__o
    connect \sdram_0__we__o \sdram_0__we__o
    connect \sdram_0__ras__o \sdram_0__ras__o
    connect \sdram_0__cas__o \sdram_0__cas__o
    connect \sdram_0__clk__o \sdram_0__clk__o
    connect \sdram_0__clk_en__o \sdram_0__clk_en__o
    connect \clk25_0__i \clk25_0__i
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
  wire width 1 \spi_spi_device__sck
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
  wire width 1 \spi_spi_device__sdi
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
  wire width 1 \spi_spi_device__sdo
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
  wire width 1 \spi_spi_device__cs
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:209"
  wire width 32 \spi_word_out
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:210"
  wire width 1 \spi_word_accepted
  cell \spi \spi
    connect \rst \rst
    connect \clk \clk
    connect \spi_device__sck \spi_spi_device__sck
    connect \spi_device__sdi \spi_spi_device__sdi
    connect \spi_device__sdo \spi_spi_device__sdo
    connect \spi_device__cs \spi_spi_device__cs
    connect \word_out \spi_word_out
    connect \word_accepted \spi_word_accepted
  end
  process $group_0
    assign \spi_spi_device__sck 1'0
    assign \spi_spi_device__sck \spi_device__sck
    sync init
  end
  process $group_1
    assign \spi_spi_device__sdi 1'0
    assign \spi_spi_device__sdi \spi_device__sdi
    sync init
  end
  process $group_2
    assign \spi_device__sdo 1'0
    assign \spi_device__sdo \spi_spi_device__sdo
    sync init
  end
  process $group_3
    assign \spi_spi_device__cs 1'0
    assign \spi_spi_device__cs \spi_device__cs
    sync init
  end
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:407"
  wire width 32 $1
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:407"
  cell $pos $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 24
    parameter \Y_WIDTH 32
    connect \A \ila_captured_sample
    connect \Y $1
  end
  process $group_4
    assign \spi_word_out 32'00000000000000000000000000000000
    assign \spi_word_out $1
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/debug/ila.py:565"
  wire width 7 \current_sample_number
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/debug/ila.py:565"
  wire width 7 \current_sample_number$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1369"
  wire width 1 $3
  attribute \amaranth.sample_reg 1
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/debug/ila.py:548"
  wire width 1 $sample$s$spi_device__cs$sync$1
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/debug/ila.py:548"
  wire width 1 $sample$s$spi_device__cs$sync$1$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1369"
  cell $not $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $sample$s$spi_device__cs$sync$1
    connect \Y $3
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1369"
  wire width 1 $5
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1369"
  cell $and $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $3
    connect \B \spi_device__cs
    connect \Y $5
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/debug/ila.py:576"
  wire width 8 $7
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/debug/ila.py:576"
  wire width 8 $8
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/debug/ila.py:576"
  cell $add $9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 8
    connect \A \current_sample_number
    connect \B 1'1
    connect \Y $8
  end
  connect $7 $8
  process $group_5
    assign \current_sample_number$next \current_sample_number
    attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/debug/ila.py:569"
    switch { \spi_device__cs }
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/debug/ila.py:569"
      case 1'1
        attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/debug/ila.py:570"
        switch { \spi_word_accepted $5 }
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/debug/ila.py:570"
          case 2'-1
            assign \current_sample_number$next 7'0000001
          attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/debug/ila.py:575"
          case 2'1-
            assign \current_sample_number$next $7 [6:0]
        end
      attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/debug/ila.py:580"
      case
        assign \current_sample_number$next 7'0000000
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \current_sample_number$next 7'0000000
    end
    sync init
      update \current_sample_number 7'0000000
    sync posedge \clk
      update \current_sample_number \current_sample_number$next
  end
  process $group_6
    assign \ila_captured_sample_number$next \ila_captured_sample_number
    assign \ila_captured_sample_number$next \current_sample_number
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \ila_captured_sample_number$next 7'0000000
    end
    sync init
      update \ila_captured_sample_number 7'0000000
    sync posedge \clk
      update \ila_captured_sample_number \ila_captured_sample_number$next
  end
  process $group_7
    assign $sample$s$spi_device__cs$sync$1$next $sample$s$spi_device__cs$sync$1
    assign $sample$s$spi_device__cs$sync$1$next \spi_device__cs
    sync init
      update $sample$s$spi_device__cs$sync$1 1'0
    sync posedge \clk
      update $sample$s$spi_device__cs$sync$1 $sample$s$spi_device__cs$sync$1$next
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$2"
module \U$$2
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
  wire width 1 output 0 \spi_device__sdi
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:228"
  wire width 1 input 1 \rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:228"
  wire width 1 input 2 \clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 input 3 \esp32_spi_0__gpio4_copi__i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage0$next
  process $group_0
    assign \stage0$next \stage0
    assign \stage0$next { \esp32_spi_0__gpio4_copi__i }
    sync init
      update \stage0 1'0
    sync posedge \clk
      update \stage0 \stage0$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage1$next
  process $group_1
    assign \stage1$next \stage1
    assign \stage1$next \stage0
    sync init
      update \stage1 1'0
    sync posedge \clk
      update \stage1 \stage1$next
  end
  process $group_2
    assign \spi_device__sdi 1'0
    assign \spi_device__sdi \stage1
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$3"
module \U$$3
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
  wire width 1 output 0 \spi_device__sck
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:228"
  wire width 1 input 1 \rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:228"
  wire width 1 input 2 \clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 input 3 \esp32_spi_0__gpio16_sclk__i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage0$next
  process $group_0
    assign \stage0$next \stage0
    assign \stage0$next { \esp32_spi_0__gpio16_sclk__i }
    sync init
      update \stage0 1'0
    sync posedge \clk
      update \stage0 \stage0$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage1$next
  process $group_1
    assign \stage1$next \stage1
    assign \stage1$next \stage0
    sync init
      update \stage1 1'0
    sync posedge \clk
      update \stage1 \stage1$next
  end
  process $group_2
    assign \spi_device__sck 1'0
    assign \spi_device__sck \stage1
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut.U$$4"
module \U$$4
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
  wire width 1 output 0 \spi_device__cs
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:228"
  wire width 1 input 1 \rst
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:228"
  wire width 1 input 2 \clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 input 3 \esp32_spi_0__gpio5_cs__i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage0$next
  process $group_0
    assign \stage0$next \stage0
    assign \stage0$next { \esp32_spi_0__gpio5_cs__i }
    sync init
      update \stage0 1'0
    sync posedge \clk
      update \stage0 \stage0$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/lib/cdc.py:89"
  wire width 1 \stage1$next
  process $group_1
    assign \stage1$next \stage1
    assign \stage1$next \stage0
    sync init
      update \stage1 1'0
    sync posedge \clk
      update \stage1 \stage1$next
  end
  process $group_2
    assign \spi_device__cs 1'0
    assign \spi_device__cs \stage1
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.dut"
module \dut
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 0 \led_0__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \led_0__o$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 1 \led_1__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \led_1__o$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 2 \led_2__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \led_2__o$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 3 \led_3__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \led_3__o$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 4 \led_4__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \led_4__o$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 5 \led_5__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \led_5__o$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 6 \led_6__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \led_6__o$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 7 \led_7__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \led_7__o$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 8 \esp32_spi_0__gpio12_cipo__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 input 9 \button_fire_0__i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 input 10 \button_fire_1__i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 13 output 11 \sdram_0__a__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 2 output 12 \sdram_0__dqm__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 13 \sdram_0__dq__oe
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 16 input 14 \sdram_0__dq__i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 16 output 15 \sdram_0__dq__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 2 output 16 \sdram_0__ba__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 17 \sdram_0__cs__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 18 \sdram_0__we__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 19 \sdram_0__ras__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 20 \sdram_0__cas__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 21 \sdram_0__clk__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 22 \sdram_0__clk_en__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 input 23 \clk25_0__i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 input 24 \esp32_spi_0__gpio4_copi__i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 input 25 \esp32_spi_0__gpio16_sclk__i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 input 26 \esp32_spi_0__gpio5_cs__i
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:228"
  wire width 1 \clk
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:228"
  wire width 1 \rst
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
  wire width 1 \mux_spi_device__sck
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
  wire width 1 \mux_spi_device__sdi
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
  wire width 1 \mux_spi_device__sdo
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
  wire width 1 \mux_spi_device__sck$1
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
  wire width 1 \mux_spi_device__sdi$2
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
  wire width 1 \mux_spi_device__sdo$3
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
  wire width 1 \mux_spi_device__cs
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:765"
  wire width 1 \mux_spi_device__sck$4
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
  wire width 1 \mux_spi_device__cs$5
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
  wire width 1 \mux_spi_device__sdi$6
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
  wire width 1 \mux_spi_device__sdo$7
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
  wire width 1 \mux_spi_device__sdo$7$next
  cell \mux \mux
    connect \spi_device__sck \mux_spi_device__sck
    connect \spi_device__sdi \mux_spi_device__sdi
    connect \spi_device__sdo \mux_spi_device__sdo
    connect \spi_device__sck$1 \mux_spi_device__sck$1
    connect \spi_device__sdi$2 \mux_spi_device__sdi$2
    connect \spi_device__sdo$3 \mux_spi_device__sdo$3
    connect \spi_device__cs \mux_spi_device__cs
    connect \spi_device__sck$4 \mux_spi_device__sck$4
    connect \spi_device__cs$5 \mux_spi_device__cs$5
    connect \spi_device__sdi$6 \mux_spi_device__sdi$6
    connect \spi_device__sdo$7 \mux_spi_device__sdo$7
  end
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:714"
  wire width 1 \U$$0_complete
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
  wire width 1 \U$$0_spi_device__sck
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
  wire width 1 \U$$0_spi_device__cs
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
  wire width 1 \U$$0_spi_device__sdi
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
  wire width 1 \U$$0_spi_device__sdo
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:401"
  wire width 1 \U$$0_trigger
  cell \U$$0 \U$$0
    connect \complete \U$$0_complete
    connect \spi_device__sck \U$$0_spi_device__sck
    connect \spi_device__cs \U$$0_spi_device__cs
    connect \spi_device__sdi \U$$0_spi_device__sdi
    connect \spi_device__sdo \U$$0_spi_device__sdo
    connect \rst \rst
    connect \clk \clk
    connect \trigger \U$$0_trigger
    connect \button_fire_0__i \button_fire_0__i
    connect \button_fire_1__i \button_fire_1__i
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
  wire width 1 \U$$1_spi_device__sck
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
  wire width 1 \U$$1_spi_device__sdi
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
  wire width 1 \U$$1_spi_device__sdo
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/debug/ila.py:548"
  wire width 1 \U$$1_spi_device__cs
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/tests/ulx3s_gui_test/common/test_common/fpga_gui_interface.py:8"
  wire width 16 \U$$1_counter
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amaram/tests/ulx3s_gui_test/common/test_common/fpga_gui_interface.py:8"
  wire width 16 \U$$1_counter$next
  cell \U$$1 \U$$1
    connect \complete \U$$0_complete
    connect \spi_device__sck \U$$1_spi_device__sck
    connect \spi_device__sdi \U$$1_spi_device__sdi
    connect \spi_device__sdo \U$$1_spi_device__sdo
    connect \spi_device__cs \U$$1_spi_device__cs
    connect \counter \U$$1_counter
    connect \rst \rst
    connect \clk \clk
    connect \trigger \U$$0_trigger
    connect \sdram_0__a__o \sdram_0__a__o
    connect \sdram_0__dqm__o \sdram_0__dqm__o
    connect \sdram_0__dq__oe \sdram_0__dq__oe
    connect \sdram_0__dq__i \sdram_0__dq__i
    connect \sdram_0__dq__o \sdram_0__dq__o
    connect \sdram_0__ba__o \sdram_0__ba__o
    connect \sdram_0__cs__o \sdram_0__cs__o
    connect \sdram_0__we__o \sdram_0__we__o
    connect \sdram_0__ras__o \sdram_0__ras__o
    connect \sdram_0__cas__o \sdram_0__cas__o
    connect \sdram_0__clk__o \sdram_0__clk__o
    connect \sdram_0__clk_en__o \sdram_0__clk_en__o
    connect \clk25_0__i \clk25_0__i
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
  wire width 1 \U$$2_spi_device__sdi
  cell \U$$2 \U$$2
    connect \spi_device__sdi \U$$2_spi_device__sdi
    connect \rst \rst
    connect \clk \clk
    connect \esp32_spi_0__gpio4_copi__i \esp32_spi_0__gpio4_copi__i
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
  wire width 1 \U$$3_spi_device__sck
  cell \U$$3 \U$$3
    connect \spi_device__sck \U$$3_spi_device__sck
    connect \rst \rst
    connect \clk \clk
    connect \esp32_spi_0__gpio16_sclk__i \esp32_spi_0__gpio16_sclk__i
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
  wire width 1 \U$$4_spi_device__cs
  cell \U$$4 \U$$4
    connect \spi_device__cs \U$$4_spi_device__cs
    connect \rst \rst
    connect \clk \clk
    connect \esp32_spi_0__gpio5_cs__i \esp32_spi_0__gpio5_cs__i
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1369"
  wire width 1 $8
  attribute \amaranth.sample_reg 1
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:714"
  wire width 1 $sample$s$complete$sync$1
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:714"
  wire width 1 $sample$s$complete$sync$1$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1369"
  cell $not $9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $sample$s$complete$sync$1
    connect \Y $8
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1369"
  wire width 1 $10
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1369"
  cell $and $11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $8
    connect \B \U$$0_complete
    connect \Y $10
  end
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:715"
  wire width 9 $12
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:715"
  wire width 9 $13
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:715"
  cell $add $14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 9
    connect \A { { \led_7__o } { \led_6__o } { \led_5__o } { \led_4__o } { \led_3__o } { \led_2__o } { \led_1__o } { \led_0__o } }
    connect \B 1'1
    connect \Y $13
  end
  connect $12 $13
  process $group_0
    assign \led_0__o$next \led_0__o
    assign \led_1__o$next \led_1__o
    assign \led_2__o$next \led_2__o
    assign \led_3__o$next \led_3__o
    assign \led_4__o$next \led_4__o
    assign \led_5__o$next \led_5__o
    assign \led_6__o$next \led_6__o
    assign \led_7__o$next \led_7__o
    attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:714"
    switch { $10 }
      attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:714"
      case 1'1
        assign { { \led_7__o$next } { \led_6__o$next } { \led_5__o$next } { \led_4__o$next } { \led_3__o$next } { \led_2__o$next } { \led_1__o$next } { \led_0__o$next } } $12 [7:0]
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \led_0__o$next 1'0
        assign \led_1__o$next 1'0
        assign \led_2__o$next 1'0
        assign \led_3__o$next 1'0
        assign \led_4__o$next 1'0
        assign \led_5__o$next 1'0
        assign \led_6__o$next 1'0
        assign \led_7__o$next 1'0
    end
    sync init
      update \led_0__o 1'0
      update \led_1__o 1'0
      update \led_2__o 1'0
      update \led_3__o 1'0
      update \led_4__o 1'0
      update \led_5__o 1'0
      update \led_6__o 1'0
      update \led_7__o 1'0
    sync posedge \clk
      update \led_0__o \led_0__o$next
      update \led_1__o \led_1__o$next
      update \led_2__o \led_2__o$next
      update \led_3__o \led_3__o$next
      update \led_4__o \led_4__o$next
      update \led_5__o \led_5__o$next
      update \led_6__o \led_6__o$next
      update \led_7__o \led_7__o$next
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
  wire width 1 \spi_device__sdo
  process $group_8
    assign \esp32_spi_0__gpio12_cipo__o 1'0
    assign { \esp32_spi_0__gpio12_cipo__o } \spi_device__sdo
    sync init
  end
  process $group_9
    assign \mux_spi_device__sck 1'0
    assign \mux_spi_device__sck \U$$3_spi_device__sck
    sync init
  end
  process $group_10
    assign \mux_spi_device__sdi 1'0
    assign \mux_spi_device__sdi \U$$2_spi_device__sdi
    sync init
  end
  process $group_11
    assign \spi_device__sdo 1'0
    assign \spi_device__sdo \mux_spi_device__sdo
    sync init
  end
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/io/spi.py:23"
  wire width 1 \spi_device__cs
  process $group_12
    assign \spi_device__cs 1'0
    assign \spi_device__cs \U$$4_spi_device__cs
    sync init
  end
  process $group_13
    assign \U$$1_spi_device__sck 1'0
    assign \U$$1_spi_device__sck \mux_spi_device__sck$1
    sync init
  end
  process $group_14
    assign \U$$1_spi_device__sdi 1'0
    assign \U$$1_spi_device__sdi \mux_spi_device__sdi$2
    sync init
  end
  process $group_15
    assign \mux_spi_device__sdo$3 1'0
    assign \mux_spi_device__sdo$3 \U$$1_spi_device__sdo
    sync init
  end
  process $group_16
    assign \U$$1_spi_device__cs 1'0
    assign \U$$1_spi_device__cs \mux_spi_device__cs
    sync init
  end
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:748"
  wire width 1 $15
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:748"
  cell $not $16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \U$$4_spi_device__cs
    connect \Y $15
  end
  process $group_17
    assign \mux_spi_device__cs 1'0
    assign \mux_spi_device__cs $15
    sync init
  end
  process $group_18
    assign \U$$0_spi_device__sck 1'0
    assign \U$$0_spi_device__sck \mux_spi_device__sck$4
    sync init
  end
  process $group_19
    assign \U$$0_spi_device__cs 1'0
    assign \U$$0_spi_device__cs \mux_spi_device__cs$5
    sync init
  end
  process $group_20
    assign \U$$0_spi_device__sdi 1'0
    assign \U$$0_spi_device__sdi \mux_spi_device__sdi$6
    sync init
  end
  process $group_21
    assign \mux_spi_device__cs$5 1'0
    assign \mux_spi_device__cs$5 \U$$4_spi_device__cs
    sync init
  end
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:762"
  wire width 1 \last_sdo
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:762"
  wire width 1 \last_sdo$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1369"
  wire width 1 $17
  attribute \amaranth.sample_reg 1
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:765"
  wire width 1 $sample$s$spi_device__sck$sync$1
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:765"
  wire width 1 $sample$s$spi_device__sck$sync$1$next
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1369"
  cell $not $18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $sample$s$spi_device__sck$sync$1
    connect \Y $17
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1369"
  wire width 1 $19
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1369"
  cell $and $20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $17
    connect \B \mux_spi_device__sck$4
    connect \Y $19
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373"
  wire width 1 $21
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373"
  cell $not $22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mux_spi_device__sck$4
    connect \Y $21
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373"
  wire width 1 $23
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373"
  cell $and $24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $sample$s$spi_device__sck$sync$1
    connect \B $21
    connect \Y $23
  end
  process $group_22
    assign \last_sdo$next \last_sdo
    attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:763"
    switch { $23 $19 }
      attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:763"
      case 2'-1
        assign \last_sdo$next \U$$0_spi_device__sdo
      attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:765"
      case 2'1-
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \last_sdo$next 1'0
    end
    sync init
      update \last_sdo 1'0
    sync posedge \clk
      update \last_sdo \last_sdo$next
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1369"
  wire width 1 $25
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1369"
  cell $not $26
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $sample$s$spi_device__sck$sync$1
    connect \Y $25
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1369"
  wire width 1 $27
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1369"
  cell $and $28
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $25
    connect \B \mux_spi_device__sck$4
    connect \Y $27
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373"
  wire width 1 $29
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373"
  cell $not $30
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mux_spi_device__sck$4
    connect \Y $29
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373"
  wire width 1 $31
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/ast.py:1373"
  cell $and $32
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $sample$s$spi_device__sck$sync$1
    connect \B $29
    connect \Y $31
  end
  process $group_23
    assign \mux_spi_device__sdo$7$next \mux_spi_device__sdo$7
    attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:763"
    switch { $31 $27 }
      attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:763"
      case 2'-1
      attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:765"
      case 2'1-
        assign \mux_spi_device__sdo$7$next \last_sdo
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \mux_spi_device__sdo$7$next 1'0
    end
    sync init
      update \mux_spi_device__sdo$7 1'0
    sync posedge \clk
      update \mux_spi_device__sdo$7 \mux_spi_device__sdo$7$next
  end
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:774"
  wire width 17 $33
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:774"
  wire width 17 $34
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:774"
  cell $add $35
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 17
    connect \A \U$$1_counter
    connect \B 1'1
    connect \Y $34
  end
  connect $33 $34
  process $group_24
    assign \U$$1_counter$next \U$$1_counter
    attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:772"
    switch { \U$$0_complete }
      attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:772"
      case 1'1
        assign \U$$1_counter$next 16'0000000000000000
    end
    switch { }
      case
        assign \U$$1_counter$next $33 [15:0]
    end
    attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:519"
    switch \rst
      case 1'1
        assign \U$$1_counter$next 16'0000000000000000
    end
    sync init
      update \U$$1_counter 16'0000000000000000
    sync posedge \clk
      update \U$$1_counter \U$$1_counter$next
  end
  process $group_25
    assign $sample$s$complete$sync$1$next $sample$s$complete$sync$1
    assign $sample$s$complete$sync$1$next \U$$0_complete
    sync init
      update $sample$s$complete$sync$1 1'0
    sync posedge \clk
      update $sample$s$complete$sync$1 $sample$s$complete$sync$1$next
  end
  process $group_26
    assign $sample$s$spi_device__sck$sync$1$next $sample$s$spi_device__sck$sync$1
    assign $sample$s$spi_device__sck$sync$1$next \mux_spi_device__sck$4
    sync init
      update $sample$s$spi_device__sck$sync$1 1'0
    sync posedge \clk
      update $sample$s$spi_device__sck$sync$1 $sample$s$spi_device__sck$sync$1$next
  end
  connect \rst 1'0
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_led_0"
module \pin_led_0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \led_0__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 output 1 \led_0__io
  cell \OB \led_0_0
    connect \I \led_0__o
    connect \O \led_0__io
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_led_1"
module \pin_led_1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \led_1__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 output 1 \led_1__io
  cell \OB \led_1_0
    connect \I \led_1__o
    connect \O \led_1__io
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_led_2"
module \pin_led_2
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \led_2__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 output 1 \led_2__io
  cell \OB \led_2_0
    connect \I \led_2__o
    connect \O \led_2__io
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_led_3"
module \pin_led_3
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \led_3__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 output 1 \led_3__io
  cell \OB \led_3_0
    connect \I \led_3__o
    connect \O \led_3__io
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_led_4"
module \pin_led_4
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \led_4__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 output 1 \led_4__io
  cell \OB \led_4_0
    connect \I \led_4__o
    connect \O \led_4__io
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_led_5"
module \pin_led_5
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \led_5__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 output 1 \led_5__io
  cell \OB \led_5_0
    connect \I \led_5__o
    connect \O \led_5__io
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_led_6"
module \pin_led_6
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \led_6__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 output 1 \led_6__io
  cell \OB \led_6_0
    connect \I \led_6__o
    connect \O \led_6__io
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_led_7"
module \pin_led_7
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \led_7__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 output 1 \led_7__io
  cell \OB \led_7_0
    connect \I \led_7__o
    connect \O \led_7__io
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_esp32_spi_0__en"
module \pin_esp32_spi_0__en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \esp32_spi_0__en__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 output 1 \esp32_spi_0__en__io
  cell \OB \esp32_spi_0__en_0
    connect \I \esp32_spi_0__en__o
    connect \O \esp32_spi_0__en__io
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_esp32_spi_0__tx"
module \pin_esp32_spi_0__tx
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \esp32_spi_0__tx__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 output 1 \esp32_spi_0__tx__io
  cell \OB \esp32_spi_0__tx_0
    connect \I \esp32_spi_0__tx__o
    connect \O \esp32_spi_0__tx__io
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_esp32_spi_0__rx"
module \pin_esp32_spi_0__rx
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 0 \esp32_spi_0__rx__i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 input 1 \esp32_spi_0__rx__io
  cell \IB \esp32_spi_0__rx_0
    connect \I \esp32_spi_0__rx__io
    connect \O \esp32_spi_0__rx__i
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_esp32_spi_0__gpio0"
module \pin_esp32_spi_0__gpio0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \esp32_spi_0__gpio0__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 1 \esp32_spi_0__gpio0__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \esp32_spi_0__gpio0__oe
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \esp32_spi_0__gpio0__oe
    connect \Y $1
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \esp32_spi_0__gpio0__i
  cell \BB \esp32_spi_0__gpio0_0
    connect \T { $1 }
    connect \I \esp32_spi_0__gpio0__o
    connect \O \esp32_spi_0__gpio0__i
    connect \B \esp32_spi_0__gpio0__io
  end
  connect \esp32_spi_0__gpio0__oe 1'0
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_esp32_spi_0__gpio4_copi"
module \pin_esp32_spi_0__gpio4_copi
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 0 \esp32_spi_0__gpio4_copi__i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 input 1 \esp32_spi_0__gpio4_copi__io
  cell \IB \esp32_spi_0__gpio4_copi_0
    connect \I \esp32_spi_0__gpio4_copi__io
    connect \O \esp32_spi_0__gpio4_copi__i
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_esp32_spi_0__gpio5_cs"
module \pin_esp32_spi_0__gpio5_cs
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 0 \esp32_spi_0__gpio5_cs__i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 input 1 \esp32_spi_0__gpio5_cs__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:464"
  wire width 1 \esp32_spi_0__gpio5_cs__i_n
  cell \IB \esp32_spi_0__gpio5_cs_0
    connect \I \esp32_spi_0__gpio5_cs__io
    connect \O \esp32_spi_0__gpio5_cs__i_n
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:465"
  wire width 1 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:465"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \esp32_spi_0__gpio5_cs__i_n
    connect \Y $1
  end
  process $group_0
    assign \esp32_spi_0__gpio5_cs__i 1'0
    assign \esp32_spi_0__gpio5_cs__i $1
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_esp32_spi_0__gpio12_cipo"
module \pin_esp32_spi_0__gpio12_cipo
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \esp32_spi_0__gpio12_cipo__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 output 1 \esp32_spi_0__gpio12_cipo__io
  cell \OB \esp32_spi_0__gpio12_cipo_0
    connect \I \esp32_spi_0__gpio12_cipo__o
    connect \O \esp32_spi_0__gpio12_cipo__io
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_esp32_spi_0__gpio16_sclk"
module \pin_esp32_spi_0__gpio16_sclk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 0 \esp32_spi_0__gpio16_sclk__i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 input 1 \esp32_spi_0__gpio16_sclk__io
  cell \IB \esp32_spi_0__gpio16_sclk_0
    connect \I \esp32_spi_0__gpio16_sclk__io
    connect \O \esp32_spi_0__gpio16_sclk__i
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_uart_0__rx"
module \pin_uart_0__rx
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 0 \uart_0__rx__i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 input 1 \uart_0__rx__io
  cell \IB \uart_0__rx_0
    connect \I \uart_0__rx__io
    connect \O \uart_0__rx__i
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_uart_0__tx"
module \pin_uart_0__tx
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \uart_0__tx__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 output 1 \uart_0__tx__io
  cell \OB \uart_0__tx_0
    connect \I \uart_0__tx__o
    connect \O \uart_0__tx__io
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_uart_0__rts"
module \pin_uart_0__rts
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 0 \uart_0__rts__i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 input 1 \uart_0__rts__io
  cell \IB \uart_0__rts_0
    connect \I \uart_0__rts__io
    connect \O \uart_0__rts__i
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_uart_0__dtr"
module \pin_uart_0__dtr
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 0 \uart_0__dtr__i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 input 1 \uart_0__dtr__io
  cell \IB \uart_0__dtr_0
    connect \I \uart_0__dtr__io
    connect \O \uart_0__dtr__i
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_button_pwr_0"
module \pin_button_pwr_0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 0 \button_pwr_0__i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 input 1 \button_pwr_0__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:464"
  wire width 1 \button_pwr_0__i_n
  cell \IB \button_pwr_0_0
    connect \I \button_pwr_0__io
    connect \O \button_pwr_0__i_n
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:465"
  wire width 1 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:465"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \button_pwr_0__i_n
    connect \Y $1
  end
  process $group_0
    assign \button_pwr_0__i 1'0
    assign \button_pwr_0__i $1
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_button_fire_0"
module \pin_button_fire_0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 0 \button_fire_0__i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 input 1 \button_fire_0__io
  cell \IB \button_fire_0_0
    connect \I \button_fire_0__io
    connect \O \button_fire_0__i
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_button_fire_1"
module \pin_button_fire_1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 0 \button_fire_1__i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 input 1 \button_fire_1__io
  cell \IB \button_fire_1_0
    connect \I \button_fire_1__io
    connect \O \button_fire_1__i
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_button_up_0"
module \pin_button_up_0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 input 0 \button_up_0__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \button_up_0__i
  cell \IB \button_up_0_0
    connect \I \button_up_0__io
    connect \O \button_up_0__i
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_button_down_0"
module \pin_button_down_0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 input 0 \button_down_0__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \button_down_0__i
  cell \IB \button_down_0_0
    connect \I \button_down_0__io
    connect \O \button_down_0__i
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_button_left_0"
module \pin_button_left_0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 input 0 \button_left_0__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \button_left_0__i
  cell \IB \button_left_0_0
    connect \I \button_left_0__io
    connect \O \button_left_0__i
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_button_right_0"
module \pin_button_right_0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 input 0 \button_right_0__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \button_right_0__i
  cell \IB \button_right_0_0
    connect \I \button_right_0__io
    connect \O \button_right_0__i
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_clk25_0"
module \pin_clk25_0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 output 0 \clk25_0__i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 input 1 \clk25_0__io
  cell \IB \clk25_0_0
    connect \I \clk25_0__io
    connect \O \clk25_0__i
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_sdram_0__clk"
module \pin_sdram_0__clk
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \sdram_0__clk__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 output 1 \sdram_0__clk__io
  cell \OB \sdram_0__clk_0
    connect \I \sdram_0__clk__o
    connect \O \sdram_0__clk__io
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_sdram_0__clk_en"
module \pin_sdram_0__clk_en
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \sdram_0__clk_en__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 output 1 \sdram_0__clk_en__io
  cell \OB \sdram_0__clk_en_0
    connect \I \sdram_0__clk_en__o
    connect \O \sdram_0__clk_en__io
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_sdram_0__cs"
module \pin_sdram_0__cs
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \sdram_0__cs__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 output 1 \sdram_0__cs__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:472"
  wire width 1 \sdram_0__cs__o_n
  cell \OB \sdram_0__cs_0
    connect \I \sdram_0__cs__o_n
    connect \O \sdram_0__cs__io
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:473"
  wire width 1 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:473"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__cs__o
    connect \Y $1
  end
  process $group_0
    assign \sdram_0__cs__o_n 1'0
    assign \sdram_0__cs__o_n $1
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_sdram_0__we"
module \pin_sdram_0__we
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \sdram_0__we__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 output 1 \sdram_0__we__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:472"
  wire width 1 \sdram_0__we__o_n
  cell \OB \sdram_0__we_0
    connect \I \sdram_0__we__o_n
    connect \O \sdram_0__we__io
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:473"
  wire width 1 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:473"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__we__o
    connect \Y $1
  end
  process $group_0
    assign \sdram_0__we__o_n 1'0
    assign \sdram_0__we__o_n $1
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_sdram_0__ras"
module \pin_sdram_0__ras
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \sdram_0__ras__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 output 1 \sdram_0__ras__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:472"
  wire width 1 \sdram_0__ras__o_n
  cell \OB \sdram_0__ras_0
    connect \I \sdram_0__ras__o_n
    connect \O \sdram_0__ras__io
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:473"
  wire width 1 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:473"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__ras__o
    connect \Y $1
  end
  process $group_0
    assign \sdram_0__ras__o_n 1'0
    assign \sdram_0__ras__o_n $1
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_sdram_0__cas"
module \pin_sdram_0__cas
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \sdram_0__cas__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 output 1 \sdram_0__cas__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:472"
  wire width 1 \sdram_0__cas__o_n
  cell \OB \sdram_0__cas_0
    connect \I \sdram_0__cas__o_n
    connect \O \sdram_0__cas__io
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:473"
  wire width 1 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:473"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__cas__o
    connect \Y $1
  end
  process $group_0
    assign \sdram_0__cas__o_n 1'0
    assign \sdram_0__cas__o_n $1
    sync init
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_sdram_0__ba"
module \pin_sdram_0__ba
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 2 input 0 \sdram_0__ba__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 2 output 1 \sdram_0__ba__io
  cell \OB \sdram_0__ba_0
    connect \I \sdram_0__ba__o [0]
    connect \O \sdram_0__ba__io [0]
  end
  cell \OB \sdram_0__ba_1
    connect \I \sdram_0__ba__o [1]
    connect \O \sdram_0__ba__io [1]
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_sdram_0__a"
module \pin_sdram_0__a
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 13 input 0 \sdram_0__a__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 13 output 1 \sdram_0__a__io
  cell \OB \sdram_0__a_0
    connect \I \sdram_0__a__o [0]
    connect \O \sdram_0__a__io [0]
  end
  cell \OB \sdram_0__a_1
    connect \I \sdram_0__a__o [1]
    connect \O \sdram_0__a__io [1]
  end
  cell \OB \sdram_0__a_2
    connect \I \sdram_0__a__o [2]
    connect \O \sdram_0__a__io [2]
  end
  cell \OB \sdram_0__a_3
    connect \I \sdram_0__a__o [3]
    connect \O \sdram_0__a__io [3]
  end
  cell \OB \sdram_0__a_4
    connect \I \sdram_0__a__o [4]
    connect \O \sdram_0__a__io [4]
  end
  cell \OB \sdram_0__a_5
    connect \I \sdram_0__a__o [5]
    connect \O \sdram_0__a__io [5]
  end
  cell \OB \sdram_0__a_6
    connect \I \sdram_0__a__o [6]
    connect \O \sdram_0__a__io [6]
  end
  cell \OB \sdram_0__a_7
    connect \I \sdram_0__a__o [7]
    connect \O \sdram_0__a__io [7]
  end
  cell \OB \sdram_0__a_8
    connect \I \sdram_0__a__o [8]
    connect \O \sdram_0__a__io [8]
  end
  cell \OB \sdram_0__a_9
    connect \I \sdram_0__a__o [9]
    connect \O \sdram_0__a__io [9]
  end
  cell \OB \sdram_0__a_10
    connect \I \sdram_0__a__o [10]
    connect \O \sdram_0__a__io [10]
  end
  cell \OB \sdram_0__a_11
    connect \I \sdram_0__a__o [11]
    connect \O \sdram_0__a__io [11]
  end
  cell \OB \sdram_0__a_12
    connect \I \sdram_0__a__o [12]
    connect \O \sdram_0__a__io [12]
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_sdram_0__dq"
module \pin_sdram_0__dq
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \sdram_0__dq__oe
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 16 output 1 \sdram_0__dq__i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 16 input 2 \sdram_0__dq__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 16 inout 3 \sdram_0__dq__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 16 $1
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $2
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $2
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $4
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $4
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $6
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $6
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $8
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $8
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $10
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $10
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $12
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $12
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $14
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $14
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $16
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $16
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $18
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $18
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $20
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $20
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $22
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $22
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $24
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $24
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $26
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $26
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $28
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $29
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $28
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $30
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $31
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $30
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $32
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $33
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $32
  end
  connect $1 { $2 $4 $6 $8 $10 $12 $14 $16 $18 $20 $22 $24 $26 $28 $30 $32 }
  cell \BB \sdram_0__dq_0
    connect \T $1 [0]
    connect \I \sdram_0__dq__o [0]
    connect \O \sdram_0__dq__i [0]
    connect \B \sdram_0__dq__io [0]
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 16 $34
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $35
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $36
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $35
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $37
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $38
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $37
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $39
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $40
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $39
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $41
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $42
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $41
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $43
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $44
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $43
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $45
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $46
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $45
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $47
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $48
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $47
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $49
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $50
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $49
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $51
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $52
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $51
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $53
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $54
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $53
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $55
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $56
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $55
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $57
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $58
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $57
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $59
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $60
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $59
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $61
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $62
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $61
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $63
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $64
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $63
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $65
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $66
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $65
  end
  connect $34 { $35 $37 $39 $41 $43 $45 $47 $49 $51 $53 $55 $57 $59 $61 $63 $65 }
  cell \BB \sdram_0__dq_1
    connect \T $34 [1]
    connect \I \sdram_0__dq__o [1]
    connect \O \sdram_0__dq__i [1]
    connect \B \sdram_0__dq__io [1]
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 16 $67
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $68
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $69
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $68
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $70
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $71
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $70
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $72
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $73
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $72
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $74
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $75
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $74
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $76
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $77
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $76
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $78
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $79
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $78
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $80
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $81
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $80
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $82
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $83
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $82
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $84
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $85
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $84
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $86
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $87
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $86
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $88
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $89
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $88
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $90
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $91
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $90
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $92
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $93
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $92
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $94
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $95
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $94
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $96
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $97
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $96
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $98
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $99
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $98
  end
  connect $67 { $68 $70 $72 $74 $76 $78 $80 $82 $84 $86 $88 $90 $92 $94 $96 $98 }
  cell \BB \sdram_0__dq_2
    connect \T $67 [2]
    connect \I \sdram_0__dq__o [2]
    connect \O \sdram_0__dq__i [2]
    connect \B \sdram_0__dq__io [2]
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 16 $100
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $101
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $102
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $101
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $103
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $104
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $103
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $105
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $106
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $105
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $107
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $108
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $107
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $109
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $110
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $109
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $111
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $112
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $111
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $113
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $114
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $113
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $115
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $116
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $115
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $117
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $118
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $117
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $119
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $120
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $119
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $121
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $122
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $121
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $123
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $124
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $123
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $125
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $126
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $125
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $127
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $128
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $127
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $129
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $130
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $129
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $131
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $132
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $131
  end
  connect $100 { $101 $103 $105 $107 $109 $111 $113 $115 $117 $119 $121 $123 $125 $127 $129 $131 }
  cell \BB \sdram_0__dq_3
    connect \T $100 [3]
    connect \I \sdram_0__dq__o [3]
    connect \O \sdram_0__dq__i [3]
    connect \B \sdram_0__dq__io [3]
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 16 $133
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $134
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $135
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $134
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $136
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $137
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $136
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $138
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $139
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $138
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $140
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $141
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $140
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $142
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $143
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $142
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $144
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $145
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $144
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $146
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $147
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $146
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $148
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $149
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $148
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $150
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $151
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $150
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $152
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $153
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $152
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $154
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $155
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $154
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $156
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $157
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $156
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $158
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $159
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $158
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $160
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $161
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $160
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $162
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $163
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $162
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $164
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $165
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $164
  end
  connect $133 { $134 $136 $138 $140 $142 $144 $146 $148 $150 $152 $154 $156 $158 $160 $162 $164 }
  cell \BB \sdram_0__dq_4
    connect \T $133 [4]
    connect \I \sdram_0__dq__o [4]
    connect \O \sdram_0__dq__i [4]
    connect \B \sdram_0__dq__io [4]
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 16 $166
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $167
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $168
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $167
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $169
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $170
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $169
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $171
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $172
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $171
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $173
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $174
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $173
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $175
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $176
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $175
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $177
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $178
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $177
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $179
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $180
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $179
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $181
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $182
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $181
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $183
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $184
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $183
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $185
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $186
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $185
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $187
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $188
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $187
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $189
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $190
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $189
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $191
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $192
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $191
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $193
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $194
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $193
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $195
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $196
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $195
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $197
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $198
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $197
  end
  connect $166 { $167 $169 $171 $173 $175 $177 $179 $181 $183 $185 $187 $189 $191 $193 $195 $197 }
  cell \BB \sdram_0__dq_5
    connect \T $166 [5]
    connect \I \sdram_0__dq__o [5]
    connect \O \sdram_0__dq__i [5]
    connect \B \sdram_0__dq__io [5]
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 16 $199
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $200
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $201
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $200
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $202
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $203
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $202
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $204
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $205
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $204
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $206
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $207
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $206
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $208
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $209
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $208
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $210
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $211
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $210
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $212
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $213
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $212
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $214
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $215
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $214
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $216
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $217
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $216
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $218
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $219
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $218
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $220
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $221
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $220
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $222
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $223
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $222
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $224
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $225
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $224
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $226
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $227
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $226
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $228
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $229
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $228
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $230
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $231
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $230
  end
  connect $199 { $200 $202 $204 $206 $208 $210 $212 $214 $216 $218 $220 $222 $224 $226 $228 $230 }
  cell \BB \sdram_0__dq_6
    connect \T $199 [6]
    connect \I \sdram_0__dq__o [6]
    connect \O \sdram_0__dq__i [6]
    connect \B \sdram_0__dq__io [6]
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 16 $232
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $233
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $234
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $233
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $235
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $236
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $235
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $237
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $238
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $237
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $239
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $240
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $239
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $241
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $242
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $241
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $243
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $244
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $243
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $245
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $246
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $245
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $247
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $248
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $247
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $249
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $250
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $249
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $251
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $252
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $251
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $253
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $254
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $253
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $255
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $256
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $255
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $257
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $258
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $257
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $259
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $260
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $259
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $261
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $262
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $261
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $263
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $264
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $263
  end
  connect $232 { $233 $235 $237 $239 $241 $243 $245 $247 $249 $251 $253 $255 $257 $259 $261 $263 }
  cell \BB \sdram_0__dq_7
    connect \T $232 [7]
    connect \I \sdram_0__dq__o [7]
    connect \O \sdram_0__dq__i [7]
    connect \B \sdram_0__dq__io [7]
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 16 $265
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $266
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $267
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $266
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $268
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $269
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $268
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $270
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $271
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $270
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $272
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $273
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $272
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $274
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $275
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $274
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $276
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $277
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $276
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $278
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $279
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $278
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $280
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $281
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $280
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $282
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $283
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $282
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $284
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $285
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $284
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $286
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $287
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $286
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $288
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $289
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $288
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $290
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $291
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $290
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $292
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $293
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $292
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $294
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $295
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $294
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $296
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $297
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $296
  end
  connect $265 { $266 $268 $270 $272 $274 $276 $278 $280 $282 $284 $286 $288 $290 $292 $294 $296 }
  cell \BB \sdram_0__dq_8
    connect \T $265 [8]
    connect \I \sdram_0__dq__o [8]
    connect \O \sdram_0__dq__i [8]
    connect \B \sdram_0__dq__io [8]
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 16 $298
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $299
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $300
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $299
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $301
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $302
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $301
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $303
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $304
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $303
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $305
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $306
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $305
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $307
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $308
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $307
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $309
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $310
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $309
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $311
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $312
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $311
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $313
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $314
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $313
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $315
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $316
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $315
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $317
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $318
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $317
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $319
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $320
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $319
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $321
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $322
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $321
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $323
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $324
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $323
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $325
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $326
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $325
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $327
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $328
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $327
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $329
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $330
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $329
  end
  connect $298 { $299 $301 $303 $305 $307 $309 $311 $313 $315 $317 $319 $321 $323 $325 $327 $329 }
  cell \BB \sdram_0__dq_9
    connect \T $298 [9]
    connect \I \sdram_0__dq__o [9]
    connect \O \sdram_0__dq__i [9]
    connect \B \sdram_0__dq__io [9]
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 16 $331
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $332
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $333
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $332
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $334
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $335
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $334
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $336
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $337
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $336
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $338
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $339
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $338
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $340
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $341
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $340
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $342
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $343
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $342
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $344
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $345
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $344
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $346
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $347
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $346
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $348
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $349
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $348
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $350
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $351
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $350
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $352
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $353
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $352
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $354
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $355
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $354
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $356
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $357
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $356
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $358
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $359
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $358
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $360
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $361
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $360
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $362
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $363
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $362
  end
  connect $331 { $332 $334 $336 $338 $340 $342 $344 $346 $348 $350 $352 $354 $356 $358 $360 $362 }
  cell \BB \sdram_0__dq_10
    connect \T $331 [10]
    connect \I \sdram_0__dq__o [10]
    connect \O \sdram_0__dq__i [10]
    connect \B \sdram_0__dq__io [10]
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 16 $364
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $365
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $366
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $365
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $367
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $368
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $367
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $369
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $370
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $369
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $371
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $372
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $371
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $373
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $374
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $373
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $375
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $376
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $375
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $377
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $378
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $377
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $379
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $380
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $379
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $381
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $382
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $381
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $383
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $384
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $383
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $385
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $386
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $385
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $387
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $388
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $387
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $389
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $390
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $389
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $391
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $392
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $391
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $393
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $394
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $393
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $395
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $396
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $395
  end
  connect $364 { $365 $367 $369 $371 $373 $375 $377 $379 $381 $383 $385 $387 $389 $391 $393 $395 }
  cell \BB \sdram_0__dq_11
    connect \T $364 [11]
    connect \I \sdram_0__dq__o [11]
    connect \O \sdram_0__dq__i [11]
    connect \B \sdram_0__dq__io [11]
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 16 $397
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $398
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $399
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $398
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $400
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $401
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $400
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $402
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $403
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $402
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $404
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $405
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $404
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $406
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $407
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $406
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $408
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $409
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $408
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $410
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $411
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $410
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $412
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $413
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $412
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $414
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $415
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $414
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $416
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $417
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $416
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $418
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $419
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $418
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $420
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $421
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $420
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $422
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $423
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $422
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $424
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $425
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $424
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $426
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $427
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $426
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $428
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $429
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $428
  end
  connect $397 { $398 $400 $402 $404 $406 $408 $410 $412 $414 $416 $418 $420 $422 $424 $426 $428 }
  cell \BB \sdram_0__dq_12
    connect \T $397 [12]
    connect \I \sdram_0__dq__o [12]
    connect \O \sdram_0__dq__i [12]
    connect \B \sdram_0__dq__io [12]
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 16 $430
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $431
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $432
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $431
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $433
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $434
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $433
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $435
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $436
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $435
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $437
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $438
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $437
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $439
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $440
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $439
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $441
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $442
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $441
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $443
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $444
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $443
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $445
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $446
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $445
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $447
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $448
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $447
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $449
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $450
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $449
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $451
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $452
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $451
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $453
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $454
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $453
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $455
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $456
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $455
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $457
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $458
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $457
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $459
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $460
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $459
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $461
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $462
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $461
  end
  connect $430 { $431 $433 $435 $437 $439 $441 $443 $445 $447 $449 $451 $453 $455 $457 $459 $461 }
  cell \BB \sdram_0__dq_13
    connect \T $430 [13]
    connect \I \sdram_0__dq__o [13]
    connect \O \sdram_0__dq__i [13]
    connect \B \sdram_0__dq__io [13]
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 16 $463
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $464
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $465
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $464
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $466
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $467
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $466
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $468
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $469
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $468
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $470
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $471
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $470
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $472
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $473
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $472
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $474
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $475
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $474
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $476
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $477
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $476
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $478
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $479
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $478
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $480
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $481
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $480
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $482
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $483
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $482
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $484
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $485
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $484
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $486
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $487
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $486
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $488
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $489
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $488
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $490
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $491
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $490
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $492
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $493
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $492
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $494
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $495
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $494
  end
  connect $463 { $464 $466 $468 $470 $472 $474 $476 $478 $480 $482 $484 $486 $488 $490 $492 $494 }
  cell \BB \sdram_0__dq_14
    connect \T $463 [14]
    connect \I \sdram_0__dq__o [14]
    connect \O \sdram_0__dq__i [14]
    connect \B \sdram_0__dq__io [14]
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 16 $496
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $497
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $498
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $497
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $499
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $500
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $499
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $501
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $502
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $501
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $503
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $504
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $503
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $505
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $506
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $505
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $507
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $508
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $507
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $509
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $510
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $509
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $511
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $512
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $511
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $513
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $514
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $513
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $515
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $516
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $515
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $517
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $518
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $517
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $519
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $520
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $519
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $521
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $522
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $521
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $523
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $524
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $523
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $525
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $526
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $525
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  wire width 1 $527
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/vendor/lattice_ecp5.py:531"
  cell $not $528
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sdram_0__dq__oe
    connect \Y $527
  end
  connect $496 { $497 $499 $501 $503 $505 $507 $509 $511 $513 $515 $517 $519 $521 $523 $525 $527 }
  cell \BB \sdram_0__dq_15
    connect \T $496 [15]
    connect \I \sdram_0__dq__o [15]
    connect \O \sdram_0__dq__i [15]
    connect \B \sdram_0__dq__io [15]
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_sdram_0__dqm"
module \pin_sdram_0__dqm
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 2 input 0 \sdram_0__dqm__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 2 output 1 \sdram_0__dqm__io
  cell \OB \sdram_0__dqm_0
    connect \I \sdram_0__dqm__o [0]
    connect \O \sdram_0__dqm__io [0]
  end
  cell \OB \sdram_0__dqm_1
    connect \I \sdram_0__dqm__o [1]
    connect \O \sdram_0__dqm__io [1]
  end
end
attribute \generator "Amaranth"
attribute \top 1
attribute \amaranth.hierarchy "top"
module \top
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 0 \esp32_spi_0__gpio0__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 16 inout 1 \sdram_0__dq__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 output 2 \led_0__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 output 3 \led_1__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 output 4 \led_2__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 output 5 \led_3__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 output 6 \led_4__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 output 7 \led_5__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 output 8 \led_6__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 output 9 \led_7__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 output 10 \esp32_spi_0__en__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 output 11 \esp32_spi_0__tx__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 input 12 \esp32_spi_0__rx__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 input 13 \esp32_spi_0__gpio4_copi__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 input 14 \esp32_spi_0__gpio5_cs__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 output 15 \esp32_spi_0__gpio12_cipo__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 input 16 \esp32_spi_0__gpio16_sclk__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 input 17 \uart_0__rx__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 output 18 \uart_0__tx__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 input 19 \uart_0__rts__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 input 20 \uart_0__dtr__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 input 21 \button_pwr_0__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 input 22 \button_fire_0__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 input 23 \button_fire_1__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 input 24 \button_up_0__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 input 25 \button_down_0__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 input 26 \button_left_0__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 input 27 \button_right_0__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 input 28 \clk25_0__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 output 29 \sdram_0__clk__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 output 30 \sdram_0__clk_en__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 output 31 \sdram_0__cs__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 output 32 \sdram_0__we__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 output 33 \sdram_0__ras__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 1 output 34 \sdram_0__cas__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 2 output 35 \sdram_0__ba__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 13 output 36 \sdram_0__a__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:129"
  wire width 2 output 37 \sdram_0__dqm__io
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \dut_led_0__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \dut_led_1__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \dut_led_2__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \dut_led_3__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \dut_led_4__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \dut_led_5__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \dut_led_6__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \dut_led_7__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \dut_esp32_spi_0__gpio12_cipo__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \dut_button_fire_0__i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \dut_button_fire_1__i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 13 \dut_sdram_0__a__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 2 \dut_sdram_0__dqm__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \dut_sdram_0__dq__oe
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 16 \dut_sdram_0__dq__i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 16 \dut_sdram_0__dq__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 2 \dut_sdram_0__ba__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \dut_sdram_0__cs__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \dut_sdram_0__we__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \dut_sdram_0__ras__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \dut_sdram_0__cas__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \dut_sdram_0__clk__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \dut_sdram_0__clk_en__o
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \dut_clk25_0__i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \dut_esp32_spi_0__gpio4_copi__i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \dut_esp32_spi_0__gpio16_sclk__i
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \dut_esp32_spi_0__gpio5_cs__i
  cell \dut \dut
    connect \led_0__o \dut_led_0__o
    connect \led_1__o \dut_led_1__o
    connect \led_2__o \dut_led_2__o
    connect \led_3__o \dut_led_3__o
    connect \led_4__o \dut_led_4__o
    connect \led_5__o \dut_led_5__o
    connect \led_6__o \dut_led_6__o
    connect \led_7__o \dut_led_7__o
    connect \esp32_spi_0__gpio12_cipo__o \dut_esp32_spi_0__gpio12_cipo__o
    connect \button_fire_0__i \dut_button_fire_0__i
    connect \button_fire_1__i \dut_button_fire_1__i
    connect \sdram_0__a__o \dut_sdram_0__a__o
    connect \sdram_0__dqm__o \dut_sdram_0__dqm__o
    connect \sdram_0__dq__oe \dut_sdram_0__dq__oe
    connect \sdram_0__dq__i \dut_sdram_0__dq__i
    connect \sdram_0__dq__o \dut_sdram_0__dq__o
    connect \sdram_0__ba__o \dut_sdram_0__ba__o
    connect \sdram_0__cs__o \dut_sdram_0__cs__o
    connect \sdram_0__we__o \dut_sdram_0__we__o
    connect \sdram_0__ras__o \dut_sdram_0__ras__o
    connect \sdram_0__cas__o \dut_sdram_0__cas__o
    connect \sdram_0__clk__o \dut_sdram_0__clk__o
    connect \sdram_0__clk_en__o \dut_sdram_0__clk_en__o
    connect \clk25_0__i \dut_clk25_0__i
    connect \esp32_spi_0__gpio4_copi__i \dut_esp32_spi_0__gpio4_copi__i
    connect \esp32_spi_0__gpio16_sclk__i \dut_esp32_spi_0__gpio16_sclk__i
    connect \esp32_spi_0__gpio5_cs__i \dut_esp32_spi_0__gpio5_cs__i
  end
  cell \pin_led_0 \pin_led_0
    connect \led_0__o \dut_led_0__o
    connect \led_0__io \led_0__io
  end
  cell \pin_led_1 \pin_led_1
    connect \led_1__o \dut_led_1__o
    connect \led_1__io \led_1__io
  end
  cell \pin_led_2 \pin_led_2
    connect \led_2__o \dut_led_2__o
    connect \led_2__io \led_2__io
  end
  cell \pin_led_3 \pin_led_3
    connect \led_3__o \dut_led_3__o
    connect \led_3__io \led_3__io
  end
  cell \pin_led_4 \pin_led_4
    connect \led_4__o \dut_led_4__o
    connect \led_4__io \led_4__io
  end
  cell \pin_led_5 \pin_led_5
    connect \led_5__o \dut_led_5__o
    connect \led_5__io \led_5__io
  end
  cell \pin_led_6 \pin_led_6
    connect \led_6__o \dut_led_6__o
    connect \led_6__io \led_6__io
  end
  cell \pin_led_7 \pin_led_7
    connect \led_7__o \dut_led_7__o
    connect \led_7__io \led_7__io
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \pin_esp32_spi_0__en_esp32_spi_0__en__o
  cell \pin_esp32_spi_0__en \pin_esp32_spi_0__en
    connect \esp32_spi_0__en__o \pin_esp32_spi_0__en_esp32_spi_0__en__o
    connect \esp32_spi_0__en__io \esp32_spi_0__en__io
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \pin_esp32_spi_0__tx_esp32_spi_0__tx__o
  cell \pin_esp32_spi_0__tx \pin_esp32_spi_0__tx
    connect \esp32_spi_0__tx__o \pin_esp32_spi_0__tx_esp32_spi_0__tx__o
    connect \esp32_spi_0__tx__io \esp32_spi_0__tx__io
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \pin_esp32_spi_0__rx_esp32_spi_0__rx__i
  cell \pin_esp32_spi_0__rx \pin_esp32_spi_0__rx
    connect \esp32_spi_0__rx__i \pin_esp32_spi_0__rx_esp32_spi_0__rx__i
    connect \esp32_spi_0__rx__io \esp32_spi_0__rx__io
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \pin_esp32_spi_0__gpio0_esp32_spi_0__gpio0__o
  cell \pin_esp32_spi_0__gpio0 \pin_esp32_spi_0__gpio0
    connect \esp32_spi_0__gpio0__o \pin_esp32_spi_0__gpio0_esp32_spi_0__gpio0__o
    connect \esp32_spi_0__gpio0__io \esp32_spi_0__gpio0__io
  end
  cell \pin_esp32_spi_0__gpio4_copi \pin_esp32_spi_0__gpio4_copi
    connect \esp32_spi_0__gpio4_copi__i \dut_esp32_spi_0__gpio4_copi__i
    connect \esp32_spi_0__gpio4_copi__io \esp32_spi_0__gpio4_copi__io
  end
  cell \pin_esp32_spi_0__gpio5_cs \pin_esp32_spi_0__gpio5_cs
    connect \esp32_spi_0__gpio5_cs__i \dut_esp32_spi_0__gpio5_cs__i
    connect \esp32_spi_0__gpio5_cs__io \esp32_spi_0__gpio5_cs__io
  end
  cell \pin_esp32_spi_0__gpio12_cipo \pin_esp32_spi_0__gpio12_cipo
    connect \esp32_spi_0__gpio12_cipo__o \dut_esp32_spi_0__gpio12_cipo__o
    connect \esp32_spi_0__gpio12_cipo__io \esp32_spi_0__gpio12_cipo__io
  end
  cell \pin_esp32_spi_0__gpio16_sclk \pin_esp32_spi_0__gpio16_sclk
    connect \esp32_spi_0__gpio16_sclk__i \dut_esp32_spi_0__gpio16_sclk__i
    connect \esp32_spi_0__gpio16_sclk__io \esp32_spi_0__gpio16_sclk__io
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \pin_uart_0__rx_uart_0__rx__i
  cell \pin_uart_0__rx \pin_uart_0__rx
    connect \uart_0__rx__i \pin_uart_0__rx_uart_0__rx__i
    connect \uart_0__rx__io \uart_0__rx__io
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \pin_uart_0__tx_uart_0__tx__o
  cell \pin_uart_0__tx \pin_uart_0__tx
    connect \uart_0__tx__o \pin_uart_0__tx_uart_0__tx__o
    connect \uart_0__tx__io \uart_0__tx__io
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \pin_uart_0__rts_uart_0__rts__i
  cell \pin_uart_0__rts \pin_uart_0__rts
    connect \uart_0__rts__i \pin_uart_0__rts_uart_0__rts__i
    connect \uart_0__rts__io \uart_0__rts__io
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \pin_uart_0__dtr_uart_0__dtr__i
  cell \pin_uart_0__dtr \pin_uart_0__dtr
    connect \uart_0__dtr__i \pin_uart_0__dtr_uart_0__dtr__i
    connect \uart_0__dtr__io \uart_0__dtr__io
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143"
  wire width 1 \pin_button_pwr_0_button_pwr_0__i
  cell \pin_button_pwr_0 \pin_button_pwr_0
    connect \button_pwr_0__i \pin_button_pwr_0_button_pwr_0__i
    connect \button_pwr_0__io \button_pwr_0__io
  end
  cell \pin_button_fire_0 \pin_button_fire_0
    connect \button_fire_0__i \dut_button_fire_0__i
    connect \button_fire_0__io \button_fire_0__io
  end
  cell \pin_button_fire_1 \pin_button_fire_1
    connect \button_fire_1__i \dut_button_fire_1__i
    connect \button_fire_1__io \button_fire_1__io
  end
  cell \pin_button_up_0 \pin_button_up_0
    connect \button_up_0__io \button_up_0__io
  end
  cell \pin_button_down_0 \pin_button_down_0
    connect \button_down_0__io \button_down_0__io
  end
  cell \pin_button_left_0 \pin_button_left_0
    connect \button_left_0__io \button_left_0__io
  end
  cell \pin_button_right_0 \pin_button_right_0
    connect \button_right_0__io \button_right_0__io
  end
  cell \pin_clk25_0 \pin_clk25_0
    connect \clk25_0__i \dut_clk25_0__i
    connect \clk25_0__io \clk25_0__io
  end
  cell \pin_sdram_0__clk \pin_sdram_0__clk
    connect \sdram_0__clk__o \dut_sdram_0__clk__o
    connect \sdram_0__clk__io \sdram_0__clk__io
  end
  cell \pin_sdram_0__clk_en \pin_sdram_0__clk_en
    connect \sdram_0__clk_en__o \dut_sdram_0__clk_en__o
    connect \sdram_0__clk_en__io \sdram_0__clk_en__io
  end
  cell \pin_sdram_0__cs \pin_sdram_0__cs
    connect \sdram_0__cs__o \dut_sdram_0__cs__o
    connect \sdram_0__cs__io \sdram_0__cs__io
  end
  cell \pin_sdram_0__we \pin_sdram_0__we
    connect \sdram_0__we__o \dut_sdram_0__we__o
    connect \sdram_0__we__io \sdram_0__we__io
  end
  cell \pin_sdram_0__ras \pin_sdram_0__ras
    connect \sdram_0__ras__o \dut_sdram_0__ras__o
    connect \sdram_0__ras__io \sdram_0__ras__io
  end
  cell \pin_sdram_0__cas \pin_sdram_0__cas
    connect \sdram_0__cas__o \dut_sdram_0__cas__o
    connect \sdram_0__cas__io \sdram_0__cas__io
  end
  cell \pin_sdram_0__ba \pin_sdram_0__ba
    connect \sdram_0__ba__o \dut_sdram_0__ba__o
    connect \sdram_0__ba__io \sdram_0__ba__io
  end
  cell \pin_sdram_0__a \pin_sdram_0__a
    connect \sdram_0__a__o \dut_sdram_0__a__o
    connect \sdram_0__a__io \sdram_0__a__io
  end
  cell \pin_sdram_0__dq \pin_sdram_0__dq
    connect \sdram_0__dq__oe \dut_sdram_0__dq__oe
    connect \sdram_0__dq__i \dut_sdram_0__dq__i
    connect \sdram_0__dq__o \dut_sdram_0__dq__o
    connect \sdram_0__dq__io \sdram_0__dq__io
  end
  cell \pin_sdram_0__dqm \pin_sdram_0__dqm
    connect \sdram_0__dqm__o \dut_sdram_0__dqm__o
    connect \sdram_0__dqm__io \sdram_0__dqm__io
  end
  process $group_0
    assign \pin_esp32_spi_0__tx_esp32_spi_0__tx__o 1'0
    assign { \pin_esp32_spi_0__tx_esp32_spi_0__tx__o } { \pin_uart_0__rx_uart_0__rx__i }
    sync init
  end
  process $group_1
    assign \pin_uart_0__tx_uart_0__tx__o 1'0
    assign { \pin_uart_0__tx_uart_0__tx__o } { \pin_esp32_spi_0__rx_esp32_spi_0__rx__i }
    sync init
  end
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:942"
  wire width 1 $1
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:942"
  cell $eq $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pin_uart_0__dtr_uart_0__dtr__i
    connect \B 1'1
    connect \Y $1
  end
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:942"
  wire width 1 $3
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:942"
  cell $eq $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pin_uart_0__rts_uart_0__rts__i
    connect \B 1'1
    connect \Y $3
  end
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:942"
  wire width 1 $5
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:942"
  cell $and $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $1
    connect \B $3
    connect \Y $5
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258"
  wire width 1 $7
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258"
  cell $eq $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { \pin_uart_0__dtr_uart_0__dtr__i }
    connect \B 1'0
    connect \Y $7
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258"
  wire width 1 $9
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258"
  cell $eq $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { \pin_uart_0__rts_uart_0__rts__i }
    connect \B 1'0
    connect \Y $9
  end
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:945"
  wire width 1 $11
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:945"
  cell $and $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $7
    connect \B $9
    connect \Y $11
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258"
  wire width 1 $13
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258"
  cell $eq $14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { \pin_uart_0__dtr_uart_0__dtr__i }
    connect \B 1'1
    connect \Y $13
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258"
  wire width 1 $15
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258"
  cell $eq $16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { \pin_uart_0__rts_uart_0__rts__i }
    connect \B 1'0
    connect \Y $15
  end
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:948"
  wire width 1 $17
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:948"
  cell $and $18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $13
    connect \B $15
    connect \Y $17
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258"
  wire width 1 $19
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258"
  cell $eq $20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { \pin_uart_0__dtr_uart_0__dtr__i }
    connect \B 1'0
    connect \Y $19
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258"
  wire width 1 $21
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258"
  cell $eq $22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { \pin_uart_0__rts_uart_0__rts__i }
    connect \B 1'1
    connect \Y $21
  end
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:951"
  wire width 1 $23
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:951"
  cell $and $24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $19
    connect \B $21
    connect \Y $23
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258"
  wire width 1 $25
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258"
  cell $not $26
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { \pin_button_pwr_0_button_pwr_0__i }
    connect \Y $25
  end
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:943"
  wire width 1 $27
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:943"
  cell $and $28
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 1'1
    connect \B $25
    connect \Y $27
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258"
  wire width 1 $29
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258"
  cell $not $30
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { \pin_button_pwr_0_button_pwr_0__i }
    connect \Y $29
  end
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:946"
  wire width 1 $31
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:946"
  cell $and $32
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 1'1
    connect \B $29
    connect \Y $31
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258"
  wire width 1 $33
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258"
  cell $not $34
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { \pin_button_pwr_0_button_pwr_0__i }
    connect \Y $33
  end
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:949"
  wire width 1 $35
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:949"
  cell $and $36
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 1'0
    connect \B $33
    connect \Y $35
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258"
  wire width 1 $37
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258"
  cell $not $38
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { \pin_button_pwr_0_button_pwr_0__i }
    connect \Y $37
  end
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:952"
  wire width 1 $39
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:952"
  cell $and $40
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 1'1
    connect \B $37
    connect \Y $39
  end
  process $group_2
    assign \pin_esp32_spi_0__en_esp32_spi_0__en__o 1'0
    attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:942"
    switch { $23 $17 $11 $5 }
      attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:942"
      case 4'---1
        assign { \pin_esp32_spi_0__en_esp32_spi_0__en__o } $27
      attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:945"
      case 4'--1-
        assign { \pin_esp32_spi_0__en_esp32_spi_0__en__o } $31
      attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:948"
      case 4'-1--
        assign { \pin_esp32_spi_0__en_esp32_spi_0__en__o } $35
      attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:951"
      case 4'1---
        assign { \pin_esp32_spi_0__en_esp32_spi_0__en__o } $39
    end
    sync init
  end
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:942"
  wire width 1 $41
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:942"
  cell $eq $42
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pin_uart_0__dtr_uart_0__dtr__i
    connect \B 1'1
    connect \Y $41
  end
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:942"
  wire width 1 $43
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:942"
  cell $eq $44
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pin_uart_0__rts_uart_0__rts__i
    connect \B 1'1
    connect \Y $43
  end
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:942"
  wire width 1 $45
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:942"
  cell $and $46
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $41
    connect \B $43
    connect \Y $45
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258"
  wire width 1 $47
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258"
  cell $eq $48
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { \pin_uart_0__dtr_uart_0__dtr__i }
    connect \B 1'0
    connect \Y $47
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258"
  wire width 1 $49
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258"
  cell $eq $50
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { \pin_uart_0__rts_uart_0__rts__i }
    connect \B 1'0
    connect \Y $49
  end
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:945"
  wire width 1 $51
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:945"
  cell $and $52
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $47
    connect \B $49
    connect \Y $51
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258"
  wire width 1 $53
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258"
  cell $eq $54
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { \pin_uart_0__dtr_uart_0__dtr__i }
    connect \B 1'1
    connect \Y $53
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258"
  wire width 1 $55
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258"
  cell $eq $56
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { \pin_uart_0__rts_uart_0__rts__i }
    connect \B 1'0
    connect \Y $55
  end
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:948"
  wire width 1 $57
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:948"
  cell $and $58
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $53
    connect \B $55
    connect \Y $57
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258"
  wire width 1 $59
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258"
  cell $eq $60
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { \pin_uart_0__dtr_uart_0__dtr__i }
    connect \B 1'0
    connect \Y $59
  end
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258"
  wire width 1 $61
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/rec.py:258"
  cell $eq $62
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { \pin_uart_0__rts_uart_0__rts__i }
    connect \B 1'1
    connect \Y $61
  end
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:951"
  wire width 1 $63
  attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:951"
  cell $and $64
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $59
    connect \B $61
    connect \Y $63
  end
  process $group_3
    assign \pin_esp32_spi_0__gpio0_esp32_spi_0__gpio0__o 1'0
    attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:942"
    switch { $63 $57 $51 $45 }
      attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:942"
      case 4'---1
        assign \pin_esp32_spi_0__gpio0_esp32_spi_0__gpio0__o 1'1
      attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:945"
      case 4'--1-
        assign \pin_esp32_spi_0__gpio0_esp32_spi_0__gpio0__o 1'1
      attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:948"
      case 4'-1--
        assign \pin_esp32_spi_0__gpio0_esp32_spi_0__gpio0__o 1'1
      attribute \src "tests/ulx3s_gui_test/fpga_gateware/test_sdram_n_fifo_interface_IS42S16160G/test6_modified_ila_with_sdram_fifo.py:951"
      case 4'1---
        assign \pin_esp32_spi_0__gpio0_esp32_spi_0__gpio0__o 1'0
    end
    sync init
  end
end
