`timescale 1ns/1ps

module control_unit(

    input  logic [6:0] opcode,

    output logic       reg_write,
    output logic       alu_src,
    output logic       mem_read,
    output logic       mem_write,
    output logic       mem_to_reg,
    output logic       branch,
    output logic [1:0] alu_op

);

always_comb begin

    // Default values
    reg_write = 1'b0;
    alu_src   = 1'b0;
    mem_read  = 1'b0;
    mem_write = 1'b0;
    mem_to_reg= 1'b0;
    branch    = 1'b0;
    alu_op    = 2'b00;

    case(opcode)

        // R-Type (add, sub, and, or, xor, sll, srl, sra, slt)
        7'b0110011: begin
            reg_write = 1'b1;
            alu_src   = 1'b0;
            alu_op    = 2'b10;
        end

        // I-Type (addi)
        7'b0010011: begin
            reg_write = 1'b1;
            alu_src   = 1'b1;
            alu_op    = 2'b10;
        end

        // Load Word (lw)
        7'b0000011: begin
            reg_write = 1'b1;
            alu_src   = 1'b1;
            mem_read  = 1'b1;
            mem_to_reg= 1'b1;
            alu_op    = 2'b00;
        end

        // Store Word (sw)
        7'b0100011: begin
            alu_src   = 1'b1;
            mem_write = 1'b1;
            alu_op    = 2'b00;
        end

        // Branch Equal (beq)
        7'b1100011: begin
            branch    = 1'b1;
            alu_op    = 2'b01;
        end

        default: begin
            reg_write = 1'b0;
            alu_src   = 1'b0;
            mem_read  = 1'b0;
            mem_write = 1'b0;
            mem_to_reg= 1'b0;
            branch    = 1'b0;
            alu_op    = 2'b00;
        end

    endcase

end

endmodule