m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Git/lab4TallerDigitalesCorrec/simulation/modelsim
vclock_divider
Z1 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z2 !s110 1664847260
!i10b 1
!s100 6876=`6aHj=O[Pjjg95S71
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
IQ;aUabV08BN1j4iOn:;Gk2
Z4 VDg1SIo80bB@j0V0VzS_@n1
S1
R0
w1664740619
8D:/Git/lab4TallerDigitalesCorrec/clock_divider.sv
FD:/Git/lab4TallerDigitalesCorrec/clock_divider.sv
!i122 1
L0 4 18
Z5 OV;L;2020.1;71
r1
!s85 0
31
Z6 !s108 1664847260.000000
!s107 D:/Git/lab4TallerDigitalesCorrec/clock_divider.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Git/lab4TallerDigitalesCorrec|D:/Git/lab4TallerDigitalesCorrec/clock_divider.sv|
!i113 1
Z7 o-sv -work work
Z8 !s92 -sv -work work +incdir+D:/Git/lab4TallerDigitalesCorrec
Z9 tCvgOpt 0
vtest_vga_Controller
R1
R2
!i10b 1
!s100 FK[XdTz^U>D4jcJP`V19O1
R3
Ign3D9lQe]A=C?ae3X6`Hf0
R4
S1
R0
w1664740915
8D:/Git/lab4TallerDigitalesCorrec/test_vga_Controller.sv
FD:/Git/lab4TallerDigitalesCorrec/test_vga_Controller.sv
!i122 2
L0 1 17
R5
r1
!s85 0
31
R6
!s107 D:/Git/lab4TallerDigitalesCorrec/test_vga_Controller.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Git/lab4TallerDigitalesCorrec|D:/Git/lab4TallerDigitalesCorrec/test_vga_Controller.sv|
!i113 1
R7
R8
R9
ntest_vga_@controller
vVGA_Controller
R1
R2
!i10b 1
!s100 aMT8enDnmSHacT5T2YzX<2
R3
IgWBN95YUnC3lFln>_Gc]J2
R4
S1
R0
w1664847140
8D:/Git/lab4TallerDigitalesCorrec/VGA_Controller.sv
FD:/Git/lab4TallerDigitalesCorrec/VGA_Controller.sv
!i122 0
L0 1 148
R5
r1
!s85 0
31
R6
!s107 D:/Git/lab4TallerDigitalesCorrec/VGA_Controller.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Git/lab4TallerDigitalesCorrec|D:/Git/lab4TallerDigitalesCorrec/VGA_Controller.sv|
!i113 1
R7
R8
R9
n@v@g@a_@controller
