CKID0001:@|S:latticehx1k_pll_inst.latticehx1k_pll_inst@|E:uu2.w_addr_displaying_0_rep1@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001 
