<root><simulation><result_generated_time />2023-05-12 16:24:22<layer><layer_spec />{'B': 1, 'K': 1024, 'C': 256, 'OY': 14, 'OX': 14, 'IY': 14, 'IX': 14, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />51380224<total_data_size_element />{'W': 262144, 'I': 50176, 'O': 200704}<total_data_reuse />{'W': 196, 'I': 1024.0, 'O': 256}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />26/60</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />6720</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [64, 1, 1], 'I': [448, 1, 1], 'O': [28, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 7)], [('OY', 2)]], [[('C', 2), ('K', 2)], [('C', 16)]], [], []]<I />[[[('K', 2)], []], [[('OY', 7), ('C', 2)], [('OY', 2), ('C', 16)]], [], []]<O />[[[('C', 2)], [('C', 16)]], [[('OY', 7), ('K', 2)], [('OY', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 4), ('C', 2), ('OX', 7), ('C', 2), ('C', 2)], [('K', 128), ('OX', 2)], []]<I />[[('K', 4), ('C', 2), ('OX', 7), ('C', 2), ('C', 2), ('K', 128)], [('OX', 2)], []]<O />[[('K', 4), ('C', 2), ('OX', 7), ('C', 2), ('C', 2)], [('K', 128), ('OX', 2)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [14.0, 7, 2, 1], 'I': [2.0, 512.0, 1.0, 1.0], 'O': [32.0, 8, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [256, 2097152, 2097152], 'I': [448, 401408, 401408], 'O': [224, 1605632, 1605632], 'O_partial': [224, 0, 0], 'O_final': [0, 1605632, 1605632]}<actual_mem_utilization_individual />{'W': [0.5, 0.06, 0.0], 'I': [0.88, 0.01, 0.0], 'O': [0.44, 0.05, 0.0]}<actual_mem_utilization_shared />{'W': [0.5, 0.12, 0.0], 'I': [0.88, 0.12, 0.0], 'O': [0.44, 0.12, 0.0]}<effective_mem_size_bit />{'W': [128, 2097152, 2097152], 'I': [448, 401408, 401408], 'O': [224, 12544, 1605632], 'O_partial': [224, 0, 0], 'O_final': [0, 12544, 1605632]}<total_unit_count />{'W': [896, 64, 1, 1], 'I': [896, 448, 1, 1], 'O': [896, 28, 1, 1]}<unique_unit_count />{'W': [64, 64, 1, 1], 'I': [448, 448, 1, 1], 'O': [28, 28, 1, 1]}<duplicate_unit_count />{'W': [14.0, 1.0, 1.0, 1.0], 'I': [2.0, 1.0, 1.0, 1.0], 'O': [32.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[3670016, 524288], [524288, 262144], [262144, 0]]<I />[[6422528, 50176], [50176, 50176], [50176, 0]]<O />[[(1404928, 1605632), (200704, 0)], [(0, 200704), (200704, 0)], [(0, 200704), (0, 0)]]<O_partial />[[(1404928, 1605632), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (200704, 0)], [(0, 200704), (200704, 0)], [(0, 200704), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[458752, 65536], [8192, 4096], [1024, 0]]<I />[[802816, 6272], [784, 784], [196, 0]]<O />[[(175616, 200704), (25088, 0)], [(0, 3136), (3136, 0)], [(0, 784), (0, 0)]]<O_partial />[([175616, 200704], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [25088, 0]), ([0, 3136], [3136, 0]), ([0, 784], [0, 0])]</mem_access_count_word><mac_count><active />51380224<idle />7340032</mac_count></basic_info><energy><total_energy />112689450.9<mem_energy_breakdown><W />[178.0, 1243.0, 1363.8]<I />[272.1, 155.4, 261.0]<O />[140.6, 621.5, 1044.2]</mem_energy_breakdown><MAC_energy><active_MAC />112317169.7<idle_MAC />367001.6<total />112684171.3</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.8038<utilization_without_data_loading />0.8724<utilization_spatial />0.875<utilization_temporal_with_data_loading />0.9186<mac_utilize_temporal_without_data_loading />0.9971</mac_array_utilization><latency><latency_cycle_with_data_loading />62424<latency_cycle_without_data_loading />57512<ideal_computing_cycle />57344<data_loading><load_cycle_total />4912<load_cycle_individual />{'W': [32, 4096, 0], 'I': [392, 784, 0]}<load_cycle_combined />{'W': 4096, 'I': 784}</data_loading><mem_stalling><mem_stall_cycle_total />168<mem_stall_cycle_individual />{'W': [[-57343], [-56100, -48960], [-57344, -57344]], 'I': [[-57343], [-217, 168], [-57344, -57344]], 'O': [[-57344], [-56320, -54272], [-54208, -56560]]}<mem_stall_cycle_shared />{'W': [[-57343], [-56100, 168], [0, 0]], 'I': [[-57343], [-217, 168], [0, 0]], 'O': [[-57344], [-56320, -54272], [-54208, -56560]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [256, 2097152, 2097152], 'I': [448, 401408, 401408], 'O': [224, 1605632, 1605632], 'O_partial': [224, 0, 0], 'O_final': [0, 1605632, 1605632]}<data_size_each_level_total />{'W': [16384, 2097152, 2097152], 'I': [200704, 401408, 401408], 'O': [6272, 1605632, 1605632]}<loop_cycles_each_level />{'W': [224, 57344, 57344], 'I': [28672, 57344, 57344], 'O': [224, 57344, 57344]}<top_ir_loop_size />{'W': [1, 2, 1], 'I': [128, 1, 1], 'O': [4, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 1.1], [73.1, 36.6], [36.6, 36.6]], 'I': [[8.0, 0.0], [7.0, 7.0], [7.0, 7.0]], 'O': [[8.0, 1.0], [28.0, 28.0], [28.0, 28.0]]}<req_inst_mem_bw />{'W': [[8.0, 1.1], [73.1, 73.1], [73.1, 36.6]], 'I': [[8.0, 2.0], [896.0, 7.0], [7.0, 7.0]], 'O': [[8.0, 4.0], [112.0, 28.0], [28.0, 28.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 1.1], [73.1, 36.6], [36.6, 0]], 'I': [[8.0, 2.0], [896.0, 7.0], [7.0, 0]], 'O': [[8.0, 1.0], [28.0, 28.0], [28.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 1.1], [997.1, 71.6], [43.6, 28.0]], 'I': [[8.0, 2.0], [997.1, 71.6], [43.6, 28.0]], 'O': [[8.0, 1.0], [997.1, 71.6], [43.6, 28.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 57344], [224, 224, 256], [57344, 57344, 1]], 'I': [[1, 1, 57344], [224, 28672, 2], [57344, 57344, 1]], 'O': [[1, 1, 57344], [224, 224, 256], [57344, 57344, 1]]}<trans_time_real />{'W': [[0, 1, 57344], [[4, 224, 256], [32, 224, 256]], [[4096, 57344, 1], [1024, 57344, 1]]], 'I': [[0, 1, 57344], [[7, 28672, 2], [392, 28672, 2]], [[784, 57344, 1], [196, 57344, 1]]], 'O': [[0, 1, 57344], [[4, 224, 256], [12, 224, 256]], [[3136, 57344, 1], [784, 57344, 1]]]}<single_stall_cycle />{'W': [[-1], [-220, -192], [-53248, -56320]], 'I': [[-1], [-217, 168], [-56560, -57148]], 'O': [[-1], [-220, -212], [-54208, -56560]]}<single_stall_count />{'W': [57343, 255, 0], 'I': [57343, 1, 0], 'O': [57344, 256, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [8160, 0], 'I': [224, 0], 'O': [3072, 3136]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [3136, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-48960, -57344], [-54272, -54208]], 1: [[-57344, -57344], [-54208, -57344]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.7<mem_area />120.7<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0</simulation></root>