Early Power Estimator File Generator report for Master
Wed Jan 31 18:48:50 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Early Power Estimator File Generator Summary
  3. Early Power Estimator File Generator Settings
  4. Indeterminate Toggle Rates
  5. Early Power Estimator File Generator Generated Files
  6. Confidence Metric Details
  7. Signal Activities
  8. Early Power Estimator File Generator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+------------------------------------------------------------------------------------------------+
; Early Power Estimator File Generator Summary                                                   ;
+---------------------------------------------+--------------------------------------------------+
; Early Power Estimator File Generator Status ; Successful - Wed Jan 31 18:48:50 2024            ;
; Quartus Prime Version                       ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition      ;
; Revision Name                               ; Master                                           ;
; Top-level Entity Name                       ; Master                                           ;
; Family                                      ; Cyclone IV E                                     ;
; Device                                      ; EP4CE22F17C6                                     ;
; Power Estimation Confidence                 ; Low: user provided insufficient toggle rate data ;
+---------------------------------------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Early Power Estimator File Generator Settings                                                                            ;
+------------------------------------------------------------------+---------------------------------------+---------------+
; Option                                                           ; Setting                               ; Default Value ;
+------------------------------------------------------------------+---------------------------------------+---------------+
; Use smart compilation                                            ; Off                                   ; Off           ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                                    ; On            ;
; Enable compact report table                                      ; Off                                   ; Off           ;
; Preset Cooling Solution                                          ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW ;               ;
; Board thermal model                                              ; None (CONSERVATIVE)                   ;               ;
; Default Power Toggle Rate                                        ; 12.5%                                 ; 12.5%         ;
; Default Power Input I/O Toggle Rate                              ; 12.5%                                 ; 12.5%         ;
; Use vectorless estimation                                        ; On                                    ; On            ;
; Use Input Files                                                  ; Off                                   ; Off           ;
; Filter Glitches in VCD File Reader                               ; On                                    ; On            ;
; Power Analyzer Report Signal Activity                            ; Off                                   ; Off           ;
; Power Analyzer Report Power Dissipation                          ; Off                                   ; Off           ;
; Device Power Characteristics                                     ; TYPICAL                               ; TYPICAL       ;
; Automatically Compute Junction Temperature                       ; On                                    ; On            ;
; Specified Junction Temperature                                   ; 25                                    ; 25            ;
; Ambient Temperature                                              ; 25                                    ; 25            ;
; Use Custom Cooling Solution                                      ; Off                                   ; Off           ;
; Board Temperature                                                ; 25                                    ; 25            ;
+------------------------------------------------------------------+---------------------------------------+---------------+


+---------------------------------------------------------------------------------------------------------------------+
; Indeterminate Toggle Rates                                                                                          ;
+---------------------------------------------------------------------------------------+-----------------------------+
; Node                                                                                  ; Reason                      ;
+---------------------------------------------------------------------------------------+-----------------------------+
; mypll:mypll_inst|altpll:altpll_component|mypll_altpll:auto_generated|wire_pll1_clk[0] ; No valid clock domain found ;
; mypll:mypll_inst|altpll:altpll_component|mypll_altpll:auto_generated|wire_pll1_clk[1] ; No valid clock domain found ;
; sda                                                                                   ; No valid clock domain found ;
; rst                                                                                   ; No valid clock domain found ;
; sw_sbus                                                                               ; No valid clock domain found ;
; sw_i2c                                                                                ; No valid clock domain found ;
; clk                                                                                   ; No valid clock domain found ;
; rx                                                                                    ; No valid clock domain found ;
; sda_in                                                                                ; No valid clock domain found ;
+---------------------------------------------------------------------------------------+-----------------------------+


+---------------------------------------------------------------------------------------+
; Early Power Estimator File Generator Generated Files                                  ;
+----------------------------------------------------------------+----------------------+
; Description                                                    ; Filename             ;
+----------------------------------------------------------------+----------------------+
; Design summary for PowerPlay Early Power Estimator spreadsheet ; Master_early_pwr.csv ;
+----------------------------------------------------------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Confidence Metric Details                                                                                                                          ;
+----------------------------------------------------------------------------------------+---------------+-----------+--------------+----------------+
; Data Source                                                                            ; Total         ; Pin       ; Registered   ; Combinational  ;
+----------------------------------------------------------------------------------------+---------------+-----------+--------------+----------------+
; Simulation (from file)                                                                 ;               ;           ;              ;                ;
;     -- Number of signals with Toggle Rate from Simulation                              ; 0 (0.0%)      ; 0 (0.0%)  ; 0 (0.0%)     ; 0 (0.0%)       ;
;     -- Number of signals with Static Probability from Simulation                       ; 0 (0.0%)      ; 0 (0.0%)  ; 0 (0.0%)     ; 0 (0.0%)       ;
;                                                                                        ;               ;           ;              ;                ;
; Node, entity or clock assignment                                                       ;               ;           ;              ;                ;
;     -- Number of signals with Toggle Rate from Node, entity or clock assignment        ; 0 (0.0%)      ; 0 (0.0%)  ; 0 (0.0%)     ; 0 (0.0%)       ;
;     -- Number of signals with Static Probability from Node, entity or clock assignment ; 0 (0.0%)      ; 0 (0.0%)  ; 0 (0.0%)     ; 0 (0.0%)       ;
;                                                                                        ;               ;           ;              ;                ;
; Vectorless estimation                                                                  ;               ;           ;              ;                ;
;     -- Number of signals with Toggle Rate from Vectorless estimation                   ; 10966 (99.9%) ; 8 (47.1%) ; 388 (100.0%) ; 10570 (100.0%) ;
;     -- Number of signals with Zero toggle rate, from Vectorless estimation             ; 135 (1.2%)    ; 2 (11.8%) ; 1 (0.3%)     ; 132 (1.2%)     ;
;     -- Number of signals with Static Probability from Vectorless estimation            ; 10966 (99.9%) ; 8 (47.1%) ; 388 (100.0%) ; 10570 (100.0%) ;
;                                                                                        ;               ;           ;              ;                ;
; Default assignment                                                                     ;               ;           ;              ;                ;
;     -- Number of signals with Toggle Rate from Default assignment                      ; 0 (0.0%)      ; 0 (0.0%)  ; 0 (0.0%)     ; 0 (0.0%)       ;
;     -- Number of signals with Static Probability from Default assignment               ; 11 (0.1%)     ; 9 (52.9%) ; 0 (0.0%)     ; 2 (0.0%)       ;
;                                                                                        ;               ;           ;              ;                ;
; Assumed 0                                                                              ;               ;           ;              ;                ;
;     -- Number of signals with Toggle Rate assumed 0                                    ; 11 (0.1%)     ; 9 (52.9%) ; 0 (0.0%)     ; 2 (0.0%)       ;
+----------------------------------------------------------------------------------------+---------------+-----------+--------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Activities                                                                                                                           ;
+--------+------+---------------------------------------------+-------------------------+--------------------+--------------------------------+
; Signal ; Type ; Toggle Rate (millions of transitions / sec) ; Toggle Rate Data Source ; Static Probability ; Static Probability Data Source ;
+--------+------+---------------------------------------------+-------------------------+--------------------+--------------------------------+
(1) The "Signal Activity" Table has been hidden. To show this table, please select the "Write signal activities to report file" option under "PowerPlay Power Analyzer Settings".


+-----------------------------------------------+
; Early Power Estimator File Generator Messages ;
+-----------------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Early Power Estimator File Generator
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Jan 31 18:48:46 2024
Info: Command: quartus_pow --read_settings_files=on --write_settings_files=off Master -c Master --estimate_power=off --output_epe=Master_early_pwr.csv
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Master.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: SBUS:u3|flag_w was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register SBUS_Data_read:u4|ch_out[2][8] is being clocked by SBUS:u3|flag_w
Warning (332060): Node: clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register SBUS:u3|flag_w2 is being clocked by clk
Warning (332060): Node: i2c_master:u1|flag_w was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C_Data_read:u2|imu_w is being clocked by i2c_master:u1|flag_w
Warning (332068): No clocks defined in design.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: mypll_inst|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: mypll_inst|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (223000): Starting Vectorless Power Activity Estimation
Warning (222013): Relative toggle rates could not be calculated because no clock domain could be identified for some nodes
Info (223001): Completed Vectorless Power Activity Estimation
Info (218000): Using Advanced I/O Power to simulate I/O buffers with the specified board trace model
Info (214002): Created Early Power Estimation file "Master_early_pwr.csv"
Info (215029): No power estimate will be produced.
Info (215049): Average toggle rate for this design is 0.000 millions of transitions / sec
Info: Quartus Prime Early Power Estimator File Generator was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 4809 megabytes
    Info: Processing ended: Wed Jan 31 18:48:50 2024
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:01


