Return-Path: <amd-gfx-bounces@lists.freedesktop.org>
Delivered-To: lists+amd-gfx@lfdr.de
Received: from mail.lfdr.de
	by lfdr with LMTP
	id aEmsM2WOwmneewQAu9opvQ
	(envelope-from <amd-gfx-bounces@lists.freedesktop.org>)
	for <lists+amd-gfx@lfdr.de>; Tue, 24 Mar 2026 14:15:17 +0100
X-Original-To: lists+amd-gfx@lfdr.de
Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177])
	by mail.lfdr.de (Postfix) with ESMTPS id 7CA863091FE
	for <lists+amd-gfx@lfdr.de>; Tue, 24 Mar 2026 14:15:17 +0100 (CET)
Received: from gabe.freedesktop.org (localhost [127.0.0.1])
	by gabe.freedesktop.org (Postfix) with ESMTP id 0224510E4D9;
	Tue, 24 Mar 2026 13:15:15 +0000 (UTC)
Authentication-Results: gabe.freedesktop.org;
	dkim=pass (2048-bit key; unprotected) header.d=gmail.com header.i=@gmail.com header.b="ZeYBgeAC";
	dkim-atps=neutral
X-Original-To: amd-gfx@lists.freedesktop.org
Delivered-To: amd-gfx@lists.freedesktop.org
Received: from mail-dl1-f51.google.com (mail-dl1-f51.google.com [74.125.82.51])
 by gabe.freedesktop.org (Postfix) with ESMTPS id BEA2510E668
 for <amd-gfx@lists.freedesktop.org>; Tue, 24 Mar 2026 13:15:13 +0000 (UTC)
Received: by mail-dl1-f51.google.com with SMTP id
 a92af1059eb24-1277863a912so504571c88.0
 for <amd-gfx@lists.freedesktop.org>; Tue, 24 Mar 2026 06:15:13 -0700 (PDT)
ARC-Seal: i=1; a=rsa-sha256; t=1774358113; cv=none;
 d=google.com; s=arc-20240605;
 b=RkhDdlwRUOR+oC+Tqt4lOMQmloD7cbRz7haEAoDVVm6k/HkMGmYDRX1/RG6c8Wzf8T
 B/6gRI2qf7HMhMzHkenzy6+JE9BXUYro/gs6xILKbqqxDq30rjCB5R6je5hOtg8TyfGm
 NteVqLM4YPnM0NkavgG7RLAeoJu6fpK3229pc8hznQVILgHHSwdKRGJ+WBoRTLFy13Za
 mqNnFtj1hXIwmxPXHuX829PC5/Y2E455KaV6JGO+Ln7sLTkoY5d0l6H9AJ6EmqPIX/6I
 5OxPClb+MCAKOzn+UAilVlxgmq268YcpLS9rKaSLnhM0XzCyJ0io6dnX2Ks5gQQ1t6sd
 UdVg==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com;
 s=arc-20240605; 
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:dkim-signature;
 bh=pCtaHiT/GmfWC1YHLBLPv7dyjhI0hf8EFCS+TphIl1U=;
 fh=mrpyy/694lKF4Ci1RSuhYCCvGfX7+E2+H7qDEGvzq7o=;
 b=D9Fy/DoXZCsGUMaw43MYbm1O2dKHXKvqKdSqk+3Io3E/muLjdX2S8j8yWR45DsaVa8
 kYgoYT6Km7YD5266x3WQLRBWWApRxgT4OdWoMxal6QNNdyfTb6JctwKQhzFVNsMaYsz7
 CJQvGAzF+a1LXlDPnKyZj9KPxa4jOWE9ZFysyTOIDrS2yDNsklJPIXhUZ6hgvec/u+Xc
 oHW350n14wLHRC5v6FNDuFGa6DSO1EiWLM34m868gfchn0fiHVaaK+7cVwULPPgA9M4F
 fWW4nRvhruuIgLTGTW0g6KAk7miEOjetDcn9lBISFBNL05cfy1kwepaIPPoH4L/grEyq
 IxdA==; darn=lists.freedesktop.org
ARC-Authentication-Results: i=1; mx.google.com; arc=none
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=gmail.com; s=20251104; t=1774358113; x=1774962913; darn=lists.freedesktop.org;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:from:to:cc:subject:date
 :message-id:reply-to;
 bh=pCtaHiT/GmfWC1YHLBLPv7dyjhI0hf8EFCS+TphIl1U=;
 b=ZeYBgeACxnZTpygUmeFX9UGLDHvsWaI0rF7DLfXiAufx61Z9aL83KD20js6bMN+rLJ
 2fkiqWSjwiicIRIDgmUHvzH0pRTDTahhwVoNgIfolT+X8BF6XhNnU06VI+YWap4ArK20
 Jqv20GxEoy/Vq2vyZE+1Ut7SDdF2b9QI7vBO+0OrE7PtEL2KS27pQd4uQYKOu8YpQShv
 2esc+5REgpRqy7imGSf99JucQhz9qp8TVZeEX7tAGrzvXApqsEywnAi14bfTeU0COVF3
 5siQ/ezr6+pC0S9IwSU+vumdqfXVdvzyWgmOruqKwm6R/J5l1dJBnHaWJd52xtZqlAFx
 Y3qg==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20251104; t=1774358113; x=1774962913;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:x-gm-gg:x-gm-message-state:from
 :to:cc:subject:date:message-id:reply-to;
 bh=pCtaHiT/GmfWC1YHLBLPv7dyjhI0hf8EFCS+TphIl1U=;
 b=kWtmQbKGIlnrnVcb3mWugUM2kjU2xN8j1antkf+xBfCrYQ9D7EwMrU+mCkfeK+yvLY
 MIz0sADchAv+5a1QDd4joNnlOnJtPUJyasEu0yxit+R8ZGdmbtEI+Vs3jIm8Jnr4aTZl
 4OJ6ve7YdpctNnBzYgX/hYBBIDoZ40fh4kGhsrnAi3i3GTSoBCV3SXtJkdfyVQxSI8m+
 AhQZfOdi0dRPJk1B7UxGqJFTBQMMBY7EpXtP3dj4m9t94WqZ9d5/S2/x1jlD6WoDURxS
 09Jz6tkXyhV+ruGCNBT/W0ACMbFp5J0YdAs2pulM3glp/oGMYk12nTO/YY49et4Yxqt0
 oA5Q==
X-Gm-Message-State: AOJu0YyAznwZE3WUr3QuXDO+tgvDVQC28o+cwKjKZTbxXX5OrX9BZ2KM
 C3PdFSALXt7Jt4ga1HoYkO3akoR7gAujf2ny4ieSQfagpb7CQkswGfrstGrHgvxBser9IGzKIgu
 5XpERXXjNRFX34jraynJLD103TqHGjDs=
X-Gm-Gg: ATEYQzzPxPYBOZB3nF96tXi2MgXYK3Md8IsT3yH4+ByA+3Z2/MbTBx9Wi2aveUevA+d
 XiC2sIF7zfpu2hdKE+cJKuxkNVd9sT2Q1HAPmDGqqDEEfWdLKpCxMOKI0igI6rb3FI1UuB7t8sM
 tGPgDVc+r+gh3s1I5ufZupDryRM9hGCDUlDuM68be8VQYTfQWQfXeV0UoWDbTJeiVLUlvARNF/B
 ke4+FBjjuiiDcmMI66sy+VdTFXPHXR3O7bZizZqWPqiNoxXqzzMKyUU+hbFUBQ5Px+hoZ72WoEA
 9RY4xzWCkujneCvljVBsQY/VVlkKrq6BQZ+YkqsgUGOeqy3QyRIQvyadmfRggnZXikwQ5A==
X-Received: by 2002:a05:7022:699a:b0:119:e56b:46b6 with SMTP id
 a92af1059eb24-12a7259635emr3497480c88.0.1774358112746; Tue, 24 Mar 2026
 06:15:12 -0700 (PDT)
MIME-Version: 1.0
References: <20260317203613.5783-1-litaliano00.contact@gmail.com>
In-Reply-To: <20260317203613.5783-1-litaliano00.contact@gmail.com>
From: Alex Deucher <alexdeucher@gmail.com>
Date: Tue, 24 Mar 2026 09:15:00 -0400
X-Gm-Features: AaiRm53X7rgvEtcilyiO8FPwrUdAloLWgZk36ehAk7kfB3W20OGMNk2sOTJYQFg
Message-ID: <CADnq5_NUSvOABz1sjrhyFVr7ULWoFFJhV0AuhtOnf5ptPJUgpg@mail.gmail.com>
Subject: Re: [PATCH v2] drm/amd/display: clean up typecasts and constants in
 dcn4_calcs
To: Adriano Vero <litaliano00.contact@gmail.com>
Cc: amd-gfx@lists.freedesktop.org, dri-devel@lists.freedesktop.org, 
 austin.zheng@amd.com, jun.lei@amd.com, harry.wentland@amd.com, 
 alexander.deucher@amd.com, sunpeng.li@amd.com, siqueira@igalia.com, 
 christian.koenig@amd.com, airlied@gmail.com, simona@ffwll.ch
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
X-BeenThere: amd-gfx@lists.freedesktop.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Discussion list for AMD gfx <amd-gfx.lists.freedesktop.org>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/amd-gfx>
List-Post: <mailto:amd-gfx@lists.freedesktop.org>
List-Help: <mailto:amd-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=subscribe>
Errors-To: amd-gfx-bounces@lists.freedesktop.org
Sender: "amd-gfx" <amd-gfx-bounces@lists.freedesktop.org>
X-Spamd-Result: default: False [-0.81 / 15.00];
	SUSPICIOUS_RECIPS(1.50)[];
	ARC_ALLOW(-1.00)[google.com:s=arc-20240605:i=1];
	DMARC_POLICY_ALLOW(-0.50)[gmail.com,none];
	MAILLIST(-0.20)[mailman];
	R_SPF_ALLOW(-0.20)[+ip4:131.252.210.177:c];
	R_DKIM_ALLOW(-0.20)[gmail.com:s=20251104];
	MIME_GOOD(-0.10)[text/plain];
	RWL_MAILSPIKE_GOOD(-0.10)[131.252.210.177:from];
	HAS_LIST_UNSUB(-0.01)[];
	RCVD_COUNT_THREE(0.00)[3];
	FORGED_RECIPIENTS(0.00)[m:litaliano00.contact@gmail.com,m:dri-devel@lists.freedesktop.org,m:austin.zheng@amd.com,m:jun.lei@amd.com,m:harry.wentland@amd.com,m:alexander.deucher@amd.com,m:sunpeng.li@amd.com,m:siqueira@igalia.com,m:christian.koenig@amd.com,m:airlied@gmail.com,m:simona@ffwll.ch,m:litaliano00contact@gmail.com,s:lists@lfdr.de];
	FORGED_SENDER(0.00)[alexdeucher@gmail.com,amd-gfx-bounces@lists.freedesktop.org];
	RCVD_TLS_LAST(0.00)[];
	RCPT_COUNT_TWELVE(0.00)[12];
	FREEMAIL_FROM(0.00)[gmail.com];
	FREEMAIL_TO(0.00)[gmail.com];
	MIME_TRACE(0.00)[0:+];
	FORGED_SENDER_MAILLIST(0.00)[];
	FORWARDED(0.00)[amd-gfx@lists.freedesktop.org];
	FROM_HAS_DN(0.00)[];
	DKIM_TRACE(0.00)[gmail.com:+];
	TO_DN_SOME(0.00)[];
	PREVIOUSLY_DELIVERED(0.00)[amd-gfx@lists.freedesktop.org];
	NEURAL_HAM(-0.00)[-1.000];
	FORGED_SENDER_FORWARDING(0.00)[];
	FROM_NEQ_ENVFROM(0.00)[alexdeucher@gmail.com,amd-gfx-bounces@lists.freedesktop.org];
	FREEMAIL_CC(0.00)[lists.freedesktop.org,amd.com,igalia.com,gmail.com,ffwll.ch];
	MID_RHS_MATCH_FROMTLD(0.00)[];
	TAGGED_RCPT(0.00)[amd-gfx];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	FORGED_RECIPIENTS_FORWARDING(0.00)[];
	MISSING_XM_UA(0.00)[];
	ASN(0.00)[asn:6366, ipnet:131.252.0.0/16, country:US];
	DBL_BLOCKED_OPENRESOLVER(0.00)[mail.gmail.com:mid,gabe.freedesktop.org:helo,gabe.freedesktop.org:rdns]
X-Rspamd-Queue-Id: 7CA863091FE
X-Rspamd-Action: no action
X-Rspamd-Server: lfdr

Applied.  Thanks!

Alex

On Wed, Mar 18, 2026 at 4:39=E2=80=AFAM Adriano Vero
<litaliano00.contact@gmail.com> wrote:
>
> Signed-off-by: Adriano Vero <litaliano00.contact@gmail.com>
> ---
>  .../src/dml2_core/dml2_core_dcn4_calcs.c      | 32 +++++++++----------
>  1 file changed, 16 insertions(+), 16 deletions(-)
>
> diff --git a/drivers/gpu/drm/amd/display/dc/dml2_0/dml21/src/dml2_core/dm=
l2_core_dcn4_calcs.c b/drivers/gpu/drm/amd/display/dc/dml2_0/dml21/src/dml2=
_core/dml2_core_dcn4_calcs.c
> index ca5ac3c0d..b7fe4fc92 100644
> --- a/drivers/gpu/drm/amd/display/dc/dml2_0/dml21/src/dml2_core/dml2_core=
_dcn4_calcs.c
> +++ b/drivers/gpu/drm/amd/display/dc/dml2_0/dml21/src/dml2_core/dml2_core=
_dcn4_calcs.c
> @@ -202,7 +202,7 @@ static unsigned int dml_round_to_multiple(unsigned in=
t num, unsigned int multipl
>                 return (num - remainder);
>  }
>
> -static unsigned int dml_get_num_active_pipes(int unsigned num_planes, co=
nst struct core_display_cfg_support_info *cfg_support_info)
> +static unsigned int dml_get_num_active_pipes(unsigned int num_planes, co=
nst struct core_display_cfg_support_info *cfg_support_info)
>  {
>         unsigned int num_active_pipes =3D 0;
>
> @@ -546,9 +546,9 @@ static bool dml_is_vertical_rotation(enum dml2_rotati=
on_angle Scan)
>         return is_vert;
>  }
>
> -static int unsigned dml_get_gfx_version(enum dml2_swizzle_mode sw_mode)
> +static unsigned int dml_get_gfx_version(enum dml2_swizzle_mode sw_mode)
>  {
> -       int unsigned version =3D 0;
> +       unsigned int version =3D 0;
>
>         if (sw_mode =3D=3D dml2_sw_linear ||
>                 sw_mode =3D=3D dml2_sw_256b_2d ||
> @@ -1761,7 +1761,7 @@ static unsigned int CalculateVMAndRowBytes(struct d=
ml2_core_shared_calculate_vm_
>                 *p->PixelPTEBytesPerRow =3D (unsigned int)((double)*p->dp=
te_row_width_ub / (double)*p->PixelPTEReqWidth * *p->PTERequestSize);
>
>                 // VBA_DELTA, VBA doesn't have programming value for pte =
row height linear.
> -               *p->dpte_row_height_linear =3D (unsigned int)1 << (unsign=
ed int)math_floor2(math_log((float)(p->PTEBufferSizeInRequests * PixelPTERe=
qWidth_linear / p->Pitch), 2.0), 1);
> +               *p->dpte_row_height_linear =3D 1U << (unsigned int)math_f=
loor2(math_log((float)(p->PTEBufferSizeInRequests * PixelPTEReqWidth_linear=
 / p->Pitch), 2.0), 1);
>                 if (*p->dpte_row_height_linear > 128)
>                         *p->dpte_row_height_linear =3D 128;
>
> @@ -3377,7 +3377,7 @@ static void calculate_cursor_req_attributes(
>         DML_LOG_VERBOSE("DML::%s: cursor_bytes_per_line =3D %d\n", __func=
__, *cursor_bytes_per_line);
>         DML_LOG_VERBOSE("DML::%s: cursor_bytes_per_chunk =3D %d\n", __fun=
c__, *cursor_bytes_per_chunk);
>         DML_LOG_VERBOSE("DML::%s: cursor_bytes =3D %d\n", __func__, *curs=
or_bytes);
> -       DML_LOG_VERBOSE("DML::%s: cursor_pitch =3D %d\n", __func__, curso=
r_bpp =3D=3D 2 ? 256 : (unsigned int)1 << (unsigned int)math_ceil2(math_log=
((float)cursor_width, 2), 1));
> +       DML_LOG_VERBOSE("DML::%s: cursor_pitch =3D %d\n", __func__, curso=
r_bpp =3D=3D 2 ? 256 : 1U << (unsigned int)math_ceil2(math_log((float)curso=
r_width, 2), 1));
>  #endif
>  }
>
> @@ -12205,15 +12205,15 @@ static void rq_dlg_get_wm_regs(const struct dml=
2_display_cfg *display_cfg, const
>  {
>         double refclk_freq_in_mhz =3D (display_cfg->overrides.hw.dlg_ref_=
clk_mhz > 0) ? (double)display_cfg->overrides.hw.dlg_ref_clk_mhz : mode_lib=
->soc.dchub_refclk_mhz;
>
> -       wm_regs->fclk_pstate =3D (int unsigned)(mode_lib->mp.Watermark.FC=
LKChangeWatermark * refclk_freq_in_mhz);
> -       wm_regs->sr_enter =3D (int unsigned)(mode_lib->mp.Watermark.Stutt=
erEnterPlusExitWatermark * refclk_freq_in_mhz);
> -       wm_regs->sr_exit =3D (int unsigned)(mode_lib->mp.Watermark.Stutte=
rExitWatermark * refclk_freq_in_mhz);
> -       wm_regs->sr_enter_z8 =3D (int unsigned)(mode_lib->mp.Watermark.Z8=
StutterEnterPlusExitWatermark * refclk_freq_in_mhz);
> -       wm_regs->sr_exit_z8 =3D (int unsigned)(mode_lib->mp.Watermark.Z8S=
tutterExitWatermark * refclk_freq_in_mhz);
> -       wm_regs->temp_read_or_ppt =3D (int unsigned)(mode_lib->mp.Waterma=
rk.temp_read_or_ppt_watermark_us * refclk_freq_in_mhz);
> -       wm_regs->uclk_pstate =3D (int unsigned)(mode_lib->mp.Watermark.DR=
AMClockChangeWatermark * refclk_freq_in_mhz);
> -       wm_regs->urgent =3D (int unsigned)(mode_lib->mp.Watermark.UrgentW=
atermark * refclk_freq_in_mhz);
> -       wm_regs->usr =3D (int unsigned)(mode_lib->mp.Watermark.USRRetrain=
ingWatermark * refclk_freq_in_mhz);
> +       wm_regs->fclk_pstate =3D (unsigned int)(mode_lib->mp.Watermark.FC=
LKChangeWatermark * refclk_freq_in_mhz);
> +       wm_regs->sr_enter =3D (unsigned int)(mode_lib->mp.Watermark.Stutt=
erEnterPlusExitWatermark * refclk_freq_in_mhz);
> +       wm_regs->sr_exit =3D (unsigned int)(mode_lib->mp.Watermark.Stutte=
rExitWatermark * refclk_freq_in_mhz);
> +       wm_regs->sr_enter_z8 =3D (unsigned int)(mode_lib->mp.Watermark.Z8=
StutterEnterPlusExitWatermark * refclk_freq_in_mhz);
> +       wm_regs->sr_exit_z8 =3D (unsigned int)(mode_lib->mp.Watermark.Z8S=
tutterExitWatermark * refclk_freq_in_mhz);
> +       wm_regs->temp_read_or_ppt =3D (unsigned int)(mode_lib->mp.Waterma=
rk.temp_read_or_ppt_watermark_us * refclk_freq_in_mhz);
> +       wm_regs->uclk_pstate =3D (unsigned int)(mode_lib->mp.Watermark.DR=
AMClockChangeWatermark * refclk_freq_in_mhz);
> +       wm_regs->urgent =3D (unsigned int)(mode_lib->mp.Watermark.UrgentW=
atermark * refclk_freq_in_mhz);
> +       wm_regs->usr =3D (unsigned int)(mode_lib->mp.Watermark.USRRetrain=
ingWatermark * refclk_freq_in_mhz);
>         wm_regs->refcyc_per_trip_to_mem =3D (unsigned int)(mode_lib->mp.U=
rgentLatency * refclk_freq_in_mhz);
>         wm_regs->refcyc_per_meta_trip_to_mem =3D (unsigned int)(mode_lib-=
>mp.MetaTripToMemory * refclk_freq_in_mhz);
>         wm_regs->frac_urg_bw_flip =3D (unsigned int)(mode_lib->mp.Fractio=
nOfUrgentBandwidthImmediateFlip * 1000);
> @@ -12670,7 +12670,7 @@ static void rq_dlg_get_dlg_reg(
>                         disp_dlg_regs->refcyc_per_vm_req_flip =3D (unsign=
ed int)(math_pow(2, 23) - 1);
>
>
> -               DML_ASSERT(disp_dlg_regs->dst_y_after_scaler < (unsigned =
int)8);
> +               DML_ASSERT(disp_dlg_regs->dst_y_after_scaler < 8U);
>                 DML_ASSERT(disp_dlg_regs->refcyc_x_after_scaler < (unsign=
ed int)math_pow(2, 13));
>
>                 if (disp_dlg_regs->dst_y_per_pte_row_nom_l >=3D (unsigned=
 int)math_pow(2, 17)) {
> @@ -13226,7 +13226,7 @@ void dml2_core_calcs_get_informative(const struct=
 dml2_core_internal_display_mod
>
>         out->informative.misc.cstate_max_cap_mode =3D dml_get_cstate_max_=
cap_mode(mode_lib);
>
> -       out->min_clocks.dcn4x.dpprefclk_khz =3D (int unsigned)dml_get_glo=
bal_dppclk_khz(mode_lib);
> +       out->min_clocks.dcn4x.dpprefclk_khz =3D (unsigned int)dml_get_glo=
bal_dppclk_khz(mode_lib);
>
>         out->informative.qos.max_active_fclk_change_latency_supported =3D=
 dml_get_fclk_change_latency(mode_lib);
>
> --
> 2.47.3
>
