Running: /build/tools/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "/build/repo/gates/uart-test/xilinx/uart-top/uart-top/uart_tb_isim_beh.exe" -prj "/build/repo/gates/uart-test/xilinx/uart-top/uart-top/uart_tb_beh.prj" "work.uart_tb" "work.glbl" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 40
Turning on mult-threading, number of parallel sub-compilation jobs: 80 
Determining compilation order of HDL files
Analyzing Verilog file "/build/repo/gates/uart-test/xilinx/uart-top/uart-top/../../../uart_top/uart_tb.v" into library work
WARNING:HDLCompiler:693 - "/build/repo/gates/uart-test/uart_top/uart_tx.v" Line 23: Parameter declaration becomes local in uart_tx with formal parameter declaration list
WARNING:HDLCompiler:693 - "/build/repo/gates/uart-test/uart_top/uart_tx.v" Line 24: Parameter declaration becomes local in uart_tx with formal parameter declaration list
WARNING:HDLCompiler:693 - "/build/repo/gates/uart-test/uart_top/uart_tx.v" Line 25: Parameter declaration becomes local in uart_tx with formal parameter declaration list
WARNING:HDLCompiler:693 - "/build/repo/gates/uart-test/uart_top/uart_tx.v" Line 26: Parameter declaration becomes local in uart_tx with formal parameter declaration list
WARNING:HDLCompiler:693 - "/build/repo/gates/uart-test/uart_top/uart_tx.v" Line 27: Parameter declaration becomes local in uart_tx with formal parameter declaration list
WARNING:HDLCompiler:693 - "/build/repo/gates/uart-test/uart_top/uart_rx.v" Line 21: Parameter declaration becomes local in uart_rx with formal parameter declaration list
WARNING:HDLCompiler:693 - "/build/repo/gates/uart-test/uart_top/uart_rx.v" Line 22: Parameter declaration becomes local in uart_rx with formal parameter declaration list
WARNING:HDLCompiler:693 - "/build/repo/gates/uart-test/uart_top/uart_rx.v" Line 23: Parameter declaration becomes local in uart_rx with formal parameter declaration list
WARNING:HDLCompiler:693 - "/build/repo/gates/uart-test/uart_top/uart_rx.v" Line 24: Parameter declaration becomes local in uart_rx with formal parameter declaration list
WARNING:HDLCompiler:693 - "/build/repo/gates/uart-test/uart_top/uart_rx.v" Line 25: Parameter declaration becomes local in uart_rx with formal parameter declaration list
Analyzing Verilog file "/build/tools/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 83272 KB
Fuse CPU Usage: 1170 ms
Compiling module uart_rx(CLKS_PER_BIT=87)
Compiling module uart_tx(CLKS_PER_BIT=87)
Compiling module uart_top(c_CLKS_PER_BIT=87)
Compiling module uart_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 Verilog Units
Built simulation executable /build/repo/gates/uart-test/xilinx/uart-top/uart-top/uart_tb_isim_beh.exe
Fuse Memory Usage: 5361896 KB
Fuse CPU Usage: 1220 ms
GCC CPU Usage: 140 ms
