`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Dec  9 2020 00:00:48 KST (Dec  8 2020 15:00:48 UTC)

module st_weight_addr_gen_Muxu6i32u1_4_0(in2, ctrl1, out1);
  input [5:0] in2;
  input ctrl1;
  output [5:0] out1;
  wire [5:0] in2;
  wire ctrl1;
  wire [5:0] out1;
  NAND2BX1 g44(.AN (in2[5]), .B (ctrl1), .Y (out1[5]));
  AND2XL g45(.A (in2[4]), .B (ctrl1), .Y (out1[4]));
  AND2XL g48(.A (in2[3]), .B (ctrl1), .Y (out1[3]));
  AND2XL g46(.A (in2[2]), .B (ctrl1), .Y (out1[2]));
  AND2XL g47(.A (in2[1]), .B (ctrl1), .Y (out1[1]));
  AND2XL g49(.A (in2[0]), .B (ctrl1), .Y (out1[0]));
endmodule


