#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Apr  8 12:44:55 2021
# Process ID: 15396
# Current directory: F:/Desk/Success Vivado/OExp02-IP2SOC
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8684 F:\Desk\Success Vivado\OExp02-IP2SOC\OExp02-IP2SOC.xpr
# Log file: F:/Desk/Success Vivado/OExp02-IP2SOC/vivado.log
# Journal file: F:/Desk/Success Vivado/OExp02-IP2SOC\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {F:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Desk/Success Vivado/OExp02-IP2SOC/IPCORE'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xlinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 879.219 ; gain = 115.035
update_compile_order -fileset sources_1
open_bd_design {F:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd}
Adding cell -- ZJUCLIP:user:MSCPUE:1.0 - U1
Adding cell -- ZJUCLIP:user:MIOBUS:1.0 - U4
Adding cell -- ZJUCLIP:user:TESTO:1.0 - TESTOTap
Adding cell -- ZJUCLIP:user:Counter:1.0 - U10
Adding cell -- ZJUCLIP:user:vga_debug:1.0 - U11
Adding cell -- ZJUCLIP:user:vga:1.0 - U12
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - U3
Adding cell -- xilinx.com:ip:xlslice:1.0 - PCWA
Adding cell -- xilinx.com:ip:dist_mem_gen:8.0 - U2
Adding cell -- ZJUCLIP:user:PIO:1.0 - U71
Adding cell -- ZJUCLIP:user:GPIO:1.0 - U7
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding cell -- ZJUCLIP:user:DSEGIO:1.0 - U5
Adding cell -- ZJUCLIP:user:Display:1.0 - U6
Adding cell -- ZJUCLIP:user:Disp2Hex:1.0 - U61
Adding cell -- ZJUCLIP:user:Clkdiv:1.0 - U8
Adding cell -- ZJUCLIP:user:DIVO:1.0 - DIVOTap
Adding cell -- ZJUCLIP:user:Arraykeys:1.0 - U9
Adding cell -- ZJUCLIP:user:EnterT32:1.0 - M4
Adding cell -- ZJUCLIP:user:SWOUT:1.0 - SWOTap
WARNING: [BD 41-1731] Type mismatch between connected pins: /U1/ALE(undef) and /RAM_B/clka(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /TESTOTap/ZERO(undef) and /VGATEST/rst(rst)
Successfully read diagram <CSSTE> from BD file <F:/Desk/Success Vivado/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1029.402 ; gain = 66.371
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr  8 12:53:30 2021...
