Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jul 31 16:49:54 2020
| Host         : DESKTOP-11DC5S0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Lab_13_timing_summary_routed.rpt -pb Lab_13_timing_summary_routed.pb -rpx Lab_13_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab_13
| Device       : 7s15-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/inst/Set_X_reg[10]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/inst/Set_X_reg[11]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/inst/Set_X_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/inst/Set_X_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/inst/Set_X_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/inst/Set_X_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/inst/Set_X_reg[9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/inst/Set_Y_reg[10]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/inst/Set_Y_reg[11]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/inst/Set_Y_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/inst/Set_Y_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/inst/Set_Y_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/inst/Set_Y_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/inst/Set_Y_reg[9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U2/apple_x_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U2/apple_x_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U2/apple_x_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U2/apple_x_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U2/apple_x_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U2/apple_x_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U2/apple_y_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U2/apple_y_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U2/apple_y_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U2/apple_y_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U2/apple_y_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U3/cube_x_reg[0][0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U3/cube_x_reg[0][1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U3/cube_x_reg[0][2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U3/cube_x_reg[0][3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U3/cube_x_reg[0][4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U3/cube_x_reg[0][5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U3/cube_y_reg[0][0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U3/cube_y_reg[0][1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U3/cube_y_reg[0][2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U3/cube_y_reg[0][3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U3/cube_y_reg[0][4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U3/cube_y_reg[0][5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U3/snake_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U3/snake_reg[1]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U7/FSM_onehot_status_reg[1]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: U7/FSM_onehot_status_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U7/key_state_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 36 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 638 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.093     -180.824                     63                 1315        0.007        0.000                      0                 1315       -0.808       -3.370                       9                   653  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk_100MHz                {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0      {0.000 3.367}        6.734           148.505         
    CLKFBIN               {0.000 3.367}        6.734           148.505         
    PixelClkIO            {0.000 3.367}        6.734           148.505         
    SerialClkIO           {0.000 0.673}        1.347           742.525         
    rgb2dvi/U0/SerialClk  {0.000 0.673}        1.347           742.525         
  clk_out2_clk_wiz_0      {0.000 5.011}        10.022          99.777          
  clkfbout_clk_wiz_0      {0.000 35.000}       70.000          14.286          
sys_clk_pin               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1    {0.000 3.367}        6.734           148.505         
    CLKFBIN_1             {0.000 3.367}        6.734           148.505         
    PixelClkIO_1          {0.000 3.367}        6.734           148.505         
    SerialClkIO_1         {0.000 0.673}        1.347           742.525         
  clk_out2_clk_wiz_0_1    {0.000 5.011}        10.022          99.777          
  clkfbout_clk_wiz_0_1    {0.000 35.000}       70.000          14.286          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100MHz                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          0.212        0.000                      0                  887        0.185        0.000                      0                  887        1.367        0.000                       0                   601  
    CLKFBIN                                                                                                                                                               5.485        0.000                       0                     2  
    PixelClkIO                                                                                                                                                            4.579        0.000                       0                    10  
    SerialClkIO                                                                                                                                                          -0.808       -3.370                       9                    10  
  clk_out2_clk_wiz_0          4.866        0.000                      0                   27        0.239        0.000                      0                   27        4.511        0.000                       0                    26  
  clkfbout_clk_wiz_0                                                                                                                                                     30.000        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        0.214        0.000                      0                  887        0.185        0.000                      0                  887        1.367        0.000                       0                   601  
    CLKFBIN_1                                                                                                                                                             5.485        0.000                       0                     2  
    PixelClkIO_1                                                                                                                                                          4.579        0.000                       0                    10  
    SerialClkIO_1                                                                                                                                                        -0.808       -3.370                       9                    10  
  clk_out2_clk_wiz_0_1        4.869        0.000                      0                   27        0.239        0.000                      0                   27        4.511        0.000                       0                    26  
  clkfbout_clk_wiz_0_1                                                                                                                                                   30.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0    clk_out1_clk_wiz_0         -3.093     -114.883                     39                   39        0.100        0.000                      0                   39  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.212        0.000                      0                  887        0.007        0.000                      0                  887  
clk_out2_clk_wiz_0_1  clk_out1_clk_wiz_0         -3.091     -114.803                     39                   39        0.102        0.000                      0                   39  
clk_out1_clk_wiz_0    PixelClkIO                  1.108        0.000                      0                   38        0.205        0.000                      0                   38  
clk_out1_clk_wiz_0_1  PixelClkIO                  1.108        0.000                      0                   38        0.205        0.000                      0                   38  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0          4.866        0.000                      0                   27        0.051        0.000                      0                   27  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.212        0.000                      0                  887        0.007        0.000                      0                  887  
clk_out2_clk_wiz_0    clk_out1_clk_wiz_0_1       -3.093     -114.883                     39                   39        0.100        0.000                      0                   39  
clk_out2_clk_wiz_0_1  clk_out1_clk_wiz_0_1       -3.091     -114.803                     39                   39        0.102        0.000                      0                   39  
clk_out1_clk_wiz_0    PixelClkIO_1                1.108        0.000                      0                   38        0.205        0.000                      0                   38  
clk_out1_clk_wiz_0_1  PixelClkIO_1                1.108        0.000                      0                   38        0.205        0.000                      0                   38  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1        4.866        0.000                      0                   27        0.051        0.000                      0                   27  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0          0.071        0.000                      0                  335        0.503        0.000                      0                  335  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.071        0.000                      0                  335        0.324        0.000                      0                  335  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.071        0.000                      0                  335        0.324        0.000                      0                  335  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1        0.073        0.000                      0                  335        0.503        0.000                      0                  335  
**async_default**     clk_out1_clk_wiz_0    clk_out2_clk_wiz_0         -2.849      -65.940                     24                   24        0.168        0.000                      0                   24  
**async_default**     clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0         -2.849      -65.940                     24                   24        0.168        0.000                      0                   24  
**async_default**     clk_out1_clk_wiz_0    clk_out2_clk_wiz_0_1       -2.846      -65.890                     24                   24        0.170        0.000                      0                   24  
**async_default**     clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0_1       -2.846      -65.890                     24                   24        0.170        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.367ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_x_reg[15][1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 1.275ns (21.076%)  route 4.774ns (78.924%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 5.333 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.605    -0.814    U3/clk_out1
    SLICE_X18Y21         FDCE                                         r  U3/cube_x_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDCE (Prop_fdce_C_Q)         0.478    -0.336 r  U3/cube_x_reg[0][5]/Q
                         net (fo=26, routed)          1.141     0.806    U3/head_x[5]
    SLICE_X14Y18         LUT6 (Prop_lut6_I3_O)        0.301     1.107 f  U3/cube_x[1][5]_i_50/O
                         net (fo=1, routed)           0.641     1.747    U3/cube_x[1][5]_i_50_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I3_O)        0.124     1.871 f  U3/cube_x[1][5]_i_19/O
                         net (fo=1, routed)           0.489     2.360    U3/hit_wall546_out
    SLICE_X12Y21         LUT6 (Prop_lut6_I5_O)        0.124     2.484 f  U3/cube_x[1][5]_i_9/O
                         net (fo=5, routed)           1.120     3.605    U3/cube_x[1][5]_i_9_n_0
    SLICE_X16Y21         LUT6 (Prop_lut6_I0_O)        0.124     3.729 f  U3/cube_x[1][5]_i_4/O
                         net (fo=2, routed)           0.322     4.051    U1/hit_wall1
    SLICE_X18Y21         LUT6 (Prop_lut6_I2_O)        0.124     4.175 r  U1/cube_x[1][5]_i_1/O
                         net (fo=180, routed)         1.060     5.236    U3/cube_x_reg[15][0]_0[0]
    SLICE_X8Y17          FDCE                                         r  U3/cube_x_reg[15][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.508     5.333    U3/clk_out1
    SLICE_X8Y17          FDCE                                         r  U3/cube_x_reg[15][1]/C
                         clock pessimism              0.498     5.831    
                         clock uncertainty           -0.178     5.653    
    SLICE_X8Y17          FDCE (Setup_fdce_C_CE)      -0.205     5.448    U3/cube_x_reg[15][1]
  -------------------------------------------------------------------
                         required time                          5.448    
                         arrival time                          -5.236    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_x_reg[2][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 1.275ns (21.076%)  route 4.774ns (78.924%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 5.333 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.605    -0.814    U3/clk_out1
    SLICE_X18Y21         FDCE                                         r  U3/cube_x_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDCE (Prop_fdce_C_Q)         0.478    -0.336 r  U3/cube_x_reg[0][5]/Q
                         net (fo=26, routed)          1.141     0.806    U3/head_x[5]
    SLICE_X14Y18         LUT6 (Prop_lut6_I3_O)        0.301     1.107 f  U3/cube_x[1][5]_i_50/O
                         net (fo=1, routed)           0.641     1.747    U3/cube_x[1][5]_i_50_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I3_O)        0.124     1.871 f  U3/cube_x[1][5]_i_19/O
                         net (fo=1, routed)           0.489     2.360    U3/hit_wall546_out
    SLICE_X12Y21         LUT6 (Prop_lut6_I5_O)        0.124     2.484 f  U3/cube_x[1][5]_i_9/O
                         net (fo=5, routed)           1.120     3.605    U3/cube_x[1][5]_i_9_n_0
    SLICE_X16Y21         LUT6 (Prop_lut6_I0_O)        0.124     3.729 f  U3/cube_x[1][5]_i_4/O
                         net (fo=2, routed)           0.322     4.051    U1/hit_wall1
    SLICE_X18Y21         LUT6 (Prop_lut6_I2_O)        0.124     4.175 r  U1/cube_x[1][5]_i_1/O
                         net (fo=180, routed)         1.060     5.236    U3/cube_x_reg[15][0]_0[0]
    SLICE_X9Y17          FDCE                                         r  U3/cube_x_reg[2][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.508     5.333    U3/clk_out1
    SLICE_X9Y17          FDCE                                         r  U3/cube_x_reg[2][0]/C
                         clock pessimism              0.498     5.831    
                         clock uncertainty           -0.178     5.653    
    SLICE_X9Y17          FDCE (Setup_fdce_C_CE)      -0.205     5.448    U3/cube_x_reg[2][0]
  -------------------------------------------------------------------
                         required time                          5.448    
                         arrival time                          -5.236    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_x_reg[3][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 1.275ns (21.076%)  route 4.774ns (78.924%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 5.333 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.605    -0.814    U3/clk_out1
    SLICE_X18Y21         FDCE                                         r  U3/cube_x_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDCE (Prop_fdce_C_Q)         0.478    -0.336 r  U3/cube_x_reg[0][5]/Q
                         net (fo=26, routed)          1.141     0.806    U3/head_x[5]
    SLICE_X14Y18         LUT6 (Prop_lut6_I3_O)        0.301     1.107 f  U3/cube_x[1][5]_i_50/O
                         net (fo=1, routed)           0.641     1.747    U3/cube_x[1][5]_i_50_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I3_O)        0.124     1.871 f  U3/cube_x[1][5]_i_19/O
                         net (fo=1, routed)           0.489     2.360    U3/hit_wall546_out
    SLICE_X12Y21         LUT6 (Prop_lut6_I5_O)        0.124     2.484 f  U3/cube_x[1][5]_i_9/O
                         net (fo=5, routed)           1.120     3.605    U3/cube_x[1][5]_i_9_n_0
    SLICE_X16Y21         LUT6 (Prop_lut6_I0_O)        0.124     3.729 f  U3/cube_x[1][5]_i_4/O
                         net (fo=2, routed)           0.322     4.051    U1/hit_wall1
    SLICE_X18Y21         LUT6 (Prop_lut6_I2_O)        0.124     4.175 r  U1/cube_x[1][5]_i_1/O
                         net (fo=180, routed)         1.060     5.236    U3/cube_x_reg[15][0]_0[0]
    SLICE_X9Y17          FDCE                                         r  U3/cube_x_reg[3][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.508     5.333    U3/clk_out1
    SLICE_X9Y17          FDCE                                         r  U3/cube_x_reg[3][0]/C
                         clock pessimism              0.498     5.831    
                         clock uncertainty           -0.178     5.653    
    SLICE_X9Y17          FDCE (Setup_fdce_C_CE)      -0.205     5.448    U3/cube_x_reg[3][0]
  -------------------------------------------------------------------
                         required time                          5.448    
                         arrival time                          -5.236    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_y_reg[15][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 1.275ns (21.076%)  route 4.774ns (78.924%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 5.333 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.605    -0.814    U3/clk_out1
    SLICE_X18Y21         FDCE                                         r  U3/cube_x_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDCE (Prop_fdce_C_Q)         0.478    -0.336 r  U3/cube_x_reg[0][5]/Q
                         net (fo=26, routed)          1.141     0.806    U3/head_x[5]
    SLICE_X14Y18         LUT6 (Prop_lut6_I3_O)        0.301     1.107 f  U3/cube_x[1][5]_i_50/O
                         net (fo=1, routed)           0.641     1.747    U3/cube_x[1][5]_i_50_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I3_O)        0.124     1.871 f  U3/cube_x[1][5]_i_19/O
                         net (fo=1, routed)           0.489     2.360    U3/hit_wall546_out
    SLICE_X12Y21         LUT6 (Prop_lut6_I5_O)        0.124     2.484 f  U3/cube_x[1][5]_i_9/O
                         net (fo=5, routed)           1.120     3.605    U3/cube_x[1][5]_i_9_n_0
    SLICE_X16Y21         LUT6 (Prop_lut6_I0_O)        0.124     3.729 f  U3/cube_x[1][5]_i_4/O
                         net (fo=2, routed)           0.322     4.051    U1/hit_wall1
    SLICE_X18Y21         LUT6 (Prop_lut6_I2_O)        0.124     4.175 r  U1/cube_x[1][5]_i_1/O
                         net (fo=180, routed)         1.060     5.236    U3/cube_x_reg[15][0]_0[0]
    SLICE_X9Y17          FDCE                                         r  U3/cube_y_reg[15][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.508     5.333    U3/clk_out1
    SLICE_X9Y17          FDCE                                         r  U3/cube_y_reg[15][5]/C
                         clock pessimism              0.498     5.831    
                         clock uncertainty           -0.178     5.653    
    SLICE_X9Y17          FDCE (Setup_fdce_C_CE)      -0.205     5.448    U3/cube_y_reg[15][5]
  -------------------------------------------------------------------
                         required time                          5.448    
                         arrival time                          -5.236    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_y_reg[3][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 1.275ns (21.076%)  route 4.774ns (78.924%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 5.333 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.605    -0.814    U3/clk_out1
    SLICE_X18Y21         FDCE                                         r  U3/cube_x_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDCE (Prop_fdce_C_Q)         0.478    -0.336 r  U3/cube_x_reg[0][5]/Q
                         net (fo=26, routed)          1.141     0.806    U3/head_x[5]
    SLICE_X14Y18         LUT6 (Prop_lut6_I3_O)        0.301     1.107 f  U3/cube_x[1][5]_i_50/O
                         net (fo=1, routed)           0.641     1.747    U3/cube_x[1][5]_i_50_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I3_O)        0.124     1.871 f  U3/cube_x[1][5]_i_19/O
                         net (fo=1, routed)           0.489     2.360    U3/hit_wall546_out
    SLICE_X12Y21         LUT6 (Prop_lut6_I5_O)        0.124     2.484 f  U3/cube_x[1][5]_i_9/O
                         net (fo=5, routed)           1.120     3.605    U3/cube_x[1][5]_i_9_n_0
    SLICE_X16Y21         LUT6 (Prop_lut6_I0_O)        0.124     3.729 f  U3/cube_x[1][5]_i_4/O
                         net (fo=2, routed)           0.322     4.051    U1/hit_wall1
    SLICE_X18Y21         LUT6 (Prop_lut6_I2_O)        0.124     4.175 r  U1/cube_x[1][5]_i_1/O
                         net (fo=180, routed)         1.060     5.236    U3/cube_x_reg[15][0]_0[0]
    SLICE_X8Y17          FDCE                                         r  U3/cube_y_reg[3][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.508     5.333    U3/clk_out1
    SLICE_X8Y17          FDCE                                         r  U3/cube_y_reg[3][4]/C
                         clock pessimism              0.498     5.831    
                         clock uncertainty           -0.178     5.653    
    SLICE_X8Y17          FDCE (Setup_fdce_C_CE)      -0.205     5.448    U3/cube_y_reg[3][4]
  -------------------------------------------------------------------
                         required time                          5.448    
                         arrival time                          -5.236    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_y_reg[4][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 1.275ns (21.076%)  route 4.774ns (78.924%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 5.333 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.605    -0.814    U3/clk_out1
    SLICE_X18Y21         FDCE                                         r  U3/cube_x_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDCE (Prop_fdce_C_Q)         0.478    -0.336 r  U3/cube_x_reg[0][5]/Q
                         net (fo=26, routed)          1.141     0.806    U3/head_x[5]
    SLICE_X14Y18         LUT6 (Prop_lut6_I3_O)        0.301     1.107 f  U3/cube_x[1][5]_i_50/O
                         net (fo=1, routed)           0.641     1.747    U3/cube_x[1][5]_i_50_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I3_O)        0.124     1.871 f  U3/cube_x[1][5]_i_19/O
                         net (fo=1, routed)           0.489     2.360    U3/hit_wall546_out
    SLICE_X12Y21         LUT6 (Prop_lut6_I5_O)        0.124     2.484 f  U3/cube_x[1][5]_i_9/O
                         net (fo=5, routed)           1.120     3.605    U3/cube_x[1][5]_i_9_n_0
    SLICE_X16Y21         LUT6 (Prop_lut6_I0_O)        0.124     3.729 f  U3/cube_x[1][5]_i_4/O
                         net (fo=2, routed)           0.322     4.051    U1/hit_wall1
    SLICE_X18Y21         LUT6 (Prop_lut6_I2_O)        0.124     4.175 r  U1/cube_x[1][5]_i_1/O
                         net (fo=180, routed)         1.060     5.236    U3/cube_x_reg[15][0]_0[0]
    SLICE_X9Y17          FDCE                                         r  U3/cube_y_reg[4][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.508     5.333    U3/clk_out1
    SLICE_X9Y17          FDCE                                         r  U3/cube_y_reg[4][4]/C
                         clock pessimism              0.498     5.831    
                         clock uncertainty           -0.178     5.653    
    SLICE_X9Y17          FDCE (Setup_fdce_C_CE)      -0.205     5.448    U3/cube_y_reg[4][4]
  -------------------------------------------------------------------
                         required time                          5.448    
                         arrival time                          -5.236    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_x_reg[4][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.022ns  (logic 1.275ns (21.171%)  route 4.747ns (78.829%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 5.331 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.605    -0.814    U3/clk_out1
    SLICE_X18Y21         FDCE                                         r  U3/cube_x_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDCE (Prop_fdce_C_Q)         0.478    -0.336 r  U3/cube_x_reg[0][5]/Q
                         net (fo=26, routed)          1.141     0.806    U3/head_x[5]
    SLICE_X14Y18         LUT6 (Prop_lut6_I3_O)        0.301     1.107 f  U3/cube_x[1][5]_i_50/O
                         net (fo=1, routed)           0.641     1.747    U3/cube_x[1][5]_i_50_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I3_O)        0.124     1.871 f  U3/cube_x[1][5]_i_19/O
                         net (fo=1, routed)           0.489     2.360    U3/hit_wall546_out
    SLICE_X12Y21         LUT6 (Prop_lut6_I5_O)        0.124     2.484 f  U3/cube_x[1][5]_i_9/O
                         net (fo=5, routed)           1.120     3.605    U3/cube_x[1][5]_i_9_n_0
    SLICE_X16Y21         LUT6 (Prop_lut6_I0_O)        0.124     3.729 f  U3/cube_x[1][5]_i_4/O
                         net (fo=2, routed)           0.322     4.051    U1/hit_wall1
    SLICE_X18Y21         LUT6 (Prop_lut6_I2_O)        0.124     4.175 r  U1/cube_x[1][5]_i_1/O
                         net (fo=180, routed)         1.033     5.209    U3/cube_x_reg[15][0]_0[0]
    SLICE_X9Y18          FDCE                                         r  U3/cube_x_reg[4][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.506     5.331    U3/clk_out1
    SLICE_X9Y18          FDCE                                         r  U3/cube_x_reg[4][0]/C
                         clock pessimism              0.498     5.829    
                         clock uncertainty           -0.178     5.651    
    SLICE_X9Y18          FDCE (Setup_fdce_C_CE)      -0.205     5.446    U3/cube_x_reg[4][0]
  -------------------------------------------------------------------
                         required time                          5.446    
                         arrival time                          -5.209    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_x_reg[4][1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.022ns  (logic 1.275ns (21.171%)  route 4.747ns (78.829%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 5.331 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.605    -0.814    U3/clk_out1
    SLICE_X18Y21         FDCE                                         r  U3/cube_x_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDCE (Prop_fdce_C_Q)         0.478    -0.336 r  U3/cube_x_reg[0][5]/Q
                         net (fo=26, routed)          1.141     0.806    U3/head_x[5]
    SLICE_X14Y18         LUT6 (Prop_lut6_I3_O)        0.301     1.107 f  U3/cube_x[1][5]_i_50/O
                         net (fo=1, routed)           0.641     1.747    U3/cube_x[1][5]_i_50_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I3_O)        0.124     1.871 f  U3/cube_x[1][5]_i_19/O
                         net (fo=1, routed)           0.489     2.360    U3/hit_wall546_out
    SLICE_X12Y21         LUT6 (Prop_lut6_I5_O)        0.124     2.484 f  U3/cube_x[1][5]_i_9/O
                         net (fo=5, routed)           1.120     3.605    U3/cube_x[1][5]_i_9_n_0
    SLICE_X16Y21         LUT6 (Prop_lut6_I0_O)        0.124     3.729 f  U3/cube_x[1][5]_i_4/O
                         net (fo=2, routed)           0.322     4.051    U1/hit_wall1
    SLICE_X18Y21         LUT6 (Prop_lut6_I2_O)        0.124     4.175 r  U1/cube_x[1][5]_i_1/O
                         net (fo=180, routed)         1.033     5.209    U3/cube_x_reg[15][0]_0[0]
    SLICE_X9Y18          FDCE                                         r  U3/cube_x_reg[4][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.506     5.331    U3/clk_out1
    SLICE_X9Y18          FDCE                                         r  U3/cube_x_reg[4][1]/C
                         clock pessimism              0.498     5.829    
                         clock uncertainty           -0.178     5.651    
    SLICE_X9Y18          FDCE (Setup_fdce_C_CE)      -0.205     5.446    U3/cube_x_reg[4][1]
  -------------------------------------------------------------------
                         required time                          5.446    
                         arrival time                          -5.209    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_y_reg[14][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.022ns  (logic 1.275ns (21.171%)  route 4.747ns (78.829%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 5.331 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.605    -0.814    U3/clk_out1
    SLICE_X18Y21         FDCE                                         r  U3/cube_x_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDCE (Prop_fdce_C_Q)         0.478    -0.336 r  U3/cube_x_reg[0][5]/Q
                         net (fo=26, routed)          1.141     0.806    U3/head_x[5]
    SLICE_X14Y18         LUT6 (Prop_lut6_I3_O)        0.301     1.107 f  U3/cube_x[1][5]_i_50/O
                         net (fo=1, routed)           0.641     1.747    U3/cube_x[1][5]_i_50_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I3_O)        0.124     1.871 f  U3/cube_x[1][5]_i_19/O
                         net (fo=1, routed)           0.489     2.360    U3/hit_wall546_out
    SLICE_X12Y21         LUT6 (Prop_lut6_I5_O)        0.124     2.484 f  U3/cube_x[1][5]_i_9/O
                         net (fo=5, routed)           1.120     3.605    U3/cube_x[1][5]_i_9_n_0
    SLICE_X16Y21         LUT6 (Prop_lut6_I0_O)        0.124     3.729 f  U3/cube_x[1][5]_i_4/O
                         net (fo=2, routed)           0.322     4.051    U1/hit_wall1
    SLICE_X18Y21         LUT6 (Prop_lut6_I2_O)        0.124     4.175 r  U1/cube_x[1][5]_i_1/O
                         net (fo=180, routed)         1.033     5.209    U3/cube_x_reg[15][0]_0[0]
    SLICE_X9Y18          FDCE                                         r  U3/cube_y_reg[14][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.506     5.331    U3/clk_out1
    SLICE_X9Y18          FDCE                                         r  U3/cube_y_reg[14][4]/C
                         clock pessimism              0.498     5.829    
                         clock uncertainty           -0.178     5.651    
    SLICE_X9Y18          FDCE (Setup_fdce_C_CE)      -0.205     5.446    U3/cube_y_reg[14][4]
  -------------------------------------------------------------------
                         required time                          5.446    
                         arrival time                          -5.209    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_y_reg[14][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.022ns  (logic 1.275ns (21.171%)  route 4.747ns (78.829%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 5.331 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.605    -0.814    U3/clk_out1
    SLICE_X18Y21         FDCE                                         r  U3/cube_x_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDCE (Prop_fdce_C_Q)         0.478    -0.336 r  U3/cube_x_reg[0][5]/Q
                         net (fo=26, routed)          1.141     0.806    U3/head_x[5]
    SLICE_X14Y18         LUT6 (Prop_lut6_I3_O)        0.301     1.107 f  U3/cube_x[1][5]_i_50/O
                         net (fo=1, routed)           0.641     1.747    U3/cube_x[1][5]_i_50_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I3_O)        0.124     1.871 f  U3/cube_x[1][5]_i_19/O
                         net (fo=1, routed)           0.489     2.360    U3/hit_wall546_out
    SLICE_X12Y21         LUT6 (Prop_lut6_I5_O)        0.124     2.484 f  U3/cube_x[1][5]_i_9/O
                         net (fo=5, routed)           1.120     3.605    U3/cube_x[1][5]_i_9_n_0
    SLICE_X16Y21         LUT6 (Prop_lut6_I0_O)        0.124     3.729 f  U3/cube_x[1][5]_i_4/O
                         net (fo=2, routed)           0.322     4.051    U1/hit_wall1
    SLICE_X18Y21         LUT6 (Prop_lut6_I2_O)        0.124     4.175 r  U1/cube_x[1][5]_i_1/O
                         net (fo=180, routed)         1.033     5.209    U3/cube_x_reg[15][0]_0[0]
    SLICE_X9Y18          FDCE                                         r  U3/cube_y_reg[14][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.506     5.331    U3/clk_out1
    SLICE_X9Y18          FDCE                                         r  U3/cube_y_reg[14][5]/C
                         clock pessimism              0.498     5.829    
                         clock uncertainty           -0.178     5.651    
    SLICE_X9Y18          FDCE (Setup_fdce_C_CE)      -0.205     5.446    U3/cube_y_reg[14][5]
  -------------------------------------------------------------------
                         required time                          5.446    
                         arrival time                          -5.209    
  -------------------------------------------------------------------
                         slack                                  0.237    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.127%)  route 0.134ns (41.873%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.586    -0.540    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y31         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[5]/Q
                         net (fo=1, routed)           0.134    -0.265    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[5]
    SLICE_X38Y32         LUT5 (Prop_lut5_I3_O)        0.045    -0.220 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.220    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[5]_i_1__1_n_0
    SLICE_X38Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.856    -0.773    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                         clock pessimism              0.248    -0.525    
    SLICE_X38Y32         FDRE (Hold_fdre_C_D)         0.120    -0.405    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.657%)  route 0.154ns (45.343%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.585    -0.541    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X37Y30         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[7]/Q
                         net (fo=1, routed)           0.154    -0.246    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[7]
    SLICE_X38Y32         LUT5 (Prop_lut5_I3_O)        0.045    -0.201 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[7]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.201    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[7]_i_1__1_n_0
    SLICE_X38Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.856    -0.773    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                         clock pessimism              0.248    -0.525    
    SLICE_X38Y32         FDRE (Hold_fdre_C_D)         0.121    -0.404    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.209ns (63.167%)  route 0.122ns (36.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.583    -0.543    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X34Y22         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/Q
                         net (fo=2, routed)           0.122    -0.258    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg_n_0_[3]
    SLICE_X37Y22         LUT6 (Prop_lut6_I1_O)        0.045    -0.213 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2[1]_i_1_n_0
    SLICE_X37Y22         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.851    -0.778    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X37Y22         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism              0.269    -0.509    
    SLICE_X37Y22         FDRE (Hold_fdre_C_D)         0.091    -0.418    rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.722%)  route 0.119ns (48.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.570    -0.556    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X0Y46          FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.128    -0.428 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.309    rgb2dvi/U0/ClockGenInternal.ClockGenX/oOut
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.250    -0.539    
    SLICE_X0Y47          FDPE (Hold_fdpe_C_D)         0.021    -0.518    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 U3/cube_x_reg[6][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_x_reg[7][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.612%)  route 0.148ns (44.388%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.559    -0.567    U3/clk_out1
    SLICE_X11Y18         FDCE                                         r  U3/cube_x_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  U3/cube_x_reg[6][5]/Q
                         net (fo=3, routed)           0.148    -0.278    U3/cube_x_reg[6]_10[5]
    SLICE_X13Y18         LUT2 (Prop_lut2_I0_O)        0.045    -0.233 r  U3/cube_x[7][5]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    U3/cube_x[7][5]_i_1_n_0
    SLICE_X13Y18         FDCE                                         r  U3/cube_x_reg[7][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.826    -0.803    U3/clk_out1
    SLICE_X13Y18         FDCE                                         r  U3/cube_x_reg[7][5]/C
                         clock pessimism              0.269    -0.534    
    SLICE_X13Y18         FDCE (Hold_fdce_C_D)         0.091    -0.443    U3/cube_x_reg[7][5]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 U3/cube_y_reg[13][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_y_reg[14][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.810%)  route 0.166ns (47.190%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.557    -0.569    U3/clk_out1
    SLICE_X12Y19         FDCE                                         r  U3/cube_y_reg[13][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  U3/cube_y_reg[13][1]/Q
                         net (fo=3, routed)           0.166    -0.262    U3/cube_y_reg[13]_25[1]
    SLICE_X11Y19         LUT2 (Prop_lut2_I0_O)        0.045    -0.217 r  U3/cube_y[14][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    U3/cube_y[14][1]_i_1_n_0
    SLICE_X11Y19         FDCE                                         r  U3/cube_y_reg[14][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.826    -0.803    U3/clk_out1
    SLICE_X11Y19         FDCE                                         r  U3/cube_y_reg[14][1]/C
                         clock pessimism              0.269    -0.534    
    SLICE_X11Y19         FDCE (Hold_fdce_C_D)         0.092    -0.442    U3/cube_y_reg[14][1]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.428%)  route 0.176ns (55.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.581    -0.545    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X37Y26         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg/Q
                         net (fo=1, routed)           0.176    -0.228    rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1
    SLICE_X37Y30         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.854    -0.775    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X37Y30         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_2_reg/C
                         clock pessimism              0.248    -0.527    
    SLICE_X37Y30         FDRE (Hold_fdre_C_D)         0.070    -0.457    rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_2_reg
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 U3/cube_y_reg[10][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_y_reg[11][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.461%)  route 0.149ns (44.539%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.555    -0.571    U3/clk_out1
    SLICE_X13Y22         FDCE                                         r  U3/cube_y_reg[10][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  U3/cube_y_reg[10][1]/Q
                         net (fo=3, routed)           0.149    -0.281    U3/cube_y_reg[10]_19[1]
    SLICE_X13Y21         LUT2 (Prop_lut2_I0_O)        0.045    -0.236 r  U3/cube_y[11][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    U3/cube_y[11][1]_i_1_n_0
    SLICE_X13Y21         FDCE                                         r  U3/cube_y_reg[11][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.823    -0.806    U3/clk_out1
    SLICE_X13Y21         FDCE                                         r  U3/cube_y_reg[11][1]/C
                         clock pessimism              0.249    -0.557    
    SLICE_X13Y21         FDCE (Hold_fdce_C_D)         0.092    -0.465    U3/cube_y_reg[11][1]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 U3/cube_x_reg[9][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_x_reg[10][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.246ns (69.919%)  route 0.106ns (30.081%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.553    -0.573    U3/clk_out1
    SLICE_X18Y20         FDCE                                         r  U3/cube_x_reg[9][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y20         FDCE (Prop_fdce_C_Q)         0.148    -0.425 r  U3/cube_x_reg[9][0]/Q
                         net (fo=3, routed)           0.106    -0.320    U3/cube_x_reg[9]_16[0]
    SLICE_X18Y20         LUT2 (Prop_lut2_I0_O)        0.098    -0.222 r  U3/cube_x[10][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    U3/cube_x[10][0]_i_1_n_0
    SLICE_X18Y20         FDCE                                         r  U3/cube_x_reg[10][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.820    -0.809    U3/clk_out1
    SLICE_X18Y20         FDCE                                         r  U3/cube_x_reg[10][0]/C
                         clock pessimism              0.236    -0.573    
    SLICE_X18Y20         FDCE (Hold_fdce_C_D)         0.120    -0.453    U3/cube_x_reg[10][0]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 U2/random_num_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U2/apple_x_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.227ns (61.186%)  route 0.144ns (38.814%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.556    -0.570    U2/CLK
    SLICE_X23Y19         FDRE                                         r  U2/random_num_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y19         FDRE (Prop_fdre_C_Q)         0.128    -0.442 f  U2/random_num_reg[7]/Q
                         net (fo=9, routed)           0.144    -0.298    U2/p_0_in[2]
    SLICE_X22Y18         LUT6 (Prop_lut6_I2_O)        0.099    -0.199 r  U2/apple_x[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    U2/apple_x[0]_i_1_n_0
    SLICE_X22Y18         FDCE                                         r  U2/apple_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.825    -0.804    U2/CLK
    SLICE_X22Y18         FDCE                                         r  U2/apple_x_reg[0]/C
                         clock pessimism              0.249    -0.555    
    SLICE_X22Y18         FDCE (Hold_fdce_C_D)         0.121    -0.434    U2/apple_x_reg[0]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.235    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.734       4.158      RAMB18_X0Y9      U6/B_ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB18_X0Y9      U6/B_ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.734       4.158      RAMB18_X0Y6      U6/G_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB18_X0Y6      U6/G_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.734       4.158      RAMB18_X0Y4      U6/G_ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB18_X0Y4      U6/G_ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.734       4.158      RAMB18_X0Y3      U6/R_ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB18_X0Y3      U6/R_ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.734       4.158      RAMB18_X0Y8      U6/B_ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB18_X0Y8      U6/B_ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        6.734       45.899     PLLE2_ADV_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X34Y19     Driver_HDMI0/inst/Set_X_reg[9]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X1Y47      rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X1Y47      rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X0Y46      rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X0Y46      rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X0Y47      rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X0Y47      rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X0Y47      rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X34Y17     Driver_HDMI0/inst/Set_X_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X34Y17     Driver_HDMI0/inst/Set_X_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X34Y17     Driver_HDMI0/inst/Set_X_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X34Y18     Driver_HDMI0/inst/Set_X_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X34Y18     Driver_HDMI0/inst/Set_X_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X34Y18     Driver_HDMI0/inst/Set_X_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X34Y18     Driver_HDMI0/inst/Set_X_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X24Y29     U1/clk_cnt_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.485ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         6.734       5.485      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         6.734       5.485      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        6.734       45.899     PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       6.734       153.266    PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.579ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         6.734       4.579      BUFGCTRL_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y26    rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y25    rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y30    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y29    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y32    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y31    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y28    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y27    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         6.734       5.485      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       6.734       153.266    PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO
  To Clock:  SerialClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            9  Failing Endpoints,  Worst Slack       -0.808ns,  Total Violation       -3.370ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO
Waveform(ns):       { 0.000 0.673 }
Period(ns):         1.347
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         1.347       -0.808     BUFGCTRL_X0Y1   rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y26    rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y25    rgb2dvi/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y30    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y29    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y32    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y31    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y28    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y27    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         1.347       0.098      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       1.347       158.653    PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.866ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.866ns  (required time - arrival time)
  Source:                 U5/cnt_bps_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/num_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0 rise@10.022ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.624ns  (logic 0.856ns (18.512%)  route 3.768ns (81.488%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 8.601 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    -0.812    U5/CLK
    SLICE_X31Y27         FDCE                                         r  U5/cnt_bps_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.356 f  U5/cnt_bps_reg[11]/Q
                         net (fo=3, routed)           1.312     0.956    U5/cnt_bps_reg[11]
    SLICE_X27Y26         LUT6 (Prop_lut6_I0_O)        0.124     1.080 r  U5/rx_data_temp_r[1]_i_4/O
                         net (fo=1, routed)           0.437     1.517    U5/rx_data_temp_r[1]_i_4_n_0
    SLICE_X27Y27         LUT3 (Prop_lut3_I1_O)        0.124     1.641 r  U5/rx_data_temp_r[1]_i_2/O
                         net (fo=8, routed)           1.149     2.790    U5/bps_sig
    SLICE_X29Y29         LUT3 (Prop_lut3_I0_O)        0.152     2.942 r  U5/num[1]_i_1/O
                         net (fo=1, routed)           0.870     3.812    U5/p_0_in__0[1]
    SLICE_X29Y26         FDCE                                         r  U5/num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.488     8.601    U5/CLK
    SLICE_X29Y26         FDCE                                         r  U5/num_reg[1]/C
                         clock pessimism              0.570     9.172    
                         clock uncertainty           -0.188     8.984    
    SLICE_X29Y26         FDCE (Setup_fdce_C_D)       -0.305     8.679    U5/num_reg[1]
  -------------------------------------------------------------------
                         required time                          8.679    
                         arrival time                          -3.812    
  -------------------------------------------------------------------
                         slack                                  4.866    

Slack (MET) :             5.028ns  (required time - arrival time)
  Source:                 U5/cnt_bps_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/rx_data_temp_r_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0 rise@10.022ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.596ns  (logic 0.828ns (18.014%)  route 3.768ns (81.986%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 8.599 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    -0.812    U5/CLK
    SLICE_X31Y27         FDCE                                         r  U5/cnt_bps_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.356 f  U5/cnt_bps_reg[11]/Q
                         net (fo=3, routed)           1.312     0.956    U5/cnt_bps_reg[11]
    SLICE_X27Y26         LUT6 (Prop_lut6_I0_O)        0.124     1.080 r  U5/rx_data_temp_r[1]_i_4/O
                         net (fo=1, routed)           0.437     1.517    U5/rx_data_temp_r[1]_i_4_n_0
    SLICE_X27Y27         LUT3 (Prop_lut3_I1_O)        0.124     1.641 r  U5/rx_data_temp_r[1]_i_2/O
                         net (fo=8, routed)           1.294     2.936    U5/bps_sig
    SLICE_X28Y30         LUT6 (Prop_lut6_I5_O)        0.124     3.060 r  U5/rx_data_temp_r[1]_i_1/O
                         net (fo=1, routed)           0.725     3.785    U5/rx_data_temp_r[1]_i_1_n_0
    SLICE_X28Y24         FDCE                                         r  U5/rx_data_temp_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.486     8.599    U5/CLK
    SLICE_X28Y24         FDCE                                         r  U5/rx_data_temp_r_reg[1]/C
                         clock pessimism              0.570     9.170    
                         clock uncertainty           -0.188     8.982    
    SLICE_X28Y24         FDCE (Setup_fdce_C_CE)      -0.169     8.813    U5/rx_data_temp_r_reg[1]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                          -3.785    
  -------------------------------------------------------------------
                         slack                                  5.028    

Slack (MET) :             5.617ns  (required time - arrival time)
  Source:                 U5/cnt_bps_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/num_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0 rise@10.022ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.978ns  (logic 0.828ns (20.816%)  route 3.150ns (79.184%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.605 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    -0.812    U5/CLK
    SLICE_X31Y27         FDCE                                         r  U5/cnt_bps_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.356 f  U5/cnt_bps_reg[11]/Q
                         net (fo=3, routed)           1.312     0.956    U5/cnt_bps_reg[11]
    SLICE_X27Y26         LUT6 (Prop_lut6_I0_O)        0.124     1.080 r  U5/rx_data_temp_r[1]_i_4/O
                         net (fo=1, routed)           0.437     1.517    U5/rx_data_temp_r[1]_i_4_n_0
    SLICE_X27Y27         LUT3 (Prop_lut3_I1_O)        0.124     1.641 r  U5/rx_data_temp_r[1]_i_2/O
                         net (fo=8, routed)           0.623     2.264    U5/bps_sig
    SLICE_X28Y25         LUT6 (Prop_lut6_I0_O)        0.124     2.388 r  U5/num[3]_i_1/O
                         net (fo=4, routed)           0.778     3.166    U5/num[3]_i_1_n_0
    SLICE_X27Y29         FDCE                                         r  U5/num_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.492     8.605    U5/CLK
    SLICE_X27Y29         FDCE                                         r  U5/num_reg[2]/C
                         clock pessimism              0.570     9.176    
                         clock uncertainty           -0.188     8.988    
    SLICE_X27Y29         FDCE (Setup_fdce_C_CE)      -0.205     8.783    U5/num_reg[2]
  -------------------------------------------------------------------
                         required time                          8.783    
                         arrival time                          -3.166    
  -------------------------------------------------------------------
                         slack                                  5.617    

Slack (MET) :             5.617ns  (required time - arrival time)
  Source:                 U5/cnt_bps_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/num_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0 rise@10.022ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.978ns  (logic 0.828ns (20.816%)  route 3.150ns (79.184%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.605 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    -0.812    U5/CLK
    SLICE_X31Y27         FDCE                                         r  U5/cnt_bps_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.356 f  U5/cnt_bps_reg[11]/Q
                         net (fo=3, routed)           1.312     0.956    U5/cnt_bps_reg[11]
    SLICE_X27Y26         LUT6 (Prop_lut6_I0_O)        0.124     1.080 r  U5/rx_data_temp_r[1]_i_4/O
                         net (fo=1, routed)           0.437     1.517    U5/rx_data_temp_r[1]_i_4_n_0
    SLICE_X27Y27         LUT3 (Prop_lut3_I1_O)        0.124     1.641 r  U5/rx_data_temp_r[1]_i_2/O
                         net (fo=8, routed)           0.623     2.264    U5/bps_sig
    SLICE_X28Y25         LUT6 (Prop_lut6_I0_O)        0.124     2.388 r  U5/num[3]_i_1/O
                         net (fo=4, routed)           0.778     3.166    U5/num[3]_i_1_n_0
    SLICE_X27Y29         FDCE                                         r  U5/num_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.492     8.605    U5/CLK
    SLICE_X27Y29         FDCE                                         r  U5/num_reg[3]/C
                         clock pessimism              0.570     9.176    
                         clock uncertainty           -0.188     8.988    
    SLICE_X27Y29         FDCE (Setup_fdce_C_CE)      -0.205     8.783    U5/num_reg[3]
  -------------------------------------------------------------------
                         required time                          8.783    
                         arrival time                          -3.166    
  -------------------------------------------------------------------
                         slack                                  5.617    

Slack (MET) :             6.046ns  (required time - arrival time)
  Source:                 U5/cnt_bps_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/rx_data_temp_r_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0 rise@10.022ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.542ns  (logic 0.828ns (23.373%)  route 2.714ns (76.627%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 8.599 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    -0.812    U5/CLK
    SLICE_X31Y27         FDCE                                         r  U5/cnt_bps_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.356 f  U5/cnt_bps_reg[11]/Q
                         net (fo=3, routed)           1.312     0.956    U5/cnt_bps_reg[11]
    SLICE_X27Y26         LUT6 (Prop_lut6_I0_O)        0.124     1.080 r  U5/rx_data_temp_r[1]_i_4/O
                         net (fo=1, routed)           0.437     1.517    U5/rx_data_temp_r[1]_i_4_n_0
    SLICE_X27Y27         LUT3 (Prop_lut3_I1_O)        0.124     1.641 r  U5/rx_data_temp_r[1]_i_2/O
                         net (fo=8, routed)           0.437     2.078    U5/bps_sig
    SLICE_X27Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.202 r  U5/rx_data_temp_r[0]_i_1/O
                         net (fo=1, routed)           0.529     2.731    U5/rx_data_temp_r[0]_i_1_n_0
    SLICE_X29Y24         FDCE                                         r  U5/rx_data_temp_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.486     8.599    U5/CLK
    SLICE_X29Y24         FDCE                                         r  U5/rx_data_temp_r_reg[0]/C
                         clock pessimism              0.570     9.170    
                         clock uncertainty           -0.188     8.982    
    SLICE_X29Y24         FDCE (Setup_fdce_C_CE)      -0.205     8.777    U5/rx_data_temp_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.777    
                         arrival time                          -2.731    
  -------------------------------------------------------------------
                         slack                                  6.046    

Slack (MET) :             6.048ns  (required time - arrival time)
  Source:                 U5/cnt_bps_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/num_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0 rise@10.022ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.542ns  (logic 0.828ns (23.374%)  route 2.714ns (76.626%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 8.601 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    -0.812    U5/CLK
    SLICE_X31Y27         FDCE                                         r  U5/cnt_bps_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.356 f  U5/cnt_bps_reg[11]/Q
                         net (fo=3, routed)           1.312     0.956    U5/cnt_bps_reg[11]
    SLICE_X27Y26         LUT6 (Prop_lut6_I0_O)        0.124     1.080 r  U5/rx_data_temp_r[1]_i_4/O
                         net (fo=1, routed)           0.437     1.517    U5/rx_data_temp_r[1]_i_4_n_0
    SLICE_X27Y27         LUT3 (Prop_lut3_I1_O)        0.124     1.641 r  U5/rx_data_temp_r[1]_i_2/O
                         net (fo=8, routed)           0.623     2.264    U5/bps_sig
    SLICE_X28Y25         LUT6 (Prop_lut6_I0_O)        0.124     2.388 r  U5/num[3]_i_1/O
                         net (fo=4, routed)           0.343     2.731    U5/num[3]_i_1_n_0
    SLICE_X29Y26         FDCE                                         r  U5/num_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.488     8.601    U5/CLK
    SLICE_X29Y26         FDCE                                         r  U5/num_reg[0]/C
                         clock pessimism              0.570     9.172    
                         clock uncertainty           -0.188     8.984    
    SLICE_X29Y26         FDCE (Setup_fdce_C_CE)      -0.205     8.779    U5/num_reg[0]
  -------------------------------------------------------------------
                         required time                          8.779    
                         arrival time                          -2.731    
  -------------------------------------------------------------------
                         slack                                  6.048    

Slack (MET) :             6.048ns  (required time - arrival time)
  Source:                 U5/cnt_bps_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/num_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0 rise@10.022ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.542ns  (logic 0.828ns (23.374%)  route 2.714ns (76.626%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 8.601 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    -0.812    U5/CLK
    SLICE_X31Y27         FDCE                                         r  U5/cnt_bps_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.356 f  U5/cnt_bps_reg[11]/Q
                         net (fo=3, routed)           1.312     0.956    U5/cnt_bps_reg[11]
    SLICE_X27Y26         LUT6 (Prop_lut6_I0_O)        0.124     1.080 r  U5/rx_data_temp_r[1]_i_4/O
                         net (fo=1, routed)           0.437     1.517    U5/rx_data_temp_r[1]_i_4_n_0
    SLICE_X27Y27         LUT3 (Prop_lut3_I1_O)        0.124     1.641 r  U5/rx_data_temp_r[1]_i_2/O
                         net (fo=8, routed)           0.623     2.264    U5/bps_sig
    SLICE_X28Y25         LUT6 (Prop_lut6_I0_O)        0.124     2.388 r  U5/num[3]_i_1/O
                         net (fo=4, routed)           0.343     2.731    U5/num[3]_i_1_n_0
    SLICE_X29Y26         FDCE                                         r  U5/num_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.488     8.601    U5/CLK
    SLICE_X29Y26         FDCE                                         r  U5/num_reg[1]/C
                         clock pessimism              0.570     9.172    
                         clock uncertainty           -0.188     8.984    
    SLICE_X29Y26         FDCE (Setup_fdce_C_CE)      -0.205     8.779    U5/num_reg[1]
  -------------------------------------------------------------------
                         required time                          8.779    
                         arrival time                          -2.731    
  -------------------------------------------------------------------
                         slack                                  6.048    

Slack (MET) :             6.148ns  (required time - arrival time)
  Source:                 U5/cnt_bps_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/rx_data_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0 rise@10.022ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 0.952ns (25.540%)  route 2.775ns (74.460%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.602 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    -0.812    U5/CLK
    SLICE_X31Y27         FDCE                                         r  U5/cnt_bps_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.356 r  U5/cnt_bps_reg[11]/Q
                         net (fo=3, routed)           1.312     0.956    U5/cnt_bps_reg[11]
    SLICE_X27Y26         LUT6 (Prop_lut6_I0_O)        0.124     1.080 f  U5/rx_data_temp_r[1]_i_4/O
                         net (fo=1, routed)           0.437     1.517    U5/rx_data_temp_r[1]_i_4_n_0
    SLICE_X27Y27         LUT3 (Prop_lut3_I1_O)        0.124     1.641 f  U5/rx_data_temp_r[1]_i_2/O
                         net (fo=8, routed)           0.433     2.074    U5/bps_sig
    SLICE_X27Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.198 r  U5/rx_data_r[1]_i_2/O
                         net (fo=2, routed)           0.594     2.792    U5/rx_data_r
    SLICE_X28Y27         LUT3 (Prop_lut3_I1_O)        0.124     2.916 r  U5/rx_data_r[0]_i_1/O
                         net (fo=1, routed)           0.000     2.916    U5/rx_data_r[0]_i_1_n_0
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.489     8.602    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[0]/C
                         clock pessimism              0.570     9.173    
                         clock uncertainty           -0.188     8.985    
    SLICE_X28Y27         FDCE (Setup_fdce_C_D)        0.079     9.064    U5/rx_data_r_reg[0]
  -------------------------------------------------------------------
                         required time                          9.064    
                         arrival time                          -2.916    
  -------------------------------------------------------------------
                         slack                                  6.148    

Slack (MET) :             6.194ns  (required time - arrival time)
  Source:                 U5/cnt_bps_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/rx_data_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0 rise@10.022ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.720ns  (logic 0.945ns (25.400%)  route 2.775ns (74.600%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.602 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    -0.812    U5/CLK
    SLICE_X31Y27         FDCE                                         r  U5/cnt_bps_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.356 r  U5/cnt_bps_reg[11]/Q
                         net (fo=3, routed)           1.312     0.956    U5/cnt_bps_reg[11]
    SLICE_X27Y26         LUT6 (Prop_lut6_I0_O)        0.124     1.080 f  U5/rx_data_temp_r[1]_i_4/O
                         net (fo=1, routed)           0.437     1.517    U5/rx_data_temp_r[1]_i_4_n_0
    SLICE_X27Y27         LUT3 (Prop_lut3_I1_O)        0.124     1.641 f  U5/rx_data_temp_r[1]_i_2/O
                         net (fo=8, routed)           0.433     2.074    U5/bps_sig
    SLICE_X27Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.198 r  U5/rx_data_r[1]_i_2/O
                         net (fo=2, routed)           0.594     2.792    U5/rx_data_r
    SLICE_X28Y27         LUT3 (Prop_lut3_I1_O)        0.117     2.909 r  U5/rx_data_r[1]_i_1/O
                         net (fo=1, routed)           0.000     2.909    U5/rx_data_r[1]_i_1_n_0
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.489     8.602    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[1]/C
                         clock pessimism              0.570     9.173    
                         clock uncertainty           -0.188     8.985    
    SLICE_X28Y27         FDCE (Setup_fdce_C_D)        0.118     9.103    U5/rx_data_r_reg[1]
  -------------------------------------------------------------------
                         required time                          9.103    
                         arrival time                          -2.909    
  -------------------------------------------------------------------
                         slack                                  6.194    

Slack (MET) :             6.288ns  (required time - arrival time)
  Source:                 U5/cnt_bps_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/num_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0 rise@10.022ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.582ns  (logic 0.854ns (23.840%)  route 2.728ns (76.160%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 8.601 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    -0.812    U5/CLK
    SLICE_X31Y27         FDCE                                         r  U5/cnt_bps_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.356 f  U5/cnt_bps_reg[11]/Q
                         net (fo=3, routed)           1.312     0.956    U5/cnt_bps_reg[11]
    SLICE_X27Y26         LUT6 (Prop_lut6_I0_O)        0.124     1.080 r  U5/rx_data_temp_r[1]_i_4/O
                         net (fo=1, routed)           0.437     1.517    U5/rx_data_temp_r[1]_i_4_n_0
    SLICE_X27Y27         LUT3 (Prop_lut3_I1_O)        0.124     1.641 r  U5/rx_data_temp_r[1]_i_2/O
                         net (fo=8, routed)           0.979     2.620    U5/bps_sig
    SLICE_X29Y26         LUT2 (Prop_lut2_I0_O)        0.150     2.770 r  U5/num[0]_i_1/O
                         net (fo=1, routed)           0.000     2.770    U5/p_0_in__0[0]
    SLICE_X29Y26         FDCE                                         r  U5/num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.488     8.601    U5/CLK
    SLICE_X29Y26         FDCE                                         r  U5/num_reg[0]/C
                         clock pessimism              0.570     9.172    
                         clock uncertainty           -0.188     8.984    
    SLICE_X29Y26         FDCE (Setup_fdce_C_D)        0.075     9.059    U5/num_reg[0]
  -------------------------------------------------------------------
                         required time                          9.059    
                         arrival time                          -2.770    
  -------------------------------------------------------------------
                         slack                                  6.288    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 U5/rx_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/rx_int_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.556    -0.570    U5/CLK
    SLICE_X28Y27         FDPE                                         r  U5/rx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDPE (Prop_fdpe_C_Q)         0.164    -0.406 r  U5/rx_reg[1]/Q
                         net (fo=1, routed)           0.163    -0.243    U5/rx_reg_n_0_[1]
    SLICE_X28Y27         LUT4 (Prop_lut4_I1_O)        0.043    -0.200 r  U5/rx_int_i_1/O
                         net (fo=1, routed)           0.000    -0.200    U5/rx_int_i_1_n_0
    SLICE_X28Y27         FDCE                                         r  U5/rx_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.822    -0.807    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_int_reg/C
                         clock pessimism              0.237    -0.570    
    SLICE_X28Y27         FDCE (Hold_fdce_C_D)         0.131    -0.439    U5/rx_int_reg
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 U5/num_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/num_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.183ns (48.718%)  route 0.193ns (51.282%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.556    -0.570    U5/CLK
    SLICE_X27Y29         FDCE                                         r  U5/num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  U5/num_reg[2]/Q
                         net (fo=7, routed)           0.193    -0.237    U5/num_reg[2]
    SLICE_X27Y29         LUT5 (Prop_lut5_I3_O)        0.042    -0.195 r  U5/num[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.195    U5/p_0_in__0[3]
    SLICE_X27Y29         FDCE                                         r  U5/num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.823    -0.806    U5/CLK
    SLICE_X27Y29         FDCE                                         r  U5/num_reg[3]/C
                         clock pessimism              0.236    -0.570    
    SLICE_X27Y29         FDCE (Hold_fdce_C_D)         0.107    -0.463    U5/num_reg[3]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 U5/num_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/num_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.124%)  route 0.193ns (50.876%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.556    -0.570    U5/CLK
    SLICE_X27Y29         FDCE                                         r  U5/num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  U5/num_reg[2]/Q
                         net (fo=7, routed)           0.193    -0.237    U5/num_reg[2]
    SLICE_X27Y29         LUT4 (Prop_lut4_I3_O)        0.045    -0.192 r  U5/num[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    U5/p_0_in__0[2]
    SLICE_X27Y29         FDCE                                         r  U5/num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.823    -0.806    U5/CLK
    SLICE_X27Y29         FDCE                                         r  U5/num_reg[2]/C
                         clock pessimism              0.236    -0.570    
    SLICE_X27Y29         FDCE (Hold_fdce_C_D)         0.091    -0.479    U5/num_reg[2]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 U5/cnt_bps_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/cnt_bps_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.553    -0.573    U5/CLK
    SLICE_X31Y25         FDCE                                         r  U5/cnt_bps_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  U5/cnt_bps_reg[3]/Q
                         net (fo=2, routed)           0.170    -0.262    U5/cnt_bps_reg[3]
    SLICE_X31Y25         LUT2 (Prop_lut2_I1_O)        0.045    -0.217 r  U5/cnt_bps[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.217    U5/cnt_bps[0]_i_2_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.154 r  U5/cnt_bps_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.154    U5/cnt_bps_reg[0]_i_1_n_4
    SLICE_X31Y25         FDCE                                         r  U5/cnt_bps_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.819    -0.810    U5/CLK
    SLICE_X31Y25         FDCE                                         r  U5/cnt_bps_reg[3]/C
                         clock pessimism              0.237    -0.573    
    SLICE_X31Y25         FDCE (Hold_fdce_C_D)         0.105    -0.468    U5/cnt_bps_reg[3]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 U5/cnt_bps_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/cnt_bps_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.554    -0.572    U5/CLK
    SLICE_X31Y26         FDCE                                         r  U5/cnt_bps_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  U5/cnt_bps_reg[7]/Q
                         net (fo=3, routed)           0.170    -0.261    U5/cnt_bps_reg[7]
    SLICE_X31Y26         LUT2 (Prop_lut2_I1_O)        0.045    -0.216 r  U5/cnt_bps[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.216    U5/cnt_bps[4]_i_2_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.153 r  U5/cnt_bps_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.153    U5/cnt_bps_reg[4]_i_1_n_4
    SLICE_X31Y26         FDCE                                         r  U5/cnt_bps_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.820    -0.809    U5/CLK
    SLICE_X31Y26         FDCE                                         r  U5/cnt_bps_reg[7]/C
                         clock pessimism              0.237    -0.572    
    SLICE_X31Y26         FDCE (Hold_fdce_C_D)         0.105    -0.467    U5/cnt_bps_reg[7]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 U5/cnt_bps_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/cnt_bps_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.384%)  route 0.170ns (40.616%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.556    -0.570    U5/CLK
    SLICE_X31Y27         FDCE                                         r  U5/cnt_bps_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  U5/cnt_bps_reg[11]/Q
                         net (fo=3, routed)           0.170    -0.259    U5/cnt_bps_reg[11]
    SLICE_X31Y27         LUT2 (Prop_lut2_I1_O)        0.045    -0.214 r  U5/cnt_bps[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.214    U5/cnt_bps[8]_i_2_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.151 r  U5/cnt_bps_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.151    U5/cnt_bps_reg[8]_i_1_n_4
    SLICE_X31Y27         FDCE                                         r  U5/cnt_bps_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.822    -0.807    U5/CLK
    SLICE_X31Y27         FDCE                                         r  U5/cnt_bps_reg[11]/C
                         clock pessimism              0.237    -0.570    
    SLICE_X31Y27         FDCE (Hold_fdce_C_D)         0.105    -0.465    U5/cnt_bps_reg[11]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 U5/num_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/num_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.230ns (54.482%)  route 0.192ns (45.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.554    -0.572    U5/CLK
    SLICE_X29Y26         FDCE                                         r  U5/num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDCE (Prop_fdce_C_Q)         0.128    -0.444 f  U5/num_reg[0]/Q
                         net (fo=9, routed)           0.192    -0.252    U5/num_reg[0]
    SLICE_X29Y26         LUT2 (Prop_lut2_I1_O)        0.102    -0.150 r  U5/num[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.150    U5/p_0_in__0[0]
    SLICE_X29Y26         FDCE                                         r  U5/num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.820    -0.809    U5/CLK
    SLICE_X29Y26         FDCE                                         r  U5/num_reg[0]/C
                         clock pessimism              0.237    -0.572    
    SLICE_X29Y26         FDCE (Hold_fdce_C_D)         0.107    -0.465    U5/num_reg[0]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 U5/cnt_bps_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/cnt_bps_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.553    -0.573    U5/CLK
    SLICE_X31Y25         FDCE                                         r  U5/cnt_bps_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.432 f  U5/cnt_bps_reg[0]/Q
                         net (fo=2, routed)           0.168    -0.264    U5/cnt_bps_reg[0]
    SLICE_X31Y25         LUT2 (Prop_lut2_I0_O)        0.045    -0.219 r  U5/cnt_bps[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.219    U5/cnt_bps[0]_i_5_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.149 r  U5/cnt_bps_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.149    U5/cnt_bps_reg[0]_i_1_n_7
    SLICE_X31Y25         FDCE                                         r  U5/cnt_bps_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.819    -0.810    U5/CLK
    SLICE_X31Y25         FDCE                                         r  U5/cnt_bps_reg[0]/C
                         clock pessimism              0.237    -0.573    
    SLICE_X31Y25         FDCE (Hold_fdce_C_D)         0.105    -0.468    U5/cnt_bps_reg[0]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 U5/cnt_bps_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/cnt_bps_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.334%)  route 0.168ns (39.666%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.556    -0.570    U5/CLK
    SLICE_X31Y28         FDCE                                         r  U5/cnt_bps_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  U5/cnt_bps_reg[12]/Q
                         net (fo=2, routed)           0.168    -0.261    U5/cnt_bps_reg[12]
    SLICE_X31Y28         LUT2 (Prop_lut2_I1_O)        0.045    -0.216 r  U5/cnt_bps[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.216    U5/cnt_bps[12]_i_2_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.146 r  U5/cnt_bps_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.146    U5/cnt_bps_reg[12]_i_1_n_7
    SLICE_X31Y28         FDCE                                         r  U5/cnt_bps_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.823    -0.806    U5/CLK
    SLICE_X31Y28         FDCE                                         r  U5/cnt_bps_reg[12]/C
                         clock pessimism              0.236    -0.570    
    SLICE_X31Y28         FDCE (Hold_fdce_C_D)         0.105    -0.465    U5/cnt_bps_reg[12]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 U5/cnt_bps_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/cnt_bps_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.334%)  route 0.168ns (39.666%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.554    -0.572    U5/CLK
    SLICE_X31Y26         FDCE                                         r  U5/cnt_bps_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  U5/cnt_bps_reg[4]/Q
                         net (fo=2, routed)           0.168    -0.263    U5/cnt_bps_reg[4]
    SLICE_X31Y26         LUT2 (Prop_lut2_I1_O)        0.045    -0.218 r  U5/cnt_bps[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.218    U5/cnt_bps[4]_i_5_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.148 r  U5/cnt_bps_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.148    U5/cnt_bps_reg[4]_i_1_n_7
    SLICE_X31Y26         FDCE                                         r  U5/cnt_bps_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.820    -0.809    U5/CLK
    SLICE_X31Y26         FDCE                                         r  U5/cnt_bps_reg[4]/C
                         clock pessimism              0.237    -0.572    
    SLICE_X31Y26         FDCE (Hold_fdce_C_D)         0.105    -0.467    U5/cnt_bps_reg[4]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.319    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 5.011 }
Period(ns):         10.022
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.022      7.867      BUFGCTRL_X0Y3    clk_10/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.022      8.773      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         10.022      9.022      SLICE_X31Y25     U5/cnt_bps_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.022      9.022      SLICE_X31Y27     U5/cnt_bps_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.022      9.022      SLICE_X31Y27     U5/cnt_bps_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.022      9.022      SLICE_X31Y28     U5/cnt_bps_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.022      9.022      SLICE_X31Y25     U5/cnt_bps_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.022      9.022      SLICE_X31Y25     U5/cnt_bps_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.022      9.022      SLICE_X31Y25     U5/cnt_bps_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.022      9.022      SLICE_X31Y26     U5/cnt_bps_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.022      203.338    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.011       4.511      SLICE_X31Y25     U5/cnt_bps_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.011       4.511      SLICE_X31Y25     U5/cnt_bps_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.011       4.511      SLICE_X31Y25     U5/cnt_bps_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.011       4.511      SLICE_X31Y25     U5/cnt_bps_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.011       4.511      SLICE_X31Y25     U5/cnt_bps_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.011       4.511      SLICE_X31Y25     U5/cnt_bps_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.011       4.511      SLICE_X31Y25     U5/cnt_bps_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.011       4.511      SLICE_X31Y25     U5/cnt_bps_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.011       4.511      SLICE_X31Y26     U5/cnt_bps_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.011       4.511      SLICE_X31Y26     U5/cnt_bps_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.011       4.511      SLICE_X31Y27     U5/cnt_bps_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.011       4.511      SLICE_X31Y27     U5/cnt_bps_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.011       4.511      SLICE_X31Y28     U5/cnt_bps_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.011       4.511      SLICE_X31Y27     U5/cnt_bps_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.011       4.511      SLICE_X31Y27     U5/cnt_bps_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.011       4.511      SLICE_X29Y26     U5/num_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.011       4.511      SLICE_X29Y26     U5/num_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.011       4.511      SLICE_X28Y27     U5/rx_data_r_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.011       4.511      SLICE_X28Y27     U5/rx_data_r_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.011       4.511      SLICE_X28Y27     U5/rx_data_r_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       30.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 35.000 }
Period(ns):         70.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         70.000      67.845     BUFGCTRL_X0Y4    clk_10/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       70.000      30.000     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       70.000      143.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.367ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_x_reg[15][1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 1.275ns (21.076%)  route 4.774ns (78.924%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 5.333 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.605    -0.814    U3/clk_out1
    SLICE_X18Y21         FDCE                                         r  U3/cube_x_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDCE (Prop_fdce_C_Q)         0.478    -0.336 r  U3/cube_x_reg[0][5]/Q
                         net (fo=26, routed)          1.141     0.806    U3/head_x[5]
    SLICE_X14Y18         LUT6 (Prop_lut6_I3_O)        0.301     1.107 f  U3/cube_x[1][5]_i_50/O
                         net (fo=1, routed)           0.641     1.747    U3/cube_x[1][5]_i_50_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I3_O)        0.124     1.871 f  U3/cube_x[1][5]_i_19/O
                         net (fo=1, routed)           0.489     2.360    U3/hit_wall546_out
    SLICE_X12Y21         LUT6 (Prop_lut6_I5_O)        0.124     2.484 f  U3/cube_x[1][5]_i_9/O
                         net (fo=5, routed)           1.120     3.605    U3/cube_x[1][5]_i_9_n_0
    SLICE_X16Y21         LUT6 (Prop_lut6_I0_O)        0.124     3.729 f  U3/cube_x[1][5]_i_4/O
                         net (fo=2, routed)           0.322     4.051    U1/hit_wall1
    SLICE_X18Y21         LUT6 (Prop_lut6_I2_O)        0.124     4.175 r  U1/cube_x[1][5]_i_1/O
                         net (fo=180, routed)         1.060     5.236    U3/cube_x_reg[15][0]_0[0]
    SLICE_X8Y17          FDCE                                         r  U3/cube_x_reg[15][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.508     5.333    U3/clk_out1
    SLICE_X8Y17          FDCE                                         r  U3/cube_x_reg[15][1]/C
                         clock pessimism              0.498     5.831    
                         clock uncertainty           -0.176     5.655    
    SLICE_X8Y17          FDCE (Setup_fdce_C_CE)      -0.205     5.450    U3/cube_x_reg[15][1]
  -------------------------------------------------------------------
                         required time                          5.450    
                         arrival time                          -5.236    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_x_reg[2][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 1.275ns (21.076%)  route 4.774ns (78.924%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 5.333 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.605    -0.814    U3/clk_out1
    SLICE_X18Y21         FDCE                                         r  U3/cube_x_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDCE (Prop_fdce_C_Q)         0.478    -0.336 r  U3/cube_x_reg[0][5]/Q
                         net (fo=26, routed)          1.141     0.806    U3/head_x[5]
    SLICE_X14Y18         LUT6 (Prop_lut6_I3_O)        0.301     1.107 f  U3/cube_x[1][5]_i_50/O
                         net (fo=1, routed)           0.641     1.747    U3/cube_x[1][5]_i_50_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I3_O)        0.124     1.871 f  U3/cube_x[1][5]_i_19/O
                         net (fo=1, routed)           0.489     2.360    U3/hit_wall546_out
    SLICE_X12Y21         LUT6 (Prop_lut6_I5_O)        0.124     2.484 f  U3/cube_x[1][5]_i_9/O
                         net (fo=5, routed)           1.120     3.605    U3/cube_x[1][5]_i_9_n_0
    SLICE_X16Y21         LUT6 (Prop_lut6_I0_O)        0.124     3.729 f  U3/cube_x[1][5]_i_4/O
                         net (fo=2, routed)           0.322     4.051    U1/hit_wall1
    SLICE_X18Y21         LUT6 (Prop_lut6_I2_O)        0.124     4.175 r  U1/cube_x[1][5]_i_1/O
                         net (fo=180, routed)         1.060     5.236    U3/cube_x_reg[15][0]_0[0]
    SLICE_X9Y17          FDCE                                         r  U3/cube_x_reg[2][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.508     5.333    U3/clk_out1
    SLICE_X9Y17          FDCE                                         r  U3/cube_x_reg[2][0]/C
                         clock pessimism              0.498     5.831    
                         clock uncertainty           -0.176     5.655    
    SLICE_X9Y17          FDCE (Setup_fdce_C_CE)      -0.205     5.450    U3/cube_x_reg[2][0]
  -------------------------------------------------------------------
                         required time                          5.450    
                         arrival time                          -5.236    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_x_reg[3][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 1.275ns (21.076%)  route 4.774ns (78.924%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 5.333 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.605    -0.814    U3/clk_out1
    SLICE_X18Y21         FDCE                                         r  U3/cube_x_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDCE (Prop_fdce_C_Q)         0.478    -0.336 r  U3/cube_x_reg[0][5]/Q
                         net (fo=26, routed)          1.141     0.806    U3/head_x[5]
    SLICE_X14Y18         LUT6 (Prop_lut6_I3_O)        0.301     1.107 f  U3/cube_x[1][5]_i_50/O
                         net (fo=1, routed)           0.641     1.747    U3/cube_x[1][5]_i_50_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I3_O)        0.124     1.871 f  U3/cube_x[1][5]_i_19/O
                         net (fo=1, routed)           0.489     2.360    U3/hit_wall546_out
    SLICE_X12Y21         LUT6 (Prop_lut6_I5_O)        0.124     2.484 f  U3/cube_x[1][5]_i_9/O
                         net (fo=5, routed)           1.120     3.605    U3/cube_x[1][5]_i_9_n_0
    SLICE_X16Y21         LUT6 (Prop_lut6_I0_O)        0.124     3.729 f  U3/cube_x[1][5]_i_4/O
                         net (fo=2, routed)           0.322     4.051    U1/hit_wall1
    SLICE_X18Y21         LUT6 (Prop_lut6_I2_O)        0.124     4.175 r  U1/cube_x[1][5]_i_1/O
                         net (fo=180, routed)         1.060     5.236    U3/cube_x_reg[15][0]_0[0]
    SLICE_X9Y17          FDCE                                         r  U3/cube_x_reg[3][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.508     5.333    U3/clk_out1
    SLICE_X9Y17          FDCE                                         r  U3/cube_x_reg[3][0]/C
                         clock pessimism              0.498     5.831    
                         clock uncertainty           -0.176     5.655    
    SLICE_X9Y17          FDCE (Setup_fdce_C_CE)      -0.205     5.450    U3/cube_x_reg[3][0]
  -------------------------------------------------------------------
                         required time                          5.450    
                         arrival time                          -5.236    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_y_reg[15][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 1.275ns (21.076%)  route 4.774ns (78.924%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 5.333 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.605    -0.814    U3/clk_out1
    SLICE_X18Y21         FDCE                                         r  U3/cube_x_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDCE (Prop_fdce_C_Q)         0.478    -0.336 r  U3/cube_x_reg[0][5]/Q
                         net (fo=26, routed)          1.141     0.806    U3/head_x[5]
    SLICE_X14Y18         LUT6 (Prop_lut6_I3_O)        0.301     1.107 f  U3/cube_x[1][5]_i_50/O
                         net (fo=1, routed)           0.641     1.747    U3/cube_x[1][5]_i_50_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I3_O)        0.124     1.871 f  U3/cube_x[1][5]_i_19/O
                         net (fo=1, routed)           0.489     2.360    U3/hit_wall546_out
    SLICE_X12Y21         LUT6 (Prop_lut6_I5_O)        0.124     2.484 f  U3/cube_x[1][5]_i_9/O
                         net (fo=5, routed)           1.120     3.605    U3/cube_x[1][5]_i_9_n_0
    SLICE_X16Y21         LUT6 (Prop_lut6_I0_O)        0.124     3.729 f  U3/cube_x[1][5]_i_4/O
                         net (fo=2, routed)           0.322     4.051    U1/hit_wall1
    SLICE_X18Y21         LUT6 (Prop_lut6_I2_O)        0.124     4.175 r  U1/cube_x[1][5]_i_1/O
                         net (fo=180, routed)         1.060     5.236    U3/cube_x_reg[15][0]_0[0]
    SLICE_X9Y17          FDCE                                         r  U3/cube_y_reg[15][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.508     5.333    U3/clk_out1
    SLICE_X9Y17          FDCE                                         r  U3/cube_y_reg[15][5]/C
                         clock pessimism              0.498     5.831    
                         clock uncertainty           -0.176     5.655    
    SLICE_X9Y17          FDCE (Setup_fdce_C_CE)      -0.205     5.450    U3/cube_y_reg[15][5]
  -------------------------------------------------------------------
                         required time                          5.450    
                         arrival time                          -5.236    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_y_reg[3][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 1.275ns (21.076%)  route 4.774ns (78.924%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 5.333 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.605    -0.814    U3/clk_out1
    SLICE_X18Y21         FDCE                                         r  U3/cube_x_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDCE (Prop_fdce_C_Q)         0.478    -0.336 r  U3/cube_x_reg[0][5]/Q
                         net (fo=26, routed)          1.141     0.806    U3/head_x[5]
    SLICE_X14Y18         LUT6 (Prop_lut6_I3_O)        0.301     1.107 f  U3/cube_x[1][5]_i_50/O
                         net (fo=1, routed)           0.641     1.747    U3/cube_x[1][5]_i_50_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I3_O)        0.124     1.871 f  U3/cube_x[1][5]_i_19/O
                         net (fo=1, routed)           0.489     2.360    U3/hit_wall546_out
    SLICE_X12Y21         LUT6 (Prop_lut6_I5_O)        0.124     2.484 f  U3/cube_x[1][5]_i_9/O
                         net (fo=5, routed)           1.120     3.605    U3/cube_x[1][5]_i_9_n_0
    SLICE_X16Y21         LUT6 (Prop_lut6_I0_O)        0.124     3.729 f  U3/cube_x[1][5]_i_4/O
                         net (fo=2, routed)           0.322     4.051    U1/hit_wall1
    SLICE_X18Y21         LUT6 (Prop_lut6_I2_O)        0.124     4.175 r  U1/cube_x[1][5]_i_1/O
                         net (fo=180, routed)         1.060     5.236    U3/cube_x_reg[15][0]_0[0]
    SLICE_X8Y17          FDCE                                         r  U3/cube_y_reg[3][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.508     5.333    U3/clk_out1
    SLICE_X8Y17          FDCE                                         r  U3/cube_y_reg[3][4]/C
                         clock pessimism              0.498     5.831    
                         clock uncertainty           -0.176     5.655    
    SLICE_X8Y17          FDCE (Setup_fdce_C_CE)      -0.205     5.450    U3/cube_y_reg[3][4]
  -------------------------------------------------------------------
                         required time                          5.450    
                         arrival time                          -5.236    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_y_reg[4][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 1.275ns (21.076%)  route 4.774ns (78.924%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 5.333 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.605    -0.814    U3/clk_out1
    SLICE_X18Y21         FDCE                                         r  U3/cube_x_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDCE (Prop_fdce_C_Q)         0.478    -0.336 r  U3/cube_x_reg[0][5]/Q
                         net (fo=26, routed)          1.141     0.806    U3/head_x[5]
    SLICE_X14Y18         LUT6 (Prop_lut6_I3_O)        0.301     1.107 f  U3/cube_x[1][5]_i_50/O
                         net (fo=1, routed)           0.641     1.747    U3/cube_x[1][5]_i_50_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I3_O)        0.124     1.871 f  U3/cube_x[1][5]_i_19/O
                         net (fo=1, routed)           0.489     2.360    U3/hit_wall546_out
    SLICE_X12Y21         LUT6 (Prop_lut6_I5_O)        0.124     2.484 f  U3/cube_x[1][5]_i_9/O
                         net (fo=5, routed)           1.120     3.605    U3/cube_x[1][5]_i_9_n_0
    SLICE_X16Y21         LUT6 (Prop_lut6_I0_O)        0.124     3.729 f  U3/cube_x[1][5]_i_4/O
                         net (fo=2, routed)           0.322     4.051    U1/hit_wall1
    SLICE_X18Y21         LUT6 (Prop_lut6_I2_O)        0.124     4.175 r  U1/cube_x[1][5]_i_1/O
                         net (fo=180, routed)         1.060     5.236    U3/cube_x_reg[15][0]_0[0]
    SLICE_X9Y17          FDCE                                         r  U3/cube_y_reg[4][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.508     5.333    U3/clk_out1
    SLICE_X9Y17          FDCE                                         r  U3/cube_y_reg[4][4]/C
                         clock pessimism              0.498     5.831    
                         clock uncertainty           -0.176     5.655    
    SLICE_X9Y17          FDCE (Setup_fdce_C_CE)      -0.205     5.450    U3/cube_y_reg[4][4]
  -------------------------------------------------------------------
                         required time                          5.450    
                         arrival time                          -5.236    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_x_reg[4][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.022ns  (logic 1.275ns (21.171%)  route 4.747ns (78.829%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 5.331 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.605    -0.814    U3/clk_out1
    SLICE_X18Y21         FDCE                                         r  U3/cube_x_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDCE (Prop_fdce_C_Q)         0.478    -0.336 r  U3/cube_x_reg[0][5]/Q
                         net (fo=26, routed)          1.141     0.806    U3/head_x[5]
    SLICE_X14Y18         LUT6 (Prop_lut6_I3_O)        0.301     1.107 f  U3/cube_x[1][5]_i_50/O
                         net (fo=1, routed)           0.641     1.747    U3/cube_x[1][5]_i_50_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I3_O)        0.124     1.871 f  U3/cube_x[1][5]_i_19/O
                         net (fo=1, routed)           0.489     2.360    U3/hit_wall546_out
    SLICE_X12Y21         LUT6 (Prop_lut6_I5_O)        0.124     2.484 f  U3/cube_x[1][5]_i_9/O
                         net (fo=5, routed)           1.120     3.605    U3/cube_x[1][5]_i_9_n_0
    SLICE_X16Y21         LUT6 (Prop_lut6_I0_O)        0.124     3.729 f  U3/cube_x[1][5]_i_4/O
                         net (fo=2, routed)           0.322     4.051    U1/hit_wall1
    SLICE_X18Y21         LUT6 (Prop_lut6_I2_O)        0.124     4.175 r  U1/cube_x[1][5]_i_1/O
                         net (fo=180, routed)         1.033     5.209    U3/cube_x_reg[15][0]_0[0]
    SLICE_X9Y18          FDCE                                         r  U3/cube_x_reg[4][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.506     5.331    U3/clk_out1
    SLICE_X9Y18          FDCE                                         r  U3/cube_x_reg[4][0]/C
                         clock pessimism              0.498     5.829    
                         clock uncertainty           -0.176     5.653    
    SLICE_X9Y18          FDCE (Setup_fdce_C_CE)      -0.205     5.448    U3/cube_x_reg[4][0]
  -------------------------------------------------------------------
                         required time                          5.448    
                         arrival time                          -5.209    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_x_reg[4][1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.022ns  (logic 1.275ns (21.171%)  route 4.747ns (78.829%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 5.331 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.605    -0.814    U3/clk_out1
    SLICE_X18Y21         FDCE                                         r  U3/cube_x_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDCE (Prop_fdce_C_Q)         0.478    -0.336 r  U3/cube_x_reg[0][5]/Q
                         net (fo=26, routed)          1.141     0.806    U3/head_x[5]
    SLICE_X14Y18         LUT6 (Prop_lut6_I3_O)        0.301     1.107 f  U3/cube_x[1][5]_i_50/O
                         net (fo=1, routed)           0.641     1.747    U3/cube_x[1][5]_i_50_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I3_O)        0.124     1.871 f  U3/cube_x[1][5]_i_19/O
                         net (fo=1, routed)           0.489     2.360    U3/hit_wall546_out
    SLICE_X12Y21         LUT6 (Prop_lut6_I5_O)        0.124     2.484 f  U3/cube_x[1][5]_i_9/O
                         net (fo=5, routed)           1.120     3.605    U3/cube_x[1][5]_i_9_n_0
    SLICE_X16Y21         LUT6 (Prop_lut6_I0_O)        0.124     3.729 f  U3/cube_x[1][5]_i_4/O
                         net (fo=2, routed)           0.322     4.051    U1/hit_wall1
    SLICE_X18Y21         LUT6 (Prop_lut6_I2_O)        0.124     4.175 r  U1/cube_x[1][5]_i_1/O
                         net (fo=180, routed)         1.033     5.209    U3/cube_x_reg[15][0]_0[0]
    SLICE_X9Y18          FDCE                                         r  U3/cube_x_reg[4][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.506     5.331    U3/clk_out1
    SLICE_X9Y18          FDCE                                         r  U3/cube_x_reg[4][1]/C
                         clock pessimism              0.498     5.829    
                         clock uncertainty           -0.176     5.653    
    SLICE_X9Y18          FDCE (Setup_fdce_C_CE)      -0.205     5.448    U3/cube_x_reg[4][1]
  -------------------------------------------------------------------
                         required time                          5.448    
                         arrival time                          -5.209    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_y_reg[14][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.022ns  (logic 1.275ns (21.171%)  route 4.747ns (78.829%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 5.331 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.605    -0.814    U3/clk_out1
    SLICE_X18Y21         FDCE                                         r  U3/cube_x_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDCE (Prop_fdce_C_Q)         0.478    -0.336 r  U3/cube_x_reg[0][5]/Q
                         net (fo=26, routed)          1.141     0.806    U3/head_x[5]
    SLICE_X14Y18         LUT6 (Prop_lut6_I3_O)        0.301     1.107 f  U3/cube_x[1][5]_i_50/O
                         net (fo=1, routed)           0.641     1.747    U3/cube_x[1][5]_i_50_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I3_O)        0.124     1.871 f  U3/cube_x[1][5]_i_19/O
                         net (fo=1, routed)           0.489     2.360    U3/hit_wall546_out
    SLICE_X12Y21         LUT6 (Prop_lut6_I5_O)        0.124     2.484 f  U3/cube_x[1][5]_i_9/O
                         net (fo=5, routed)           1.120     3.605    U3/cube_x[1][5]_i_9_n_0
    SLICE_X16Y21         LUT6 (Prop_lut6_I0_O)        0.124     3.729 f  U3/cube_x[1][5]_i_4/O
                         net (fo=2, routed)           0.322     4.051    U1/hit_wall1
    SLICE_X18Y21         LUT6 (Prop_lut6_I2_O)        0.124     4.175 r  U1/cube_x[1][5]_i_1/O
                         net (fo=180, routed)         1.033     5.209    U3/cube_x_reg[15][0]_0[0]
    SLICE_X9Y18          FDCE                                         r  U3/cube_y_reg[14][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.506     5.331    U3/clk_out1
    SLICE_X9Y18          FDCE                                         r  U3/cube_y_reg[14][4]/C
                         clock pessimism              0.498     5.829    
                         clock uncertainty           -0.176     5.653    
    SLICE_X9Y18          FDCE (Setup_fdce_C_CE)      -0.205     5.448    U3/cube_y_reg[14][4]
  -------------------------------------------------------------------
                         required time                          5.448    
                         arrival time                          -5.209    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_y_reg[14][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.022ns  (logic 1.275ns (21.171%)  route 4.747ns (78.829%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 5.331 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.605    -0.814    U3/clk_out1
    SLICE_X18Y21         FDCE                                         r  U3/cube_x_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDCE (Prop_fdce_C_Q)         0.478    -0.336 r  U3/cube_x_reg[0][5]/Q
                         net (fo=26, routed)          1.141     0.806    U3/head_x[5]
    SLICE_X14Y18         LUT6 (Prop_lut6_I3_O)        0.301     1.107 f  U3/cube_x[1][5]_i_50/O
                         net (fo=1, routed)           0.641     1.747    U3/cube_x[1][5]_i_50_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I3_O)        0.124     1.871 f  U3/cube_x[1][5]_i_19/O
                         net (fo=1, routed)           0.489     2.360    U3/hit_wall546_out
    SLICE_X12Y21         LUT6 (Prop_lut6_I5_O)        0.124     2.484 f  U3/cube_x[1][5]_i_9/O
                         net (fo=5, routed)           1.120     3.605    U3/cube_x[1][5]_i_9_n_0
    SLICE_X16Y21         LUT6 (Prop_lut6_I0_O)        0.124     3.729 f  U3/cube_x[1][5]_i_4/O
                         net (fo=2, routed)           0.322     4.051    U1/hit_wall1
    SLICE_X18Y21         LUT6 (Prop_lut6_I2_O)        0.124     4.175 r  U1/cube_x[1][5]_i_1/O
                         net (fo=180, routed)         1.033     5.209    U3/cube_x_reg[15][0]_0[0]
    SLICE_X9Y18          FDCE                                         r  U3/cube_y_reg[14][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.506     5.331    U3/clk_out1
    SLICE_X9Y18          FDCE                                         r  U3/cube_y_reg[14][5]/C
                         clock pessimism              0.498     5.829    
                         clock uncertainty           -0.176     5.653    
    SLICE_X9Y18          FDCE (Setup_fdce_C_CE)      -0.205     5.448    U3/cube_y_reg[14][5]
  -------------------------------------------------------------------
                         required time                          5.448    
                         arrival time                          -5.209    
  -------------------------------------------------------------------
                         slack                                  0.239    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.127%)  route 0.134ns (41.873%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.586    -0.540    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y31         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[5]/Q
                         net (fo=1, routed)           0.134    -0.265    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[5]
    SLICE_X38Y32         LUT5 (Prop_lut5_I3_O)        0.045    -0.220 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.220    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[5]_i_1__1_n_0
    SLICE_X38Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.856    -0.773    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                         clock pessimism              0.248    -0.525    
    SLICE_X38Y32         FDRE (Hold_fdre_C_D)         0.120    -0.405    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.657%)  route 0.154ns (45.343%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.585    -0.541    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X37Y30         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[7]/Q
                         net (fo=1, routed)           0.154    -0.246    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[7]
    SLICE_X38Y32         LUT5 (Prop_lut5_I3_O)        0.045    -0.201 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[7]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.201    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[7]_i_1__1_n_0
    SLICE_X38Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.856    -0.773    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                         clock pessimism              0.248    -0.525    
    SLICE_X38Y32         FDRE (Hold_fdre_C_D)         0.121    -0.404    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.209ns (63.167%)  route 0.122ns (36.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.583    -0.543    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X34Y22         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/Q
                         net (fo=2, routed)           0.122    -0.258    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg_n_0_[3]
    SLICE_X37Y22         LUT6 (Prop_lut6_I1_O)        0.045    -0.213 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2[1]_i_1_n_0
    SLICE_X37Y22         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.851    -0.778    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X37Y22         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism              0.269    -0.509    
    SLICE_X37Y22         FDRE (Hold_fdre_C_D)         0.091    -0.418    rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.722%)  route 0.119ns (48.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.570    -0.556    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X0Y46          FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.128    -0.428 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.309    rgb2dvi/U0/ClockGenInternal.ClockGenX/oOut
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.250    -0.539    
    SLICE_X0Y47          FDPE (Hold_fdpe_C_D)         0.021    -0.518    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 U3/cube_x_reg[6][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_x_reg[7][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.612%)  route 0.148ns (44.388%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.559    -0.567    U3/clk_out1
    SLICE_X11Y18         FDCE                                         r  U3/cube_x_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  U3/cube_x_reg[6][5]/Q
                         net (fo=3, routed)           0.148    -0.278    U3/cube_x_reg[6]_10[5]
    SLICE_X13Y18         LUT2 (Prop_lut2_I0_O)        0.045    -0.233 r  U3/cube_x[7][5]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    U3/cube_x[7][5]_i_1_n_0
    SLICE_X13Y18         FDCE                                         r  U3/cube_x_reg[7][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.826    -0.803    U3/clk_out1
    SLICE_X13Y18         FDCE                                         r  U3/cube_x_reg[7][5]/C
                         clock pessimism              0.269    -0.534    
    SLICE_X13Y18         FDCE (Hold_fdce_C_D)         0.091    -0.443    U3/cube_x_reg[7][5]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 U3/cube_y_reg[13][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_y_reg[14][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.810%)  route 0.166ns (47.190%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.557    -0.569    U3/clk_out1
    SLICE_X12Y19         FDCE                                         r  U3/cube_y_reg[13][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  U3/cube_y_reg[13][1]/Q
                         net (fo=3, routed)           0.166    -0.262    U3/cube_y_reg[13]_25[1]
    SLICE_X11Y19         LUT2 (Prop_lut2_I0_O)        0.045    -0.217 r  U3/cube_y[14][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    U3/cube_y[14][1]_i_1_n_0
    SLICE_X11Y19         FDCE                                         r  U3/cube_y_reg[14][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.826    -0.803    U3/clk_out1
    SLICE_X11Y19         FDCE                                         r  U3/cube_y_reg[14][1]/C
                         clock pessimism              0.269    -0.534    
    SLICE_X11Y19         FDCE (Hold_fdce_C_D)         0.092    -0.442    U3/cube_y_reg[14][1]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.428%)  route 0.176ns (55.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.581    -0.545    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X37Y26         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg/Q
                         net (fo=1, routed)           0.176    -0.228    rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1
    SLICE_X37Y30         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.854    -0.775    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X37Y30         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_2_reg/C
                         clock pessimism              0.248    -0.527    
    SLICE_X37Y30         FDRE (Hold_fdre_C_D)         0.070    -0.457    rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_2_reg
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 U3/cube_y_reg[10][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_y_reg[11][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.461%)  route 0.149ns (44.539%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.555    -0.571    U3/clk_out1
    SLICE_X13Y22         FDCE                                         r  U3/cube_y_reg[10][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  U3/cube_y_reg[10][1]/Q
                         net (fo=3, routed)           0.149    -0.281    U3/cube_y_reg[10]_19[1]
    SLICE_X13Y21         LUT2 (Prop_lut2_I0_O)        0.045    -0.236 r  U3/cube_y[11][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    U3/cube_y[11][1]_i_1_n_0
    SLICE_X13Y21         FDCE                                         r  U3/cube_y_reg[11][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.823    -0.806    U3/clk_out1
    SLICE_X13Y21         FDCE                                         r  U3/cube_y_reg[11][1]/C
                         clock pessimism              0.249    -0.557    
    SLICE_X13Y21         FDCE (Hold_fdce_C_D)         0.092    -0.465    U3/cube_y_reg[11][1]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 U3/cube_x_reg[9][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_x_reg[10][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.246ns (69.919%)  route 0.106ns (30.081%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.553    -0.573    U3/clk_out1
    SLICE_X18Y20         FDCE                                         r  U3/cube_x_reg[9][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y20         FDCE (Prop_fdce_C_Q)         0.148    -0.425 r  U3/cube_x_reg[9][0]/Q
                         net (fo=3, routed)           0.106    -0.320    U3/cube_x_reg[9]_16[0]
    SLICE_X18Y20         LUT2 (Prop_lut2_I0_O)        0.098    -0.222 r  U3/cube_x[10][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    U3/cube_x[10][0]_i_1_n_0
    SLICE_X18Y20         FDCE                                         r  U3/cube_x_reg[10][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.820    -0.809    U3/clk_out1
    SLICE_X18Y20         FDCE                                         r  U3/cube_x_reg[10][0]/C
                         clock pessimism              0.236    -0.573    
    SLICE_X18Y20         FDCE (Hold_fdce_C_D)         0.120    -0.453    U3/cube_x_reg[10][0]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 U2/random_num_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U2/apple_x_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.227ns (61.186%)  route 0.144ns (38.814%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.556    -0.570    U2/CLK
    SLICE_X23Y19         FDRE                                         r  U2/random_num_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y19         FDRE (Prop_fdre_C_Q)         0.128    -0.442 f  U2/random_num_reg[7]/Q
                         net (fo=9, routed)           0.144    -0.298    U2/p_0_in[2]
    SLICE_X22Y18         LUT6 (Prop_lut6_I2_O)        0.099    -0.199 r  U2/apple_x[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    U2/apple_x[0]_i_1_n_0
    SLICE_X22Y18         FDCE                                         r  U2/apple_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.825    -0.804    U2/CLK
    SLICE_X22Y18         FDCE                                         r  U2/apple_x_reg[0]/C
                         clock pessimism              0.249    -0.555    
    SLICE_X22Y18         FDCE (Hold_fdce_C_D)         0.121    -0.434    U2/apple_x_reg[0]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.235    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.734       4.158      RAMB18_X0Y9      U6/B_ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB18_X0Y9      U6/B_ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.734       4.158      RAMB18_X0Y6      U6/G_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB18_X0Y6      U6/G_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.734       4.158      RAMB18_X0Y4      U6/G_ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB18_X0Y4      U6/G_ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.734       4.158      RAMB18_X0Y3      U6/R_ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB18_X0Y3      U6/R_ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.734       4.158      RAMB18_X0Y8      U6/B_ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB18_X0Y8      U6/B_ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        6.734       45.899     PLLE2_ADV_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X34Y19     Driver_HDMI0/inst/Set_X_reg[9]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X1Y47      rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X1Y47      rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X0Y46      rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X0Y46      rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X0Y47      rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X0Y47      rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         3.367       2.867      SLICE_X0Y47      rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X34Y17     Driver_HDMI0/inst/Set_X_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X34Y17     Driver_HDMI0/inst/Set_X_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X34Y17     Driver_HDMI0/inst/Set_X_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X34Y18     Driver_HDMI0/inst/Set_X_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X34Y18     Driver_HDMI0/inst/Set_X_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X34Y18     Driver_HDMI0/inst/Set_X_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X34Y18     Driver_HDMI0/inst/Set_X_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X24Y29     U1/clk_cnt_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN_1
  To Clock:  CLKFBIN_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.485ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         6.734       5.485      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         6.734       5.485      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        6.734       45.899     PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       6.734       153.266    PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO_1
  To Clock:  PixelClkIO_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.579ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         6.734       4.579      BUFGCTRL_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y26    rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y25    rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y30    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y29    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y32    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y31    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y28    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y27    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         6.734       5.485      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       6.734       153.266    PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO_1
  To Clock:  SerialClkIO_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            9  Failing Endpoints,  Worst Slack       -0.808ns,  Total Violation       -3.370ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO_1
Waveform(ns):       { 0.000 0.673 }
Period(ns):         1.347
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         1.347       -0.808     BUFGCTRL_X0Y1   rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y26    rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y25    rgb2dvi/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y30    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y29    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y32    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y31    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y28    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y27    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         1.347       0.098      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       1.347       158.653    PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.869ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.869ns  (required time - arrival time)
  Source:                 U5/cnt_bps_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/num_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0_1 rise@10.022ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.624ns  (logic 0.856ns (18.512%)  route 3.768ns (81.488%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 8.601 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    -0.812    U5/CLK
    SLICE_X31Y27         FDCE                                         r  U5/cnt_bps_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.356 f  U5/cnt_bps_reg[11]/Q
                         net (fo=3, routed)           1.312     0.956    U5/cnt_bps_reg[11]
    SLICE_X27Y26         LUT6 (Prop_lut6_I0_O)        0.124     1.080 r  U5/rx_data_temp_r[1]_i_4/O
                         net (fo=1, routed)           0.437     1.517    U5/rx_data_temp_r[1]_i_4_n_0
    SLICE_X27Y27         LUT3 (Prop_lut3_I1_O)        0.124     1.641 r  U5/rx_data_temp_r[1]_i_2/O
                         net (fo=8, routed)           1.149     2.790    U5/bps_sig
    SLICE_X29Y29         LUT3 (Prop_lut3_I0_O)        0.152     2.942 r  U5/num[1]_i_1/O
                         net (fo=1, routed)           0.870     3.812    U5/p_0_in__0[1]
    SLICE_X29Y26         FDCE                                         r  U5/num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.488     8.601    U5/CLK
    SLICE_X29Y26         FDCE                                         r  U5/num_reg[1]/C
                         clock pessimism              0.570     9.172    
                         clock uncertainty           -0.186     8.986    
    SLICE_X29Y26         FDCE (Setup_fdce_C_D)       -0.305     8.681    U5/num_reg[1]
  -------------------------------------------------------------------
                         required time                          8.681    
                         arrival time                          -3.812    
  -------------------------------------------------------------------
                         slack                                  4.869    

Slack (MET) :             5.030ns  (required time - arrival time)
  Source:                 U5/cnt_bps_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/rx_data_temp_r_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0_1 rise@10.022ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.596ns  (logic 0.828ns (18.014%)  route 3.768ns (81.986%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 8.599 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    -0.812    U5/CLK
    SLICE_X31Y27         FDCE                                         r  U5/cnt_bps_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.356 f  U5/cnt_bps_reg[11]/Q
                         net (fo=3, routed)           1.312     0.956    U5/cnt_bps_reg[11]
    SLICE_X27Y26         LUT6 (Prop_lut6_I0_O)        0.124     1.080 r  U5/rx_data_temp_r[1]_i_4/O
                         net (fo=1, routed)           0.437     1.517    U5/rx_data_temp_r[1]_i_4_n_0
    SLICE_X27Y27         LUT3 (Prop_lut3_I1_O)        0.124     1.641 r  U5/rx_data_temp_r[1]_i_2/O
                         net (fo=8, routed)           1.294     2.936    U5/bps_sig
    SLICE_X28Y30         LUT6 (Prop_lut6_I5_O)        0.124     3.060 r  U5/rx_data_temp_r[1]_i_1/O
                         net (fo=1, routed)           0.725     3.785    U5/rx_data_temp_r[1]_i_1_n_0
    SLICE_X28Y24         FDCE                                         r  U5/rx_data_temp_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.486     8.599    U5/CLK
    SLICE_X28Y24         FDCE                                         r  U5/rx_data_temp_r_reg[1]/C
                         clock pessimism              0.570     9.170    
                         clock uncertainty           -0.186     8.984    
    SLICE_X28Y24         FDCE (Setup_fdce_C_CE)      -0.169     8.815    U5/rx_data_temp_r_reg[1]
  -------------------------------------------------------------------
                         required time                          8.815    
                         arrival time                          -3.785    
  -------------------------------------------------------------------
                         slack                                  5.030    

Slack (MET) :             5.619ns  (required time - arrival time)
  Source:                 U5/cnt_bps_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/num_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0_1 rise@10.022ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.978ns  (logic 0.828ns (20.816%)  route 3.150ns (79.184%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.605 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    -0.812    U5/CLK
    SLICE_X31Y27         FDCE                                         r  U5/cnt_bps_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.356 f  U5/cnt_bps_reg[11]/Q
                         net (fo=3, routed)           1.312     0.956    U5/cnt_bps_reg[11]
    SLICE_X27Y26         LUT6 (Prop_lut6_I0_O)        0.124     1.080 r  U5/rx_data_temp_r[1]_i_4/O
                         net (fo=1, routed)           0.437     1.517    U5/rx_data_temp_r[1]_i_4_n_0
    SLICE_X27Y27         LUT3 (Prop_lut3_I1_O)        0.124     1.641 r  U5/rx_data_temp_r[1]_i_2/O
                         net (fo=8, routed)           0.623     2.264    U5/bps_sig
    SLICE_X28Y25         LUT6 (Prop_lut6_I0_O)        0.124     2.388 r  U5/num[3]_i_1/O
                         net (fo=4, routed)           0.778     3.166    U5/num[3]_i_1_n_0
    SLICE_X27Y29         FDCE                                         r  U5/num_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.492     8.605    U5/CLK
    SLICE_X27Y29         FDCE                                         r  U5/num_reg[2]/C
                         clock pessimism              0.570     9.176    
                         clock uncertainty           -0.186     8.990    
    SLICE_X27Y29         FDCE (Setup_fdce_C_CE)      -0.205     8.785    U5/num_reg[2]
  -------------------------------------------------------------------
                         required time                          8.785    
                         arrival time                          -3.166    
  -------------------------------------------------------------------
                         slack                                  5.619    

Slack (MET) :             5.619ns  (required time - arrival time)
  Source:                 U5/cnt_bps_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/num_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0_1 rise@10.022ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.978ns  (logic 0.828ns (20.816%)  route 3.150ns (79.184%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.605 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    -0.812    U5/CLK
    SLICE_X31Y27         FDCE                                         r  U5/cnt_bps_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.356 f  U5/cnt_bps_reg[11]/Q
                         net (fo=3, routed)           1.312     0.956    U5/cnt_bps_reg[11]
    SLICE_X27Y26         LUT6 (Prop_lut6_I0_O)        0.124     1.080 r  U5/rx_data_temp_r[1]_i_4/O
                         net (fo=1, routed)           0.437     1.517    U5/rx_data_temp_r[1]_i_4_n_0
    SLICE_X27Y27         LUT3 (Prop_lut3_I1_O)        0.124     1.641 r  U5/rx_data_temp_r[1]_i_2/O
                         net (fo=8, routed)           0.623     2.264    U5/bps_sig
    SLICE_X28Y25         LUT6 (Prop_lut6_I0_O)        0.124     2.388 r  U5/num[3]_i_1/O
                         net (fo=4, routed)           0.778     3.166    U5/num[3]_i_1_n_0
    SLICE_X27Y29         FDCE                                         r  U5/num_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.492     8.605    U5/CLK
    SLICE_X27Y29         FDCE                                         r  U5/num_reg[3]/C
                         clock pessimism              0.570     9.176    
                         clock uncertainty           -0.186     8.990    
    SLICE_X27Y29         FDCE (Setup_fdce_C_CE)      -0.205     8.785    U5/num_reg[3]
  -------------------------------------------------------------------
                         required time                          8.785    
                         arrival time                          -3.166    
  -------------------------------------------------------------------
                         slack                                  5.619    

Slack (MET) :             6.048ns  (required time - arrival time)
  Source:                 U5/cnt_bps_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/rx_data_temp_r_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0_1 rise@10.022ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.542ns  (logic 0.828ns (23.373%)  route 2.714ns (76.627%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 8.599 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    -0.812    U5/CLK
    SLICE_X31Y27         FDCE                                         r  U5/cnt_bps_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.356 f  U5/cnt_bps_reg[11]/Q
                         net (fo=3, routed)           1.312     0.956    U5/cnt_bps_reg[11]
    SLICE_X27Y26         LUT6 (Prop_lut6_I0_O)        0.124     1.080 r  U5/rx_data_temp_r[1]_i_4/O
                         net (fo=1, routed)           0.437     1.517    U5/rx_data_temp_r[1]_i_4_n_0
    SLICE_X27Y27         LUT3 (Prop_lut3_I1_O)        0.124     1.641 r  U5/rx_data_temp_r[1]_i_2/O
                         net (fo=8, routed)           0.437     2.078    U5/bps_sig
    SLICE_X27Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.202 r  U5/rx_data_temp_r[0]_i_1/O
                         net (fo=1, routed)           0.529     2.731    U5/rx_data_temp_r[0]_i_1_n_0
    SLICE_X29Y24         FDCE                                         r  U5/rx_data_temp_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.486     8.599    U5/CLK
    SLICE_X29Y24         FDCE                                         r  U5/rx_data_temp_r_reg[0]/C
                         clock pessimism              0.570     9.170    
                         clock uncertainty           -0.186     8.984    
    SLICE_X29Y24         FDCE (Setup_fdce_C_CE)      -0.205     8.779    U5/rx_data_temp_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.779    
                         arrival time                          -2.731    
  -------------------------------------------------------------------
                         slack                                  6.048    

Slack (MET) :             6.050ns  (required time - arrival time)
  Source:                 U5/cnt_bps_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/num_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0_1 rise@10.022ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.542ns  (logic 0.828ns (23.374%)  route 2.714ns (76.626%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 8.601 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    -0.812    U5/CLK
    SLICE_X31Y27         FDCE                                         r  U5/cnt_bps_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.356 f  U5/cnt_bps_reg[11]/Q
                         net (fo=3, routed)           1.312     0.956    U5/cnt_bps_reg[11]
    SLICE_X27Y26         LUT6 (Prop_lut6_I0_O)        0.124     1.080 r  U5/rx_data_temp_r[1]_i_4/O
                         net (fo=1, routed)           0.437     1.517    U5/rx_data_temp_r[1]_i_4_n_0
    SLICE_X27Y27         LUT3 (Prop_lut3_I1_O)        0.124     1.641 r  U5/rx_data_temp_r[1]_i_2/O
                         net (fo=8, routed)           0.623     2.264    U5/bps_sig
    SLICE_X28Y25         LUT6 (Prop_lut6_I0_O)        0.124     2.388 r  U5/num[3]_i_1/O
                         net (fo=4, routed)           0.343     2.731    U5/num[3]_i_1_n_0
    SLICE_X29Y26         FDCE                                         r  U5/num_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.488     8.601    U5/CLK
    SLICE_X29Y26         FDCE                                         r  U5/num_reg[0]/C
                         clock pessimism              0.570     9.172    
                         clock uncertainty           -0.186     8.986    
    SLICE_X29Y26         FDCE (Setup_fdce_C_CE)      -0.205     8.781    U5/num_reg[0]
  -------------------------------------------------------------------
                         required time                          8.781    
                         arrival time                          -2.731    
  -------------------------------------------------------------------
                         slack                                  6.050    

Slack (MET) :             6.050ns  (required time - arrival time)
  Source:                 U5/cnt_bps_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/num_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0_1 rise@10.022ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.542ns  (logic 0.828ns (23.374%)  route 2.714ns (76.626%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 8.601 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    -0.812    U5/CLK
    SLICE_X31Y27         FDCE                                         r  U5/cnt_bps_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.356 f  U5/cnt_bps_reg[11]/Q
                         net (fo=3, routed)           1.312     0.956    U5/cnt_bps_reg[11]
    SLICE_X27Y26         LUT6 (Prop_lut6_I0_O)        0.124     1.080 r  U5/rx_data_temp_r[1]_i_4/O
                         net (fo=1, routed)           0.437     1.517    U5/rx_data_temp_r[1]_i_4_n_0
    SLICE_X27Y27         LUT3 (Prop_lut3_I1_O)        0.124     1.641 r  U5/rx_data_temp_r[1]_i_2/O
                         net (fo=8, routed)           0.623     2.264    U5/bps_sig
    SLICE_X28Y25         LUT6 (Prop_lut6_I0_O)        0.124     2.388 r  U5/num[3]_i_1/O
                         net (fo=4, routed)           0.343     2.731    U5/num[3]_i_1_n_0
    SLICE_X29Y26         FDCE                                         r  U5/num_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.488     8.601    U5/CLK
    SLICE_X29Y26         FDCE                                         r  U5/num_reg[1]/C
                         clock pessimism              0.570     9.172    
                         clock uncertainty           -0.186     8.986    
    SLICE_X29Y26         FDCE (Setup_fdce_C_CE)      -0.205     8.781    U5/num_reg[1]
  -------------------------------------------------------------------
                         required time                          8.781    
                         arrival time                          -2.731    
  -------------------------------------------------------------------
                         slack                                  6.050    

Slack (MET) :             6.150ns  (required time - arrival time)
  Source:                 U5/cnt_bps_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/rx_data_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0_1 rise@10.022ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 0.952ns (25.540%)  route 2.775ns (74.460%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.602 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    -0.812    U5/CLK
    SLICE_X31Y27         FDCE                                         r  U5/cnt_bps_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.356 r  U5/cnt_bps_reg[11]/Q
                         net (fo=3, routed)           1.312     0.956    U5/cnt_bps_reg[11]
    SLICE_X27Y26         LUT6 (Prop_lut6_I0_O)        0.124     1.080 f  U5/rx_data_temp_r[1]_i_4/O
                         net (fo=1, routed)           0.437     1.517    U5/rx_data_temp_r[1]_i_4_n_0
    SLICE_X27Y27         LUT3 (Prop_lut3_I1_O)        0.124     1.641 f  U5/rx_data_temp_r[1]_i_2/O
                         net (fo=8, routed)           0.433     2.074    U5/bps_sig
    SLICE_X27Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.198 r  U5/rx_data_r[1]_i_2/O
                         net (fo=2, routed)           0.594     2.792    U5/rx_data_r
    SLICE_X28Y27         LUT3 (Prop_lut3_I1_O)        0.124     2.916 r  U5/rx_data_r[0]_i_1/O
                         net (fo=1, routed)           0.000     2.916    U5/rx_data_r[0]_i_1_n_0
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.489     8.602    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[0]/C
                         clock pessimism              0.570     9.173    
                         clock uncertainty           -0.186     8.987    
    SLICE_X28Y27         FDCE (Setup_fdce_C_D)        0.079     9.066    U5/rx_data_r_reg[0]
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                          -2.916    
  -------------------------------------------------------------------
                         slack                                  6.150    

Slack (MET) :             6.196ns  (required time - arrival time)
  Source:                 U5/cnt_bps_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/rx_data_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0_1 rise@10.022ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.720ns  (logic 0.945ns (25.400%)  route 2.775ns (74.600%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.602 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    -0.812    U5/CLK
    SLICE_X31Y27         FDCE                                         r  U5/cnt_bps_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.356 r  U5/cnt_bps_reg[11]/Q
                         net (fo=3, routed)           1.312     0.956    U5/cnt_bps_reg[11]
    SLICE_X27Y26         LUT6 (Prop_lut6_I0_O)        0.124     1.080 f  U5/rx_data_temp_r[1]_i_4/O
                         net (fo=1, routed)           0.437     1.517    U5/rx_data_temp_r[1]_i_4_n_0
    SLICE_X27Y27         LUT3 (Prop_lut3_I1_O)        0.124     1.641 f  U5/rx_data_temp_r[1]_i_2/O
                         net (fo=8, routed)           0.433     2.074    U5/bps_sig
    SLICE_X27Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.198 r  U5/rx_data_r[1]_i_2/O
                         net (fo=2, routed)           0.594     2.792    U5/rx_data_r
    SLICE_X28Y27         LUT3 (Prop_lut3_I1_O)        0.117     2.909 r  U5/rx_data_r[1]_i_1/O
                         net (fo=1, routed)           0.000     2.909    U5/rx_data_r[1]_i_1_n_0
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.489     8.602    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[1]/C
                         clock pessimism              0.570     9.173    
                         clock uncertainty           -0.186     8.987    
    SLICE_X28Y27         FDCE (Setup_fdce_C_D)        0.118     9.105    U5/rx_data_r_reg[1]
  -------------------------------------------------------------------
                         required time                          9.105    
                         arrival time                          -2.909    
  -------------------------------------------------------------------
                         slack                                  6.196    

Slack (MET) :             6.290ns  (required time - arrival time)
  Source:                 U5/cnt_bps_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/num_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0_1 rise@10.022ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.582ns  (logic 0.854ns (23.840%)  route 2.728ns (76.160%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 8.601 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    -0.812    U5/CLK
    SLICE_X31Y27         FDCE                                         r  U5/cnt_bps_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.356 f  U5/cnt_bps_reg[11]/Q
                         net (fo=3, routed)           1.312     0.956    U5/cnt_bps_reg[11]
    SLICE_X27Y26         LUT6 (Prop_lut6_I0_O)        0.124     1.080 r  U5/rx_data_temp_r[1]_i_4/O
                         net (fo=1, routed)           0.437     1.517    U5/rx_data_temp_r[1]_i_4_n_0
    SLICE_X27Y27         LUT3 (Prop_lut3_I1_O)        0.124     1.641 r  U5/rx_data_temp_r[1]_i_2/O
                         net (fo=8, routed)           0.979     2.620    U5/bps_sig
    SLICE_X29Y26         LUT2 (Prop_lut2_I0_O)        0.150     2.770 r  U5/num[0]_i_1/O
                         net (fo=1, routed)           0.000     2.770    U5/p_0_in__0[0]
    SLICE_X29Y26         FDCE                                         r  U5/num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.488     8.601    U5/CLK
    SLICE_X29Y26         FDCE                                         r  U5/num_reg[0]/C
                         clock pessimism              0.570     9.172    
                         clock uncertainty           -0.186     8.986    
    SLICE_X29Y26         FDCE (Setup_fdce_C_D)        0.075     9.061    U5/num_reg[0]
  -------------------------------------------------------------------
                         required time                          9.061    
                         arrival time                          -2.770    
  -------------------------------------------------------------------
                         slack                                  6.290    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 U5/rx_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/rx_int_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.556    -0.570    U5/CLK
    SLICE_X28Y27         FDPE                                         r  U5/rx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDPE (Prop_fdpe_C_Q)         0.164    -0.406 r  U5/rx_reg[1]/Q
                         net (fo=1, routed)           0.163    -0.243    U5/rx_reg_n_0_[1]
    SLICE_X28Y27         LUT4 (Prop_lut4_I1_O)        0.043    -0.200 r  U5/rx_int_i_1/O
                         net (fo=1, routed)           0.000    -0.200    U5/rx_int_i_1_n_0
    SLICE_X28Y27         FDCE                                         r  U5/rx_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.822    -0.807    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_int_reg/C
                         clock pessimism              0.237    -0.570    
    SLICE_X28Y27         FDCE (Hold_fdce_C_D)         0.131    -0.439    U5/rx_int_reg
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 U5/num_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/num_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.183ns (48.718%)  route 0.193ns (51.282%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.556    -0.570    U5/CLK
    SLICE_X27Y29         FDCE                                         r  U5/num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  U5/num_reg[2]/Q
                         net (fo=7, routed)           0.193    -0.237    U5/num_reg[2]
    SLICE_X27Y29         LUT5 (Prop_lut5_I3_O)        0.042    -0.195 r  U5/num[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.195    U5/p_0_in__0[3]
    SLICE_X27Y29         FDCE                                         r  U5/num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.823    -0.806    U5/CLK
    SLICE_X27Y29         FDCE                                         r  U5/num_reg[3]/C
                         clock pessimism              0.236    -0.570    
    SLICE_X27Y29         FDCE (Hold_fdce_C_D)         0.107    -0.463    U5/num_reg[3]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 U5/num_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/num_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.124%)  route 0.193ns (50.876%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.556    -0.570    U5/CLK
    SLICE_X27Y29         FDCE                                         r  U5/num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  U5/num_reg[2]/Q
                         net (fo=7, routed)           0.193    -0.237    U5/num_reg[2]
    SLICE_X27Y29         LUT4 (Prop_lut4_I3_O)        0.045    -0.192 r  U5/num[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    U5/p_0_in__0[2]
    SLICE_X27Y29         FDCE                                         r  U5/num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.823    -0.806    U5/CLK
    SLICE_X27Y29         FDCE                                         r  U5/num_reg[2]/C
                         clock pessimism              0.236    -0.570    
    SLICE_X27Y29         FDCE (Hold_fdce_C_D)         0.091    -0.479    U5/num_reg[2]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 U5/cnt_bps_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/cnt_bps_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.553    -0.573    U5/CLK
    SLICE_X31Y25         FDCE                                         r  U5/cnt_bps_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  U5/cnt_bps_reg[3]/Q
                         net (fo=2, routed)           0.170    -0.262    U5/cnt_bps_reg[3]
    SLICE_X31Y25         LUT2 (Prop_lut2_I1_O)        0.045    -0.217 r  U5/cnt_bps[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.217    U5/cnt_bps[0]_i_2_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.154 r  U5/cnt_bps_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.154    U5/cnt_bps_reg[0]_i_1_n_4
    SLICE_X31Y25         FDCE                                         r  U5/cnt_bps_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.819    -0.810    U5/CLK
    SLICE_X31Y25         FDCE                                         r  U5/cnt_bps_reg[3]/C
                         clock pessimism              0.237    -0.573    
    SLICE_X31Y25         FDCE (Hold_fdce_C_D)         0.105    -0.468    U5/cnt_bps_reg[3]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 U5/cnt_bps_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/cnt_bps_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.554    -0.572    U5/CLK
    SLICE_X31Y26         FDCE                                         r  U5/cnt_bps_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  U5/cnt_bps_reg[7]/Q
                         net (fo=3, routed)           0.170    -0.261    U5/cnt_bps_reg[7]
    SLICE_X31Y26         LUT2 (Prop_lut2_I1_O)        0.045    -0.216 r  U5/cnt_bps[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.216    U5/cnt_bps[4]_i_2_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.153 r  U5/cnt_bps_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.153    U5/cnt_bps_reg[4]_i_1_n_4
    SLICE_X31Y26         FDCE                                         r  U5/cnt_bps_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.820    -0.809    U5/CLK
    SLICE_X31Y26         FDCE                                         r  U5/cnt_bps_reg[7]/C
                         clock pessimism              0.237    -0.572    
    SLICE_X31Y26         FDCE (Hold_fdce_C_D)         0.105    -0.467    U5/cnt_bps_reg[7]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 U5/cnt_bps_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/cnt_bps_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.384%)  route 0.170ns (40.616%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.556    -0.570    U5/CLK
    SLICE_X31Y27         FDCE                                         r  U5/cnt_bps_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  U5/cnt_bps_reg[11]/Q
                         net (fo=3, routed)           0.170    -0.259    U5/cnt_bps_reg[11]
    SLICE_X31Y27         LUT2 (Prop_lut2_I1_O)        0.045    -0.214 r  U5/cnt_bps[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.214    U5/cnt_bps[8]_i_2_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.151 r  U5/cnt_bps_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.151    U5/cnt_bps_reg[8]_i_1_n_4
    SLICE_X31Y27         FDCE                                         r  U5/cnt_bps_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.822    -0.807    U5/CLK
    SLICE_X31Y27         FDCE                                         r  U5/cnt_bps_reg[11]/C
                         clock pessimism              0.237    -0.570    
    SLICE_X31Y27         FDCE (Hold_fdce_C_D)         0.105    -0.465    U5/cnt_bps_reg[11]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 U5/num_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/num_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.230ns (54.482%)  route 0.192ns (45.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.554    -0.572    U5/CLK
    SLICE_X29Y26         FDCE                                         r  U5/num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDCE (Prop_fdce_C_Q)         0.128    -0.444 f  U5/num_reg[0]/Q
                         net (fo=9, routed)           0.192    -0.252    U5/num_reg[0]
    SLICE_X29Y26         LUT2 (Prop_lut2_I1_O)        0.102    -0.150 r  U5/num[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.150    U5/p_0_in__0[0]
    SLICE_X29Y26         FDCE                                         r  U5/num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.820    -0.809    U5/CLK
    SLICE_X29Y26         FDCE                                         r  U5/num_reg[0]/C
                         clock pessimism              0.237    -0.572    
    SLICE_X29Y26         FDCE (Hold_fdce_C_D)         0.107    -0.465    U5/num_reg[0]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 U5/cnt_bps_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/cnt_bps_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.553    -0.573    U5/CLK
    SLICE_X31Y25         FDCE                                         r  U5/cnt_bps_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.432 f  U5/cnt_bps_reg[0]/Q
                         net (fo=2, routed)           0.168    -0.264    U5/cnt_bps_reg[0]
    SLICE_X31Y25         LUT2 (Prop_lut2_I0_O)        0.045    -0.219 r  U5/cnt_bps[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.219    U5/cnt_bps[0]_i_5_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.149 r  U5/cnt_bps_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.149    U5/cnt_bps_reg[0]_i_1_n_7
    SLICE_X31Y25         FDCE                                         r  U5/cnt_bps_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.819    -0.810    U5/CLK
    SLICE_X31Y25         FDCE                                         r  U5/cnt_bps_reg[0]/C
                         clock pessimism              0.237    -0.573    
    SLICE_X31Y25         FDCE (Hold_fdce_C_D)         0.105    -0.468    U5/cnt_bps_reg[0]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 U5/cnt_bps_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/cnt_bps_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.334%)  route 0.168ns (39.666%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.556    -0.570    U5/CLK
    SLICE_X31Y28         FDCE                                         r  U5/cnt_bps_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  U5/cnt_bps_reg[12]/Q
                         net (fo=2, routed)           0.168    -0.261    U5/cnt_bps_reg[12]
    SLICE_X31Y28         LUT2 (Prop_lut2_I1_O)        0.045    -0.216 r  U5/cnt_bps[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.216    U5/cnt_bps[12]_i_2_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.146 r  U5/cnt_bps_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.146    U5/cnt_bps_reg[12]_i_1_n_7
    SLICE_X31Y28         FDCE                                         r  U5/cnt_bps_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.823    -0.806    U5/CLK
    SLICE_X31Y28         FDCE                                         r  U5/cnt_bps_reg[12]/C
                         clock pessimism              0.236    -0.570    
    SLICE_X31Y28         FDCE (Hold_fdce_C_D)         0.105    -0.465    U5/cnt_bps_reg[12]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 U5/cnt_bps_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/cnt_bps_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.334%)  route 0.168ns (39.666%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.554    -0.572    U5/CLK
    SLICE_X31Y26         FDCE                                         r  U5/cnt_bps_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  U5/cnt_bps_reg[4]/Q
                         net (fo=2, routed)           0.168    -0.263    U5/cnt_bps_reg[4]
    SLICE_X31Y26         LUT2 (Prop_lut2_I1_O)        0.045    -0.218 r  U5/cnt_bps[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.218    U5/cnt_bps[4]_i_5_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.148 r  U5/cnt_bps_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.148    U5/cnt_bps_reg[4]_i_1_n_7
    SLICE_X31Y26         FDCE                                         r  U5/cnt_bps_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.820    -0.809    U5/CLK
    SLICE_X31Y26         FDCE                                         r  U5/cnt_bps_reg[4]/C
                         clock pessimism              0.237    -0.572    
    SLICE_X31Y26         FDCE (Hold_fdce_C_D)         0.105    -0.467    U5/cnt_bps_reg[4]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.319    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 5.011 }
Period(ns):         10.022
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.022      7.867      BUFGCTRL_X0Y3    clk_10/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.022      8.773      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         10.022      9.022      SLICE_X31Y25     U5/cnt_bps_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.022      9.022      SLICE_X31Y27     U5/cnt_bps_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.022      9.022      SLICE_X31Y27     U5/cnt_bps_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.022      9.022      SLICE_X31Y28     U5/cnt_bps_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.022      9.022      SLICE_X31Y25     U5/cnt_bps_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.022      9.022      SLICE_X31Y25     U5/cnt_bps_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.022      9.022      SLICE_X31Y25     U5/cnt_bps_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.022      9.022      SLICE_X31Y26     U5/cnt_bps_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.022      203.338    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.011       4.511      SLICE_X31Y25     U5/cnt_bps_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.011       4.511      SLICE_X31Y25     U5/cnt_bps_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.011       4.511      SLICE_X31Y25     U5/cnt_bps_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.011       4.511      SLICE_X31Y25     U5/cnt_bps_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.011       4.511      SLICE_X31Y25     U5/cnt_bps_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.011       4.511      SLICE_X31Y25     U5/cnt_bps_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.011       4.511      SLICE_X31Y25     U5/cnt_bps_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.011       4.511      SLICE_X31Y25     U5/cnt_bps_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.011       4.511      SLICE_X31Y26     U5/cnt_bps_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.011       4.511      SLICE_X31Y26     U5/cnt_bps_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.011       4.511      SLICE_X31Y27     U5/cnt_bps_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.011       4.511      SLICE_X31Y27     U5/cnt_bps_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.011       4.511      SLICE_X31Y28     U5/cnt_bps_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.011       4.511      SLICE_X31Y27     U5/cnt_bps_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.011       4.511      SLICE_X31Y27     U5/cnt_bps_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.011       4.511      SLICE_X29Y26     U5/num_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.011       4.511      SLICE_X29Y26     U5/num_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.011       4.511      SLICE_X28Y27     U5/rx_data_r_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.011       4.511      SLICE_X28Y27     U5/rx_data_r_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.011       4.511      SLICE_X28Y27     U5/rx_data_r_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       30.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 35.000 }
Period(ns):         70.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         70.000      67.845     BUFGCTRL_X0Y4    clk_10/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       70.000      30.000     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       70.000      143.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           39  Failing Endpoints,  Worst Slack       -3.093ns,  Total Violation     -114.883ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.093ns  (required time - arrival time)
  Source:                 U5/rx_data_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U7/clk_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out1_clk_wiz_0 rise@20.201ns - clk_out2_clk_wiz_0 rise@20.045ns)
  Data Path Delay:        2.537ns  (logic 0.774ns (30.506%)  route 1.763ns (69.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 18.784 - 20.201 ) 
    Source Clock Delay      (SCD):    -0.812ns = ( 19.233 - 20.045 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.045    20.045 r  
    H4                                                0.000    20.045 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.045    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    21.476 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.709    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    15.845 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    17.530    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.626 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    19.233    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.478    19.711 f  U5/rx_data_r_reg[1]/Q
                         net (fo=11, routed)          0.980    20.691    U7/led_OBUF[1]
    SLICE_X28Y27         LUT6 (Prop_lut6_I2_O)        0.296    20.987 r  U7/clk_cnt[29]_i_1__0/O
                         net (fo=31, routed)          0.784    21.770    U7/clk_cnt[29]_i_1__0_n_0
    SLICE_X29Y29         FDCE                                         r  U7/clk_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.201    20.201 r  
    H4                                                0.000    20.201 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.201    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.562 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.724    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.596 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.201    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.292 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.492    18.784    U7/clk_out1
    SLICE_X29Y29         FDCE                                         r  U7/clk_cnt_reg[0]/C
                         clock pessimism              0.406    19.190    
                         clock uncertainty           -0.308    18.882    
    SLICE_X29Y29         FDCE (Setup_fdce_C_CE)      -0.205    18.677    U7/clk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         18.677    
                         arrival time                         -21.770    
  -------------------------------------------------------------------
                         slack                                 -3.093    

Slack (VIOLATED) :        -3.093ns  (required time - arrival time)
  Source:                 U5/rx_data_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U7/clk_cnt_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out1_clk_wiz_0 rise@20.201ns - clk_out2_clk_wiz_0 rise@20.045ns)
  Data Path Delay:        2.537ns  (logic 0.774ns (30.506%)  route 1.763ns (69.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 18.784 - 20.201 ) 
    Source Clock Delay      (SCD):    -0.812ns = ( 19.233 - 20.045 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.045    20.045 r  
    H4                                                0.000    20.045 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.045    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    21.476 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.709    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    15.845 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    17.530    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.626 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    19.233    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.478    19.711 f  U5/rx_data_r_reg[1]/Q
                         net (fo=11, routed)          0.980    20.691    U7/led_OBUF[1]
    SLICE_X28Y27         LUT6 (Prop_lut6_I2_O)        0.296    20.987 r  U7/clk_cnt[29]_i_1__0/O
                         net (fo=31, routed)          0.784    21.770    U7/clk_cnt[29]_i_1__0_n_0
    SLICE_X29Y29         FDCE                                         r  U7/clk_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.201    20.201 r  
    H4                                                0.000    20.201 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.201    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.562 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.724    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.596 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.201    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.292 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.492    18.784    U7/clk_out1
    SLICE_X29Y29         FDCE                                         r  U7/clk_cnt_reg[10]/C
                         clock pessimism              0.406    19.190    
                         clock uncertainty           -0.308    18.882    
    SLICE_X29Y29         FDCE (Setup_fdce_C_CE)      -0.205    18.677    U7/clk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         18.677    
                         arrival time                         -21.770    
  -------------------------------------------------------------------
                         slack                                 -3.093    

Slack (VIOLATED) :        -3.093ns  (required time - arrival time)
  Source:                 U5/rx_data_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U7/clk_cnt_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out1_clk_wiz_0 rise@20.201ns - clk_out2_clk_wiz_0 rise@20.045ns)
  Data Path Delay:        2.537ns  (logic 0.774ns (30.506%)  route 1.763ns (69.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 18.784 - 20.201 ) 
    Source Clock Delay      (SCD):    -0.812ns = ( 19.233 - 20.045 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.045    20.045 r  
    H4                                                0.000    20.045 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.045    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    21.476 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.709    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    15.845 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    17.530    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.626 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    19.233    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.478    19.711 f  U5/rx_data_r_reg[1]/Q
                         net (fo=11, routed)          0.980    20.691    U7/led_OBUF[1]
    SLICE_X28Y27         LUT6 (Prop_lut6_I2_O)        0.296    20.987 r  U7/clk_cnt[29]_i_1__0/O
                         net (fo=31, routed)          0.784    21.770    U7/clk_cnt[29]_i_1__0_n_0
    SLICE_X29Y29         FDCE                                         r  U7/clk_cnt_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.201    20.201 r  
    H4                                                0.000    20.201 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.201    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.562 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.724    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.596 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.201    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.292 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.492    18.784    U7/clk_out1
    SLICE_X29Y29         FDCE                                         r  U7/clk_cnt_reg[23]/C
                         clock pessimism              0.406    19.190    
                         clock uncertainty           -0.308    18.882    
    SLICE_X29Y29         FDCE (Setup_fdce_C_CE)      -0.205    18.677    U7/clk_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         18.677    
                         arrival time                         -21.770    
  -------------------------------------------------------------------
                         slack                                 -3.093    

Slack (VIOLATED) :        -3.093ns  (required time - arrival time)
  Source:                 U5/rx_data_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U7/clk_cnt_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out1_clk_wiz_0 rise@20.201ns - clk_out2_clk_wiz_0 rise@20.045ns)
  Data Path Delay:        2.537ns  (logic 0.774ns (30.506%)  route 1.763ns (69.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 18.784 - 20.201 ) 
    Source Clock Delay      (SCD):    -0.812ns = ( 19.233 - 20.045 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.045    20.045 r  
    H4                                                0.000    20.045 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.045    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    21.476 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.709    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    15.845 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    17.530    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.626 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    19.233    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.478    19.711 f  U5/rx_data_r_reg[1]/Q
                         net (fo=11, routed)          0.980    20.691    U7/led_OBUF[1]
    SLICE_X28Y27         LUT6 (Prop_lut6_I2_O)        0.296    20.987 r  U7/clk_cnt[29]_i_1__0/O
                         net (fo=31, routed)          0.784    21.770    U7/clk_cnt[29]_i_1__0_n_0
    SLICE_X29Y29         FDCE                                         r  U7/clk_cnt_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.201    20.201 r  
    H4                                                0.000    20.201 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.201    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.562 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.724    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.596 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.201    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.292 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.492    18.784    U7/clk_out1
    SLICE_X29Y29         FDCE                                         r  U7/clk_cnt_reg[24]/C
                         clock pessimism              0.406    19.190    
                         clock uncertainty           -0.308    18.882    
    SLICE_X29Y29         FDCE (Setup_fdce_C_CE)      -0.205    18.677    U7/clk_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         18.677    
                         arrival time                         -21.770    
  -------------------------------------------------------------------
                         slack                                 -3.093    

Slack (VIOLATED) :        -3.093ns  (required time - arrival time)
  Source:                 U5/rx_data_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U7/clk_cnt_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out1_clk_wiz_0 rise@20.201ns - clk_out2_clk_wiz_0 rise@20.045ns)
  Data Path Delay:        2.537ns  (logic 0.774ns (30.506%)  route 1.763ns (69.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 18.784 - 20.201 ) 
    Source Clock Delay      (SCD):    -0.812ns = ( 19.233 - 20.045 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.045    20.045 r  
    H4                                                0.000    20.045 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.045    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    21.476 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.709    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    15.845 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    17.530    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.626 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    19.233    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.478    19.711 f  U5/rx_data_r_reg[1]/Q
                         net (fo=11, routed)          0.980    20.691    U7/led_OBUF[1]
    SLICE_X28Y27         LUT6 (Prop_lut6_I2_O)        0.296    20.987 r  U7/clk_cnt[29]_i_1__0/O
                         net (fo=31, routed)          0.784    21.770    U7/clk_cnt[29]_i_1__0_n_0
    SLICE_X29Y29         FDCE                                         r  U7/clk_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.201    20.201 r  
    H4                                                0.000    20.201 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.201    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.562 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.724    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.596 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.201    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.292 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.492    18.784    U7/clk_out1
    SLICE_X29Y29         FDCE                                         r  U7/clk_cnt_reg[6]/C
                         clock pessimism              0.406    19.190    
                         clock uncertainty           -0.308    18.882    
    SLICE_X29Y29         FDCE (Setup_fdce_C_CE)      -0.205    18.677    U7/clk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         18.677    
                         arrival time                         -21.770    
  -------------------------------------------------------------------
                         slack                                 -3.093    

Slack (VIOLATED) :        -3.093ns  (required time - arrival time)
  Source:                 U5/rx_data_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U7/clk_cnt_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out1_clk_wiz_0 rise@20.201ns - clk_out2_clk_wiz_0 rise@20.045ns)
  Data Path Delay:        2.537ns  (logic 0.774ns (30.506%)  route 1.763ns (69.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 18.784 - 20.201 ) 
    Source Clock Delay      (SCD):    -0.812ns = ( 19.233 - 20.045 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.045    20.045 r  
    H4                                                0.000    20.045 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.045    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    21.476 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.709    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    15.845 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    17.530    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.626 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    19.233    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.478    19.711 f  U5/rx_data_r_reg[1]/Q
                         net (fo=11, routed)          0.980    20.691    U7/led_OBUF[1]
    SLICE_X28Y27         LUT6 (Prop_lut6_I2_O)        0.296    20.987 r  U7/clk_cnt[29]_i_1__0/O
                         net (fo=31, routed)          0.784    21.770    U7/clk_cnt[29]_i_1__0_n_0
    SLICE_X29Y29         FDCE                                         r  U7/clk_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.201    20.201 r  
    H4                                                0.000    20.201 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.201    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.562 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.724    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.596 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.201    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.292 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.492    18.784    U7/clk_out1
    SLICE_X29Y29         FDCE                                         r  U7/clk_cnt_reg[8]/C
                         clock pessimism              0.406    19.190    
                         clock uncertainty           -0.308    18.882    
    SLICE_X29Y29         FDCE (Setup_fdce_C_CE)      -0.205    18.677    U7/clk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         18.677    
                         arrival time                         -21.770    
  -------------------------------------------------------------------
                         slack                                 -3.093    

Slack (VIOLATED) :        -3.064ns  (required time - arrival time)
  Source:                 U5/rx_data_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U7/clk_cnt_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out1_clk_wiz_0 rise@20.201ns - clk_out2_clk_wiz_0 rise@20.045ns)
  Data Path Delay:        2.545ns  (logic 0.774ns (30.414%)  route 1.771ns (69.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 18.784 - 20.201 ) 
    Source Clock Delay      (SCD):    -0.812ns = ( 19.233 - 20.045 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.045    20.045 r  
    H4                                                0.000    20.045 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.045    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    21.476 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.709    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    15.845 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    17.530    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.626 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    19.233    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.478    19.711 f  U5/rx_data_r_reg[1]/Q
                         net (fo=11, routed)          0.980    20.691    U7/led_OBUF[1]
    SLICE_X28Y27         LUT6 (Prop_lut6_I2_O)        0.296    20.987 r  U7/clk_cnt[29]_i_1__0/O
                         net (fo=31, routed)          0.791    21.778    U7/clk_cnt[29]_i_1__0_n_0
    SLICE_X28Y29         FDCE                                         r  U7/clk_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.201    20.201 r  
    H4                                                0.000    20.201 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.201    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.562 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.724    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.596 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.201    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.292 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.492    18.784    U7/clk_out1
    SLICE_X28Y29         FDCE                                         r  U7/clk_cnt_reg[11]/C
                         clock pessimism              0.406    19.190    
                         clock uncertainty           -0.308    18.882    
    SLICE_X28Y29         FDCE (Setup_fdce_C_CE)      -0.169    18.713    U7/clk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         18.713    
                         arrival time                         -21.778    
  -------------------------------------------------------------------
                         slack                                 -3.064    

Slack (VIOLATED) :        -3.064ns  (required time - arrival time)
  Source:                 U5/rx_data_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U7/clk_cnt_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out1_clk_wiz_0 rise@20.201ns - clk_out2_clk_wiz_0 rise@20.045ns)
  Data Path Delay:        2.545ns  (logic 0.774ns (30.414%)  route 1.771ns (69.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 18.784 - 20.201 ) 
    Source Clock Delay      (SCD):    -0.812ns = ( 19.233 - 20.045 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.045    20.045 r  
    H4                                                0.000    20.045 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.045    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    21.476 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.709    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    15.845 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    17.530    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.626 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    19.233    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.478    19.711 f  U5/rx_data_r_reg[1]/Q
                         net (fo=11, routed)          0.980    20.691    U7/led_OBUF[1]
    SLICE_X28Y27         LUT6 (Prop_lut6_I2_O)        0.296    20.987 r  U7/clk_cnt[29]_i_1__0/O
                         net (fo=31, routed)          0.791    21.778    U7/clk_cnt[29]_i_1__0_n_0
    SLICE_X28Y29         FDCE                                         r  U7/clk_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.201    20.201 r  
    H4                                                0.000    20.201 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.201    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.562 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.724    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.596 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.201    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.292 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.492    18.784    U7/clk_out1
    SLICE_X28Y29         FDCE                                         r  U7/clk_cnt_reg[12]/C
                         clock pessimism              0.406    19.190    
                         clock uncertainty           -0.308    18.882    
    SLICE_X28Y29         FDCE (Setup_fdce_C_CE)      -0.169    18.713    U7/clk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         18.713    
                         arrival time                         -21.778    
  -------------------------------------------------------------------
                         slack                                 -3.064    

Slack (VIOLATED) :        -3.064ns  (required time - arrival time)
  Source:                 U5/rx_data_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U7/clk_cnt_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out1_clk_wiz_0 rise@20.201ns - clk_out2_clk_wiz_0 rise@20.045ns)
  Data Path Delay:        2.545ns  (logic 0.774ns (30.414%)  route 1.771ns (69.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 18.784 - 20.201 ) 
    Source Clock Delay      (SCD):    -0.812ns = ( 19.233 - 20.045 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.045    20.045 r  
    H4                                                0.000    20.045 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.045    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    21.476 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.709    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    15.845 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    17.530    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.626 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    19.233    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.478    19.711 f  U5/rx_data_r_reg[1]/Q
                         net (fo=11, routed)          0.980    20.691    U7/led_OBUF[1]
    SLICE_X28Y27         LUT6 (Prop_lut6_I2_O)        0.296    20.987 r  U7/clk_cnt[29]_i_1__0/O
                         net (fo=31, routed)          0.791    21.778    U7/clk_cnt[29]_i_1__0_n_0
    SLICE_X28Y29         FDCE                                         r  U7/clk_cnt_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.201    20.201 r  
    H4                                                0.000    20.201 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.201    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.562 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.724    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.596 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.201    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.292 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.492    18.784    U7/clk_out1
    SLICE_X28Y29         FDCE                                         r  U7/clk_cnt_reg[18]/C
                         clock pessimism              0.406    19.190    
                         clock uncertainty           -0.308    18.882    
    SLICE_X28Y29         FDCE (Setup_fdce_C_CE)      -0.169    18.713    U7/clk_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         18.713    
                         arrival time                         -21.778    
  -------------------------------------------------------------------
                         slack                                 -3.064    

Slack (VIOLATED) :        -3.064ns  (required time - arrival time)
  Source:                 U5/rx_data_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U7/clk_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out1_clk_wiz_0 rise@20.201ns - clk_out2_clk_wiz_0 rise@20.045ns)
  Data Path Delay:        2.545ns  (logic 0.774ns (30.414%)  route 1.771ns (69.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 18.784 - 20.201 ) 
    Source Clock Delay      (SCD):    -0.812ns = ( 19.233 - 20.045 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.045    20.045 r  
    H4                                                0.000    20.045 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.045    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    21.476 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.709    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    15.845 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    17.530    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.626 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    19.233    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.478    19.711 f  U5/rx_data_r_reg[1]/Q
                         net (fo=11, routed)          0.980    20.691    U7/led_OBUF[1]
    SLICE_X28Y27         LUT6 (Prop_lut6_I2_O)        0.296    20.987 r  U7/clk_cnt[29]_i_1__0/O
                         net (fo=31, routed)          0.791    21.778    U7/clk_cnt[29]_i_1__0_n_0
    SLICE_X28Y29         FDCE                                         r  U7/clk_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.201    20.201 r  
    H4                                                0.000    20.201 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.201    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.562 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.724    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.596 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.201    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.292 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.492    18.784    U7/clk_out1
    SLICE_X28Y29         FDCE                                         r  U7/clk_cnt_reg[1]/C
                         clock pessimism              0.406    19.190    
                         clock uncertainty           -0.308    18.882    
    SLICE_X28Y29         FDCE (Setup_fdce_C_CE)      -0.169    18.713    U7/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         18.713    
                         arrival time                         -21.778    
  -------------------------------------------------------------------
                         slack                                 -3.064    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 U5/rx_data_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U7/key_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.209ns (25.734%)  route 0.603ns (74.266%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.556    -0.570    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.406 r  U5/rx_data_r_reg[0]/Q
                         net (fo=11, routed)          0.603     0.197    U7/led_OBUF[0]
    SLICE_X29Y27         LUT5 (Prop_lut5_I3_O)        0.045     0.242 r  U7/key_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.242    U7/key_state[1]_i_1_n_0
    SLICE_X29Y27         FDCE                                         r  U7/key_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.822    -0.807    U7/clk_out1
    SLICE_X29Y27         FDCE                                         r  U7/key_state_reg[1]/C
                         clock pessimism              0.549    -0.258    
                         clock uncertainty            0.308     0.050    
    SLICE_X29Y27         FDCE (Hold_fdce_C_D)         0.092     0.142    U7/key_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.142    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 U5/rx_data_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U3/change_to_up_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.209ns (25.306%)  route 0.617ns (74.694%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.556    -0.570    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.406 f  U5/rx_data_r_reg[0]/Q
                         net (fo=11, routed)          0.617     0.211    U5/led_OBUF[0]
    SLICE_X27Y27         LUT2 (Prop_lut2_I0_O)        0.045     0.256 r  U5/change_to_up_i_1/O
                         net (fo=1, routed)           0.000     0.256    U3/change_to_up_reg_0
    SLICE_X27Y27         FDRE                                         r  U3/change_to_up_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.821    -0.808    U3/clk_out1
    SLICE_X27Y27         FDRE                                         r  U3/change_to_up_reg/C
                         clock pessimism              0.549    -0.259    
                         clock uncertainty            0.308     0.049    
    SLICE_X27Y27         FDRE (Hold_fdre_C_D)         0.092     0.141    U3/change_to_up_reg
  -------------------------------------------------------------------
                         required time                         -0.141    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 U5/rx_data_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U7/key_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.209ns (25.174%)  route 0.621ns (74.826%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.556    -0.570    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.406 r  U5/rx_data_r_reg[0]/Q
                         net (fo=11, routed)          0.621     0.215    U7/led_OBUF[0]
    SLICE_X29Y27         LUT6 (Prop_lut6_I4_O)        0.045     0.260 r  U7/key_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.260    U7/key_state[0]_i_1_n_0
    SLICE_X29Y27         FDCE                                         r  U7/key_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.822    -0.807    U7/clk_out1
    SLICE_X29Y27         FDCE                                         r  U7/key_state_reg[0]/C
                         clock pessimism              0.549    -0.258    
                         clock uncertainty            0.308     0.050    
    SLICE_X29Y27         FDCE (Hold_fdce_C_D)         0.092     0.142    U7/key_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.142    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 U5/rx_data_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U3/change_to_down_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.213ns (24.282%)  route 0.664ns (75.718%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.556    -0.570    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.406 r  U5/rx_data_r_reg[0]/Q
                         net (fo=11, routed)          0.664     0.258    U5/led_OBUF[0]
    SLICE_X28Y28         LUT2 (Prop_lut2_I0_O)        0.049     0.307 r  U5/change_to_down_i_1/O
                         net (fo=1, routed)           0.000     0.307    U3/change_to_down_reg_0
    SLICE_X28Y28         FDRE                                         r  U3/change_to_down_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.823    -0.806    U3/clk_out1
    SLICE_X28Y28         FDRE                                         r  U3/change_to_down_reg/C
                         clock pessimism              0.549    -0.257    
                         clock uncertainty            0.308     0.051    
    SLICE_X28Y28         FDRE (Hold_fdre_C_D)         0.131     0.182    U3/change_to_down_reg
  -------------------------------------------------------------------
                         required time                         -0.182    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 U5/rx_data_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U7/FSM_onehot_status_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.254ns (29.237%)  route 0.615ns (70.763%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.556    -0.570    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.406 f  U5/rx_data_r_reg[0]/Q
                         net (fo=11, routed)          0.350    -0.056    U7/led_OBUF[0]
    SLICE_X26Y27         LUT6 (Prop_lut6_I1_O)        0.045    -0.011 r  U7/FSM_onehot_status[0]_i_2/O
                         net (fo=1, routed)           0.265     0.253    U7/FSM_onehot_status[0]_i_2_n_0
    SLICE_X26Y27         LUT6 (Prop_lut6_I3_O)        0.045     0.298 r  U7/FSM_onehot_status[0]_i_1/O
                         net (fo=1, routed)           0.000     0.298    U7/FSM_onehot_status[0]_i_1_n_0
    SLICE_X26Y27         FDPE                                         r  U7/FSM_onehot_status_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.821    -0.808    U7/clk_out1
    SLICE_X26Y27         FDPE                                         r  U7/FSM_onehot_status_reg[0]/C
                         clock pessimism              0.549    -0.259    
                         clock uncertainty            0.308     0.049    
    SLICE_X26Y27         FDPE (Hold_fdpe_C_D)         0.120     0.169    U7/FSM_onehot_status_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.169    
                         arrival time                           0.298    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 U5/rx_data_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U3/change_to_left_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.246ns (29.067%)  route 0.600ns (70.933%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.556    -0.570    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.422 f  U5/rx_data_r_reg[1]/Q
                         net (fo=11, routed)          0.600     0.178    U5/led_OBUF[1]
    SLICE_X27Y27         LUT2 (Prop_lut2_I1_O)        0.098     0.276 r  U5/change_to_left_i_1/O
                         net (fo=1, routed)           0.000     0.276    U3/change_to_left_reg_0
    SLICE_X27Y27         FDRE                                         r  U3/change_to_left_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.821    -0.808    U3/clk_out1
    SLICE_X27Y27         FDRE                                         r  U3/change_to_left_reg/C
                         clock pessimism              0.549    -0.259    
                         clock uncertainty            0.308     0.049    
    SLICE_X27Y27         FDRE (Hold_fdre_C_D)         0.092     0.141    U3/change_to_left_reg
  -------------------------------------------------------------------
                         required time                         -0.141    
                         arrival time                           0.276    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 U5/rx_data_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U3/change_to_right_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.246ns (26.869%)  route 0.670ns (73.131%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.556    -0.570    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.422 f  U5/rx_data_r_reg[1]/Q
                         net (fo=11, routed)          0.670     0.247    U5/led_OBUF[1]
    SLICE_X28Y28         LUT2 (Prop_lut2_I0_O)        0.098     0.345 r  U5/change_to_right_i_1/O
                         net (fo=1, routed)           0.000     0.345    U3/change_to_right_reg_0
    SLICE_X28Y28         FDRE                                         r  U3/change_to_right_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.823    -0.806    U3/clk_out1
    SLICE_X28Y28         FDRE                                         r  U3/change_to_right_reg/C
                         clock pessimism              0.549    -0.257    
                         clock uncertainty            0.308     0.051    
    SLICE_X28Y28         FDRE (Hold_fdre_C_D)         0.120     0.171    U3/change_to_right_reg
  -------------------------------------------------------------------
                         required time                         -0.171    
                         arrival time                           0.345    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 U5/rx_data_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U7/FSM_onehot_status_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.291ns (32.171%)  route 0.614ns (67.829%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.556    -0.570    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.422 r  U5/rx_data_r_reg[1]/Q
                         net (fo=11, routed)          0.289    -0.133    U7/led_OBUF[1]
    SLICE_X29Y27         LUT6 (Prop_lut6_I3_O)        0.098    -0.035 r  U7/FSM_onehot_status[2]_i_4/O
                         net (fo=3, routed)           0.325     0.289    U7/FSM_onehot_status[2]_i_4_n_0
    SLICE_X29Y30         LUT3 (Prop_lut3_I1_O)        0.045     0.334 r  U7/FSM_onehot_status[1]_i_1/O
                         net (fo=1, routed)           0.000     0.334    U7/FSM_onehot_status[1]_i_1_n_0
    SLICE_X29Y30         FDCE                                         r  U7/FSM_onehot_status_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.825    -0.804    U7/clk_out1
    SLICE_X29Y30         FDCE                                         r  U7/FSM_onehot_status_reg[1]/C
                         clock pessimism              0.549    -0.255    
                         clock uncertainty            0.308     0.053    
    SLICE_X29Y30         FDCE (Hold_fdce_C_D)         0.092     0.145    U7/FSM_onehot_status_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 U5/rx_data_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U7/clk_cnt_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.246ns (30.451%)  route 0.562ns (69.549%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.556    -0.570    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.422 f  U5/rx_data_r_reg[1]/Q
                         net (fo=11, routed)          0.324    -0.099    U7/led_OBUF[1]
    SLICE_X28Y27         LUT6 (Prop_lut6_I2_O)        0.098    -0.001 r  U7/clk_cnt[29]_i_1__0/O
                         net (fo=31, routed)          0.238     0.237    U7/clk_cnt[29]_i_1__0_n_0
    SLICE_X30Y27         FDCE                                         r  U7/clk_cnt_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.822    -0.807    U7/clk_out1
    SLICE_X30Y27         FDCE                                         r  U7/clk_cnt_reg[29]/C
                         clock pessimism              0.549    -0.258    
                         clock uncertainty            0.308     0.050    
    SLICE_X30Y27         FDCE (Hold_fdce_C_CE)       -0.016     0.034    U7/clk_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.237    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 U5/rx_data_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U7/FSM_onehot_status_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.291ns (31.705%)  route 0.627ns (68.295%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.556    -0.570    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.422 r  U5/rx_data_r_reg[1]/Q
                         net (fo=11, routed)          0.289    -0.133    U7/led_OBUF[1]
    SLICE_X29Y27         LUT6 (Prop_lut6_I3_O)        0.098    -0.035 r  U7/FSM_onehot_status[2]_i_4/O
                         net (fo=3, routed)           0.338     0.302    U7/FSM_onehot_status[2]_i_4_n_0
    SLICE_X29Y27         LUT6 (Prop_lut6_I4_O)        0.045     0.347 r  U7/FSM_onehot_status[2]_i_1/O
                         net (fo=1, routed)           0.000     0.347    U7/FSM_onehot_status[2]_i_1_n_0
    SLICE_X29Y27         FDCE                                         r  U7/FSM_onehot_status_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.822    -0.807    U7/clk_out1
    SLICE_X29Y27         FDCE                                         r  U7/FSM_onehot_status_reg[2]/C
                         clock pessimism              0.549    -0.258    
                         clock uncertainty            0.308     0.050    
    SLICE_X29Y27         FDCE (Hold_fdce_C_D)         0.092     0.142    U7/FSM_onehot_status_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.142    
                         arrival time                           0.347    
  -------------------------------------------------------------------
                         slack                                  0.205    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_x_reg[15][1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 1.275ns (21.076%)  route 4.774ns (78.924%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 5.333 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.605    -0.814    U3/clk_out1
    SLICE_X18Y21         FDCE                                         r  U3/cube_x_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDCE (Prop_fdce_C_Q)         0.478    -0.336 r  U3/cube_x_reg[0][5]/Q
                         net (fo=26, routed)          1.141     0.806    U3/head_x[5]
    SLICE_X14Y18         LUT6 (Prop_lut6_I3_O)        0.301     1.107 f  U3/cube_x[1][5]_i_50/O
                         net (fo=1, routed)           0.641     1.747    U3/cube_x[1][5]_i_50_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I3_O)        0.124     1.871 f  U3/cube_x[1][5]_i_19/O
                         net (fo=1, routed)           0.489     2.360    U3/hit_wall546_out
    SLICE_X12Y21         LUT6 (Prop_lut6_I5_O)        0.124     2.484 f  U3/cube_x[1][5]_i_9/O
                         net (fo=5, routed)           1.120     3.605    U3/cube_x[1][5]_i_9_n_0
    SLICE_X16Y21         LUT6 (Prop_lut6_I0_O)        0.124     3.729 f  U3/cube_x[1][5]_i_4/O
                         net (fo=2, routed)           0.322     4.051    U1/hit_wall1
    SLICE_X18Y21         LUT6 (Prop_lut6_I2_O)        0.124     4.175 r  U1/cube_x[1][5]_i_1/O
                         net (fo=180, routed)         1.060     5.236    U3/cube_x_reg[15][0]_0[0]
    SLICE_X8Y17          FDCE                                         r  U3/cube_x_reg[15][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.508     5.333    U3/clk_out1
    SLICE_X8Y17          FDCE                                         r  U3/cube_x_reg[15][1]/C
                         clock pessimism              0.498     5.831    
                         clock uncertainty           -0.178     5.653    
    SLICE_X8Y17          FDCE (Setup_fdce_C_CE)      -0.205     5.448    U3/cube_x_reg[15][1]
  -------------------------------------------------------------------
                         required time                          5.448    
                         arrival time                          -5.236    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_x_reg[2][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 1.275ns (21.076%)  route 4.774ns (78.924%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 5.333 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.605    -0.814    U3/clk_out1
    SLICE_X18Y21         FDCE                                         r  U3/cube_x_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDCE (Prop_fdce_C_Q)         0.478    -0.336 r  U3/cube_x_reg[0][5]/Q
                         net (fo=26, routed)          1.141     0.806    U3/head_x[5]
    SLICE_X14Y18         LUT6 (Prop_lut6_I3_O)        0.301     1.107 f  U3/cube_x[1][5]_i_50/O
                         net (fo=1, routed)           0.641     1.747    U3/cube_x[1][5]_i_50_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I3_O)        0.124     1.871 f  U3/cube_x[1][5]_i_19/O
                         net (fo=1, routed)           0.489     2.360    U3/hit_wall546_out
    SLICE_X12Y21         LUT6 (Prop_lut6_I5_O)        0.124     2.484 f  U3/cube_x[1][5]_i_9/O
                         net (fo=5, routed)           1.120     3.605    U3/cube_x[1][5]_i_9_n_0
    SLICE_X16Y21         LUT6 (Prop_lut6_I0_O)        0.124     3.729 f  U3/cube_x[1][5]_i_4/O
                         net (fo=2, routed)           0.322     4.051    U1/hit_wall1
    SLICE_X18Y21         LUT6 (Prop_lut6_I2_O)        0.124     4.175 r  U1/cube_x[1][5]_i_1/O
                         net (fo=180, routed)         1.060     5.236    U3/cube_x_reg[15][0]_0[0]
    SLICE_X9Y17          FDCE                                         r  U3/cube_x_reg[2][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.508     5.333    U3/clk_out1
    SLICE_X9Y17          FDCE                                         r  U3/cube_x_reg[2][0]/C
                         clock pessimism              0.498     5.831    
                         clock uncertainty           -0.178     5.653    
    SLICE_X9Y17          FDCE (Setup_fdce_C_CE)      -0.205     5.448    U3/cube_x_reg[2][0]
  -------------------------------------------------------------------
                         required time                          5.448    
                         arrival time                          -5.236    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_x_reg[3][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 1.275ns (21.076%)  route 4.774ns (78.924%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 5.333 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.605    -0.814    U3/clk_out1
    SLICE_X18Y21         FDCE                                         r  U3/cube_x_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDCE (Prop_fdce_C_Q)         0.478    -0.336 r  U3/cube_x_reg[0][5]/Q
                         net (fo=26, routed)          1.141     0.806    U3/head_x[5]
    SLICE_X14Y18         LUT6 (Prop_lut6_I3_O)        0.301     1.107 f  U3/cube_x[1][5]_i_50/O
                         net (fo=1, routed)           0.641     1.747    U3/cube_x[1][5]_i_50_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I3_O)        0.124     1.871 f  U3/cube_x[1][5]_i_19/O
                         net (fo=1, routed)           0.489     2.360    U3/hit_wall546_out
    SLICE_X12Y21         LUT6 (Prop_lut6_I5_O)        0.124     2.484 f  U3/cube_x[1][5]_i_9/O
                         net (fo=5, routed)           1.120     3.605    U3/cube_x[1][5]_i_9_n_0
    SLICE_X16Y21         LUT6 (Prop_lut6_I0_O)        0.124     3.729 f  U3/cube_x[1][5]_i_4/O
                         net (fo=2, routed)           0.322     4.051    U1/hit_wall1
    SLICE_X18Y21         LUT6 (Prop_lut6_I2_O)        0.124     4.175 r  U1/cube_x[1][5]_i_1/O
                         net (fo=180, routed)         1.060     5.236    U3/cube_x_reg[15][0]_0[0]
    SLICE_X9Y17          FDCE                                         r  U3/cube_x_reg[3][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.508     5.333    U3/clk_out1
    SLICE_X9Y17          FDCE                                         r  U3/cube_x_reg[3][0]/C
                         clock pessimism              0.498     5.831    
                         clock uncertainty           -0.178     5.653    
    SLICE_X9Y17          FDCE (Setup_fdce_C_CE)      -0.205     5.448    U3/cube_x_reg[3][0]
  -------------------------------------------------------------------
                         required time                          5.448    
                         arrival time                          -5.236    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_y_reg[15][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 1.275ns (21.076%)  route 4.774ns (78.924%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 5.333 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.605    -0.814    U3/clk_out1
    SLICE_X18Y21         FDCE                                         r  U3/cube_x_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDCE (Prop_fdce_C_Q)         0.478    -0.336 r  U3/cube_x_reg[0][5]/Q
                         net (fo=26, routed)          1.141     0.806    U3/head_x[5]
    SLICE_X14Y18         LUT6 (Prop_lut6_I3_O)        0.301     1.107 f  U3/cube_x[1][5]_i_50/O
                         net (fo=1, routed)           0.641     1.747    U3/cube_x[1][5]_i_50_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I3_O)        0.124     1.871 f  U3/cube_x[1][5]_i_19/O
                         net (fo=1, routed)           0.489     2.360    U3/hit_wall546_out
    SLICE_X12Y21         LUT6 (Prop_lut6_I5_O)        0.124     2.484 f  U3/cube_x[1][5]_i_9/O
                         net (fo=5, routed)           1.120     3.605    U3/cube_x[1][5]_i_9_n_0
    SLICE_X16Y21         LUT6 (Prop_lut6_I0_O)        0.124     3.729 f  U3/cube_x[1][5]_i_4/O
                         net (fo=2, routed)           0.322     4.051    U1/hit_wall1
    SLICE_X18Y21         LUT6 (Prop_lut6_I2_O)        0.124     4.175 r  U1/cube_x[1][5]_i_1/O
                         net (fo=180, routed)         1.060     5.236    U3/cube_x_reg[15][0]_0[0]
    SLICE_X9Y17          FDCE                                         r  U3/cube_y_reg[15][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.508     5.333    U3/clk_out1
    SLICE_X9Y17          FDCE                                         r  U3/cube_y_reg[15][5]/C
                         clock pessimism              0.498     5.831    
                         clock uncertainty           -0.178     5.653    
    SLICE_X9Y17          FDCE (Setup_fdce_C_CE)      -0.205     5.448    U3/cube_y_reg[15][5]
  -------------------------------------------------------------------
                         required time                          5.448    
                         arrival time                          -5.236    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_y_reg[3][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 1.275ns (21.076%)  route 4.774ns (78.924%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 5.333 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.605    -0.814    U3/clk_out1
    SLICE_X18Y21         FDCE                                         r  U3/cube_x_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDCE (Prop_fdce_C_Q)         0.478    -0.336 r  U3/cube_x_reg[0][5]/Q
                         net (fo=26, routed)          1.141     0.806    U3/head_x[5]
    SLICE_X14Y18         LUT6 (Prop_lut6_I3_O)        0.301     1.107 f  U3/cube_x[1][5]_i_50/O
                         net (fo=1, routed)           0.641     1.747    U3/cube_x[1][5]_i_50_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I3_O)        0.124     1.871 f  U3/cube_x[1][5]_i_19/O
                         net (fo=1, routed)           0.489     2.360    U3/hit_wall546_out
    SLICE_X12Y21         LUT6 (Prop_lut6_I5_O)        0.124     2.484 f  U3/cube_x[1][5]_i_9/O
                         net (fo=5, routed)           1.120     3.605    U3/cube_x[1][5]_i_9_n_0
    SLICE_X16Y21         LUT6 (Prop_lut6_I0_O)        0.124     3.729 f  U3/cube_x[1][5]_i_4/O
                         net (fo=2, routed)           0.322     4.051    U1/hit_wall1
    SLICE_X18Y21         LUT6 (Prop_lut6_I2_O)        0.124     4.175 r  U1/cube_x[1][5]_i_1/O
                         net (fo=180, routed)         1.060     5.236    U3/cube_x_reg[15][0]_0[0]
    SLICE_X8Y17          FDCE                                         r  U3/cube_y_reg[3][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.508     5.333    U3/clk_out1
    SLICE_X8Y17          FDCE                                         r  U3/cube_y_reg[3][4]/C
                         clock pessimism              0.498     5.831    
                         clock uncertainty           -0.178     5.653    
    SLICE_X8Y17          FDCE (Setup_fdce_C_CE)      -0.205     5.448    U3/cube_y_reg[3][4]
  -------------------------------------------------------------------
                         required time                          5.448    
                         arrival time                          -5.236    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_y_reg[4][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 1.275ns (21.076%)  route 4.774ns (78.924%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 5.333 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.605    -0.814    U3/clk_out1
    SLICE_X18Y21         FDCE                                         r  U3/cube_x_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDCE (Prop_fdce_C_Q)         0.478    -0.336 r  U3/cube_x_reg[0][5]/Q
                         net (fo=26, routed)          1.141     0.806    U3/head_x[5]
    SLICE_X14Y18         LUT6 (Prop_lut6_I3_O)        0.301     1.107 f  U3/cube_x[1][5]_i_50/O
                         net (fo=1, routed)           0.641     1.747    U3/cube_x[1][5]_i_50_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I3_O)        0.124     1.871 f  U3/cube_x[1][5]_i_19/O
                         net (fo=1, routed)           0.489     2.360    U3/hit_wall546_out
    SLICE_X12Y21         LUT6 (Prop_lut6_I5_O)        0.124     2.484 f  U3/cube_x[1][5]_i_9/O
                         net (fo=5, routed)           1.120     3.605    U3/cube_x[1][5]_i_9_n_0
    SLICE_X16Y21         LUT6 (Prop_lut6_I0_O)        0.124     3.729 f  U3/cube_x[1][5]_i_4/O
                         net (fo=2, routed)           0.322     4.051    U1/hit_wall1
    SLICE_X18Y21         LUT6 (Prop_lut6_I2_O)        0.124     4.175 r  U1/cube_x[1][5]_i_1/O
                         net (fo=180, routed)         1.060     5.236    U3/cube_x_reg[15][0]_0[0]
    SLICE_X9Y17          FDCE                                         r  U3/cube_y_reg[4][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.508     5.333    U3/clk_out1
    SLICE_X9Y17          FDCE                                         r  U3/cube_y_reg[4][4]/C
                         clock pessimism              0.498     5.831    
                         clock uncertainty           -0.178     5.653    
    SLICE_X9Y17          FDCE (Setup_fdce_C_CE)      -0.205     5.448    U3/cube_y_reg[4][4]
  -------------------------------------------------------------------
                         required time                          5.448    
                         arrival time                          -5.236    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_x_reg[4][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.022ns  (logic 1.275ns (21.171%)  route 4.747ns (78.829%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 5.331 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.605    -0.814    U3/clk_out1
    SLICE_X18Y21         FDCE                                         r  U3/cube_x_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDCE (Prop_fdce_C_Q)         0.478    -0.336 r  U3/cube_x_reg[0][5]/Q
                         net (fo=26, routed)          1.141     0.806    U3/head_x[5]
    SLICE_X14Y18         LUT6 (Prop_lut6_I3_O)        0.301     1.107 f  U3/cube_x[1][5]_i_50/O
                         net (fo=1, routed)           0.641     1.747    U3/cube_x[1][5]_i_50_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I3_O)        0.124     1.871 f  U3/cube_x[1][5]_i_19/O
                         net (fo=1, routed)           0.489     2.360    U3/hit_wall546_out
    SLICE_X12Y21         LUT6 (Prop_lut6_I5_O)        0.124     2.484 f  U3/cube_x[1][5]_i_9/O
                         net (fo=5, routed)           1.120     3.605    U3/cube_x[1][5]_i_9_n_0
    SLICE_X16Y21         LUT6 (Prop_lut6_I0_O)        0.124     3.729 f  U3/cube_x[1][5]_i_4/O
                         net (fo=2, routed)           0.322     4.051    U1/hit_wall1
    SLICE_X18Y21         LUT6 (Prop_lut6_I2_O)        0.124     4.175 r  U1/cube_x[1][5]_i_1/O
                         net (fo=180, routed)         1.033     5.209    U3/cube_x_reg[15][0]_0[0]
    SLICE_X9Y18          FDCE                                         r  U3/cube_x_reg[4][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.506     5.331    U3/clk_out1
    SLICE_X9Y18          FDCE                                         r  U3/cube_x_reg[4][0]/C
                         clock pessimism              0.498     5.829    
                         clock uncertainty           -0.178     5.651    
    SLICE_X9Y18          FDCE (Setup_fdce_C_CE)      -0.205     5.446    U3/cube_x_reg[4][0]
  -------------------------------------------------------------------
                         required time                          5.446    
                         arrival time                          -5.209    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_x_reg[4][1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.022ns  (logic 1.275ns (21.171%)  route 4.747ns (78.829%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 5.331 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.605    -0.814    U3/clk_out1
    SLICE_X18Y21         FDCE                                         r  U3/cube_x_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDCE (Prop_fdce_C_Q)         0.478    -0.336 r  U3/cube_x_reg[0][5]/Q
                         net (fo=26, routed)          1.141     0.806    U3/head_x[5]
    SLICE_X14Y18         LUT6 (Prop_lut6_I3_O)        0.301     1.107 f  U3/cube_x[1][5]_i_50/O
                         net (fo=1, routed)           0.641     1.747    U3/cube_x[1][5]_i_50_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I3_O)        0.124     1.871 f  U3/cube_x[1][5]_i_19/O
                         net (fo=1, routed)           0.489     2.360    U3/hit_wall546_out
    SLICE_X12Y21         LUT6 (Prop_lut6_I5_O)        0.124     2.484 f  U3/cube_x[1][5]_i_9/O
                         net (fo=5, routed)           1.120     3.605    U3/cube_x[1][5]_i_9_n_0
    SLICE_X16Y21         LUT6 (Prop_lut6_I0_O)        0.124     3.729 f  U3/cube_x[1][5]_i_4/O
                         net (fo=2, routed)           0.322     4.051    U1/hit_wall1
    SLICE_X18Y21         LUT6 (Prop_lut6_I2_O)        0.124     4.175 r  U1/cube_x[1][5]_i_1/O
                         net (fo=180, routed)         1.033     5.209    U3/cube_x_reg[15][0]_0[0]
    SLICE_X9Y18          FDCE                                         r  U3/cube_x_reg[4][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.506     5.331    U3/clk_out1
    SLICE_X9Y18          FDCE                                         r  U3/cube_x_reg[4][1]/C
                         clock pessimism              0.498     5.829    
                         clock uncertainty           -0.178     5.651    
    SLICE_X9Y18          FDCE (Setup_fdce_C_CE)      -0.205     5.446    U3/cube_x_reg[4][1]
  -------------------------------------------------------------------
                         required time                          5.446    
                         arrival time                          -5.209    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_y_reg[14][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.022ns  (logic 1.275ns (21.171%)  route 4.747ns (78.829%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 5.331 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.605    -0.814    U3/clk_out1
    SLICE_X18Y21         FDCE                                         r  U3/cube_x_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDCE (Prop_fdce_C_Q)         0.478    -0.336 r  U3/cube_x_reg[0][5]/Q
                         net (fo=26, routed)          1.141     0.806    U3/head_x[5]
    SLICE_X14Y18         LUT6 (Prop_lut6_I3_O)        0.301     1.107 f  U3/cube_x[1][5]_i_50/O
                         net (fo=1, routed)           0.641     1.747    U3/cube_x[1][5]_i_50_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I3_O)        0.124     1.871 f  U3/cube_x[1][5]_i_19/O
                         net (fo=1, routed)           0.489     2.360    U3/hit_wall546_out
    SLICE_X12Y21         LUT6 (Prop_lut6_I5_O)        0.124     2.484 f  U3/cube_x[1][5]_i_9/O
                         net (fo=5, routed)           1.120     3.605    U3/cube_x[1][5]_i_9_n_0
    SLICE_X16Y21         LUT6 (Prop_lut6_I0_O)        0.124     3.729 f  U3/cube_x[1][5]_i_4/O
                         net (fo=2, routed)           0.322     4.051    U1/hit_wall1
    SLICE_X18Y21         LUT6 (Prop_lut6_I2_O)        0.124     4.175 r  U1/cube_x[1][5]_i_1/O
                         net (fo=180, routed)         1.033     5.209    U3/cube_x_reg[15][0]_0[0]
    SLICE_X9Y18          FDCE                                         r  U3/cube_y_reg[14][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.506     5.331    U3/clk_out1
    SLICE_X9Y18          FDCE                                         r  U3/cube_y_reg[14][4]/C
                         clock pessimism              0.498     5.829    
                         clock uncertainty           -0.178     5.651    
    SLICE_X9Y18          FDCE (Setup_fdce_C_CE)      -0.205     5.446    U3/cube_y_reg[14][4]
  -------------------------------------------------------------------
                         required time                          5.446    
                         arrival time                          -5.209    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_y_reg[14][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.022ns  (logic 1.275ns (21.171%)  route 4.747ns (78.829%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 5.331 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.605    -0.814    U3/clk_out1
    SLICE_X18Y21         FDCE                                         r  U3/cube_x_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDCE (Prop_fdce_C_Q)         0.478    -0.336 r  U3/cube_x_reg[0][5]/Q
                         net (fo=26, routed)          1.141     0.806    U3/head_x[5]
    SLICE_X14Y18         LUT6 (Prop_lut6_I3_O)        0.301     1.107 f  U3/cube_x[1][5]_i_50/O
                         net (fo=1, routed)           0.641     1.747    U3/cube_x[1][5]_i_50_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I3_O)        0.124     1.871 f  U3/cube_x[1][5]_i_19/O
                         net (fo=1, routed)           0.489     2.360    U3/hit_wall546_out
    SLICE_X12Y21         LUT6 (Prop_lut6_I5_O)        0.124     2.484 f  U3/cube_x[1][5]_i_9/O
                         net (fo=5, routed)           1.120     3.605    U3/cube_x[1][5]_i_9_n_0
    SLICE_X16Y21         LUT6 (Prop_lut6_I0_O)        0.124     3.729 f  U3/cube_x[1][5]_i_4/O
                         net (fo=2, routed)           0.322     4.051    U1/hit_wall1
    SLICE_X18Y21         LUT6 (Prop_lut6_I2_O)        0.124     4.175 r  U1/cube_x[1][5]_i_1/O
                         net (fo=180, routed)         1.033     5.209    U3/cube_x_reg[15][0]_0[0]
    SLICE_X9Y18          FDCE                                         r  U3/cube_y_reg[14][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.506     5.331    U3/clk_out1
    SLICE_X9Y18          FDCE                                         r  U3/cube_y_reg[14][5]/C
                         clock pessimism              0.498     5.829    
                         clock uncertainty           -0.178     5.651    
    SLICE_X9Y18          FDCE (Setup_fdce_C_CE)      -0.205     5.446    U3/cube_y_reg[14][5]
  -------------------------------------------------------------------
                         required time                          5.446    
                         arrival time                          -5.209    
  -------------------------------------------------------------------
                         slack                                  0.237    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.127%)  route 0.134ns (41.873%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.586    -0.540    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y31         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[5]/Q
                         net (fo=1, routed)           0.134    -0.265    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[5]
    SLICE_X38Y32         LUT5 (Prop_lut5_I3_O)        0.045    -0.220 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.220    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[5]_i_1__1_n_0
    SLICE_X38Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.856    -0.773    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                         clock pessimism              0.248    -0.525    
                         clock uncertainty            0.178    -0.347    
    SLICE_X38Y32         FDRE (Hold_fdre_C_D)         0.120    -0.227    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.657%)  route 0.154ns (45.343%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.585    -0.541    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X37Y30         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[7]/Q
                         net (fo=1, routed)           0.154    -0.246    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[7]
    SLICE_X38Y32         LUT5 (Prop_lut5_I3_O)        0.045    -0.201 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[7]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.201    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[7]_i_1__1_n_0
    SLICE_X38Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.856    -0.773    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                         clock pessimism              0.248    -0.525    
                         clock uncertainty            0.178    -0.347    
    SLICE_X38Y32         FDRE (Hold_fdre_C_D)         0.121    -0.226    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.209ns (63.167%)  route 0.122ns (36.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.583    -0.543    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X34Y22         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/Q
                         net (fo=2, routed)           0.122    -0.258    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg_n_0_[3]
    SLICE_X37Y22         LUT6 (Prop_lut6_I1_O)        0.045    -0.213 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2[1]_i_1_n_0
    SLICE_X37Y22         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.851    -0.778    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X37Y22         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism              0.269    -0.509    
                         clock uncertainty            0.178    -0.331    
    SLICE_X37Y22         FDRE (Hold_fdre_C_D)         0.091    -0.240    rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.722%)  route 0.119ns (48.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.570    -0.556    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X0Y46          FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.128    -0.428 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.309    rgb2dvi/U0/ClockGenInternal.ClockGenX/oOut
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.250    -0.539    
                         clock uncertainty            0.178    -0.361    
    SLICE_X0Y47          FDPE (Hold_fdpe_C_D)         0.021    -0.340    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 U3/cube_x_reg[6][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_x_reg[7][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.612%)  route 0.148ns (44.388%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.559    -0.567    U3/clk_out1
    SLICE_X11Y18         FDCE                                         r  U3/cube_x_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  U3/cube_x_reg[6][5]/Q
                         net (fo=3, routed)           0.148    -0.278    U3/cube_x_reg[6]_10[5]
    SLICE_X13Y18         LUT2 (Prop_lut2_I0_O)        0.045    -0.233 r  U3/cube_x[7][5]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    U3/cube_x[7][5]_i_1_n_0
    SLICE_X13Y18         FDCE                                         r  U3/cube_x_reg[7][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.826    -0.803    U3/clk_out1
    SLICE_X13Y18         FDCE                                         r  U3/cube_x_reg[7][5]/C
                         clock pessimism              0.269    -0.534    
                         clock uncertainty            0.178    -0.356    
    SLICE_X13Y18         FDCE (Hold_fdce_C_D)         0.091    -0.265    U3/cube_x_reg[7][5]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 U3/cube_y_reg[13][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_y_reg[14][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.810%)  route 0.166ns (47.190%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.557    -0.569    U3/clk_out1
    SLICE_X12Y19         FDCE                                         r  U3/cube_y_reg[13][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  U3/cube_y_reg[13][1]/Q
                         net (fo=3, routed)           0.166    -0.262    U3/cube_y_reg[13]_25[1]
    SLICE_X11Y19         LUT2 (Prop_lut2_I0_O)        0.045    -0.217 r  U3/cube_y[14][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    U3/cube_y[14][1]_i_1_n_0
    SLICE_X11Y19         FDCE                                         r  U3/cube_y_reg[14][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.826    -0.803    U3/clk_out1
    SLICE_X11Y19         FDCE                                         r  U3/cube_y_reg[14][1]/C
                         clock pessimism              0.269    -0.534    
                         clock uncertainty            0.178    -0.356    
    SLICE_X11Y19         FDCE (Hold_fdce_C_D)         0.092    -0.264    U3/cube_y_reg[14][1]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.428%)  route 0.176ns (55.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.581    -0.545    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X37Y26         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg/Q
                         net (fo=1, routed)           0.176    -0.228    rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1
    SLICE_X37Y30         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.854    -0.775    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X37Y30         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_2_reg/C
                         clock pessimism              0.248    -0.527    
                         clock uncertainty            0.178    -0.349    
    SLICE_X37Y30         FDRE (Hold_fdre_C_D)         0.070    -0.279    rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_2_reg
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 U3/cube_y_reg[10][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_y_reg[11][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.461%)  route 0.149ns (44.539%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.555    -0.571    U3/clk_out1
    SLICE_X13Y22         FDCE                                         r  U3/cube_y_reg[10][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  U3/cube_y_reg[10][1]/Q
                         net (fo=3, routed)           0.149    -0.281    U3/cube_y_reg[10]_19[1]
    SLICE_X13Y21         LUT2 (Prop_lut2_I0_O)        0.045    -0.236 r  U3/cube_y[11][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    U3/cube_y[11][1]_i_1_n_0
    SLICE_X13Y21         FDCE                                         r  U3/cube_y_reg[11][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.823    -0.806    U3/clk_out1
    SLICE_X13Y21         FDCE                                         r  U3/cube_y_reg[11][1]/C
                         clock pessimism              0.249    -0.557    
                         clock uncertainty            0.178    -0.379    
    SLICE_X13Y21         FDCE (Hold_fdce_C_D)         0.092    -0.287    U3/cube_y_reg[11][1]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 U3/cube_x_reg[9][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_x_reg[10][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.246ns (69.919%)  route 0.106ns (30.081%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.553    -0.573    U3/clk_out1
    SLICE_X18Y20         FDCE                                         r  U3/cube_x_reg[9][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y20         FDCE (Prop_fdce_C_Q)         0.148    -0.425 r  U3/cube_x_reg[9][0]/Q
                         net (fo=3, routed)           0.106    -0.320    U3/cube_x_reg[9]_16[0]
    SLICE_X18Y20         LUT2 (Prop_lut2_I0_O)        0.098    -0.222 r  U3/cube_x[10][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    U3/cube_x[10][0]_i_1_n_0
    SLICE_X18Y20         FDCE                                         r  U3/cube_x_reg[10][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.820    -0.809    U3/clk_out1
    SLICE_X18Y20         FDCE                                         r  U3/cube_x_reg[10][0]/C
                         clock pessimism              0.236    -0.573    
                         clock uncertainty            0.178    -0.395    
    SLICE_X18Y20         FDCE (Hold_fdce_C_D)         0.120    -0.275    U3/cube_x_reg[10][0]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 U2/random_num_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U2/apple_x_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.227ns (61.186%)  route 0.144ns (38.814%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.556    -0.570    U2/CLK
    SLICE_X23Y19         FDRE                                         r  U2/random_num_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y19         FDRE (Prop_fdre_C_Q)         0.128    -0.442 f  U2/random_num_reg[7]/Q
                         net (fo=9, routed)           0.144    -0.298    U2/p_0_in[2]
    SLICE_X22Y18         LUT6 (Prop_lut6_I2_O)        0.099    -0.199 r  U2/apple_x[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    U2/apple_x[0]_i_1_n_0
    SLICE_X22Y18         FDCE                                         r  U2/apple_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.825    -0.804    U2/CLK
    SLICE_X22Y18         FDCE                                         r  U2/apple_x_reg[0]/C
                         clock pessimism              0.249    -0.555    
                         clock uncertainty            0.178    -0.377    
    SLICE_X22Y18         FDCE (Hold_fdce_C_D)         0.121    -0.256    U2/apple_x_reg[0]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.057    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :           39  Failing Endpoints,  Worst Slack       -3.091ns,  Total Violation     -114.803ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.091ns  (required time - arrival time)
  Source:                 U5/rx_data_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U7/clk_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out1_clk_wiz_0 rise@20.201ns - clk_out2_clk_wiz_0_1 rise@20.045ns)
  Data Path Delay:        2.537ns  (logic 0.774ns (30.506%)  route 1.763ns (69.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 18.784 - 20.201 ) 
    Source Clock Delay      (SCD):    -0.812ns = ( 19.233 - 20.045 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.045    20.045 r  
    H4                                                0.000    20.045 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.045    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    21.476 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.709    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    15.845 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    17.530    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.626 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    19.233    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.478    19.711 f  U5/rx_data_r_reg[1]/Q
                         net (fo=11, routed)          0.980    20.691    U7/led_OBUF[1]
    SLICE_X28Y27         LUT6 (Prop_lut6_I2_O)        0.296    20.987 r  U7/clk_cnt[29]_i_1__0/O
                         net (fo=31, routed)          0.784    21.770    U7/clk_cnt[29]_i_1__0_n_0
    SLICE_X29Y29         FDCE                                         r  U7/clk_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.201    20.201 r  
    H4                                                0.000    20.201 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.201    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.562 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.724    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.596 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.201    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.292 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.492    18.784    U7/clk_out1
    SLICE_X29Y29         FDCE                                         r  U7/clk_cnt_reg[0]/C
                         clock pessimism              0.406    19.190    
                         clock uncertainty           -0.306    18.884    
    SLICE_X29Y29         FDCE (Setup_fdce_C_CE)      -0.205    18.679    U7/clk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         18.679    
                         arrival time                         -21.770    
  -------------------------------------------------------------------
                         slack                                 -3.091    

Slack (VIOLATED) :        -3.091ns  (required time - arrival time)
  Source:                 U5/rx_data_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U7/clk_cnt_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out1_clk_wiz_0 rise@20.201ns - clk_out2_clk_wiz_0_1 rise@20.045ns)
  Data Path Delay:        2.537ns  (logic 0.774ns (30.506%)  route 1.763ns (69.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 18.784 - 20.201 ) 
    Source Clock Delay      (SCD):    -0.812ns = ( 19.233 - 20.045 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.045    20.045 r  
    H4                                                0.000    20.045 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.045    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    21.476 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.709    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    15.845 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    17.530    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.626 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    19.233    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.478    19.711 f  U5/rx_data_r_reg[1]/Q
                         net (fo=11, routed)          0.980    20.691    U7/led_OBUF[1]
    SLICE_X28Y27         LUT6 (Prop_lut6_I2_O)        0.296    20.987 r  U7/clk_cnt[29]_i_1__0/O
                         net (fo=31, routed)          0.784    21.770    U7/clk_cnt[29]_i_1__0_n_0
    SLICE_X29Y29         FDCE                                         r  U7/clk_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.201    20.201 r  
    H4                                                0.000    20.201 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.201    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.562 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.724    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.596 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.201    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.292 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.492    18.784    U7/clk_out1
    SLICE_X29Y29         FDCE                                         r  U7/clk_cnt_reg[10]/C
                         clock pessimism              0.406    19.190    
                         clock uncertainty           -0.306    18.884    
    SLICE_X29Y29         FDCE (Setup_fdce_C_CE)      -0.205    18.679    U7/clk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         18.679    
                         arrival time                         -21.770    
  -------------------------------------------------------------------
                         slack                                 -3.091    

Slack (VIOLATED) :        -3.091ns  (required time - arrival time)
  Source:                 U5/rx_data_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U7/clk_cnt_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out1_clk_wiz_0 rise@20.201ns - clk_out2_clk_wiz_0_1 rise@20.045ns)
  Data Path Delay:        2.537ns  (logic 0.774ns (30.506%)  route 1.763ns (69.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 18.784 - 20.201 ) 
    Source Clock Delay      (SCD):    -0.812ns = ( 19.233 - 20.045 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.045    20.045 r  
    H4                                                0.000    20.045 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.045    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    21.476 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.709    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    15.845 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    17.530    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.626 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    19.233    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.478    19.711 f  U5/rx_data_r_reg[1]/Q
                         net (fo=11, routed)          0.980    20.691    U7/led_OBUF[1]
    SLICE_X28Y27         LUT6 (Prop_lut6_I2_O)        0.296    20.987 r  U7/clk_cnt[29]_i_1__0/O
                         net (fo=31, routed)          0.784    21.770    U7/clk_cnt[29]_i_1__0_n_0
    SLICE_X29Y29         FDCE                                         r  U7/clk_cnt_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.201    20.201 r  
    H4                                                0.000    20.201 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.201    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.562 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.724    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.596 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.201    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.292 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.492    18.784    U7/clk_out1
    SLICE_X29Y29         FDCE                                         r  U7/clk_cnt_reg[23]/C
                         clock pessimism              0.406    19.190    
                         clock uncertainty           -0.306    18.884    
    SLICE_X29Y29         FDCE (Setup_fdce_C_CE)      -0.205    18.679    U7/clk_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         18.679    
                         arrival time                         -21.770    
  -------------------------------------------------------------------
                         slack                                 -3.091    

Slack (VIOLATED) :        -3.091ns  (required time - arrival time)
  Source:                 U5/rx_data_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U7/clk_cnt_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out1_clk_wiz_0 rise@20.201ns - clk_out2_clk_wiz_0_1 rise@20.045ns)
  Data Path Delay:        2.537ns  (logic 0.774ns (30.506%)  route 1.763ns (69.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 18.784 - 20.201 ) 
    Source Clock Delay      (SCD):    -0.812ns = ( 19.233 - 20.045 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.045    20.045 r  
    H4                                                0.000    20.045 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.045    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    21.476 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.709    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    15.845 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    17.530    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.626 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    19.233    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.478    19.711 f  U5/rx_data_r_reg[1]/Q
                         net (fo=11, routed)          0.980    20.691    U7/led_OBUF[1]
    SLICE_X28Y27         LUT6 (Prop_lut6_I2_O)        0.296    20.987 r  U7/clk_cnt[29]_i_1__0/O
                         net (fo=31, routed)          0.784    21.770    U7/clk_cnt[29]_i_1__0_n_0
    SLICE_X29Y29         FDCE                                         r  U7/clk_cnt_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.201    20.201 r  
    H4                                                0.000    20.201 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.201    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.562 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.724    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.596 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.201    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.292 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.492    18.784    U7/clk_out1
    SLICE_X29Y29         FDCE                                         r  U7/clk_cnt_reg[24]/C
                         clock pessimism              0.406    19.190    
                         clock uncertainty           -0.306    18.884    
    SLICE_X29Y29         FDCE (Setup_fdce_C_CE)      -0.205    18.679    U7/clk_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         18.679    
                         arrival time                         -21.770    
  -------------------------------------------------------------------
                         slack                                 -3.091    

Slack (VIOLATED) :        -3.091ns  (required time - arrival time)
  Source:                 U5/rx_data_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U7/clk_cnt_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out1_clk_wiz_0 rise@20.201ns - clk_out2_clk_wiz_0_1 rise@20.045ns)
  Data Path Delay:        2.537ns  (logic 0.774ns (30.506%)  route 1.763ns (69.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 18.784 - 20.201 ) 
    Source Clock Delay      (SCD):    -0.812ns = ( 19.233 - 20.045 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.045    20.045 r  
    H4                                                0.000    20.045 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.045    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    21.476 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.709    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    15.845 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    17.530    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.626 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    19.233    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.478    19.711 f  U5/rx_data_r_reg[1]/Q
                         net (fo=11, routed)          0.980    20.691    U7/led_OBUF[1]
    SLICE_X28Y27         LUT6 (Prop_lut6_I2_O)        0.296    20.987 r  U7/clk_cnt[29]_i_1__0/O
                         net (fo=31, routed)          0.784    21.770    U7/clk_cnt[29]_i_1__0_n_0
    SLICE_X29Y29         FDCE                                         r  U7/clk_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.201    20.201 r  
    H4                                                0.000    20.201 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.201    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.562 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.724    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.596 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.201    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.292 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.492    18.784    U7/clk_out1
    SLICE_X29Y29         FDCE                                         r  U7/clk_cnt_reg[6]/C
                         clock pessimism              0.406    19.190    
                         clock uncertainty           -0.306    18.884    
    SLICE_X29Y29         FDCE (Setup_fdce_C_CE)      -0.205    18.679    U7/clk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         18.679    
                         arrival time                         -21.770    
  -------------------------------------------------------------------
                         slack                                 -3.091    

Slack (VIOLATED) :        -3.091ns  (required time - arrival time)
  Source:                 U5/rx_data_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U7/clk_cnt_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out1_clk_wiz_0 rise@20.201ns - clk_out2_clk_wiz_0_1 rise@20.045ns)
  Data Path Delay:        2.537ns  (logic 0.774ns (30.506%)  route 1.763ns (69.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 18.784 - 20.201 ) 
    Source Clock Delay      (SCD):    -0.812ns = ( 19.233 - 20.045 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.045    20.045 r  
    H4                                                0.000    20.045 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.045    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    21.476 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.709    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    15.845 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    17.530    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.626 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    19.233    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.478    19.711 f  U5/rx_data_r_reg[1]/Q
                         net (fo=11, routed)          0.980    20.691    U7/led_OBUF[1]
    SLICE_X28Y27         LUT6 (Prop_lut6_I2_O)        0.296    20.987 r  U7/clk_cnt[29]_i_1__0/O
                         net (fo=31, routed)          0.784    21.770    U7/clk_cnt[29]_i_1__0_n_0
    SLICE_X29Y29         FDCE                                         r  U7/clk_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.201    20.201 r  
    H4                                                0.000    20.201 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.201    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.562 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.724    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.596 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.201    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.292 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.492    18.784    U7/clk_out1
    SLICE_X29Y29         FDCE                                         r  U7/clk_cnt_reg[8]/C
                         clock pessimism              0.406    19.190    
                         clock uncertainty           -0.306    18.884    
    SLICE_X29Y29         FDCE (Setup_fdce_C_CE)      -0.205    18.679    U7/clk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         18.679    
                         arrival time                         -21.770    
  -------------------------------------------------------------------
                         slack                                 -3.091    

Slack (VIOLATED) :        -3.062ns  (required time - arrival time)
  Source:                 U5/rx_data_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U7/clk_cnt_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out1_clk_wiz_0 rise@20.201ns - clk_out2_clk_wiz_0_1 rise@20.045ns)
  Data Path Delay:        2.545ns  (logic 0.774ns (30.414%)  route 1.771ns (69.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 18.784 - 20.201 ) 
    Source Clock Delay      (SCD):    -0.812ns = ( 19.233 - 20.045 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.045    20.045 r  
    H4                                                0.000    20.045 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.045    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    21.476 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.709    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    15.845 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    17.530    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.626 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    19.233    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.478    19.711 f  U5/rx_data_r_reg[1]/Q
                         net (fo=11, routed)          0.980    20.691    U7/led_OBUF[1]
    SLICE_X28Y27         LUT6 (Prop_lut6_I2_O)        0.296    20.987 r  U7/clk_cnt[29]_i_1__0/O
                         net (fo=31, routed)          0.791    21.778    U7/clk_cnt[29]_i_1__0_n_0
    SLICE_X28Y29         FDCE                                         r  U7/clk_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.201    20.201 r  
    H4                                                0.000    20.201 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.201    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.562 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.724    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.596 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.201    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.292 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.492    18.784    U7/clk_out1
    SLICE_X28Y29         FDCE                                         r  U7/clk_cnt_reg[11]/C
                         clock pessimism              0.406    19.190    
                         clock uncertainty           -0.306    18.884    
    SLICE_X28Y29         FDCE (Setup_fdce_C_CE)      -0.169    18.715    U7/clk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         18.715    
                         arrival time                         -21.778    
  -------------------------------------------------------------------
                         slack                                 -3.062    

Slack (VIOLATED) :        -3.062ns  (required time - arrival time)
  Source:                 U5/rx_data_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U7/clk_cnt_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out1_clk_wiz_0 rise@20.201ns - clk_out2_clk_wiz_0_1 rise@20.045ns)
  Data Path Delay:        2.545ns  (logic 0.774ns (30.414%)  route 1.771ns (69.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 18.784 - 20.201 ) 
    Source Clock Delay      (SCD):    -0.812ns = ( 19.233 - 20.045 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.045    20.045 r  
    H4                                                0.000    20.045 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.045    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    21.476 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.709    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    15.845 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    17.530    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.626 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    19.233    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.478    19.711 f  U5/rx_data_r_reg[1]/Q
                         net (fo=11, routed)          0.980    20.691    U7/led_OBUF[1]
    SLICE_X28Y27         LUT6 (Prop_lut6_I2_O)        0.296    20.987 r  U7/clk_cnt[29]_i_1__0/O
                         net (fo=31, routed)          0.791    21.778    U7/clk_cnt[29]_i_1__0_n_0
    SLICE_X28Y29         FDCE                                         r  U7/clk_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.201    20.201 r  
    H4                                                0.000    20.201 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.201    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.562 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.724    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.596 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.201    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.292 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.492    18.784    U7/clk_out1
    SLICE_X28Y29         FDCE                                         r  U7/clk_cnt_reg[12]/C
                         clock pessimism              0.406    19.190    
                         clock uncertainty           -0.306    18.884    
    SLICE_X28Y29         FDCE (Setup_fdce_C_CE)      -0.169    18.715    U7/clk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         18.715    
                         arrival time                         -21.778    
  -------------------------------------------------------------------
                         slack                                 -3.062    

Slack (VIOLATED) :        -3.062ns  (required time - arrival time)
  Source:                 U5/rx_data_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U7/clk_cnt_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out1_clk_wiz_0 rise@20.201ns - clk_out2_clk_wiz_0_1 rise@20.045ns)
  Data Path Delay:        2.545ns  (logic 0.774ns (30.414%)  route 1.771ns (69.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 18.784 - 20.201 ) 
    Source Clock Delay      (SCD):    -0.812ns = ( 19.233 - 20.045 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.045    20.045 r  
    H4                                                0.000    20.045 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.045    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    21.476 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.709    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    15.845 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    17.530    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.626 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    19.233    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.478    19.711 f  U5/rx_data_r_reg[1]/Q
                         net (fo=11, routed)          0.980    20.691    U7/led_OBUF[1]
    SLICE_X28Y27         LUT6 (Prop_lut6_I2_O)        0.296    20.987 r  U7/clk_cnt[29]_i_1__0/O
                         net (fo=31, routed)          0.791    21.778    U7/clk_cnt[29]_i_1__0_n_0
    SLICE_X28Y29         FDCE                                         r  U7/clk_cnt_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.201    20.201 r  
    H4                                                0.000    20.201 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.201    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.562 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.724    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.596 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.201    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.292 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.492    18.784    U7/clk_out1
    SLICE_X28Y29         FDCE                                         r  U7/clk_cnt_reg[18]/C
                         clock pessimism              0.406    19.190    
                         clock uncertainty           -0.306    18.884    
    SLICE_X28Y29         FDCE (Setup_fdce_C_CE)      -0.169    18.715    U7/clk_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         18.715    
                         arrival time                         -21.778    
  -------------------------------------------------------------------
                         slack                                 -3.062    

Slack (VIOLATED) :        -3.062ns  (required time - arrival time)
  Source:                 U5/rx_data_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U7/clk_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out1_clk_wiz_0 rise@20.201ns - clk_out2_clk_wiz_0_1 rise@20.045ns)
  Data Path Delay:        2.545ns  (logic 0.774ns (30.414%)  route 1.771ns (69.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 18.784 - 20.201 ) 
    Source Clock Delay      (SCD):    -0.812ns = ( 19.233 - 20.045 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.045    20.045 r  
    H4                                                0.000    20.045 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.045    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    21.476 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.709    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    15.845 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    17.530    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.626 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    19.233    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.478    19.711 f  U5/rx_data_r_reg[1]/Q
                         net (fo=11, routed)          0.980    20.691    U7/led_OBUF[1]
    SLICE_X28Y27         LUT6 (Prop_lut6_I2_O)        0.296    20.987 r  U7/clk_cnt[29]_i_1__0/O
                         net (fo=31, routed)          0.791    21.778    U7/clk_cnt[29]_i_1__0_n_0
    SLICE_X28Y29         FDCE                                         r  U7/clk_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.201    20.201 r  
    H4                                                0.000    20.201 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.201    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.562 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.724    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.596 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.201    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.292 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.492    18.784    U7/clk_out1
    SLICE_X28Y29         FDCE                                         r  U7/clk_cnt_reg[1]/C
                         clock pessimism              0.406    19.190    
                         clock uncertainty           -0.306    18.884    
    SLICE_X28Y29         FDCE (Setup_fdce_C_CE)      -0.169    18.715    U7/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         18.715    
                         arrival time                         -21.778    
  -------------------------------------------------------------------
                         slack                                 -3.062    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 U5/rx_data_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U7/key_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.209ns (25.734%)  route 0.603ns (74.266%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.556    -0.570    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.406 r  U5/rx_data_r_reg[0]/Q
                         net (fo=11, routed)          0.603     0.197    U7/led_OBUF[0]
    SLICE_X29Y27         LUT5 (Prop_lut5_I3_O)        0.045     0.242 r  U7/key_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.242    U7/key_state[1]_i_1_n_0
    SLICE_X29Y27         FDCE                                         r  U7/key_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.822    -0.807    U7/clk_out1
    SLICE_X29Y27         FDCE                                         r  U7/key_state_reg[1]/C
                         clock pessimism              0.549    -0.258    
                         clock uncertainty            0.306     0.048    
    SLICE_X29Y27         FDCE (Hold_fdce_C_D)         0.092     0.140    U7/key_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.140    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 U5/rx_data_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U3/change_to_up_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.209ns (25.306%)  route 0.617ns (74.694%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.556    -0.570    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.406 f  U5/rx_data_r_reg[0]/Q
                         net (fo=11, routed)          0.617     0.211    U5/led_OBUF[0]
    SLICE_X27Y27         LUT2 (Prop_lut2_I0_O)        0.045     0.256 r  U5/change_to_up_i_1/O
                         net (fo=1, routed)           0.000     0.256    U3/change_to_up_reg_0
    SLICE_X27Y27         FDRE                                         r  U3/change_to_up_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.821    -0.808    U3/clk_out1
    SLICE_X27Y27         FDRE                                         r  U3/change_to_up_reg/C
                         clock pessimism              0.549    -0.259    
                         clock uncertainty            0.306     0.047    
    SLICE_X27Y27         FDRE (Hold_fdre_C_D)         0.092     0.139    U3/change_to_up_reg
  -------------------------------------------------------------------
                         required time                         -0.139    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 U5/rx_data_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U7/key_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.209ns (25.174%)  route 0.621ns (74.826%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.556    -0.570    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.406 r  U5/rx_data_r_reg[0]/Q
                         net (fo=11, routed)          0.621     0.215    U7/led_OBUF[0]
    SLICE_X29Y27         LUT6 (Prop_lut6_I4_O)        0.045     0.260 r  U7/key_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.260    U7/key_state[0]_i_1_n_0
    SLICE_X29Y27         FDCE                                         r  U7/key_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.822    -0.807    U7/clk_out1
    SLICE_X29Y27         FDCE                                         r  U7/key_state_reg[0]/C
                         clock pessimism              0.549    -0.258    
                         clock uncertainty            0.306     0.048    
    SLICE_X29Y27         FDCE (Hold_fdce_C_D)         0.092     0.140    U7/key_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.140    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 U5/rx_data_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U3/change_to_down_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.213ns (24.282%)  route 0.664ns (75.718%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.556    -0.570    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.406 r  U5/rx_data_r_reg[0]/Q
                         net (fo=11, routed)          0.664     0.258    U5/led_OBUF[0]
    SLICE_X28Y28         LUT2 (Prop_lut2_I0_O)        0.049     0.307 r  U5/change_to_down_i_1/O
                         net (fo=1, routed)           0.000     0.307    U3/change_to_down_reg_0
    SLICE_X28Y28         FDRE                                         r  U3/change_to_down_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.823    -0.806    U3/clk_out1
    SLICE_X28Y28         FDRE                                         r  U3/change_to_down_reg/C
                         clock pessimism              0.549    -0.257    
                         clock uncertainty            0.306     0.049    
    SLICE_X28Y28         FDRE (Hold_fdre_C_D)         0.131     0.180    U3/change_to_down_reg
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 U5/rx_data_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U7/FSM_onehot_status_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.254ns (29.237%)  route 0.615ns (70.763%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.556    -0.570    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.406 f  U5/rx_data_r_reg[0]/Q
                         net (fo=11, routed)          0.350    -0.056    U7/led_OBUF[0]
    SLICE_X26Y27         LUT6 (Prop_lut6_I1_O)        0.045    -0.011 r  U7/FSM_onehot_status[0]_i_2/O
                         net (fo=1, routed)           0.265     0.253    U7/FSM_onehot_status[0]_i_2_n_0
    SLICE_X26Y27         LUT6 (Prop_lut6_I3_O)        0.045     0.298 r  U7/FSM_onehot_status[0]_i_1/O
                         net (fo=1, routed)           0.000     0.298    U7/FSM_onehot_status[0]_i_1_n_0
    SLICE_X26Y27         FDPE                                         r  U7/FSM_onehot_status_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.821    -0.808    U7/clk_out1
    SLICE_X26Y27         FDPE                                         r  U7/FSM_onehot_status_reg[0]/C
                         clock pessimism              0.549    -0.259    
                         clock uncertainty            0.306     0.047    
    SLICE_X26Y27         FDPE (Hold_fdpe_C_D)         0.120     0.167    U7/FSM_onehot_status_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.167    
                         arrival time                           0.298    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 U5/rx_data_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U3/change_to_left_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.246ns (29.067%)  route 0.600ns (70.933%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.556    -0.570    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.422 f  U5/rx_data_r_reg[1]/Q
                         net (fo=11, routed)          0.600     0.178    U5/led_OBUF[1]
    SLICE_X27Y27         LUT2 (Prop_lut2_I1_O)        0.098     0.276 r  U5/change_to_left_i_1/O
                         net (fo=1, routed)           0.000     0.276    U3/change_to_left_reg_0
    SLICE_X27Y27         FDRE                                         r  U3/change_to_left_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.821    -0.808    U3/clk_out1
    SLICE_X27Y27         FDRE                                         r  U3/change_to_left_reg/C
                         clock pessimism              0.549    -0.259    
                         clock uncertainty            0.306     0.047    
    SLICE_X27Y27         FDRE (Hold_fdre_C_D)         0.092     0.139    U3/change_to_left_reg
  -------------------------------------------------------------------
                         required time                         -0.139    
                         arrival time                           0.276    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 U5/rx_data_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U3/change_to_right_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.246ns (26.869%)  route 0.670ns (73.131%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.556    -0.570    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.422 f  U5/rx_data_r_reg[1]/Q
                         net (fo=11, routed)          0.670     0.247    U5/led_OBUF[1]
    SLICE_X28Y28         LUT2 (Prop_lut2_I0_O)        0.098     0.345 r  U5/change_to_right_i_1/O
                         net (fo=1, routed)           0.000     0.345    U3/change_to_right_reg_0
    SLICE_X28Y28         FDRE                                         r  U3/change_to_right_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.823    -0.806    U3/clk_out1
    SLICE_X28Y28         FDRE                                         r  U3/change_to_right_reg/C
                         clock pessimism              0.549    -0.257    
                         clock uncertainty            0.306     0.049    
    SLICE_X28Y28         FDRE (Hold_fdre_C_D)         0.120     0.169    U3/change_to_right_reg
  -------------------------------------------------------------------
                         required time                         -0.169    
                         arrival time                           0.345    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 U5/rx_data_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U7/FSM_onehot_status_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.291ns (32.171%)  route 0.614ns (67.829%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.556    -0.570    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.422 r  U5/rx_data_r_reg[1]/Q
                         net (fo=11, routed)          0.289    -0.133    U7/led_OBUF[1]
    SLICE_X29Y27         LUT6 (Prop_lut6_I3_O)        0.098    -0.035 r  U7/FSM_onehot_status[2]_i_4/O
                         net (fo=3, routed)           0.325     0.289    U7/FSM_onehot_status[2]_i_4_n_0
    SLICE_X29Y30         LUT3 (Prop_lut3_I1_O)        0.045     0.334 r  U7/FSM_onehot_status[1]_i_1/O
                         net (fo=1, routed)           0.000     0.334    U7/FSM_onehot_status[1]_i_1_n_0
    SLICE_X29Y30         FDCE                                         r  U7/FSM_onehot_status_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.825    -0.804    U7/clk_out1
    SLICE_X29Y30         FDCE                                         r  U7/FSM_onehot_status_reg[1]/C
                         clock pessimism              0.549    -0.255    
                         clock uncertainty            0.306     0.051    
    SLICE_X29Y30         FDCE (Hold_fdce_C_D)         0.092     0.143    U7/FSM_onehot_status_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.143    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 U5/rx_data_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U7/clk_cnt_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.246ns (30.451%)  route 0.562ns (69.549%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.556    -0.570    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.422 f  U5/rx_data_r_reg[1]/Q
                         net (fo=11, routed)          0.324    -0.099    U7/led_OBUF[1]
    SLICE_X28Y27         LUT6 (Prop_lut6_I2_O)        0.098    -0.001 r  U7/clk_cnt[29]_i_1__0/O
                         net (fo=31, routed)          0.238     0.237    U7/clk_cnt[29]_i_1__0_n_0
    SLICE_X30Y27         FDCE                                         r  U7/clk_cnt_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.822    -0.807    U7/clk_out1
    SLICE_X30Y27         FDCE                                         r  U7/clk_cnt_reg[29]/C
                         clock pessimism              0.549    -0.258    
                         clock uncertainty            0.306     0.048    
    SLICE_X30Y27         FDCE (Hold_fdce_C_CE)       -0.016     0.032    U7/clk_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.237    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 U5/rx_data_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U7/FSM_onehot_status_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.291ns (31.705%)  route 0.627ns (68.295%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.556    -0.570    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.422 r  U5/rx_data_r_reg[1]/Q
                         net (fo=11, routed)          0.289    -0.133    U7/led_OBUF[1]
    SLICE_X29Y27         LUT6 (Prop_lut6_I3_O)        0.098    -0.035 r  U7/FSM_onehot_status[2]_i_4/O
                         net (fo=3, routed)           0.338     0.302    U7/FSM_onehot_status[2]_i_4_n_0
    SLICE_X29Y27         LUT6 (Prop_lut6_I4_O)        0.045     0.347 r  U7/FSM_onehot_status[2]_i_1/O
                         net (fo=1, routed)           0.000     0.347    U7/FSM_onehot_status[2]_i_1_n_0
    SLICE_X29Y27         FDCE                                         r  U7/FSM_onehot_status_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.822    -0.807    U7/clk_out1
    SLICE_X29Y27         FDCE                                         r  U7/FSM_onehot_status_reg[2]/C
                         clock pessimism              0.549    -0.258    
                         clock uncertainty            0.306     0.048    
    SLICE_X29Y27         FDCE (Hold_fdce_C_D)         0.092     0.140    U7/FSM_onehot_status_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.140    
                         arrival time                           0.347    
  -------------------------------------------------------------------
                         slack                                  0.207    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack        1.108ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.108ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.067ns  (logic 0.478ns (6.764%)  route 6.589ns (93.236%))
  Logic Levels:           0  
  Clock Path Skew:        3.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 8.535 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.698    -0.721    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y38         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDPE (Prop_fdpe_C_Q)         0.478    -0.243 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.589     6.346    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y25         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546     8.535    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y25         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     9.025    
                         clock uncertainty           -0.551     8.474    
    OLOGIC_X1Y25         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.454    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.454    
                         arrival time                          -6.346    
  -------------------------------------------------------------------
                         slack                                  1.108    

Slack (MET) :             1.249ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.926ns  (logic 0.478ns (6.901%)  route 6.448ns (93.099%))
  Logic Levels:           0  
  Clock Path Skew:        3.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 8.535 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.698    -0.721    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y38         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDPE (Prop_fdpe_C_Q)         0.478    -0.243 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.448     6.206    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y26         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546     8.535    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y26         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.025    
                         clock uncertainty           -0.551     8.474    
    OLOGIC_X1Y26         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.454    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.454    
                         arrival time                          -6.206    
  -------------------------------------------------------------------
                         slack                                  1.249    

Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.924ns  (logic 0.478ns (6.904%)  route 6.446ns (93.096%))
  Logic Levels:           0  
  Clock Path Skew:        3.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 8.538 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.698    -0.721    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y38         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDPE (Prop_fdpe_C_Q)         0.478    -0.243 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.446     6.203    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549     8.538    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     9.028    
                         clock uncertainty           -0.551     8.477    
    OLOGIC_X1Y29         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.457    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.457    
                         arrival time                          -6.203    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             1.303ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.875ns  (logic 0.478ns (6.953%)  route 6.397ns (93.047%))
  Logic Levels:           0  
  Clock Path Skew:        3.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 8.538 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.698    -0.721    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y38         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDPE (Prop_fdpe_C_Q)         0.478    -0.243 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.397     6.154    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549     8.538    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.028    
                         clock uncertainty           -0.551     8.477    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.457    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.457    
                         arrival time                          -6.154    
  -------------------------------------------------------------------
                         slack                                  1.303    

Slack (MET) :             1.401ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.776ns  (logic 0.478ns (7.055%)  route 6.298ns (92.945%))
  Logic Levels:           0  
  Clock Path Skew:        3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 8.537 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.698    -0.721    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y38         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDPE (Prop_fdpe_C_Q)         0.478    -0.243 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.298     6.055    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548     8.537    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     9.027    
                         clock uncertainty           -0.551     8.476    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.456    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.456    
                         arrival time                          -6.055    
  -------------------------------------------------------------------
                         slack                                  1.401    

Slack (MET) :             1.552ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.625ns  (logic 0.478ns (7.215%)  route 6.147ns (92.785%))
  Logic Levels:           0  
  Clock Path Skew:        3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 8.537 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.698    -0.721    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y38         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDPE (Prop_fdpe_C_Q)         0.478    -0.243 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.147     5.904    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548     8.537    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.027    
                         clock uncertainty           -0.551     8.476    
    OLOGIC_X1Y28         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.456    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.456    
                         arrival time                          -5.904    
  -------------------------------------------------------------------
                         slack                                  1.552    

Slack (MET) :             1.596ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.586ns  (logic 0.478ns (7.258%)  route 6.108ns (92.742%))
  Logic Levels:           0  
  Clock Path Skew:        3.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.808ns = ( 8.542 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.698    -0.721    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y38         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDPE (Prop_fdpe_C_Q)         0.478    -0.243 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.108     5.865    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553     8.542    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     9.032    
                         clock uncertainty           -0.551     8.481    
    OLOGIC_X1Y31         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.461    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.461    
                         arrival time                          -5.865    
  -------------------------------------------------------------------
                         slack                                  1.596    

Slack (MET) :             1.753ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.429ns  (logic 0.478ns (7.435%)  route 5.951ns (92.565%))
  Logic Levels:           0  
  Clock Path Skew:        3.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.808ns = ( 8.542 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.698    -0.721    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y38         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDPE (Prop_fdpe_C_Q)         0.478    -0.243 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.951     5.708    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553     8.542    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.032    
                         clock uncertainty           -0.551     8.481    
    OLOGIC_X1Y32         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.461    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.461    
                         arrival time                          -5.708    
  -------------------------------------------------------------------
                         slack                                  1.753    

Slack (MET) :             2.462ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.121ns  (logic 0.456ns (7.449%)  route 5.665ns (92.551%))
  Logic Levels:           0  
  Clock Path Skew:        3.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.808ns = ( 8.542 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.692    -0.727    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y32         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDSE (Prop_fdse_C_Q)         0.456    -0.271 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           5.665     5.395    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553     8.542    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.032    
                         clock uncertainty           -0.551     8.481    
    OLOGIC_X1Y32         OSERDESE2 (Setup_oserdese2_CLKDIV_D5)
                                                     -0.625     7.856    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.856    
                         arrival time                          -5.395    
  -------------------------------------------------------------------
                         slack                                  2.462    

Slack (MET) :             2.533ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.056ns  (logic 0.456ns (7.530%)  route 5.600ns (92.470%))
  Logic Levels:           0  
  Clock Path Skew:        3.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 8.537 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.681    -0.738    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X37Y25         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDSE (Prop_fdse_C_Q)         0.456    -0.282 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           5.600     5.318    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[8]
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548     8.537    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     9.027    
                         clock uncertainty           -0.551     8.476    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625     7.851    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.851    
                         arrival time                          -5.318    
  -------------------------------------------------------------------
                         slack                                  2.533    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.439ns  (logic 0.141ns (5.782%)  route 2.298ns (94.218%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.584    -0.542    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y29         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           2.298     1.896    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.551     1.672    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.691    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.443ns  (logic 0.164ns (6.714%)  route 2.279ns (93.286%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.584    -0.542    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y29         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDSE (Prop_fdse_C_Q)         0.164    -0.378 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.279     1.900    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[8]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.551     1.672    
    OLOGIC_X1Y29         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.691    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 0.148ns (6.189%)  route 2.243ns (93.811%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.584    -0.542    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y29         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDSE (Prop_fdse_C_Q)         0.148    -0.394 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.243     1.849    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[9]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.551     1.672    
    OLOGIC_X1Y29         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.035     1.637    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.444ns  (logic 0.141ns (5.768%)  route 2.303ns (94.232%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.587    -0.539    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y32         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDSE (Prop_fdse_C_Q)         0.141    -0.398 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.303     1.905    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.551     1.674    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     1.693    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.395ns  (logic 0.148ns (6.179%)  route 2.247ns (93.821%))
  Logic Levels:           0  
  Clock Path Skew:        1.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.581    -0.545    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y26         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE (Prop_fdre_C_Q)         0.148    -0.397 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.247     1.850    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[5]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     0.617    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.120    
                         clock uncertainty            0.551     1.670    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                     -0.034     1.636    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.451ns  (logic 0.141ns (5.753%)  route 2.310ns (94.247%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.584    -0.542    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y29         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDSE (Prop_fdse_C_Q)         0.141    -0.401 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.310     1.909    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.551     1.672    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     1.691    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.451ns  (logic 0.164ns (6.691%)  route 2.287ns (93.309%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.586    -0.540    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y31         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.287     1.911    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.551     1.674    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     1.693    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 0.128ns (5.334%)  route 2.272ns (94.666%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.586    -0.540    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y31         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDSE (Prop_fdse_C_Q)         0.128    -0.412 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.272     1.859    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[9]
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.551     1.674    
    OLOGIC_X1Y31         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.035     1.639    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 0.128ns (5.333%)  route 2.272ns (94.667%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.584    -0.542    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y29         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.128    -0.414 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.272     1.858    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[5]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.551     1.672    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                     -0.035     1.637    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 0.141ns (5.739%)  route 2.316ns (94.261%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.584    -0.542    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y29         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.316     1.915    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.551     1.672    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     1.691    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.223    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack        1.108ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.108ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.067ns  (logic 0.478ns (6.764%)  route 6.589ns (93.236%))
  Logic Levels:           0  
  Clock Path Skew:        3.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 8.535 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.698    -0.721    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y38         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDPE (Prop_fdpe_C_Q)         0.478    -0.243 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.589     6.346    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y25         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546     8.535    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y25         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     9.025    
                         clock uncertainty           -0.550     8.474    
    OLOGIC_X1Y25         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.454    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.454    
                         arrival time                          -6.346    
  -------------------------------------------------------------------
                         slack                                  1.108    

Slack (MET) :             1.249ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.926ns  (logic 0.478ns (6.901%)  route 6.448ns (93.099%))
  Logic Levels:           0  
  Clock Path Skew:        3.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 8.535 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.698    -0.721    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y38         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDPE (Prop_fdpe_C_Q)         0.478    -0.243 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.448     6.206    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y26         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546     8.535    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y26         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.025    
                         clock uncertainty           -0.550     8.474    
    OLOGIC_X1Y26         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.454    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.454    
                         arrival time                          -6.206    
  -------------------------------------------------------------------
                         slack                                  1.249    

Slack (MET) :             1.255ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.924ns  (logic 0.478ns (6.904%)  route 6.446ns (93.096%))
  Logic Levels:           0  
  Clock Path Skew:        3.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 8.538 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.698    -0.721    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y38         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDPE (Prop_fdpe_C_Q)         0.478    -0.243 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.446     6.203    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549     8.538    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     9.028    
                         clock uncertainty           -0.550     8.477    
    OLOGIC_X1Y29         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.457    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.457    
                         arrival time                          -6.203    
  -------------------------------------------------------------------
                         slack                                  1.255    

Slack (MET) :             1.304ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.875ns  (logic 0.478ns (6.953%)  route 6.397ns (93.047%))
  Logic Levels:           0  
  Clock Path Skew:        3.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 8.538 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.698    -0.721    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y38         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDPE (Prop_fdpe_C_Q)         0.478    -0.243 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.397     6.154    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549     8.538    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.028    
                         clock uncertainty           -0.550     8.477    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.457    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.457    
                         arrival time                          -6.154    
  -------------------------------------------------------------------
                         slack                                  1.304    

Slack (MET) :             1.402ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.776ns  (logic 0.478ns (7.055%)  route 6.298ns (92.945%))
  Logic Levels:           0  
  Clock Path Skew:        3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 8.537 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.698    -0.721    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y38         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDPE (Prop_fdpe_C_Q)         0.478    -0.243 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.298     6.055    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548     8.537    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     9.027    
                         clock uncertainty           -0.550     8.476    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.456    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.456    
                         arrival time                          -6.055    
  -------------------------------------------------------------------
                         slack                                  1.402    

Slack (MET) :             1.552ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.625ns  (logic 0.478ns (7.215%)  route 6.147ns (92.785%))
  Logic Levels:           0  
  Clock Path Skew:        3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 8.537 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.698    -0.721    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y38         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDPE (Prop_fdpe_C_Q)         0.478    -0.243 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.147     5.904    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548     8.537    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.027    
                         clock uncertainty           -0.550     8.476    
    OLOGIC_X1Y28         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.456    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.456    
                         arrival time                          -5.904    
  -------------------------------------------------------------------
                         slack                                  1.552    

Slack (MET) :             1.596ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.586ns  (logic 0.478ns (7.258%)  route 6.108ns (92.742%))
  Logic Levels:           0  
  Clock Path Skew:        3.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.808ns = ( 8.542 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.698    -0.721    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y38         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDPE (Prop_fdpe_C_Q)         0.478    -0.243 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.108     5.865    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553     8.542    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     9.032    
                         clock uncertainty           -0.550     8.481    
    OLOGIC_X1Y31         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.461    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.461    
                         arrival time                          -5.865    
  -------------------------------------------------------------------
                         slack                                  1.596    

Slack (MET) :             1.753ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.429ns  (logic 0.478ns (7.435%)  route 5.951ns (92.565%))
  Logic Levels:           0  
  Clock Path Skew:        3.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.808ns = ( 8.542 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.698    -0.721    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y38         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDPE (Prop_fdpe_C_Q)         0.478    -0.243 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.951     5.708    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553     8.542    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.032    
                         clock uncertainty           -0.550     8.481    
    OLOGIC_X1Y32         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.461    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.461    
                         arrival time                          -5.708    
  -------------------------------------------------------------------
                         slack                                  1.753    

Slack (MET) :             2.462ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.121ns  (logic 0.456ns (7.449%)  route 5.665ns (92.551%))
  Logic Levels:           0  
  Clock Path Skew:        3.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.808ns = ( 8.542 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.692    -0.727    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y32         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDSE (Prop_fdse_C_Q)         0.456    -0.271 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           5.665     5.395    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553     8.542    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.032    
                         clock uncertainty           -0.550     8.481    
    OLOGIC_X1Y32         OSERDESE2 (Setup_oserdese2_CLKDIV_D5)
                                                     -0.625     7.856    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.856    
                         arrival time                          -5.395    
  -------------------------------------------------------------------
                         slack                                  2.462    

Slack (MET) :             2.534ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.056ns  (logic 0.456ns (7.530%)  route 5.600ns (92.470%))
  Logic Levels:           0  
  Clock Path Skew:        3.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 8.537 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.681    -0.738    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X37Y25         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDSE (Prop_fdse_C_Q)         0.456    -0.282 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           5.600     5.318    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[8]
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548     8.537    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     9.027    
                         clock uncertainty           -0.550     8.476    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625     7.851    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.851    
                         arrival time                          -5.318    
  -------------------------------------------------------------------
                         slack                                  2.534    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.439ns  (logic 0.141ns (5.782%)  route 2.298ns (94.218%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.584    -0.542    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y29         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           2.298     1.896    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.550     1.672    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.691    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.443ns  (logic 0.164ns (6.714%)  route 2.279ns (93.286%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.584    -0.542    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y29         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDSE (Prop_fdse_C_Q)         0.164    -0.378 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.279     1.900    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[8]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.550     1.672    
    OLOGIC_X1Y29         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.691    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 0.148ns (6.189%)  route 2.243ns (93.811%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.584    -0.542    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y29         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDSE (Prop_fdse_C_Q)         0.148    -0.394 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.243     1.849    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[9]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.550     1.672    
    OLOGIC_X1Y29         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.035     1.637    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.444ns  (logic 0.141ns (5.768%)  route 2.303ns (94.232%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.587    -0.539    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y32         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDSE (Prop_fdse_C_Q)         0.141    -0.398 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.303     1.905    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.550     1.674    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     1.693    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.395ns  (logic 0.148ns (6.179%)  route 2.247ns (93.821%))
  Logic Levels:           0  
  Clock Path Skew:        1.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.581    -0.545    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y26         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE (Prop_fdre_C_Q)         0.148    -0.397 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.247     1.850    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[5]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     0.617    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.120    
                         clock uncertainty            0.550     1.670    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                     -0.034     1.636    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.451ns  (logic 0.141ns (5.753%)  route 2.310ns (94.247%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.584    -0.542    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y29         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDSE (Prop_fdse_C_Q)         0.141    -0.401 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.310     1.909    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.550     1.672    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     1.691    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.451ns  (logic 0.164ns (6.691%)  route 2.287ns (93.309%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.586    -0.540    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y31         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.287     1.911    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.550     1.674    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     1.693    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 0.128ns (5.334%)  route 2.272ns (94.666%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.586    -0.540    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y31         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDSE (Prop_fdse_C_Q)         0.128    -0.412 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.272     1.859    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[9]
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.550     1.674    
    OLOGIC_X1Y31         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.035     1.639    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 0.128ns (5.333%)  route 2.272ns (94.667%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.584    -0.542    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y29         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.128    -0.414 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.272     1.858    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[5]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.550     1.672    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                     -0.035     1.637    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 0.141ns (5.739%)  route 2.316ns (94.261%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.584    -0.542    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y29         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.316     1.915    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.550     1.672    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     1.691    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.223    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.866ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.866ns  (required time - arrival time)
  Source:                 U5/cnt_bps_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/num_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0 rise@10.022ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.624ns  (logic 0.856ns (18.512%)  route 3.768ns (81.488%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 8.601 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    -0.812    U5/CLK
    SLICE_X31Y27         FDCE                                         r  U5/cnt_bps_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.356 f  U5/cnt_bps_reg[11]/Q
                         net (fo=3, routed)           1.312     0.956    U5/cnt_bps_reg[11]
    SLICE_X27Y26         LUT6 (Prop_lut6_I0_O)        0.124     1.080 r  U5/rx_data_temp_r[1]_i_4/O
                         net (fo=1, routed)           0.437     1.517    U5/rx_data_temp_r[1]_i_4_n_0
    SLICE_X27Y27         LUT3 (Prop_lut3_I1_O)        0.124     1.641 r  U5/rx_data_temp_r[1]_i_2/O
                         net (fo=8, routed)           1.149     2.790    U5/bps_sig
    SLICE_X29Y29         LUT3 (Prop_lut3_I0_O)        0.152     2.942 r  U5/num[1]_i_1/O
                         net (fo=1, routed)           0.870     3.812    U5/p_0_in__0[1]
    SLICE_X29Y26         FDCE                                         r  U5/num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.488     8.601    U5/CLK
    SLICE_X29Y26         FDCE                                         r  U5/num_reg[1]/C
                         clock pessimism              0.570     9.172    
                         clock uncertainty           -0.188     8.984    
    SLICE_X29Y26         FDCE (Setup_fdce_C_D)       -0.305     8.679    U5/num_reg[1]
  -------------------------------------------------------------------
                         required time                          8.679    
                         arrival time                          -3.812    
  -------------------------------------------------------------------
                         slack                                  4.866    

Slack (MET) :             5.028ns  (required time - arrival time)
  Source:                 U5/cnt_bps_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/rx_data_temp_r_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0 rise@10.022ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.596ns  (logic 0.828ns (18.014%)  route 3.768ns (81.986%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 8.599 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    -0.812    U5/CLK
    SLICE_X31Y27         FDCE                                         r  U5/cnt_bps_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.356 f  U5/cnt_bps_reg[11]/Q
                         net (fo=3, routed)           1.312     0.956    U5/cnt_bps_reg[11]
    SLICE_X27Y26         LUT6 (Prop_lut6_I0_O)        0.124     1.080 r  U5/rx_data_temp_r[1]_i_4/O
                         net (fo=1, routed)           0.437     1.517    U5/rx_data_temp_r[1]_i_4_n_0
    SLICE_X27Y27         LUT3 (Prop_lut3_I1_O)        0.124     1.641 r  U5/rx_data_temp_r[1]_i_2/O
                         net (fo=8, routed)           1.294     2.936    U5/bps_sig
    SLICE_X28Y30         LUT6 (Prop_lut6_I5_O)        0.124     3.060 r  U5/rx_data_temp_r[1]_i_1/O
                         net (fo=1, routed)           0.725     3.785    U5/rx_data_temp_r[1]_i_1_n_0
    SLICE_X28Y24         FDCE                                         r  U5/rx_data_temp_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.486     8.599    U5/CLK
    SLICE_X28Y24         FDCE                                         r  U5/rx_data_temp_r_reg[1]/C
                         clock pessimism              0.570     9.170    
                         clock uncertainty           -0.188     8.982    
    SLICE_X28Y24         FDCE (Setup_fdce_C_CE)      -0.169     8.813    U5/rx_data_temp_r_reg[1]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                          -3.785    
  -------------------------------------------------------------------
                         slack                                  5.028    

Slack (MET) :             5.617ns  (required time - arrival time)
  Source:                 U5/cnt_bps_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/num_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0 rise@10.022ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.978ns  (logic 0.828ns (20.816%)  route 3.150ns (79.184%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.605 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    -0.812    U5/CLK
    SLICE_X31Y27         FDCE                                         r  U5/cnt_bps_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.356 f  U5/cnt_bps_reg[11]/Q
                         net (fo=3, routed)           1.312     0.956    U5/cnt_bps_reg[11]
    SLICE_X27Y26         LUT6 (Prop_lut6_I0_O)        0.124     1.080 r  U5/rx_data_temp_r[1]_i_4/O
                         net (fo=1, routed)           0.437     1.517    U5/rx_data_temp_r[1]_i_4_n_0
    SLICE_X27Y27         LUT3 (Prop_lut3_I1_O)        0.124     1.641 r  U5/rx_data_temp_r[1]_i_2/O
                         net (fo=8, routed)           0.623     2.264    U5/bps_sig
    SLICE_X28Y25         LUT6 (Prop_lut6_I0_O)        0.124     2.388 r  U5/num[3]_i_1/O
                         net (fo=4, routed)           0.778     3.166    U5/num[3]_i_1_n_0
    SLICE_X27Y29         FDCE                                         r  U5/num_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.492     8.605    U5/CLK
    SLICE_X27Y29         FDCE                                         r  U5/num_reg[2]/C
                         clock pessimism              0.570     9.176    
                         clock uncertainty           -0.188     8.988    
    SLICE_X27Y29         FDCE (Setup_fdce_C_CE)      -0.205     8.783    U5/num_reg[2]
  -------------------------------------------------------------------
                         required time                          8.783    
                         arrival time                          -3.166    
  -------------------------------------------------------------------
                         slack                                  5.617    

Slack (MET) :             5.617ns  (required time - arrival time)
  Source:                 U5/cnt_bps_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/num_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0 rise@10.022ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.978ns  (logic 0.828ns (20.816%)  route 3.150ns (79.184%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.605 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    -0.812    U5/CLK
    SLICE_X31Y27         FDCE                                         r  U5/cnt_bps_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.356 f  U5/cnt_bps_reg[11]/Q
                         net (fo=3, routed)           1.312     0.956    U5/cnt_bps_reg[11]
    SLICE_X27Y26         LUT6 (Prop_lut6_I0_O)        0.124     1.080 r  U5/rx_data_temp_r[1]_i_4/O
                         net (fo=1, routed)           0.437     1.517    U5/rx_data_temp_r[1]_i_4_n_0
    SLICE_X27Y27         LUT3 (Prop_lut3_I1_O)        0.124     1.641 r  U5/rx_data_temp_r[1]_i_2/O
                         net (fo=8, routed)           0.623     2.264    U5/bps_sig
    SLICE_X28Y25         LUT6 (Prop_lut6_I0_O)        0.124     2.388 r  U5/num[3]_i_1/O
                         net (fo=4, routed)           0.778     3.166    U5/num[3]_i_1_n_0
    SLICE_X27Y29         FDCE                                         r  U5/num_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.492     8.605    U5/CLK
    SLICE_X27Y29         FDCE                                         r  U5/num_reg[3]/C
                         clock pessimism              0.570     9.176    
                         clock uncertainty           -0.188     8.988    
    SLICE_X27Y29         FDCE (Setup_fdce_C_CE)      -0.205     8.783    U5/num_reg[3]
  -------------------------------------------------------------------
                         required time                          8.783    
                         arrival time                          -3.166    
  -------------------------------------------------------------------
                         slack                                  5.617    

Slack (MET) :             6.046ns  (required time - arrival time)
  Source:                 U5/cnt_bps_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/rx_data_temp_r_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0 rise@10.022ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.542ns  (logic 0.828ns (23.373%)  route 2.714ns (76.627%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 8.599 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    -0.812    U5/CLK
    SLICE_X31Y27         FDCE                                         r  U5/cnt_bps_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.356 f  U5/cnt_bps_reg[11]/Q
                         net (fo=3, routed)           1.312     0.956    U5/cnt_bps_reg[11]
    SLICE_X27Y26         LUT6 (Prop_lut6_I0_O)        0.124     1.080 r  U5/rx_data_temp_r[1]_i_4/O
                         net (fo=1, routed)           0.437     1.517    U5/rx_data_temp_r[1]_i_4_n_0
    SLICE_X27Y27         LUT3 (Prop_lut3_I1_O)        0.124     1.641 r  U5/rx_data_temp_r[1]_i_2/O
                         net (fo=8, routed)           0.437     2.078    U5/bps_sig
    SLICE_X27Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.202 r  U5/rx_data_temp_r[0]_i_1/O
                         net (fo=1, routed)           0.529     2.731    U5/rx_data_temp_r[0]_i_1_n_0
    SLICE_X29Y24         FDCE                                         r  U5/rx_data_temp_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.486     8.599    U5/CLK
    SLICE_X29Y24         FDCE                                         r  U5/rx_data_temp_r_reg[0]/C
                         clock pessimism              0.570     9.170    
                         clock uncertainty           -0.188     8.982    
    SLICE_X29Y24         FDCE (Setup_fdce_C_CE)      -0.205     8.777    U5/rx_data_temp_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.777    
                         arrival time                          -2.731    
  -------------------------------------------------------------------
                         slack                                  6.046    

Slack (MET) :             6.048ns  (required time - arrival time)
  Source:                 U5/cnt_bps_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/num_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0 rise@10.022ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.542ns  (logic 0.828ns (23.374%)  route 2.714ns (76.626%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 8.601 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    -0.812    U5/CLK
    SLICE_X31Y27         FDCE                                         r  U5/cnt_bps_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.356 f  U5/cnt_bps_reg[11]/Q
                         net (fo=3, routed)           1.312     0.956    U5/cnt_bps_reg[11]
    SLICE_X27Y26         LUT6 (Prop_lut6_I0_O)        0.124     1.080 r  U5/rx_data_temp_r[1]_i_4/O
                         net (fo=1, routed)           0.437     1.517    U5/rx_data_temp_r[1]_i_4_n_0
    SLICE_X27Y27         LUT3 (Prop_lut3_I1_O)        0.124     1.641 r  U5/rx_data_temp_r[1]_i_2/O
                         net (fo=8, routed)           0.623     2.264    U5/bps_sig
    SLICE_X28Y25         LUT6 (Prop_lut6_I0_O)        0.124     2.388 r  U5/num[3]_i_1/O
                         net (fo=4, routed)           0.343     2.731    U5/num[3]_i_1_n_0
    SLICE_X29Y26         FDCE                                         r  U5/num_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.488     8.601    U5/CLK
    SLICE_X29Y26         FDCE                                         r  U5/num_reg[0]/C
                         clock pessimism              0.570     9.172    
                         clock uncertainty           -0.188     8.984    
    SLICE_X29Y26         FDCE (Setup_fdce_C_CE)      -0.205     8.779    U5/num_reg[0]
  -------------------------------------------------------------------
                         required time                          8.779    
                         arrival time                          -2.731    
  -------------------------------------------------------------------
                         slack                                  6.048    

Slack (MET) :             6.048ns  (required time - arrival time)
  Source:                 U5/cnt_bps_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/num_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0 rise@10.022ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.542ns  (logic 0.828ns (23.374%)  route 2.714ns (76.626%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 8.601 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    -0.812    U5/CLK
    SLICE_X31Y27         FDCE                                         r  U5/cnt_bps_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.356 f  U5/cnt_bps_reg[11]/Q
                         net (fo=3, routed)           1.312     0.956    U5/cnt_bps_reg[11]
    SLICE_X27Y26         LUT6 (Prop_lut6_I0_O)        0.124     1.080 r  U5/rx_data_temp_r[1]_i_4/O
                         net (fo=1, routed)           0.437     1.517    U5/rx_data_temp_r[1]_i_4_n_0
    SLICE_X27Y27         LUT3 (Prop_lut3_I1_O)        0.124     1.641 r  U5/rx_data_temp_r[1]_i_2/O
                         net (fo=8, routed)           0.623     2.264    U5/bps_sig
    SLICE_X28Y25         LUT6 (Prop_lut6_I0_O)        0.124     2.388 r  U5/num[3]_i_1/O
                         net (fo=4, routed)           0.343     2.731    U5/num[3]_i_1_n_0
    SLICE_X29Y26         FDCE                                         r  U5/num_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.488     8.601    U5/CLK
    SLICE_X29Y26         FDCE                                         r  U5/num_reg[1]/C
                         clock pessimism              0.570     9.172    
                         clock uncertainty           -0.188     8.984    
    SLICE_X29Y26         FDCE (Setup_fdce_C_CE)      -0.205     8.779    U5/num_reg[1]
  -------------------------------------------------------------------
                         required time                          8.779    
                         arrival time                          -2.731    
  -------------------------------------------------------------------
                         slack                                  6.048    

Slack (MET) :             6.148ns  (required time - arrival time)
  Source:                 U5/cnt_bps_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/rx_data_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0 rise@10.022ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 0.952ns (25.540%)  route 2.775ns (74.460%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.602 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    -0.812    U5/CLK
    SLICE_X31Y27         FDCE                                         r  U5/cnt_bps_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.356 r  U5/cnt_bps_reg[11]/Q
                         net (fo=3, routed)           1.312     0.956    U5/cnt_bps_reg[11]
    SLICE_X27Y26         LUT6 (Prop_lut6_I0_O)        0.124     1.080 f  U5/rx_data_temp_r[1]_i_4/O
                         net (fo=1, routed)           0.437     1.517    U5/rx_data_temp_r[1]_i_4_n_0
    SLICE_X27Y27         LUT3 (Prop_lut3_I1_O)        0.124     1.641 f  U5/rx_data_temp_r[1]_i_2/O
                         net (fo=8, routed)           0.433     2.074    U5/bps_sig
    SLICE_X27Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.198 r  U5/rx_data_r[1]_i_2/O
                         net (fo=2, routed)           0.594     2.792    U5/rx_data_r
    SLICE_X28Y27         LUT3 (Prop_lut3_I1_O)        0.124     2.916 r  U5/rx_data_r[0]_i_1/O
                         net (fo=1, routed)           0.000     2.916    U5/rx_data_r[0]_i_1_n_0
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.489     8.602    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[0]/C
                         clock pessimism              0.570     9.173    
                         clock uncertainty           -0.188     8.985    
    SLICE_X28Y27         FDCE (Setup_fdce_C_D)        0.079     9.064    U5/rx_data_r_reg[0]
  -------------------------------------------------------------------
                         required time                          9.064    
                         arrival time                          -2.916    
  -------------------------------------------------------------------
                         slack                                  6.148    

Slack (MET) :             6.194ns  (required time - arrival time)
  Source:                 U5/cnt_bps_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/rx_data_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0 rise@10.022ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.720ns  (logic 0.945ns (25.400%)  route 2.775ns (74.600%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.602 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    -0.812    U5/CLK
    SLICE_X31Y27         FDCE                                         r  U5/cnt_bps_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.356 r  U5/cnt_bps_reg[11]/Q
                         net (fo=3, routed)           1.312     0.956    U5/cnt_bps_reg[11]
    SLICE_X27Y26         LUT6 (Prop_lut6_I0_O)        0.124     1.080 f  U5/rx_data_temp_r[1]_i_4/O
                         net (fo=1, routed)           0.437     1.517    U5/rx_data_temp_r[1]_i_4_n_0
    SLICE_X27Y27         LUT3 (Prop_lut3_I1_O)        0.124     1.641 f  U5/rx_data_temp_r[1]_i_2/O
                         net (fo=8, routed)           0.433     2.074    U5/bps_sig
    SLICE_X27Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.198 r  U5/rx_data_r[1]_i_2/O
                         net (fo=2, routed)           0.594     2.792    U5/rx_data_r
    SLICE_X28Y27         LUT3 (Prop_lut3_I1_O)        0.117     2.909 r  U5/rx_data_r[1]_i_1/O
                         net (fo=1, routed)           0.000     2.909    U5/rx_data_r[1]_i_1_n_0
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.489     8.602    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[1]/C
                         clock pessimism              0.570     9.173    
                         clock uncertainty           -0.188     8.985    
    SLICE_X28Y27         FDCE (Setup_fdce_C_D)        0.118     9.103    U5/rx_data_r_reg[1]
  -------------------------------------------------------------------
                         required time                          9.103    
                         arrival time                          -2.909    
  -------------------------------------------------------------------
                         slack                                  6.194    

Slack (MET) :             6.288ns  (required time - arrival time)
  Source:                 U5/cnt_bps_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/num_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0 rise@10.022ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.582ns  (logic 0.854ns (23.840%)  route 2.728ns (76.160%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 8.601 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    -0.812    U5/CLK
    SLICE_X31Y27         FDCE                                         r  U5/cnt_bps_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.356 f  U5/cnt_bps_reg[11]/Q
                         net (fo=3, routed)           1.312     0.956    U5/cnt_bps_reg[11]
    SLICE_X27Y26         LUT6 (Prop_lut6_I0_O)        0.124     1.080 r  U5/rx_data_temp_r[1]_i_4/O
                         net (fo=1, routed)           0.437     1.517    U5/rx_data_temp_r[1]_i_4_n_0
    SLICE_X27Y27         LUT3 (Prop_lut3_I1_O)        0.124     1.641 r  U5/rx_data_temp_r[1]_i_2/O
                         net (fo=8, routed)           0.979     2.620    U5/bps_sig
    SLICE_X29Y26         LUT2 (Prop_lut2_I0_O)        0.150     2.770 r  U5/num[0]_i_1/O
                         net (fo=1, routed)           0.000     2.770    U5/p_0_in__0[0]
    SLICE_X29Y26         FDCE                                         r  U5/num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.488     8.601    U5/CLK
    SLICE_X29Y26         FDCE                                         r  U5/num_reg[0]/C
                         clock pessimism              0.570     9.172    
                         clock uncertainty           -0.188     8.984    
    SLICE_X29Y26         FDCE (Setup_fdce_C_D)        0.075     9.059    U5/num_reg[0]
  -------------------------------------------------------------------
                         required time                          9.059    
                         arrival time                          -2.770    
  -------------------------------------------------------------------
                         slack                                  6.288    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 U5/rx_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/rx_int_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.556    -0.570    U5/CLK
    SLICE_X28Y27         FDPE                                         r  U5/rx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDPE (Prop_fdpe_C_Q)         0.164    -0.406 r  U5/rx_reg[1]/Q
                         net (fo=1, routed)           0.163    -0.243    U5/rx_reg_n_0_[1]
    SLICE_X28Y27         LUT4 (Prop_lut4_I1_O)        0.043    -0.200 r  U5/rx_int_i_1/O
                         net (fo=1, routed)           0.000    -0.200    U5/rx_int_i_1_n_0
    SLICE_X28Y27         FDCE                                         r  U5/rx_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.822    -0.807    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_int_reg/C
                         clock pessimism              0.237    -0.570    
                         clock uncertainty            0.188    -0.383    
    SLICE_X28Y27         FDCE (Hold_fdce_C_D)         0.131    -0.252    U5/rx_int_reg
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 U5/num_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/num_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.183ns (48.718%)  route 0.193ns (51.282%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.556    -0.570    U5/CLK
    SLICE_X27Y29         FDCE                                         r  U5/num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  U5/num_reg[2]/Q
                         net (fo=7, routed)           0.193    -0.237    U5/num_reg[2]
    SLICE_X27Y29         LUT5 (Prop_lut5_I3_O)        0.042    -0.195 r  U5/num[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.195    U5/p_0_in__0[3]
    SLICE_X27Y29         FDCE                                         r  U5/num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.823    -0.806    U5/CLK
    SLICE_X27Y29         FDCE                                         r  U5/num_reg[3]/C
                         clock pessimism              0.236    -0.570    
                         clock uncertainty            0.188    -0.383    
    SLICE_X27Y29         FDCE (Hold_fdce_C_D)         0.107    -0.276    U5/num_reg[3]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 U5/num_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/num_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.124%)  route 0.193ns (50.876%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.556    -0.570    U5/CLK
    SLICE_X27Y29         FDCE                                         r  U5/num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  U5/num_reg[2]/Q
                         net (fo=7, routed)           0.193    -0.237    U5/num_reg[2]
    SLICE_X27Y29         LUT4 (Prop_lut4_I3_O)        0.045    -0.192 r  U5/num[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    U5/p_0_in__0[2]
    SLICE_X27Y29         FDCE                                         r  U5/num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.823    -0.806    U5/CLK
    SLICE_X27Y29         FDCE                                         r  U5/num_reg[2]/C
                         clock pessimism              0.236    -0.570    
                         clock uncertainty            0.188    -0.383    
    SLICE_X27Y29         FDCE (Hold_fdce_C_D)         0.091    -0.292    U5/num_reg[2]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 U5/cnt_bps_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/cnt_bps_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.553    -0.573    U5/CLK
    SLICE_X31Y25         FDCE                                         r  U5/cnt_bps_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  U5/cnt_bps_reg[3]/Q
                         net (fo=2, routed)           0.170    -0.262    U5/cnt_bps_reg[3]
    SLICE_X31Y25         LUT2 (Prop_lut2_I1_O)        0.045    -0.217 r  U5/cnt_bps[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.217    U5/cnt_bps[0]_i_2_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.154 r  U5/cnt_bps_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.154    U5/cnt_bps_reg[0]_i_1_n_4
    SLICE_X31Y25         FDCE                                         r  U5/cnt_bps_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.819    -0.810    U5/CLK
    SLICE_X31Y25         FDCE                                         r  U5/cnt_bps_reg[3]/C
                         clock pessimism              0.237    -0.573    
                         clock uncertainty            0.188    -0.386    
    SLICE_X31Y25         FDCE (Hold_fdce_C_D)         0.105    -0.281    U5/cnt_bps_reg[3]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 U5/cnt_bps_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/cnt_bps_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.554    -0.572    U5/CLK
    SLICE_X31Y26         FDCE                                         r  U5/cnt_bps_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  U5/cnt_bps_reg[7]/Q
                         net (fo=3, routed)           0.170    -0.261    U5/cnt_bps_reg[7]
    SLICE_X31Y26         LUT2 (Prop_lut2_I1_O)        0.045    -0.216 r  U5/cnt_bps[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.216    U5/cnt_bps[4]_i_2_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.153 r  U5/cnt_bps_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.153    U5/cnt_bps_reg[4]_i_1_n_4
    SLICE_X31Y26         FDCE                                         r  U5/cnt_bps_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.820    -0.809    U5/CLK
    SLICE_X31Y26         FDCE                                         r  U5/cnt_bps_reg[7]/C
                         clock pessimism              0.237    -0.572    
                         clock uncertainty            0.188    -0.385    
    SLICE_X31Y26         FDCE (Hold_fdce_C_D)         0.105    -0.280    U5/cnt_bps_reg[7]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 U5/cnt_bps_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/cnt_bps_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.384%)  route 0.170ns (40.616%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.556    -0.570    U5/CLK
    SLICE_X31Y27         FDCE                                         r  U5/cnt_bps_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  U5/cnt_bps_reg[11]/Q
                         net (fo=3, routed)           0.170    -0.259    U5/cnt_bps_reg[11]
    SLICE_X31Y27         LUT2 (Prop_lut2_I1_O)        0.045    -0.214 r  U5/cnt_bps[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.214    U5/cnt_bps[8]_i_2_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.151 r  U5/cnt_bps_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.151    U5/cnt_bps_reg[8]_i_1_n_4
    SLICE_X31Y27         FDCE                                         r  U5/cnt_bps_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.822    -0.807    U5/CLK
    SLICE_X31Y27         FDCE                                         r  U5/cnt_bps_reg[11]/C
                         clock pessimism              0.237    -0.570    
                         clock uncertainty            0.188    -0.383    
    SLICE_X31Y27         FDCE (Hold_fdce_C_D)         0.105    -0.278    U5/cnt_bps_reg[11]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 U5/num_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/num_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.230ns (54.482%)  route 0.192ns (45.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.554    -0.572    U5/CLK
    SLICE_X29Y26         FDCE                                         r  U5/num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDCE (Prop_fdce_C_Q)         0.128    -0.444 f  U5/num_reg[0]/Q
                         net (fo=9, routed)           0.192    -0.252    U5/num_reg[0]
    SLICE_X29Y26         LUT2 (Prop_lut2_I1_O)        0.102    -0.150 r  U5/num[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.150    U5/p_0_in__0[0]
    SLICE_X29Y26         FDCE                                         r  U5/num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.820    -0.809    U5/CLK
    SLICE_X29Y26         FDCE                                         r  U5/num_reg[0]/C
                         clock pessimism              0.237    -0.572    
                         clock uncertainty            0.188    -0.385    
    SLICE_X29Y26         FDCE (Hold_fdce_C_D)         0.107    -0.278    U5/num_reg[0]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 U5/cnt_bps_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/cnt_bps_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.553    -0.573    U5/CLK
    SLICE_X31Y25         FDCE                                         r  U5/cnt_bps_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.432 f  U5/cnt_bps_reg[0]/Q
                         net (fo=2, routed)           0.168    -0.264    U5/cnt_bps_reg[0]
    SLICE_X31Y25         LUT2 (Prop_lut2_I0_O)        0.045    -0.219 r  U5/cnt_bps[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.219    U5/cnt_bps[0]_i_5_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.149 r  U5/cnt_bps_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.149    U5/cnt_bps_reg[0]_i_1_n_7
    SLICE_X31Y25         FDCE                                         r  U5/cnt_bps_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.819    -0.810    U5/CLK
    SLICE_X31Y25         FDCE                                         r  U5/cnt_bps_reg[0]/C
                         clock pessimism              0.237    -0.573    
                         clock uncertainty            0.188    -0.386    
    SLICE_X31Y25         FDCE (Hold_fdce_C_D)         0.105    -0.281    U5/cnt_bps_reg[0]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 U5/cnt_bps_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/cnt_bps_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.334%)  route 0.168ns (39.666%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.556    -0.570    U5/CLK
    SLICE_X31Y28         FDCE                                         r  U5/cnt_bps_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  U5/cnt_bps_reg[12]/Q
                         net (fo=2, routed)           0.168    -0.261    U5/cnt_bps_reg[12]
    SLICE_X31Y28         LUT2 (Prop_lut2_I1_O)        0.045    -0.216 r  U5/cnt_bps[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.216    U5/cnt_bps[12]_i_2_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.146 r  U5/cnt_bps_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.146    U5/cnt_bps_reg[12]_i_1_n_7
    SLICE_X31Y28         FDCE                                         r  U5/cnt_bps_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.823    -0.806    U5/CLK
    SLICE_X31Y28         FDCE                                         r  U5/cnt_bps_reg[12]/C
                         clock pessimism              0.236    -0.570    
                         clock uncertainty            0.188    -0.383    
    SLICE_X31Y28         FDCE (Hold_fdce_C_D)         0.105    -0.278    U5/cnt_bps_reg[12]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 U5/cnt_bps_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/cnt_bps_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.334%)  route 0.168ns (39.666%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.554    -0.572    U5/CLK
    SLICE_X31Y26         FDCE                                         r  U5/cnt_bps_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  U5/cnt_bps_reg[4]/Q
                         net (fo=2, routed)           0.168    -0.263    U5/cnt_bps_reg[4]
    SLICE_X31Y26         LUT2 (Prop_lut2_I1_O)        0.045    -0.218 r  U5/cnt_bps[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.218    U5/cnt_bps[4]_i_5_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.148 r  U5/cnt_bps_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.148    U5/cnt_bps_reg[4]_i_1_n_7
    SLICE_X31Y26         FDCE                                         r  U5/cnt_bps_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.820    -0.809    U5/CLK
    SLICE_X31Y26         FDCE                                         r  U5/cnt_bps_reg[4]/C
                         clock pessimism              0.237    -0.572    
                         clock uncertainty            0.188    -0.385    
    SLICE_X31Y26         FDCE (Hold_fdce_C_D)         0.105    -0.280    U5/cnt_bps_reg[4]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.131    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_x_reg[15][1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 1.275ns (21.076%)  route 4.774ns (78.924%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 5.333 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.605    -0.814    U3/clk_out1
    SLICE_X18Y21         FDCE                                         r  U3/cube_x_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDCE (Prop_fdce_C_Q)         0.478    -0.336 r  U3/cube_x_reg[0][5]/Q
                         net (fo=26, routed)          1.141     0.806    U3/head_x[5]
    SLICE_X14Y18         LUT6 (Prop_lut6_I3_O)        0.301     1.107 f  U3/cube_x[1][5]_i_50/O
                         net (fo=1, routed)           0.641     1.747    U3/cube_x[1][5]_i_50_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I3_O)        0.124     1.871 f  U3/cube_x[1][5]_i_19/O
                         net (fo=1, routed)           0.489     2.360    U3/hit_wall546_out
    SLICE_X12Y21         LUT6 (Prop_lut6_I5_O)        0.124     2.484 f  U3/cube_x[1][5]_i_9/O
                         net (fo=5, routed)           1.120     3.605    U3/cube_x[1][5]_i_9_n_0
    SLICE_X16Y21         LUT6 (Prop_lut6_I0_O)        0.124     3.729 f  U3/cube_x[1][5]_i_4/O
                         net (fo=2, routed)           0.322     4.051    U1/hit_wall1
    SLICE_X18Y21         LUT6 (Prop_lut6_I2_O)        0.124     4.175 r  U1/cube_x[1][5]_i_1/O
                         net (fo=180, routed)         1.060     5.236    U3/cube_x_reg[15][0]_0[0]
    SLICE_X8Y17          FDCE                                         r  U3/cube_x_reg[15][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.508     5.333    U3/clk_out1
    SLICE_X8Y17          FDCE                                         r  U3/cube_x_reg[15][1]/C
                         clock pessimism              0.498     5.831    
                         clock uncertainty           -0.178     5.653    
    SLICE_X8Y17          FDCE (Setup_fdce_C_CE)      -0.205     5.448    U3/cube_x_reg[15][1]
  -------------------------------------------------------------------
                         required time                          5.448    
                         arrival time                          -5.236    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_x_reg[2][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 1.275ns (21.076%)  route 4.774ns (78.924%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 5.333 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.605    -0.814    U3/clk_out1
    SLICE_X18Y21         FDCE                                         r  U3/cube_x_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDCE (Prop_fdce_C_Q)         0.478    -0.336 r  U3/cube_x_reg[0][5]/Q
                         net (fo=26, routed)          1.141     0.806    U3/head_x[5]
    SLICE_X14Y18         LUT6 (Prop_lut6_I3_O)        0.301     1.107 f  U3/cube_x[1][5]_i_50/O
                         net (fo=1, routed)           0.641     1.747    U3/cube_x[1][5]_i_50_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I3_O)        0.124     1.871 f  U3/cube_x[1][5]_i_19/O
                         net (fo=1, routed)           0.489     2.360    U3/hit_wall546_out
    SLICE_X12Y21         LUT6 (Prop_lut6_I5_O)        0.124     2.484 f  U3/cube_x[1][5]_i_9/O
                         net (fo=5, routed)           1.120     3.605    U3/cube_x[1][5]_i_9_n_0
    SLICE_X16Y21         LUT6 (Prop_lut6_I0_O)        0.124     3.729 f  U3/cube_x[1][5]_i_4/O
                         net (fo=2, routed)           0.322     4.051    U1/hit_wall1
    SLICE_X18Y21         LUT6 (Prop_lut6_I2_O)        0.124     4.175 r  U1/cube_x[1][5]_i_1/O
                         net (fo=180, routed)         1.060     5.236    U3/cube_x_reg[15][0]_0[0]
    SLICE_X9Y17          FDCE                                         r  U3/cube_x_reg[2][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.508     5.333    U3/clk_out1
    SLICE_X9Y17          FDCE                                         r  U3/cube_x_reg[2][0]/C
                         clock pessimism              0.498     5.831    
                         clock uncertainty           -0.178     5.653    
    SLICE_X9Y17          FDCE (Setup_fdce_C_CE)      -0.205     5.448    U3/cube_x_reg[2][0]
  -------------------------------------------------------------------
                         required time                          5.448    
                         arrival time                          -5.236    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_x_reg[3][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 1.275ns (21.076%)  route 4.774ns (78.924%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 5.333 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.605    -0.814    U3/clk_out1
    SLICE_X18Y21         FDCE                                         r  U3/cube_x_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDCE (Prop_fdce_C_Q)         0.478    -0.336 r  U3/cube_x_reg[0][5]/Q
                         net (fo=26, routed)          1.141     0.806    U3/head_x[5]
    SLICE_X14Y18         LUT6 (Prop_lut6_I3_O)        0.301     1.107 f  U3/cube_x[1][5]_i_50/O
                         net (fo=1, routed)           0.641     1.747    U3/cube_x[1][5]_i_50_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I3_O)        0.124     1.871 f  U3/cube_x[1][5]_i_19/O
                         net (fo=1, routed)           0.489     2.360    U3/hit_wall546_out
    SLICE_X12Y21         LUT6 (Prop_lut6_I5_O)        0.124     2.484 f  U3/cube_x[1][5]_i_9/O
                         net (fo=5, routed)           1.120     3.605    U3/cube_x[1][5]_i_9_n_0
    SLICE_X16Y21         LUT6 (Prop_lut6_I0_O)        0.124     3.729 f  U3/cube_x[1][5]_i_4/O
                         net (fo=2, routed)           0.322     4.051    U1/hit_wall1
    SLICE_X18Y21         LUT6 (Prop_lut6_I2_O)        0.124     4.175 r  U1/cube_x[1][5]_i_1/O
                         net (fo=180, routed)         1.060     5.236    U3/cube_x_reg[15][0]_0[0]
    SLICE_X9Y17          FDCE                                         r  U3/cube_x_reg[3][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.508     5.333    U3/clk_out1
    SLICE_X9Y17          FDCE                                         r  U3/cube_x_reg[3][0]/C
                         clock pessimism              0.498     5.831    
                         clock uncertainty           -0.178     5.653    
    SLICE_X9Y17          FDCE (Setup_fdce_C_CE)      -0.205     5.448    U3/cube_x_reg[3][0]
  -------------------------------------------------------------------
                         required time                          5.448    
                         arrival time                          -5.236    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_y_reg[15][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 1.275ns (21.076%)  route 4.774ns (78.924%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 5.333 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.605    -0.814    U3/clk_out1
    SLICE_X18Y21         FDCE                                         r  U3/cube_x_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDCE (Prop_fdce_C_Q)         0.478    -0.336 r  U3/cube_x_reg[0][5]/Q
                         net (fo=26, routed)          1.141     0.806    U3/head_x[5]
    SLICE_X14Y18         LUT6 (Prop_lut6_I3_O)        0.301     1.107 f  U3/cube_x[1][5]_i_50/O
                         net (fo=1, routed)           0.641     1.747    U3/cube_x[1][5]_i_50_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I3_O)        0.124     1.871 f  U3/cube_x[1][5]_i_19/O
                         net (fo=1, routed)           0.489     2.360    U3/hit_wall546_out
    SLICE_X12Y21         LUT6 (Prop_lut6_I5_O)        0.124     2.484 f  U3/cube_x[1][5]_i_9/O
                         net (fo=5, routed)           1.120     3.605    U3/cube_x[1][5]_i_9_n_0
    SLICE_X16Y21         LUT6 (Prop_lut6_I0_O)        0.124     3.729 f  U3/cube_x[1][5]_i_4/O
                         net (fo=2, routed)           0.322     4.051    U1/hit_wall1
    SLICE_X18Y21         LUT6 (Prop_lut6_I2_O)        0.124     4.175 r  U1/cube_x[1][5]_i_1/O
                         net (fo=180, routed)         1.060     5.236    U3/cube_x_reg[15][0]_0[0]
    SLICE_X9Y17          FDCE                                         r  U3/cube_y_reg[15][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.508     5.333    U3/clk_out1
    SLICE_X9Y17          FDCE                                         r  U3/cube_y_reg[15][5]/C
                         clock pessimism              0.498     5.831    
                         clock uncertainty           -0.178     5.653    
    SLICE_X9Y17          FDCE (Setup_fdce_C_CE)      -0.205     5.448    U3/cube_y_reg[15][5]
  -------------------------------------------------------------------
                         required time                          5.448    
                         arrival time                          -5.236    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_y_reg[3][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 1.275ns (21.076%)  route 4.774ns (78.924%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 5.333 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.605    -0.814    U3/clk_out1
    SLICE_X18Y21         FDCE                                         r  U3/cube_x_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDCE (Prop_fdce_C_Q)         0.478    -0.336 r  U3/cube_x_reg[0][5]/Q
                         net (fo=26, routed)          1.141     0.806    U3/head_x[5]
    SLICE_X14Y18         LUT6 (Prop_lut6_I3_O)        0.301     1.107 f  U3/cube_x[1][5]_i_50/O
                         net (fo=1, routed)           0.641     1.747    U3/cube_x[1][5]_i_50_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I3_O)        0.124     1.871 f  U3/cube_x[1][5]_i_19/O
                         net (fo=1, routed)           0.489     2.360    U3/hit_wall546_out
    SLICE_X12Y21         LUT6 (Prop_lut6_I5_O)        0.124     2.484 f  U3/cube_x[1][5]_i_9/O
                         net (fo=5, routed)           1.120     3.605    U3/cube_x[1][5]_i_9_n_0
    SLICE_X16Y21         LUT6 (Prop_lut6_I0_O)        0.124     3.729 f  U3/cube_x[1][5]_i_4/O
                         net (fo=2, routed)           0.322     4.051    U1/hit_wall1
    SLICE_X18Y21         LUT6 (Prop_lut6_I2_O)        0.124     4.175 r  U1/cube_x[1][5]_i_1/O
                         net (fo=180, routed)         1.060     5.236    U3/cube_x_reg[15][0]_0[0]
    SLICE_X8Y17          FDCE                                         r  U3/cube_y_reg[3][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.508     5.333    U3/clk_out1
    SLICE_X8Y17          FDCE                                         r  U3/cube_y_reg[3][4]/C
                         clock pessimism              0.498     5.831    
                         clock uncertainty           -0.178     5.653    
    SLICE_X8Y17          FDCE (Setup_fdce_C_CE)      -0.205     5.448    U3/cube_y_reg[3][4]
  -------------------------------------------------------------------
                         required time                          5.448    
                         arrival time                          -5.236    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_y_reg[4][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 1.275ns (21.076%)  route 4.774ns (78.924%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 5.333 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.605    -0.814    U3/clk_out1
    SLICE_X18Y21         FDCE                                         r  U3/cube_x_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDCE (Prop_fdce_C_Q)         0.478    -0.336 r  U3/cube_x_reg[0][5]/Q
                         net (fo=26, routed)          1.141     0.806    U3/head_x[5]
    SLICE_X14Y18         LUT6 (Prop_lut6_I3_O)        0.301     1.107 f  U3/cube_x[1][5]_i_50/O
                         net (fo=1, routed)           0.641     1.747    U3/cube_x[1][5]_i_50_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I3_O)        0.124     1.871 f  U3/cube_x[1][5]_i_19/O
                         net (fo=1, routed)           0.489     2.360    U3/hit_wall546_out
    SLICE_X12Y21         LUT6 (Prop_lut6_I5_O)        0.124     2.484 f  U3/cube_x[1][5]_i_9/O
                         net (fo=5, routed)           1.120     3.605    U3/cube_x[1][5]_i_9_n_0
    SLICE_X16Y21         LUT6 (Prop_lut6_I0_O)        0.124     3.729 f  U3/cube_x[1][5]_i_4/O
                         net (fo=2, routed)           0.322     4.051    U1/hit_wall1
    SLICE_X18Y21         LUT6 (Prop_lut6_I2_O)        0.124     4.175 r  U1/cube_x[1][5]_i_1/O
                         net (fo=180, routed)         1.060     5.236    U3/cube_x_reg[15][0]_0[0]
    SLICE_X9Y17          FDCE                                         r  U3/cube_y_reg[4][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.508     5.333    U3/clk_out1
    SLICE_X9Y17          FDCE                                         r  U3/cube_y_reg[4][4]/C
                         clock pessimism              0.498     5.831    
                         clock uncertainty           -0.178     5.653    
    SLICE_X9Y17          FDCE (Setup_fdce_C_CE)      -0.205     5.448    U3/cube_y_reg[4][4]
  -------------------------------------------------------------------
                         required time                          5.448    
                         arrival time                          -5.236    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_x_reg[4][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.022ns  (logic 1.275ns (21.171%)  route 4.747ns (78.829%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 5.331 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.605    -0.814    U3/clk_out1
    SLICE_X18Y21         FDCE                                         r  U3/cube_x_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDCE (Prop_fdce_C_Q)         0.478    -0.336 r  U3/cube_x_reg[0][5]/Q
                         net (fo=26, routed)          1.141     0.806    U3/head_x[5]
    SLICE_X14Y18         LUT6 (Prop_lut6_I3_O)        0.301     1.107 f  U3/cube_x[1][5]_i_50/O
                         net (fo=1, routed)           0.641     1.747    U3/cube_x[1][5]_i_50_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I3_O)        0.124     1.871 f  U3/cube_x[1][5]_i_19/O
                         net (fo=1, routed)           0.489     2.360    U3/hit_wall546_out
    SLICE_X12Y21         LUT6 (Prop_lut6_I5_O)        0.124     2.484 f  U3/cube_x[1][5]_i_9/O
                         net (fo=5, routed)           1.120     3.605    U3/cube_x[1][5]_i_9_n_0
    SLICE_X16Y21         LUT6 (Prop_lut6_I0_O)        0.124     3.729 f  U3/cube_x[1][5]_i_4/O
                         net (fo=2, routed)           0.322     4.051    U1/hit_wall1
    SLICE_X18Y21         LUT6 (Prop_lut6_I2_O)        0.124     4.175 r  U1/cube_x[1][5]_i_1/O
                         net (fo=180, routed)         1.033     5.209    U3/cube_x_reg[15][0]_0[0]
    SLICE_X9Y18          FDCE                                         r  U3/cube_x_reg[4][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.506     5.331    U3/clk_out1
    SLICE_X9Y18          FDCE                                         r  U3/cube_x_reg[4][0]/C
                         clock pessimism              0.498     5.829    
                         clock uncertainty           -0.178     5.651    
    SLICE_X9Y18          FDCE (Setup_fdce_C_CE)      -0.205     5.446    U3/cube_x_reg[4][0]
  -------------------------------------------------------------------
                         required time                          5.446    
                         arrival time                          -5.209    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_x_reg[4][1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.022ns  (logic 1.275ns (21.171%)  route 4.747ns (78.829%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 5.331 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.605    -0.814    U3/clk_out1
    SLICE_X18Y21         FDCE                                         r  U3/cube_x_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDCE (Prop_fdce_C_Q)         0.478    -0.336 r  U3/cube_x_reg[0][5]/Q
                         net (fo=26, routed)          1.141     0.806    U3/head_x[5]
    SLICE_X14Y18         LUT6 (Prop_lut6_I3_O)        0.301     1.107 f  U3/cube_x[1][5]_i_50/O
                         net (fo=1, routed)           0.641     1.747    U3/cube_x[1][5]_i_50_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I3_O)        0.124     1.871 f  U3/cube_x[1][5]_i_19/O
                         net (fo=1, routed)           0.489     2.360    U3/hit_wall546_out
    SLICE_X12Y21         LUT6 (Prop_lut6_I5_O)        0.124     2.484 f  U3/cube_x[1][5]_i_9/O
                         net (fo=5, routed)           1.120     3.605    U3/cube_x[1][5]_i_9_n_0
    SLICE_X16Y21         LUT6 (Prop_lut6_I0_O)        0.124     3.729 f  U3/cube_x[1][5]_i_4/O
                         net (fo=2, routed)           0.322     4.051    U1/hit_wall1
    SLICE_X18Y21         LUT6 (Prop_lut6_I2_O)        0.124     4.175 r  U1/cube_x[1][5]_i_1/O
                         net (fo=180, routed)         1.033     5.209    U3/cube_x_reg[15][0]_0[0]
    SLICE_X9Y18          FDCE                                         r  U3/cube_x_reg[4][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.506     5.331    U3/clk_out1
    SLICE_X9Y18          FDCE                                         r  U3/cube_x_reg[4][1]/C
                         clock pessimism              0.498     5.829    
                         clock uncertainty           -0.178     5.651    
    SLICE_X9Y18          FDCE (Setup_fdce_C_CE)      -0.205     5.446    U3/cube_x_reg[4][1]
  -------------------------------------------------------------------
                         required time                          5.446    
                         arrival time                          -5.209    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_y_reg[14][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.022ns  (logic 1.275ns (21.171%)  route 4.747ns (78.829%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 5.331 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.605    -0.814    U3/clk_out1
    SLICE_X18Y21         FDCE                                         r  U3/cube_x_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDCE (Prop_fdce_C_Q)         0.478    -0.336 r  U3/cube_x_reg[0][5]/Q
                         net (fo=26, routed)          1.141     0.806    U3/head_x[5]
    SLICE_X14Y18         LUT6 (Prop_lut6_I3_O)        0.301     1.107 f  U3/cube_x[1][5]_i_50/O
                         net (fo=1, routed)           0.641     1.747    U3/cube_x[1][5]_i_50_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I3_O)        0.124     1.871 f  U3/cube_x[1][5]_i_19/O
                         net (fo=1, routed)           0.489     2.360    U3/hit_wall546_out
    SLICE_X12Y21         LUT6 (Prop_lut6_I5_O)        0.124     2.484 f  U3/cube_x[1][5]_i_9/O
                         net (fo=5, routed)           1.120     3.605    U3/cube_x[1][5]_i_9_n_0
    SLICE_X16Y21         LUT6 (Prop_lut6_I0_O)        0.124     3.729 f  U3/cube_x[1][5]_i_4/O
                         net (fo=2, routed)           0.322     4.051    U1/hit_wall1
    SLICE_X18Y21         LUT6 (Prop_lut6_I2_O)        0.124     4.175 r  U1/cube_x[1][5]_i_1/O
                         net (fo=180, routed)         1.033     5.209    U3/cube_x_reg[15][0]_0[0]
    SLICE_X9Y18          FDCE                                         r  U3/cube_y_reg[14][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.506     5.331    U3/clk_out1
    SLICE_X9Y18          FDCE                                         r  U3/cube_y_reg[14][4]/C
                         clock pessimism              0.498     5.829    
                         clock uncertainty           -0.178     5.651    
    SLICE_X9Y18          FDCE (Setup_fdce_C_CE)      -0.205     5.446    U3/cube_y_reg[14][4]
  -------------------------------------------------------------------
                         required time                          5.446    
                         arrival time                          -5.209    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 U3/cube_x_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_y_reg[14][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.022ns  (logic 1.275ns (21.171%)  route 4.747ns (78.829%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 5.331 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.605    -0.814    U3/clk_out1
    SLICE_X18Y21         FDCE                                         r  U3/cube_x_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y21         FDCE (Prop_fdce_C_Q)         0.478    -0.336 r  U3/cube_x_reg[0][5]/Q
                         net (fo=26, routed)          1.141     0.806    U3/head_x[5]
    SLICE_X14Y18         LUT6 (Prop_lut6_I3_O)        0.301     1.107 f  U3/cube_x[1][5]_i_50/O
                         net (fo=1, routed)           0.641     1.747    U3/cube_x[1][5]_i_50_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I3_O)        0.124     1.871 f  U3/cube_x[1][5]_i_19/O
                         net (fo=1, routed)           0.489     2.360    U3/hit_wall546_out
    SLICE_X12Y21         LUT6 (Prop_lut6_I5_O)        0.124     2.484 f  U3/cube_x[1][5]_i_9/O
                         net (fo=5, routed)           1.120     3.605    U3/cube_x[1][5]_i_9_n_0
    SLICE_X16Y21         LUT6 (Prop_lut6_I0_O)        0.124     3.729 f  U3/cube_x[1][5]_i_4/O
                         net (fo=2, routed)           0.322     4.051    U1/hit_wall1
    SLICE_X18Y21         LUT6 (Prop_lut6_I2_O)        0.124     4.175 r  U1/cube_x[1][5]_i_1/O
                         net (fo=180, routed)         1.033     5.209    U3/cube_x_reg[15][0]_0[0]
    SLICE_X9Y18          FDCE                                         r  U3/cube_y_reg[14][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.506     5.331    U3/clk_out1
    SLICE_X9Y18          FDCE                                         r  U3/cube_y_reg[14][5]/C
                         clock pessimism              0.498     5.829    
                         clock uncertainty           -0.178     5.651    
    SLICE_X9Y18          FDCE (Setup_fdce_C_CE)      -0.205     5.446    U3/cube_y_reg[14][5]
  -------------------------------------------------------------------
                         required time                          5.446    
                         arrival time                          -5.209    
  -------------------------------------------------------------------
                         slack                                  0.237    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.127%)  route 0.134ns (41.873%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.586    -0.540    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y31         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[5]/Q
                         net (fo=1, routed)           0.134    -0.265    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[5]
    SLICE_X38Y32         LUT5 (Prop_lut5_I3_O)        0.045    -0.220 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.220    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[5]_i_1__1_n_0
    SLICE_X38Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.856    -0.773    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                         clock pessimism              0.248    -0.525    
                         clock uncertainty            0.178    -0.347    
    SLICE_X38Y32         FDRE (Hold_fdre_C_D)         0.120    -0.227    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.657%)  route 0.154ns (45.343%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.585    -0.541    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X37Y30         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[7]/Q
                         net (fo=1, routed)           0.154    -0.246    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[7]
    SLICE_X38Y32         LUT5 (Prop_lut5_I3_O)        0.045    -0.201 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[7]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.201    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[7]_i_1__1_n_0
    SLICE_X38Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.856    -0.773    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                         clock pessimism              0.248    -0.525    
                         clock uncertainty            0.178    -0.347    
    SLICE_X38Y32         FDRE (Hold_fdre_C_D)         0.121    -0.226    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.209ns (63.167%)  route 0.122ns (36.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.583    -0.543    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X34Y22         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/Q
                         net (fo=2, routed)           0.122    -0.258    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg_n_0_[3]
    SLICE_X37Y22         LUT6 (Prop_lut6_I1_O)        0.045    -0.213 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2[1]_i_1_n_0
    SLICE_X37Y22         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.851    -0.778    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X37Y22         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism              0.269    -0.509    
                         clock uncertainty            0.178    -0.331    
    SLICE_X37Y22         FDRE (Hold_fdre_C_D)         0.091    -0.240    rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.722%)  route 0.119ns (48.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.570    -0.556    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X0Y46          FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.128    -0.428 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.309    rgb2dvi/U0/ClockGenInternal.ClockGenX/oOut
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.250    -0.539    
                         clock uncertainty            0.178    -0.361    
    SLICE_X0Y47          FDPE (Hold_fdpe_C_D)         0.021    -0.340    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 U3/cube_x_reg[6][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_x_reg[7][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.612%)  route 0.148ns (44.388%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.559    -0.567    U3/clk_out1
    SLICE_X11Y18         FDCE                                         r  U3/cube_x_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  U3/cube_x_reg[6][5]/Q
                         net (fo=3, routed)           0.148    -0.278    U3/cube_x_reg[6]_10[5]
    SLICE_X13Y18         LUT2 (Prop_lut2_I0_O)        0.045    -0.233 r  U3/cube_x[7][5]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    U3/cube_x[7][5]_i_1_n_0
    SLICE_X13Y18         FDCE                                         r  U3/cube_x_reg[7][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.826    -0.803    U3/clk_out1
    SLICE_X13Y18         FDCE                                         r  U3/cube_x_reg[7][5]/C
                         clock pessimism              0.269    -0.534    
                         clock uncertainty            0.178    -0.356    
    SLICE_X13Y18         FDCE (Hold_fdce_C_D)         0.091    -0.265    U3/cube_x_reg[7][5]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 U3/cube_y_reg[13][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_y_reg[14][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.810%)  route 0.166ns (47.190%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.557    -0.569    U3/clk_out1
    SLICE_X12Y19         FDCE                                         r  U3/cube_y_reg[13][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  U3/cube_y_reg[13][1]/Q
                         net (fo=3, routed)           0.166    -0.262    U3/cube_y_reg[13]_25[1]
    SLICE_X11Y19         LUT2 (Prop_lut2_I0_O)        0.045    -0.217 r  U3/cube_y[14][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    U3/cube_y[14][1]_i_1_n_0
    SLICE_X11Y19         FDCE                                         r  U3/cube_y_reg[14][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.826    -0.803    U3/clk_out1
    SLICE_X11Y19         FDCE                                         r  U3/cube_y_reg[14][1]/C
                         clock pessimism              0.269    -0.534    
                         clock uncertainty            0.178    -0.356    
    SLICE_X11Y19         FDCE (Hold_fdce_C_D)         0.092    -0.264    U3/cube_y_reg[14][1]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.428%)  route 0.176ns (55.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.581    -0.545    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X37Y26         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg/Q
                         net (fo=1, routed)           0.176    -0.228    rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_1
    SLICE_X37Y30         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.854    -0.775    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X37Y30         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_2_reg/C
                         clock pessimism              0.248    -0.527    
                         clock uncertainty            0.178    -0.349    
    SLICE_X37Y30         FDRE (Hold_fdre_C_D)         0.070    -0.279    rgb2dvi/U0/DataEncoders[0].DataEncoder/pC0_2_reg
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 U3/cube_y_reg[10][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_y_reg[11][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.461%)  route 0.149ns (44.539%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.555    -0.571    U3/clk_out1
    SLICE_X13Y22         FDCE                                         r  U3/cube_y_reg[10][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  U3/cube_y_reg[10][1]/Q
                         net (fo=3, routed)           0.149    -0.281    U3/cube_y_reg[10]_19[1]
    SLICE_X13Y21         LUT2 (Prop_lut2_I0_O)        0.045    -0.236 r  U3/cube_y[11][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    U3/cube_y[11][1]_i_1_n_0
    SLICE_X13Y21         FDCE                                         r  U3/cube_y_reg[11][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.823    -0.806    U3/clk_out1
    SLICE_X13Y21         FDCE                                         r  U3/cube_y_reg[11][1]/C
                         clock pessimism              0.249    -0.557    
                         clock uncertainty            0.178    -0.379    
    SLICE_X13Y21         FDCE (Hold_fdce_C_D)         0.092    -0.287    U3/cube_y_reg[11][1]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 U3/cube_x_reg[9][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_x_reg[10][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.246ns (69.919%)  route 0.106ns (30.081%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.553    -0.573    U3/clk_out1
    SLICE_X18Y20         FDCE                                         r  U3/cube_x_reg[9][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y20         FDCE (Prop_fdce_C_Q)         0.148    -0.425 r  U3/cube_x_reg[9][0]/Q
                         net (fo=3, routed)           0.106    -0.320    U3/cube_x_reg[9]_16[0]
    SLICE_X18Y20         LUT2 (Prop_lut2_I0_O)        0.098    -0.222 r  U3/cube_x[10][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    U3/cube_x[10][0]_i_1_n_0
    SLICE_X18Y20         FDCE                                         r  U3/cube_x_reg[10][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.820    -0.809    U3/clk_out1
    SLICE_X18Y20         FDCE                                         r  U3/cube_x_reg[10][0]/C
                         clock pessimism              0.236    -0.573    
                         clock uncertainty            0.178    -0.395    
    SLICE_X18Y20         FDCE (Hold_fdce_C_D)         0.120    -0.275    U3/cube_x_reg[10][0]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 U2/random_num_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U2/apple_x_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.227ns (61.186%)  route 0.144ns (38.814%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.556    -0.570    U2/CLK
    SLICE_X23Y19         FDRE                                         r  U2/random_num_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y19         FDRE (Prop_fdre_C_Q)         0.128    -0.442 f  U2/random_num_reg[7]/Q
                         net (fo=9, routed)           0.144    -0.298    U2/p_0_in[2]
    SLICE_X22Y18         LUT6 (Prop_lut6_I2_O)        0.099    -0.199 r  U2/apple_x[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    U2/apple_x[0]_i_1_n_0
    SLICE_X22Y18         FDCE                                         r  U2/apple_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.825    -0.804    U2/CLK
    SLICE_X22Y18         FDCE                                         r  U2/apple_x_reg[0]/C
                         clock pessimism              0.249    -0.555    
                         clock uncertainty            0.178    -0.377    
    SLICE_X22Y18         FDCE (Hold_fdce_C_D)         0.121    -0.256    U2/apple_x_reg[0]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.057    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :           39  Failing Endpoints,  Worst Slack       -3.093ns,  Total Violation     -114.883ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.093ns  (required time - arrival time)
  Source:                 U5/rx_data_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U7/clk_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out1_clk_wiz_0_1 rise@20.201ns - clk_out2_clk_wiz_0 rise@20.045ns)
  Data Path Delay:        2.537ns  (logic 0.774ns (30.506%)  route 1.763ns (69.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 18.784 - 20.201 ) 
    Source Clock Delay      (SCD):    -0.812ns = ( 19.233 - 20.045 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.045    20.045 r  
    H4                                                0.000    20.045 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.045    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    21.476 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.709    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    15.845 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    17.530    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.626 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    19.233    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.478    19.711 f  U5/rx_data_r_reg[1]/Q
                         net (fo=11, routed)          0.980    20.691    U7/led_OBUF[1]
    SLICE_X28Y27         LUT6 (Prop_lut6_I2_O)        0.296    20.987 r  U7/clk_cnt[29]_i_1__0/O
                         net (fo=31, routed)          0.784    21.770    U7/clk_cnt[29]_i_1__0_n_0
    SLICE_X29Y29         FDCE                                         r  U7/clk_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.201    20.201 r  
    H4                                                0.000    20.201 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.201    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.562 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.724    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.596 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.201    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.292 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.492    18.784    U7/clk_out1
    SLICE_X29Y29         FDCE                                         r  U7/clk_cnt_reg[0]/C
                         clock pessimism              0.406    19.190    
                         clock uncertainty           -0.308    18.882    
    SLICE_X29Y29         FDCE (Setup_fdce_C_CE)      -0.205    18.677    U7/clk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         18.677    
                         arrival time                         -21.770    
  -------------------------------------------------------------------
                         slack                                 -3.093    

Slack (VIOLATED) :        -3.093ns  (required time - arrival time)
  Source:                 U5/rx_data_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U7/clk_cnt_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out1_clk_wiz_0_1 rise@20.201ns - clk_out2_clk_wiz_0 rise@20.045ns)
  Data Path Delay:        2.537ns  (logic 0.774ns (30.506%)  route 1.763ns (69.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 18.784 - 20.201 ) 
    Source Clock Delay      (SCD):    -0.812ns = ( 19.233 - 20.045 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.045    20.045 r  
    H4                                                0.000    20.045 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.045    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    21.476 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.709    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    15.845 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    17.530    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.626 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    19.233    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.478    19.711 f  U5/rx_data_r_reg[1]/Q
                         net (fo=11, routed)          0.980    20.691    U7/led_OBUF[1]
    SLICE_X28Y27         LUT6 (Prop_lut6_I2_O)        0.296    20.987 r  U7/clk_cnt[29]_i_1__0/O
                         net (fo=31, routed)          0.784    21.770    U7/clk_cnt[29]_i_1__0_n_0
    SLICE_X29Y29         FDCE                                         r  U7/clk_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.201    20.201 r  
    H4                                                0.000    20.201 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.201    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.562 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.724    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.596 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.201    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.292 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.492    18.784    U7/clk_out1
    SLICE_X29Y29         FDCE                                         r  U7/clk_cnt_reg[10]/C
                         clock pessimism              0.406    19.190    
                         clock uncertainty           -0.308    18.882    
    SLICE_X29Y29         FDCE (Setup_fdce_C_CE)      -0.205    18.677    U7/clk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         18.677    
                         arrival time                         -21.770    
  -------------------------------------------------------------------
                         slack                                 -3.093    

Slack (VIOLATED) :        -3.093ns  (required time - arrival time)
  Source:                 U5/rx_data_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U7/clk_cnt_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out1_clk_wiz_0_1 rise@20.201ns - clk_out2_clk_wiz_0 rise@20.045ns)
  Data Path Delay:        2.537ns  (logic 0.774ns (30.506%)  route 1.763ns (69.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 18.784 - 20.201 ) 
    Source Clock Delay      (SCD):    -0.812ns = ( 19.233 - 20.045 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.045    20.045 r  
    H4                                                0.000    20.045 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.045    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    21.476 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.709    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    15.845 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    17.530    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.626 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    19.233    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.478    19.711 f  U5/rx_data_r_reg[1]/Q
                         net (fo=11, routed)          0.980    20.691    U7/led_OBUF[1]
    SLICE_X28Y27         LUT6 (Prop_lut6_I2_O)        0.296    20.987 r  U7/clk_cnt[29]_i_1__0/O
                         net (fo=31, routed)          0.784    21.770    U7/clk_cnt[29]_i_1__0_n_0
    SLICE_X29Y29         FDCE                                         r  U7/clk_cnt_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.201    20.201 r  
    H4                                                0.000    20.201 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.201    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.562 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.724    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.596 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.201    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.292 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.492    18.784    U7/clk_out1
    SLICE_X29Y29         FDCE                                         r  U7/clk_cnt_reg[23]/C
                         clock pessimism              0.406    19.190    
                         clock uncertainty           -0.308    18.882    
    SLICE_X29Y29         FDCE (Setup_fdce_C_CE)      -0.205    18.677    U7/clk_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         18.677    
                         arrival time                         -21.770    
  -------------------------------------------------------------------
                         slack                                 -3.093    

Slack (VIOLATED) :        -3.093ns  (required time - arrival time)
  Source:                 U5/rx_data_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U7/clk_cnt_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out1_clk_wiz_0_1 rise@20.201ns - clk_out2_clk_wiz_0 rise@20.045ns)
  Data Path Delay:        2.537ns  (logic 0.774ns (30.506%)  route 1.763ns (69.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 18.784 - 20.201 ) 
    Source Clock Delay      (SCD):    -0.812ns = ( 19.233 - 20.045 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.045    20.045 r  
    H4                                                0.000    20.045 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.045    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    21.476 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.709    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    15.845 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    17.530    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.626 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    19.233    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.478    19.711 f  U5/rx_data_r_reg[1]/Q
                         net (fo=11, routed)          0.980    20.691    U7/led_OBUF[1]
    SLICE_X28Y27         LUT6 (Prop_lut6_I2_O)        0.296    20.987 r  U7/clk_cnt[29]_i_1__0/O
                         net (fo=31, routed)          0.784    21.770    U7/clk_cnt[29]_i_1__0_n_0
    SLICE_X29Y29         FDCE                                         r  U7/clk_cnt_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.201    20.201 r  
    H4                                                0.000    20.201 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.201    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.562 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.724    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.596 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.201    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.292 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.492    18.784    U7/clk_out1
    SLICE_X29Y29         FDCE                                         r  U7/clk_cnt_reg[24]/C
                         clock pessimism              0.406    19.190    
                         clock uncertainty           -0.308    18.882    
    SLICE_X29Y29         FDCE (Setup_fdce_C_CE)      -0.205    18.677    U7/clk_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         18.677    
                         arrival time                         -21.770    
  -------------------------------------------------------------------
                         slack                                 -3.093    

Slack (VIOLATED) :        -3.093ns  (required time - arrival time)
  Source:                 U5/rx_data_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U7/clk_cnt_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out1_clk_wiz_0_1 rise@20.201ns - clk_out2_clk_wiz_0 rise@20.045ns)
  Data Path Delay:        2.537ns  (logic 0.774ns (30.506%)  route 1.763ns (69.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 18.784 - 20.201 ) 
    Source Clock Delay      (SCD):    -0.812ns = ( 19.233 - 20.045 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.045    20.045 r  
    H4                                                0.000    20.045 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.045    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    21.476 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.709    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    15.845 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    17.530    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.626 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    19.233    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.478    19.711 f  U5/rx_data_r_reg[1]/Q
                         net (fo=11, routed)          0.980    20.691    U7/led_OBUF[1]
    SLICE_X28Y27         LUT6 (Prop_lut6_I2_O)        0.296    20.987 r  U7/clk_cnt[29]_i_1__0/O
                         net (fo=31, routed)          0.784    21.770    U7/clk_cnt[29]_i_1__0_n_0
    SLICE_X29Y29         FDCE                                         r  U7/clk_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.201    20.201 r  
    H4                                                0.000    20.201 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.201    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.562 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.724    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.596 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.201    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.292 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.492    18.784    U7/clk_out1
    SLICE_X29Y29         FDCE                                         r  U7/clk_cnt_reg[6]/C
                         clock pessimism              0.406    19.190    
                         clock uncertainty           -0.308    18.882    
    SLICE_X29Y29         FDCE (Setup_fdce_C_CE)      -0.205    18.677    U7/clk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         18.677    
                         arrival time                         -21.770    
  -------------------------------------------------------------------
                         slack                                 -3.093    

Slack (VIOLATED) :        -3.093ns  (required time - arrival time)
  Source:                 U5/rx_data_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U7/clk_cnt_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out1_clk_wiz_0_1 rise@20.201ns - clk_out2_clk_wiz_0 rise@20.045ns)
  Data Path Delay:        2.537ns  (logic 0.774ns (30.506%)  route 1.763ns (69.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 18.784 - 20.201 ) 
    Source Clock Delay      (SCD):    -0.812ns = ( 19.233 - 20.045 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.045    20.045 r  
    H4                                                0.000    20.045 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.045    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    21.476 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.709    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    15.845 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    17.530    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.626 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    19.233    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.478    19.711 f  U5/rx_data_r_reg[1]/Q
                         net (fo=11, routed)          0.980    20.691    U7/led_OBUF[1]
    SLICE_X28Y27         LUT6 (Prop_lut6_I2_O)        0.296    20.987 r  U7/clk_cnt[29]_i_1__0/O
                         net (fo=31, routed)          0.784    21.770    U7/clk_cnt[29]_i_1__0_n_0
    SLICE_X29Y29         FDCE                                         r  U7/clk_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.201    20.201 r  
    H4                                                0.000    20.201 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.201    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.562 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.724    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.596 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.201    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.292 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.492    18.784    U7/clk_out1
    SLICE_X29Y29         FDCE                                         r  U7/clk_cnt_reg[8]/C
                         clock pessimism              0.406    19.190    
                         clock uncertainty           -0.308    18.882    
    SLICE_X29Y29         FDCE (Setup_fdce_C_CE)      -0.205    18.677    U7/clk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         18.677    
                         arrival time                         -21.770    
  -------------------------------------------------------------------
                         slack                                 -3.093    

Slack (VIOLATED) :        -3.064ns  (required time - arrival time)
  Source:                 U5/rx_data_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U7/clk_cnt_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out1_clk_wiz_0_1 rise@20.201ns - clk_out2_clk_wiz_0 rise@20.045ns)
  Data Path Delay:        2.545ns  (logic 0.774ns (30.414%)  route 1.771ns (69.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 18.784 - 20.201 ) 
    Source Clock Delay      (SCD):    -0.812ns = ( 19.233 - 20.045 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.045    20.045 r  
    H4                                                0.000    20.045 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.045    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    21.476 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.709    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    15.845 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    17.530    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.626 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    19.233    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.478    19.711 f  U5/rx_data_r_reg[1]/Q
                         net (fo=11, routed)          0.980    20.691    U7/led_OBUF[1]
    SLICE_X28Y27         LUT6 (Prop_lut6_I2_O)        0.296    20.987 r  U7/clk_cnt[29]_i_1__0/O
                         net (fo=31, routed)          0.791    21.778    U7/clk_cnt[29]_i_1__0_n_0
    SLICE_X28Y29         FDCE                                         r  U7/clk_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.201    20.201 r  
    H4                                                0.000    20.201 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.201    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.562 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.724    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.596 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.201    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.292 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.492    18.784    U7/clk_out1
    SLICE_X28Y29         FDCE                                         r  U7/clk_cnt_reg[11]/C
                         clock pessimism              0.406    19.190    
                         clock uncertainty           -0.308    18.882    
    SLICE_X28Y29         FDCE (Setup_fdce_C_CE)      -0.169    18.713    U7/clk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         18.713    
                         arrival time                         -21.778    
  -------------------------------------------------------------------
                         slack                                 -3.064    

Slack (VIOLATED) :        -3.064ns  (required time - arrival time)
  Source:                 U5/rx_data_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U7/clk_cnt_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out1_clk_wiz_0_1 rise@20.201ns - clk_out2_clk_wiz_0 rise@20.045ns)
  Data Path Delay:        2.545ns  (logic 0.774ns (30.414%)  route 1.771ns (69.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 18.784 - 20.201 ) 
    Source Clock Delay      (SCD):    -0.812ns = ( 19.233 - 20.045 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.045    20.045 r  
    H4                                                0.000    20.045 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.045    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    21.476 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.709    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    15.845 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    17.530    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.626 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    19.233    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.478    19.711 f  U5/rx_data_r_reg[1]/Q
                         net (fo=11, routed)          0.980    20.691    U7/led_OBUF[1]
    SLICE_X28Y27         LUT6 (Prop_lut6_I2_O)        0.296    20.987 r  U7/clk_cnt[29]_i_1__0/O
                         net (fo=31, routed)          0.791    21.778    U7/clk_cnt[29]_i_1__0_n_0
    SLICE_X28Y29         FDCE                                         r  U7/clk_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.201    20.201 r  
    H4                                                0.000    20.201 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.201    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.562 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.724    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.596 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.201    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.292 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.492    18.784    U7/clk_out1
    SLICE_X28Y29         FDCE                                         r  U7/clk_cnt_reg[12]/C
                         clock pessimism              0.406    19.190    
                         clock uncertainty           -0.308    18.882    
    SLICE_X28Y29         FDCE (Setup_fdce_C_CE)      -0.169    18.713    U7/clk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         18.713    
                         arrival time                         -21.778    
  -------------------------------------------------------------------
                         slack                                 -3.064    

Slack (VIOLATED) :        -3.064ns  (required time - arrival time)
  Source:                 U5/rx_data_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U7/clk_cnt_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out1_clk_wiz_0_1 rise@20.201ns - clk_out2_clk_wiz_0 rise@20.045ns)
  Data Path Delay:        2.545ns  (logic 0.774ns (30.414%)  route 1.771ns (69.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 18.784 - 20.201 ) 
    Source Clock Delay      (SCD):    -0.812ns = ( 19.233 - 20.045 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.045    20.045 r  
    H4                                                0.000    20.045 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.045    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    21.476 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.709    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    15.845 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    17.530    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.626 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    19.233    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.478    19.711 f  U5/rx_data_r_reg[1]/Q
                         net (fo=11, routed)          0.980    20.691    U7/led_OBUF[1]
    SLICE_X28Y27         LUT6 (Prop_lut6_I2_O)        0.296    20.987 r  U7/clk_cnt[29]_i_1__0/O
                         net (fo=31, routed)          0.791    21.778    U7/clk_cnt[29]_i_1__0_n_0
    SLICE_X28Y29         FDCE                                         r  U7/clk_cnt_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.201    20.201 r  
    H4                                                0.000    20.201 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.201    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.562 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.724    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.596 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.201    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.292 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.492    18.784    U7/clk_out1
    SLICE_X28Y29         FDCE                                         r  U7/clk_cnt_reg[18]/C
                         clock pessimism              0.406    19.190    
                         clock uncertainty           -0.308    18.882    
    SLICE_X28Y29         FDCE (Setup_fdce_C_CE)      -0.169    18.713    U7/clk_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         18.713    
                         arrival time                         -21.778    
  -------------------------------------------------------------------
                         slack                                 -3.064    

Slack (VIOLATED) :        -3.064ns  (required time - arrival time)
  Source:                 U5/rx_data_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U7/clk_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out1_clk_wiz_0_1 rise@20.201ns - clk_out2_clk_wiz_0 rise@20.045ns)
  Data Path Delay:        2.545ns  (logic 0.774ns (30.414%)  route 1.771ns (69.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 18.784 - 20.201 ) 
    Source Clock Delay      (SCD):    -0.812ns = ( 19.233 - 20.045 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.045    20.045 r  
    H4                                                0.000    20.045 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.045    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    21.476 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.709    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    15.845 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    17.530    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.626 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    19.233    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.478    19.711 f  U5/rx_data_r_reg[1]/Q
                         net (fo=11, routed)          0.980    20.691    U7/led_OBUF[1]
    SLICE_X28Y27         LUT6 (Prop_lut6_I2_O)        0.296    20.987 r  U7/clk_cnt[29]_i_1__0/O
                         net (fo=31, routed)          0.791    21.778    U7/clk_cnt[29]_i_1__0_n_0
    SLICE_X28Y29         FDCE                                         r  U7/clk_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.201    20.201 r  
    H4                                                0.000    20.201 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.201    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.562 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.724    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.596 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.201    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.292 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.492    18.784    U7/clk_out1
    SLICE_X28Y29         FDCE                                         r  U7/clk_cnt_reg[1]/C
                         clock pessimism              0.406    19.190    
                         clock uncertainty           -0.308    18.882    
    SLICE_X28Y29         FDCE (Setup_fdce_C_CE)      -0.169    18.713    U7/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         18.713    
                         arrival time                         -21.778    
  -------------------------------------------------------------------
                         slack                                 -3.064    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 U5/rx_data_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U7/key_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.209ns (25.734%)  route 0.603ns (74.266%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.556    -0.570    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.406 r  U5/rx_data_r_reg[0]/Q
                         net (fo=11, routed)          0.603     0.197    U7/led_OBUF[0]
    SLICE_X29Y27         LUT5 (Prop_lut5_I3_O)        0.045     0.242 r  U7/key_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.242    U7/key_state[1]_i_1_n_0
    SLICE_X29Y27         FDCE                                         r  U7/key_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.822    -0.807    U7/clk_out1
    SLICE_X29Y27         FDCE                                         r  U7/key_state_reg[1]/C
                         clock pessimism              0.549    -0.258    
                         clock uncertainty            0.308     0.050    
    SLICE_X29Y27         FDCE (Hold_fdce_C_D)         0.092     0.142    U7/key_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.142    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 U5/rx_data_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U3/change_to_up_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.209ns (25.306%)  route 0.617ns (74.694%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.556    -0.570    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.406 f  U5/rx_data_r_reg[0]/Q
                         net (fo=11, routed)          0.617     0.211    U5/led_OBUF[0]
    SLICE_X27Y27         LUT2 (Prop_lut2_I0_O)        0.045     0.256 r  U5/change_to_up_i_1/O
                         net (fo=1, routed)           0.000     0.256    U3/change_to_up_reg_0
    SLICE_X27Y27         FDRE                                         r  U3/change_to_up_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.821    -0.808    U3/clk_out1
    SLICE_X27Y27         FDRE                                         r  U3/change_to_up_reg/C
                         clock pessimism              0.549    -0.259    
                         clock uncertainty            0.308     0.049    
    SLICE_X27Y27         FDRE (Hold_fdre_C_D)         0.092     0.141    U3/change_to_up_reg
  -------------------------------------------------------------------
                         required time                         -0.141    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 U5/rx_data_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U7/key_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.209ns (25.174%)  route 0.621ns (74.826%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.556    -0.570    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.406 r  U5/rx_data_r_reg[0]/Q
                         net (fo=11, routed)          0.621     0.215    U7/led_OBUF[0]
    SLICE_X29Y27         LUT6 (Prop_lut6_I4_O)        0.045     0.260 r  U7/key_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.260    U7/key_state[0]_i_1_n_0
    SLICE_X29Y27         FDCE                                         r  U7/key_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.822    -0.807    U7/clk_out1
    SLICE_X29Y27         FDCE                                         r  U7/key_state_reg[0]/C
                         clock pessimism              0.549    -0.258    
                         clock uncertainty            0.308     0.050    
    SLICE_X29Y27         FDCE (Hold_fdce_C_D)         0.092     0.142    U7/key_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.142    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 U5/rx_data_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U3/change_to_down_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.213ns (24.282%)  route 0.664ns (75.718%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.556    -0.570    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.406 r  U5/rx_data_r_reg[0]/Q
                         net (fo=11, routed)          0.664     0.258    U5/led_OBUF[0]
    SLICE_X28Y28         LUT2 (Prop_lut2_I0_O)        0.049     0.307 r  U5/change_to_down_i_1/O
                         net (fo=1, routed)           0.000     0.307    U3/change_to_down_reg_0
    SLICE_X28Y28         FDRE                                         r  U3/change_to_down_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.823    -0.806    U3/clk_out1
    SLICE_X28Y28         FDRE                                         r  U3/change_to_down_reg/C
                         clock pessimism              0.549    -0.257    
                         clock uncertainty            0.308     0.051    
    SLICE_X28Y28         FDRE (Hold_fdre_C_D)         0.131     0.182    U3/change_to_down_reg
  -------------------------------------------------------------------
                         required time                         -0.182    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 U5/rx_data_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U7/FSM_onehot_status_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.254ns (29.237%)  route 0.615ns (70.763%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.556    -0.570    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.406 f  U5/rx_data_r_reg[0]/Q
                         net (fo=11, routed)          0.350    -0.056    U7/led_OBUF[0]
    SLICE_X26Y27         LUT6 (Prop_lut6_I1_O)        0.045    -0.011 r  U7/FSM_onehot_status[0]_i_2/O
                         net (fo=1, routed)           0.265     0.253    U7/FSM_onehot_status[0]_i_2_n_0
    SLICE_X26Y27         LUT6 (Prop_lut6_I3_O)        0.045     0.298 r  U7/FSM_onehot_status[0]_i_1/O
                         net (fo=1, routed)           0.000     0.298    U7/FSM_onehot_status[0]_i_1_n_0
    SLICE_X26Y27         FDPE                                         r  U7/FSM_onehot_status_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.821    -0.808    U7/clk_out1
    SLICE_X26Y27         FDPE                                         r  U7/FSM_onehot_status_reg[0]/C
                         clock pessimism              0.549    -0.259    
                         clock uncertainty            0.308     0.049    
    SLICE_X26Y27         FDPE (Hold_fdpe_C_D)         0.120     0.169    U7/FSM_onehot_status_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.169    
                         arrival time                           0.298    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 U5/rx_data_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U3/change_to_left_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.246ns (29.067%)  route 0.600ns (70.933%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.556    -0.570    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.422 f  U5/rx_data_r_reg[1]/Q
                         net (fo=11, routed)          0.600     0.178    U5/led_OBUF[1]
    SLICE_X27Y27         LUT2 (Prop_lut2_I1_O)        0.098     0.276 r  U5/change_to_left_i_1/O
                         net (fo=1, routed)           0.000     0.276    U3/change_to_left_reg_0
    SLICE_X27Y27         FDRE                                         r  U3/change_to_left_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.821    -0.808    U3/clk_out1
    SLICE_X27Y27         FDRE                                         r  U3/change_to_left_reg/C
                         clock pessimism              0.549    -0.259    
                         clock uncertainty            0.308     0.049    
    SLICE_X27Y27         FDRE (Hold_fdre_C_D)         0.092     0.141    U3/change_to_left_reg
  -------------------------------------------------------------------
                         required time                         -0.141    
                         arrival time                           0.276    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 U5/rx_data_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U3/change_to_right_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.246ns (26.869%)  route 0.670ns (73.131%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.556    -0.570    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.422 f  U5/rx_data_r_reg[1]/Q
                         net (fo=11, routed)          0.670     0.247    U5/led_OBUF[1]
    SLICE_X28Y28         LUT2 (Prop_lut2_I0_O)        0.098     0.345 r  U5/change_to_right_i_1/O
                         net (fo=1, routed)           0.000     0.345    U3/change_to_right_reg_0
    SLICE_X28Y28         FDRE                                         r  U3/change_to_right_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.823    -0.806    U3/clk_out1
    SLICE_X28Y28         FDRE                                         r  U3/change_to_right_reg/C
                         clock pessimism              0.549    -0.257    
                         clock uncertainty            0.308     0.051    
    SLICE_X28Y28         FDRE (Hold_fdre_C_D)         0.120     0.171    U3/change_to_right_reg
  -------------------------------------------------------------------
                         required time                         -0.171    
                         arrival time                           0.345    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 U5/rx_data_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U7/FSM_onehot_status_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.291ns (32.171%)  route 0.614ns (67.829%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.556    -0.570    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.422 r  U5/rx_data_r_reg[1]/Q
                         net (fo=11, routed)          0.289    -0.133    U7/led_OBUF[1]
    SLICE_X29Y27         LUT6 (Prop_lut6_I3_O)        0.098    -0.035 r  U7/FSM_onehot_status[2]_i_4/O
                         net (fo=3, routed)           0.325     0.289    U7/FSM_onehot_status[2]_i_4_n_0
    SLICE_X29Y30         LUT3 (Prop_lut3_I1_O)        0.045     0.334 r  U7/FSM_onehot_status[1]_i_1/O
                         net (fo=1, routed)           0.000     0.334    U7/FSM_onehot_status[1]_i_1_n_0
    SLICE_X29Y30         FDCE                                         r  U7/FSM_onehot_status_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.825    -0.804    U7/clk_out1
    SLICE_X29Y30         FDCE                                         r  U7/FSM_onehot_status_reg[1]/C
                         clock pessimism              0.549    -0.255    
                         clock uncertainty            0.308     0.053    
    SLICE_X29Y30         FDCE (Hold_fdce_C_D)         0.092     0.145    U7/FSM_onehot_status_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 U5/rx_data_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U7/clk_cnt_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.246ns (30.451%)  route 0.562ns (69.549%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.556    -0.570    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.422 f  U5/rx_data_r_reg[1]/Q
                         net (fo=11, routed)          0.324    -0.099    U7/led_OBUF[1]
    SLICE_X28Y27         LUT6 (Prop_lut6_I2_O)        0.098    -0.001 r  U7/clk_cnt[29]_i_1__0/O
                         net (fo=31, routed)          0.238     0.237    U7/clk_cnt[29]_i_1__0_n_0
    SLICE_X30Y27         FDCE                                         r  U7/clk_cnt_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.822    -0.807    U7/clk_out1
    SLICE_X30Y27         FDCE                                         r  U7/clk_cnt_reg[29]/C
                         clock pessimism              0.549    -0.258    
                         clock uncertainty            0.308     0.050    
    SLICE_X30Y27         FDCE (Hold_fdce_C_CE)       -0.016     0.034    U7/clk_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.237    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 U5/rx_data_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U7/FSM_onehot_status_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.291ns (31.705%)  route 0.627ns (68.295%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.556    -0.570    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.422 r  U5/rx_data_r_reg[1]/Q
                         net (fo=11, routed)          0.289    -0.133    U7/led_OBUF[1]
    SLICE_X29Y27         LUT6 (Prop_lut6_I3_O)        0.098    -0.035 r  U7/FSM_onehot_status[2]_i_4/O
                         net (fo=3, routed)           0.338     0.302    U7/FSM_onehot_status[2]_i_4_n_0
    SLICE_X29Y27         LUT6 (Prop_lut6_I4_O)        0.045     0.347 r  U7/FSM_onehot_status[2]_i_1/O
                         net (fo=1, routed)           0.000     0.347    U7/FSM_onehot_status[2]_i_1_n_0
    SLICE_X29Y27         FDCE                                         r  U7/FSM_onehot_status_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.822    -0.807    U7/clk_out1
    SLICE_X29Y27         FDCE                                         r  U7/FSM_onehot_status_reg[2]/C
                         clock pessimism              0.549    -0.258    
                         clock uncertainty            0.308     0.050    
    SLICE_X29Y27         FDCE (Hold_fdce_C_D)         0.092     0.142    U7/FSM_onehot_status_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.142    
                         arrival time                           0.347    
  -------------------------------------------------------------------
                         slack                                  0.205    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :           39  Failing Endpoints,  Worst Slack       -3.091ns,  Total Violation     -114.803ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.091ns  (required time - arrival time)
  Source:                 U5/rx_data_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U7/clk_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out1_clk_wiz_0_1 rise@20.201ns - clk_out2_clk_wiz_0_1 rise@20.045ns)
  Data Path Delay:        2.537ns  (logic 0.774ns (30.506%)  route 1.763ns (69.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 18.784 - 20.201 ) 
    Source Clock Delay      (SCD):    -0.812ns = ( 19.233 - 20.045 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.045    20.045 r  
    H4                                                0.000    20.045 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.045    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    21.476 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.709    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    15.845 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    17.530    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.626 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    19.233    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.478    19.711 f  U5/rx_data_r_reg[1]/Q
                         net (fo=11, routed)          0.980    20.691    U7/led_OBUF[1]
    SLICE_X28Y27         LUT6 (Prop_lut6_I2_O)        0.296    20.987 r  U7/clk_cnt[29]_i_1__0/O
                         net (fo=31, routed)          0.784    21.770    U7/clk_cnt[29]_i_1__0_n_0
    SLICE_X29Y29         FDCE                                         r  U7/clk_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.201    20.201 r  
    H4                                                0.000    20.201 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.201    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.562 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.724    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.596 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.201    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.292 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.492    18.784    U7/clk_out1
    SLICE_X29Y29         FDCE                                         r  U7/clk_cnt_reg[0]/C
                         clock pessimism              0.406    19.190    
                         clock uncertainty           -0.306    18.884    
    SLICE_X29Y29         FDCE (Setup_fdce_C_CE)      -0.205    18.679    U7/clk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         18.679    
                         arrival time                         -21.770    
  -------------------------------------------------------------------
                         slack                                 -3.091    

Slack (VIOLATED) :        -3.091ns  (required time - arrival time)
  Source:                 U5/rx_data_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U7/clk_cnt_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out1_clk_wiz_0_1 rise@20.201ns - clk_out2_clk_wiz_0_1 rise@20.045ns)
  Data Path Delay:        2.537ns  (logic 0.774ns (30.506%)  route 1.763ns (69.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 18.784 - 20.201 ) 
    Source Clock Delay      (SCD):    -0.812ns = ( 19.233 - 20.045 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.045    20.045 r  
    H4                                                0.000    20.045 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.045    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    21.476 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.709    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    15.845 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    17.530    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.626 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    19.233    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.478    19.711 f  U5/rx_data_r_reg[1]/Q
                         net (fo=11, routed)          0.980    20.691    U7/led_OBUF[1]
    SLICE_X28Y27         LUT6 (Prop_lut6_I2_O)        0.296    20.987 r  U7/clk_cnt[29]_i_1__0/O
                         net (fo=31, routed)          0.784    21.770    U7/clk_cnt[29]_i_1__0_n_0
    SLICE_X29Y29         FDCE                                         r  U7/clk_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.201    20.201 r  
    H4                                                0.000    20.201 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.201    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.562 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.724    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.596 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.201    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.292 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.492    18.784    U7/clk_out1
    SLICE_X29Y29         FDCE                                         r  U7/clk_cnt_reg[10]/C
                         clock pessimism              0.406    19.190    
                         clock uncertainty           -0.306    18.884    
    SLICE_X29Y29         FDCE (Setup_fdce_C_CE)      -0.205    18.679    U7/clk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         18.679    
                         arrival time                         -21.770    
  -------------------------------------------------------------------
                         slack                                 -3.091    

Slack (VIOLATED) :        -3.091ns  (required time - arrival time)
  Source:                 U5/rx_data_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U7/clk_cnt_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out1_clk_wiz_0_1 rise@20.201ns - clk_out2_clk_wiz_0_1 rise@20.045ns)
  Data Path Delay:        2.537ns  (logic 0.774ns (30.506%)  route 1.763ns (69.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 18.784 - 20.201 ) 
    Source Clock Delay      (SCD):    -0.812ns = ( 19.233 - 20.045 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.045    20.045 r  
    H4                                                0.000    20.045 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.045    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    21.476 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.709    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    15.845 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    17.530    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.626 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    19.233    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.478    19.711 f  U5/rx_data_r_reg[1]/Q
                         net (fo=11, routed)          0.980    20.691    U7/led_OBUF[1]
    SLICE_X28Y27         LUT6 (Prop_lut6_I2_O)        0.296    20.987 r  U7/clk_cnt[29]_i_1__0/O
                         net (fo=31, routed)          0.784    21.770    U7/clk_cnt[29]_i_1__0_n_0
    SLICE_X29Y29         FDCE                                         r  U7/clk_cnt_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.201    20.201 r  
    H4                                                0.000    20.201 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.201    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.562 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.724    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.596 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.201    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.292 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.492    18.784    U7/clk_out1
    SLICE_X29Y29         FDCE                                         r  U7/clk_cnt_reg[23]/C
                         clock pessimism              0.406    19.190    
                         clock uncertainty           -0.306    18.884    
    SLICE_X29Y29         FDCE (Setup_fdce_C_CE)      -0.205    18.679    U7/clk_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         18.679    
                         arrival time                         -21.770    
  -------------------------------------------------------------------
                         slack                                 -3.091    

Slack (VIOLATED) :        -3.091ns  (required time - arrival time)
  Source:                 U5/rx_data_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U7/clk_cnt_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out1_clk_wiz_0_1 rise@20.201ns - clk_out2_clk_wiz_0_1 rise@20.045ns)
  Data Path Delay:        2.537ns  (logic 0.774ns (30.506%)  route 1.763ns (69.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 18.784 - 20.201 ) 
    Source Clock Delay      (SCD):    -0.812ns = ( 19.233 - 20.045 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.045    20.045 r  
    H4                                                0.000    20.045 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.045    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    21.476 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.709    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    15.845 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    17.530    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.626 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    19.233    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.478    19.711 f  U5/rx_data_r_reg[1]/Q
                         net (fo=11, routed)          0.980    20.691    U7/led_OBUF[1]
    SLICE_X28Y27         LUT6 (Prop_lut6_I2_O)        0.296    20.987 r  U7/clk_cnt[29]_i_1__0/O
                         net (fo=31, routed)          0.784    21.770    U7/clk_cnt[29]_i_1__0_n_0
    SLICE_X29Y29         FDCE                                         r  U7/clk_cnt_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.201    20.201 r  
    H4                                                0.000    20.201 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.201    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.562 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.724    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.596 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.201    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.292 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.492    18.784    U7/clk_out1
    SLICE_X29Y29         FDCE                                         r  U7/clk_cnt_reg[24]/C
                         clock pessimism              0.406    19.190    
                         clock uncertainty           -0.306    18.884    
    SLICE_X29Y29         FDCE (Setup_fdce_C_CE)      -0.205    18.679    U7/clk_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         18.679    
                         arrival time                         -21.770    
  -------------------------------------------------------------------
                         slack                                 -3.091    

Slack (VIOLATED) :        -3.091ns  (required time - arrival time)
  Source:                 U5/rx_data_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U7/clk_cnt_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out1_clk_wiz_0_1 rise@20.201ns - clk_out2_clk_wiz_0_1 rise@20.045ns)
  Data Path Delay:        2.537ns  (logic 0.774ns (30.506%)  route 1.763ns (69.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 18.784 - 20.201 ) 
    Source Clock Delay      (SCD):    -0.812ns = ( 19.233 - 20.045 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.045    20.045 r  
    H4                                                0.000    20.045 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.045    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    21.476 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.709    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    15.845 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    17.530    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.626 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    19.233    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.478    19.711 f  U5/rx_data_r_reg[1]/Q
                         net (fo=11, routed)          0.980    20.691    U7/led_OBUF[1]
    SLICE_X28Y27         LUT6 (Prop_lut6_I2_O)        0.296    20.987 r  U7/clk_cnt[29]_i_1__0/O
                         net (fo=31, routed)          0.784    21.770    U7/clk_cnt[29]_i_1__0_n_0
    SLICE_X29Y29         FDCE                                         r  U7/clk_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.201    20.201 r  
    H4                                                0.000    20.201 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.201    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.562 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.724    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.596 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.201    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.292 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.492    18.784    U7/clk_out1
    SLICE_X29Y29         FDCE                                         r  U7/clk_cnt_reg[6]/C
                         clock pessimism              0.406    19.190    
                         clock uncertainty           -0.306    18.884    
    SLICE_X29Y29         FDCE (Setup_fdce_C_CE)      -0.205    18.679    U7/clk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         18.679    
                         arrival time                         -21.770    
  -------------------------------------------------------------------
                         slack                                 -3.091    

Slack (VIOLATED) :        -3.091ns  (required time - arrival time)
  Source:                 U5/rx_data_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U7/clk_cnt_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out1_clk_wiz_0_1 rise@20.201ns - clk_out2_clk_wiz_0_1 rise@20.045ns)
  Data Path Delay:        2.537ns  (logic 0.774ns (30.506%)  route 1.763ns (69.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 18.784 - 20.201 ) 
    Source Clock Delay      (SCD):    -0.812ns = ( 19.233 - 20.045 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.045    20.045 r  
    H4                                                0.000    20.045 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.045    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    21.476 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.709    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    15.845 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    17.530    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.626 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    19.233    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.478    19.711 f  U5/rx_data_r_reg[1]/Q
                         net (fo=11, routed)          0.980    20.691    U7/led_OBUF[1]
    SLICE_X28Y27         LUT6 (Prop_lut6_I2_O)        0.296    20.987 r  U7/clk_cnt[29]_i_1__0/O
                         net (fo=31, routed)          0.784    21.770    U7/clk_cnt[29]_i_1__0_n_0
    SLICE_X29Y29         FDCE                                         r  U7/clk_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.201    20.201 r  
    H4                                                0.000    20.201 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.201    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.562 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.724    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.596 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.201    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.292 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.492    18.784    U7/clk_out1
    SLICE_X29Y29         FDCE                                         r  U7/clk_cnt_reg[8]/C
                         clock pessimism              0.406    19.190    
                         clock uncertainty           -0.306    18.884    
    SLICE_X29Y29         FDCE (Setup_fdce_C_CE)      -0.205    18.679    U7/clk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         18.679    
                         arrival time                         -21.770    
  -------------------------------------------------------------------
                         slack                                 -3.091    

Slack (VIOLATED) :        -3.062ns  (required time - arrival time)
  Source:                 U5/rx_data_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U7/clk_cnt_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out1_clk_wiz_0_1 rise@20.201ns - clk_out2_clk_wiz_0_1 rise@20.045ns)
  Data Path Delay:        2.545ns  (logic 0.774ns (30.414%)  route 1.771ns (69.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 18.784 - 20.201 ) 
    Source Clock Delay      (SCD):    -0.812ns = ( 19.233 - 20.045 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.045    20.045 r  
    H4                                                0.000    20.045 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.045    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    21.476 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.709    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    15.845 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    17.530    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.626 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    19.233    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.478    19.711 f  U5/rx_data_r_reg[1]/Q
                         net (fo=11, routed)          0.980    20.691    U7/led_OBUF[1]
    SLICE_X28Y27         LUT6 (Prop_lut6_I2_O)        0.296    20.987 r  U7/clk_cnt[29]_i_1__0/O
                         net (fo=31, routed)          0.791    21.778    U7/clk_cnt[29]_i_1__0_n_0
    SLICE_X28Y29         FDCE                                         r  U7/clk_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.201    20.201 r  
    H4                                                0.000    20.201 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.201    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.562 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.724    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.596 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.201    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.292 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.492    18.784    U7/clk_out1
    SLICE_X28Y29         FDCE                                         r  U7/clk_cnt_reg[11]/C
                         clock pessimism              0.406    19.190    
                         clock uncertainty           -0.306    18.884    
    SLICE_X28Y29         FDCE (Setup_fdce_C_CE)      -0.169    18.715    U7/clk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         18.715    
                         arrival time                         -21.778    
  -------------------------------------------------------------------
                         slack                                 -3.062    

Slack (VIOLATED) :        -3.062ns  (required time - arrival time)
  Source:                 U5/rx_data_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U7/clk_cnt_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out1_clk_wiz_0_1 rise@20.201ns - clk_out2_clk_wiz_0_1 rise@20.045ns)
  Data Path Delay:        2.545ns  (logic 0.774ns (30.414%)  route 1.771ns (69.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 18.784 - 20.201 ) 
    Source Clock Delay      (SCD):    -0.812ns = ( 19.233 - 20.045 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.045    20.045 r  
    H4                                                0.000    20.045 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.045    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    21.476 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.709    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    15.845 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    17.530    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.626 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    19.233    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.478    19.711 f  U5/rx_data_r_reg[1]/Q
                         net (fo=11, routed)          0.980    20.691    U7/led_OBUF[1]
    SLICE_X28Y27         LUT6 (Prop_lut6_I2_O)        0.296    20.987 r  U7/clk_cnt[29]_i_1__0/O
                         net (fo=31, routed)          0.791    21.778    U7/clk_cnt[29]_i_1__0_n_0
    SLICE_X28Y29         FDCE                                         r  U7/clk_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.201    20.201 r  
    H4                                                0.000    20.201 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.201    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.562 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.724    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.596 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.201    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.292 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.492    18.784    U7/clk_out1
    SLICE_X28Y29         FDCE                                         r  U7/clk_cnt_reg[12]/C
                         clock pessimism              0.406    19.190    
                         clock uncertainty           -0.306    18.884    
    SLICE_X28Y29         FDCE (Setup_fdce_C_CE)      -0.169    18.715    U7/clk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         18.715    
                         arrival time                         -21.778    
  -------------------------------------------------------------------
                         slack                                 -3.062    

Slack (VIOLATED) :        -3.062ns  (required time - arrival time)
  Source:                 U5/rx_data_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U7/clk_cnt_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out1_clk_wiz_0_1 rise@20.201ns - clk_out2_clk_wiz_0_1 rise@20.045ns)
  Data Path Delay:        2.545ns  (logic 0.774ns (30.414%)  route 1.771ns (69.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 18.784 - 20.201 ) 
    Source Clock Delay      (SCD):    -0.812ns = ( 19.233 - 20.045 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.045    20.045 r  
    H4                                                0.000    20.045 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.045    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    21.476 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.709    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    15.845 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    17.530    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.626 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    19.233    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.478    19.711 f  U5/rx_data_r_reg[1]/Q
                         net (fo=11, routed)          0.980    20.691    U7/led_OBUF[1]
    SLICE_X28Y27         LUT6 (Prop_lut6_I2_O)        0.296    20.987 r  U7/clk_cnt[29]_i_1__0/O
                         net (fo=31, routed)          0.791    21.778    U7/clk_cnt[29]_i_1__0_n_0
    SLICE_X28Y29         FDCE                                         r  U7/clk_cnt_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.201    20.201 r  
    H4                                                0.000    20.201 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.201    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.562 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.724    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.596 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.201    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.292 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.492    18.784    U7/clk_out1
    SLICE_X28Y29         FDCE                                         r  U7/clk_cnt_reg[18]/C
                         clock pessimism              0.406    19.190    
                         clock uncertainty           -0.306    18.884    
    SLICE_X28Y29         FDCE (Setup_fdce_C_CE)      -0.169    18.715    U7/clk_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         18.715    
                         arrival time                         -21.778    
  -------------------------------------------------------------------
                         slack                                 -3.062    

Slack (VIOLATED) :        -3.062ns  (required time - arrival time)
  Source:                 U5/rx_data_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U7/clk_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out1_clk_wiz_0_1 rise@20.201ns - clk_out2_clk_wiz_0_1 rise@20.045ns)
  Data Path Delay:        2.545ns  (logic 0.774ns (30.414%)  route 1.771ns (69.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 18.784 - 20.201 ) 
    Source Clock Delay      (SCD):    -0.812ns = ( 19.233 - 20.045 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.045    20.045 r  
    H4                                                0.000    20.045 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.045    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431    21.476 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.709    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    15.845 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    17.530    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    17.626 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    19.233    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.478    19.711 f  U5/rx_data_r_reg[1]/Q
                         net (fo=11, routed)          0.980    20.691    U7/led_OBUF[1]
    SLICE_X28Y27         LUT6 (Prop_lut6_I2_O)        0.296    20.987 r  U7/clk_cnt[29]_i_1__0/O
                         net (fo=31, routed)          0.791    21.778    U7/clk_cnt[29]_i_1__0_n_0
    SLICE_X28Y29         FDCE                                         r  U7/clk_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.201    20.201 r  
    H4                                                0.000    20.201 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    20.201    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.562 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.724    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    15.596 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    17.201    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.292 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.492    18.784    U7/clk_out1
    SLICE_X28Y29         FDCE                                         r  U7/clk_cnt_reg[1]/C
                         clock pessimism              0.406    19.190    
                         clock uncertainty           -0.306    18.884    
    SLICE_X28Y29         FDCE (Setup_fdce_C_CE)      -0.169    18.715    U7/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         18.715    
                         arrival time                         -21.778    
  -------------------------------------------------------------------
                         slack                                 -3.062    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 U5/rx_data_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U7/key_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.209ns (25.734%)  route 0.603ns (74.266%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.556    -0.570    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.406 r  U5/rx_data_r_reg[0]/Q
                         net (fo=11, routed)          0.603     0.197    U7/led_OBUF[0]
    SLICE_X29Y27         LUT5 (Prop_lut5_I3_O)        0.045     0.242 r  U7/key_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.242    U7/key_state[1]_i_1_n_0
    SLICE_X29Y27         FDCE                                         r  U7/key_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.822    -0.807    U7/clk_out1
    SLICE_X29Y27         FDCE                                         r  U7/key_state_reg[1]/C
                         clock pessimism              0.549    -0.258    
                         clock uncertainty            0.306     0.048    
    SLICE_X29Y27         FDCE (Hold_fdce_C_D)         0.092     0.140    U7/key_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.140    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 U5/rx_data_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U3/change_to_up_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.209ns (25.306%)  route 0.617ns (74.694%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.556    -0.570    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.406 f  U5/rx_data_r_reg[0]/Q
                         net (fo=11, routed)          0.617     0.211    U5/led_OBUF[0]
    SLICE_X27Y27         LUT2 (Prop_lut2_I0_O)        0.045     0.256 r  U5/change_to_up_i_1/O
                         net (fo=1, routed)           0.000     0.256    U3/change_to_up_reg_0
    SLICE_X27Y27         FDRE                                         r  U3/change_to_up_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.821    -0.808    U3/clk_out1
    SLICE_X27Y27         FDRE                                         r  U3/change_to_up_reg/C
                         clock pessimism              0.549    -0.259    
                         clock uncertainty            0.306     0.047    
    SLICE_X27Y27         FDRE (Hold_fdre_C_D)         0.092     0.139    U3/change_to_up_reg
  -------------------------------------------------------------------
                         required time                         -0.139    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 U5/rx_data_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U7/key_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.209ns (25.174%)  route 0.621ns (74.826%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.556    -0.570    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.406 r  U5/rx_data_r_reg[0]/Q
                         net (fo=11, routed)          0.621     0.215    U7/led_OBUF[0]
    SLICE_X29Y27         LUT6 (Prop_lut6_I4_O)        0.045     0.260 r  U7/key_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.260    U7/key_state[0]_i_1_n_0
    SLICE_X29Y27         FDCE                                         r  U7/key_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.822    -0.807    U7/clk_out1
    SLICE_X29Y27         FDCE                                         r  U7/key_state_reg[0]/C
                         clock pessimism              0.549    -0.258    
                         clock uncertainty            0.306     0.048    
    SLICE_X29Y27         FDCE (Hold_fdce_C_D)         0.092     0.140    U7/key_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.140    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 U5/rx_data_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U3/change_to_down_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.213ns (24.282%)  route 0.664ns (75.718%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.556    -0.570    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.406 r  U5/rx_data_r_reg[0]/Q
                         net (fo=11, routed)          0.664     0.258    U5/led_OBUF[0]
    SLICE_X28Y28         LUT2 (Prop_lut2_I0_O)        0.049     0.307 r  U5/change_to_down_i_1/O
                         net (fo=1, routed)           0.000     0.307    U3/change_to_down_reg_0
    SLICE_X28Y28         FDRE                                         r  U3/change_to_down_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.823    -0.806    U3/clk_out1
    SLICE_X28Y28         FDRE                                         r  U3/change_to_down_reg/C
                         clock pessimism              0.549    -0.257    
                         clock uncertainty            0.306     0.049    
    SLICE_X28Y28         FDRE (Hold_fdre_C_D)         0.131     0.180    U3/change_to_down_reg
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 U5/rx_data_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U7/FSM_onehot_status_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.254ns (29.237%)  route 0.615ns (70.763%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.556    -0.570    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.406 f  U5/rx_data_r_reg[0]/Q
                         net (fo=11, routed)          0.350    -0.056    U7/led_OBUF[0]
    SLICE_X26Y27         LUT6 (Prop_lut6_I1_O)        0.045    -0.011 r  U7/FSM_onehot_status[0]_i_2/O
                         net (fo=1, routed)           0.265     0.253    U7/FSM_onehot_status[0]_i_2_n_0
    SLICE_X26Y27         LUT6 (Prop_lut6_I3_O)        0.045     0.298 r  U7/FSM_onehot_status[0]_i_1/O
                         net (fo=1, routed)           0.000     0.298    U7/FSM_onehot_status[0]_i_1_n_0
    SLICE_X26Y27         FDPE                                         r  U7/FSM_onehot_status_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.821    -0.808    U7/clk_out1
    SLICE_X26Y27         FDPE                                         r  U7/FSM_onehot_status_reg[0]/C
                         clock pessimism              0.549    -0.259    
                         clock uncertainty            0.306     0.047    
    SLICE_X26Y27         FDPE (Hold_fdpe_C_D)         0.120     0.167    U7/FSM_onehot_status_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.167    
                         arrival time                           0.298    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 U5/rx_data_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U3/change_to_left_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.246ns (29.067%)  route 0.600ns (70.933%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.556    -0.570    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.422 f  U5/rx_data_r_reg[1]/Q
                         net (fo=11, routed)          0.600     0.178    U5/led_OBUF[1]
    SLICE_X27Y27         LUT2 (Prop_lut2_I1_O)        0.098     0.276 r  U5/change_to_left_i_1/O
                         net (fo=1, routed)           0.000     0.276    U3/change_to_left_reg_0
    SLICE_X27Y27         FDRE                                         r  U3/change_to_left_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.821    -0.808    U3/clk_out1
    SLICE_X27Y27         FDRE                                         r  U3/change_to_left_reg/C
                         clock pessimism              0.549    -0.259    
                         clock uncertainty            0.306     0.047    
    SLICE_X27Y27         FDRE (Hold_fdre_C_D)         0.092     0.139    U3/change_to_left_reg
  -------------------------------------------------------------------
                         required time                         -0.139    
                         arrival time                           0.276    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 U5/rx_data_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U3/change_to_right_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.246ns (26.869%)  route 0.670ns (73.131%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.556    -0.570    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.422 f  U5/rx_data_r_reg[1]/Q
                         net (fo=11, routed)          0.670     0.247    U5/led_OBUF[1]
    SLICE_X28Y28         LUT2 (Prop_lut2_I0_O)        0.098     0.345 r  U5/change_to_right_i_1/O
                         net (fo=1, routed)           0.000     0.345    U3/change_to_right_reg_0
    SLICE_X28Y28         FDRE                                         r  U3/change_to_right_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.823    -0.806    U3/clk_out1
    SLICE_X28Y28         FDRE                                         r  U3/change_to_right_reg/C
                         clock pessimism              0.549    -0.257    
                         clock uncertainty            0.306     0.049    
    SLICE_X28Y28         FDRE (Hold_fdre_C_D)         0.120     0.169    U3/change_to_right_reg
  -------------------------------------------------------------------
                         required time                         -0.169    
                         arrival time                           0.345    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 U5/rx_data_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U7/FSM_onehot_status_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.291ns (32.171%)  route 0.614ns (67.829%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.556    -0.570    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.422 r  U5/rx_data_r_reg[1]/Q
                         net (fo=11, routed)          0.289    -0.133    U7/led_OBUF[1]
    SLICE_X29Y27         LUT6 (Prop_lut6_I3_O)        0.098    -0.035 r  U7/FSM_onehot_status[2]_i_4/O
                         net (fo=3, routed)           0.325     0.289    U7/FSM_onehot_status[2]_i_4_n_0
    SLICE_X29Y30         LUT3 (Prop_lut3_I1_O)        0.045     0.334 r  U7/FSM_onehot_status[1]_i_1/O
                         net (fo=1, routed)           0.000     0.334    U7/FSM_onehot_status[1]_i_1_n_0
    SLICE_X29Y30         FDCE                                         r  U7/FSM_onehot_status_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.825    -0.804    U7/clk_out1
    SLICE_X29Y30         FDCE                                         r  U7/FSM_onehot_status_reg[1]/C
                         clock pessimism              0.549    -0.255    
                         clock uncertainty            0.306     0.051    
    SLICE_X29Y30         FDCE (Hold_fdce_C_D)         0.092     0.143    U7/FSM_onehot_status_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.143    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 U5/rx_data_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U7/clk_cnt_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.246ns (30.451%)  route 0.562ns (69.549%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.556    -0.570    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.422 f  U5/rx_data_r_reg[1]/Q
                         net (fo=11, routed)          0.324    -0.099    U7/led_OBUF[1]
    SLICE_X28Y27         LUT6 (Prop_lut6_I2_O)        0.098    -0.001 r  U7/clk_cnt[29]_i_1__0/O
                         net (fo=31, routed)          0.238     0.237    U7/clk_cnt[29]_i_1__0_n_0
    SLICE_X30Y27         FDCE                                         r  U7/clk_cnt_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.822    -0.807    U7/clk_out1
    SLICE_X30Y27         FDCE                                         r  U7/clk_cnt_reg[29]/C
                         clock pessimism              0.549    -0.258    
                         clock uncertainty            0.306     0.048    
    SLICE_X30Y27         FDCE (Hold_fdce_C_CE)       -0.016     0.032    U7/clk_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.237    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 U5/rx_data_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U7/FSM_onehot_status_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.291ns (31.705%)  route 0.627ns (68.295%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.556    -0.570    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.422 r  U5/rx_data_r_reg[1]/Q
                         net (fo=11, routed)          0.289    -0.133    U7/led_OBUF[1]
    SLICE_X29Y27         LUT6 (Prop_lut6_I3_O)        0.098    -0.035 r  U7/FSM_onehot_status[2]_i_4/O
                         net (fo=3, routed)           0.338     0.302    U7/FSM_onehot_status[2]_i_4_n_0
    SLICE_X29Y27         LUT6 (Prop_lut6_I4_O)        0.045     0.347 r  U7/FSM_onehot_status[2]_i_1/O
                         net (fo=1, routed)           0.000     0.347    U7/FSM_onehot_status[2]_i_1_n_0
    SLICE_X29Y27         FDCE                                         r  U7/FSM_onehot_status_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.822    -0.807    U7/clk_out1
    SLICE_X29Y27         FDCE                                         r  U7/FSM_onehot_status_reg[2]/C
                         clock pessimism              0.549    -0.258    
                         clock uncertainty            0.306     0.048    
    SLICE_X29Y27         FDCE (Hold_fdce_C_D)         0.092     0.140    U7/FSM_onehot_status_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.140    
                         arrival time                           0.347    
  -------------------------------------------------------------------
                         slack                                  0.207    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  PixelClkIO_1

Setup :            0  Failing Endpoints,  Worst Slack        1.108ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.108ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.067ns  (logic 0.478ns (6.764%)  route 6.589ns (93.236%))
  Logic Levels:           0  
  Clock Path Skew:        3.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 8.535 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.698    -0.721    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y38         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDPE (Prop_fdpe_C_Q)         0.478    -0.243 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.589     6.346    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y25         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546     8.535    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y25         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     9.025    
                         clock uncertainty           -0.551     8.474    
    OLOGIC_X1Y25         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.454    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.454    
                         arrival time                          -6.346    
  -------------------------------------------------------------------
                         slack                                  1.108    

Slack (MET) :             1.249ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.926ns  (logic 0.478ns (6.901%)  route 6.448ns (93.099%))
  Logic Levels:           0  
  Clock Path Skew:        3.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 8.535 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.698    -0.721    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y38         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDPE (Prop_fdpe_C_Q)         0.478    -0.243 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.448     6.206    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y26         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546     8.535    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y26         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.025    
                         clock uncertainty           -0.551     8.474    
    OLOGIC_X1Y26         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.454    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.454    
                         arrival time                          -6.206    
  -------------------------------------------------------------------
                         slack                                  1.249    

Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.924ns  (logic 0.478ns (6.904%)  route 6.446ns (93.096%))
  Logic Levels:           0  
  Clock Path Skew:        3.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 8.538 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.698    -0.721    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y38         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDPE (Prop_fdpe_C_Q)         0.478    -0.243 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.446     6.203    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549     8.538    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     9.028    
                         clock uncertainty           -0.551     8.477    
    OLOGIC_X1Y29         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.457    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.457    
                         arrival time                          -6.203    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             1.303ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.875ns  (logic 0.478ns (6.953%)  route 6.397ns (93.047%))
  Logic Levels:           0  
  Clock Path Skew:        3.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 8.538 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.698    -0.721    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y38         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDPE (Prop_fdpe_C_Q)         0.478    -0.243 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.397     6.154    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549     8.538    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.028    
                         clock uncertainty           -0.551     8.477    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.457    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.457    
                         arrival time                          -6.154    
  -------------------------------------------------------------------
                         slack                                  1.303    

Slack (MET) :             1.401ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.776ns  (logic 0.478ns (7.055%)  route 6.298ns (92.945%))
  Logic Levels:           0  
  Clock Path Skew:        3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 8.537 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.698    -0.721    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y38         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDPE (Prop_fdpe_C_Q)         0.478    -0.243 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.298     6.055    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548     8.537    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     9.027    
                         clock uncertainty           -0.551     8.476    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.456    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.456    
                         arrival time                          -6.055    
  -------------------------------------------------------------------
                         slack                                  1.401    

Slack (MET) :             1.552ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.625ns  (logic 0.478ns (7.215%)  route 6.147ns (92.785%))
  Logic Levels:           0  
  Clock Path Skew:        3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 8.537 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.698    -0.721    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y38         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDPE (Prop_fdpe_C_Q)         0.478    -0.243 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.147     5.904    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548     8.537    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.027    
                         clock uncertainty           -0.551     8.476    
    OLOGIC_X1Y28         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.456    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.456    
                         arrival time                          -5.904    
  -------------------------------------------------------------------
                         slack                                  1.552    

Slack (MET) :             1.596ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.586ns  (logic 0.478ns (7.258%)  route 6.108ns (92.742%))
  Logic Levels:           0  
  Clock Path Skew:        3.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.808ns = ( 8.542 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.698    -0.721    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y38         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDPE (Prop_fdpe_C_Q)         0.478    -0.243 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.108     5.865    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553     8.542    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     9.032    
                         clock uncertainty           -0.551     8.481    
    OLOGIC_X1Y31         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.461    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.461    
                         arrival time                          -5.865    
  -------------------------------------------------------------------
                         slack                                  1.596    

Slack (MET) :             1.753ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.429ns  (logic 0.478ns (7.435%)  route 5.951ns (92.565%))
  Logic Levels:           0  
  Clock Path Skew:        3.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.808ns = ( 8.542 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.698    -0.721    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y38         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDPE (Prop_fdpe_C_Q)         0.478    -0.243 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.951     5.708    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553     8.542    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.032    
                         clock uncertainty           -0.551     8.481    
    OLOGIC_X1Y32         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.461    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.461    
                         arrival time                          -5.708    
  -------------------------------------------------------------------
                         slack                                  1.753    

Slack (MET) :             2.462ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.121ns  (logic 0.456ns (7.449%)  route 5.665ns (92.551%))
  Logic Levels:           0  
  Clock Path Skew:        3.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.808ns = ( 8.542 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.692    -0.727    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y32         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDSE (Prop_fdse_C_Q)         0.456    -0.271 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           5.665     5.395    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553     8.542    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.032    
                         clock uncertainty           -0.551     8.481    
    OLOGIC_X1Y32         OSERDESE2 (Setup_oserdese2_CLKDIV_D5)
                                                     -0.625     7.856    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.856    
                         arrival time                          -5.395    
  -------------------------------------------------------------------
                         slack                                  2.462    

Slack (MET) :             2.533ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.056ns  (logic 0.456ns (7.530%)  route 5.600ns (92.470%))
  Logic Levels:           0  
  Clock Path Skew:        3.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 8.537 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.681    -0.738    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X37Y25         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDSE (Prop_fdse_C_Q)         0.456    -0.282 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           5.600     5.318    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[8]
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548     8.537    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     9.027    
                         clock uncertainty           -0.551     8.476    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625     7.851    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.851    
                         arrival time                          -5.318    
  -------------------------------------------------------------------
                         slack                                  2.533    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.439ns  (logic 0.141ns (5.782%)  route 2.298ns (94.218%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.584    -0.542    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y29         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           2.298     1.896    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.551     1.672    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.691    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.443ns  (logic 0.164ns (6.714%)  route 2.279ns (93.286%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.584    -0.542    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y29         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDSE (Prop_fdse_C_Q)         0.164    -0.378 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.279     1.900    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[8]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.551     1.672    
    OLOGIC_X1Y29         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.691    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 0.148ns (6.189%)  route 2.243ns (93.811%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.584    -0.542    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y29         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDSE (Prop_fdse_C_Q)         0.148    -0.394 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.243     1.849    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[9]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.551     1.672    
    OLOGIC_X1Y29         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.035     1.637    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.444ns  (logic 0.141ns (5.768%)  route 2.303ns (94.232%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.587    -0.539    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y32         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDSE (Prop_fdse_C_Q)         0.141    -0.398 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.303     1.905    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.551     1.674    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     1.693    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.395ns  (logic 0.148ns (6.179%)  route 2.247ns (93.821%))
  Logic Levels:           0  
  Clock Path Skew:        1.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.581    -0.545    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y26         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE (Prop_fdre_C_Q)         0.148    -0.397 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.247     1.850    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[5]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     0.617    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.120    
                         clock uncertainty            0.551     1.670    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                     -0.034     1.636    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.451ns  (logic 0.141ns (5.753%)  route 2.310ns (94.247%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.584    -0.542    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y29         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDSE (Prop_fdse_C_Q)         0.141    -0.401 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.310     1.909    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.551     1.672    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     1.691    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.451ns  (logic 0.164ns (6.691%)  route 2.287ns (93.309%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.586    -0.540    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y31         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.287     1.911    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.551     1.674    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     1.693    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 0.128ns (5.334%)  route 2.272ns (94.666%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.586    -0.540    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y31         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDSE (Prop_fdse_C_Q)         0.128    -0.412 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.272     1.859    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[9]
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.551     1.674    
    OLOGIC_X1Y31         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.035     1.639    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 0.128ns (5.333%)  route 2.272ns (94.667%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.584    -0.542    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y29         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.128    -0.414 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.272     1.858    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[5]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.551     1.672    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                     -0.035     1.637    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 0.141ns (5.739%)  route 2.316ns (94.261%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.551ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.486ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.584    -0.542    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y29         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.316     1.915    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.551     1.672    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     1.691    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.223    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  PixelClkIO_1

Setup :            0  Failing Endpoints,  Worst Slack        1.108ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.108ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.067ns  (logic 0.478ns (6.764%)  route 6.589ns (93.236%))
  Logic Levels:           0  
  Clock Path Skew:        3.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 8.535 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.698    -0.721    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y38         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDPE (Prop_fdpe_C_Q)         0.478    -0.243 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.589     6.346    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y25         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546     8.535    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y25         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     9.025    
                         clock uncertainty           -0.550     8.474    
    OLOGIC_X1Y25         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.454    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.454    
                         arrival time                          -6.346    
  -------------------------------------------------------------------
                         slack                                  1.108    

Slack (MET) :             1.249ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.926ns  (logic 0.478ns (6.901%)  route 6.448ns (93.099%))
  Logic Levels:           0  
  Clock Path Skew:        3.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 8.535 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.698    -0.721    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y38         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDPE (Prop_fdpe_C_Q)         0.478    -0.243 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.448     6.206    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y26         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546     8.535    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y26         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.025    
                         clock uncertainty           -0.550     8.474    
    OLOGIC_X1Y26         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.454    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.454    
                         arrival time                          -6.206    
  -------------------------------------------------------------------
                         slack                                  1.249    

Slack (MET) :             1.255ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.924ns  (logic 0.478ns (6.904%)  route 6.446ns (93.096%))
  Logic Levels:           0  
  Clock Path Skew:        3.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 8.538 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.698    -0.721    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y38         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDPE (Prop_fdpe_C_Q)         0.478    -0.243 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.446     6.203    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549     8.538    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     9.028    
                         clock uncertainty           -0.550     8.477    
    OLOGIC_X1Y29         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.457    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.457    
                         arrival time                          -6.203    
  -------------------------------------------------------------------
                         slack                                  1.255    

Slack (MET) :             1.304ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.875ns  (logic 0.478ns (6.953%)  route 6.397ns (93.047%))
  Logic Levels:           0  
  Clock Path Skew:        3.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 8.538 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.698    -0.721    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y38         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDPE (Prop_fdpe_C_Q)         0.478    -0.243 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.397     6.154    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549     8.538    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.028    
                         clock uncertainty           -0.550     8.477    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.457    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.457    
                         arrival time                          -6.154    
  -------------------------------------------------------------------
                         slack                                  1.304    

Slack (MET) :             1.402ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.776ns  (logic 0.478ns (7.055%)  route 6.298ns (92.945%))
  Logic Levels:           0  
  Clock Path Skew:        3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 8.537 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.698    -0.721    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y38         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDPE (Prop_fdpe_C_Q)         0.478    -0.243 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.298     6.055    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548     8.537    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     9.027    
                         clock uncertainty           -0.550     8.476    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.456    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.456    
                         arrival time                          -6.055    
  -------------------------------------------------------------------
                         slack                                  1.402    

Slack (MET) :             1.552ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.625ns  (logic 0.478ns (7.215%)  route 6.147ns (92.785%))
  Logic Levels:           0  
  Clock Path Skew:        3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 8.537 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.698    -0.721    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y38         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDPE (Prop_fdpe_C_Q)         0.478    -0.243 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.147     5.904    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548     8.537    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.027    
                         clock uncertainty           -0.550     8.476    
    OLOGIC_X1Y28         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.456    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.456    
                         arrival time                          -5.904    
  -------------------------------------------------------------------
                         slack                                  1.552    

Slack (MET) :             1.596ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.586ns  (logic 0.478ns (7.258%)  route 6.108ns (92.742%))
  Logic Levels:           0  
  Clock Path Skew:        3.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.808ns = ( 8.542 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.698    -0.721    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y38         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDPE (Prop_fdpe_C_Q)         0.478    -0.243 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.108     5.865    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553     8.542    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     9.032    
                         clock uncertainty           -0.550     8.481    
    OLOGIC_X1Y31         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.461    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.461    
                         arrival time                          -5.865    
  -------------------------------------------------------------------
                         slack                                  1.596    

Slack (MET) :             1.753ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.429ns  (logic 0.478ns (7.435%)  route 5.951ns (92.565%))
  Logic Levels:           0  
  Clock Path Skew:        3.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.808ns = ( 8.542 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.698    -0.721    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y38         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDPE (Prop_fdpe_C_Q)         0.478    -0.243 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.951     5.708    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553     8.542    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.032    
                         clock uncertainty           -0.550     8.481    
    OLOGIC_X1Y32         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.461    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.461    
                         arrival time                          -5.708    
  -------------------------------------------------------------------
                         slack                                  1.753    

Slack (MET) :             2.462ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.121ns  (logic 0.456ns (7.449%)  route 5.665ns (92.551%))
  Logic Levels:           0  
  Clock Path Skew:        3.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.808ns = ( 8.542 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.692    -0.727    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y32         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDSE (Prop_fdse_C_Q)         0.456    -0.271 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           5.665     5.395    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553     8.542    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.032    
                         clock uncertainty           -0.550     8.481    
    OLOGIC_X1Y32         OSERDESE2 (Setup_oserdese2_CLKDIV_D5)
                                                     -0.625     7.856    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.856    
                         arrival time                          -5.395    
  -------------------------------------------------------------------
                         slack                                  2.462    

Slack (MET) :             2.534ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.056ns  (logic 0.456ns (7.530%)  route 5.600ns (92.470%))
  Logic Levels:           0  
  Clock Path Skew:        3.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 8.537 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.681    -0.738    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X37Y25         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDSE (Prop_fdse_C_Q)         0.456    -0.282 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           5.600     5.318    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[8]
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548     8.537    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     9.027    
                         clock uncertainty           -0.550     8.476    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625     7.851    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.851    
                         arrival time                          -5.318    
  -------------------------------------------------------------------
                         slack                                  2.534    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.439ns  (logic 0.141ns (5.782%)  route 2.298ns (94.218%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.584    -0.542    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y29         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           2.298     1.896    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.550     1.672    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.691    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.443ns  (logic 0.164ns (6.714%)  route 2.279ns (93.286%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.584    -0.542    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y29         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDSE (Prop_fdse_C_Q)         0.164    -0.378 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.279     1.900    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[8]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.550     1.672    
    OLOGIC_X1Y29         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.691    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 0.148ns (6.189%)  route 2.243ns (93.811%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.584    -0.542    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y29         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDSE (Prop_fdse_C_Q)         0.148    -0.394 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.243     1.849    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[9]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.550     1.672    
    OLOGIC_X1Y29         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.035     1.637    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.444ns  (logic 0.141ns (5.768%)  route 2.303ns (94.232%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.587    -0.539    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y32         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDSE (Prop_fdse_C_Q)         0.141    -0.398 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.303     1.905    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.550     1.674    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     1.693    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.395ns  (logic 0.148ns (6.179%)  route 2.247ns (93.821%))
  Logic Levels:           0  
  Clock Path Skew:        1.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.581    -0.545    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y26         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE (Prop_fdre_C_Q)         0.148    -0.397 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.247     1.850    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[5]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     0.617    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.120    
                         clock uncertainty            0.550     1.670    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                     -0.034     1.636    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.451ns  (logic 0.141ns (5.753%)  route 2.310ns (94.247%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.584    -0.542    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y29         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDSE (Prop_fdse_C_Q)         0.141    -0.401 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.310     1.909    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.550     1.672    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     1.691    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.451ns  (logic 0.164ns (6.691%)  route 2.287ns (93.309%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.586    -0.540    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y31         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.287     1.911    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.550     1.674    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     1.693    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 0.128ns (5.334%)  route 2.272ns (94.666%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.586    -0.540    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y31         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDSE (Prop_fdse_C_Q)         0.128    -0.412 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.272     1.859    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[9]
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.550     1.674    
    OLOGIC_X1Y31         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.035     1.639    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 0.128ns (5.333%)  route 2.272ns (94.667%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.584    -0.542    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y29         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.128    -0.414 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.272     1.858    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[5]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.550     1.672    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                     -0.035     1.637    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 0.141ns (5.739%)  route 2.316ns (94.261%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.550ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.584    -0.542    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y29         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.316     1.915    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.550     1.672    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     1.691    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.223    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.866ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.866ns  (required time - arrival time)
  Source:                 U5/cnt_bps_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/num_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0_1 rise@10.022ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.624ns  (logic 0.856ns (18.512%)  route 3.768ns (81.488%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 8.601 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    -0.812    U5/CLK
    SLICE_X31Y27         FDCE                                         r  U5/cnt_bps_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.356 f  U5/cnt_bps_reg[11]/Q
                         net (fo=3, routed)           1.312     0.956    U5/cnt_bps_reg[11]
    SLICE_X27Y26         LUT6 (Prop_lut6_I0_O)        0.124     1.080 r  U5/rx_data_temp_r[1]_i_4/O
                         net (fo=1, routed)           0.437     1.517    U5/rx_data_temp_r[1]_i_4_n_0
    SLICE_X27Y27         LUT3 (Prop_lut3_I1_O)        0.124     1.641 r  U5/rx_data_temp_r[1]_i_2/O
                         net (fo=8, routed)           1.149     2.790    U5/bps_sig
    SLICE_X29Y29         LUT3 (Prop_lut3_I0_O)        0.152     2.942 r  U5/num[1]_i_1/O
                         net (fo=1, routed)           0.870     3.812    U5/p_0_in__0[1]
    SLICE_X29Y26         FDCE                                         r  U5/num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.488     8.601    U5/CLK
    SLICE_X29Y26         FDCE                                         r  U5/num_reg[1]/C
                         clock pessimism              0.570     9.172    
                         clock uncertainty           -0.188     8.984    
    SLICE_X29Y26         FDCE (Setup_fdce_C_D)       -0.305     8.679    U5/num_reg[1]
  -------------------------------------------------------------------
                         required time                          8.679    
                         arrival time                          -3.812    
  -------------------------------------------------------------------
                         slack                                  4.866    

Slack (MET) :             5.028ns  (required time - arrival time)
  Source:                 U5/cnt_bps_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/rx_data_temp_r_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0_1 rise@10.022ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.596ns  (logic 0.828ns (18.014%)  route 3.768ns (81.986%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 8.599 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    -0.812    U5/CLK
    SLICE_X31Y27         FDCE                                         r  U5/cnt_bps_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.356 f  U5/cnt_bps_reg[11]/Q
                         net (fo=3, routed)           1.312     0.956    U5/cnt_bps_reg[11]
    SLICE_X27Y26         LUT6 (Prop_lut6_I0_O)        0.124     1.080 r  U5/rx_data_temp_r[1]_i_4/O
                         net (fo=1, routed)           0.437     1.517    U5/rx_data_temp_r[1]_i_4_n_0
    SLICE_X27Y27         LUT3 (Prop_lut3_I1_O)        0.124     1.641 r  U5/rx_data_temp_r[1]_i_2/O
                         net (fo=8, routed)           1.294     2.936    U5/bps_sig
    SLICE_X28Y30         LUT6 (Prop_lut6_I5_O)        0.124     3.060 r  U5/rx_data_temp_r[1]_i_1/O
                         net (fo=1, routed)           0.725     3.785    U5/rx_data_temp_r[1]_i_1_n_0
    SLICE_X28Y24         FDCE                                         r  U5/rx_data_temp_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.486     8.599    U5/CLK
    SLICE_X28Y24         FDCE                                         r  U5/rx_data_temp_r_reg[1]/C
                         clock pessimism              0.570     9.170    
                         clock uncertainty           -0.188     8.982    
    SLICE_X28Y24         FDCE (Setup_fdce_C_CE)      -0.169     8.813    U5/rx_data_temp_r_reg[1]
  -------------------------------------------------------------------
                         required time                          8.813    
                         arrival time                          -3.785    
  -------------------------------------------------------------------
                         slack                                  5.028    

Slack (MET) :             5.617ns  (required time - arrival time)
  Source:                 U5/cnt_bps_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/num_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0_1 rise@10.022ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.978ns  (logic 0.828ns (20.816%)  route 3.150ns (79.184%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.605 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    -0.812    U5/CLK
    SLICE_X31Y27         FDCE                                         r  U5/cnt_bps_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.356 f  U5/cnt_bps_reg[11]/Q
                         net (fo=3, routed)           1.312     0.956    U5/cnt_bps_reg[11]
    SLICE_X27Y26         LUT6 (Prop_lut6_I0_O)        0.124     1.080 r  U5/rx_data_temp_r[1]_i_4/O
                         net (fo=1, routed)           0.437     1.517    U5/rx_data_temp_r[1]_i_4_n_0
    SLICE_X27Y27         LUT3 (Prop_lut3_I1_O)        0.124     1.641 r  U5/rx_data_temp_r[1]_i_2/O
                         net (fo=8, routed)           0.623     2.264    U5/bps_sig
    SLICE_X28Y25         LUT6 (Prop_lut6_I0_O)        0.124     2.388 r  U5/num[3]_i_1/O
                         net (fo=4, routed)           0.778     3.166    U5/num[3]_i_1_n_0
    SLICE_X27Y29         FDCE                                         r  U5/num_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.492     8.605    U5/CLK
    SLICE_X27Y29         FDCE                                         r  U5/num_reg[2]/C
                         clock pessimism              0.570     9.176    
                         clock uncertainty           -0.188     8.988    
    SLICE_X27Y29         FDCE (Setup_fdce_C_CE)      -0.205     8.783    U5/num_reg[2]
  -------------------------------------------------------------------
                         required time                          8.783    
                         arrival time                          -3.166    
  -------------------------------------------------------------------
                         slack                                  5.617    

Slack (MET) :             5.617ns  (required time - arrival time)
  Source:                 U5/cnt_bps_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/num_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0_1 rise@10.022ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.978ns  (logic 0.828ns (20.816%)  route 3.150ns (79.184%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.605 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    -0.812    U5/CLK
    SLICE_X31Y27         FDCE                                         r  U5/cnt_bps_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.356 f  U5/cnt_bps_reg[11]/Q
                         net (fo=3, routed)           1.312     0.956    U5/cnt_bps_reg[11]
    SLICE_X27Y26         LUT6 (Prop_lut6_I0_O)        0.124     1.080 r  U5/rx_data_temp_r[1]_i_4/O
                         net (fo=1, routed)           0.437     1.517    U5/rx_data_temp_r[1]_i_4_n_0
    SLICE_X27Y27         LUT3 (Prop_lut3_I1_O)        0.124     1.641 r  U5/rx_data_temp_r[1]_i_2/O
                         net (fo=8, routed)           0.623     2.264    U5/bps_sig
    SLICE_X28Y25         LUT6 (Prop_lut6_I0_O)        0.124     2.388 r  U5/num[3]_i_1/O
                         net (fo=4, routed)           0.778     3.166    U5/num[3]_i_1_n_0
    SLICE_X27Y29         FDCE                                         r  U5/num_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.492     8.605    U5/CLK
    SLICE_X27Y29         FDCE                                         r  U5/num_reg[3]/C
                         clock pessimism              0.570     9.176    
                         clock uncertainty           -0.188     8.988    
    SLICE_X27Y29         FDCE (Setup_fdce_C_CE)      -0.205     8.783    U5/num_reg[3]
  -------------------------------------------------------------------
                         required time                          8.783    
                         arrival time                          -3.166    
  -------------------------------------------------------------------
                         slack                                  5.617    

Slack (MET) :             6.046ns  (required time - arrival time)
  Source:                 U5/cnt_bps_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/rx_data_temp_r_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0_1 rise@10.022ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.542ns  (logic 0.828ns (23.373%)  route 2.714ns (76.627%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 8.599 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    -0.812    U5/CLK
    SLICE_X31Y27         FDCE                                         r  U5/cnt_bps_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.356 f  U5/cnt_bps_reg[11]/Q
                         net (fo=3, routed)           1.312     0.956    U5/cnt_bps_reg[11]
    SLICE_X27Y26         LUT6 (Prop_lut6_I0_O)        0.124     1.080 r  U5/rx_data_temp_r[1]_i_4/O
                         net (fo=1, routed)           0.437     1.517    U5/rx_data_temp_r[1]_i_4_n_0
    SLICE_X27Y27         LUT3 (Prop_lut3_I1_O)        0.124     1.641 r  U5/rx_data_temp_r[1]_i_2/O
                         net (fo=8, routed)           0.437     2.078    U5/bps_sig
    SLICE_X27Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.202 r  U5/rx_data_temp_r[0]_i_1/O
                         net (fo=1, routed)           0.529     2.731    U5/rx_data_temp_r[0]_i_1_n_0
    SLICE_X29Y24         FDCE                                         r  U5/rx_data_temp_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.486     8.599    U5/CLK
    SLICE_X29Y24         FDCE                                         r  U5/rx_data_temp_r_reg[0]/C
                         clock pessimism              0.570     9.170    
                         clock uncertainty           -0.188     8.982    
    SLICE_X29Y24         FDCE (Setup_fdce_C_CE)      -0.205     8.777    U5/rx_data_temp_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.777    
                         arrival time                          -2.731    
  -------------------------------------------------------------------
                         slack                                  6.046    

Slack (MET) :             6.048ns  (required time - arrival time)
  Source:                 U5/cnt_bps_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/num_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0_1 rise@10.022ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.542ns  (logic 0.828ns (23.374%)  route 2.714ns (76.626%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 8.601 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    -0.812    U5/CLK
    SLICE_X31Y27         FDCE                                         r  U5/cnt_bps_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.356 f  U5/cnt_bps_reg[11]/Q
                         net (fo=3, routed)           1.312     0.956    U5/cnt_bps_reg[11]
    SLICE_X27Y26         LUT6 (Prop_lut6_I0_O)        0.124     1.080 r  U5/rx_data_temp_r[1]_i_4/O
                         net (fo=1, routed)           0.437     1.517    U5/rx_data_temp_r[1]_i_4_n_0
    SLICE_X27Y27         LUT3 (Prop_lut3_I1_O)        0.124     1.641 r  U5/rx_data_temp_r[1]_i_2/O
                         net (fo=8, routed)           0.623     2.264    U5/bps_sig
    SLICE_X28Y25         LUT6 (Prop_lut6_I0_O)        0.124     2.388 r  U5/num[3]_i_1/O
                         net (fo=4, routed)           0.343     2.731    U5/num[3]_i_1_n_0
    SLICE_X29Y26         FDCE                                         r  U5/num_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.488     8.601    U5/CLK
    SLICE_X29Y26         FDCE                                         r  U5/num_reg[0]/C
                         clock pessimism              0.570     9.172    
                         clock uncertainty           -0.188     8.984    
    SLICE_X29Y26         FDCE (Setup_fdce_C_CE)      -0.205     8.779    U5/num_reg[0]
  -------------------------------------------------------------------
                         required time                          8.779    
                         arrival time                          -2.731    
  -------------------------------------------------------------------
                         slack                                  6.048    

Slack (MET) :             6.048ns  (required time - arrival time)
  Source:                 U5/cnt_bps_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/num_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0_1 rise@10.022ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.542ns  (logic 0.828ns (23.374%)  route 2.714ns (76.626%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 8.601 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    -0.812    U5/CLK
    SLICE_X31Y27         FDCE                                         r  U5/cnt_bps_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.356 f  U5/cnt_bps_reg[11]/Q
                         net (fo=3, routed)           1.312     0.956    U5/cnt_bps_reg[11]
    SLICE_X27Y26         LUT6 (Prop_lut6_I0_O)        0.124     1.080 r  U5/rx_data_temp_r[1]_i_4/O
                         net (fo=1, routed)           0.437     1.517    U5/rx_data_temp_r[1]_i_4_n_0
    SLICE_X27Y27         LUT3 (Prop_lut3_I1_O)        0.124     1.641 r  U5/rx_data_temp_r[1]_i_2/O
                         net (fo=8, routed)           0.623     2.264    U5/bps_sig
    SLICE_X28Y25         LUT6 (Prop_lut6_I0_O)        0.124     2.388 r  U5/num[3]_i_1/O
                         net (fo=4, routed)           0.343     2.731    U5/num[3]_i_1_n_0
    SLICE_X29Y26         FDCE                                         r  U5/num_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.488     8.601    U5/CLK
    SLICE_X29Y26         FDCE                                         r  U5/num_reg[1]/C
                         clock pessimism              0.570     9.172    
                         clock uncertainty           -0.188     8.984    
    SLICE_X29Y26         FDCE (Setup_fdce_C_CE)      -0.205     8.779    U5/num_reg[1]
  -------------------------------------------------------------------
                         required time                          8.779    
                         arrival time                          -2.731    
  -------------------------------------------------------------------
                         slack                                  6.048    

Slack (MET) :             6.148ns  (required time - arrival time)
  Source:                 U5/cnt_bps_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/rx_data_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0_1 rise@10.022ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 0.952ns (25.540%)  route 2.775ns (74.460%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.602 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    -0.812    U5/CLK
    SLICE_X31Y27         FDCE                                         r  U5/cnt_bps_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.356 r  U5/cnt_bps_reg[11]/Q
                         net (fo=3, routed)           1.312     0.956    U5/cnt_bps_reg[11]
    SLICE_X27Y26         LUT6 (Prop_lut6_I0_O)        0.124     1.080 f  U5/rx_data_temp_r[1]_i_4/O
                         net (fo=1, routed)           0.437     1.517    U5/rx_data_temp_r[1]_i_4_n_0
    SLICE_X27Y27         LUT3 (Prop_lut3_I1_O)        0.124     1.641 f  U5/rx_data_temp_r[1]_i_2/O
                         net (fo=8, routed)           0.433     2.074    U5/bps_sig
    SLICE_X27Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.198 r  U5/rx_data_r[1]_i_2/O
                         net (fo=2, routed)           0.594     2.792    U5/rx_data_r
    SLICE_X28Y27         LUT3 (Prop_lut3_I1_O)        0.124     2.916 r  U5/rx_data_r[0]_i_1/O
                         net (fo=1, routed)           0.000     2.916    U5/rx_data_r[0]_i_1_n_0
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.489     8.602    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[0]/C
                         clock pessimism              0.570     9.173    
                         clock uncertainty           -0.188     8.985    
    SLICE_X28Y27         FDCE (Setup_fdce_C_D)        0.079     9.064    U5/rx_data_r_reg[0]
  -------------------------------------------------------------------
                         required time                          9.064    
                         arrival time                          -2.916    
  -------------------------------------------------------------------
                         slack                                  6.148    

Slack (MET) :             6.194ns  (required time - arrival time)
  Source:                 U5/cnt_bps_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/rx_data_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0_1 rise@10.022ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.720ns  (logic 0.945ns (25.400%)  route 2.775ns (74.600%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.602 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    -0.812    U5/CLK
    SLICE_X31Y27         FDCE                                         r  U5/cnt_bps_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.356 r  U5/cnt_bps_reg[11]/Q
                         net (fo=3, routed)           1.312     0.956    U5/cnt_bps_reg[11]
    SLICE_X27Y26         LUT6 (Prop_lut6_I0_O)        0.124     1.080 f  U5/rx_data_temp_r[1]_i_4/O
                         net (fo=1, routed)           0.437     1.517    U5/rx_data_temp_r[1]_i_4_n_0
    SLICE_X27Y27         LUT3 (Prop_lut3_I1_O)        0.124     1.641 f  U5/rx_data_temp_r[1]_i_2/O
                         net (fo=8, routed)           0.433     2.074    U5/bps_sig
    SLICE_X27Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.198 r  U5/rx_data_r[1]_i_2/O
                         net (fo=2, routed)           0.594     2.792    U5/rx_data_r
    SLICE_X28Y27         LUT3 (Prop_lut3_I1_O)        0.117     2.909 r  U5/rx_data_r[1]_i_1/O
                         net (fo=1, routed)           0.000     2.909    U5/rx_data_r[1]_i_1_n_0
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.489     8.602    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[1]/C
                         clock pessimism              0.570     9.173    
                         clock uncertainty           -0.188     8.985    
    SLICE_X28Y27         FDCE (Setup_fdce_C_D)        0.118     9.103    U5/rx_data_r_reg[1]
  -------------------------------------------------------------------
                         required time                          9.103    
                         arrival time                          -2.909    
  -------------------------------------------------------------------
                         slack                                  6.194    

Slack (MET) :             6.288ns  (required time - arrival time)
  Source:                 U5/cnt_bps_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/num_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.022ns  (clk_out2_clk_wiz_0_1 rise@10.022ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.582ns  (logic 0.854ns (23.840%)  route 2.728ns (76.160%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 8.601 - 10.022 ) 
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.607    -0.812    U5/CLK
    SLICE_X31Y27         FDCE                                         r  U5/cnt_bps_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDCE (Prop_fdce_C_Q)         0.456    -0.356 f  U5/cnt_bps_reg[11]/Q
                         net (fo=3, routed)           1.312     0.956    U5/cnt_bps_reg[11]
    SLICE_X27Y26         LUT6 (Prop_lut6_I0_O)        0.124     1.080 r  U5/rx_data_temp_r[1]_i_4/O
                         net (fo=1, routed)           0.437     1.517    U5/rx_data_temp_r[1]_i_4_n_0
    SLICE_X27Y27         LUT3 (Prop_lut3_I1_O)        0.124     1.641 r  U5/rx_data_temp_r[1]_i_2/O
                         net (fo=8, routed)           0.979     2.620    U5/bps_sig
    SLICE_X29Y26         LUT2 (Prop_lut2_I0_O)        0.150     2.770 r  U5/num[0]_i_1/O
                         net (fo=1, routed)           0.000     2.770    U5/p_0_in__0[0]
    SLICE_X29Y26         FDCE                                         r  U5/num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     10.022    10.022 r  
    H4                                                0.000    10.022 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.022    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.383 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.545    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     5.417 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     7.022    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.113 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.488     8.601    U5/CLK
    SLICE_X29Y26         FDCE                                         r  U5/num_reg[0]/C
                         clock pessimism              0.570     9.172    
                         clock uncertainty           -0.188     8.984    
    SLICE_X29Y26         FDCE (Setup_fdce_C_D)        0.075     9.059    U5/num_reg[0]
  -------------------------------------------------------------------
                         required time                          9.059    
                         arrival time                          -2.770    
  -------------------------------------------------------------------
                         slack                                  6.288    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 U5/rx_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/rx_int_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.556    -0.570    U5/CLK
    SLICE_X28Y27         FDPE                                         r  U5/rx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDPE (Prop_fdpe_C_Q)         0.164    -0.406 r  U5/rx_reg[1]/Q
                         net (fo=1, routed)           0.163    -0.243    U5/rx_reg_n_0_[1]
    SLICE_X28Y27         LUT4 (Prop_lut4_I1_O)        0.043    -0.200 r  U5/rx_int_i_1/O
                         net (fo=1, routed)           0.000    -0.200    U5/rx_int_i_1_n_0
    SLICE_X28Y27         FDCE                                         r  U5/rx_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.822    -0.807    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_int_reg/C
                         clock pessimism              0.237    -0.570    
                         clock uncertainty            0.188    -0.383    
    SLICE_X28Y27         FDCE (Hold_fdce_C_D)         0.131    -0.252    U5/rx_int_reg
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 U5/num_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/num_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.183ns (48.718%)  route 0.193ns (51.282%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.556    -0.570    U5/CLK
    SLICE_X27Y29         FDCE                                         r  U5/num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  U5/num_reg[2]/Q
                         net (fo=7, routed)           0.193    -0.237    U5/num_reg[2]
    SLICE_X27Y29         LUT5 (Prop_lut5_I3_O)        0.042    -0.195 r  U5/num[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.195    U5/p_0_in__0[3]
    SLICE_X27Y29         FDCE                                         r  U5/num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.823    -0.806    U5/CLK
    SLICE_X27Y29         FDCE                                         r  U5/num_reg[3]/C
                         clock pessimism              0.236    -0.570    
                         clock uncertainty            0.188    -0.383    
    SLICE_X27Y29         FDCE (Hold_fdce_C_D)         0.107    -0.276    U5/num_reg[3]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 U5/num_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/num_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.124%)  route 0.193ns (50.876%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.556    -0.570    U5/CLK
    SLICE_X27Y29         FDCE                                         r  U5/num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  U5/num_reg[2]/Q
                         net (fo=7, routed)           0.193    -0.237    U5/num_reg[2]
    SLICE_X27Y29         LUT4 (Prop_lut4_I3_O)        0.045    -0.192 r  U5/num[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    U5/p_0_in__0[2]
    SLICE_X27Y29         FDCE                                         r  U5/num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.823    -0.806    U5/CLK
    SLICE_X27Y29         FDCE                                         r  U5/num_reg[2]/C
                         clock pessimism              0.236    -0.570    
                         clock uncertainty            0.188    -0.383    
    SLICE_X27Y29         FDCE (Hold_fdce_C_D)         0.091    -0.292    U5/num_reg[2]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 U5/cnt_bps_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/cnt_bps_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.553    -0.573    U5/CLK
    SLICE_X31Y25         FDCE                                         r  U5/cnt_bps_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  U5/cnt_bps_reg[3]/Q
                         net (fo=2, routed)           0.170    -0.262    U5/cnt_bps_reg[3]
    SLICE_X31Y25         LUT2 (Prop_lut2_I1_O)        0.045    -0.217 r  U5/cnt_bps[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.217    U5/cnt_bps[0]_i_2_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.154 r  U5/cnt_bps_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.154    U5/cnt_bps_reg[0]_i_1_n_4
    SLICE_X31Y25         FDCE                                         r  U5/cnt_bps_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.819    -0.810    U5/CLK
    SLICE_X31Y25         FDCE                                         r  U5/cnt_bps_reg[3]/C
                         clock pessimism              0.237    -0.573    
                         clock uncertainty            0.188    -0.386    
    SLICE_X31Y25         FDCE (Hold_fdce_C_D)         0.105    -0.281    U5/cnt_bps_reg[3]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 U5/cnt_bps_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/cnt_bps_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.554    -0.572    U5/CLK
    SLICE_X31Y26         FDCE                                         r  U5/cnt_bps_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  U5/cnt_bps_reg[7]/Q
                         net (fo=3, routed)           0.170    -0.261    U5/cnt_bps_reg[7]
    SLICE_X31Y26         LUT2 (Prop_lut2_I1_O)        0.045    -0.216 r  U5/cnt_bps[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.216    U5/cnt_bps[4]_i_2_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.153 r  U5/cnt_bps_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.153    U5/cnt_bps_reg[4]_i_1_n_4
    SLICE_X31Y26         FDCE                                         r  U5/cnt_bps_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.820    -0.809    U5/CLK
    SLICE_X31Y26         FDCE                                         r  U5/cnt_bps_reg[7]/C
                         clock pessimism              0.237    -0.572    
                         clock uncertainty            0.188    -0.385    
    SLICE_X31Y26         FDCE (Hold_fdce_C_D)         0.105    -0.280    U5/cnt_bps_reg[7]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 U5/cnt_bps_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/cnt_bps_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.384%)  route 0.170ns (40.616%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.556    -0.570    U5/CLK
    SLICE_X31Y27         FDCE                                         r  U5/cnt_bps_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  U5/cnt_bps_reg[11]/Q
                         net (fo=3, routed)           0.170    -0.259    U5/cnt_bps_reg[11]
    SLICE_X31Y27         LUT2 (Prop_lut2_I1_O)        0.045    -0.214 r  U5/cnt_bps[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.214    U5/cnt_bps[8]_i_2_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.151 r  U5/cnt_bps_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.151    U5/cnt_bps_reg[8]_i_1_n_4
    SLICE_X31Y27         FDCE                                         r  U5/cnt_bps_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.822    -0.807    U5/CLK
    SLICE_X31Y27         FDCE                                         r  U5/cnt_bps_reg[11]/C
                         clock pessimism              0.237    -0.570    
                         clock uncertainty            0.188    -0.383    
    SLICE_X31Y27         FDCE (Hold_fdce_C_D)         0.105    -0.278    U5/cnt_bps_reg[11]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 U5/num_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/num_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.230ns (54.482%)  route 0.192ns (45.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.554    -0.572    U5/CLK
    SLICE_X29Y26         FDCE                                         r  U5/num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDCE (Prop_fdce_C_Q)         0.128    -0.444 f  U5/num_reg[0]/Q
                         net (fo=9, routed)           0.192    -0.252    U5/num_reg[0]
    SLICE_X29Y26         LUT2 (Prop_lut2_I1_O)        0.102    -0.150 r  U5/num[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.150    U5/p_0_in__0[0]
    SLICE_X29Y26         FDCE                                         r  U5/num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.820    -0.809    U5/CLK
    SLICE_X29Y26         FDCE                                         r  U5/num_reg[0]/C
                         clock pessimism              0.237    -0.572    
                         clock uncertainty            0.188    -0.385    
    SLICE_X29Y26         FDCE (Hold_fdce_C_D)         0.107    -0.278    U5/num_reg[0]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 U5/cnt_bps_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/cnt_bps_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.553    -0.573    U5/CLK
    SLICE_X31Y25         FDCE                                         r  U5/cnt_bps_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.432 f  U5/cnt_bps_reg[0]/Q
                         net (fo=2, routed)           0.168    -0.264    U5/cnt_bps_reg[0]
    SLICE_X31Y25         LUT2 (Prop_lut2_I0_O)        0.045    -0.219 r  U5/cnt_bps[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.219    U5/cnt_bps[0]_i_5_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.149 r  U5/cnt_bps_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.149    U5/cnt_bps_reg[0]_i_1_n_7
    SLICE_X31Y25         FDCE                                         r  U5/cnt_bps_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.819    -0.810    U5/CLK
    SLICE_X31Y25         FDCE                                         r  U5/cnt_bps_reg[0]/C
                         clock pessimism              0.237    -0.573    
                         clock uncertainty            0.188    -0.386    
    SLICE_X31Y25         FDCE (Hold_fdce_C_D)         0.105    -0.281    U5/cnt_bps_reg[0]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 U5/cnt_bps_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/cnt_bps_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.334%)  route 0.168ns (39.666%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.556    -0.570    U5/CLK
    SLICE_X31Y28         FDCE                                         r  U5/cnt_bps_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  U5/cnt_bps_reg[12]/Q
                         net (fo=2, routed)           0.168    -0.261    U5/cnt_bps_reg[12]
    SLICE_X31Y28         LUT2 (Prop_lut2_I1_O)        0.045    -0.216 r  U5/cnt_bps[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.216    U5/cnt_bps[12]_i_2_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.146 r  U5/cnt_bps_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.146    U5/cnt_bps_reg[12]_i_1_n_7
    SLICE_X31Y28         FDCE                                         r  U5/cnt_bps_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.823    -0.806    U5/CLK
    SLICE_X31Y28         FDCE                                         r  U5/cnt_bps_reg[12]/C
                         clock pessimism              0.236    -0.570    
                         clock uncertainty            0.188    -0.383    
    SLICE_X31Y28         FDCE (Hold_fdce_C_D)         0.105    -0.278    U5/cnt_bps_reg[12]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 U5/cnt_bps_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Destination:            U5/cnt_bps_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.334%)  route 0.168ns (39.666%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.554    -0.572    U5/CLK
    SLICE_X31Y26         FDCE                                         r  U5/cnt_bps_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  U5/cnt_bps_reg[4]/Q
                         net (fo=2, routed)           0.168    -0.263    U5/cnt_bps_reg[4]
    SLICE_X31Y26         LUT2 (Prop_lut2_I1_O)        0.045    -0.218 r  U5/cnt_bps[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.218    U5/cnt_bps[4]_i_5_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.148 r  U5/cnt_bps_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.148    U5/cnt_bps_reg[4]_i_1_n_7
    SLICE_X31Y26         FDCE                                         r  U5/cnt_bps_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.820    -0.809    U5/CLK
    SLICE_X31Y26         FDCE                                         r  U5/cnt_bps_reg[4]/C
                         clock pessimism              0.237    -0.572    
                         clock uncertainty            0.188    -0.385    
    SLICE_X31Y26         FDCE (Hold_fdce_C_D)         0.105    -0.280    U5/cnt_bps_reg[4]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.131    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.503ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (required time - arrival time)
  Source:                 U7/game_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_x_reg[13][4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.987ns  (logic 0.580ns (9.687%)  route 5.407ns (90.313%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 5.329 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604    -0.815    U7/clk_out1
    SLICE_X29Y25         FDCE                                         r  U7/game_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.359 r  U7/game_en_reg/Q
                         net (fo=2, routed)           0.492     0.133    U7/game_en
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.124     0.257 f  U7/FSM_sequential_game_status[1]_i_2/O
                         net (fo=331, routed)         4.915     5.173    U3/hit_wall_reg_0
    SLICE_X15Y17         FDCE                                         f  U3/cube_x_reg[13][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.504     5.329    U3/clk_out1
    SLICE_X15Y17         FDCE                                         r  U3/cube_x_reg[13][4]/C
                         clock pessimism              0.498     5.827    
                         clock uncertainty           -0.178     5.649    
    SLICE_X15Y17         FDCE (Recov_fdce_C_CLR)     -0.405     5.244    U3/cube_x_reg[13][4]
  -------------------------------------------------------------------
                         required time                          5.244    
                         arrival time                          -5.173    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (required time - arrival time)
  Source:                 U7/game_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_x_reg[7][0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.987ns  (logic 0.580ns (9.687%)  route 5.407ns (90.313%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 5.329 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604    -0.815    U7/clk_out1
    SLICE_X29Y25         FDCE                                         r  U7/game_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.359 r  U7/game_en_reg/Q
                         net (fo=2, routed)           0.492     0.133    U7/game_en
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.124     0.257 f  U7/FSM_sequential_game_status[1]_i_2/O
                         net (fo=331, routed)         4.915     5.173    U3/hit_wall_reg_0
    SLICE_X15Y17         FDCE                                         f  U3/cube_x_reg[7][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.504     5.329    U3/clk_out1
    SLICE_X15Y17         FDCE                                         r  U3/cube_x_reg[7][0]/C
                         clock pessimism              0.498     5.827    
                         clock uncertainty           -0.178     5.649    
    SLICE_X15Y17         FDCE (Recov_fdce_C_CLR)     -0.405     5.244    U3/cube_x_reg[7][0]
  -------------------------------------------------------------------
                         required time                          5.244    
                         arrival time                          -5.173    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 U7/game_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_x_reg[7][1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.987ns  (logic 0.580ns (9.687%)  route 5.407ns (90.313%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 5.329 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604    -0.815    U7/clk_out1
    SLICE_X29Y25         FDCE                                         r  U7/game_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.359 r  U7/game_en_reg/Q
                         net (fo=2, routed)           0.492     0.133    U7/game_en
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.124     0.257 f  U7/FSM_sequential_game_status[1]_i_2/O
                         net (fo=331, routed)         4.915     5.173    U3/hit_wall_reg_0
    SLICE_X14Y17         FDCE                                         f  U3/cube_x_reg[7][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.504     5.329    U3/clk_out1
    SLICE_X14Y17         FDCE                                         r  U3/cube_x_reg[7][1]/C
                         clock pessimism              0.498     5.827    
                         clock uncertainty           -0.178     5.649    
    SLICE_X14Y17         FDCE (Recov_fdce_C_CLR)     -0.361     5.288    U3/cube_x_reg[7][1]
  -------------------------------------------------------------------
                         required time                          5.288    
                         arrival time                          -5.173    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.157ns  (required time - arrival time)
  Source:                 U7/game_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_x_reg[13][3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.987ns  (logic 0.580ns (9.687%)  route 5.407ns (90.313%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 5.329 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604    -0.815    U7/clk_out1
    SLICE_X29Y25         FDCE                                         r  U7/game_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.359 r  U7/game_en_reg/Q
                         net (fo=2, routed)           0.492     0.133    U7/game_en
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.124     0.257 f  U7/FSM_sequential_game_status[1]_i_2/O
                         net (fo=331, routed)         4.915     5.173    U3/hit_wall_reg_0
    SLICE_X14Y17         FDCE                                         f  U3/cube_x_reg[13][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.504     5.329    U3/clk_out1
    SLICE_X14Y17         FDCE                                         r  U3/cube_x_reg[13][3]/C
                         clock pessimism              0.498     5.827    
                         clock uncertainty           -0.178     5.649    
    SLICE_X14Y17         FDCE (Recov_fdce_C_CLR)     -0.319     5.330    U3/cube_x_reg[13][3]
  -------------------------------------------------------------------
                         required time                          5.330    
                         arrival time                          -5.173    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.332ns  (required time - arrival time)
  Source:                 U7/game_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_x_reg[13][2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.725ns  (logic 0.580ns (10.131%)  route 5.145ns (89.869%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 5.327 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604    -0.815    U7/clk_out1
    SLICE_X29Y25         FDCE                                         r  U7/game_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.359 r  U7/game_en_reg/Q
                         net (fo=2, routed)           0.492     0.133    U7/game_en
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.124     0.257 f  U7/FSM_sequential_game_status[1]_i_2/O
                         net (fo=331, routed)         4.653     4.910    U3/hit_wall_reg_0
    SLICE_X15Y18         FDCE                                         f  U3/cube_x_reg[13][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.502     5.327    U3/clk_out1
    SLICE_X15Y18         FDCE                                         r  U3/cube_x_reg[13][2]/C
                         clock pessimism              0.498     5.825    
                         clock uncertainty           -0.178     5.647    
    SLICE_X15Y18         FDCE (Recov_fdce_C_CLR)     -0.405     5.242    U3/cube_x_reg[13][2]
  -------------------------------------------------------------------
                         required time                          5.242    
                         arrival time                          -4.910    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (required time - arrival time)
  Source:                 U7/game_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_x_reg[7][2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.725ns  (logic 0.580ns (10.131%)  route 5.145ns (89.869%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 5.327 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604    -0.815    U7/clk_out1
    SLICE_X29Y25         FDCE                                         r  U7/game_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.359 r  U7/game_en_reg/Q
                         net (fo=2, routed)           0.492     0.133    U7/game_en
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.124     0.257 f  U7/FSM_sequential_game_status[1]_i_2/O
                         net (fo=331, routed)         4.653     4.910    U3/hit_wall_reg_0
    SLICE_X15Y18         FDCE                                         f  U3/cube_x_reg[7][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.502     5.327    U3/clk_out1
    SLICE_X15Y18         FDCE                                         r  U3/cube_x_reg[7][2]/C
                         clock pessimism              0.498     5.825    
                         clock uncertainty           -0.178     5.647    
    SLICE_X15Y18         FDCE (Recov_fdce_C_CLR)     -0.405     5.242    U3/cube_x_reg[7][2]
  -------------------------------------------------------------------
                         required time                          5.242    
                         arrival time                          -4.910    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.361ns  (required time - arrival time)
  Source:                 U7/game_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_x_reg[14][0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.698ns  (logic 0.580ns (10.179%)  route 5.118ns (89.821%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 5.329 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604    -0.815    U7/clk_out1
    SLICE_X29Y25         FDCE                                         r  U7/game_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.359 r  U7/game_en_reg/Q
                         net (fo=2, routed)           0.492     0.133    U7/game_en
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.124     0.257 f  U7/FSM_sequential_game_status[1]_i_2/O
                         net (fo=331, routed)         4.625     4.883    U3/hit_wall_reg_0
    SLICE_X12Y17         FDCE                                         f  U3/cube_x_reg[14][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.504     5.329    U3/clk_out1
    SLICE_X12Y17         FDCE                                         r  U3/cube_x_reg[14][0]/C
                         clock pessimism              0.498     5.827    
                         clock uncertainty           -0.178     5.649    
    SLICE_X12Y17         FDCE (Recov_fdce_C_CLR)     -0.405     5.244    U3/cube_x_reg[14][0]
  -------------------------------------------------------------------
                         required time                          5.244    
                         arrival time                          -4.883    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (required time - arrival time)
  Source:                 U7/game_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_x_reg[6][4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.698ns  (logic 0.580ns (10.179%)  route 5.118ns (89.821%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 5.329 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604    -0.815    U7/clk_out1
    SLICE_X29Y25         FDCE                                         r  U7/game_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.359 r  U7/game_en_reg/Q
                         net (fo=2, routed)           0.492     0.133    U7/game_en
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.124     0.257 f  U7/FSM_sequential_game_status[1]_i_2/O
                         net (fo=331, routed)         4.625     4.883    U3/hit_wall_reg_0
    SLICE_X12Y17         FDCE                                         f  U3/cube_x_reg[6][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.504     5.329    U3/clk_out1
    SLICE_X12Y17         FDCE                                         r  U3/cube_x_reg[6][4]/C
                         clock pessimism              0.498     5.827    
                         clock uncertainty           -0.178     5.649    
    SLICE_X12Y17         FDCE (Recov_fdce_C_CLR)     -0.405     5.244    U3/cube_x_reg[6][4]
  -------------------------------------------------------------------
                         required time                          5.244    
                         arrival time                          -4.883    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.365ns  (required time - arrival time)
  Source:                 U7/game_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_x_reg[13][0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.693ns  (logic 0.580ns (10.187%)  route 5.113ns (89.813%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 5.329 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604    -0.815    U7/clk_out1
    SLICE_X29Y25         FDCE                                         r  U7/game_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.359 r  U7/game_en_reg/Q
                         net (fo=2, routed)           0.492     0.133    U7/game_en
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.124     0.257 f  U7/FSM_sequential_game_status[1]_i_2/O
                         net (fo=331, routed)         4.621     4.879    U3/hit_wall_reg_0
    SLICE_X13Y17         FDCE                                         f  U3/cube_x_reg[13][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.504     5.329    U3/clk_out1
    SLICE_X13Y17         FDCE                                         r  U3/cube_x_reg[13][0]/C
                         clock pessimism              0.498     5.827    
                         clock uncertainty           -0.178     5.649    
    SLICE_X13Y17         FDCE (Recov_fdce_C_CLR)     -0.405     5.244    U3/cube_x_reg[13][0]
  -------------------------------------------------------------------
                         required time                          5.244    
                         arrival time                          -4.879    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (required time - arrival time)
  Source:                 U7/game_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_x_reg[13][5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.693ns  (logic 0.580ns (10.187%)  route 5.113ns (89.813%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 5.329 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604    -0.815    U7/clk_out1
    SLICE_X29Y25         FDCE                                         r  U7/game_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.359 r  U7/game_en_reg/Q
                         net (fo=2, routed)           0.492     0.133    U7/game_en
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.124     0.257 f  U7/FSM_sequential_game_status[1]_i_2/O
                         net (fo=331, routed)         4.621     4.879    U3/hit_wall_reg_0
    SLICE_X13Y17         FDCE                                         f  U3/cube_x_reg[13][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.504     5.329    U3/clk_out1
    SLICE_X13Y17         FDCE                                         r  U3/cube_x_reg[13][5]/C
                         clock pessimism              0.498     5.827    
                         clock uncertainty           -0.178     5.649    
    SLICE_X13Y17         FDCE (Recov_fdce_C_CLR)     -0.405     5.244    U3/cube_x_reg[13][5]
  -------------------------------------------------------------------
                         required time                          5.244    
                         arrival time                          -4.879    
  -------------------------------------------------------------------
                         slack                                  0.365    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.247    -0.542    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.691    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.247    -0.542    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.691    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.247    -0.542    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.691    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.247    -0.542    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.691    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 U7/game_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U1/restart_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.186ns (30.344%)  route 0.427ns (69.656%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.553    -0.573    U7/clk_out1
    SLICE_X29Y25         FDCE                                         r  U7/game_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  U7/game_en_reg/Q
                         net (fo=2, routed)           0.201    -0.231    U7/game_en
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.045    -0.186 f  U7/FSM_sequential_game_status[1]_i_2/O
                         net (fo=331, routed)         0.226     0.040    U1/restart_reg_2
    SLICE_X28Y25         FDCE                                         f  U1/restart_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.819    -0.810    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
                         clock pessimism              0.250    -0.560    
    SLICE_X28Y25         FDCE (Remov_fdce_C_CLR)     -0.067    -0.627    U1/restart_reg
  -------------------------------------------------------------------
                         required time                          0.627    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 U7/game_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cnt_reg[23]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.186ns (30.344%)  route 0.427ns (69.656%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.553    -0.573    U7/clk_out1
    SLICE_X29Y25         FDCE                                         r  U7/game_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  U7/game_en_reg/Q
                         net (fo=2, routed)           0.201    -0.231    U7/game_en
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.045    -0.186 f  U7/FSM_sequential_game_status[1]_i_2/O
                         net (fo=331, routed)         0.226     0.040    U3/hit_wall_reg_0
    SLICE_X28Y25         FDCE                                         f  U3/cnt_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.819    -0.810    U3/clk_out1
    SLICE_X28Y25         FDCE                                         r  U3/cnt_reg[23]/C
                         clock pessimism              0.250    -0.560    
    SLICE_X28Y25         FDCE (Remov_fdce_C_CLR)     -0.067    -0.627    U3/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          0.627    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 U7/game_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.186ns (29.034%)  route 0.455ns (70.966%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.553    -0.573    U7/clk_out1
    SLICE_X29Y25         FDCE                                         r  U7/game_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  U7/game_en_reg/Q
                         net (fo=2, routed)           0.201    -0.231    U7/game_en
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.045    -0.186 f  U7/FSM_sequential_game_status[1]_i_2/O
                         net (fo=331, routed)         0.253     0.067    U3/hit_wall_reg_0
    SLICE_X31Y22         FDCE                                         f  U3/cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.822    -0.807    U3/clk_out1
    SLICE_X31Y22         FDCE                                         r  U3/cnt_reg[14]/C
                         clock pessimism              0.269    -0.538    
    SLICE_X31Y22         FDCE (Remov_fdce_C_CLR)     -0.092    -0.630    U3/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.630    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 U7/game_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cnt_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.186ns (29.034%)  route 0.455ns (70.966%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.553    -0.573    U7/clk_out1
    SLICE_X29Y25         FDCE                                         r  U7/game_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  U7/game_en_reg/Q
                         net (fo=2, routed)           0.201    -0.231    U7/game_en
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.045    -0.186 f  U7/FSM_sequential_game_status[1]_i_2/O
                         net (fo=331, routed)         0.253     0.067    U3/hit_wall_reg_0
    SLICE_X31Y22         FDCE                                         f  U3/cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.822    -0.807    U3/clk_out1
    SLICE_X31Y22         FDCE                                         r  U3/cnt_reg[15]/C
                         clock pessimism              0.269    -0.538    
    SLICE_X31Y22         FDCE (Remov_fdce_C_CLR)     -0.092    -0.630    U3/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.630    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 U7/game_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cnt_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.186ns (29.034%)  route 0.455ns (70.966%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.553    -0.573    U7/clk_out1
    SLICE_X29Y25         FDCE                                         r  U7/game_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  U7/game_en_reg/Q
                         net (fo=2, routed)           0.201    -0.231    U7/game_en
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.045    -0.186 f  U7/FSM_sequential_game_status[1]_i_2/O
                         net (fo=331, routed)         0.253     0.067    U3/hit_wall_reg_0
    SLICE_X31Y22         FDCE                                         f  U3/cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.822    -0.807    U3/clk_out1
    SLICE_X31Y22         FDCE                                         r  U3/cnt_reg[16]/C
                         clock pessimism              0.269    -0.538    
    SLICE_X31Y22         FDCE (Remov_fdce_C_CLR)     -0.092    -0.630    U3/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.630    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 U7/game_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cnt_reg[20]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.186ns (29.034%)  route 0.455ns (70.966%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.553    -0.573    U7/clk_out1
    SLICE_X29Y25         FDCE                                         r  U7/game_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  U7/game_en_reg/Q
                         net (fo=2, routed)           0.201    -0.231    U7/game_en
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.045    -0.186 f  U7/FSM_sequential_game_status[1]_i_2/O
                         net (fo=331, routed)         0.253     0.067    U3/hit_wall_reg_0
    SLICE_X31Y22         FDCE                                         f  U3/cnt_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.822    -0.807    U3/clk_out1
    SLICE_X31Y22         FDCE                                         r  U3/cnt_reg[20]/C
                         clock pessimism              0.269    -0.538    
    SLICE_X31Y22         FDCE (Remov_fdce_C_CLR)     -0.092    -0.630    U3/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          0.630    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.698    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (required time - arrival time)
  Source:                 U7/game_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_x_reg[13][4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.987ns  (logic 0.580ns (9.687%)  route 5.407ns (90.313%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 5.329 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604    -0.815    U7/clk_out1
    SLICE_X29Y25         FDCE                                         r  U7/game_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.359 r  U7/game_en_reg/Q
                         net (fo=2, routed)           0.492     0.133    U7/game_en
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.124     0.257 f  U7/FSM_sequential_game_status[1]_i_2/O
                         net (fo=331, routed)         4.915     5.173    U3/hit_wall_reg_0
    SLICE_X15Y17         FDCE                                         f  U3/cube_x_reg[13][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.504     5.329    U3/clk_out1
    SLICE_X15Y17         FDCE                                         r  U3/cube_x_reg[13][4]/C
                         clock pessimism              0.498     5.827    
                         clock uncertainty           -0.178     5.649    
    SLICE_X15Y17         FDCE (Recov_fdce_C_CLR)     -0.405     5.244    U3/cube_x_reg[13][4]
  -------------------------------------------------------------------
                         required time                          5.244    
                         arrival time                          -5.173    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (required time - arrival time)
  Source:                 U7/game_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_x_reg[7][0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.987ns  (logic 0.580ns (9.687%)  route 5.407ns (90.313%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 5.329 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604    -0.815    U7/clk_out1
    SLICE_X29Y25         FDCE                                         r  U7/game_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.359 r  U7/game_en_reg/Q
                         net (fo=2, routed)           0.492     0.133    U7/game_en
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.124     0.257 f  U7/FSM_sequential_game_status[1]_i_2/O
                         net (fo=331, routed)         4.915     5.173    U3/hit_wall_reg_0
    SLICE_X15Y17         FDCE                                         f  U3/cube_x_reg[7][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.504     5.329    U3/clk_out1
    SLICE_X15Y17         FDCE                                         r  U3/cube_x_reg[7][0]/C
                         clock pessimism              0.498     5.827    
                         clock uncertainty           -0.178     5.649    
    SLICE_X15Y17         FDCE (Recov_fdce_C_CLR)     -0.405     5.244    U3/cube_x_reg[7][0]
  -------------------------------------------------------------------
                         required time                          5.244    
                         arrival time                          -5.173    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 U7/game_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_x_reg[7][1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.987ns  (logic 0.580ns (9.687%)  route 5.407ns (90.313%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 5.329 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604    -0.815    U7/clk_out1
    SLICE_X29Y25         FDCE                                         r  U7/game_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.359 r  U7/game_en_reg/Q
                         net (fo=2, routed)           0.492     0.133    U7/game_en
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.124     0.257 f  U7/FSM_sequential_game_status[1]_i_2/O
                         net (fo=331, routed)         4.915     5.173    U3/hit_wall_reg_0
    SLICE_X14Y17         FDCE                                         f  U3/cube_x_reg[7][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.504     5.329    U3/clk_out1
    SLICE_X14Y17         FDCE                                         r  U3/cube_x_reg[7][1]/C
                         clock pessimism              0.498     5.827    
                         clock uncertainty           -0.178     5.649    
    SLICE_X14Y17         FDCE (Recov_fdce_C_CLR)     -0.361     5.288    U3/cube_x_reg[7][1]
  -------------------------------------------------------------------
                         required time                          5.288    
                         arrival time                          -5.173    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.157ns  (required time - arrival time)
  Source:                 U7/game_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_x_reg[13][3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.987ns  (logic 0.580ns (9.687%)  route 5.407ns (90.313%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 5.329 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604    -0.815    U7/clk_out1
    SLICE_X29Y25         FDCE                                         r  U7/game_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.359 r  U7/game_en_reg/Q
                         net (fo=2, routed)           0.492     0.133    U7/game_en
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.124     0.257 f  U7/FSM_sequential_game_status[1]_i_2/O
                         net (fo=331, routed)         4.915     5.173    U3/hit_wall_reg_0
    SLICE_X14Y17         FDCE                                         f  U3/cube_x_reg[13][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.504     5.329    U3/clk_out1
    SLICE_X14Y17         FDCE                                         r  U3/cube_x_reg[13][3]/C
                         clock pessimism              0.498     5.827    
                         clock uncertainty           -0.178     5.649    
    SLICE_X14Y17         FDCE (Recov_fdce_C_CLR)     -0.319     5.330    U3/cube_x_reg[13][3]
  -------------------------------------------------------------------
                         required time                          5.330    
                         arrival time                          -5.173    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.332ns  (required time - arrival time)
  Source:                 U7/game_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_x_reg[13][2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.725ns  (logic 0.580ns (10.131%)  route 5.145ns (89.869%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 5.327 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604    -0.815    U7/clk_out1
    SLICE_X29Y25         FDCE                                         r  U7/game_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.359 r  U7/game_en_reg/Q
                         net (fo=2, routed)           0.492     0.133    U7/game_en
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.124     0.257 f  U7/FSM_sequential_game_status[1]_i_2/O
                         net (fo=331, routed)         4.653     4.910    U3/hit_wall_reg_0
    SLICE_X15Y18         FDCE                                         f  U3/cube_x_reg[13][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.502     5.327    U3/clk_out1
    SLICE_X15Y18         FDCE                                         r  U3/cube_x_reg[13][2]/C
                         clock pessimism              0.498     5.825    
                         clock uncertainty           -0.178     5.647    
    SLICE_X15Y18         FDCE (Recov_fdce_C_CLR)     -0.405     5.242    U3/cube_x_reg[13][2]
  -------------------------------------------------------------------
                         required time                          5.242    
                         arrival time                          -4.910    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (required time - arrival time)
  Source:                 U7/game_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_x_reg[7][2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.725ns  (logic 0.580ns (10.131%)  route 5.145ns (89.869%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 5.327 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604    -0.815    U7/clk_out1
    SLICE_X29Y25         FDCE                                         r  U7/game_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.359 r  U7/game_en_reg/Q
                         net (fo=2, routed)           0.492     0.133    U7/game_en
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.124     0.257 f  U7/FSM_sequential_game_status[1]_i_2/O
                         net (fo=331, routed)         4.653     4.910    U3/hit_wall_reg_0
    SLICE_X15Y18         FDCE                                         f  U3/cube_x_reg[7][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.502     5.327    U3/clk_out1
    SLICE_X15Y18         FDCE                                         r  U3/cube_x_reg[7][2]/C
                         clock pessimism              0.498     5.825    
                         clock uncertainty           -0.178     5.647    
    SLICE_X15Y18         FDCE (Recov_fdce_C_CLR)     -0.405     5.242    U3/cube_x_reg[7][2]
  -------------------------------------------------------------------
                         required time                          5.242    
                         arrival time                          -4.910    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.361ns  (required time - arrival time)
  Source:                 U7/game_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_x_reg[14][0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.698ns  (logic 0.580ns (10.179%)  route 5.118ns (89.821%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 5.329 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604    -0.815    U7/clk_out1
    SLICE_X29Y25         FDCE                                         r  U7/game_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.359 r  U7/game_en_reg/Q
                         net (fo=2, routed)           0.492     0.133    U7/game_en
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.124     0.257 f  U7/FSM_sequential_game_status[1]_i_2/O
                         net (fo=331, routed)         4.625     4.883    U3/hit_wall_reg_0
    SLICE_X12Y17         FDCE                                         f  U3/cube_x_reg[14][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.504     5.329    U3/clk_out1
    SLICE_X12Y17         FDCE                                         r  U3/cube_x_reg[14][0]/C
                         clock pessimism              0.498     5.827    
                         clock uncertainty           -0.178     5.649    
    SLICE_X12Y17         FDCE (Recov_fdce_C_CLR)     -0.405     5.244    U3/cube_x_reg[14][0]
  -------------------------------------------------------------------
                         required time                          5.244    
                         arrival time                          -4.883    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (required time - arrival time)
  Source:                 U7/game_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_x_reg[6][4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.698ns  (logic 0.580ns (10.179%)  route 5.118ns (89.821%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 5.329 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604    -0.815    U7/clk_out1
    SLICE_X29Y25         FDCE                                         r  U7/game_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.359 r  U7/game_en_reg/Q
                         net (fo=2, routed)           0.492     0.133    U7/game_en
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.124     0.257 f  U7/FSM_sequential_game_status[1]_i_2/O
                         net (fo=331, routed)         4.625     4.883    U3/hit_wall_reg_0
    SLICE_X12Y17         FDCE                                         f  U3/cube_x_reg[6][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.504     5.329    U3/clk_out1
    SLICE_X12Y17         FDCE                                         r  U3/cube_x_reg[6][4]/C
                         clock pessimism              0.498     5.827    
                         clock uncertainty           -0.178     5.649    
    SLICE_X12Y17         FDCE (Recov_fdce_C_CLR)     -0.405     5.244    U3/cube_x_reg[6][4]
  -------------------------------------------------------------------
                         required time                          5.244    
                         arrival time                          -4.883    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.365ns  (required time - arrival time)
  Source:                 U7/game_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_x_reg[13][0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.693ns  (logic 0.580ns (10.187%)  route 5.113ns (89.813%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 5.329 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604    -0.815    U7/clk_out1
    SLICE_X29Y25         FDCE                                         r  U7/game_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.359 r  U7/game_en_reg/Q
                         net (fo=2, routed)           0.492     0.133    U7/game_en
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.124     0.257 f  U7/FSM_sequential_game_status[1]_i_2/O
                         net (fo=331, routed)         4.621     4.879    U3/hit_wall_reg_0
    SLICE_X13Y17         FDCE                                         f  U3/cube_x_reg[13][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.504     5.329    U3/clk_out1
    SLICE_X13Y17         FDCE                                         r  U3/cube_x_reg[13][0]/C
                         clock pessimism              0.498     5.827    
                         clock uncertainty           -0.178     5.649    
    SLICE_X13Y17         FDCE (Recov_fdce_C_CLR)     -0.405     5.244    U3/cube_x_reg[13][0]
  -------------------------------------------------------------------
                         required time                          5.244    
                         arrival time                          -4.879    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (required time - arrival time)
  Source:                 U7/game_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_x_reg[13][5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.693ns  (logic 0.580ns (10.187%)  route 5.113ns (89.813%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 5.329 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604    -0.815    U7/clk_out1
    SLICE_X29Y25         FDCE                                         r  U7/game_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.359 r  U7/game_en_reg/Q
                         net (fo=2, routed)           0.492     0.133    U7/game_en
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.124     0.257 f  U7/FSM_sequential_game_status[1]_i_2/O
                         net (fo=331, routed)         4.621     4.879    U3/hit_wall_reg_0
    SLICE_X13Y17         FDCE                                         f  U3/cube_x_reg[13][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.504     5.329    U3/clk_out1
    SLICE_X13Y17         FDCE                                         r  U3/cube_x_reg[13][5]/C
                         clock pessimism              0.498     5.827    
                         clock uncertainty           -0.178     5.649    
    SLICE_X13Y17         FDCE (Recov_fdce_C_CLR)     -0.405     5.244    U3/cube_x_reg[13][5]
  -------------------------------------------------------------------
                         required time                          5.244    
                         arrival time                          -4.879    
  -------------------------------------------------------------------
                         slack                                  0.365    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.247    -0.542    
                         clock uncertainty            0.178    -0.364    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.513    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.247    -0.542    
                         clock uncertainty            0.178    -0.364    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.513    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.247    -0.542    
                         clock uncertainty            0.178    -0.364    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.513    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.247    -0.542    
                         clock uncertainty            0.178    -0.364    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.513    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 U7/game_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U1/restart_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.186ns (30.344%)  route 0.427ns (69.656%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.553    -0.573    U7/clk_out1
    SLICE_X29Y25         FDCE                                         r  U7/game_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  U7/game_en_reg/Q
                         net (fo=2, routed)           0.201    -0.231    U7/game_en
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.045    -0.186 f  U7/FSM_sequential_game_status[1]_i_2/O
                         net (fo=331, routed)         0.226     0.040    U1/restart_reg_2
    SLICE_X28Y25         FDCE                                         f  U1/restart_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.819    -0.810    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
                         clock pessimism              0.250    -0.560    
                         clock uncertainty            0.178    -0.382    
    SLICE_X28Y25         FDCE (Remov_fdce_C_CLR)     -0.067    -0.449    U1/restart_reg
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 U7/game_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cnt_reg[23]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.186ns (30.344%)  route 0.427ns (69.656%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.553    -0.573    U7/clk_out1
    SLICE_X29Y25         FDCE                                         r  U7/game_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  U7/game_en_reg/Q
                         net (fo=2, routed)           0.201    -0.231    U7/game_en
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.045    -0.186 f  U7/FSM_sequential_game_status[1]_i_2/O
                         net (fo=331, routed)         0.226     0.040    U3/hit_wall_reg_0
    SLICE_X28Y25         FDCE                                         f  U3/cnt_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.819    -0.810    U3/clk_out1
    SLICE_X28Y25         FDCE                                         r  U3/cnt_reg[23]/C
                         clock pessimism              0.250    -0.560    
                         clock uncertainty            0.178    -0.382    
    SLICE_X28Y25         FDCE (Remov_fdce_C_CLR)     -0.067    -0.449    U3/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 U7/game_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.186ns (29.034%)  route 0.455ns (70.966%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.553    -0.573    U7/clk_out1
    SLICE_X29Y25         FDCE                                         r  U7/game_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  U7/game_en_reg/Q
                         net (fo=2, routed)           0.201    -0.231    U7/game_en
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.045    -0.186 f  U7/FSM_sequential_game_status[1]_i_2/O
                         net (fo=331, routed)         0.253     0.067    U3/hit_wall_reg_0
    SLICE_X31Y22         FDCE                                         f  U3/cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.822    -0.807    U3/clk_out1
    SLICE_X31Y22         FDCE                                         r  U3/cnt_reg[14]/C
                         clock pessimism              0.269    -0.538    
                         clock uncertainty            0.178    -0.360    
    SLICE_X31Y22         FDCE (Remov_fdce_C_CLR)     -0.092    -0.452    U3/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 U7/game_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cnt_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.186ns (29.034%)  route 0.455ns (70.966%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.553    -0.573    U7/clk_out1
    SLICE_X29Y25         FDCE                                         r  U7/game_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  U7/game_en_reg/Q
                         net (fo=2, routed)           0.201    -0.231    U7/game_en
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.045    -0.186 f  U7/FSM_sequential_game_status[1]_i_2/O
                         net (fo=331, routed)         0.253     0.067    U3/hit_wall_reg_0
    SLICE_X31Y22         FDCE                                         f  U3/cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.822    -0.807    U3/clk_out1
    SLICE_X31Y22         FDCE                                         r  U3/cnt_reg[15]/C
                         clock pessimism              0.269    -0.538    
                         clock uncertainty            0.178    -0.360    
    SLICE_X31Y22         FDCE (Remov_fdce_C_CLR)     -0.092    -0.452    U3/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 U7/game_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cnt_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.186ns (29.034%)  route 0.455ns (70.966%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.553    -0.573    U7/clk_out1
    SLICE_X29Y25         FDCE                                         r  U7/game_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  U7/game_en_reg/Q
                         net (fo=2, routed)           0.201    -0.231    U7/game_en
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.045    -0.186 f  U7/FSM_sequential_game_status[1]_i_2/O
                         net (fo=331, routed)         0.253     0.067    U3/hit_wall_reg_0
    SLICE_X31Y22         FDCE                                         f  U3/cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.822    -0.807    U3/clk_out1
    SLICE_X31Y22         FDCE                                         r  U3/cnt_reg[16]/C
                         clock pessimism              0.269    -0.538    
                         clock uncertainty            0.178    -0.360    
    SLICE_X31Y22         FDCE (Remov_fdce_C_CLR)     -0.092    -0.452    U3/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 U7/game_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cnt_reg[20]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.186ns (29.034%)  route 0.455ns (70.966%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.553    -0.573    U7/clk_out1
    SLICE_X29Y25         FDCE                                         r  U7/game_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  U7/game_en_reg/Q
                         net (fo=2, routed)           0.201    -0.231    U7/game_en
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.045    -0.186 f  U7/FSM_sequential_game_status[1]_i_2/O
                         net (fo=331, routed)         0.253     0.067    U3/hit_wall_reg_0
    SLICE_X31Y22         FDCE                                         f  U3/cnt_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.822    -0.807    U3/clk_out1
    SLICE_X31Y22         FDCE                                         r  U3/cnt_reg[20]/C
                         clock pessimism              0.269    -0.538    
                         clock uncertainty            0.178    -0.360    
    SLICE_X31Y22         FDCE (Remov_fdce_C_CLR)     -0.092    -0.452    U3/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.519    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (required time - arrival time)
  Source:                 U7/game_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_x_reg[13][4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.987ns  (logic 0.580ns (9.687%)  route 5.407ns (90.313%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 5.329 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604    -0.815    U7/clk_out1
    SLICE_X29Y25         FDCE                                         r  U7/game_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.359 r  U7/game_en_reg/Q
                         net (fo=2, routed)           0.492     0.133    U7/game_en
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.124     0.257 f  U7/FSM_sequential_game_status[1]_i_2/O
                         net (fo=331, routed)         4.915     5.173    U3/hit_wall_reg_0
    SLICE_X15Y17         FDCE                                         f  U3/cube_x_reg[13][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.504     5.329    U3/clk_out1
    SLICE_X15Y17         FDCE                                         r  U3/cube_x_reg[13][4]/C
                         clock pessimism              0.498     5.827    
                         clock uncertainty           -0.178     5.649    
    SLICE_X15Y17         FDCE (Recov_fdce_C_CLR)     -0.405     5.244    U3/cube_x_reg[13][4]
  -------------------------------------------------------------------
                         required time                          5.244    
                         arrival time                          -5.173    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (required time - arrival time)
  Source:                 U7/game_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_x_reg[7][0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.987ns  (logic 0.580ns (9.687%)  route 5.407ns (90.313%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 5.329 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604    -0.815    U7/clk_out1
    SLICE_X29Y25         FDCE                                         r  U7/game_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.359 r  U7/game_en_reg/Q
                         net (fo=2, routed)           0.492     0.133    U7/game_en
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.124     0.257 f  U7/FSM_sequential_game_status[1]_i_2/O
                         net (fo=331, routed)         4.915     5.173    U3/hit_wall_reg_0
    SLICE_X15Y17         FDCE                                         f  U3/cube_x_reg[7][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.504     5.329    U3/clk_out1
    SLICE_X15Y17         FDCE                                         r  U3/cube_x_reg[7][0]/C
                         clock pessimism              0.498     5.827    
                         clock uncertainty           -0.178     5.649    
    SLICE_X15Y17         FDCE (Recov_fdce_C_CLR)     -0.405     5.244    U3/cube_x_reg[7][0]
  -------------------------------------------------------------------
                         required time                          5.244    
                         arrival time                          -5.173    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 U7/game_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_x_reg[7][1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.987ns  (logic 0.580ns (9.687%)  route 5.407ns (90.313%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 5.329 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604    -0.815    U7/clk_out1
    SLICE_X29Y25         FDCE                                         r  U7/game_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.359 r  U7/game_en_reg/Q
                         net (fo=2, routed)           0.492     0.133    U7/game_en
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.124     0.257 f  U7/FSM_sequential_game_status[1]_i_2/O
                         net (fo=331, routed)         4.915     5.173    U3/hit_wall_reg_0
    SLICE_X14Y17         FDCE                                         f  U3/cube_x_reg[7][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.504     5.329    U3/clk_out1
    SLICE_X14Y17         FDCE                                         r  U3/cube_x_reg[7][1]/C
                         clock pessimism              0.498     5.827    
                         clock uncertainty           -0.178     5.649    
    SLICE_X14Y17         FDCE (Recov_fdce_C_CLR)     -0.361     5.288    U3/cube_x_reg[7][1]
  -------------------------------------------------------------------
                         required time                          5.288    
                         arrival time                          -5.173    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.157ns  (required time - arrival time)
  Source:                 U7/game_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_x_reg[13][3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.987ns  (logic 0.580ns (9.687%)  route 5.407ns (90.313%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 5.329 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604    -0.815    U7/clk_out1
    SLICE_X29Y25         FDCE                                         r  U7/game_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.359 r  U7/game_en_reg/Q
                         net (fo=2, routed)           0.492     0.133    U7/game_en
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.124     0.257 f  U7/FSM_sequential_game_status[1]_i_2/O
                         net (fo=331, routed)         4.915     5.173    U3/hit_wall_reg_0
    SLICE_X14Y17         FDCE                                         f  U3/cube_x_reg[13][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.504     5.329    U3/clk_out1
    SLICE_X14Y17         FDCE                                         r  U3/cube_x_reg[13][3]/C
                         clock pessimism              0.498     5.827    
                         clock uncertainty           -0.178     5.649    
    SLICE_X14Y17         FDCE (Recov_fdce_C_CLR)     -0.319     5.330    U3/cube_x_reg[13][3]
  -------------------------------------------------------------------
                         required time                          5.330    
                         arrival time                          -5.173    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.332ns  (required time - arrival time)
  Source:                 U7/game_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_x_reg[13][2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.725ns  (logic 0.580ns (10.131%)  route 5.145ns (89.869%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 5.327 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604    -0.815    U7/clk_out1
    SLICE_X29Y25         FDCE                                         r  U7/game_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.359 r  U7/game_en_reg/Q
                         net (fo=2, routed)           0.492     0.133    U7/game_en
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.124     0.257 f  U7/FSM_sequential_game_status[1]_i_2/O
                         net (fo=331, routed)         4.653     4.910    U3/hit_wall_reg_0
    SLICE_X15Y18         FDCE                                         f  U3/cube_x_reg[13][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.502     5.327    U3/clk_out1
    SLICE_X15Y18         FDCE                                         r  U3/cube_x_reg[13][2]/C
                         clock pessimism              0.498     5.825    
                         clock uncertainty           -0.178     5.647    
    SLICE_X15Y18         FDCE (Recov_fdce_C_CLR)     -0.405     5.242    U3/cube_x_reg[13][2]
  -------------------------------------------------------------------
                         required time                          5.242    
                         arrival time                          -4.910    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (required time - arrival time)
  Source:                 U7/game_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_x_reg[7][2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.725ns  (logic 0.580ns (10.131%)  route 5.145ns (89.869%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 5.327 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604    -0.815    U7/clk_out1
    SLICE_X29Y25         FDCE                                         r  U7/game_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.359 r  U7/game_en_reg/Q
                         net (fo=2, routed)           0.492     0.133    U7/game_en
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.124     0.257 f  U7/FSM_sequential_game_status[1]_i_2/O
                         net (fo=331, routed)         4.653     4.910    U3/hit_wall_reg_0
    SLICE_X15Y18         FDCE                                         f  U3/cube_x_reg[7][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.502     5.327    U3/clk_out1
    SLICE_X15Y18         FDCE                                         r  U3/cube_x_reg[7][2]/C
                         clock pessimism              0.498     5.825    
                         clock uncertainty           -0.178     5.647    
    SLICE_X15Y18         FDCE (Recov_fdce_C_CLR)     -0.405     5.242    U3/cube_x_reg[7][2]
  -------------------------------------------------------------------
                         required time                          5.242    
                         arrival time                          -4.910    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.361ns  (required time - arrival time)
  Source:                 U7/game_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_x_reg[14][0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.698ns  (logic 0.580ns (10.179%)  route 5.118ns (89.821%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 5.329 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604    -0.815    U7/clk_out1
    SLICE_X29Y25         FDCE                                         r  U7/game_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.359 r  U7/game_en_reg/Q
                         net (fo=2, routed)           0.492     0.133    U7/game_en
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.124     0.257 f  U7/FSM_sequential_game_status[1]_i_2/O
                         net (fo=331, routed)         4.625     4.883    U3/hit_wall_reg_0
    SLICE_X12Y17         FDCE                                         f  U3/cube_x_reg[14][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.504     5.329    U3/clk_out1
    SLICE_X12Y17         FDCE                                         r  U3/cube_x_reg[14][0]/C
                         clock pessimism              0.498     5.827    
                         clock uncertainty           -0.178     5.649    
    SLICE_X12Y17         FDCE (Recov_fdce_C_CLR)     -0.405     5.244    U3/cube_x_reg[14][0]
  -------------------------------------------------------------------
                         required time                          5.244    
                         arrival time                          -4.883    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (required time - arrival time)
  Source:                 U7/game_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_x_reg[6][4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.698ns  (logic 0.580ns (10.179%)  route 5.118ns (89.821%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 5.329 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604    -0.815    U7/clk_out1
    SLICE_X29Y25         FDCE                                         r  U7/game_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.359 r  U7/game_en_reg/Q
                         net (fo=2, routed)           0.492     0.133    U7/game_en
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.124     0.257 f  U7/FSM_sequential_game_status[1]_i_2/O
                         net (fo=331, routed)         4.625     4.883    U3/hit_wall_reg_0
    SLICE_X12Y17         FDCE                                         f  U3/cube_x_reg[6][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.504     5.329    U3/clk_out1
    SLICE_X12Y17         FDCE                                         r  U3/cube_x_reg[6][4]/C
                         clock pessimism              0.498     5.827    
                         clock uncertainty           -0.178     5.649    
    SLICE_X12Y17         FDCE (Recov_fdce_C_CLR)     -0.405     5.244    U3/cube_x_reg[6][4]
  -------------------------------------------------------------------
                         required time                          5.244    
                         arrival time                          -4.883    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.365ns  (required time - arrival time)
  Source:                 U7/game_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_x_reg[13][0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.693ns  (logic 0.580ns (10.187%)  route 5.113ns (89.813%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 5.329 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604    -0.815    U7/clk_out1
    SLICE_X29Y25         FDCE                                         r  U7/game_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.359 r  U7/game_en_reg/Q
                         net (fo=2, routed)           0.492     0.133    U7/game_en
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.124     0.257 f  U7/FSM_sequential_game_status[1]_i_2/O
                         net (fo=331, routed)         4.621     4.879    U3/hit_wall_reg_0
    SLICE_X13Y17         FDCE                                         f  U3/cube_x_reg[13][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.504     5.329    U3/clk_out1
    SLICE_X13Y17         FDCE                                         r  U3/cube_x_reg[13][0]/C
                         clock pessimism              0.498     5.827    
                         clock uncertainty           -0.178     5.649    
    SLICE_X13Y17         FDCE (Recov_fdce_C_CLR)     -0.405     5.244    U3/cube_x_reg[13][0]
  -------------------------------------------------------------------
                         required time                          5.244    
                         arrival time                          -4.879    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (required time - arrival time)
  Source:                 U7/game_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_x_reg[13][5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.693ns  (logic 0.580ns (10.187%)  route 5.113ns (89.813%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 5.329 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604    -0.815    U7/clk_out1
    SLICE_X29Y25         FDCE                                         r  U7/game_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.359 r  U7/game_en_reg/Q
                         net (fo=2, routed)           0.492     0.133    U7/game_en
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.124     0.257 f  U7/FSM_sequential_game_status[1]_i_2/O
                         net (fo=331, routed)         4.621     4.879    U3/hit_wall_reg_0
    SLICE_X13Y17         FDCE                                         f  U3/cube_x_reg[13][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.504     5.329    U3/clk_out1
    SLICE_X13Y17         FDCE                                         r  U3/cube_x_reg[13][5]/C
                         clock pessimism              0.498     5.827    
                         clock uncertainty           -0.178     5.649    
    SLICE_X13Y17         FDCE (Recov_fdce_C_CLR)     -0.405     5.244    U3/cube_x_reg[13][5]
  -------------------------------------------------------------------
                         required time                          5.244    
                         arrival time                          -4.879    
  -------------------------------------------------------------------
                         slack                                  0.365    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.247    -0.542    
                         clock uncertainty            0.178    -0.364    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.513    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.247    -0.542    
                         clock uncertainty            0.178    -0.364    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.513    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.247    -0.542    
                         clock uncertainty            0.178    -0.364    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.513    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.247    -0.542    
                         clock uncertainty            0.178    -0.364    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.513    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 U7/game_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U1/restart_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.186ns (30.344%)  route 0.427ns (69.656%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.553    -0.573    U7/clk_out1
    SLICE_X29Y25         FDCE                                         r  U7/game_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  U7/game_en_reg/Q
                         net (fo=2, routed)           0.201    -0.231    U7/game_en
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.045    -0.186 f  U7/FSM_sequential_game_status[1]_i_2/O
                         net (fo=331, routed)         0.226     0.040    U1/restart_reg_2
    SLICE_X28Y25         FDCE                                         f  U1/restart_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.819    -0.810    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
                         clock pessimism              0.250    -0.560    
                         clock uncertainty            0.178    -0.382    
    SLICE_X28Y25         FDCE (Remov_fdce_C_CLR)     -0.067    -0.449    U1/restart_reg
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 U7/game_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cnt_reg[23]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.186ns (30.344%)  route 0.427ns (69.656%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.553    -0.573    U7/clk_out1
    SLICE_X29Y25         FDCE                                         r  U7/game_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  U7/game_en_reg/Q
                         net (fo=2, routed)           0.201    -0.231    U7/game_en
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.045    -0.186 f  U7/FSM_sequential_game_status[1]_i_2/O
                         net (fo=331, routed)         0.226     0.040    U3/hit_wall_reg_0
    SLICE_X28Y25         FDCE                                         f  U3/cnt_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.819    -0.810    U3/clk_out1
    SLICE_X28Y25         FDCE                                         r  U3/cnt_reg[23]/C
                         clock pessimism              0.250    -0.560    
                         clock uncertainty            0.178    -0.382    
    SLICE_X28Y25         FDCE (Remov_fdce_C_CLR)     -0.067    -0.449    U3/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 U7/game_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.186ns (29.034%)  route 0.455ns (70.966%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.553    -0.573    U7/clk_out1
    SLICE_X29Y25         FDCE                                         r  U7/game_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  U7/game_en_reg/Q
                         net (fo=2, routed)           0.201    -0.231    U7/game_en
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.045    -0.186 f  U7/FSM_sequential_game_status[1]_i_2/O
                         net (fo=331, routed)         0.253     0.067    U3/hit_wall_reg_0
    SLICE_X31Y22         FDCE                                         f  U3/cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.822    -0.807    U3/clk_out1
    SLICE_X31Y22         FDCE                                         r  U3/cnt_reg[14]/C
                         clock pessimism              0.269    -0.538    
                         clock uncertainty            0.178    -0.360    
    SLICE_X31Y22         FDCE (Remov_fdce_C_CLR)     -0.092    -0.452    U3/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 U7/game_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cnt_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.186ns (29.034%)  route 0.455ns (70.966%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.553    -0.573    U7/clk_out1
    SLICE_X29Y25         FDCE                                         r  U7/game_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  U7/game_en_reg/Q
                         net (fo=2, routed)           0.201    -0.231    U7/game_en
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.045    -0.186 f  U7/FSM_sequential_game_status[1]_i_2/O
                         net (fo=331, routed)         0.253     0.067    U3/hit_wall_reg_0
    SLICE_X31Y22         FDCE                                         f  U3/cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.822    -0.807    U3/clk_out1
    SLICE_X31Y22         FDCE                                         r  U3/cnt_reg[15]/C
                         clock pessimism              0.269    -0.538    
                         clock uncertainty            0.178    -0.360    
    SLICE_X31Y22         FDCE (Remov_fdce_C_CLR)     -0.092    -0.452    U3/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 U7/game_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cnt_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.186ns (29.034%)  route 0.455ns (70.966%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.553    -0.573    U7/clk_out1
    SLICE_X29Y25         FDCE                                         r  U7/game_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  U7/game_en_reg/Q
                         net (fo=2, routed)           0.201    -0.231    U7/game_en
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.045    -0.186 f  U7/FSM_sequential_game_status[1]_i_2/O
                         net (fo=331, routed)         0.253     0.067    U3/hit_wall_reg_0
    SLICE_X31Y22         FDCE                                         f  U3/cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.822    -0.807    U3/clk_out1
    SLICE_X31Y22         FDCE                                         r  U3/cnt_reg[16]/C
                         clock pessimism              0.269    -0.538    
                         clock uncertainty            0.178    -0.360    
    SLICE_X31Y22         FDCE (Remov_fdce_C_CLR)     -0.092    -0.452    U3/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 U7/game_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cnt_reg[20]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.186ns (29.034%)  route 0.455ns (70.966%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.553    -0.573    U7/clk_out1
    SLICE_X29Y25         FDCE                                         r  U7/game_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  U7/game_en_reg/Q
                         net (fo=2, routed)           0.201    -0.231    U7/game_en
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.045    -0.186 f  U7/FSM_sequential_game_status[1]_i_2/O
                         net (fo=331, routed)         0.253     0.067    U3/hit_wall_reg_0
    SLICE_X31Y22         FDCE                                         f  U3/cnt_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.822    -0.807    U3/clk_out1
    SLICE_X31Y22         FDCE                                         r  U3/cnt_reg[20]/C
                         clock pessimism              0.269    -0.538    
                         clock uncertainty            0.178    -0.360    
    SLICE_X31Y22         FDCE (Remov_fdce_C_CLR)     -0.092    -0.452    U3/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.519    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.503ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (required time - arrival time)
  Source:                 U7/game_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_x_reg[13][4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.987ns  (logic 0.580ns (9.687%)  route 5.407ns (90.313%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 5.329 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604    -0.815    U7/clk_out1
    SLICE_X29Y25         FDCE                                         r  U7/game_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.359 r  U7/game_en_reg/Q
                         net (fo=2, routed)           0.492     0.133    U7/game_en
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.124     0.257 f  U7/FSM_sequential_game_status[1]_i_2/O
                         net (fo=331, routed)         4.915     5.173    U3/hit_wall_reg_0
    SLICE_X15Y17         FDCE                                         f  U3/cube_x_reg[13][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.504     5.329    U3/clk_out1
    SLICE_X15Y17         FDCE                                         r  U3/cube_x_reg[13][4]/C
                         clock pessimism              0.498     5.827    
                         clock uncertainty           -0.176     5.651    
    SLICE_X15Y17         FDCE (Recov_fdce_C_CLR)     -0.405     5.246    U3/cube_x_reg[13][4]
  -------------------------------------------------------------------
                         required time                          5.246    
                         arrival time                          -5.173    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (required time - arrival time)
  Source:                 U7/game_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_x_reg[7][0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.987ns  (logic 0.580ns (9.687%)  route 5.407ns (90.313%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 5.329 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604    -0.815    U7/clk_out1
    SLICE_X29Y25         FDCE                                         r  U7/game_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.359 r  U7/game_en_reg/Q
                         net (fo=2, routed)           0.492     0.133    U7/game_en
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.124     0.257 f  U7/FSM_sequential_game_status[1]_i_2/O
                         net (fo=331, routed)         4.915     5.173    U3/hit_wall_reg_0
    SLICE_X15Y17         FDCE                                         f  U3/cube_x_reg[7][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.504     5.329    U3/clk_out1
    SLICE_X15Y17         FDCE                                         r  U3/cube_x_reg[7][0]/C
                         clock pessimism              0.498     5.827    
                         clock uncertainty           -0.176     5.651    
    SLICE_X15Y17         FDCE (Recov_fdce_C_CLR)     -0.405     5.246    U3/cube_x_reg[7][0]
  -------------------------------------------------------------------
                         required time                          5.246    
                         arrival time                          -5.173    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.117ns  (required time - arrival time)
  Source:                 U7/game_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_x_reg[7][1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.987ns  (logic 0.580ns (9.687%)  route 5.407ns (90.313%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 5.329 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604    -0.815    U7/clk_out1
    SLICE_X29Y25         FDCE                                         r  U7/game_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.359 r  U7/game_en_reg/Q
                         net (fo=2, routed)           0.492     0.133    U7/game_en
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.124     0.257 f  U7/FSM_sequential_game_status[1]_i_2/O
                         net (fo=331, routed)         4.915     5.173    U3/hit_wall_reg_0
    SLICE_X14Y17         FDCE                                         f  U3/cube_x_reg[7][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.504     5.329    U3/clk_out1
    SLICE_X14Y17         FDCE                                         r  U3/cube_x_reg[7][1]/C
                         clock pessimism              0.498     5.827    
                         clock uncertainty           -0.176     5.651    
    SLICE_X14Y17         FDCE (Recov_fdce_C_CLR)     -0.361     5.290    U3/cube_x_reg[7][1]
  -------------------------------------------------------------------
                         required time                          5.290    
                         arrival time                          -5.173    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 U7/game_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_x_reg[13][3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.987ns  (logic 0.580ns (9.687%)  route 5.407ns (90.313%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 5.329 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604    -0.815    U7/clk_out1
    SLICE_X29Y25         FDCE                                         r  U7/game_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.359 r  U7/game_en_reg/Q
                         net (fo=2, routed)           0.492     0.133    U7/game_en
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.124     0.257 f  U7/FSM_sequential_game_status[1]_i_2/O
                         net (fo=331, routed)         4.915     5.173    U3/hit_wall_reg_0
    SLICE_X14Y17         FDCE                                         f  U3/cube_x_reg[13][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.504     5.329    U3/clk_out1
    SLICE_X14Y17         FDCE                                         r  U3/cube_x_reg[13][3]/C
                         clock pessimism              0.498     5.827    
                         clock uncertainty           -0.176     5.651    
    SLICE_X14Y17         FDCE (Recov_fdce_C_CLR)     -0.319     5.332    U3/cube_x_reg[13][3]
  -------------------------------------------------------------------
                         required time                          5.332    
                         arrival time                          -5.173    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.334ns  (required time - arrival time)
  Source:                 U7/game_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_x_reg[13][2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.725ns  (logic 0.580ns (10.131%)  route 5.145ns (89.869%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 5.327 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604    -0.815    U7/clk_out1
    SLICE_X29Y25         FDCE                                         r  U7/game_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.359 r  U7/game_en_reg/Q
                         net (fo=2, routed)           0.492     0.133    U7/game_en
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.124     0.257 f  U7/FSM_sequential_game_status[1]_i_2/O
                         net (fo=331, routed)         4.653     4.910    U3/hit_wall_reg_0
    SLICE_X15Y18         FDCE                                         f  U3/cube_x_reg[13][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.502     5.327    U3/clk_out1
    SLICE_X15Y18         FDCE                                         r  U3/cube_x_reg[13][2]/C
                         clock pessimism              0.498     5.825    
                         clock uncertainty           -0.176     5.649    
    SLICE_X15Y18         FDCE (Recov_fdce_C_CLR)     -0.405     5.244    U3/cube_x_reg[13][2]
  -------------------------------------------------------------------
                         required time                          5.244    
                         arrival time                          -4.910    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (required time - arrival time)
  Source:                 U7/game_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_x_reg[7][2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.725ns  (logic 0.580ns (10.131%)  route 5.145ns (89.869%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 5.327 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604    -0.815    U7/clk_out1
    SLICE_X29Y25         FDCE                                         r  U7/game_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.359 r  U7/game_en_reg/Q
                         net (fo=2, routed)           0.492     0.133    U7/game_en
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.124     0.257 f  U7/FSM_sequential_game_status[1]_i_2/O
                         net (fo=331, routed)         4.653     4.910    U3/hit_wall_reg_0
    SLICE_X15Y18         FDCE                                         f  U3/cube_x_reg[7][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.502     5.327    U3/clk_out1
    SLICE_X15Y18         FDCE                                         r  U3/cube_x_reg[7][2]/C
                         clock pessimism              0.498     5.825    
                         clock uncertainty           -0.176     5.649    
    SLICE_X15Y18         FDCE (Recov_fdce_C_CLR)     -0.405     5.244    U3/cube_x_reg[7][2]
  -------------------------------------------------------------------
                         required time                          5.244    
                         arrival time                          -4.910    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 U7/game_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_x_reg[14][0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.698ns  (logic 0.580ns (10.179%)  route 5.118ns (89.821%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 5.329 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604    -0.815    U7/clk_out1
    SLICE_X29Y25         FDCE                                         r  U7/game_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.359 r  U7/game_en_reg/Q
                         net (fo=2, routed)           0.492     0.133    U7/game_en
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.124     0.257 f  U7/FSM_sequential_game_status[1]_i_2/O
                         net (fo=331, routed)         4.625     4.883    U3/hit_wall_reg_0
    SLICE_X12Y17         FDCE                                         f  U3/cube_x_reg[14][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.504     5.329    U3/clk_out1
    SLICE_X12Y17         FDCE                                         r  U3/cube_x_reg[14][0]/C
                         clock pessimism              0.498     5.827    
                         clock uncertainty           -0.176     5.651    
    SLICE_X12Y17         FDCE (Recov_fdce_C_CLR)     -0.405     5.246    U3/cube_x_reg[14][0]
  -------------------------------------------------------------------
                         required time                          5.246    
                         arrival time                          -4.883    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 U7/game_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_x_reg[6][4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.698ns  (logic 0.580ns (10.179%)  route 5.118ns (89.821%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 5.329 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604    -0.815    U7/clk_out1
    SLICE_X29Y25         FDCE                                         r  U7/game_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.359 r  U7/game_en_reg/Q
                         net (fo=2, routed)           0.492     0.133    U7/game_en
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.124     0.257 f  U7/FSM_sequential_game_status[1]_i_2/O
                         net (fo=331, routed)         4.625     4.883    U3/hit_wall_reg_0
    SLICE_X12Y17         FDCE                                         f  U3/cube_x_reg[6][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.504     5.329    U3/clk_out1
    SLICE_X12Y17         FDCE                                         r  U3/cube_x_reg[6][4]/C
                         clock pessimism              0.498     5.827    
                         clock uncertainty           -0.176     5.651    
    SLICE_X12Y17         FDCE (Recov_fdce_C_CLR)     -0.405     5.246    U3/cube_x_reg[6][4]
  -------------------------------------------------------------------
                         required time                          5.246    
                         arrival time                          -4.883    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.367ns  (required time - arrival time)
  Source:                 U7/game_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_x_reg[13][0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.693ns  (logic 0.580ns (10.187%)  route 5.113ns (89.813%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 5.329 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604    -0.815    U7/clk_out1
    SLICE_X29Y25         FDCE                                         r  U7/game_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.359 r  U7/game_en_reg/Q
                         net (fo=2, routed)           0.492     0.133    U7/game_en
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.124     0.257 f  U7/FSM_sequential_game_status[1]_i_2/O
                         net (fo=331, routed)         4.621     4.879    U3/hit_wall_reg_0
    SLICE_X13Y17         FDCE                                         f  U3/cube_x_reg[13][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.504     5.329    U3/clk_out1
    SLICE_X13Y17         FDCE                                         r  U3/cube_x_reg[13][0]/C
                         clock pessimism              0.498     5.827    
                         clock uncertainty           -0.176     5.651    
    SLICE_X13Y17         FDCE (Recov_fdce_C_CLR)     -0.405     5.246    U3/cube_x_reg[13][0]
  -------------------------------------------------------------------
                         required time                          5.246    
                         arrival time                          -4.879    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (required time - arrival time)
  Source:                 U7/game_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cube_x_reg[13][5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.693ns  (logic 0.580ns (10.187%)  route 5.113ns (89.813%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 5.329 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604    -0.815    U7/clk_out1
    SLICE_X29Y25         FDCE                                         r  U7/game_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.359 r  U7/game_en_reg/Q
                         net (fo=2, routed)           0.492     0.133    U7/game_en
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.124     0.257 f  U7/FSM_sequential_game_status[1]_i_2/O
                         net (fo=331, routed)         4.621     4.879    U3/hit_wall_reg_0
    SLICE_X13Y17         FDCE                                         f  U3/cube_x_reg[13][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.733    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.824 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.504     5.329    U3/clk_out1
    SLICE_X13Y17         FDCE                                         r  U3/cube_x_reg[13][5]/C
                         clock pessimism              0.498     5.827    
                         clock uncertainty           -0.176     5.651    
    SLICE_X13Y17         FDCE (Recov_fdce_C_CLR)     -0.405     5.246    U3/cube_x_reg[13][5]
  -------------------------------------------------------------------
                         required time                          5.246    
                         arrival time                          -4.879    
  -------------------------------------------------------------------
                         slack                                  0.367    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.247    -0.542    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.691    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.247    -0.542    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.691    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.247    -0.542    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.691    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.247    -0.542    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.691    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 U7/game_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U1/restart_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.186ns (30.344%)  route 0.427ns (69.656%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.553    -0.573    U7/clk_out1
    SLICE_X29Y25         FDCE                                         r  U7/game_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  U7/game_en_reg/Q
                         net (fo=2, routed)           0.201    -0.231    U7/game_en
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.045    -0.186 f  U7/FSM_sequential_game_status[1]_i_2/O
                         net (fo=331, routed)         0.226     0.040    U1/restart_reg_2
    SLICE_X28Y25         FDCE                                         f  U1/restart_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.819    -0.810    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
                         clock pessimism              0.250    -0.560    
    SLICE_X28Y25         FDCE (Remov_fdce_C_CLR)     -0.067    -0.627    U1/restart_reg
  -------------------------------------------------------------------
                         required time                          0.627    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 U7/game_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cnt_reg[23]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.186ns (30.344%)  route 0.427ns (69.656%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.553    -0.573    U7/clk_out1
    SLICE_X29Y25         FDCE                                         r  U7/game_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  U7/game_en_reg/Q
                         net (fo=2, routed)           0.201    -0.231    U7/game_en
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.045    -0.186 f  U7/FSM_sequential_game_status[1]_i_2/O
                         net (fo=331, routed)         0.226     0.040    U3/hit_wall_reg_0
    SLICE_X28Y25         FDCE                                         f  U3/cnt_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.819    -0.810    U3/clk_out1
    SLICE_X28Y25         FDCE                                         r  U3/cnt_reg[23]/C
                         clock pessimism              0.250    -0.560    
    SLICE_X28Y25         FDCE (Remov_fdce_C_CLR)     -0.067    -0.627    U3/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          0.627    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 U7/game_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.186ns (29.034%)  route 0.455ns (70.966%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.553    -0.573    U7/clk_out1
    SLICE_X29Y25         FDCE                                         r  U7/game_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  U7/game_en_reg/Q
                         net (fo=2, routed)           0.201    -0.231    U7/game_en
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.045    -0.186 f  U7/FSM_sequential_game_status[1]_i_2/O
                         net (fo=331, routed)         0.253     0.067    U3/hit_wall_reg_0
    SLICE_X31Y22         FDCE                                         f  U3/cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.822    -0.807    U3/clk_out1
    SLICE_X31Y22         FDCE                                         r  U3/cnt_reg[14]/C
                         clock pessimism              0.269    -0.538    
    SLICE_X31Y22         FDCE (Remov_fdce_C_CLR)     -0.092    -0.630    U3/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.630    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 U7/game_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cnt_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.186ns (29.034%)  route 0.455ns (70.966%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.553    -0.573    U7/clk_out1
    SLICE_X29Y25         FDCE                                         r  U7/game_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  U7/game_en_reg/Q
                         net (fo=2, routed)           0.201    -0.231    U7/game_en
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.045    -0.186 f  U7/FSM_sequential_game_status[1]_i_2/O
                         net (fo=331, routed)         0.253     0.067    U3/hit_wall_reg_0
    SLICE_X31Y22         FDCE                                         f  U3/cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.822    -0.807    U3/clk_out1
    SLICE_X31Y22         FDCE                                         r  U3/cnt_reg[15]/C
                         clock pessimism              0.269    -0.538    
    SLICE_X31Y22         FDCE (Remov_fdce_C_CLR)     -0.092    -0.630    U3/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.630    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 U7/game_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cnt_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.186ns (29.034%)  route 0.455ns (70.966%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.553    -0.573    U7/clk_out1
    SLICE_X29Y25         FDCE                                         r  U7/game_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  U7/game_en_reg/Q
                         net (fo=2, routed)           0.201    -0.231    U7/game_en
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.045    -0.186 f  U7/FSM_sequential_game_status[1]_i_2/O
                         net (fo=331, routed)         0.253     0.067    U3/hit_wall_reg_0
    SLICE_X31Y22         FDCE                                         f  U3/cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.822    -0.807    U3/clk_out1
    SLICE_X31Y22         FDCE                                         r  U3/cnt_reg[16]/C
                         clock pessimism              0.269    -0.538    
    SLICE_X31Y22         FDCE (Remov_fdce_C_CLR)     -0.092    -0.630    U3/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.630    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 U7/game_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U3/cnt_reg[20]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.186ns (29.034%)  route 0.455ns (70.966%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.553    -0.573    U7/clk_out1
    SLICE_X29Y25         FDCE                                         r  U7/game_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  U7/game_en_reg/Q
                         net (fo=2, routed)           0.201    -0.231    U7/game_en
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.045    -0.186 f  U7/FSM_sequential_game_status[1]_i_2/O
                         net (fo=331, routed)         0.253     0.067    U3/hit_wall_reg_0
    SLICE_X31Y22         FDCE                                         f  U3/cnt_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.822    -0.807    U3/clk_out1
    SLICE_X31Y22         FDCE                                         r  U3/cnt_reg[20]/C
                         clock pessimism              0.269    -0.538    
    SLICE_X31Y22         FDCE (Remov_fdce_C_CLR)     -0.092    -0.630    U3/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          0.630    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.698    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           24  Failing Endpoints,  Worst Slack       -2.849ns,  Total Violation      -65.940ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.849ns  (required time - arrival time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/cnt_bps_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out2_clk_wiz_0 rise@410.917ns - clk_out1_clk_wiz_0 rise@410.761ns)
  Data Path Delay:        2.093ns  (logic 0.642ns (30.674%)  route 1.451ns (69.326%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 409.497 - 410.917 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 409.946 - 410.761 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    410.761   410.761 r  
    H4                                                0.000   410.761 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.761    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431   412.192 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   413.425    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864   406.561 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684   408.245    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   408.341 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604   409.946    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.518   410.464 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.627   411.091    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.124   411.215 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.824   412.039    U5/rx_data_r_reg[1]_1
    SLICE_X31Y25         FDCE                                         f  U5/cnt_bps_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    410.917   410.917 r  
    H4                                                0.000   410.917 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.917    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   412.278 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   413.440    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128   406.312 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605   407.917    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   408.008 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.489   409.497    U5/CLK
    SLICE_X31Y25         FDCE                                         r  U5/cnt_bps_reg[0]/C
                         clock pessimism              0.406   409.903    
                         clock uncertainty           -0.308   409.595    
    SLICE_X31Y25         FDCE (Recov_fdce_C_CLR)     -0.405   409.190    U5/cnt_bps_reg[0]
  -------------------------------------------------------------------
                         required time                        409.190    
                         arrival time                        -412.039    
  -------------------------------------------------------------------
                         slack                                 -2.849    

Slack (VIOLATED) :        -2.849ns  (required time - arrival time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/cnt_bps_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out2_clk_wiz_0 rise@410.917ns - clk_out1_clk_wiz_0 rise@410.761ns)
  Data Path Delay:        2.093ns  (logic 0.642ns (30.674%)  route 1.451ns (69.326%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 409.497 - 410.917 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 409.946 - 410.761 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    410.761   410.761 r  
    H4                                                0.000   410.761 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.761    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431   412.192 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   413.425    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864   406.561 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684   408.245    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   408.341 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604   409.946    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.518   410.464 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.627   411.091    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.124   411.215 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.824   412.039    U5/rx_data_r_reg[1]_1
    SLICE_X31Y25         FDCE                                         f  U5/cnt_bps_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    410.917   410.917 r  
    H4                                                0.000   410.917 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.917    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   412.278 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   413.440    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128   406.312 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605   407.917    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   408.008 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.489   409.497    U5/CLK
    SLICE_X31Y25         FDCE                                         r  U5/cnt_bps_reg[1]/C
                         clock pessimism              0.406   409.903    
                         clock uncertainty           -0.308   409.595    
    SLICE_X31Y25         FDCE (Recov_fdce_C_CLR)     -0.405   409.190    U5/cnt_bps_reg[1]
  -------------------------------------------------------------------
                         required time                        409.190    
                         arrival time                        -412.039    
  -------------------------------------------------------------------
                         slack                                 -2.849    

Slack (VIOLATED) :        -2.849ns  (required time - arrival time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/cnt_bps_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out2_clk_wiz_0 rise@410.917ns - clk_out1_clk_wiz_0 rise@410.761ns)
  Data Path Delay:        2.093ns  (logic 0.642ns (30.674%)  route 1.451ns (69.326%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 409.497 - 410.917 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 409.946 - 410.761 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    410.761   410.761 r  
    H4                                                0.000   410.761 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.761    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431   412.192 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   413.425    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864   406.561 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684   408.245    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   408.341 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604   409.946    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.518   410.464 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.627   411.091    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.124   411.215 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.824   412.039    U5/rx_data_r_reg[1]_1
    SLICE_X31Y25         FDCE                                         f  U5/cnt_bps_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    410.917   410.917 r  
    H4                                                0.000   410.917 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.917    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   412.278 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   413.440    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128   406.312 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605   407.917    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   408.008 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.489   409.497    U5/CLK
    SLICE_X31Y25         FDCE                                         r  U5/cnt_bps_reg[2]/C
                         clock pessimism              0.406   409.903    
                         clock uncertainty           -0.308   409.595    
    SLICE_X31Y25         FDCE (Recov_fdce_C_CLR)     -0.405   409.190    U5/cnt_bps_reg[2]
  -------------------------------------------------------------------
                         required time                        409.190    
                         arrival time                        -412.039    
  -------------------------------------------------------------------
                         slack                                 -2.849    

Slack (VIOLATED) :        -2.849ns  (required time - arrival time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/cnt_bps_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out2_clk_wiz_0 rise@410.917ns - clk_out1_clk_wiz_0 rise@410.761ns)
  Data Path Delay:        2.093ns  (logic 0.642ns (30.674%)  route 1.451ns (69.326%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 409.497 - 410.917 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 409.946 - 410.761 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    410.761   410.761 r  
    H4                                                0.000   410.761 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.761    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431   412.192 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   413.425    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864   406.561 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684   408.245    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   408.341 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604   409.946    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.518   410.464 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.627   411.091    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.124   411.215 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.824   412.039    U5/rx_data_r_reg[1]_1
    SLICE_X31Y25         FDCE                                         f  U5/cnt_bps_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    410.917   410.917 r  
    H4                                                0.000   410.917 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.917    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   412.278 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   413.440    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128   406.312 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605   407.917    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   408.008 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.489   409.497    U5/CLK
    SLICE_X31Y25         FDCE                                         r  U5/cnt_bps_reg[3]/C
                         clock pessimism              0.406   409.903    
                         clock uncertainty           -0.308   409.595    
    SLICE_X31Y25         FDCE (Recov_fdce_C_CLR)     -0.405   409.190    U5/cnt_bps_reg[3]
  -------------------------------------------------------------------
                         required time                        409.190    
                         arrival time                        -412.039    
  -------------------------------------------------------------------
                         slack                                 -2.849    

Slack (VIOLATED) :        -2.847ns  (required time - arrival time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/num_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out2_clk_wiz_0 rise@410.917ns - clk_out1_clk_wiz_0 rise@410.761ns)
  Data Path Delay:        2.095ns  (logic 0.642ns (30.649%)  route 1.453ns (69.351%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 409.500 - 410.917 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 409.946 - 410.761 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    410.761   410.761 r  
    H4                                                0.000   410.761 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.761    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431   412.192 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   413.425    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864   406.561 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684   408.245    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   408.341 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604   409.946    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.518   410.464 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.627   411.091    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.124   411.215 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.825   412.040    U5/rx_data_r_reg[1]_1
    SLICE_X27Y29         FDCE                                         f  U5/num_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    410.917   410.917 r  
    H4                                                0.000   410.917 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.917    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   412.278 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   413.440    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128   406.312 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605   407.917    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   408.008 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.492   409.500    U5/CLK
    SLICE_X27Y29         FDCE                                         r  U5/num_reg[2]/C
                         clock pessimism              0.406   409.906    
                         clock uncertainty           -0.308   409.598    
    SLICE_X27Y29         FDCE (Recov_fdce_C_CLR)     -0.405   409.193    U5/num_reg[2]
  -------------------------------------------------------------------
                         required time                        409.193    
                         arrival time                        -412.040    
  -------------------------------------------------------------------
                         slack                                 -2.847    

Slack (VIOLATED) :        -2.847ns  (required time - arrival time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/num_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out2_clk_wiz_0 rise@410.917ns - clk_out1_clk_wiz_0 rise@410.761ns)
  Data Path Delay:        2.095ns  (logic 0.642ns (30.649%)  route 1.453ns (69.351%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 409.500 - 410.917 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 409.946 - 410.761 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    410.761   410.761 r  
    H4                                                0.000   410.761 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.761    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431   412.192 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   413.425    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864   406.561 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684   408.245    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   408.341 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604   409.946    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.518   410.464 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.627   411.091    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.124   411.215 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.825   412.040    U5/rx_data_r_reg[1]_1
    SLICE_X27Y29         FDCE                                         f  U5/num_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    410.917   410.917 r  
    H4                                                0.000   410.917 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.917    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   412.278 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   413.440    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128   406.312 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605   407.917    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   408.008 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.492   409.500    U5/CLK
    SLICE_X27Y29         FDCE                                         r  U5/num_reg[3]/C
                         clock pessimism              0.406   409.906    
                         clock uncertainty           -0.308   409.598    
    SLICE_X27Y29         FDCE (Recov_fdce_C_CLR)     -0.405   409.193    U5/num_reg[3]
  -------------------------------------------------------------------
                         required time                        409.193    
                         arrival time                        -412.040    
  -------------------------------------------------------------------
                         slack                                 -2.847    

Slack (VIOLATED) :        -2.830ns  (required time - arrival time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/cnt_bps_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out2_clk_wiz_0 rise@410.917ns - clk_out1_clk_wiz_0 rise@410.761ns)
  Data Path Delay:        2.078ns  (logic 0.642ns (30.901%)  route 1.436ns (69.099%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 409.500 - 410.917 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 409.946 - 410.761 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    410.761   410.761 r  
    H4                                                0.000   410.761 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.761    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431   412.192 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   413.425    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864   406.561 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684   408.245    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   408.341 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604   409.946    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.518   410.464 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.627   411.091    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.124   411.215 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.808   412.023    U5/rx_data_r_reg[1]_1
    SLICE_X31Y27         FDCE                                         f  U5/cnt_bps_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    410.917   410.917 r  
    H4                                                0.000   410.917 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.917    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   412.278 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   413.440    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128   406.312 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605   407.917    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   408.008 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.492   409.500    U5/CLK
    SLICE_X31Y27         FDCE                                         r  U5/cnt_bps_reg[10]/C
                         clock pessimism              0.406   409.906    
                         clock uncertainty           -0.308   409.598    
    SLICE_X31Y27         FDCE (Recov_fdce_C_CLR)     -0.405   409.193    U5/cnt_bps_reg[10]
  -------------------------------------------------------------------
                         required time                        409.193    
                         arrival time                        -412.023    
  -------------------------------------------------------------------
                         slack                                 -2.830    

Slack (VIOLATED) :        -2.830ns  (required time - arrival time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/cnt_bps_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out2_clk_wiz_0 rise@410.917ns - clk_out1_clk_wiz_0 rise@410.761ns)
  Data Path Delay:        2.078ns  (logic 0.642ns (30.901%)  route 1.436ns (69.099%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 409.500 - 410.917 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 409.946 - 410.761 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    410.761   410.761 r  
    H4                                                0.000   410.761 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.761    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431   412.192 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   413.425    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864   406.561 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684   408.245    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   408.341 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604   409.946    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.518   410.464 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.627   411.091    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.124   411.215 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.808   412.023    U5/rx_data_r_reg[1]_1
    SLICE_X31Y27         FDCE                                         f  U5/cnt_bps_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    410.917   410.917 r  
    H4                                                0.000   410.917 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.917    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   412.278 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   413.440    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128   406.312 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605   407.917    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   408.008 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.492   409.500    U5/CLK
    SLICE_X31Y27         FDCE                                         r  U5/cnt_bps_reg[11]/C
                         clock pessimism              0.406   409.906    
                         clock uncertainty           -0.308   409.598    
    SLICE_X31Y27         FDCE (Recov_fdce_C_CLR)     -0.405   409.193    U5/cnt_bps_reg[11]
  -------------------------------------------------------------------
                         required time                        409.193    
                         arrival time                        -412.023    
  -------------------------------------------------------------------
                         slack                                 -2.830    

Slack (VIOLATED) :        -2.830ns  (required time - arrival time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/cnt_bps_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out2_clk_wiz_0 rise@410.917ns - clk_out1_clk_wiz_0 rise@410.761ns)
  Data Path Delay:        2.078ns  (logic 0.642ns (30.901%)  route 1.436ns (69.099%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 409.500 - 410.917 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 409.946 - 410.761 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    410.761   410.761 r  
    H4                                                0.000   410.761 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.761    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431   412.192 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   413.425    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864   406.561 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684   408.245    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   408.341 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604   409.946    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.518   410.464 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.627   411.091    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.124   411.215 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.808   412.023    U5/rx_data_r_reg[1]_1
    SLICE_X31Y27         FDCE                                         f  U5/cnt_bps_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    410.917   410.917 r  
    H4                                                0.000   410.917 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.917    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   412.278 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   413.440    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128   406.312 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605   407.917    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   408.008 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.492   409.500    U5/CLK
    SLICE_X31Y27         FDCE                                         r  U5/cnt_bps_reg[8]/C
                         clock pessimism              0.406   409.906    
                         clock uncertainty           -0.308   409.598    
    SLICE_X31Y27         FDCE (Recov_fdce_C_CLR)     -0.405   409.193    U5/cnt_bps_reg[8]
  -------------------------------------------------------------------
                         required time                        409.193    
                         arrival time                        -412.023    
  -------------------------------------------------------------------
                         slack                                 -2.830    

Slack (VIOLATED) :        -2.830ns  (required time - arrival time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/cnt_bps_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out2_clk_wiz_0 rise@410.917ns - clk_out1_clk_wiz_0 rise@410.761ns)
  Data Path Delay:        2.078ns  (logic 0.642ns (30.901%)  route 1.436ns (69.099%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 409.500 - 410.917 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 409.946 - 410.761 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    410.761   410.761 r  
    H4                                                0.000   410.761 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.761    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431   412.192 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   413.425    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864   406.561 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684   408.245    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   408.341 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604   409.946    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.518   410.464 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.627   411.091    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.124   411.215 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.808   412.023    U5/rx_data_r_reg[1]_1
    SLICE_X31Y27         FDCE                                         f  U5/cnt_bps_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    410.917   410.917 r  
    H4                                                0.000   410.917 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.917    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   412.278 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   413.440    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128   406.312 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605   407.917    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   408.008 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.492   409.500    U5/CLK
    SLICE_X31Y27         FDCE                                         r  U5/cnt_bps_reg[9]/C
                         clock pessimism              0.406   409.906    
                         clock uncertainty           -0.308   409.598    
    SLICE_X31Y27         FDCE (Recov_fdce_C_CLR)     -0.405   409.193    U5/cnt_bps_reg[9]
  -------------------------------------------------------------------
                         required time                        409.193    
                         arrival time                        -412.023    
  -------------------------------------------------------------------
                         slack                                 -2.830    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/rx_data_temp_r_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.209ns (28.950%)  route 0.513ns (71.050%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.553    -0.573    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.409 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.265    -0.144    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.045    -0.099 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.247     0.149    U5/rx_data_r_reg[1]_1
    SLICE_X28Y24         FDCE                                         f  U5/rx_data_temp_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.819    -0.810    U5/CLK
    SLICE_X28Y24         FDCE                                         r  U5/rx_data_temp_r_reg[1]/C
                         clock pessimism              0.549    -0.261    
                         clock uncertainty            0.308     0.047    
    SLICE_X28Y24         FDCE (Remov_fdce_C_CLR)     -0.067    -0.020    U5/rx_data_temp_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.149    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/rx_data_temp_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.209ns (28.950%)  route 0.513ns (71.050%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.553    -0.573    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.409 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.265    -0.144    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.045    -0.099 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.247     0.149    U5/rx_data_r_reg[1]_1
    SLICE_X29Y24         FDCE                                         f  U5/rx_data_temp_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.819    -0.810    U5/CLK
    SLICE_X29Y24         FDCE                                         r  U5/rx_data_temp_r_reg[0]/C
                         clock pessimism              0.549    -0.261    
                         clock uncertainty            0.308     0.047    
    SLICE_X29Y24         FDCE (Remov_fdce_C_CLR)     -0.092    -0.045    U5/rx_data_temp_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.045    
                         arrival time                           0.149    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/rx_data_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.209ns (27.298%)  route 0.557ns (72.702%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.553    -0.573    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.409 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.265    -0.144    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.045    -0.099 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.291     0.192    U5/rx_data_r_reg[1]_1
    SLICE_X28Y27         FDCE                                         f  U5/rx_data_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.822    -0.807    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[0]/C
                         clock pessimism              0.549    -0.258    
                         clock uncertainty            0.308     0.050    
    SLICE_X28Y27         FDCE (Remov_fdce_C_CLR)     -0.067    -0.017    U5/rx_data_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.192    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/rx_data_r_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.209ns (27.298%)  route 0.557ns (72.702%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.553    -0.573    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.409 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.265    -0.144    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.045    -0.099 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.291     0.192    U5/rx_data_r_reg[1]_1
    SLICE_X28Y27         FDCE                                         f  U5/rx_data_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.822    -0.807    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[1]/C
                         clock pessimism              0.549    -0.258    
                         clock uncertainty            0.308     0.050    
    SLICE_X28Y27         FDCE (Remov_fdce_C_CLR)     -0.067    -0.017    U5/rx_data_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.192    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/rx_int_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.209ns (27.298%)  route 0.557ns (72.702%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.553    -0.573    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.409 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.265    -0.144    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.045    -0.099 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.291     0.192    U5/rx_data_r_reg[1]_1
    SLICE_X28Y27         FDCE                                         f  U5/rx_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.822    -0.807    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_int_reg/C
                         clock pessimism              0.549    -0.258    
                         clock uncertainty            0.308     0.050    
    SLICE_X28Y27         FDCE (Remov_fdce_C_CLR)     -0.067    -0.017    U5/rx_int_reg
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.192    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/rx_reg[0]/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.209ns (27.298%)  route 0.557ns (72.702%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.553    -0.573    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.409 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.265    -0.144    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.045    -0.099 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.291     0.192    U5/rx_data_r_reg[1]_1
    SLICE_X28Y27         FDPE                                         f  U5/rx_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.822    -0.807    U5/CLK
    SLICE_X28Y27         FDPE                                         r  U5/rx_reg[0]/C
                         clock pessimism              0.549    -0.258    
                         clock uncertainty            0.308     0.050    
    SLICE_X28Y27         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.021    U5/rx_reg[0]
  -------------------------------------------------------------------
                         required time                          0.021    
                         arrival time                           0.192    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/rx_reg[1]/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.209ns (27.298%)  route 0.557ns (72.702%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.553    -0.573    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.409 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.265    -0.144    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.045    -0.099 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.291     0.192    U5/rx_data_r_reg[1]_1
    SLICE_X28Y27         FDPE                                         f  U5/rx_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.822    -0.807    U5/CLK
    SLICE_X28Y27         FDPE                                         r  U5/rx_reg[1]/C
                         clock pessimism              0.549    -0.258    
                         clock uncertainty            0.308     0.050    
    SLICE_X28Y27         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.021    U5/rx_reg[1]
  -------------------------------------------------------------------
                         required time                          0.021    
                         arrival time                           0.192    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/cnt_bps_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.209ns (27.919%)  route 0.540ns (72.081%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.553    -0.573    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.409 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.265    -0.144    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.045    -0.099 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.274     0.175    U5/rx_data_r_reg[1]_1
    SLICE_X31Y26         FDCE                                         f  U5/cnt_bps_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.820    -0.809    U5/CLK
    SLICE_X31Y26         FDCE                                         r  U5/cnt_bps_reg[4]/C
                         clock pessimism              0.549    -0.260    
                         clock uncertainty            0.308     0.048    
    SLICE_X31Y26         FDCE (Remov_fdce_C_CLR)     -0.092    -0.044    U5/cnt_bps_reg[4]
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                           0.175    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/cnt_bps_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.209ns (27.919%)  route 0.540ns (72.081%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.553    -0.573    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.409 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.265    -0.144    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.045    -0.099 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.274     0.175    U5/rx_data_r_reg[1]_1
    SLICE_X31Y26         FDCE                                         f  U5/cnt_bps_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.820    -0.809    U5/CLK
    SLICE_X31Y26         FDCE                                         r  U5/cnt_bps_reg[5]/C
                         clock pessimism              0.549    -0.260    
                         clock uncertainty            0.308     0.048    
    SLICE_X31Y26         FDCE (Remov_fdce_C_CLR)     -0.092    -0.044    U5/cnt_bps_reg[5]
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                           0.175    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/cnt_bps_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.209ns (27.919%)  route 0.540ns (72.081%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.553    -0.573    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.409 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.265    -0.144    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.045    -0.099 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.274     0.175    U5/rx_data_r_reg[1]_1
    SLICE_X31Y26         FDCE                                         f  U5/cnt_bps_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.820    -0.809    U5/CLK
    SLICE_X31Y26         FDCE                                         r  U5/cnt_bps_reg[6]/C
                         clock pessimism              0.549    -0.260    
                         clock uncertainty            0.308     0.048    
    SLICE_X31Y26         FDCE (Remov_fdce_C_CLR)     -0.092    -0.044    U5/cnt_bps_reg[6]
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                           0.175    
  -------------------------------------------------------------------
                         slack                                  0.219    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :           24  Failing Endpoints,  Worst Slack       -2.849ns,  Total Violation      -65.940ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.849ns  (required time - arrival time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/cnt_bps_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out2_clk_wiz_0 rise@410.917ns - clk_out1_clk_wiz_0_1 rise@410.761ns)
  Data Path Delay:        2.093ns  (logic 0.642ns (30.674%)  route 1.451ns (69.326%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 409.497 - 410.917 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 409.946 - 410.761 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    410.761   410.761 r  
    H4                                                0.000   410.761 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.761    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431   412.192 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   413.425    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864   406.561 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684   408.245    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   408.341 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604   409.946    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.518   410.464 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.627   411.091    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.124   411.215 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.824   412.039    U5/rx_data_r_reg[1]_1
    SLICE_X31Y25         FDCE                                         f  U5/cnt_bps_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    410.917   410.917 r  
    H4                                                0.000   410.917 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.917    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   412.278 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   413.440    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128   406.312 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605   407.917    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   408.008 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.489   409.497    U5/CLK
    SLICE_X31Y25         FDCE                                         r  U5/cnt_bps_reg[0]/C
                         clock pessimism              0.406   409.903    
                         clock uncertainty           -0.308   409.595    
    SLICE_X31Y25         FDCE (Recov_fdce_C_CLR)     -0.405   409.190    U5/cnt_bps_reg[0]
  -------------------------------------------------------------------
                         required time                        409.190    
                         arrival time                        -412.039    
  -------------------------------------------------------------------
                         slack                                 -2.849    

Slack (VIOLATED) :        -2.849ns  (required time - arrival time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/cnt_bps_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out2_clk_wiz_0 rise@410.917ns - clk_out1_clk_wiz_0_1 rise@410.761ns)
  Data Path Delay:        2.093ns  (logic 0.642ns (30.674%)  route 1.451ns (69.326%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 409.497 - 410.917 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 409.946 - 410.761 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    410.761   410.761 r  
    H4                                                0.000   410.761 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.761    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431   412.192 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   413.425    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864   406.561 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684   408.245    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   408.341 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604   409.946    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.518   410.464 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.627   411.091    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.124   411.215 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.824   412.039    U5/rx_data_r_reg[1]_1
    SLICE_X31Y25         FDCE                                         f  U5/cnt_bps_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    410.917   410.917 r  
    H4                                                0.000   410.917 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.917    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   412.278 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   413.440    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128   406.312 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605   407.917    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   408.008 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.489   409.497    U5/CLK
    SLICE_X31Y25         FDCE                                         r  U5/cnt_bps_reg[1]/C
                         clock pessimism              0.406   409.903    
                         clock uncertainty           -0.308   409.595    
    SLICE_X31Y25         FDCE (Recov_fdce_C_CLR)     -0.405   409.190    U5/cnt_bps_reg[1]
  -------------------------------------------------------------------
                         required time                        409.190    
                         arrival time                        -412.039    
  -------------------------------------------------------------------
                         slack                                 -2.849    

Slack (VIOLATED) :        -2.849ns  (required time - arrival time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/cnt_bps_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out2_clk_wiz_0 rise@410.917ns - clk_out1_clk_wiz_0_1 rise@410.761ns)
  Data Path Delay:        2.093ns  (logic 0.642ns (30.674%)  route 1.451ns (69.326%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 409.497 - 410.917 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 409.946 - 410.761 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    410.761   410.761 r  
    H4                                                0.000   410.761 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.761    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431   412.192 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   413.425    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864   406.561 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684   408.245    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   408.341 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604   409.946    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.518   410.464 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.627   411.091    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.124   411.215 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.824   412.039    U5/rx_data_r_reg[1]_1
    SLICE_X31Y25         FDCE                                         f  U5/cnt_bps_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    410.917   410.917 r  
    H4                                                0.000   410.917 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.917    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   412.278 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   413.440    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128   406.312 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605   407.917    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   408.008 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.489   409.497    U5/CLK
    SLICE_X31Y25         FDCE                                         r  U5/cnt_bps_reg[2]/C
                         clock pessimism              0.406   409.903    
                         clock uncertainty           -0.308   409.595    
    SLICE_X31Y25         FDCE (Recov_fdce_C_CLR)     -0.405   409.190    U5/cnt_bps_reg[2]
  -------------------------------------------------------------------
                         required time                        409.190    
                         arrival time                        -412.039    
  -------------------------------------------------------------------
                         slack                                 -2.849    

Slack (VIOLATED) :        -2.849ns  (required time - arrival time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/cnt_bps_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out2_clk_wiz_0 rise@410.917ns - clk_out1_clk_wiz_0_1 rise@410.761ns)
  Data Path Delay:        2.093ns  (logic 0.642ns (30.674%)  route 1.451ns (69.326%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 409.497 - 410.917 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 409.946 - 410.761 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    410.761   410.761 r  
    H4                                                0.000   410.761 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.761    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431   412.192 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   413.425    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864   406.561 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684   408.245    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   408.341 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604   409.946    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.518   410.464 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.627   411.091    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.124   411.215 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.824   412.039    U5/rx_data_r_reg[1]_1
    SLICE_X31Y25         FDCE                                         f  U5/cnt_bps_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    410.917   410.917 r  
    H4                                                0.000   410.917 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.917    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   412.278 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   413.440    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128   406.312 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605   407.917    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   408.008 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.489   409.497    U5/CLK
    SLICE_X31Y25         FDCE                                         r  U5/cnt_bps_reg[3]/C
                         clock pessimism              0.406   409.903    
                         clock uncertainty           -0.308   409.595    
    SLICE_X31Y25         FDCE (Recov_fdce_C_CLR)     -0.405   409.190    U5/cnt_bps_reg[3]
  -------------------------------------------------------------------
                         required time                        409.190    
                         arrival time                        -412.039    
  -------------------------------------------------------------------
                         slack                                 -2.849    

Slack (VIOLATED) :        -2.847ns  (required time - arrival time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/num_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out2_clk_wiz_0 rise@410.917ns - clk_out1_clk_wiz_0_1 rise@410.761ns)
  Data Path Delay:        2.095ns  (logic 0.642ns (30.649%)  route 1.453ns (69.351%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 409.500 - 410.917 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 409.946 - 410.761 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    410.761   410.761 r  
    H4                                                0.000   410.761 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.761    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431   412.192 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   413.425    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864   406.561 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684   408.245    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   408.341 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604   409.946    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.518   410.464 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.627   411.091    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.124   411.215 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.825   412.040    U5/rx_data_r_reg[1]_1
    SLICE_X27Y29         FDCE                                         f  U5/num_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    410.917   410.917 r  
    H4                                                0.000   410.917 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.917    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   412.278 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   413.440    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128   406.312 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605   407.917    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   408.008 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.492   409.500    U5/CLK
    SLICE_X27Y29         FDCE                                         r  U5/num_reg[2]/C
                         clock pessimism              0.406   409.906    
                         clock uncertainty           -0.308   409.598    
    SLICE_X27Y29         FDCE (Recov_fdce_C_CLR)     -0.405   409.193    U5/num_reg[2]
  -------------------------------------------------------------------
                         required time                        409.193    
                         arrival time                        -412.040    
  -------------------------------------------------------------------
                         slack                                 -2.847    

Slack (VIOLATED) :        -2.847ns  (required time - arrival time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/num_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out2_clk_wiz_0 rise@410.917ns - clk_out1_clk_wiz_0_1 rise@410.761ns)
  Data Path Delay:        2.095ns  (logic 0.642ns (30.649%)  route 1.453ns (69.351%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 409.500 - 410.917 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 409.946 - 410.761 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    410.761   410.761 r  
    H4                                                0.000   410.761 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.761    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431   412.192 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   413.425    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864   406.561 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684   408.245    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   408.341 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604   409.946    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.518   410.464 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.627   411.091    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.124   411.215 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.825   412.040    U5/rx_data_r_reg[1]_1
    SLICE_X27Y29         FDCE                                         f  U5/num_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    410.917   410.917 r  
    H4                                                0.000   410.917 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.917    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   412.278 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   413.440    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128   406.312 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605   407.917    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   408.008 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.492   409.500    U5/CLK
    SLICE_X27Y29         FDCE                                         r  U5/num_reg[3]/C
                         clock pessimism              0.406   409.906    
                         clock uncertainty           -0.308   409.598    
    SLICE_X27Y29         FDCE (Recov_fdce_C_CLR)     -0.405   409.193    U5/num_reg[3]
  -------------------------------------------------------------------
                         required time                        409.193    
                         arrival time                        -412.040    
  -------------------------------------------------------------------
                         slack                                 -2.847    

Slack (VIOLATED) :        -2.830ns  (required time - arrival time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/cnt_bps_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out2_clk_wiz_0 rise@410.917ns - clk_out1_clk_wiz_0_1 rise@410.761ns)
  Data Path Delay:        2.078ns  (logic 0.642ns (30.901%)  route 1.436ns (69.099%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 409.500 - 410.917 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 409.946 - 410.761 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    410.761   410.761 r  
    H4                                                0.000   410.761 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.761    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431   412.192 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   413.425    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864   406.561 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684   408.245    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   408.341 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604   409.946    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.518   410.464 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.627   411.091    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.124   411.215 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.808   412.023    U5/rx_data_r_reg[1]_1
    SLICE_X31Y27         FDCE                                         f  U5/cnt_bps_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    410.917   410.917 r  
    H4                                                0.000   410.917 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.917    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   412.278 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   413.440    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128   406.312 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605   407.917    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   408.008 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.492   409.500    U5/CLK
    SLICE_X31Y27         FDCE                                         r  U5/cnt_bps_reg[10]/C
                         clock pessimism              0.406   409.906    
                         clock uncertainty           -0.308   409.598    
    SLICE_X31Y27         FDCE (Recov_fdce_C_CLR)     -0.405   409.193    U5/cnt_bps_reg[10]
  -------------------------------------------------------------------
                         required time                        409.193    
                         arrival time                        -412.023    
  -------------------------------------------------------------------
                         slack                                 -2.830    

Slack (VIOLATED) :        -2.830ns  (required time - arrival time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/cnt_bps_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out2_clk_wiz_0 rise@410.917ns - clk_out1_clk_wiz_0_1 rise@410.761ns)
  Data Path Delay:        2.078ns  (logic 0.642ns (30.901%)  route 1.436ns (69.099%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 409.500 - 410.917 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 409.946 - 410.761 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    410.761   410.761 r  
    H4                                                0.000   410.761 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.761    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431   412.192 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   413.425    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864   406.561 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684   408.245    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   408.341 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604   409.946    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.518   410.464 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.627   411.091    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.124   411.215 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.808   412.023    U5/rx_data_r_reg[1]_1
    SLICE_X31Y27         FDCE                                         f  U5/cnt_bps_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    410.917   410.917 r  
    H4                                                0.000   410.917 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.917    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   412.278 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   413.440    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128   406.312 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605   407.917    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   408.008 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.492   409.500    U5/CLK
    SLICE_X31Y27         FDCE                                         r  U5/cnt_bps_reg[11]/C
                         clock pessimism              0.406   409.906    
                         clock uncertainty           -0.308   409.598    
    SLICE_X31Y27         FDCE (Recov_fdce_C_CLR)     -0.405   409.193    U5/cnt_bps_reg[11]
  -------------------------------------------------------------------
                         required time                        409.193    
                         arrival time                        -412.023    
  -------------------------------------------------------------------
                         slack                                 -2.830    

Slack (VIOLATED) :        -2.830ns  (required time - arrival time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/cnt_bps_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out2_clk_wiz_0 rise@410.917ns - clk_out1_clk_wiz_0_1 rise@410.761ns)
  Data Path Delay:        2.078ns  (logic 0.642ns (30.901%)  route 1.436ns (69.099%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 409.500 - 410.917 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 409.946 - 410.761 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    410.761   410.761 r  
    H4                                                0.000   410.761 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.761    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431   412.192 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   413.425    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864   406.561 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684   408.245    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   408.341 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604   409.946    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.518   410.464 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.627   411.091    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.124   411.215 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.808   412.023    U5/rx_data_r_reg[1]_1
    SLICE_X31Y27         FDCE                                         f  U5/cnt_bps_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    410.917   410.917 r  
    H4                                                0.000   410.917 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.917    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   412.278 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   413.440    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128   406.312 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605   407.917    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   408.008 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.492   409.500    U5/CLK
    SLICE_X31Y27         FDCE                                         r  U5/cnt_bps_reg[8]/C
                         clock pessimism              0.406   409.906    
                         clock uncertainty           -0.308   409.598    
    SLICE_X31Y27         FDCE (Recov_fdce_C_CLR)     -0.405   409.193    U5/cnt_bps_reg[8]
  -------------------------------------------------------------------
                         required time                        409.193    
                         arrival time                        -412.023    
  -------------------------------------------------------------------
                         slack                                 -2.830    

Slack (VIOLATED) :        -2.830ns  (required time - arrival time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/cnt_bps_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out2_clk_wiz_0 rise@410.917ns - clk_out1_clk_wiz_0_1 rise@410.761ns)
  Data Path Delay:        2.078ns  (logic 0.642ns (30.901%)  route 1.436ns (69.099%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 409.500 - 410.917 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 409.946 - 410.761 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    410.761   410.761 r  
    H4                                                0.000   410.761 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.761    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431   412.192 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   413.425    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864   406.561 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684   408.245    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   408.341 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604   409.946    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.518   410.464 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.627   411.091    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.124   411.215 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.808   412.023    U5/rx_data_r_reg[1]_1
    SLICE_X31Y27         FDCE                                         f  U5/cnt_bps_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    410.917   410.917 r  
    H4                                                0.000   410.917 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.917    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   412.278 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   413.440    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128   406.312 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605   407.917    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   408.008 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.492   409.500    U5/CLK
    SLICE_X31Y27         FDCE                                         r  U5/cnt_bps_reg[9]/C
                         clock pessimism              0.406   409.906    
                         clock uncertainty           -0.308   409.598    
    SLICE_X31Y27         FDCE (Recov_fdce_C_CLR)     -0.405   409.193    U5/cnt_bps_reg[9]
  -------------------------------------------------------------------
                         required time                        409.193    
                         arrival time                        -412.023    
  -------------------------------------------------------------------
                         slack                                 -2.830    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/rx_data_temp_r_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.209ns (28.950%)  route 0.513ns (71.050%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.553    -0.573    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.409 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.265    -0.144    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.045    -0.099 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.247     0.149    U5/rx_data_r_reg[1]_1
    SLICE_X28Y24         FDCE                                         f  U5/rx_data_temp_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.819    -0.810    U5/CLK
    SLICE_X28Y24         FDCE                                         r  U5/rx_data_temp_r_reg[1]/C
                         clock pessimism              0.549    -0.261    
                         clock uncertainty            0.308     0.047    
    SLICE_X28Y24         FDCE (Remov_fdce_C_CLR)     -0.067    -0.020    U5/rx_data_temp_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.149    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/rx_data_temp_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.209ns (28.950%)  route 0.513ns (71.050%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.553    -0.573    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.409 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.265    -0.144    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.045    -0.099 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.247     0.149    U5/rx_data_r_reg[1]_1
    SLICE_X29Y24         FDCE                                         f  U5/rx_data_temp_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.819    -0.810    U5/CLK
    SLICE_X29Y24         FDCE                                         r  U5/rx_data_temp_r_reg[0]/C
                         clock pessimism              0.549    -0.261    
                         clock uncertainty            0.308     0.047    
    SLICE_X29Y24         FDCE (Remov_fdce_C_CLR)     -0.092    -0.045    U5/rx_data_temp_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.045    
                         arrival time                           0.149    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/rx_data_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.209ns (27.298%)  route 0.557ns (72.702%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.553    -0.573    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.409 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.265    -0.144    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.045    -0.099 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.291     0.192    U5/rx_data_r_reg[1]_1
    SLICE_X28Y27         FDCE                                         f  U5/rx_data_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.822    -0.807    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[0]/C
                         clock pessimism              0.549    -0.258    
                         clock uncertainty            0.308     0.050    
    SLICE_X28Y27         FDCE (Remov_fdce_C_CLR)     -0.067    -0.017    U5/rx_data_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.192    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/rx_data_r_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.209ns (27.298%)  route 0.557ns (72.702%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.553    -0.573    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.409 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.265    -0.144    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.045    -0.099 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.291     0.192    U5/rx_data_r_reg[1]_1
    SLICE_X28Y27         FDCE                                         f  U5/rx_data_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.822    -0.807    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[1]/C
                         clock pessimism              0.549    -0.258    
                         clock uncertainty            0.308     0.050    
    SLICE_X28Y27         FDCE (Remov_fdce_C_CLR)     -0.067    -0.017    U5/rx_data_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.192    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/rx_int_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.209ns (27.298%)  route 0.557ns (72.702%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.553    -0.573    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.409 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.265    -0.144    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.045    -0.099 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.291     0.192    U5/rx_data_r_reg[1]_1
    SLICE_X28Y27         FDCE                                         f  U5/rx_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.822    -0.807    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_int_reg/C
                         clock pessimism              0.549    -0.258    
                         clock uncertainty            0.308     0.050    
    SLICE_X28Y27         FDCE (Remov_fdce_C_CLR)     -0.067    -0.017    U5/rx_int_reg
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.192    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/rx_reg[0]/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.209ns (27.298%)  route 0.557ns (72.702%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.553    -0.573    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.409 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.265    -0.144    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.045    -0.099 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.291     0.192    U5/rx_data_r_reg[1]_1
    SLICE_X28Y27         FDPE                                         f  U5/rx_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.822    -0.807    U5/CLK
    SLICE_X28Y27         FDPE                                         r  U5/rx_reg[0]/C
                         clock pessimism              0.549    -0.258    
                         clock uncertainty            0.308     0.050    
    SLICE_X28Y27         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.021    U5/rx_reg[0]
  -------------------------------------------------------------------
                         required time                          0.021    
                         arrival time                           0.192    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/rx_reg[1]/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.209ns (27.298%)  route 0.557ns (72.702%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.553    -0.573    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.409 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.265    -0.144    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.045    -0.099 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.291     0.192    U5/rx_data_r_reg[1]_1
    SLICE_X28Y27         FDPE                                         f  U5/rx_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.822    -0.807    U5/CLK
    SLICE_X28Y27         FDPE                                         r  U5/rx_reg[1]/C
                         clock pessimism              0.549    -0.258    
                         clock uncertainty            0.308     0.050    
    SLICE_X28Y27         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.021    U5/rx_reg[1]
  -------------------------------------------------------------------
                         required time                          0.021    
                         arrival time                           0.192    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/cnt_bps_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.209ns (27.919%)  route 0.540ns (72.081%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.553    -0.573    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.409 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.265    -0.144    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.045    -0.099 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.274     0.175    U5/rx_data_r_reg[1]_1
    SLICE_X31Y26         FDCE                                         f  U5/cnt_bps_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.820    -0.809    U5/CLK
    SLICE_X31Y26         FDCE                                         r  U5/cnt_bps_reg[4]/C
                         clock pessimism              0.549    -0.260    
                         clock uncertainty            0.308     0.048    
    SLICE_X31Y26         FDCE (Remov_fdce_C_CLR)     -0.092    -0.044    U5/cnt_bps_reg[4]
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                           0.175    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/cnt_bps_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.209ns (27.919%)  route 0.540ns (72.081%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.553    -0.573    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.409 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.265    -0.144    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.045    -0.099 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.274     0.175    U5/rx_data_r_reg[1]_1
    SLICE_X31Y26         FDCE                                         f  U5/cnt_bps_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.820    -0.809    U5/CLK
    SLICE_X31Y26         FDCE                                         r  U5/cnt_bps_reg[5]/C
                         clock pessimism              0.549    -0.260    
                         clock uncertainty            0.308     0.048    
    SLICE_X31Y26         FDCE (Remov_fdce_C_CLR)     -0.092    -0.044    U5/cnt_bps_reg[5]
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                           0.175    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/cnt_bps_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.209ns (27.919%)  route 0.540ns (72.081%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.553    -0.573    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.409 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.265    -0.144    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.045    -0.099 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.274     0.175    U5/rx_data_r_reg[1]_1
    SLICE_X31Y26         FDCE                                         f  U5/cnt_bps_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.820    -0.809    U5/CLK
    SLICE_X31Y26         FDCE                                         r  U5/cnt_bps_reg[6]/C
                         clock pessimism              0.549    -0.260    
                         clock uncertainty            0.308     0.048    
    SLICE_X31Y26         FDCE (Remov_fdce_C_CLR)     -0.092    -0.044    U5/cnt_bps_reg[6]
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                           0.175    
  -------------------------------------------------------------------
                         slack                                  0.219    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :           24  Failing Endpoints,  Worst Slack       -2.846ns,  Total Violation      -65.890ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.846ns  (required time - arrival time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/cnt_bps_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out2_clk_wiz_0_1 rise@410.917ns - clk_out1_clk_wiz_0 rise@410.761ns)
  Data Path Delay:        2.093ns  (logic 0.642ns (30.674%)  route 1.451ns (69.326%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 409.497 - 410.917 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 409.946 - 410.761 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    410.761   410.761 r  
    H4                                                0.000   410.761 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.761    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431   412.192 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   413.425    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864   406.561 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684   408.245    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   408.341 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604   409.946    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.518   410.464 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.627   411.091    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.124   411.215 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.824   412.039    U5/rx_data_r_reg[1]_1
    SLICE_X31Y25         FDCE                                         f  U5/cnt_bps_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    410.917   410.917 r  
    H4                                                0.000   410.917 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.917    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   412.278 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   413.440    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128   406.312 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605   407.917    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   408.008 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.489   409.497    U5/CLK
    SLICE_X31Y25         FDCE                                         r  U5/cnt_bps_reg[0]/C
                         clock pessimism              0.406   409.903    
                         clock uncertainty           -0.306   409.597    
    SLICE_X31Y25         FDCE (Recov_fdce_C_CLR)     -0.405   409.192    U5/cnt_bps_reg[0]
  -------------------------------------------------------------------
                         required time                        409.192    
                         arrival time                        -412.039    
  -------------------------------------------------------------------
                         slack                                 -2.846    

Slack (VIOLATED) :        -2.846ns  (required time - arrival time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/cnt_bps_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out2_clk_wiz_0_1 rise@410.917ns - clk_out1_clk_wiz_0 rise@410.761ns)
  Data Path Delay:        2.093ns  (logic 0.642ns (30.674%)  route 1.451ns (69.326%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 409.497 - 410.917 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 409.946 - 410.761 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    410.761   410.761 r  
    H4                                                0.000   410.761 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.761    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431   412.192 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   413.425    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864   406.561 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684   408.245    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   408.341 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604   409.946    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.518   410.464 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.627   411.091    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.124   411.215 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.824   412.039    U5/rx_data_r_reg[1]_1
    SLICE_X31Y25         FDCE                                         f  U5/cnt_bps_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    410.917   410.917 r  
    H4                                                0.000   410.917 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.917    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   412.278 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   413.440    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128   406.312 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605   407.917    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   408.008 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.489   409.497    U5/CLK
    SLICE_X31Y25         FDCE                                         r  U5/cnt_bps_reg[1]/C
                         clock pessimism              0.406   409.903    
                         clock uncertainty           -0.306   409.597    
    SLICE_X31Y25         FDCE (Recov_fdce_C_CLR)     -0.405   409.192    U5/cnt_bps_reg[1]
  -------------------------------------------------------------------
                         required time                        409.192    
                         arrival time                        -412.039    
  -------------------------------------------------------------------
                         slack                                 -2.846    

Slack (VIOLATED) :        -2.846ns  (required time - arrival time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/cnt_bps_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out2_clk_wiz_0_1 rise@410.917ns - clk_out1_clk_wiz_0 rise@410.761ns)
  Data Path Delay:        2.093ns  (logic 0.642ns (30.674%)  route 1.451ns (69.326%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 409.497 - 410.917 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 409.946 - 410.761 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    410.761   410.761 r  
    H4                                                0.000   410.761 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.761    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431   412.192 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   413.425    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864   406.561 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684   408.245    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   408.341 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604   409.946    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.518   410.464 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.627   411.091    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.124   411.215 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.824   412.039    U5/rx_data_r_reg[1]_1
    SLICE_X31Y25         FDCE                                         f  U5/cnt_bps_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    410.917   410.917 r  
    H4                                                0.000   410.917 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.917    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   412.278 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   413.440    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128   406.312 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605   407.917    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   408.008 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.489   409.497    U5/CLK
    SLICE_X31Y25         FDCE                                         r  U5/cnt_bps_reg[2]/C
                         clock pessimism              0.406   409.903    
                         clock uncertainty           -0.306   409.597    
    SLICE_X31Y25         FDCE (Recov_fdce_C_CLR)     -0.405   409.192    U5/cnt_bps_reg[2]
  -------------------------------------------------------------------
                         required time                        409.192    
                         arrival time                        -412.039    
  -------------------------------------------------------------------
                         slack                                 -2.846    

Slack (VIOLATED) :        -2.846ns  (required time - arrival time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/cnt_bps_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out2_clk_wiz_0_1 rise@410.917ns - clk_out1_clk_wiz_0 rise@410.761ns)
  Data Path Delay:        2.093ns  (logic 0.642ns (30.674%)  route 1.451ns (69.326%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 409.497 - 410.917 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 409.946 - 410.761 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    410.761   410.761 r  
    H4                                                0.000   410.761 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.761    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431   412.192 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   413.425    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864   406.561 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684   408.245    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   408.341 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604   409.946    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.518   410.464 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.627   411.091    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.124   411.215 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.824   412.039    U5/rx_data_r_reg[1]_1
    SLICE_X31Y25         FDCE                                         f  U5/cnt_bps_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    410.917   410.917 r  
    H4                                                0.000   410.917 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.917    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   412.278 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   413.440    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128   406.312 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605   407.917    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   408.008 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.489   409.497    U5/CLK
    SLICE_X31Y25         FDCE                                         r  U5/cnt_bps_reg[3]/C
                         clock pessimism              0.406   409.903    
                         clock uncertainty           -0.306   409.597    
    SLICE_X31Y25         FDCE (Recov_fdce_C_CLR)     -0.405   409.192    U5/cnt_bps_reg[3]
  -------------------------------------------------------------------
                         required time                        409.192    
                         arrival time                        -412.039    
  -------------------------------------------------------------------
                         slack                                 -2.846    

Slack (VIOLATED) :        -2.845ns  (required time - arrival time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/num_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out2_clk_wiz_0_1 rise@410.917ns - clk_out1_clk_wiz_0 rise@410.761ns)
  Data Path Delay:        2.095ns  (logic 0.642ns (30.649%)  route 1.453ns (69.351%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 409.500 - 410.917 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 409.946 - 410.761 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    410.761   410.761 r  
    H4                                                0.000   410.761 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.761    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431   412.192 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   413.425    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864   406.561 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684   408.245    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   408.341 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604   409.946    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.518   410.464 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.627   411.091    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.124   411.215 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.825   412.040    U5/rx_data_r_reg[1]_1
    SLICE_X27Y29         FDCE                                         f  U5/num_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    410.917   410.917 r  
    H4                                                0.000   410.917 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.917    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   412.278 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   413.440    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128   406.312 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605   407.917    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   408.008 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.492   409.500    U5/CLK
    SLICE_X27Y29         FDCE                                         r  U5/num_reg[2]/C
                         clock pessimism              0.406   409.906    
                         clock uncertainty           -0.306   409.600    
    SLICE_X27Y29         FDCE (Recov_fdce_C_CLR)     -0.405   409.195    U5/num_reg[2]
  -------------------------------------------------------------------
                         required time                        409.195    
                         arrival time                        -412.040    
  -------------------------------------------------------------------
                         slack                                 -2.845    

Slack (VIOLATED) :        -2.845ns  (required time - arrival time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/num_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out2_clk_wiz_0_1 rise@410.917ns - clk_out1_clk_wiz_0 rise@410.761ns)
  Data Path Delay:        2.095ns  (logic 0.642ns (30.649%)  route 1.453ns (69.351%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 409.500 - 410.917 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 409.946 - 410.761 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    410.761   410.761 r  
    H4                                                0.000   410.761 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.761    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431   412.192 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   413.425    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864   406.561 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684   408.245    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   408.341 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604   409.946    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.518   410.464 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.627   411.091    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.124   411.215 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.825   412.040    U5/rx_data_r_reg[1]_1
    SLICE_X27Y29         FDCE                                         f  U5/num_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    410.917   410.917 r  
    H4                                                0.000   410.917 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.917    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   412.278 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   413.440    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128   406.312 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605   407.917    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   408.008 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.492   409.500    U5/CLK
    SLICE_X27Y29         FDCE                                         r  U5/num_reg[3]/C
                         clock pessimism              0.406   409.906    
                         clock uncertainty           -0.306   409.600    
    SLICE_X27Y29         FDCE (Recov_fdce_C_CLR)     -0.405   409.195    U5/num_reg[3]
  -------------------------------------------------------------------
                         required time                        409.195    
                         arrival time                        -412.040    
  -------------------------------------------------------------------
                         slack                                 -2.845    

Slack (VIOLATED) :        -2.828ns  (required time - arrival time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/cnt_bps_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out2_clk_wiz_0_1 rise@410.917ns - clk_out1_clk_wiz_0 rise@410.761ns)
  Data Path Delay:        2.078ns  (logic 0.642ns (30.901%)  route 1.436ns (69.099%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 409.500 - 410.917 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 409.946 - 410.761 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    410.761   410.761 r  
    H4                                                0.000   410.761 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.761    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431   412.192 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   413.425    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864   406.561 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684   408.245    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   408.341 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604   409.946    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.518   410.464 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.627   411.091    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.124   411.215 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.808   412.023    U5/rx_data_r_reg[1]_1
    SLICE_X31Y27         FDCE                                         f  U5/cnt_bps_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    410.917   410.917 r  
    H4                                                0.000   410.917 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.917    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   412.278 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   413.440    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128   406.312 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605   407.917    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   408.008 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.492   409.500    U5/CLK
    SLICE_X31Y27         FDCE                                         r  U5/cnt_bps_reg[10]/C
                         clock pessimism              0.406   409.906    
                         clock uncertainty           -0.306   409.600    
    SLICE_X31Y27         FDCE (Recov_fdce_C_CLR)     -0.405   409.195    U5/cnt_bps_reg[10]
  -------------------------------------------------------------------
                         required time                        409.195    
                         arrival time                        -412.023    
  -------------------------------------------------------------------
                         slack                                 -2.828    

Slack (VIOLATED) :        -2.828ns  (required time - arrival time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/cnt_bps_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out2_clk_wiz_0_1 rise@410.917ns - clk_out1_clk_wiz_0 rise@410.761ns)
  Data Path Delay:        2.078ns  (logic 0.642ns (30.901%)  route 1.436ns (69.099%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 409.500 - 410.917 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 409.946 - 410.761 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    410.761   410.761 r  
    H4                                                0.000   410.761 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.761    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431   412.192 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   413.425    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864   406.561 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684   408.245    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   408.341 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604   409.946    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.518   410.464 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.627   411.091    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.124   411.215 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.808   412.023    U5/rx_data_r_reg[1]_1
    SLICE_X31Y27         FDCE                                         f  U5/cnt_bps_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    410.917   410.917 r  
    H4                                                0.000   410.917 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.917    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   412.278 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   413.440    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128   406.312 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605   407.917    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   408.008 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.492   409.500    U5/CLK
    SLICE_X31Y27         FDCE                                         r  U5/cnt_bps_reg[11]/C
                         clock pessimism              0.406   409.906    
                         clock uncertainty           -0.306   409.600    
    SLICE_X31Y27         FDCE (Recov_fdce_C_CLR)     -0.405   409.195    U5/cnt_bps_reg[11]
  -------------------------------------------------------------------
                         required time                        409.195    
                         arrival time                        -412.023    
  -------------------------------------------------------------------
                         slack                                 -2.828    

Slack (VIOLATED) :        -2.828ns  (required time - arrival time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/cnt_bps_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out2_clk_wiz_0_1 rise@410.917ns - clk_out1_clk_wiz_0 rise@410.761ns)
  Data Path Delay:        2.078ns  (logic 0.642ns (30.901%)  route 1.436ns (69.099%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 409.500 - 410.917 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 409.946 - 410.761 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    410.761   410.761 r  
    H4                                                0.000   410.761 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.761    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431   412.192 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   413.425    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864   406.561 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684   408.245    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   408.341 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604   409.946    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.518   410.464 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.627   411.091    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.124   411.215 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.808   412.023    U5/rx_data_r_reg[1]_1
    SLICE_X31Y27         FDCE                                         f  U5/cnt_bps_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    410.917   410.917 r  
    H4                                                0.000   410.917 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.917    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   412.278 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   413.440    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128   406.312 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605   407.917    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   408.008 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.492   409.500    U5/CLK
    SLICE_X31Y27         FDCE                                         r  U5/cnt_bps_reg[8]/C
                         clock pessimism              0.406   409.906    
                         clock uncertainty           -0.306   409.600    
    SLICE_X31Y27         FDCE (Recov_fdce_C_CLR)     -0.405   409.195    U5/cnt_bps_reg[8]
  -------------------------------------------------------------------
                         required time                        409.195    
                         arrival time                        -412.023    
  -------------------------------------------------------------------
                         slack                                 -2.828    

Slack (VIOLATED) :        -2.828ns  (required time - arrival time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/cnt_bps_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out2_clk_wiz_0_1 rise@410.917ns - clk_out1_clk_wiz_0 rise@410.761ns)
  Data Path Delay:        2.078ns  (logic 0.642ns (30.901%)  route 1.436ns (69.099%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 409.500 - 410.917 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 409.946 - 410.761 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    410.761   410.761 r  
    H4                                                0.000   410.761 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.761    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431   412.192 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   413.425    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864   406.561 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684   408.245    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   408.341 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604   409.946    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.518   410.464 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.627   411.091    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.124   411.215 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.808   412.023    U5/rx_data_r_reg[1]_1
    SLICE_X31Y27         FDCE                                         f  U5/cnt_bps_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    410.917   410.917 r  
    H4                                                0.000   410.917 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.917    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   412.278 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   413.440    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128   406.312 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605   407.917    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   408.008 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.492   409.500    U5/CLK
    SLICE_X31Y27         FDCE                                         r  U5/cnt_bps_reg[9]/C
                         clock pessimism              0.406   409.906    
                         clock uncertainty           -0.306   409.600    
    SLICE_X31Y27         FDCE (Recov_fdce_C_CLR)     -0.405   409.195    U5/cnt_bps_reg[9]
  -------------------------------------------------------------------
                         required time                        409.195    
                         arrival time                        -412.023    
  -------------------------------------------------------------------
                         slack                                 -2.828    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/rx_data_temp_r_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.209ns (28.950%)  route 0.513ns (71.050%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.553    -0.573    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.409 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.265    -0.144    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.045    -0.099 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.247     0.149    U5/rx_data_r_reg[1]_1
    SLICE_X28Y24         FDCE                                         f  U5/rx_data_temp_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.819    -0.810    U5/CLK
    SLICE_X28Y24         FDCE                                         r  U5/rx_data_temp_r_reg[1]/C
                         clock pessimism              0.549    -0.261    
                         clock uncertainty            0.306     0.045    
    SLICE_X28Y24         FDCE (Remov_fdce_C_CLR)     -0.067    -0.022    U5/rx_data_temp_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                           0.149    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/rx_data_temp_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.209ns (28.950%)  route 0.513ns (71.050%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.553    -0.573    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.409 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.265    -0.144    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.045    -0.099 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.247     0.149    U5/rx_data_r_reg[1]_1
    SLICE_X29Y24         FDCE                                         f  U5/rx_data_temp_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.819    -0.810    U5/CLK
    SLICE_X29Y24         FDCE                                         r  U5/rx_data_temp_r_reg[0]/C
                         clock pessimism              0.549    -0.261    
                         clock uncertainty            0.306     0.045    
    SLICE_X29Y24         FDCE (Remov_fdce_C_CLR)     -0.092    -0.047    U5/rx_data_temp_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.047    
                         arrival time                           0.149    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/rx_data_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.209ns (27.298%)  route 0.557ns (72.702%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.553    -0.573    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.409 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.265    -0.144    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.045    -0.099 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.291     0.192    U5/rx_data_r_reg[1]_1
    SLICE_X28Y27         FDCE                                         f  U5/rx_data_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.822    -0.807    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[0]/C
                         clock pessimism              0.549    -0.258    
                         clock uncertainty            0.306     0.048    
    SLICE_X28Y27         FDCE (Remov_fdce_C_CLR)     -0.067    -0.019    U5/rx_data_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           0.192    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/rx_data_r_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.209ns (27.298%)  route 0.557ns (72.702%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.553    -0.573    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.409 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.265    -0.144    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.045    -0.099 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.291     0.192    U5/rx_data_r_reg[1]_1
    SLICE_X28Y27         FDCE                                         f  U5/rx_data_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.822    -0.807    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[1]/C
                         clock pessimism              0.549    -0.258    
                         clock uncertainty            0.306     0.048    
    SLICE_X28Y27         FDCE (Remov_fdce_C_CLR)     -0.067    -0.019    U5/rx_data_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           0.192    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/rx_int_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.209ns (27.298%)  route 0.557ns (72.702%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.553    -0.573    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.409 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.265    -0.144    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.045    -0.099 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.291     0.192    U5/rx_data_r_reg[1]_1
    SLICE_X28Y27         FDCE                                         f  U5/rx_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.822    -0.807    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_int_reg/C
                         clock pessimism              0.549    -0.258    
                         clock uncertainty            0.306     0.048    
    SLICE_X28Y27         FDCE (Remov_fdce_C_CLR)     -0.067    -0.019    U5/rx_int_reg
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           0.192    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/rx_reg[0]/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.209ns (27.298%)  route 0.557ns (72.702%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.553    -0.573    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.409 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.265    -0.144    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.045    -0.099 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.291     0.192    U5/rx_data_r_reg[1]_1
    SLICE_X28Y27         FDPE                                         f  U5/rx_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.822    -0.807    U5/CLK
    SLICE_X28Y27         FDPE                                         r  U5/rx_reg[0]/C
                         clock pessimism              0.549    -0.258    
                         clock uncertainty            0.306     0.048    
    SLICE_X28Y27         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.023    U5/rx_reg[0]
  -------------------------------------------------------------------
                         required time                          0.023    
                         arrival time                           0.192    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/rx_reg[1]/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.209ns (27.298%)  route 0.557ns (72.702%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.553    -0.573    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.409 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.265    -0.144    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.045    -0.099 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.291     0.192    U5/rx_data_r_reg[1]_1
    SLICE_X28Y27         FDPE                                         f  U5/rx_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.822    -0.807    U5/CLK
    SLICE_X28Y27         FDPE                                         r  U5/rx_reg[1]/C
                         clock pessimism              0.549    -0.258    
                         clock uncertainty            0.306     0.048    
    SLICE_X28Y27         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.023    U5/rx_reg[1]
  -------------------------------------------------------------------
                         required time                          0.023    
                         arrival time                           0.192    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/cnt_bps_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.209ns (27.919%)  route 0.540ns (72.081%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.553    -0.573    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.409 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.265    -0.144    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.045    -0.099 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.274     0.175    U5/rx_data_r_reg[1]_1
    SLICE_X31Y26         FDCE                                         f  U5/cnt_bps_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.820    -0.809    U5/CLK
    SLICE_X31Y26         FDCE                                         r  U5/cnt_bps_reg[4]/C
                         clock pessimism              0.549    -0.260    
                         clock uncertainty            0.306     0.046    
    SLICE_X31Y26         FDCE (Remov_fdce_C_CLR)     -0.092    -0.046    U5/cnt_bps_reg[4]
  -------------------------------------------------------------------
                         required time                          0.046    
                         arrival time                           0.175    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/cnt_bps_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.209ns (27.919%)  route 0.540ns (72.081%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.553    -0.573    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.409 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.265    -0.144    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.045    -0.099 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.274     0.175    U5/rx_data_r_reg[1]_1
    SLICE_X31Y26         FDCE                                         f  U5/cnt_bps_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.820    -0.809    U5/CLK
    SLICE_X31Y26         FDCE                                         r  U5/cnt_bps_reg[5]/C
                         clock pessimism              0.549    -0.260    
                         clock uncertainty            0.306     0.046    
    SLICE_X31Y26         FDCE (Remov_fdce_C_CLR)     -0.092    -0.046    U5/cnt_bps_reg[5]
  -------------------------------------------------------------------
                         required time                          0.046    
                         arrival time                           0.175    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/cnt_bps_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.209ns (27.919%)  route 0.540ns (72.081%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.553    -0.573    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.409 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.265    -0.144    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.045    -0.099 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.274     0.175    U5/rx_data_r_reg[1]_1
    SLICE_X31Y26         FDCE                                         f  U5/cnt_bps_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.820    -0.809    U5/CLK
    SLICE_X31Y26         FDCE                                         r  U5/cnt_bps_reg[6]/C
                         clock pessimism              0.549    -0.260    
                         clock uncertainty            0.306     0.046    
    SLICE_X31Y26         FDCE (Remov_fdce_C_CLR)     -0.092    -0.046    U5/cnt_bps_reg[6]
  -------------------------------------------------------------------
                         required time                          0.046    
                         arrival time                           0.175    
  -------------------------------------------------------------------
                         slack                                  0.221    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :           24  Failing Endpoints,  Worst Slack       -2.846ns,  Total Violation      -65.890ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.846ns  (required time - arrival time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/cnt_bps_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out2_clk_wiz_0_1 rise@410.917ns - clk_out1_clk_wiz_0_1 rise@410.761ns)
  Data Path Delay:        2.093ns  (logic 0.642ns (30.674%)  route 1.451ns (69.326%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 409.497 - 410.917 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 409.946 - 410.761 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    410.761   410.761 r  
    H4                                                0.000   410.761 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.761    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431   412.192 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   413.425    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864   406.561 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684   408.245    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   408.341 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604   409.946    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.518   410.464 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.627   411.091    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.124   411.215 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.824   412.039    U5/rx_data_r_reg[1]_1
    SLICE_X31Y25         FDCE                                         f  U5/cnt_bps_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    410.917   410.917 r  
    H4                                                0.000   410.917 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.917    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   412.278 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   413.440    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128   406.312 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605   407.917    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   408.008 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.489   409.497    U5/CLK
    SLICE_X31Y25         FDCE                                         r  U5/cnt_bps_reg[0]/C
                         clock pessimism              0.406   409.903    
                         clock uncertainty           -0.306   409.597    
    SLICE_X31Y25         FDCE (Recov_fdce_C_CLR)     -0.405   409.192    U5/cnt_bps_reg[0]
  -------------------------------------------------------------------
                         required time                        409.192    
                         arrival time                        -412.039    
  -------------------------------------------------------------------
                         slack                                 -2.846    

Slack (VIOLATED) :        -2.846ns  (required time - arrival time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/cnt_bps_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out2_clk_wiz_0_1 rise@410.917ns - clk_out1_clk_wiz_0_1 rise@410.761ns)
  Data Path Delay:        2.093ns  (logic 0.642ns (30.674%)  route 1.451ns (69.326%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 409.497 - 410.917 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 409.946 - 410.761 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    410.761   410.761 r  
    H4                                                0.000   410.761 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.761    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431   412.192 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   413.425    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864   406.561 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684   408.245    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   408.341 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604   409.946    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.518   410.464 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.627   411.091    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.124   411.215 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.824   412.039    U5/rx_data_r_reg[1]_1
    SLICE_X31Y25         FDCE                                         f  U5/cnt_bps_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    410.917   410.917 r  
    H4                                                0.000   410.917 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.917    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   412.278 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   413.440    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128   406.312 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605   407.917    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   408.008 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.489   409.497    U5/CLK
    SLICE_X31Y25         FDCE                                         r  U5/cnt_bps_reg[1]/C
                         clock pessimism              0.406   409.903    
                         clock uncertainty           -0.306   409.597    
    SLICE_X31Y25         FDCE (Recov_fdce_C_CLR)     -0.405   409.192    U5/cnt_bps_reg[1]
  -------------------------------------------------------------------
                         required time                        409.192    
                         arrival time                        -412.039    
  -------------------------------------------------------------------
                         slack                                 -2.846    

Slack (VIOLATED) :        -2.846ns  (required time - arrival time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/cnt_bps_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out2_clk_wiz_0_1 rise@410.917ns - clk_out1_clk_wiz_0_1 rise@410.761ns)
  Data Path Delay:        2.093ns  (logic 0.642ns (30.674%)  route 1.451ns (69.326%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 409.497 - 410.917 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 409.946 - 410.761 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    410.761   410.761 r  
    H4                                                0.000   410.761 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.761    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431   412.192 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   413.425    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864   406.561 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684   408.245    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   408.341 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604   409.946    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.518   410.464 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.627   411.091    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.124   411.215 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.824   412.039    U5/rx_data_r_reg[1]_1
    SLICE_X31Y25         FDCE                                         f  U5/cnt_bps_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    410.917   410.917 r  
    H4                                                0.000   410.917 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.917    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   412.278 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   413.440    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128   406.312 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605   407.917    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   408.008 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.489   409.497    U5/CLK
    SLICE_X31Y25         FDCE                                         r  U5/cnt_bps_reg[2]/C
                         clock pessimism              0.406   409.903    
                         clock uncertainty           -0.306   409.597    
    SLICE_X31Y25         FDCE (Recov_fdce_C_CLR)     -0.405   409.192    U5/cnt_bps_reg[2]
  -------------------------------------------------------------------
                         required time                        409.192    
                         arrival time                        -412.039    
  -------------------------------------------------------------------
                         slack                                 -2.846    

Slack (VIOLATED) :        -2.846ns  (required time - arrival time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/cnt_bps_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out2_clk_wiz_0_1 rise@410.917ns - clk_out1_clk_wiz_0_1 rise@410.761ns)
  Data Path Delay:        2.093ns  (logic 0.642ns (30.674%)  route 1.451ns (69.326%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 409.497 - 410.917 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 409.946 - 410.761 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    410.761   410.761 r  
    H4                                                0.000   410.761 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.761    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431   412.192 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   413.425    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864   406.561 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684   408.245    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   408.341 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604   409.946    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.518   410.464 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.627   411.091    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.124   411.215 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.824   412.039    U5/rx_data_r_reg[1]_1
    SLICE_X31Y25         FDCE                                         f  U5/cnt_bps_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    410.917   410.917 r  
    H4                                                0.000   410.917 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.917    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   412.278 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   413.440    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128   406.312 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605   407.917    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   408.008 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.489   409.497    U5/CLK
    SLICE_X31Y25         FDCE                                         r  U5/cnt_bps_reg[3]/C
                         clock pessimism              0.406   409.903    
                         clock uncertainty           -0.306   409.597    
    SLICE_X31Y25         FDCE (Recov_fdce_C_CLR)     -0.405   409.192    U5/cnt_bps_reg[3]
  -------------------------------------------------------------------
                         required time                        409.192    
                         arrival time                        -412.039    
  -------------------------------------------------------------------
                         slack                                 -2.846    

Slack (VIOLATED) :        -2.845ns  (required time - arrival time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/num_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out2_clk_wiz_0_1 rise@410.917ns - clk_out1_clk_wiz_0_1 rise@410.761ns)
  Data Path Delay:        2.095ns  (logic 0.642ns (30.649%)  route 1.453ns (69.351%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 409.500 - 410.917 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 409.946 - 410.761 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    410.761   410.761 r  
    H4                                                0.000   410.761 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.761    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431   412.192 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   413.425    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864   406.561 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684   408.245    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   408.341 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604   409.946    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.518   410.464 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.627   411.091    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.124   411.215 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.825   412.040    U5/rx_data_r_reg[1]_1
    SLICE_X27Y29         FDCE                                         f  U5/num_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    410.917   410.917 r  
    H4                                                0.000   410.917 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.917    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   412.278 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   413.440    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128   406.312 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605   407.917    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   408.008 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.492   409.500    U5/CLK
    SLICE_X27Y29         FDCE                                         r  U5/num_reg[2]/C
                         clock pessimism              0.406   409.906    
                         clock uncertainty           -0.306   409.600    
    SLICE_X27Y29         FDCE (Recov_fdce_C_CLR)     -0.405   409.195    U5/num_reg[2]
  -------------------------------------------------------------------
                         required time                        409.195    
                         arrival time                        -412.040    
  -------------------------------------------------------------------
                         slack                                 -2.845    

Slack (VIOLATED) :        -2.845ns  (required time - arrival time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/num_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out2_clk_wiz_0_1 rise@410.917ns - clk_out1_clk_wiz_0_1 rise@410.761ns)
  Data Path Delay:        2.095ns  (logic 0.642ns (30.649%)  route 1.453ns (69.351%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 409.500 - 410.917 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 409.946 - 410.761 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    410.761   410.761 r  
    H4                                                0.000   410.761 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.761    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431   412.192 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   413.425    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864   406.561 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684   408.245    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   408.341 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604   409.946    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.518   410.464 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.627   411.091    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.124   411.215 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.825   412.040    U5/rx_data_r_reg[1]_1
    SLICE_X27Y29         FDCE                                         f  U5/num_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    410.917   410.917 r  
    H4                                                0.000   410.917 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.917    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   412.278 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   413.440    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128   406.312 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605   407.917    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   408.008 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.492   409.500    U5/CLK
    SLICE_X27Y29         FDCE                                         r  U5/num_reg[3]/C
                         clock pessimism              0.406   409.906    
                         clock uncertainty           -0.306   409.600    
    SLICE_X27Y29         FDCE (Recov_fdce_C_CLR)     -0.405   409.195    U5/num_reg[3]
  -------------------------------------------------------------------
                         required time                        409.195    
                         arrival time                        -412.040    
  -------------------------------------------------------------------
                         slack                                 -2.845    

Slack (VIOLATED) :        -2.828ns  (required time - arrival time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/cnt_bps_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out2_clk_wiz_0_1 rise@410.917ns - clk_out1_clk_wiz_0_1 rise@410.761ns)
  Data Path Delay:        2.078ns  (logic 0.642ns (30.901%)  route 1.436ns (69.099%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 409.500 - 410.917 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 409.946 - 410.761 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    410.761   410.761 r  
    H4                                                0.000   410.761 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.761    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431   412.192 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   413.425    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864   406.561 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684   408.245    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   408.341 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604   409.946    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.518   410.464 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.627   411.091    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.124   411.215 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.808   412.023    U5/rx_data_r_reg[1]_1
    SLICE_X31Y27         FDCE                                         f  U5/cnt_bps_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    410.917   410.917 r  
    H4                                                0.000   410.917 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.917    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   412.278 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   413.440    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128   406.312 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605   407.917    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   408.008 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.492   409.500    U5/CLK
    SLICE_X31Y27         FDCE                                         r  U5/cnt_bps_reg[10]/C
                         clock pessimism              0.406   409.906    
                         clock uncertainty           -0.306   409.600    
    SLICE_X31Y27         FDCE (Recov_fdce_C_CLR)     -0.405   409.195    U5/cnt_bps_reg[10]
  -------------------------------------------------------------------
                         required time                        409.195    
                         arrival time                        -412.023    
  -------------------------------------------------------------------
                         slack                                 -2.828    

Slack (VIOLATED) :        -2.828ns  (required time - arrival time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/cnt_bps_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out2_clk_wiz_0_1 rise@410.917ns - clk_out1_clk_wiz_0_1 rise@410.761ns)
  Data Path Delay:        2.078ns  (logic 0.642ns (30.901%)  route 1.436ns (69.099%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 409.500 - 410.917 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 409.946 - 410.761 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    410.761   410.761 r  
    H4                                                0.000   410.761 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.761    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431   412.192 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   413.425    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864   406.561 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684   408.245    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   408.341 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604   409.946    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.518   410.464 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.627   411.091    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.124   411.215 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.808   412.023    U5/rx_data_r_reg[1]_1
    SLICE_X31Y27         FDCE                                         f  U5/cnt_bps_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    410.917   410.917 r  
    H4                                                0.000   410.917 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.917    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   412.278 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   413.440    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128   406.312 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605   407.917    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   408.008 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.492   409.500    U5/CLK
    SLICE_X31Y27         FDCE                                         r  U5/cnt_bps_reg[11]/C
                         clock pessimism              0.406   409.906    
                         clock uncertainty           -0.306   409.600    
    SLICE_X31Y27         FDCE (Recov_fdce_C_CLR)     -0.405   409.195    U5/cnt_bps_reg[11]
  -------------------------------------------------------------------
                         required time                        409.195    
                         arrival time                        -412.023    
  -------------------------------------------------------------------
                         slack                                 -2.828    

Slack (VIOLATED) :        -2.828ns  (required time - arrival time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/cnt_bps_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out2_clk_wiz_0_1 rise@410.917ns - clk_out1_clk_wiz_0_1 rise@410.761ns)
  Data Path Delay:        2.078ns  (logic 0.642ns (30.901%)  route 1.436ns (69.099%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 409.500 - 410.917 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 409.946 - 410.761 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    410.761   410.761 r  
    H4                                                0.000   410.761 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.761    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431   412.192 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   413.425    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864   406.561 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684   408.245    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   408.341 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604   409.946    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.518   410.464 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.627   411.091    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.124   411.215 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.808   412.023    U5/rx_data_r_reg[1]_1
    SLICE_X31Y27         FDCE                                         f  U5/cnt_bps_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    410.917   410.917 r  
    H4                                                0.000   410.917 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.917    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   412.278 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   413.440    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128   406.312 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605   407.917    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   408.008 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.492   409.500    U5/CLK
    SLICE_X31Y27         FDCE                                         r  U5/cnt_bps_reg[8]/C
                         clock pessimism              0.406   409.906    
                         clock uncertainty           -0.306   409.600    
    SLICE_X31Y27         FDCE (Recov_fdce_C_CLR)     -0.405   409.195    U5/cnt_bps_reg[8]
  -------------------------------------------------------------------
                         required time                        409.195    
                         arrival time                        -412.023    
  -------------------------------------------------------------------
                         slack                                 -2.828    

Slack (VIOLATED) :        -2.828ns  (required time - arrival time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/cnt_bps_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.157ns  (clk_out2_clk_wiz_0_1 rise@410.917ns - clk_out1_clk_wiz_0_1 rise@410.761ns)
  Data Path Delay:        2.078ns  (logic 0.642ns (30.901%)  route 1.436ns (69.099%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 409.500 - 410.917 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 409.946 - 410.761 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    410.761   410.761 r  
    H4                                                0.000   410.761 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.761    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431   412.192 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   413.425    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864   406.561 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684   408.245    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   408.341 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         1.604   409.946    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.518   410.464 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.627   411.091    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.124   411.215 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.808   412.023    U5/rx_data_r_reg[1]_1
    SLICE_X31Y27         FDCE                                         f  U5/cnt_bps_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    410.917   410.917 r  
    H4                                                0.000   410.917 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   410.917    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   412.278 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   413.440    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128   406.312 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605   407.917    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   408.008 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          1.492   409.500    U5/CLK
    SLICE_X31Y27         FDCE                                         r  U5/cnt_bps_reg[9]/C
                         clock pessimism              0.406   409.906    
                         clock uncertainty           -0.306   409.600    
    SLICE_X31Y27         FDCE (Recov_fdce_C_CLR)     -0.405   409.195    U5/cnt_bps_reg[9]
  -------------------------------------------------------------------
                         required time                        409.195    
                         arrival time                        -412.023    
  -------------------------------------------------------------------
                         slack                                 -2.828    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/rx_data_temp_r_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.209ns (28.950%)  route 0.513ns (71.050%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.553    -0.573    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.409 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.265    -0.144    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.045    -0.099 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.247     0.149    U5/rx_data_r_reg[1]_1
    SLICE_X28Y24         FDCE                                         f  U5/rx_data_temp_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.819    -0.810    U5/CLK
    SLICE_X28Y24         FDCE                                         r  U5/rx_data_temp_r_reg[1]/C
                         clock pessimism              0.549    -0.261    
                         clock uncertainty            0.306     0.045    
    SLICE_X28Y24         FDCE (Remov_fdce_C_CLR)     -0.067    -0.022    U5/rx_data_temp_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                           0.149    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/rx_data_temp_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.209ns (28.950%)  route 0.513ns (71.050%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.553    -0.573    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.409 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.265    -0.144    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.045    -0.099 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.247     0.149    U5/rx_data_r_reg[1]_1
    SLICE_X29Y24         FDCE                                         f  U5/rx_data_temp_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.819    -0.810    U5/CLK
    SLICE_X29Y24         FDCE                                         r  U5/rx_data_temp_r_reg[0]/C
                         clock pessimism              0.549    -0.261    
                         clock uncertainty            0.306     0.045    
    SLICE_X29Y24         FDCE (Remov_fdce_C_CLR)     -0.092    -0.047    U5/rx_data_temp_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.047    
                         arrival time                           0.149    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/rx_data_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.209ns (27.298%)  route 0.557ns (72.702%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.553    -0.573    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.409 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.265    -0.144    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.045    -0.099 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.291     0.192    U5/rx_data_r_reg[1]_1
    SLICE_X28Y27         FDCE                                         f  U5/rx_data_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.822    -0.807    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[0]/C
                         clock pessimism              0.549    -0.258    
                         clock uncertainty            0.306     0.048    
    SLICE_X28Y27         FDCE (Remov_fdce_C_CLR)     -0.067    -0.019    U5/rx_data_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           0.192    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/rx_data_r_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.209ns (27.298%)  route 0.557ns (72.702%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.553    -0.573    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.409 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.265    -0.144    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.045    -0.099 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.291     0.192    U5/rx_data_r_reg[1]_1
    SLICE_X28Y27         FDCE                                         f  U5/rx_data_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.822    -0.807    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_data_r_reg[1]/C
                         clock pessimism              0.549    -0.258    
                         clock uncertainty            0.306     0.048    
    SLICE_X28Y27         FDCE (Remov_fdce_C_CLR)     -0.067    -0.019    U5/rx_data_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           0.192    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/rx_int_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.209ns (27.298%)  route 0.557ns (72.702%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.553    -0.573    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.409 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.265    -0.144    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.045    -0.099 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.291     0.192    U5/rx_data_r_reg[1]_1
    SLICE_X28Y27         FDCE                                         f  U5/rx_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.822    -0.807    U5/CLK
    SLICE_X28Y27         FDCE                                         r  U5/rx_int_reg/C
                         clock pessimism              0.549    -0.258    
                         clock uncertainty            0.306     0.048    
    SLICE_X28Y27         FDCE (Remov_fdce_C_CLR)     -0.067    -0.019    U5/rx_int_reg
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           0.192    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/rx_reg[0]/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.209ns (27.298%)  route 0.557ns (72.702%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.553    -0.573    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.409 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.265    -0.144    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.045    -0.099 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.291     0.192    U5/rx_data_r_reg[1]_1
    SLICE_X28Y27         FDPE                                         f  U5/rx_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.822    -0.807    U5/CLK
    SLICE_X28Y27         FDPE                                         r  U5/rx_reg[0]/C
                         clock pessimism              0.549    -0.258    
                         clock uncertainty            0.306     0.048    
    SLICE_X28Y27         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.023    U5/rx_reg[0]
  -------------------------------------------------------------------
                         required time                          0.023    
                         arrival time                           0.192    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/rx_reg[1]/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.209ns (27.298%)  route 0.557ns (72.702%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.553    -0.573    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.409 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.265    -0.144    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.045    -0.099 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.291     0.192    U5/rx_data_r_reg[1]_1
    SLICE_X28Y27         FDPE                                         f  U5/rx_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.822    -0.807    U5/CLK
    SLICE_X28Y27         FDPE                                         r  U5/rx_reg[1]/C
                         clock pessimism              0.549    -0.258    
                         clock uncertainty            0.306     0.048    
    SLICE_X28Y27         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.023    U5/rx_reg[1]
  -------------------------------------------------------------------
                         required time                          0.023    
                         arrival time                           0.192    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/cnt_bps_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.209ns (27.919%)  route 0.540ns (72.081%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.553    -0.573    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.409 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.265    -0.144    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.045    -0.099 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.274     0.175    U5/rx_data_r_reg[1]_1
    SLICE_X31Y26         FDCE                                         f  U5/cnt_bps_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.820    -0.809    U5/CLK
    SLICE_X31Y26         FDCE                                         r  U5/cnt_bps_reg[4]/C
                         clock pessimism              0.549    -0.260    
                         clock uncertainty            0.306     0.046    
    SLICE_X31Y26         FDCE (Remov_fdce_C_CLR)     -0.092    -0.046    U5/cnt_bps_reg[4]
  -------------------------------------------------------------------
                         required time                          0.046    
                         arrival time                           0.175    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/cnt_bps_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.209ns (27.919%)  route 0.540ns (72.081%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.553    -0.573    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.409 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.265    -0.144    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.045    -0.099 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.274     0.175    U5/rx_data_r_reg[1]_1
    SLICE_X31Y26         FDCE                                         f  U5/cnt_bps_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.820    -0.809    U5/CLK
    SLICE_X31Y26         FDCE                                         r  U5/cnt_bps_reg[5]/C
                         clock pessimism              0.549    -0.260    
                         clock uncertainty            0.306     0.046    
    SLICE_X31Y26         FDCE (Remov_fdce_C_CLR)     -0.092    -0.046    U5/cnt_bps_reg[5]
  -------------------------------------------------------------------
                         required time                          0.046    
                         arrival time                           0.175    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 U1/restart_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            U5/cnt_bps_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@5.011ns period=10.022ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.209ns (27.919%)  route 0.540ns (72.081%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.365ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=599, routed)         0.553    -0.573    U1/CLK
    SLICE_X28Y25         FDCE                                         r  U1/restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.409 f  U1/restart_reg/Q
                         net (fo=5, routed)           0.265    -0.144    U1/restart
    SLICE_X28Y25         LUT2 (Prop_lut2_I0_O)        0.045    -0.099 f  U1/rx[1]_i_1/O
                         net (fo=24, routed)          0.274     0.175    U5/rx_data_r_reg[1]_1
    SLICE_X31Y26         FDCE                                         f  U5/cnt_bps_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=24, routed)          0.820    -0.809    U5/CLK
    SLICE_X31Y26         FDCE                                         r  U5/cnt_bps_reg[6]/C
                         clock pessimism              0.549    -0.260    
                         clock uncertainty            0.306     0.046    
    SLICE_X31Y26         FDCE (Remov_fdce_C_CLR)     -0.092    -0.046    U5/cnt_bps_reg[6]
  -------------------------------------------------------------------
                         required time                          0.046    
                         arrival time                           0.175    
  -------------------------------------------------------------------
                         slack                                  0.221    





