library ieee;
use ieee.std_logic_1164.all;
library std;
use std.standard.all;

entity D_FF1 is
  port (D, CLK,rst: in std_logic; Q,Q1: out std_logic);
end entity;

architecture WhatDoYouCare of D_FF1 is
begin 

   process (CLK,rst) 
   begin
	if rst = '1' then
		Q = '0';
	elsif CLK'event and (CLK = '1') then
	     Q <= D;
	end if;
	Q1 <= (not D);
   end process;

end WhatDoYouCare;
