<profile>

<section name = "Vivado HLS Report for 'aes_sequence_to_matr'" level="0">
<item name = "Date">Sun Dec 12 23:30:54 2021
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">AES-XTS</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.750, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">169, 169, 169, 169, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">168, 168, 42, -, -, 4, no</column>
<column name=" + Loop 1.1">40, 40, 10, -, -, 4, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 109, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 92, -</column>
<column name="Register">-, -, 115, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln180_4_fu_173_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln180_fu_147_p2">+, 0, 0, 15, 6, 6</column>
<column name="i_fu_109_p2">+, 0, 0, 12, 3, 1</column>
<column name="j_fu_137_p2">+, 0, 0, 12, 3, 1</column>
<column name="ret_V_2_fu_164_p2">+, 0, 0, 13, 4, 4</column>
<column name="icmp_ln221_fu_103_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="icmp_ln223_fu_131_p2">icmp, 0, 0, 9, 3, 4</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">56, 13, 1, 13</column>
<column name="i_op_assign_1_reg_77">9, 2, 3, 6</column>
<column name="i_op_assign_reg_88">9, 2, 3, 6</column>
<column name="sequence_V_blk_n_AR">9, 2, 1, 2</column>
<column name="sequence_V_blk_n_R">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln180_reg_223">6, 0, 6, 0</column>
<column name="ap_CS_fsm">12, 0, 12, 0</column>
<column name="i_op_assign_1_reg_77">3, 0, 3, 0</column>
<column name="i_op_assign_reg_88">3, 0, 3, 0</column>
<column name="i_reg_200">3, 0, 3, 0</column>
<column name="j_reg_218">3, 0, 3, 0</column>
<column name="sequence_V_addr_read_reg_234">16, 0, 16, 0</column>
<column name="sequence_V_addr_reg_228">32, 0, 32, 0</column>
<column name="sequence_V_offset_ca_reg_192">31, 0, 32, 1</column>
<column name="zext_ln223_1_reg_205">3, 0, 6, 3</column>
<column name="zext_ln223_reg_210">3, 0, 4, 1</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, aes_sequence_to_matr, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, aes_sequence_to_matr, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, aes_sequence_to_matr, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, aes_sequence_to_matr, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, aes_sequence_to_matr, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, aes_sequence_to_matr, return value</column>
<column name="m_axi_sequence_V_AWVALID">out, 1, m_axi, sequence_V, pointer</column>
<column name="m_axi_sequence_V_AWREADY">in, 1, m_axi, sequence_V, pointer</column>
<column name="m_axi_sequence_V_AWADDR">out, 32, m_axi, sequence_V, pointer</column>
<column name="m_axi_sequence_V_AWID">out, 1, m_axi, sequence_V, pointer</column>
<column name="m_axi_sequence_V_AWLEN">out, 32, m_axi, sequence_V, pointer</column>
<column name="m_axi_sequence_V_AWSIZE">out, 3, m_axi, sequence_V, pointer</column>
<column name="m_axi_sequence_V_AWBURST">out, 2, m_axi, sequence_V, pointer</column>
<column name="m_axi_sequence_V_AWLOCK">out, 2, m_axi, sequence_V, pointer</column>
<column name="m_axi_sequence_V_AWCACHE">out, 4, m_axi, sequence_V, pointer</column>
<column name="m_axi_sequence_V_AWPROT">out, 3, m_axi, sequence_V, pointer</column>
<column name="m_axi_sequence_V_AWQOS">out, 4, m_axi, sequence_V, pointer</column>
<column name="m_axi_sequence_V_AWREGION">out, 4, m_axi, sequence_V, pointer</column>
<column name="m_axi_sequence_V_AWUSER">out, 1, m_axi, sequence_V, pointer</column>
<column name="m_axi_sequence_V_WVALID">out, 1, m_axi, sequence_V, pointer</column>
<column name="m_axi_sequence_V_WREADY">in, 1, m_axi, sequence_V, pointer</column>
<column name="m_axi_sequence_V_WDATA">out, 16, m_axi, sequence_V, pointer</column>
<column name="m_axi_sequence_V_WSTRB">out, 2, m_axi, sequence_V, pointer</column>
<column name="m_axi_sequence_V_WLAST">out, 1, m_axi, sequence_V, pointer</column>
<column name="m_axi_sequence_V_WID">out, 1, m_axi, sequence_V, pointer</column>
<column name="m_axi_sequence_V_WUSER">out, 1, m_axi, sequence_V, pointer</column>
<column name="m_axi_sequence_V_ARVALID">out, 1, m_axi, sequence_V, pointer</column>
<column name="m_axi_sequence_V_ARREADY">in, 1, m_axi, sequence_V, pointer</column>
<column name="m_axi_sequence_V_ARADDR">out, 32, m_axi, sequence_V, pointer</column>
<column name="m_axi_sequence_V_ARID">out, 1, m_axi, sequence_V, pointer</column>
<column name="m_axi_sequence_V_ARLEN">out, 32, m_axi, sequence_V, pointer</column>
<column name="m_axi_sequence_V_ARSIZE">out, 3, m_axi, sequence_V, pointer</column>
<column name="m_axi_sequence_V_ARBURST">out, 2, m_axi, sequence_V, pointer</column>
<column name="m_axi_sequence_V_ARLOCK">out, 2, m_axi, sequence_V, pointer</column>
<column name="m_axi_sequence_V_ARCACHE">out, 4, m_axi, sequence_V, pointer</column>
<column name="m_axi_sequence_V_ARPROT">out, 3, m_axi, sequence_V, pointer</column>
<column name="m_axi_sequence_V_ARQOS">out, 4, m_axi, sequence_V, pointer</column>
<column name="m_axi_sequence_V_ARREGION">out, 4, m_axi, sequence_V, pointer</column>
<column name="m_axi_sequence_V_ARUSER">out, 1, m_axi, sequence_V, pointer</column>
<column name="m_axi_sequence_V_RVALID">in, 1, m_axi, sequence_V, pointer</column>
<column name="m_axi_sequence_V_RREADY">out, 1, m_axi, sequence_V, pointer</column>
<column name="m_axi_sequence_V_RDATA">in, 16, m_axi, sequence_V, pointer</column>
<column name="m_axi_sequence_V_RLAST">in, 1, m_axi, sequence_V, pointer</column>
<column name="m_axi_sequence_V_RID">in, 1, m_axi, sequence_V, pointer</column>
<column name="m_axi_sequence_V_RUSER">in, 1, m_axi, sequence_V, pointer</column>
<column name="m_axi_sequence_V_RRESP">in, 2, m_axi, sequence_V, pointer</column>
<column name="m_axi_sequence_V_BVALID">in, 1, m_axi, sequence_V, pointer</column>
<column name="m_axi_sequence_V_BREADY">out, 1, m_axi, sequence_V, pointer</column>
<column name="m_axi_sequence_V_BRESP">in, 2, m_axi, sequence_V, pointer</column>
<column name="m_axi_sequence_V_BID">in, 1, m_axi, sequence_V, pointer</column>
<column name="m_axi_sequence_V_BUSER">in, 1, m_axi, sequence_V, pointer</column>
<column name="sequence_V_offset">in, 31, ap_none, sequence_V_offset, scalar</column>
<column name="matrix_out_V_address0">out, 4, ap_memory, matrix_out_V, array</column>
<column name="matrix_out_V_ce0">out, 1, ap_memory, matrix_out_V, array</column>
<column name="matrix_out_V_we0">out, 1, ap_memory, matrix_out_V, array</column>
<column name="matrix_out_V_d0">out, 16, ap_memory, matrix_out_V, array</column>
</table>
</item>
</section>
</profile>
