<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="AVR.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AVR_CPU_TEST_TB_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="AVR_CPU_TEST_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="AVR_CPU_TEST_TB_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1428311266" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1428311266">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1428311266" xil_pn:in_ck="1882815935420500539" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1428311266">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ALUAddBlock.vhd"/>
      <outfile xil_pn:name="ALUCommands.vhd"/>
      <outfile xil_pn:name="ALUFBlock.vhd"/>
      <outfile xil_pn:name="ALUMulBlock.vhd"/>
      <outfile xil_pn:name="ALUShiftBlock.vhd"/>
      <outfile xil_pn:name="ALUStatus.vhd"/>
      <outfile xil_pn:name="ALUTest.vhd"/>
      <outfile xil_pn:name="ALU_TEST_TB.vhd"/>
      <outfile xil_pn:name="AVRControl.vhd"/>
      <outfile xil_pn:name="AVRRegisters.vhd"/>
      <outfile xil_pn:name="AVR_CPU_TEST.vhd"/>
      <outfile xil_pn:name="AVR_CPU_TEST_TB.vhd"/>
      <outfile xil_pn:name="DMAUnit.vhd"/>
      <outfile xil_pn:name="MEM_TEST_TB.vhd"/>
      <outfile xil_pn:name="PMAUnit.vhd"/>
      <outfile xil_pn:name="REG_TEST_TB.vhd"/>
      <outfile xil_pn:name="RegTest.vhd"/>
      <outfile xil_pn:name="avrcpue.vhd"/>
      <outfile xil_pn:name="datamem.vhd"/>
      <outfile xil_pn:name="memteste.vhd"/>
      <outfile xil_pn:name="opcodes.vhd"/>
      <outfile xil_pn:name="progmem.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1428311266" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4205180958234681150" xil_pn:start_ts="1428311266">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1428311266" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8629785516706106180" xil_pn:start_ts="1428311266">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1428311266" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4843947286757330838" xil_pn:start_ts="1428311266">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1428311266" xil_pn:in_ck="1882815935420500539" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1428311266">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ALUAddBlock.vhd"/>
      <outfile xil_pn:name="ALUCommands.vhd"/>
      <outfile xil_pn:name="ALUFBlock.vhd"/>
      <outfile xil_pn:name="ALUMulBlock.vhd"/>
      <outfile xil_pn:name="ALUShiftBlock.vhd"/>
      <outfile xil_pn:name="ALUStatus.vhd"/>
      <outfile xil_pn:name="ALUTest.vhd"/>
      <outfile xil_pn:name="ALU_TEST_TB.vhd"/>
      <outfile xil_pn:name="AVRControl.vhd"/>
      <outfile xil_pn:name="AVRRegisters.vhd"/>
      <outfile xil_pn:name="AVR_CPU_TEST.vhd"/>
      <outfile xil_pn:name="AVR_CPU_TEST_TB.vhd"/>
      <outfile xil_pn:name="DMAUnit.vhd"/>
      <outfile xil_pn:name="MEM_TEST_TB.vhd"/>
      <outfile xil_pn:name="PMAUnit.vhd"/>
      <outfile xil_pn:name="REG_TEST_TB.vhd"/>
      <outfile xil_pn:name="RegTest.vhd"/>
      <outfile xil_pn:name="avrcpue.vhd"/>
      <outfile xil_pn:name="datamem.vhd"/>
      <outfile xil_pn:name="memteste.vhd"/>
      <outfile xil_pn:name="opcodes.vhd"/>
      <outfile xil_pn:name="progmem.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1428311268" xil_pn:in_ck="1882815935420500539" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4652906877918418942" xil_pn:start_ts="1428311266">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="AVR_CPU_TEST_TB_beh.prj"/>
      <outfile xil_pn:name="AVR_CPU_TEST_TB_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1428312059" xil_pn:in_ck="-583773089871998541" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="61747371094060011" xil_pn:start_ts="1428312059">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AVR_CPU_TEST_TB_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
