SHORT  L1 data TLB miss rate/ratio

EVENTSET
FIXC0 INSTR_RETIRED_ANY
FIXC1 CPU_CLK_UNHALTED_CORE
FIXC2 CPU_CLK_UNHALTED_REF
PMC0  DTLB_LOAD_MISSES_WALK_COMPLETED
PMC1  DTLB_STORE_MISSES_WALK_COMPLETED
PMC2  DTLB_LOAD_MISSES_WALK_ACTIVE
PMC3  DTLB_STORE_MISSES_WALK_ACTIVE

METRICS
Runtime (RDTSC) [s] time
Runtime unhalted [s] FIXC1*inverseClock
Clock [MHz]  1.E-06*(FIXC1/FIXC2)/inverseClock
CPI  FIXC1/FIXC0
L1 DTLB load misses     PMC0
L1 DTLB load miss rate  PMC0/FIXC0
L1 DTLB load miss duration [Cyc] PMC2/PMC0
L1 DTLB store misses     PMC1
L1 DTLB store miss rate  PMC1/FIXC0
L1 DTLB store miss duration [Cyc] PMC3/PMC1

LONG
Formulas:
L1 DTLB load misses = DTLB_LOAD_MISSES_WALK_COMPLETED
L1 DTLB load miss rate = DTLB_LOAD_MISSES_WALK_COMPLETED / INSTR_RETIRED_ANY
L1 DTLB load miss duration [Cyc] = DTLB_LOAD_MISSES_WALK_ACTIVE / DTLB_LOAD_MISSES_WALK_COMPLETED
L1 DTLB store misses = DTLB_STORE_MISSES_WALK_COMPLETED
L1 DTLB store miss rate = DTLB_STORE_MISSES_WALK_COMPLETED / INSTR_RETIRED_ANY
L1 DTLB store miss duration [Cyc] = DTLB_STORE_MISSES_WALK_ACTIVE / DTLB_STORE_MISSES_WALK_COMPLETED
-
The DTLB load and store miss rates gives a measure how often a TLB miss occurred
per instruction. The duration measures the time in cycles how long a walk did take.

