

================================================================
== Vitis HLS Report for 'dut_Pipeline_VITIS_LOOP_177_14'
================================================================
* Date:           Sun Nov 13 23:03:29 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        serialization_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  8.000 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1014|     1014|  8.112 us|  8.112 us|  1014|  1014|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_177_14  |     1012|     1012|        14|          1|          1|  1000|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    208|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|     277|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     277|    312|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln178_1_fu_198_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln178_fu_188_p2                 |         +|   0|  0|  39|          32|           4|
    |add_ln180_fu_209_p2                 |         +|   0|  0|  32|          32|          32|
    |add_ln186_fu_164_p2                 |         +|   0|  0|  13|          10|           1|
    |src_counter_12_fu_213_p2            |         +|   0|  0|  32|          32|          32|
    |ap_block_pp0_stage0_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_state13_pp0_stage0_iter12  |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_io                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln177_fu_158_p2                |      icmp|   0|  0|  11|          10|           6|
    |ap_block_pp0_stage0_11001           |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 208|         185|         145|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_done_int                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter13    |   9|          2|    1|          2|
    |ap_sig_allocacmp_counter_9  |   9|          2|   10|         20|
    |counter_fu_76               |   9|          2|   10|         20|
    |gmem_blk_n_AR               |   9|          2|    1|          2|
    |gmem_blk_n_R                |   9|          2|    1|          2|
    |gmem_blk_n_W                |   9|          2|    1|          2|
    |src_counter_fu_72           |   9|          2|   32|         64|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  72|         16|   57|        114|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |counter_fu_76                      |  10|   0|   10|          0|
    |gmem_addr_4_read_reg_288           |   8|   0|    8|          0|
    |gmem_addr_4_reg_277                |  64|   0|   64|          0|
    |icmp_ln177_reg_258                 |   1|   0|    1|          0|
    |mul_ln179_reg_272                  |  32|   0|   32|          0|
    |select_ln177_cast_reg_253          |   7|   0|   32|         25|
    |skip_row_arr_load_reg_267          |  32|   0|   32|          0|
    |src_counter_fu_72                  |  32|   0|   32|          0|
    |icmp_ln177_reg_258                 |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 277|  32|  239|         25|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+-----------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_177_14|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_177_14|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_177_14|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_177_14|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_177_14|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_177_14|  return value|
|grp_fu_1424_p_din0     |  out|   32|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_177_14|  return value|
|grp_fu_1424_p_din1     |  out|    5|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_177_14|  return value|
|grp_fu_1424_p_dout0    |   in|   32|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_177_14|  return value|
|grp_fu_1424_p_ce       |  out|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_177_14|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|                            gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|                            gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|                            gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|                            gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|   32|       m_axi|                            gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|                            gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|                            gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|                            gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|                            gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|                            gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|                            gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|                            gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|                            gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|                            gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|                            gmem|       pointer|
|m_axi_gmem_WDATA       |  out|    8|       m_axi|                            gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    1|       m_axi|                            gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|                            gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|                            gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|                            gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|                            gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|                            gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|                            gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|                            gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|   32|       m_axi|                            gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|                            gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|                            gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|                            gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|                            gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|                            gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|                            gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|                            gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|                            gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|                            gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|                            gmem|       pointer|
|m_axi_gmem_RDATA       |   in|    8|       m_axi|                            gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|                            gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|                            gmem|       pointer|
|m_axi_gmem_RFIFONUM    |   in|   11|       m_axi|                            gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|                            gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|                            gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|                            gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|                            gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|                            gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|                            gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|                            gmem|       pointer|
|select_ln22_1          |   in|    6|     ap_none|                   select_ln22_1|        scalar|
|add_ln177              |   in|   64|     ap_none|                       add_ln177|        scalar|
|src_buff               |   in|   64|     ap_none|                        src_buff|        scalar|
|skip_row_arr_address0  |  out|   10|   ap_memory|                    skip_row_arr|         array|
|skip_row_arr_ce0       |  out|    1|   ap_memory|                    skip_row_arr|         array|
|skip_row_arr_q0        |   in|   32|   ap_memory|                    skip_row_arr|         array|
|select_ln177           |   in|    7|     ap_none|                    select_ln177|        scalar|
+-----------------------+-----+-----+------------+--------------------------------+--------------+

