--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml mips_fpga_interface.twx mips_fpga_interface.ncd -o
mips_fpga_interface.twr mips_fpga_interface.pcf

Design file:              mips_fpga_interface.ncd
Physical constraint file: mips_fpga_interface.pcf
Device,package,speed:     xc3s1000,ft256,-4 (PRODUCTION 1.39 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 17265 paths analyzed, 111 endpoints analyzed, 1 failing endpoint
 1 timing error detected. (1 setup error, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.897ns.
--------------------------------------------------------------------------------

Paths for end point mips_clk_input (SLICE_X39Y0.SR), 513 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_0 (FF)
  Destination:          mips_clk_input (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.875ns (Levels of Logic = 18)
  Clock Path Skew:      -0.022ns (0.691 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cnt_0 to mips_clk_input
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y0.XQ       Tcko                  0.720   cnt<0>
                                                       cnt_0
    SLICE_X42Y0.F1       net (fanout=2)        0.623   cnt<0>
    SLICE_X42Y0.COUT     Topcyf                1.084   Madd_mips_clk_input_add0000_cy<1>
                                                       Madd_mips_clk_input_add0000_lut<0>_INV_0
                                                       Madd_mips_clk_input_add0000_cy<0>
                                                       Madd_mips_clk_input_add0000_cy<1>
    SLICE_X42Y1.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<1>
    SLICE_X42Y1.COUT     Tbyp                  0.120   Madd_mips_clk_input_add0000_cy<3>
                                                       Madd_mips_clk_input_add0000_cy<2>
                                                       Madd_mips_clk_input_add0000_cy<3>
    SLICE_X42Y2.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<3>
    SLICE_X42Y2.COUT     Tbyp                  0.120   mips_clk_input_add0000<5>
                                                       Madd_mips_clk_input_add0000_cy<4>
                                                       Madd_mips_clk_input_add0000_cy<5>
    SLICE_X42Y3.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<5>
    SLICE_X42Y3.COUT     Tbyp                  0.120   mips_clk_input_add0000<6>
                                                       Madd_mips_clk_input_add0000_cy<6>
                                                       Madd_mips_clk_input_add0000_cy<7>
    SLICE_X42Y4.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<7>
    SLICE_X42Y4.COUT     Tbyp                  0.120   mips_clk_input_add0000<8>
                                                       Madd_mips_clk_input_add0000_cy<8>
                                                       Madd_mips_clk_input_add0000_cy<9>
    SLICE_X42Y5.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<9>
    SLICE_X42Y5.COUT     Tbyp                  0.120   mips_clk_input_add0000<10>
                                                       Madd_mips_clk_input_add0000_cy<10>
                                                       Madd_mips_clk_input_add0000_cy<11>
    SLICE_X42Y6.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<11>
    SLICE_X42Y6.COUT     Tbyp                  0.120   mips_clk_input_add0000<12>
                                                       Madd_mips_clk_input_add0000_cy<12>
                                                       Madd_mips_clk_input_add0000_cy<13>
    SLICE_X42Y7.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<13>
    SLICE_X42Y7.COUT     Tbyp                  0.120   mips_clk_input_add0000<14>
                                                       Madd_mips_clk_input_add0000_cy<14>
                                                       Madd_mips_clk_input_add0000_cy<15>
    SLICE_X42Y8.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<15>
    SLICE_X42Y8.COUT     Tbyp                  0.120   mips_clk_input_add0000<16>
                                                       Madd_mips_clk_input_add0000_cy<16>
                                                       Madd_mips_clk_input_add0000_cy<17>
    SLICE_X42Y9.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<17>
    SLICE_X42Y9.COUT     Tbyp                  0.120   mips_clk_input_add0000<18>
                                                       Madd_mips_clk_input_add0000_cy<18>
                                                       Madd_mips_clk_input_add0000_cy<19>
    SLICE_X42Y10.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<19>
    SLICE_X42Y10.COUT    Tbyp                  0.120   mips_clk_input_add0000<20>
                                                       Madd_mips_clk_input_add0000_cy<20>
                                                       Madd_mips_clk_input_add0000_cy<21>
    SLICE_X42Y11.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<21>
    SLICE_X42Y11.COUT    Tbyp                  0.120   mips_clk_input_add0000<22>
                                                       Madd_mips_clk_input_add0000_cy<22>
                                                       Madd_mips_clk_input_add0000_cy<23>
    SLICE_X42Y12.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<23>
    SLICE_X42Y12.COUT    Tbyp                  0.120   mips_clk_input_add0000<24>
                                                       Madd_mips_clk_input_add0000_cy<24>
                                                       Madd_mips_clk_input_add0000_cy<25>
    SLICE_X42Y13.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<25>
    SLICE_X42Y13.COUT    Tbyp                  0.120   mips_clk_input_add0000<26>
                                                       Madd_mips_clk_input_add0000_cy<26>
                                                       Madd_mips_clk_input_add0000_cy<27>
    SLICE_X42Y14.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<27>
    SLICE_X42Y14.X       Tcinx                 0.904   mips_clk_input_add0000<28>
                                                       Madd_mips_clk_input_add0000_xor<28>
    SLICE_X44Y13.G1      net (fanout=2)        0.927   mips_clk_input_add0000<28>
    SLICE_X44Y13.COUT    Topcyg                1.096   Mcompar_cnt_cmp_ge0000_cy<11>1
                                                       Mcompar_cnt_cmp_ge0000_lut<11>1
                                                       Mcompar_cnt_cmp_ge0000_cy<11>_0
    SLICE_X44Y14.CIN     net (fanout=1)        0.000   Mcompar_cnt_cmp_ge0000_cy<11>1
    SLICE_X44Y14.XB      Tcinxb                0.440   Mcompar_cnt_cmp_ge0000_cy<12>
                                                       Mcompar_cnt_cmp_ge0000_cy<12>_0
    SLICE_X40Y14.F4      net (fanout=1)        0.747   Mcompar_cnt_cmp_ge0000_cy<12>
    SLICE_X40Y14.X       Tilo                  0.608   mips_clk_input_or0000
                                                       mips_clk_input_or00001
    SLICE_X39Y0.SR       net (fanout=1)        1.140   mips_clk_input_or0000
    SLICE_X39Y0.CLK      Tsrck                 1.026   mips_clk_input1
                                                       mips_clk_input
    -------------------------------------------------  ---------------------------
    Total                                     10.875ns (7.438ns logic, 3.437ns route)
                                                       (68.4% logic, 31.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_0 (FF)
  Destination:          mips_clk_input (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.762ns (Levels of Logic = 18)
  Clock Path Skew:      -0.022ns (0.691 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cnt_0 to mips_clk_input
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y0.XQ       Tcko                  0.720   cnt<0>
                                                       cnt_0
    SLICE_X42Y0.F1       net (fanout=2)        0.623   cnt<0>
    SLICE_X42Y0.COUT     Topcyf                1.084   Madd_mips_clk_input_add0000_cy<1>
                                                       Madd_mips_clk_input_add0000_lut<0>_INV_0
                                                       Madd_mips_clk_input_add0000_cy<0>
                                                       Madd_mips_clk_input_add0000_cy<1>
    SLICE_X42Y1.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<1>
    SLICE_X42Y1.COUT     Tbyp                  0.120   Madd_mips_clk_input_add0000_cy<3>
                                                       Madd_mips_clk_input_add0000_cy<2>
                                                       Madd_mips_clk_input_add0000_cy<3>
    SLICE_X42Y2.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<3>
    SLICE_X42Y2.COUT     Tbyp                  0.120   mips_clk_input_add0000<5>
                                                       Madd_mips_clk_input_add0000_cy<4>
                                                       Madd_mips_clk_input_add0000_cy<5>
    SLICE_X42Y3.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<5>
    SLICE_X42Y3.COUT     Tbyp                  0.120   mips_clk_input_add0000<6>
                                                       Madd_mips_clk_input_add0000_cy<6>
                                                       Madd_mips_clk_input_add0000_cy<7>
    SLICE_X42Y4.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<7>
    SLICE_X42Y4.COUT     Tbyp                  0.120   mips_clk_input_add0000<8>
                                                       Madd_mips_clk_input_add0000_cy<8>
                                                       Madd_mips_clk_input_add0000_cy<9>
    SLICE_X42Y5.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<9>
    SLICE_X42Y5.COUT     Tbyp                  0.120   mips_clk_input_add0000<10>
                                                       Madd_mips_clk_input_add0000_cy<10>
                                                       Madd_mips_clk_input_add0000_cy<11>
    SLICE_X42Y6.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<11>
    SLICE_X42Y6.COUT     Tbyp                  0.120   mips_clk_input_add0000<12>
                                                       Madd_mips_clk_input_add0000_cy<12>
                                                       Madd_mips_clk_input_add0000_cy<13>
    SLICE_X42Y7.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<13>
    SLICE_X42Y7.COUT     Tbyp                  0.120   mips_clk_input_add0000<14>
                                                       Madd_mips_clk_input_add0000_cy<14>
                                                       Madd_mips_clk_input_add0000_cy<15>
    SLICE_X42Y8.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<15>
    SLICE_X42Y8.COUT     Tbyp                  0.120   mips_clk_input_add0000<16>
                                                       Madd_mips_clk_input_add0000_cy<16>
                                                       Madd_mips_clk_input_add0000_cy<17>
    SLICE_X42Y9.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<17>
    SLICE_X42Y9.COUT     Tbyp                  0.120   mips_clk_input_add0000<18>
                                                       Madd_mips_clk_input_add0000_cy<18>
                                                       Madd_mips_clk_input_add0000_cy<19>
    SLICE_X42Y10.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<19>
    SLICE_X42Y10.COUT    Tbyp                  0.120   mips_clk_input_add0000<20>
                                                       Madd_mips_clk_input_add0000_cy<20>
                                                       Madd_mips_clk_input_add0000_cy<21>
    SLICE_X42Y11.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<21>
    SLICE_X42Y11.COUT    Tbyp                  0.120   mips_clk_input_add0000<22>
                                                       Madd_mips_clk_input_add0000_cy<22>
                                                       Madd_mips_clk_input_add0000_cy<23>
    SLICE_X42Y12.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<23>
    SLICE_X42Y12.COUT    Tbyp                  0.120   mips_clk_input_add0000<24>
                                                       Madd_mips_clk_input_add0000_cy<24>
                                                       Madd_mips_clk_input_add0000_cy<25>
    SLICE_X42Y13.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<25>
    SLICE_X42Y13.COUT    Tbyp                  0.120   mips_clk_input_add0000<26>
                                                       Madd_mips_clk_input_add0000_cy<26>
                                                       Madd_mips_clk_input_add0000_cy<27>
    SLICE_X42Y14.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<27>
    SLICE_X42Y14.Y       Tciny                 0.923   mips_clk_input_add0000<28>
                                                       Madd_mips_clk_input_add0000_cy<28>
                                                       Madd_mips_clk_input_add0000_xor<29>
    SLICE_X44Y13.G4      net (fanout=2)        0.795   mips_clk_input_add0000<29>
    SLICE_X44Y13.COUT    Topcyg                1.096   Mcompar_cnt_cmp_ge0000_cy<11>1
                                                       Mcompar_cnt_cmp_ge0000_lut<11>1
                                                       Mcompar_cnt_cmp_ge0000_cy<11>_0
    SLICE_X44Y14.CIN     net (fanout=1)        0.000   Mcompar_cnt_cmp_ge0000_cy<11>1
    SLICE_X44Y14.XB      Tcinxb                0.440   Mcompar_cnt_cmp_ge0000_cy<12>
                                                       Mcompar_cnt_cmp_ge0000_cy<12>_0
    SLICE_X40Y14.F4      net (fanout=1)        0.747   Mcompar_cnt_cmp_ge0000_cy<12>
    SLICE_X40Y14.X       Tilo                  0.608   mips_clk_input_or0000
                                                       mips_clk_input_or00001
    SLICE_X39Y0.SR       net (fanout=1)        1.140   mips_clk_input_or0000
    SLICE_X39Y0.CLK      Tsrck                 1.026   mips_clk_input1
                                                       mips_clk_input
    -------------------------------------------------  ---------------------------
    Total                                     10.762ns (7.457ns logic, 3.305ns route)
                                                       (69.3% logic, 30.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_2 (FF)
  Destination:          mips_clk_input (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.708ns (Levels of Logic = 17)
  Clock Path Skew:      -0.022ns (0.691 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cnt_2 to mips_clk_input
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y1.XQ       Tcko                  0.720   cnt<2>
                                                       cnt_2
    SLICE_X42Y1.F2       net (fanout=2)        0.576   cnt<2>
    SLICE_X42Y1.COUT     Topcyf                1.084   Madd_mips_clk_input_add0000_cy<3>
                                                       cnt<2>_rt.1
                                                       Madd_mips_clk_input_add0000_cy<2>
                                                       Madd_mips_clk_input_add0000_cy<3>
    SLICE_X42Y2.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<3>
    SLICE_X42Y2.COUT     Tbyp                  0.120   mips_clk_input_add0000<5>
                                                       Madd_mips_clk_input_add0000_cy<4>
                                                       Madd_mips_clk_input_add0000_cy<5>
    SLICE_X42Y3.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<5>
    SLICE_X42Y3.COUT     Tbyp                  0.120   mips_clk_input_add0000<6>
                                                       Madd_mips_clk_input_add0000_cy<6>
                                                       Madd_mips_clk_input_add0000_cy<7>
    SLICE_X42Y4.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<7>
    SLICE_X42Y4.COUT     Tbyp                  0.120   mips_clk_input_add0000<8>
                                                       Madd_mips_clk_input_add0000_cy<8>
                                                       Madd_mips_clk_input_add0000_cy<9>
    SLICE_X42Y5.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<9>
    SLICE_X42Y5.COUT     Tbyp                  0.120   mips_clk_input_add0000<10>
                                                       Madd_mips_clk_input_add0000_cy<10>
                                                       Madd_mips_clk_input_add0000_cy<11>
    SLICE_X42Y6.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<11>
    SLICE_X42Y6.COUT     Tbyp                  0.120   mips_clk_input_add0000<12>
                                                       Madd_mips_clk_input_add0000_cy<12>
                                                       Madd_mips_clk_input_add0000_cy<13>
    SLICE_X42Y7.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<13>
    SLICE_X42Y7.COUT     Tbyp                  0.120   mips_clk_input_add0000<14>
                                                       Madd_mips_clk_input_add0000_cy<14>
                                                       Madd_mips_clk_input_add0000_cy<15>
    SLICE_X42Y8.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<15>
    SLICE_X42Y8.COUT     Tbyp                  0.120   mips_clk_input_add0000<16>
                                                       Madd_mips_clk_input_add0000_cy<16>
                                                       Madd_mips_clk_input_add0000_cy<17>
    SLICE_X42Y9.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<17>
    SLICE_X42Y9.COUT     Tbyp                  0.120   mips_clk_input_add0000<18>
                                                       Madd_mips_clk_input_add0000_cy<18>
                                                       Madd_mips_clk_input_add0000_cy<19>
    SLICE_X42Y10.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<19>
    SLICE_X42Y10.COUT    Tbyp                  0.120   mips_clk_input_add0000<20>
                                                       Madd_mips_clk_input_add0000_cy<20>
                                                       Madd_mips_clk_input_add0000_cy<21>
    SLICE_X42Y11.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<21>
    SLICE_X42Y11.COUT    Tbyp                  0.120   mips_clk_input_add0000<22>
                                                       Madd_mips_clk_input_add0000_cy<22>
                                                       Madd_mips_clk_input_add0000_cy<23>
    SLICE_X42Y12.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<23>
    SLICE_X42Y12.COUT    Tbyp                  0.120   mips_clk_input_add0000<24>
                                                       Madd_mips_clk_input_add0000_cy<24>
                                                       Madd_mips_clk_input_add0000_cy<25>
    SLICE_X42Y13.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<25>
    SLICE_X42Y13.COUT    Tbyp                  0.120   mips_clk_input_add0000<26>
                                                       Madd_mips_clk_input_add0000_cy<26>
                                                       Madd_mips_clk_input_add0000_cy<27>
    SLICE_X42Y14.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<27>
    SLICE_X42Y14.X       Tcinx                 0.904   mips_clk_input_add0000<28>
                                                       Madd_mips_clk_input_add0000_xor<28>
    SLICE_X44Y13.G1      net (fanout=2)        0.927   mips_clk_input_add0000<28>
    SLICE_X44Y13.COUT    Topcyg                1.096   Mcompar_cnt_cmp_ge0000_cy<11>1
                                                       Mcompar_cnt_cmp_ge0000_lut<11>1
                                                       Mcompar_cnt_cmp_ge0000_cy<11>_0
    SLICE_X44Y14.CIN     net (fanout=1)        0.000   Mcompar_cnt_cmp_ge0000_cy<11>1
    SLICE_X44Y14.XB      Tcinxb                0.440   Mcompar_cnt_cmp_ge0000_cy<12>
                                                       Mcompar_cnt_cmp_ge0000_cy<12>_0
    SLICE_X40Y14.F4      net (fanout=1)        0.747   Mcompar_cnt_cmp_ge0000_cy<12>
    SLICE_X40Y14.X       Tilo                  0.608   mips_clk_input_or0000
                                                       mips_clk_input_or00001
    SLICE_X39Y0.SR       net (fanout=1)        1.140   mips_clk_input_or0000
    SLICE_X39Y0.CLK      Tsrck                 1.026   mips_clk_input1
                                                       mips_clk_input
    -------------------------------------------------  ---------------------------
    Total                                     10.708ns (7.318ns logic, 3.390ns route)
                                                       (68.3% logic, 31.7% route)

--------------------------------------------------------------------------------

Paths for end point cnt_12 (SLICE_X41Y6.SR), 507 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_0 (FF)
  Destination:          cnt_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.866ns (Levels of Logic = 18)
  Clock Path Skew:      -0.092ns (0.017 - 0.109)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cnt_0 to cnt_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y0.XQ       Tcko                  0.720   cnt<0>
                                                       cnt_0
    SLICE_X42Y0.F1       net (fanout=2)        0.623   cnt<0>
    SLICE_X42Y0.COUT     Topcyf                1.084   Madd_mips_clk_input_add0000_cy<1>
                                                       Madd_mips_clk_input_add0000_lut<0>_INV_0
                                                       Madd_mips_clk_input_add0000_cy<0>
                                                       Madd_mips_clk_input_add0000_cy<1>
    SLICE_X42Y1.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<1>
    SLICE_X42Y1.COUT     Tbyp                  0.120   Madd_mips_clk_input_add0000_cy<3>
                                                       Madd_mips_clk_input_add0000_cy<2>
                                                       Madd_mips_clk_input_add0000_cy<3>
    SLICE_X42Y2.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<3>
    SLICE_X42Y2.COUT     Tbyp                  0.120   mips_clk_input_add0000<5>
                                                       Madd_mips_clk_input_add0000_cy<4>
                                                       Madd_mips_clk_input_add0000_cy<5>
    SLICE_X42Y3.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<5>
    SLICE_X42Y3.COUT     Tbyp                  0.120   mips_clk_input_add0000<6>
                                                       Madd_mips_clk_input_add0000_cy<6>
                                                       Madd_mips_clk_input_add0000_cy<7>
    SLICE_X42Y4.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<7>
    SLICE_X42Y4.COUT     Tbyp                  0.120   mips_clk_input_add0000<8>
                                                       Madd_mips_clk_input_add0000_cy<8>
                                                       Madd_mips_clk_input_add0000_cy<9>
    SLICE_X42Y5.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<9>
    SLICE_X42Y5.COUT     Tbyp                  0.120   mips_clk_input_add0000<10>
                                                       Madd_mips_clk_input_add0000_cy<10>
                                                       Madd_mips_clk_input_add0000_cy<11>
    SLICE_X42Y6.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<11>
    SLICE_X42Y6.COUT     Tbyp                  0.120   mips_clk_input_add0000<12>
                                                       Madd_mips_clk_input_add0000_cy<12>
                                                       Madd_mips_clk_input_add0000_cy<13>
    SLICE_X42Y7.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<13>
    SLICE_X42Y7.COUT     Tbyp                  0.120   mips_clk_input_add0000<14>
                                                       Madd_mips_clk_input_add0000_cy<14>
                                                       Madd_mips_clk_input_add0000_cy<15>
    SLICE_X42Y8.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<15>
    SLICE_X42Y8.COUT     Tbyp                  0.120   mips_clk_input_add0000<16>
                                                       Madd_mips_clk_input_add0000_cy<16>
                                                       Madd_mips_clk_input_add0000_cy<17>
    SLICE_X42Y9.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<17>
    SLICE_X42Y9.COUT     Tbyp                  0.120   mips_clk_input_add0000<18>
                                                       Madd_mips_clk_input_add0000_cy<18>
                                                       Madd_mips_clk_input_add0000_cy<19>
    SLICE_X42Y10.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<19>
    SLICE_X42Y10.COUT    Tbyp                  0.120   mips_clk_input_add0000<20>
                                                       Madd_mips_clk_input_add0000_cy<20>
                                                       Madd_mips_clk_input_add0000_cy<21>
    SLICE_X42Y11.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<21>
    SLICE_X42Y11.COUT    Tbyp                  0.120   mips_clk_input_add0000<22>
                                                       Madd_mips_clk_input_add0000_cy<22>
                                                       Madd_mips_clk_input_add0000_cy<23>
    SLICE_X42Y12.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<23>
    SLICE_X42Y12.COUT    Tbyp                  0.120   mips_clk_input_add0000<24>
                                                       Madd_mips_clk_input_add0000_cy<24>
                                                       Madd_mips_clk_input_add0000_cy<25>
    SLICE_X42Y13.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<25>
    SLICE_X42Y13.COUT    Tbyp                  0.120   mips_clk_input_add0000<26>
                                                       Madd_mips_clk_input_add0000_cy<26>
                                                       Madd_mips_clk_input_add0000_cy<27>
    SLICE_X42Y14.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<27>
    SLICE_X42Y14.Y       Tciny                 0.923   mips_clk_input_add0000<28>
                                                       Madd_mips_clk_input_add0000_cy<28>
                                                       Madd_mips_clk_input_add0000_xor<29>
    SLICE_X43Y13.G1      net (fanout=2)        0.660   mips_clk_input_add0000<29>
    SLICE_X43Y13.COUT    Topcyg                1.039   Mcompar_cnt_cmp_ge0000_cy<11>
                                                       Mcompar_cnt_cmp_ge0000_lut<11>
                                                       Mcompar_cnt_cmp_ge0000_cy<11>
    SLICE_X43Y14.CIN     net (fanout=1)        0.000   Mcompar_cnt_cmp_ge0000_cy<11>
    SLICE_X43Y14.XB      Tcinxb                0.320   cnt_cmp_ge0000
                                                       Mcompar_cnt_cmp_ge0000_cy<12>
    SLICE_X40Y14.G3      net (fanout=1)        0.428   cnt_cmp_ge0000
    SLICE_X40Y14.Y       Tilo                  0.608   mips_clk_input_or0000
                                                       cnt_or00001
    SLICE_X41Y6.SR       net (fanout=16)       0.875   cnt_or0000
    SLICE_X41Y6.CLK      Tsrck                 1.026   cnt<12>
                                                       cnt_12
    -------------------------------------------------  ---------------------------
    Total                                      9.866ns (7.280ns logic, 2.586ns route)
                                                       (73.8% logic, 26.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_0 (FF)
  Destination:          cnt_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.724ns (Levels of Logic = 14)
  Clock Path Skew:      -0.092ns (0.017 - 0.109)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cnt_0 to cnt_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y0.XQ       Tcko                  0.720   cnt<0>
                                                       cnt_0
    SLICE_X42Y0.F1       net (fanout=2)        0.623   cnt<0>
    SLICE_X42Y0.COUT     Topcyf                1.084   Madd_mips_clk_input_add0000_cy<1>
                                                       Madd_mips_clk_input_add0000_lut<0>_INV_0
                                                       Madd_mips_clk_input_add0000_cy<0>
                                                       Madd_mips_clk_input_add0000_cy<1>
    SLICE_X42Y1.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<1>
    SLICE_X42Y1.COUT     Tbyp                  0.120   Madd_mips_clk_input_add0000_cy<3>
                                                       Madd_mips_clk_input_add0000_cy<2>
                                                       Madd_mips_clk_input_add0000_cy<3>
    SLICE_X42Y2.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<3>
    SLICE_X42Y2.COUT     Tbyp                  0.120   mips_clk_input_add0000<5>
                                                       Madd_mips_clk_input_add0000_cy<4>
                                                       Madd_mips_clk_input_add0000_cy<5>
    SLICE_X42Y3.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<5>
    SLICE_X42Y3.COUT     Tbyp                  0.120   mips_clk_input_add0000<6>
                                                       Madd_mips_clk_input_add0000_cy<6>
                                                       Madd_mips_clk_input_add0000_cy<7>
    SLICE_X42Y4.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<7>
    SLICE_X42Y4.COUT     Tbyp                  0.120   mips_clk_input_add0000<8>
                                                       Madd_mips_clk_input_add0000_cy<8>
                                                       Madd_mips_clk_input_add0000_cy<9>
    SLICE_X42Y5.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<9>
    SLICE_X42Y5.X        Tcinx                 0.904   mips_clk_input_add0000<10>
                                                       Madd_mips_clk_input_add0000_xor<10>
    SLICE_X43Y8.G1       net (fanout=2)        0.977   mips_clk_input_add0000<10>
    SLICE_X43Y8.COUT     Topcyg                1.039   Mcompar_cnt_cmp_ge0000_cy<1>
                                                       Mcompar_cnt_cmp_ge0000_lut<1>
                                                       Mcompar_cnt_cmp_ge0000_cy<1>
    SLICE_X43Y9.CIN      net (fanout=1)        0.000   Mcompar_cnt_cmp_ge0000_cy<1>
    SLICE_X43Y9.COUT     Tbyp                  0.128   Mcompar_cnt_cmp_ge0000_cy<3>
                                                       Mcompar_cnt_cmp_ge0000_cy<2>
                                                       Mcompar_cnt_cmp_ge0000_cy<3>
    SLICE_X43Y10.CIN     net (fanout=1)        0.000   Mcompar_cnt_cmp_ge0000_cy<3>
    SLICE_X43Y10.COUT    Tbyp                  0.128   Mcompar_cnt_cmp_ge0000_cy<5>
                                                       Mcompar_cnt_cmp_ge0000_cy<4>
                                                       Mcompar_cnt_cmp_ge0000_cy<5>
    SLICE_X43Y11.CIN     net (fanout=1)        0.000   Mcompar_cnt_cmp_ge0000_cy<5>
    SLICE_X43Y11.COUT    Tbyp                  0.128   Mcompar_cnt_cmp_ge0000_cy<7>
                                                       Mcompar_cnt_cmp_ge0000_cy<6>
                                                       Mcompar_cnt_cmp_ge0000_cy<7>
    SLICE_X43Y12.CIN     net (fanout=1)        0.000   Mcompar_cnt_cmp_ge0000_cy<7>
    SLICE_X43Y12.COUT    Tbyp                  0.128   Mcompar_cnt_cmp_ge0000_cy<9>
                                                       Mcompar_cnt_cmp_ge0000_cy<8>
                                                       Mcompar_cnt_cmp_ge0000_cy<9>
    SLICE_X43Y13.CIN     net (fanout=1)        0.000   Mcompar_cnt_cmp_ge0000_cy<9>
    SLICE_X43Y13.COUT    Tbyp                  0.128   Mcompar_cnt_cmp_ge0000_cy<11>
                                                       Mcompar_cnt_cmp_ge0000_cy<10>
                                                       Mcompar_cnt_cmp_ge0000_cy<11>
    SLICE_X43Y14.CIN     net (fanout=1)        0.000   Mcompar_cnt_cmp_ge0000_cy<11>
    SLICE_X43Y14.XB      Tcinxb                0.320   cnt_cmp_ge0000
                                                       Mcompar_cnt_cmp_ge0000_cy<12>
    SLICE_X40Y14.G3      net (fanout=1)        0.428   cnt_cmp_ge0000
    SLICE_X40Y14.Y       Tilo                  0.608   mips_clk_input_or0000
                                                       cnt_or00001
    SLICE_X41Y6.SR       net (fanout=16)       0.875   cnt_or0000
    SLICE_X41Y6.CLK      Tsrck                 1.026   cnt<12>
                                                       cnt_12
    -------------------------------------------------  ---------------------------
    Total                                      9.724ns (6.821ns logic, 2.903ns route)
                                                       (70.1% logic, 29.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_2 (FF)
  Destination:          cnt_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.699ns (Levels of Logic = 17)
  Clock Path Skew:      -0.092ns (0.017 - 0.109)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cnt_2 to cnt_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y1.XQ       Tcko                  0.720   cnt<2>
                                                       cnt_2
    SLICE_X42Y1.F2       net (fanout=2)        0.576   cnt<2>
    SLICE_X42Y1.COUT     Topcyf                1.084   Madd_mips_clk_input_add0000_cy<3>
                                                       cnt<2>_rt.1
                                                       Madd_mips_clk_input_add0000_cy<2>
                                                       Madd_mips_clk_input_add0000_cy<3>
    SLICE_X42Y2.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<3>
    SLICE_X42Y2.COUT     Tbyp                  0.120   mips_clk_input_add0000<5>
                                                       Madd_mips_clk_input_add0000_cy<4>
                                                       Madd_mips_clk_input_add0000_cy<5>
    SLICE_X42Y3.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<5>
    SLICE_X42Y3.COUT     Tbyp                  0.120   mips_clk_input_add0000<6>
                                                       Madd_mips_clk_input_add0000_cy<6>
                                                       Madd_mips_clk_input_add0000_cy<7>
    SLICE_X42Y4.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<7>
    SLICE_X42Y4.COUT     Tbyp                  0.120   mips_clk_input_add0000<8>
                                                       Madd_mips_clk_input_add0000_cy<8>
                                                       Madd_mips_clk_input_add0000_cy<9>
    SLICE_X42Y5.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<9>
    SLICE_X42Y5.COUT     Tbyp                  0.120   mips_clk_input_add0000<10>
                                                       Madd_mips_clk_input_add0000_cy<10>
                                                       Madd_mips_clk_input_add0000_cy<11>
    SLICE_X42Y6.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<11>
    SLICE_X42Y6.COUT     Tbyp                  0.120   mips_clk_input_add0000<12>
                                                       Madd_mips_clk_input_add0000_cy<12>
                                                       Madd_mips_clk_input_add0000_cy<13>
    SLICE_X42Y7.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<13>
    SLICE_X42Y7.COUT     Tbyp                  0.120   mips_clk_input_add0000<14>
                                                       Madd_mips_clk_input_add0000_cy<14>
                                                       Madd_mips_clk_input_add0000_cy<15>
    SLICE_X42Y8.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<15>
    SLICE_X42Y8.COUT     Tbyp                  0.120   mips_clk_input_add0000<16>
                                                       Madd_mips_clk_input_add0000_cy<16>
                                                       Madd_mips_clk_input_add0000_cy<17>
    SLICE_X42Y9.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<17>
    SLICE_X42Y9.COUT     Tbyp                  0.120   mips_clk_input_add0000<18>
                                                       Madd_mips_clk_input_add0000_cy<18>
                                                       Madd_mips_clk_input_add0000_cy<19>
    SLICE_X42Y10.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<19>
    SLICE_X42Y10.COUT    Tbyp                  0.120   mips_clk_input_add0000<20>
                                                       Madd_mips_clk_input_add0000_cy<20>
                                                       Madd_mips_clk_input_add0000_cy<21>
    SLICE_X42Y11.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<21>
    SLICE_X42Y11.COUT    Tbyp                  0.120   mips_clk_input_add0000<22>
                                                       Madd_mips_clk_input_add0000_cy<22>
                                                       Madd_mips_clk_input_add0000_cy<23>
    SLICE_X42Y12.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<23>
    SLICE_X42Y12.COUT    Tbyp                  0.120   mips_clk_input_add0000<24>
                                                       Madd_mips_clk_input_add0000_cy<24>
                                                       Madd_mips_clk_input_add0000_cy<25>
    SLICE_X42Y13.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<25>
    SLICE_X42Y13.COUT    Tbyp                  0.120   mips_clk_input_add0000<26>
                                                       Madd_mips_clk_input_add0000_cy<26>
                                                       Madd_mips_clk_input_add0000_cy<27>
    SLICE_X42Y14.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<27>
    SLICE_X42Y14.Y       Tciny                 0.923   mips_clk_input_add0000<28>
                                                       Madd_mips_clk_input_add0000_cy<28>
                                                       Madd_mips_clk_input_add0000_xor<29>
    SLICE_X43Y13.G1      net (fanout=2)        0.660   mips_clk_input_add0000<29>
    SLICE_X43Y13.COUT    Topcyg                1.039   Mcompar_cnt_cmp_ge0000_cy<11>
                                                       Mcompar_cnt_cmp_ge0000_lut<11>
                                                       Mcompar_cnt_cmp_ge0000_cy<11>
    SLICE_X43Y14.CIN     net (fanout=1)        0.000   Mcompar_cnt_cmp_ge0000_cy<11>
    SLICE_X43Y14.XB      Tcinxb                0.320   cnt_cmp_ge0000
                                                       Mcompar_cnt_cmp_ge0000_cy<12>
    SLICE_X40Y14.G3      net (fanout=1)        0.428   cnt_cmp_ge0000
    SLICE_X40Y14.Y       Tilo                  0.608   mips_clk_input_or0000
                                                       cnt_or00001
    SLICE_X41Y6.SR       net (fanout=16)       0.875   cnt_or0000
    SLICE_X41Y6.CLK      Tsrck                 1.026   cnt<12>
                                                       cnt_12
    -------------------------------------------------  ---------------------------
    Total                                      9.699ns (7.160ns logic, 2.539ns route)
                                                       (73.8% logic, 26.2% route)

--------------------------------------------------------------------------------

Paths for end point cnt_13 (SLICE_X41Y6.SR), 507 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_0 (FF)
  Destination:          cnt_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.866ns (Levels of Logic = 18)
  Clock Path Skew:      -0.092ns (0.017 - 0.109)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cnt_0 to cnt_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y0.XQ       Tcko                  0.720   cnt<0>
                                                       cnt_0
    SLICE_X42Y0.F1       net (fanout=2)        0.623   cnt<0>
    SLICE_X42Y0.COUT     Topcyf                1.084   Madd_mips_clk_input_add0000_cy<1>
                                                       Madd_mips_clk_input_add0000_lut<0>_INV_0
                                                       Madd_mips_clk_input_add0000_cy<0>
                                                       Madd_mips_clk_input_add0000_cy<1>
    SLICE_X42Y1.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<1>
    SLICE_X42Y1.COUT     Tbyp                  0.120   Madd_mips_clk_input_add0000_cy<3>
                                                       Madd_mips_clk_input_add0000_cy<2>
                                                       Madd_mips_clk_input_add0000_cy<3>
    SLICE_X42Y2.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<3>
    SLICE_X42Y2.COUT     Tbyp                  0.120   mips_clk_input_add0000<5>
                                                       Madd_mips_clk_input_add0000_cy<4>
                                                       Madd_mips_clk_input_add0000_cy<5>
    SLICE_X42Y3.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<5>
    SLICE_X42Y3.COUT     Tbyp                  0.120   mips_clk_input_add0000<6>
                                                       Madd_mips_clk_input_add0000_cy<6>
                                                       Madd_mips_clk_input_add0000_cy<7>
    SLICE_X42Y4.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<7>
    SLICE_X42Y4.COUT     Tbyp                  0.120   mips_clk_input_add0000<8>
                                                       Madd_mips_clk_input_add0000_cy<8>
                                                       Madd_mips_clk_input_add0000_cy<9>
    SLICE_X42Y5.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<9>
    SLICE_X42Y5.COUT     Tbyp                  0.120   mips_clk_input_add0000<10>
                                                       Madd_mips_clk_input_add0000_cy<10>
                                                       Madd_mips_clk_input_add0000_cy<11>
    SLICE_X42Y6.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<11>
    SLICE_X42Y6.COUT     Tbyp                  0.120   mips_clk_input_add0000<12>
                                                       Madd_mips_clk_input_add0000_cy<12>
                                                       Madd_mips_clk_input_add0000_cy<13>
    SLICE_X42Y7.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<13>
    SLICE_X42Y7.COUT     Tbyp                  0.120   mips_clk_input_add0000<14>
                                                       Madd_mips_clk_input_add0000_cy<14>
                                                       Madd_mips_clk_input_add0000_cy<15>
    SLICE_X42Y8.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<15>
    SLICE_X42Y8.COUT     Tbyp                  0.120   mips_clk_input_add0000<16>
                                                       Madd_mips_clk_input_add0000_cy<16>
                                                       Madd_mips_clk_input_add0000_cy<17>
    SLICE_X42Y9.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<17>
    SLICE_X42Y9.COUT     Tbyp                  0.120   mips_clk_input_add0000<18>
                                                       Madd_mips_clk_input_add0000_cy<18>
                                                       Madd_mips_clk_input_add0000_cy<19>
    SLICE_X42Y10.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<19>
    SLICE_X42Y10.COUT    Tbyp                  0.120   mips_clk_input_add0000<20>
                                                       Madd_mips_clk_input_add0000_cy<20>
                                                       Madd_mips_clk_input_add0000_cy<21>
    SLICE_X42Y11.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<21>
    SLICE_X42Y11.COUT    Tbyp                  0.120   mips_clk_input_add0000<22>
                                                       Madd_mips_clk_input_add0000_cy<22>
                                                       Madd_mips_clk_input_add0000_cy<23>
    SLICE_X42Y12.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<23>
    SLICE_X42Y12.COUT    Tbyp                  0.120   mips_clk_input_add0000<24>
                                                       Madd_mips_clk_input_add0000_cy<24>
                                                       Madd_mips_clk_input_add0000_cy<25>
    SLICE_X42Y13.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<25>
    SLICE_X42Y13.COUT    Tbyp                  0.120   mips_clk_input_add0000<26>
                                                       Madd_mips_clk_input_add0000_cy<26>
                                                       Madd_mips_clk_input_add0000_cy<27>
    SLICE_X42Y14.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<27>
    SLICE_X42Y14.Y       Tciny                 0.923   mips_clk_input_add0000<28>
                                                       Madd_mips_clk_input_add0000_cy<28>
                                                       Madd_mips_clk_input_add0000_xor<29>
    SLICE_X43Y13.G1      net (fanout=2)        0.660   mips_clk_input_add0000<29>
    SLICE_X43Y13.COUT    Topcyg                1.039   Mcompar_cnt_cmp_ge0000_cy<11>
                                                       Mcompar_cnt_cmp_ge0000_lut<11>
                                                       Mcompar_cnt_cmp_ge0000_cy<11>
    SLICE_X43Y14.CIN     net (fanout=1)        0.000   Mcompar_cnt_cmp_ge0000_cy<11>
    SLICE_X43Y14.XB      Tcinxb                0.320   cnt_cmp_ge0000
                                                       Mcompar_cnt_cmp_ge0000_cy<12>
    SLICE_X40Y14.G3      net (fanout=1)        0.428   cnt_cmp_ge0000
    SLICE_X40Y14.Y       Tilo                  0.608   mips_clk_input_or0000
                                                       cnt_or00001
    SLICE_X41Y6.SR       net (fanout=16)       0.875   cnt_or0000
    SLICE_X41Y6.CLK      Tsrck                 1.026   cnt<12>
                                                       cnt_13
    -------------------------------------------------  ---------------------------
    Total                                      9.866ns (7.280ns logic, 2.586ns route)
                                                       (73.8% logic, 26.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_0 (FF)
  Destination:          cnt_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.724ns (Levels of Logic = 14)
  Clock Path Skew:      -0.092ns (0.017 - 0.109)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cnt_0 to cnt_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y0.XQ       Tcko                  0.720   cnt<0>
                                                       cnt_0
    SLICE_X42Y0.F1       net (fanout=2)        0.623   cnt<0>
    SLICE_X42Y0.COUT     Topcyf                1.084   Madd_mips_clk_input_add0000_cy<1>
                                                       Madd_mips_clk_input_add0000_lut<0>_INV_0
                                                       Madd_mips_clk_input_add0000_cy<0>
                                                       Madd_mips_clk_input_add0000_cy<1>
    SLICE_X42Y1.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<1>
    SLICE_X42Y1.COUT     Tbyp                  0.120   Madd_mips_clk_input_add0000_cy<3>
                                                       Madd_mips_clk_input_add0000_cy<2>
                                                       Madd_mips_clk_input_add0000_cy<3>
    SLICE_X42Y2.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<3>
    SLICE_X42Y2.COUT     Tbyp                  0.120   mips_clk_input_add0000<5>
                                                       Madd_mips_clk_input_add0000_cy<4>
                                                       Madd_mips_clk_input_add0000_cy<5>
    SLICE_X42Y3.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<5>
    SLICE_X42Y3.COUT     Tbyp                  0.120   mips_clk_input_add0000<6>
                                                       Madd_mips_clk_input_add0000_cy<6>
                                                       Madd_mips_clk_input_add0000_cy<7>
    SLICE_X42Y4.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<7>
    SLICE_X42Y4.COUT     Tbyp                  0.120   mips_clk_input_add0000<8>
                                                       Madd_mips_clk_input_add0000_cy<8>
                                                       Madd_mips_clk_input_add0000_cy<9>
    SLICE_X42Y5.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<9>
    SLICE_X42Y5.X        Tcinx                 0.904   mips_clk_input_add0000<10>
                                                       Madd_mips_clk_input_add0000_xor<10>
    SLICE_X43Y8.G1       net (fanout=2)        0.977   mips_clk_input_add0000<10>
    SLICE_X43Y8.COUT     Topcyg                1.039   Mcompar_cnt_cmp_ge0000_cy<1>
                                                       Mcompar_cnt_cmp_ge0000_lut<1>
                                                       Mcompar_cnt_cmp_ge0000_cy<1>
    SLICE_X43Y9.CIN      net (fanout=1)        0.000   Mcompar_cnt_cmp_ge0000_cy<1>
    SLICE_X43Y9.COUT     Tbyp                  0.128   Mcompar_cnt_cmp_ge0000_cy<3>
                                                       Mcompar_cnt_cmp_ge0000_cy<2>
                                                       Mcompar_cnt_cmp_ge0000_cy<3>
    SLICE_X43Y10.CIN     net (fanout=1)        0.000   Mcompar_cnt_cmp_ge0000_cy<3>
    SLICE_X43Y10.COUT    Tbyp                  0.128   Mcompar_cnt_cmp_ge0000_cy<5>
                                                       Mcompar_cnt_cmp_ge0000_cy<4>
                                                       Mcompar_cnt_cmp_ge0000_cy<5>
    SLICE_X43Y11.CIN     net (fanout=1)        0.000   Mcompar_cnt_cmp_ge0000_cy<5>
    SLICE_X43Y11.COUT    Tbyp                  0.128   Mcompar_cnt_cmp_ge0000_cy<7>
                                                       Mcompar_cnt_cmp_ge0000_cy<6>
                                                       Mcompar_cnt_cmp_ge0000_cy<7>
    SLICE_X43Y12.CIN     net (fanout=1)        0.000   Mcompar_cnt_cmp_ge0000_cy<7>
    SLICE_X43Y12.COUT    Tbyp                  0.128   Mcompar_cnt_cmp_ge0000_cy<9>
                                                       Mcompar_cnt_cmp_ge0000_cy<8>
                                                       Mcompar_cnt_cmp_ge0000_cy<9>
    SLICE_X43Y13.CIN     net (fanout=1)        0.000   Mcompar_cnt_cmp_ge0000_cy<9>
    SLICE_X43Y13.COUT    Tbyp                  0.128   Mcompar_cnt_cmp_ge0000_cy<11>
                                                       Mcompar_cnt_cmp_ge0000_cy<10>
                                                       Mcompar_cnt_cmp_ge0000_cy<11>
    SLICE_X43Y14.CIN     net (fanout=1)        0.000   Mcompar_cnt_cmp_ge0000_cy<11>
    SLICE_X43Y14.XB      Tcinxb                0.320   cnt_cmp_ge0000
                                                       Mcompar_cnt_cmp_ge0000_cy<12>
    SLICE_X40Y14.G3      net (fanout=1)        0.428   cnt_cmp_ge0000
    SLICE_X40Y14.Y       Tilo                  0.608   mips_clk_input_or0000
                                                       cnt_or00001
    SLICE_X41Y6.SR       net (fanout=16)       0.875   cnt_or0000
    SLICE_X41Y6.CLK      Tsrck                 1.026   cnt<12>
                                                       cnt_13
    -------------------------------------------------  ---------------------------
    Total                                      9.724ns (6.821ns logic, 2.903ns route)
                                                       (70.1% logic, 29.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_2 (FF)
  Destination:          cnt_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.699ns (Levels of Logic = 17)
  Clock Path Skew:      -0.092ns (0.017 - 0.109)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cnt_2 to cnt_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y1.XQ       Tcko                  0.720   cnt<2>
                                                       cnt_2
    SLICE_X42Y1.F2       net (fanout=2)        0.576   cnt<2>
    SLICE_X42Y1.COUT     Topcyf                1.084   Madd_mips_clk_input_add0000_cy<3>
                                                       cnt<2>_rt.1
                                                       Madd_mips_clk_input_add0000_cy<2>
                                                       Madd_mips_clk_input_add0000_cy<3>
    SLICE_X42Y2.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<3>
    SLICE_X42Y2.COUT     Tbyp                  0.120   mips_clk_input_add0000<5>
                                                       Madd_mips_clk_input_add0000_cy<4>
                                                       Madd_mips_clk_input_add0000_cy<5>
    SLICE_X42Y3.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<5>
    SLICE_X42Y3.COUT     Tbyp                  0.120   mips_clk_input_add0000<6>
                                                       Madd_mips_clk_input_add0000_cy<6>
                                                       Madd_mips_clk_input_add0000_cy<7>
    SLICE_X42Y4.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<7>
    SLICE_X42Y4.COUT     Tbyp                  0.120   mips_clk_input_add0000<8>
                                                       Madd_mips_clk_input_add0000_cy<8>
                                                       Madd_mips_clk_input_add0000_cy<9>
    SLICE_X42Y5.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<9>
    SLICE_X42Y5.COUT     Tbyp                  0.120   mips_clk_input_add0000<10>
                                                       Madd_mips_clk_input_add0000_cy<10>
                                                       Madd_mips_clk_input_add0000_cy<11>
    SLICE_X42Y6.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<11>
    SLICE_X42Y6.COUT     Tbyp                  0.120   mips_clk_input_add0000<12>
                                                       Madd_mips_clk_input_add0000_cy<12>
                                                       Madd_mips_clk_input_add0000_cy<13>
    SLICE_X42Y7.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<13>
    SLICE_X42Y7.COUT     Tbyp                  0.120   mips_clk_input_add0000<14>
                                                       Madd_mips_clk_input_add0000_cy<14>
                                                       Madd_mips_clk_input_add0000_cy<15>
    SLICE_X42Y8.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<15>
    SLICE_X42Y8.COUT     Tbyp                  0.120   mips_clk_input_add0000<16>
                                                       Madd_mips_clk_input_add0000_cy<16>
                                                       Madd_mips_clk_input_add0000_cy<17>
    SLICE_X42Y9.CIN      net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<17>
    SLICE_X42Y9.COUT     Tbyp                  0.120   mips_clk_input_add0000<18>
                                                       Madd_mips_clk_input_add0000_cy<18>
                                                       Madd_mips_clk_input_add0000_cy<19>
    SLICE_X42Y10.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<19>
    SLICE_X42Y10.COUT    Tbyp                  0.120   mips_clk_input_add0000<20>
                                                       Madd_mips_clk_input_add0000_cy<20>
                                                       Madd_mips_clk_input_add0000_cy<21>
    SLICE_X42Y11.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<21>
    SLICE_X42Y11.COUT    Tbyp                  0.120   mips_clk_input_add0000<22>
                                                       Madd_mips_clk_input_add0000_cy<22>
                                                       Madd_mips_clk_input_add0000_cy<23>
    SLICE_X42Y12.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<23>
    SLICE_X42Y12.COUT    Tbyp                  0.120   mips_clk_input_add0000<24>
                                                       Madd_mips_clk_input_add0000_cy<24>
                                                       Madd_mips_clk_input_add0000_cy<25>
    SLICE_X42Y13.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<25>
    SLICE_X42Y13.COUT    Tbyp                  0.120   mips_clk_input_add0000<26>
                                                       Madd_mips_clk_input_add0000_cy<26>
                                                       Madd_mips_clk_input_add0000_cy<27>
    SLICE_X42Y14.CIN     net (fanout=1)        0.000   Madd_mips_clk_input_add0000_cy<27>
    SLICE_X42Y14.Y       Tciny                 0.923   mips_clk_input_add0000<28>
                                                       Madd_mips_clk_input_add0000_cy<28>
                                                       Madd_mips_clk_input_add0000_xor<29>
    SLICE_X43Y13.G1      net (fanout=2)        0.660   mips_clk_input_add0000<29>
    SLICE_X43Y13.COUT    Topcyg                1.039   Mcompar_cnt_cmp_ge0000_cy<11>
                                                       Mcompar_cnt_cmp_ge0000_lut<11>
                                                       Mcompar_cnt_cmp_ge0000_cy<11>
    SLICE_X43Y14.CIN     net (fanout=1)        0.000   Mcompar_cnt_cmp_ge0000_cy<11>
    SLICE_X43Y14.XB      Tcinxb                0.320   cnt_cmp_ge0000
                                                       Mcompar_cnt_cmp_ge0000_cy<12>
    SLICE_X40Y14.G3      net (fanout=1)        0.428   cnt_cmp_ge0000
    SLICE_X40Y14.Y       Tilo                  0.608   mips_clk_input_or0000
                                                       cnt_or00001
    SLICE_X41Y6.SR       net (fanout=16)       0.875   cnt_or0000
    SLICE_X41Y6.CLK      Tsrck                 1.026   cnt<12>
                                                       cnt_13
    -------------------------------------------------  ---------------------------
    Total                                      9.699ns (7.160ns logic, 2.539ns route)
                                                       (73.8% logic, 26.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cnt_0 (SLICE_X41Y0.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.286ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cnt_0 (FF)
  Destination:          cnt_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.286ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cnt_0 to cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y0.XQ       Tcko                  0.576   cnt<0>
                                                       cnt_0
    SLICE_X41Y0.F4       net (fanout=2)        0.317   cnt<0>
    SLICE_X41Y0.CLK      Tckf        (-Th)    -0.393   cnt<0>
                                                       Mcount_cnt_lut<0>_INV_0
                                                       Mcount_cnt_xor<0>
                                                       cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      1.286ns (0.969ns logic, 0.317ns route)
                                                       (75.3% logic, 24.7% route)

--------------------------------------------------------------------------------

Paths for end point cnt_2 (SLICE_X41Y1.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.313ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cnt_2 (FF)
  Destination:          cnt_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.313ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cnt_2 to cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y1.XQ       Tcko                  0.576   cnt<2>
                                                       cnt_2
    SLICE_X41Y1.F3       net (fanout=2)        0.344   cnt<2>
    SLICE_X41Y1.CLK      Tckf        (-Th)    -0.393   cnt<2>
                                                       cnt<2>_rt
                                                       Mcount_cnt_xor<2>
                                                       cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      1.313ns (0.969ns logic, 0.344ns route)
                                                       (73.8% logic, 26.2% route)

--------------------------------------------------------------------------------

Paths for end point cnt_24 (SLICE_X41Y12.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.313ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cnt_24 (FF)
  Destination:          cnt_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.313ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cnt_24 to cnt_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y12.XQ      Tcko                  0.576   cnt<24>
                                                       cnt_24
    SLICE_X41Y12.F3      net (fanout=2)        0.344   cnt<24>
    SLICE_X41Y12.CLK     Tckf        (-Th)    -0.393   cnt<24>
                                                       cnt<24>_rt
                                                       Mcount_cnt_xor<24>
                                                       cnt_24
    -------------------------------------------------  ---------------------------
    Total                                      1.313ns (0.969ns logic, 0.344ns route)
                                                       (73.8% logic, 26.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.486ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.757ns (Tcl)
  Physical resource: cnt<0>/CLK
  Logical resource: cnt_0/CK
  Location pin: SLICE_X41Y0.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.486ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.757ns (Tch)
  Physical resource: cnt<0>/CLK
  Logical resource: cnt_0/CK
  Location pin: SLICE_X41Y0.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.486ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.514ns (660.502MHz) (Tcp)
  Physical resource: cnt<0>/CLK
  Logical resource: cnt_0/CK
  Location pin: SLICE_X41Y0.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.897|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 1  Score: 897  (Setup/Max: 897, Hold: 0)

Constraints cover 17265 paths, 0 nets, and 196 connections

Design statistics:
   Minimum period:  10.897ns{1}   (Maximum frequency:  91.768MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Apr 07 16:48:29 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 161 MB



