
Practica5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cd58  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000608  0800cee8  0800cee8  0001cee8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d4f0  0800d4f0  000200a8  2**0
                  CONTENTS
  4 .ARM          00000008  0800d4f0  0800d4f0  0001d4f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d4f8  0800d4f8  000200a8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d4f8  0800d4f8  0001d4f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d4fc  0800d4fc  0001d4fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a8  20000000  0800d500  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002994  200000a8  0800d5a8  000200a8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002a3c  0800d5a8  00022a3c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00030874  00000000  00000000  000200d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005999  00000000  00000000  0005094c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002820  00000000  00000000  000562e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000025e8  00000000  00000000  00058b08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002ad63  00000000  00000000  0005b0f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002d040  00000000  00000000  00085e53  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00114ed0  00000000  00000000  000b2e93  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001c7d63  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000b59c  00000000  00000000  001c7db4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000a8 	.word	0x200000a8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800ced0 	.word	0x0800ced0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000ac 	.word	0x200000ac
 80001cc:	0800ced0 	.word	0x0800ced0

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b974 	b.w	8000580 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468e      	mov	lr, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14d      	bne.n	800035a <__udivmoddi4+0xaa>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4694      	mov	ip, r2
 80002c2:	d969      	bls.n	8000398 <__udivmoddi4+0xe8>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b152      	cbz	r2, 80002e0 <__udivmoddi4+0x30>
 80002ca:	fa01 f302 	lsl.w	r3, r1, r2
 80002ce:	f1c2 0120 	rsb	r1, r2, #32
 80002d2:	fa20 f101 	lsr.w	r1, r0, r1
 80002d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002da:	ea41 0e03 	orr.w	lr, r1, r3
 80002de:	4094      	lsls	r4, r2
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	0c21      	lsrs	r1, r4, #16
 80002e6:	fbbe f6f8 	udiv	r6, lr, r8
 80002ea:	fa1f f78c 	uxth.w	r7, ip
 80002ee:	fb08 e316 	mls	r3, r8, r6, lr
 80002f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002f6:	fb06 f107 	mul.w	r1, r6, r7
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f106 30ff 	add.w	r0, r6, #4294967295
 8000306:	f080 811f 	bcs.w	8000548 <__udivmoddi4+0x298>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 811c 	bls.w	8000548 <__udivmoddi4+0x298>
 8000310:	3e02      	subs	r6, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a5b      	subs	r3, r3, r1
 8000316:	b2a4      	uxth	r4, r4
 8000318:	fbb3 f0f8 	udiv	r0, r3, r8
 800031c:	fb08 3310 	mls	r3, r8, r0, r3
 8000320:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000324:	fb00 f707 	mul.w	r7, r0, r7
 8000328:	42a7      	cmp	r7, r4
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x92>
 800032c:	eb1c 0404 	adds.w	r4, ip, r4
 8000330:	f100 33ff 	add.w	r3, r0, #4294967295
 8000334:	f080 810a 	bcs.w	800054c <__udivmoddi4+0x29c>
 8000338:	42a7      	cmp	r7, r4
 800033a:	f240 8107 	bls.w	800054c <__udivmoddi4+0x29c>
 800033e:	4464      	add	r4, ip
 8000340:	3802      	subs	r0, #2
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	1be4      	subs	r4, r4, r7
 8000348:	2600      	movs	r6, #0
 800034a:	b11d      	cbz	r5, 8000354 <__udivmoddi4+0xa4>
 800034c:	40d4      	lsrs	r4, r2
 800034e:	2300      	movs	r3, #0
 8000350:	e9c5 4300 	strd	r4, r3, [r5]
 8000354:	4631      	mov	r1, r6
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0xc2>
 800035e:	2d00      	cmp	r5, #0
 8000360:	f000 80ef 	beq.w	8000542 <__udivmoddi4+0x292>
 8000364:	2600      	movs	r6, #0
 8000366:	e9c5 0100 	strd	r0, r1, [r5]
 800036a:	4630      	mov	r0, r6
 800036c:	4631      	mov	r1, r6
 800036e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000372:	fab3 f683 	clz	r6, r3
 8000376:	2e00      	cmp	r6, #0
 8000378:	d14a      	bne.n	8000410 <__udivmoddi4+0x160>
 800037a:	428b      	cmp	r3, r1
 800037c:	d302      	bcc.n	8000384 <__udivmoddi4+0xd4>
 800037e:	4282      	cmp	r2, r0
 8000380:	f200 80f9 	bhi.w	8000576 <__udivmoddi4+0x2c6>
 8000384:	1a84      	subs	r4, r0, r2
 8000386:	eb61 0303 	sbc.w	r3, r1, r3
 800038a:	2001      	movs	r0, #1
 800038c:	469e      	mov	lr, r3
 800038e:	2d00      	cmp	r5, #0
 8000390:	d0e0      	beq.n	8000354 <__udivmoddi4+0xa4>
 8000392:	e9c5 4e00 	strd	r4, lr, [r5]
 8000396:	e7dd      	b.n	8000354 <__udivmoddi4+0xa4>
 8000398:	b902      	cbnz	r2, 800039c <__udivmoddi4+0xec>
 800039a:	deff      	udf	#255	; 0xff
 800039c:	fab2 f282 	clz	r2, r2
 80003a0:	2a00      	cmp	r2, #0
 80003a2:	f040 8092 	bne.w	80004ca <__udivmoddi4+0x21a>
 80003a6:	eba1 010c 	sub.w	r1, r1, ip
 80003aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ae:	fa1f fe8c 	uxth.w	lr, ip
 80003b2:	2601      	movs	r6, #1
 80003b4:	0c20      	lsrs	r0, r4, #16
 80003b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ba:	fb07 1113 	mls	r1, r7, r3, r1
 80003be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c2:	fb0e f003 	mul.w	r0, lr, r3
 80003c6:	4288      	cmp	r0, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x12c>
 80003ca:	eb1c 0101 	adds.w	r1, ip, r1
 80003ce:	f103 38ff 	add.w	r8, r3, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x12a>
 80003d4:	4288      	cmp	r0, r1
 80003d6:	f200 80cb 	bhi.w	8000570 <__udivmoddi4+0x2c0>
 80003da:	4643      	mov	r3, r8
 80003dc:	1a09      	subs	r1, r1, r0
 80003de:	b2a4      	uxth	r4, r4
 80003e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003e4:	fb07 1110 	mls	r1, r7, r0, r1
 80003e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003ec:	fb0e fe00 	mul.w	lr, lr, r0
 80003f0:	45a6      	cmp	lr, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x156>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003fc:	d202      	bcs.n	8000404 <__udivmoddi4+0x154>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	f200 80bb 	bhi.w	800057a <__udivmoddi4+0x2ca>
 8000404:	4608      	mov	r0, r1
 8000406:	eba4 040e 	sub.w	r4, r4, lr
 800040a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800040e:	e79c      	b.n	800034a <__udivmoddi4+0x9a>
 8000410:	f1c6 0720 	rsb	r7, r6, #32
 8000414:	40b3      	lsls	r3, r6
 8000416:	fa22 fc07 	lsr.w	ip, r2, r7
 800041a:	ea4c 0c03 	orr.w	ip, ip, r3
 800041e:	fa20 f407 	lsr.w	r4, r0, r7
 8000422:	fa01 f306 	lsl.w	r3, r1, r6
 8000426:	431c      	orrs	r4, r3
 8000428:	40f9      	lsrs	r1, r7
 800042a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800042e:	fa00 f306 	lsl.w	r3, r0, r6
 8000432:	fbb1 f8f9 	udiv	r8, r1, r9
 8000436:	0c20      	lsrs	r0, r4, #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fb09 1118 	mls	r1, r9, r8, r1
 8000440:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000444:	fb08 f00e 	mul.w	r0, r8, lr
 8000448:	4288      	cmp	r0, r1
 800044a:	fa02 f206 	lsl.w	r2, r2, r6
 800044e:	d90b      	bls.n	8000468 <__udivmoddi4+0x1b8>
 8000450:	eb1c 0101 	adds.w	r1, ip, r1
 8000454:	f108 3aff 	add.w	sl, r8, #4294967295
 8000458:	f080 8088 	bcs.w	800056c <__udivmoddi4+0x2bc>
 800045c:	4288      	cmp	r0, r1
 800045e:	f240 8085 	bls.w	800056c <__udivmoddi4+0x2bc>
 8000462:	f1a8 0802 	sub.w	r8, r8, #2
 8000466:	4461      	add	r1, ip
 8000468:	1a09      	subs	r1, r1, r0
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000470:	fb09 1110 	mls	r1, r9, r0, r1
 8000474:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000478:	fb00 fe0e 	mul.w	lr, r0, lr
 800047c:	458e      	cmp	lr, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x1e2>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f100 34ff 	add.w	r4, r0, #4294967295
 8000488:	d26c      	bcs.n	8000564 <__udivmoddi4+0x2b4>
 800048a:	458e      	cmp	lr, r1
 800048c:	d96a      	bls.n	8000564 <__udivmoddi4+0x2b4>
 800048e:	3802      	subs	r0, #2
 8000490:	4461      	add	r1, ip
 8000492:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000496:	fba0 9402 	umull	r9, r4, r0, r2
 800049a:	eba1 010e 	sub.w	r1, r1, lr
 800049e:	42a1      	cmp	r1, r4
 80004a0:	46c8      	mov	r8, r9
 80004a2:	46a6      	mov	lr, r4
 80004a4:	d356      	bcc.n	8000554 <__udivmoddi4+0x2a4>
 80004a6:	d053      	beq.n	8000550 <__udivmoddi4+0x2a0>
 80004a8:	b15d      	cbz	r5, 80004c2 <__udivmoddi4+0x212>
 80004aa:	ebb3 0208 	subs.w	r2, r3, r8
 80004ae:	eb61 010e 	sbc.w	r1, r1, lr
 80004b2:	fa01 f707 	lsl.w	r7, r1, r7
 80004b6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ba:	40f1      	lsrs	r1, r6
 80004bc:	431f      	orrs	r7, r3
 80004be:	e9c5 7100 	strd	r7, r1, [r5]
 80004c2:	2600      	movs	r6, #0
 80004c4:	4631      	mov	r1, r6
 80004c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	40d8      	lsrs	r0, r3
 80004d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d4:	fa21 f303 	lsr.w	r3, r1, r3
 80004d8:	4091      	lsls	r1, r2
 80004da:	4301      	orrs	r1, r0
 80004dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e0:	fa1f fe8c 	uxth.w	lr, ip
 80004e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004e8:	fb07 3610 	mls	r6, r7, r0, r3
 80004ec:	0c0b      	lsrs	r3, r1, #16
 80004ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004f2:	fb00 f60e 	mul.w	r6, r0, lr
 80004f6:	429e      	cmp	r6, r3
 80004f8:	fa04 f402 	lsl.w	r4, r4, r2
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x260>
 80004fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000502:	f100 38ff 	add.w	r8, r0, #4294967295
 8000506:	d22f      	bcs.n	8000568 <__udivmoddi4+0x2b8>
 8000508:	429e      	cmp	r6, r3
 800050a:	d92d      	bls.n	8000568 <__udivmoddi4+0x2b8>
 800050c:	3802      	subs	r0, #2
 800050e:	4463      	add	r3, ip
 8000510:	1b9b      	subs	r3, r3, r6
 8000512:	b289      	uxth	r1, r1
 8000514:	fbb3 f6f7 	udiv	r6, r3, r7
 8000518:	fb07 3316 	mls	r3, r7, r6, r3
 800051c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000520:	fb06 f30e 	mul.w	r3, r6, lr
 8000524:	428b      	cmp	r3, r1
 8000526:	d908      	bls.n	800053a <__udivmoddi4+0x28a>
 8000528:	eb1c 0101 	adds.w	r1, ip, r1
 800052c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000530:	d216      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000532:	428b      	cmp	r3, r1
 8000534:	d914      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000536:	3e02      	subs	r6, #2
 8000538:	4461      	add	r1, ip
 800053a:	1ac9      	subs	r1, r1, r3
 800053c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000540:	e738      	b.n	80003b4 <__udivmoddi4+0x104>
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e705      	b.n	8000354 <__udivmoddi4+0xa4>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e3      	b.n	8000314 <__udivmoddi4+0x64>
 800054c:	4618      	mov	r0, r3
 800054e:	e6f8      	b.n	8000342 <__udivmoddi4+0x92>
 8000550:	454b      	cmp	r3, r9
 8000552:	d2a9      	bcs.n	80004a8 <__udivmoddi4+0x1f8>
 8000554:	ebb9 0802 	subs.w	r8, r9, r2
 8000558:	eb64 0e0c 	sbc.w	lr, r4, ip
 800055c:	3801      	subs	r0, #1
 800055e:	e7a3      	b.n	80004a8 <__udivmoddi4+0x1f8>
 8000560:	4646      	mov	r6, r8
 8000562:	e7ea      	b.n	800053a <__udivmoddi4+0x28a>
 8000564:	4620      	mov	r0, r4
 8000566:	e794      	b.n	8000492 <__udivmoddi4+0x1e2>
 8000568:	4640      	mov	r0, r8
 800056a:	e7d1      	b.n	8000510 <__udivmoddi4+0x260>
 800056c:	46d0      	mov	r8, sl
 800056e:	e77b      	b.n	8000468 <__udivmoddi4+0x1b8>
 8000570:	3b02      	subs	r3, #2
 8000572:	4461      	add	r1, ip
 8000574:	e732      	b.n	80003dc <__udivmoddi4+0x12c>
 8000576:	4630      	mov	r0, r6
 8000578:	e709      	b.n	800038e <__udivmoddi4+0xde>
 800057a:	4464      	add	r4, ip
 800057c:	3802      	subs	r0, #2
 800057e:	e742      	b.n	8000406 <__udivmoddi4+0x156>

08000580 <__aeabi_idiv0>:
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop

08000584 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000584:	b480      	push	{r7}
 8000586:	b083      	sub	sp, #12
 8000588:	af00      	add	r7, sp, #0
 800058a:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800058c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000590:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8000594:	f003 0301 	and.w	r3, r3, #1
 8000598:	2b00      	cmp	r3, #0
 800059a:	d013      	beq.n	80005c4 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 800059c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005a0:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80005a4:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005a8:	2b00      	cmp	r3, #0
 80005aa:	d00b      	beq.n	80005c4 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80005ac:	e000      	b.n	80005b0 <ITM_SendChar+0x2c>
    {
      __NOP();
 80005ae:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80005b0:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005b4:	681b      	ldr	r3, [r3, #0]
 80005b6:	2b00      	cmp	r3, #0
 80005b8:	d0f9      	beq.n	80005ae <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80005ba:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005be:	687a      	ldr	r2, [r7, #4]
 80005c0:	b2d2      	uxtb	r2, r2
 80005c2:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80005c4:	687b      	ldr	r3, [r7, #4]
}
 80005c6:	4618      	mov	r0, r3
 80005c8:	370c      	adds	r7, #12
 80005ca:	46bd      	mov	sp, r7
 80005cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d0:	4770      	bx	lr
	...

080005d4 <configureTimerForRunTimeStats>:
void tarea_UART_func(void *argument);
void temporizador_func(void *argument);

/* USER CODE BEGIN PFP */
volatile unsigned long ulHighFrequencyTimerTicks;
void configureTimerForRunTimeStats(void) {
 80005d4:	b580      	push	{r7, lr}
 80005d6:	af00      	add	r7, sp, #0
	ulHighFrequencyTimerTicks = 0;
 80005d8:	4b03      	ldr	r3, [pc, #12]	; (80005e8 <configureTimerForRunTimeStats+0x14>)
 80005da:	2200      	movs	r2, #0
 80005dc:	601a      	str	r2, [r3, #0]
	HAL_TIM_Base_Start_IT(&htim7);
 80005de:	4803      	ldr	r0, [pc, #12]	; (80005ec <configureTimerForRunTimeStats+0x18>)
 80005e0:	f005 fa5c 	bl	8005a9c <HAL_TIM_Base_Start_IT>
}
 80005e4:	bf00      	nop
 80005e6:	bd80      	pop	{r7, pc}
 80005e8:	200007a8 	.word	0x200007a8
 80005ec:	20000214 	.word	0x20000214

080005f0 <getRunTimeCounterValue>:
unsigned long getRunTimeCounterValue(void) {
 80005f0:	b480      	push	{r7}
 80005f2:	af00      	add	r7, sp, #0
	return ulHighFrequencyTimerTicks;
 80005f4:	4b03      	ldr	r3, [pc, #12]	; (8000604 <getRunTimeCounterValue+0x14>)
 80005f6:	681b      	ldr	r3, [r3, #0]

}
 80005f8:	4618      	mov	r0, r3
 80005fa:	46bd      	mov	sp, r7
 80005fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000600:	4770      	bx	lr
 8000602:	bf00      	nop
 8000604:	200007a8 	.word	0x200007a8

08000608 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800060c:	f001 fce9 	bl	8001fe2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000610:	f000 f892 	bl	8000738 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000614:	f000 faee 	bl	8000bf4 <MX_GPIO_Init>
  MX_DFSDM1_Init();
 8000618:	f000 f8f2 	bl	8000800 <MX_DFSDM1_Init>
  MX_I2C2_Init();
 800061c:	f000 f928 	bl	8000870 <MX_I2C2_Init>
  MX_QUADSPI_Init();
 8000620:	f000 f964 	bl	80008ec <MX_QUADSPI_Init>
  MX_SPI3_Init();
 8000624:	f000 f9e4 	bl	80009f0 <MX_SPI3_Init>
  MX_USART1_UART_Init();
 8000628:	f000 fa56 	bl	8000ad8 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 800062c:	f000 fa84 	bl	8000b38 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000630:	f000 fab2 	bl	8000b98 <MX_USB_OTG_FS_PCD_Init>
  MX_TIM7_Init();
 8000634:	f000 fa1a 	bl	8000a6c <MX_TIM7_Init>
  MX_RTC_Init();
 8000638:	f000 f97e 	bl	8000938 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  status_acc = BSP_ACCELERO_Init_INT();
 800063c:	f000 fc90 	bl	8000f60 <BSP_ACCELERO_Init_INT>
 8000640:	4603      	mov	r3, r0
 8000642:	461a      	mov	r2, r3
 8000644:	4b25      	ldr	r3, [pc, #148]	; (80006dc <main+0xd4>)
 8000646:	701a      	strb	r2, [r3, #0]
  if (status_acc == ACCELERO_OK){
 8000648:	4b24      	ldr	r3, [pc, #144]	; (80006dc <main+0xd4>)
 800064a:	781b      	ldrb	r3, [r3, #0]
 800064c:	2b00      	cmp	r3, #0
 800064e:	d102      	bne.n	8000656 <main+0x4e>
	  printf("Acelerometro inicializado\r\n");
 8000650:	4823      	ldr	r0, [pc, #140]	; (80006e0 <main+0xd8>)
 8000652:	f00b fbff 	bl	800be54 <puts>
  }

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000656:	f007 fe49 	bl	80082ec <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of print_queue */
  print_queueHandle = osMessageQueueNew (8, sizeof(uintptr_t), &print_queue_attributes);
 800065a:	4a22      	ldr	r2, [pc, #136]	; (80006e4 <main+0xdc>)
 800065c:	2104      	movs	r1, #4
 800065e:	2008      	movs	r0, #8
 8000660:	f008 f838 	bl	80086d4 <osMessageQueueNew>
 8000664:	4603      	mov	r3, r0
 8000666:	4a20      	ldr	r2, [pc, #128]	; (80006e8 <main+0xe0>)
 8000668:	6013      	str	r3, [r2, #0]

  /* creation of receive_queue */
  receive_queueHandle = osMessageQueueNew (3, sizeof(uint8_t), &receive_queue_attributes);
 800066a:	4a20      	ldr	r2, [pc, #128]	; (80006ec <main+0xe4>)
 800066c:	2101      	movs	r1, #1
 800066e:	2003      	movs	r0, #3
 8000670:	f008 f830 	bl	80086d4 <osMessageQueueNew>
 8000674:	4603      	mov	r3, r0
 8000676:	4a1e      	ldr	r2, [pc, #120]	; (80006f0 <main+0xe8>)
 8000678:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of RTC_set */
  RTC_setHandle = osThreadNew(RTC_set_func, NULL, &RTC_set_attributes);
 800067a:	4a1e      	ldr	r2, [pc, #120]	; (80006f4 <main+0xec>)
 800067c:	2100      	movs	r1, #0
 800067e:	481e      	ldr	r0, [pc, #120]	; (80006f8 <main+0xf0>)
 8000680:	f007 fe7e 	bl	8008380 <osThreadNew>
 8000684:	4603      	mov	r3, r0
 8000686:	4a1d      	ldr	r2, [pc, #116]	; (80006fc <main+0xf4>)
 8000688:	6013      	str	r3, [r2, #0]

  /* creation of readAccel */
  readAccelHandle = osThreadNew(readAccel_func, NULL, &readAccel_attributes);
 800068a:	4a1d      	ldr	r2, [pc, #116]	; (8000700 <main+0xf8>)
 800068c:	2100      	movs	r1, #0
 800068e:	481d      	ldr	r0, [pc, #116]	; (8000704 <main+0xfc>)
 8000690:	f007 fe76 	bl	8008380 <osThreadNew>
 8000694:	4603      	mov	r3, r0
 8000696:	4a1c      	ldr	r2, [pc, #112]	; (8000708 <main+0x100>)
 8000698:	6013      	str	r3, [r2, #0]

  /* creation of printTask */
  printTaskHandle = osThreadNew(printTask_func, NULL, &printTask_attributes);
 800069a:	4a1c      	ldr	r2, [pc, #112]	; (800070c <main+0x104>)
 800069c:	2100      	movs	r1, #0
 800069e:	481c      	ldr	r0, [pc, #112]	; (8000710 <main+0x108>)
 80006a0:	f007 fe6e 	bl	8008380 <osThreadNew>
 80006a4:	4603      	mov	r3, r0
 80006a6:	4a1b      	ldr	r2, [pc, #108]	; (8000714 <main+0x10c>)
 80006a8:	6013      	str	r3, [r2, #0]

  /* creation of tarea_UART */
  tarea_UARTHandle = osThreadNew(tarea_UART_func, NULL, &tarea_UART_attributes);
 80006aa:	4a1b      	ldr	r2, [pc, #108]	; (8000718 <main+0x110>)
 80006ac:	2100      	movs	r1, #0
 80006ae:	481b      	ldr	r0, [pc, #108]	; (800071c <main+0x114>)
 80006b0:	f007 fe66 	bl	8008380 <osThreadNew>
 80006b4:	4603      	mov	r3, r0
 80006b6:	4a1a      	ldr	r2, [pc, #104]	; (8000720 <main+0x118>)
 80006b8:	6013      	str	r3, [r2, #0]

  /* creation of temporizador */
  temporizadorHandle = osThreadNew(temporizador_func, NULL, &temporizador_attributes);
 80006ba:	4a1a      	ldr	r2, [pc, #104]	; (8000724 <main+0x11c>)
 80006bc:	2100      	movs	r1, #0
 80006be:	481a      	ldr	r0, [pc, #104]	; (8000728 <main+0x120>)
 80006c0:	f007 fe5e 	bl	8008380 <osThreadNew>
 80006c4:	4603      	mov	r3, r0
 80006c6:	4a19      	ldr	r2, [pc, #100]	; (800072c <main+0x124>)
 80006c8:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  HAL_UART_Receive_IT(&huart1,&rec_data,1);
 80006ca:	2201      	movs	r2, #1
 80006cc:	4918      	ldr	r1, [pc, #96]	; (8000730 <main+0x128>)
 80006ce:	4819      	ldr	r0, [pc, #100]	; (8000734 <main+0x12c>)
 80006d0:	f005 fdbe 	bl	8006250 <HAL_UART_Receive_IT>
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80006d4:	f007 fe2e 	bl	8008334 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80006d8:	e7fe      	b.n	80006d8 <main+0xd0>
 80006da:	bf00      	nop
 80006dc:	200007a4 	.word	0x200007a4
 80006e0:	0800cfa8 	.word	0x0800cfa8
 80006e4:	0800d3e0 	.word	0x0800d3e0
 80006e8:	20000784 	.word	0x20000784
 80006ec:	0800d3f8 	.word	0x0800d3f8
 80006f0:	20000788 	.word	0x20000788
 80006f4:	0800d32c 	.word	0x0800d32c
 80006f8:	08001079 	.word	0x08001079
 80006fc:	20000770 	.word	0x20000770
 8000700:	0800d350 	.word	0x0800d350
 8000704:	08001391 	.word	0x08001391
 8000708:	20000774 	.word	0x20000774
 800070c:	0800d374 	.word	0x0800d374
 8000710:	08001515 	.word	0x08001515
 8000714:	20000778 	.word	0x20000778
 8000718:	0800d398 	.word	0x0800d398
 800071c:	0800157d 	.word	0x0800157d
 8000720:	2000077c 	.word	0x2000077c
 8000724:	0800d3bc 	.word	0x0800d3bc
 8000728:	080015cd 	.word	0x080015cd
 800072c:	20000780 	.word	0x20000780
 8000730:	200007ac 	.word	0x200007ac
 8000734:	20000260 	.word	0x20000260

08000738 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	b096      	sub	sp, #88	; 0x58
 800073c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800073e:	f107 0314 	add.w	r3, r7, #20
 8000742:	2244      	movs	r2, #68	; 0x44
 8000744:	2100      	movs	r1, #0
 8000746:	4618      	mov	r0, r3
 8000748:	f00b fa61 	bl	800bc0e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800074c:	463b      	mov	r3, r7
 800074e:	2200      	movs	r2, #0
 8000750:	601a      	str	r2, [r3, #0]
 8000752:	605a      	str	r2, [r3, #4]
 8000754:	609a      	str	r2, [r3, #8]
 8000756:	60da      	str	r2, [r3, #12]
 8000758:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800075a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800075e:	f003 f969 	bl	8003a34 <HAL_PWREx_ControlVoltageScaling>
 8000762:	4603      	mov	r3, r0
 8000764:	2b00      	cmp	r3, #0
 8000766:	d001      	beq.n	800076c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000768:	f000 ff5e 	bl	8001628 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800076c:	f003 f944 	bl	80039f8 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000770:	4b22      	ldr	r3, [pc, #136]	; (80007fc <SystemClock_Config+0xc4>)
 8000772:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000776:	4a21      	ldr	r2, [pc, #132]	; (80007fc <SystemClock_Config+0xc4>)
 8000778:	f023 0318 	bic.w	r3, r3, #24
 800077c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_LSE
 8000780:	231c      	movs	r3, #28
 8000782:	617b      	str	r3, [r7, #20]
                              |RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000784:	2301      	movs	r3, #1
 8000786:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000788:	2301      	movs	r3, #1
 800078a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800078c:	2301      	movs	r3, #1
 800078e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000790:	2300      	movs	r3, #0
 8000792:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000794:	2360      	movs	r3, #96	; 0x60
 8000796:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000798:	2302      	movs	r3, #2
 800079a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800079c:	2301      	movs	r3, #1
 800079e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80007a0:	2301      	movs	r3, #1
 80007a2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 80007a4:	2328      	movs	r3, #40	; 0x28
 80007a6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80007a8:	2307      	movs	r3, #7
 80007aa:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80007ac:	2302      	movs	r3, #2
 80007ae:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80007b0:	2302      	movs	r3, #2
 80007b2:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007b4:	f107 0314 	add.w	r3, r7, #20
 80007b8:	4618      	mov	r0, r3
 80007ba:	f003 fa5d 	bl	8003c78 <HAL_RCC_OscConfig>
 80007be:	4603      	mov	r3, r0
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d001      	beq.n	80007c8 <SystemClock_Config+0x90>
  {
    Error_Handler();
 80007c4:	f000 ff30 	bl	8001628 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007c8:	230f      	movs	r3, #15
 80007ca:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007cc:	2303      	movs	r3, #3
 80007ce:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007d0:	2300      	movs	r3, #0
 80007d2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007d4:	2300      	movs	r3, #0
 80007d6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007d8:	2300      	movs	r3, #0
 80007da:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80007dc:	463b      	mov	r3, r7
 80007de:	2104      	movs	r1, #4
 80007e0:	4618      	mov	r0, r3
 80007e2:	f003 fe25 	bl	8004430 <HAL_RCC_ClockConfig>
 80007e6:	4603      	mov	r3, r0
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	d001      	beq.n	80007f0 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 80007ec:	f000 ff1c 	bl	8001628 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 80007f0:	f004 fb5e 	bl	8004eb0 <HAL_RCCEx_EnableMSIPLLMode>
}
 80007f4:	bf00      	nop
 80007f6:	3758      	adds	r7, #88	; 0x58
 80007f8:	46bd      	mov	sp, r7
 80007fa:	bd80      	pop	{r7, pc}
 80007fc:	40021000 	.word	0x40021000

08000800 <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 8000804:	4b18      	ldr	r3, [pc, #96]	; (8000868 <MX_DFSDM1_Init+0x68>)
 8000806:	4a19      	ldr	r2, [pc, #100]	; (800086c <MX_DFSDM1_Init+0x6c>)
 8000808:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 800080a:	4b17      	ldr	r3, [pc, #92]	; (8000868 <MX_DFSDM1_Init+0x68>)
 800080c:	2201      	movs	r2, #1
 800080e:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8000810:	4b15      	ldr	r3, [pc, #84]	; (8000868 <MX_DFSDM1_Init+0x68>)
 8000812:	2200      	movs	r2, #0
 8000814:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 8000816:	4b14      	ldr	r3, [pc, #80]	; (8000868 <MX_DFSDM1_Init+0x68>)
 8000818:	2202      	movs	r2, #2
 800081a:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 800081c:	4b12      	ldr	r3, [pc, #72]	; (8000868 <MX_DFSDM1_Init+0x68>)
 800081e:	2200      	movs	r2, #0
 8000820:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8000822:	4b11      	ldr	r3, [pc, #68]	; (8000868 <MX_DFSDM1_Init+0x68>)
 8000824:	2200      	movs	r2, #0
 8000826:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 8000828:	4b0f      	ldr	r3, [pc, #60]	; (8000868 <MX_DFSDM1_Init+0x68>)
 800082a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800082e:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 8000830:	4b0d      	ldr	r3, [pc, #52]	; (8000868 <MX_DFSDM1_Init+0x68>)
 8000832:	2200      	movs	r2, #0
 8000834:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 8000836:	4b0c      	ldr	r3, [pc, #48]	; (8000868 <MX_DFSDM1_Init+0x68>)
 8000838:	2204      	movs	r2, #4
 800083a:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 800083c:	4b0a      	ldr	r3, [pc, #40]	; (8000868 <MX_DFSDM1_Init+0x68>)
 800083e:	2200      	movs	r2, #0
 8000840:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 8000842:	4b09      	ldr	r3, [pc, #36]	; (8000868 <MX_DFSDM1_Init+0x68>)
 8000844:	2201      	movs	r2, #1
 8000846:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm1_channel1.Init.Offset = 0;
 8000848:	4b07      	ldr	r3, [pc, #28]	; (8000868 <MX_DFSDM1_Init+0x68>)
 800084a:	2200      	movs	r2, #0
 800084c:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm1_channel1.Init.RightBitShift = 0x00;
 800084e:	4b06      	ldr	r3, [pc, #24]	; (8000868 <MX_DFSDM1_Init+0x68>)
 8000850:	2200      	movs	r2, #0
 8000852:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 8000854:	4804      	ldr	r0, [pc, #16]	; (8000868 <MX_DFSDM1_Init+0x68>)
 8000856:	f001 fd03 	bl	8002260 <HAL_DFSDM_ChannelInit>
 800085a:	4603      	mov	r3, r0
 800085c:	2b00      	cmp	r3, #0
 800085e:	d001      	beq.n	8000864 <MX_DFSDM1_Init+0x64>
  {
    Error_Handler();
 8000860:	f000 fee2 	bl	8001628 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 8000864:	bf00      	nop
 8000866:	bd80      	pop	{r7, pc}
 8000868:	200000c4 	.word	0x200000c4
 800086c:	40016020 	.word	0x40016020

08000870 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000874:	4b1b      	ldr	r3, [pc, #108]	; (80008e4 <MX_I2C2_Init+0x74>)
 8000876:	4a1c      	ldr	r2, [pc, #112]	; (80008e8 <MX_I2C2_Init+0x78>)
 8000878:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00000E14;
 800087a:	4b1a      	ldr	r3, [pc, #104]	; (80008e4 <MX_I2C2_Init+0x74>)
 800087c:	f640 6214 	movw	r2, #3604	; 0xe14
 8000880:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000882:	4b18      	ldr	r3, [pc, #96]	; (80008e4 <MX_I2C2_Init+0x74>)
 8000884:	2200      	movs	r2, #0
 8000886:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000888:	4b16      	ldr	r3, [pc, #88]	; (80008e4 <MX_I2C2_Init+0x74>)
 800088a:	2201      	movs	r2, #1
 800088c:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800088e:	4b15      	ldr	r3, [pc, #84]	; (80008e4 <MX_I2C2_Init+0x74>)
 8000890:	2200      	movs	r2, #0
 8000892:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000894:	4b13      	ldr	r3, [pc, #76]	; (80008e4 <MX_I2C2_Init+0x74>)
 8000896:	2200      	movs	r2, #0
 8000898:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800089a:	4b12      	ldr	r3, [pc, #72]	; (80008e4 <MX_I2C2_Init+0x74>)
 800089c:	2200      	movs	r2, #0
 800089e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80008a0:	4b10      	ldr	r3, [pc, #64]	; (80008e4 <MX_I2C2_Init+0x74>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80008a6:	4b0f      	ldr	r3, [pc, #60]	; (80008e4 <MX_I2C2_Init+0x74>)
 80008a8:	2200      	movs	r2, #0
 80008aa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80008ac:	480d      	ldr	r0, [pc, #52]	; (80008e4 <MX_I2C2_Init+0x74>)
 80008ae:	f002 f931 	bl	8002b14 <HAL_I2C_Init>
 80008b2:	4603      	mov	r3, r0
 80008b4:	2b00      	cmp	r3, #0
 80008b6:	d001      	beq.n	80008bc <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80008b8:	f000 feb6 	bl	8001628 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80008bc:	2100      	movs	r1, #0
 80008be:	4809      	ldr	r0, [pc, #36]	; (80008e4 <MX_I2C2_Init+0x74>)
 80008c0:	f002 feba 	bl	8003638 <HAL_I2CEx_ConfigAnalogFilter>
 80008c4:	4603      	mov	r3, r0
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d001      	beq.n	80008ce <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 80008ca:	f000 fead 	bl	8001628 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80008ce:	2100      	movs	r1, #0
 80008d0:	4804      	ldr	r0, [pc, #16]	; (80008e4 <MX_I2C2_Init+0x74>)
 80008d2:	f002 fefc 	bl	80036ce <HAL_I2CEx_ConfigDigitalFilter>
 80008d6:	4603      	mov	r3, r0
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d001      	beq.n	80008e0 <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 80008dc:	f000 fea4 	bl	8001628 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80008e0:	bf00      	nop
 80008e2:	bd80      	pop	{r7, pc}
 80008e4:	200000fc 	.word	0x200000fc
 80008e8:	40005800 	.word	0x40005800

080008ec <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 80008f0:	4b0f      	ldr	r3, [pc, #60]	; (8000930 <MX_QUADSPI_Init+0x44>)
 80008f2:	4a10      	ldr	r2, [pc, #64]	; (8000934 <MX_QUADSPI_Init+0x48>)
 80008f4:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 2;
 80008f6:	4b0e      	ldr	r3, [pc, #56]	; (8000930 <MX_QUADSPI_Init+0x44>)
 80008f8:	2202      	movs	r2, #2
 80008fa:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 80008fc:	4b0c      	ldr	r3, [pc, #48]	; (8000930 <MX_QUADSPI_Init+0x44>)
 80008fe:	2204      	movs	r2, #4
 8000900:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8000902:	4b0b      	ldr	r3, [pc, #44]	; (8000930 <MX_QUADSPI_Init+0x44>)
 8000904:	2210      	movs	r2, #16
 8000906:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 23;
 8000908:	4b09      	ldr	r3, [pc, #36]	; (8000930 <MX_QUADSPI_Init+0x44>)
 800090a:	2217      	movs	r2, #23
 800090c:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 800090e:	4b08      	ldr	r3, [pc, #32]	; (8000930 <MX_QUADSPI_Init+0x44>)
 8000910:	2200      	movs	r2, #0
 8000912:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8000914:	4b06      	ldr	r3, [pc, #24]	; (8000930 <MX_QUADSPI_Init+0x44>)
 8000916:	2200      	movs	r2, #0
 8000918:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 800091a:	4805      	ldr	r0, [pc, #20]	; (8000930 <MX_QUADSPI_Init+0x44>)
 800091c:	f003 f8f0 	bl	8003b00 <HAL_QSPI_Init>
 8000920:	4603      	mov	r3, r0
 8000922:	2b00      	cmp	r3, #0
 8000924:	d001      	beq.n	800092a <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 8000926:	f000 fe7f 	bl	8001628 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 800092a:	bf00      	nop
 800092c:	bd80      	pop	{r7, pc}
 800092e:	bf00      	nop
 8000930:	20000148 	.word	0x20000148
 8000934:	a0001000 	.word	0xa0001000

08000938 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	b086      	sub	sp, #24
 800093c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800093e:	1d3b      	adds	r3, r7, #4
 8000940:	2200      	movs	r2, #0
 8000942:	601a      	str	r2, [r3, #0]
 8000944:	605a      	str	r2, [r3, #4]
 8000946:	609a      	str	r2, [r3, #8]
 8000948:	60da      	str	r2, [r3, #12]
 800094a:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800094c:	2300      	movs	r3, #0
 800094e:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000950:	4b25      	ldr	r3, [pc, #148]	; (80009e8 <MX_RTC_Init+0xb0>)
 8000952:	4a26      	ldr	r2, [pc, #152]	; (80009ec <MX_RTC_Init+0xb4>)
 8000954:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000956:	4b24      	ldr	r3, [pc, #144]	; (80009e8 <MX_RTC_Init+0xb0>)
 8000958:	2200      	movs	r2, #0
 800095a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800095c:	4b22      	ldr	r3, [pc, #136]	; (80009e8 <MX_RTC_Init+0xb0>)
 800095e:	227f      	movs	r2, #127	; 0x7f
 8000960:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000962:	4b21      	ldr	r3, [pc, #132]	; (80009e8 <MX_RTC_Init+0xb0>)
 8000964:	22ff      	movs	r2, #255	; 0xff
 8000966:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000968:	4b1f      	ldr	r3, [pc, #124]	; (80009e8 <MX_RTC_Init+0xb0>)
 800096a:	2200      	movs	r2, #0
 800096c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800096e:	4b1e      	ldr	r3, [pc, #120]	; (80009e8 <MX_RTC_Init+0xb0>)
 8000970:	2200      	movs	r2, #0
 8000972:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000974:	4b1c      	ldr	r3, [pc, #112]	; (80009e8 <MX_RTC_Init+0xb0>)
 8000976:	2200      	movs	r2, #0
 8000978:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800097a:	4b1b      	ldr	r3, [pc, #108]	; (80009e8 <MX_RTC_Init+0xb0>)
 800097c:	2200      	movs	r2, #0
 800097e:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000980:	4819      	ldr	r0, [pc, #100]	; (80009e8 <MX_RTC_Init+0xb0>)
 8000982:	f004 fc77 	bl	8005274 <HAL_RTC_Init>
 8000986:	4603      	mov	r3, r0
 8000988:	2b00      	cmp	r3, #0
 800098a:	d001      	beq.n	8000990 <MX_RTC_Init+0x58>
  {
    Error_Handler();
 800098c:	f000 fe4c 	bl	8001628 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 13;
 8000990:	230d      	movs	r3, #13
 8000992:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 1;
 8000994:	2301      	movs	r3, #1
 8000996:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0;
 8000998:	2300      	movs	r3, #0
 800099a:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800099c:	2300      	movs	r3, #0
 800099e:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80009a0:	2300      	movs	r3, #0
 80009a2:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 80009a4:	1d3b      	adds	r3, r7, #4
 80009a6:	2200      	movs	r2, #0
 80009a8:	4619      	mov	r1, r3
 80009aa:	480f      	ldr	r0, [pc, #60]	; (80009e8 <MX_RTC_Init+0xb0>)
 80009ac:	f004 fcdd 	bl	800536a <HAL_RTC_SetTime>
 80009b0:	4603      	mov	r3, r0
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	d001      	beq.n	80009ba <MX_RTC_Init+0x82>
  {
    Error_Handler();
 80009b6:	f000 fe37 	bl	8001628 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80009ba:	2301      	movs	r3, #1
 80009bc:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 80009be:	2301      	movs	r3, #1
 80009c0:	707b      	strb	r3, [r7, #1]
  sDate.Date = 1;
 80009c2:	2301      	movs	r3, #1
 80009c4:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0;
 80009c6:	2300      	movs	r3, #0
 80009c8:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 80009ca:	463b      	mov	r3, r7
 80009cc:	2200      	movs	r2, #0
 80009ce:	4619      	mov	r1, r3
 80009d0:	4805      	ldr	r0, [pc, #20]	; (80009e8 <MX_RTC_Init+0xb0>)
 80009d2:	f004 fdc3 	bl	800555c <HAL_RTC_SetDate>
 80009d6:	4603      	mov	r3, r0
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d001      	beq.n	80009e0 <MX_RTC_Init+0xa8>
  {
    Error_Handler();
 80009dc:	f000 fe24 	bl	8001628 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80009e0:	bf00      	nop
 80009e2:	3718      	adds	r7, #24
 80009e4:	46bd      	mov	sp, r7
 80009e6:	bd80      	pop	{r7, pc}
 80009e8:	2000018c 	.word	0x2000018c
 80009ec:	40002800 	.word	0x40002800

080009f0 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 80009f4:	4b1b      	ldr	r3, [pc, #108]	; (8000a64 <MX_SPI3_Init+0x74>)
 80009f6:	4a1c      	ldr	r2, [pc, #112]	; (8000a68 <MX_SPI3_Init+0x78>)
 80009f8:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80009fa:	4b1a      	ldr	r3, [pc, #104]	; (8000a64 <MX_SPI3_Init+0x74>)
 80009fc:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000a00:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000a02:	4b18      	ldr	r3, [pc, #96]	; (8000a64 <MX_SPI3_Init+0x74>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8000a08:	4b16      	ldr	r3, [pc, #88]	; (8000a64 <MX_SPI3_Init+0x74>)
 8000a0a:	f44f 7240 	mov.w	r2, #768	; 0x300
 8000a0e:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000a10:	4b14      	ldr	r3, [pc, #80]	; (8000a64 <MX_SPI3_Init+0x74>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000a16:	4b13      	ldr	r3, [pc, #76]	; (8000a64 <MX_SPI3_Init+0x74>)
 8000a18:	2200      	movs	r2, #0
 8000a1a:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000a1c:	4b11      	ldr	r3, [pc, #68]	; (8000a64 <MX_SPI3_Init+0x74>)
 8000a1e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000a22:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000a24:	4b0f      	ldr	r3, [pc, #60]	; (8000a64 <MX_SPI3_Init+0x74>)
 8000a26:	2200      	movs	r2, #0
 8000a28:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000a2a:	4b0e      	ldr	r3, [pc, #56]	; (8000a64 <MX_SPI3_Init+0x74>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000a30:	4b0c      	ldr	r3, [pc, #48]	; (8000a64 <MX_SPI3_Init+0x74>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000a36:	4b0b      	ldr	r3, [pc, #44]	; (8000a64 <MX_SPI3_Init+0x74>)
 8000a38:	2200      	movs	r2, #0
 8000a3a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000a3c:	4b09      	ldr	r3, [pc, #36]	; (8000a64 <MX_SPI3_Init+0x74>)
 8000a3e:	2207      	movs	r2, #7
 8000a40:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000a42:	4b08      	ldr	r3, [pc, #32]	; (8000a64 <MX_SPI3_Init+0x74>)
 8000a44:	2200      	movs	r2, #0
 8000a46:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000a48:	4b06      	ldr	r3, [pc, #24]	; (8000a64 <MX_SPI3_Init+0x74>)
 8000a4a:	2208      	movs	r2, #8
 8000a4c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000a4e:	4805      	ldr	r0, [pc, #20]	; (8000a64 <MX_SPI3_Init+0x74>)
 8000a50:	f004 ff2a 	bl	80058a8 <HAL_SPI_Init>
 8000a54:	4603      	mov	r3, r0
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d001      	beq.n	8000a5e <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8000a5a:	f000 fde5 	bl	8001628 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000a5e:	bf00      	nop
 8000a60:	bd80      	pop	{r7, pc}
 8000a62:	bf00      	nop
 8000a64:	200001b0 	.word	0x200001b0
 8000a68:	40003c00 	.word	0x40003c00

08000a6c <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b084      	sub	sp, #16
 8000a70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a72:	1d3b      	adds	r3, r7, #4
 8000a74:	2200      	movs	r2, #0
 8000a76:	601a      	str	r2, [r3, #0]
 8000a78:	605a      	str	r2, [r3, #4]
 8000a7a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8000a7c:	4b14      	ldr	r3, [pc, #80]	; (8000ad0 <MX_TIM7_Init+0x64>)
 8000a7e:	4a15      	ldr	r2, [pc, #84]	; (8000ad4 <MX_TIM7_Init+0x68>)
 8000a80:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 0;
 8000a82:	4b13      	ldr	r3, [pc, #76]	; (8000ad0 <MX_TIM7_Init+0x64>)
 8000a84:	2200      	movs	r2, #0
 8000a86:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a88:	4b11      	ldr	r3, [pc, #68]	; (8000ad0 <MX_TIM7_Init+0x64>)
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 799;
 8000a8e:	4b10      	ldr	r3, [pc, #64]	; (8000ad0 <MX_TIM7_Init+0x64>)
 8000a90:	f240 321f 	movw	r2, #799	; 0x31f
 8000a94:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a96:	4b0e      	ldr	r3, [pc, #56]	; (8000ad0 <MX_TIM7_Init+0x64>)
 8000a98:	2200      	movs	r2, #0
 8000a9a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8000a9c:	480c      	ldr	r0, [pc, #48]	; (8000ad0 <MX_TIM7_Init+0x64>)
 8000a9e:	f004 ffa6 	bl	80059ee <HAL_TIM_Base_Init>
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	d001      	beq.n	8000aac <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8000aa8:	f000 fdbe 	bl	8001628 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000aac:	2300      	movs	r3, #0
 8000aae:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8000ab4:	1d3b      	adds	r3, r7, #4
 8000ab6:	4619      	mov	r1, r3
 8000ab8:	4805      	ldr	r0, [pc, #20]	; (8000ad0 <MX_TIM7_Init+0x64>)
 8000aba:	f005 fa41 	bl	8005f40 <HAL_TIMEx_MasterConfigSynchronization>
 8000abe:	4603      	mov	r3, r0
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d001      	beq.n	8000ac8 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8000ac4:	f000 fdb0 	bl	8001628 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8000ac8:	bf00      	nop
 8000aca:	3710      	adds	r7, #16
 8000acc:	46bd      	mov	sp, r7
 8000ace:	bd80      	pop	{r7, pc}
 8000ad0:	20000214 	.word	0x20000214
 8000ad4:	40001400 	.word	0x40001400

08000ad8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000adc:	4b14      	ldr	r3, [pc, #80]	; (8000b30 <MX_USART1_UART_Init+0x58>)
 8000ade:	4a15      	ldr	r2, [pc, #84]	; (8000b34 <MX_USART1_UART_Init+0x5c>)
 8000ae0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000ae2:	4b13      	ldr	r3, [pc, #76]	; (8000b30 <MX_USART1_UART_Init+0x58>)
 8000ae4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000ae8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000aea:	4b11      	ldr	r3, [pc, #68]	; (8000b30 <MX_USART1_UART_Init+0x58>)
 8000aec:	2200      	movs	r2, #0
 8000aee:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000af0:	4b0f      	ldr	r3, [pc, #60]	; (8000b30 <MX_USART1_UART_Init+0x58>)
 8000af2:	2200      	movs	r2, #0
 8000af4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000af6:	4b0e      	ldr	r3, [pc, #56]	; (8000b30 <MX_USART1_UART_Init+0x58>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000afc:	4b0c      	ldr	r3, [pc, #48]	; (8000b30 <MX_USART1_UART_Init+0x58>)
 8000afe:	220c      	movs	r2, #12
 8000b00:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b02:	4b0b      	ldr	r3, [pc, #44]	; (8000b30 <MX_USART1_UART_Init+0x58>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b08:	4b09      	ldr	r3, [pc, #36]	; (8000b30 <MX_USART1_UART_Init+0x58>)
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b0e:	4b08      	ldr	r3, [pc, #32]	; (8000b30 <MX_USART1_UART_Init+0x58>)
 8000b10:	2200      	movs	r2, #0
 8000b12:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b14:	4b06      	ldr	r3, [pc, #24]	; (8000b30 <MX_USART1_UART_Init+0x58>)
 8000b16:	2200      	movs	r2, #0
 8000b18:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000b1a:	4805      	ldr	r0, [pc, #20]	; (8000b30 <MX_USART1_UART_Init+0x58>)
 8000b1c:	f005 fab6 	bl	800608c <HAL_UART_Init>
 8000b20:	4603      	mov	r3, r0
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d001      	beq.n	8000b2a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000b26:	f000 fd7f 	bl	8001628 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000b2a:	bf00      	nop
 8000b2c:	bd80      	pop	{r7, pc}
 8000b2e:	bf00      	nop
 8000b30:	20000260 	.word	0x20000260
 8000b34:	40013800 	.word	0x40013800

08000b38 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000b3c:	4b14      	ldr	r3, [pc, #80]	; (8000b90 <MX_USART3_UART_Init+0x58>)
 8000b3e:	4a15      	ldr	r2, [pc, #84]	; (8000b94 <MX_USART3_UART_Init+0x5c>)
 8000b40:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000b42:	4b13      	ldr	r3, [pc, #76]	; (8000b90 <MX_USART3_UART_Init+0x58>)
 8000b44:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000b48:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000b4a:	4b11      	ldr	r3, [pc, #68]	; (8000b90 <MX_USART3_UART_Init+0x58>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000b50:	4b0f      	ldr	r3, [pc, #60]	; (8000b90 <MX_USART3_UART_Init+0x58>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000b56:	4b0e      	ldr	r3, [pc, #56]	; (8000b90 <MX_USART3_UART_Init+0x58>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000b5c:	4b0c      	ldr	r3, [pc, #48]	; (8000b90 <MX_USART3_UART_Init+0x58>)
 8000b5e:	220c      	movs	r2, #12
 8000b60:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b62:	4b0b      	ldr	r3, [pc, #44]	; (8000b90 <MX_USART3_UART_Init+0x58>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b68:	4b09      	ldr	r3, [pc, #36]	; (8000b90 <MX_USART3_UART_Init+0x58>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b6e:	4b08      	ldr	r3, [pc, #32]	; (8000b90 <MX_USART3_UART_Init+0x58>)
 8000b70:	2200      	movs	r2, #0
 8000b72:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b74:	4b06      	ldr	r3, [pc, #24]	; (8000b90 <MX_USART3_UART_Init+0x58>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000b7a:	4805      	ldr	r0, [pc, #20]	; (8000b90 <MX_USART3_UART_Init+0x58>)
 8000b7c:	f005 fa86 	bl	800608c <HAL_UART_Init>
 8000b80:	4603      	mov	r3, r0
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d001      	beq.n	8000b8a <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000b86:	f000 fd4f 	bl	8001628 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000b8a:	bf00      	nop
 8000b8c:	bd80      	pop	{r7, pc}
 8000b8e:	bf00      	nop
 8000b90:	200002e4 	.word	0x200002e4
 8000b94:	40004800 	.word	0x40004800

08000b98 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000b9c:	4b14      	ldr	r3, [pc, #80]	; (8000bf0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b9e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000ba2:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8000ba4:	4b12      	ldr	r3, [pc, #72]	; (8000bf0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ba6:	2206      	movs	r2, #6
 8000ba8:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000baa:	4b11      	ldr	r3, [pc, #68]	; (8000bf0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000bac:	2202      	movs	r2, #2
 8000bae:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000bb0:	4b0f      	ldr	r3, [pc, #60]	; (8000bf0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000bb2:	2202      	movs	r2, #2
 8000bb4:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8000bb6:	4b0e      	ldr	r3, [pc, #56]	; (8000bf0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000bbc:	4b0c      	ldr	r3, [pc, #48]	; (8000bf0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000bc2:	4b0b      	ldr	r3, [pc, #44]	; (8000bf0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8000bc8:	4b09      	ldr	r3, [pc, #36]	; (8000bf0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000bca:	2200      	movs	r2, #0
 8000bcc:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000bce:	4b08      	ldr	r3, [pc, #32]	; (8000bf0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8000bd4:	4b06      	ldr	r3, [pc, #24]	; (8000bf0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000bda:	4805      	ldr	r0, [pc, #20]	; (8000bf0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000bdc:	f002 fdc3 	bl	8003766 <HAL_PCD_Init>
 8000be0:	4603      	mov	r3, r0
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d001      	beq.n	8000bea <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8000be6:	f000 fd1f 	bl	8001628 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000bea:	bf00      	nop
 8000bec:	bd80      	pop	{r7, pc}
 8000bee:	bf00      	nop
 8000bf0:	20000368 	.word	0x20000368

08000bf4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b08a      	sub	sp, #40	; 0x28
 8000bf8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bfa:	f107 0314 	add.w	r3, r7, #20
 8000bfe:	2200      	movs	r2, #0
 8000c00:	601a      	str	r2, [r3, #0]
 8000c02:	605a      	str	r2, [r3, #4]
 8000c04:	609a      	str	r2, [r3, #8]
 8000c06:	60da      	str	r2, [r3, #12]
 8000c08:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000c0a:	4bbb      	ldr	r3, [pc, #748]	; (8000ef8 <MX_GPIO_Init+0x304>)
 8000c0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c0e:	4aba      	ldr	r2, [pc, #744]	; (8000ef8 <MX_GPIO_Init+0x304>)
 8000c10:	f043 0310 	orr.w	r3, r3, #16
 8000c14:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000c16:	4bb8      	ldr	r3, [pc, #736]	; (8000ef8 <MX_GPIO_Init+0x304>)
 8000c18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c1a:	f003 0310 	and.w	r3, r3, #16
 8000c1e:	613b      	str	r3, [r7, #16]
 8000c20:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c22:	4bb5      	ldr	r3, [pc, #724]	; (8000ef8 <MX_GPIO_Init+0x304>)
 8000c24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c26:	4ab4      	ldr	r2, [pc, #720]	; (8000ef8 <MX_GPIO_Init+0x304>)
 8000c28:	f043 0304 	orr.w	r3, r3, #4
 8000c2c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000c2e:	4bb2      	ldr	r3, [pc, #712]	; (8000ef8 <MX_GPIO_Init+0x304>)
 8000c30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c32:	f003 0304 	and.w	r3, r3, #4
 8000c36:	60fb      	str	r3, [r7, #12]
 8000c38:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c3a:	4baf      	ldr	r3, [pc, #700]	; (8000ef8 <MX_GPIO_Init+0x304>)
 8000c3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c3e:	4aae      	ldr	r2, [pc, #696]	; (8000ef8 <MX_GPIO_Init+0x304>)
 8000c40:	f043 0301 	orr.w	r3, r3, #1
 8000c44:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000c46:	4bac      	ldr	r3, [pc, #688]	; (8000ef8 <MX_GPIO_Init+0x304>)
 8000c48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c4a:	f003 0301 	and.w	r3, r3, #1
 8000c4e:	60bb      	str	r3, [r7, #8]
 8000c50:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c52:	4ba9      	ldr	r3, [pc, #676]	; (8000ef8 <MX_GPIO_Init+0x304>)
 8000c54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c56:	4aa8      	ldr	r2, [pc, #672]	; (8000ef8 <MX_GPIO_Init+0x304>)
 8000c58:	f043 0302 	orr.w	r3, r3, #2
 8000c5c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000c5e:	4ba6      	ldr	r3, [pc, #664]	; (8000ef8 <MX_GPIO_Init+0x304>)
 8000c60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c62:	f003 0302 	and.w	r3, r3, #2
 8000c66:	607b      	str	r3, [r7, #4]
 8000c68:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c6a:	4ba3      	ldr	r3, [pc, #652]	; (8000ef8 <MX_GPIO_Init+0x304>)
 8000c6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c6e:	4aa2      	ldr	r2, [pc, #648]	; (8000ef8 <MX_GPIO_Init+0x304>)
 8000c70:	f043 0308 	orr.w	r3, r3, #8
 8000c74:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000c76:	4ba0      	ldr	r3, [pc, #640]	; (8000ef8 <MX_GPIO_Init+0x304>)
 8000c78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c7a:	f003 0308 	and.w	r3, r3, #8
 8000c7e:	603b      	str	r3, [r7, #0]
 8000c80:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin, GPIO_PIN_RESET);
 8000c82:	2200      	movs	r2, #0
 8000c84:	f44f 718a 	mov.w	r1, #276	; 0x114
 8000c88:	489c      	ldr	r0, [pc, #624]	; (8000efc <MX_GPIO_Init+0x308>)
 8000c8a:	f001 ff13 	bl	8002ab4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|LED1_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin, GPIO_PIN_RESET);
 8000c8e:	2200      	movs	r2, #0
 8000c90:	f248 1124 	movw	r1, #33060	; 0x8124
 8000c94:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c98:	f001 ff0c 	bl	8002ab4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	f24f 0114 	movw	r1, #61460	; 0xf014
 8000ca2:	4897      	ldr	r0, [pc, #604]	; (8000f00 <MX_GPIO_Init+0x30c>)
 8000ca4:	f001 ff06 	bl	8002ab4 <HAL_GPIO_WritePin>
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USB_OTG_FS_PWR_EN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin, GPIO_PIN_RESET);
 8000ca8:	2200      	movs	r2, #0
 8000caa:	f241 0181 	movw	r1, #4225	; 0x1081
 8000cae:	4895      	ldr	r0, [pc, #596]	; (8000f04 <MX_GPIO_Init+0x310>)
 8000cb0:	f001 ff00 	bl	8002ab4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPBTLE_RF_SPI3_CSN_GPIO_Port, SPBTLE_RF_SPI3_CSN_Pin, GPIO_PIN_SET);
 8000cb4:	2201      	movs	r2, #1
 8000cb6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000cba:	4892      	ldr	r0, [pc, #584]	; (8000f04 <MX_GPIO_Init+0x310>)
 8000cbc:	f001 fefa 	bl	8002ab4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	f44f 7110 	mov.w	r1, #576	; 0x240
 8000cc6:	4890      	ldr	r0, [pc, #576]	; (8000f08 <MX_GPIO_Init+0x314>)
 8000cc8:	f001 fef4 	bl	8002ab4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ISM43362_SPI3_CSN_GPIO_Port, ISM43362_SPI3_CSN_Pin, GPIO_PIN_SET);
 8000ccc:	2201      	movs	r2, #1
 8000cce:	2101      	movs	r1, #1
 8000cd0:	488a      	ldr	r0, [pc, #552]	; (8000efc <MX_GPIO_Init+0x308>)
 8000cd2:	f001 feef 	bl	8002ab4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : M24SR64_Y_RF_DISABLE_Pin M24SR64_Y_GPO_Pin ISM43362_RST_Pin ISM43362_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 8000cd6:	f240 1315 	movw	r3, #277	; 0x115
 8000cda:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cdc:	2301      	movs	r3, #1
 8000cde:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000ce8:	f107 0314 	add.w	r3, r7, #20
 8000cec:	4619      	mov	r1, r3
 8000cee:	4883      	ldr	r0, [pc, #524]	; (8000efc <MX_GPIO_Init+0x308>)
 8000cf0:	f001 fc42 	bl	8002578 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6_Pin ISM43362_DRDY_EXTI1_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin|ISM43362_DRDY_EXTI1_Pin;
 8000cf4:	236a      	movs	r3, #106	; 0x6a
 8000cf6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000cf8:	4b84      	ldr	r3, [pc, #528]	; (8000f0c <MX_GPIO_Init+0x318>)
 8000cfa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000d00:	f107 0314 	add.w	r3, r7, #20
 8000d04:	4619      	mov	r1, r3
 8000d06:	487d      	ldr	r0, [pc, #500]	; (8000efc <MX_GPIO_Init+0x308>)
 8000d08:	f001 fc36 	bl	8002578 <HAL_GPIO_Init>

  /*Configure GPIO pins : BOTON_Pin VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = BOTON_Pin|VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 8000d0c:	f44f 5306 	mov.w	r3, #8576	; 0x2180
 8000d10:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000d12:	4b7e      	ldr	r3, [pc, #504]	; (8000f0c <MX_GPIO_Init+0x318>)
 8000d14:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d16:	2300      	movs	r3, #0
 8000d18:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d1a:	f107 0314 	add.w	r3, r7, #20
 8000d1e:	4619      	mov	r1, r3
 8000d20:	4879      	ldr	r0, [pc, #484]	; (8000f08 <MX_GPIO_Init+0x314>)
 8000d22:	f001 fc29 	bl	8002578 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_A5_Pin ARD_A4_Pin ARD_A3_Pin ARD_A2_Pin
                           ARD_A1_Pin ARD_A0_Pin */
  GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin
 8000d26:	233f      	movs	r3, #63	; 0x3f
 8000d28:	617b      	str	r3, [r7, #20]
                          |ARD_A1_Pin|ARD_A0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000d2a:	230b      	movs	r3, #11
 8000d2c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d32:	f107 0314 	add.w	r3, r7, #20
 8000d36:	4619      	mov	r1, r3
 8000d38:	4873      	ldr	r0, [pc, #460]	; (8000f08 <MX_GPIO_Init+0x314>)
 8000d3a:	f001 fc1d 	bl	8002578 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D1_Pin ARD_D0_Pin */
  GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 8000d3e:	2303      	movs	r3, #3
 8000d40:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d42:	2302      	movs	r3, #2
 8000d44:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d46:	2300      	movs	r3, #0
 8000d48:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d4a:	2303      	movs	r3, #3
 8000d4c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8000d4e:	2308      	movs	r3, #8
 8000d50:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d52:	f107 0314 	add.w	r3, r7, #20
 8000d56:	4619      	mov	r1, r3
 8000d58:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d5c:	f001 fc0c 	bl	8002578 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D10_Pin LED1_Pin SPBTLE_RF_RST_Pin ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin|LED1_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin;
 8000d60:	f248 1324 	movw	r3, #33060	; 0x8124
 8000d64:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d66:	2301      	movs	r3, #1
 8000d68:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d6e:	2300      	movs	r3, #0
 8000d70:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d72:	f107 0314 	add.w	r3, r7, #20
 8000d76:	4619      	mov	r1, r3
 8000d78:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d7c:	f001 fbfc 	bl	8002578 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D4_Pin */
  GPIO_InitStruct.Pin = ARD_D4_Pin;
 8000d80:	2308      	movs	r3, #8
 8000d82:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d84:	2302      	movs	r3, #2
 8000d86:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d88:	2300      	movs	r3, #0
 8000d8a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000d90:	2301      	movs	r3, #1
 8000d92:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(ARD_D4_GPIO_Port, &GPIO_InitStruct);
 8000d94:	f107 0314 	add.w	r3, r7, #20
 8000d98:	4619      	mov	r1, r3
 8000d9a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d9e:	f001 fbeb 	bl	8002578 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D7_Pin */
  GPIO_InitStruct.Pin = ARD_D7_Pin;
 8000da2:	2310      	movs	r3, #16
 8000da4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000da6:	230b      	movs	r3, #11
 8000da8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000daa:	2300      	movs	r3, #0
 8000dac:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D7_GPIO_Port, &GPIO_InitStruct);
 8000dae:	f107 0314 	add.w	r3, r7, #20
 8000db2:	4619      	mov	r1, r3
 8000db4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000db8:	f001 fbde 	bl	8002578 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D12_Pin ARD_D11_Pin */
  GPIO_InitStruct.Pin = ARD_D12_Pin|ARD_D11_Pin;
 8000dbc:	23c0      	movs	r3, #192	; 0xc0
 8000dbe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dc0:	2302      	movs	r3, #2
 8000dc2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dc8:	2303      	movs	r3, #3
 8000dca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000dcc:	2305      	movs	r3, #5
 8000dce:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dd0:	f107 0314 	add.w	r3, r7, #20
 8000dd4:	4619      	mov	r1, r3
 8000dd6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000dda:	f001 fbcd 	bl	8002578 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D3_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin;
 8000dde:	2301      	movs	r3, #1
 8000de0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000de2:	4b4a      	ldr	r3, [pc, #296]	; (8000f0c <MX_GPIO_Init+0x318>)
 8000de4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de6:	2300      	movs	r3, #0
 8000de8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 8000dea:	f107 0314 	add.w	r3, r7, #20
 8000dee:	4619      	mov	r1, r3
 8000df0:	4843      	ldr	r0, [pc, #268]	; (8000f00 <MX_GPIO_Init+0x30c>)
 8000df2:	f001 fbc1 	bl	8002578 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 8000df6:	2302      	movs	r3, #2
 8000df8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000dfa:	230b      	movs	r3, #11
 8000dfc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dfe:	2300      	movs	r3, #0
 8000e00:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8000e02:	f107 0314 	add.w	r3, r7, #20
 8000e06:	4619      	mov	r1, r3
 8000e08:	483d      	ldr	r0, [pc, #244]	; (8000f00 <MX_GPIO_Init+0x30c>)
 8000e0a:	f001 fbb5 	bl	8002578 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin LED2_Pin
                           SPSGRF_915_SDN_Pin ARD_D5_Pin */
  GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 8000e0e:	f24f 0314 	movw	r3, #61460	; 0xf014
 8000e12:	617b      	str	r3, [r7, #20]
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e14:	2301      	movs	r3, #1
 8000e16:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e18:	2300      	movs	r3, #0
 8000e1a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e20:	f107 0314 	add.w	r3, r7, #20
 8000e24:	4619      	mov	r1, r3
 8000e26:	4836      	ldr	r0, [pc, #216]	; (8000f00 <MX_GPIO_Init+0x30c>)
 8000e28:	f001 fba6 	bl	8002578 <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI0_Pin LSM6DSL_INT1_EXTI11_Pin ARD_D2_Pin HTS221_DRDY_EXTI15_Pin
                           PMOD_IRQ_EXTI12_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI0_Pin|LSM6DSL_INT1_EXTI11_Pin|ARD_D2_Pin|HTS221_DRDY_EXTI15_Pin
 8000e2c:	f64c 4304 	movw	r3, #52228	; 0xcc04
 8000e30:	617b      	str	r3, [r7, #20]
                          |PMOD_IRQ_EXTI12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000e32:	4b36      	ldr	r3, [pc, #216]	; (8000f0c <MX_GPIO_Init+0x318>)
 8000e34:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e36:	2300      	movs	r3, #0
 8000e38:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e3a:	f107 0314 	add.w	r3, r7, #20
 8000e3e:	4619      	mov	r1, r3
 8000e40:	4830      	ldr	r0, [pc, #192]	; (8000f04 <MX_GPIO_Init+0x310>)
 8000e42:	f001 fb99 	bl	8002578 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin STSAFE_A100_RESET_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin;
 8000e46:	f243 0381 	movw	r3, #12417	; 0x3081
 8000e4a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e4c:	2301      	movs	r3, #1
 8000e4e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e50:	2300      	movs	r3, #0
 8000e52:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e54:	2300      	movs	r3, #0
 8000e56:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e58:	f107 0314 	add.w	r3, r7, #20
 8000e5c:	4619      	mov	r1, r3
 8000e5e:	4829      	ldr	r0, [pc, #164]	; (8000f04 <MX_GPIO_Init+0x310>)
 8000e60:	f001 fb8a 	bl	8002578 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 8000e64:	f44f 7310 	mov.w	r3, #576	; 0x240
 8000e68:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e6a:	2301      	movs	r3, #1
 8000e6c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e6e:	2300      	movs	r3, #0
 8000e70:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e72:	2300      	movs	r3, #0
 8000e74:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e76:	f107 0314 	add.w	r3, r7, #20
 8000e7a:	4619      	mov	r1, r3
 8000e7c:	4822      	ldr	r0, [pc, #136]	; (8000f08 <MX_GPIO_Init+0x314>)
 8000e7e:	f001 fb7b 	bl	8002578 <HAL_GPIO_Init>

  /*Configure GPIO pin : PMOD_SPI2_SCK_Pin */
  GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin;
 8000e82:	2302      	movs	r3, #2
 8000e84:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e86:	2302      	movs	r3, #2
 8000e88:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e8e:	2303      	movs	r3, #3
 8000e90:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000e92:	2305      	movs	r3, #5
 8000e94:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 8000e96:	f107 0314 	add.w	r3, r7, #20
 8000e9a:	4619      	mov	r1, r3
 8000e9c:	4819      	ldr	r0, [pc, #100]	; (8000f04 <MX_GPIO_Init+0x310>)
 8000e9e:	f001 fb6b 	bl	8002578 <HAL_GPIO_Init>

  /*Configure GPIO pins : PMOD_UART2_CTS_Pin PMOD_UART2_RTS_Pin PMOD_UART2_TX_Pin PMOD_UART2_RX_Pin */
  GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 8000ea2:	2378      	movs	r3, #120	; 0x78
 8000ea4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ea6:	2302      	movs	r3, #2
 8000ea8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eaa:	2300      	movs	r3, #0
 8000eac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000eae:	2303      	movs	r3, #3
 8000eb0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000eb2:	2307      	movs	r3, #7
 8000eb4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000eb6:	f107 0314 	add.w	r3, r7, #20
 8000eba:	4619      	mov	r1, r3
 8000ebc:	4811      	ldr	r0, [pc, #68]	; (8000f04 <MX_GPIO_Init+0x310>)
 8000ebe:	f001 fb5b 	bl	8002578 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D15_Pin ARD_D14_Pin */
  GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 8000ec2:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000ec6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ec8:	2312      	movs	r3, #18
 8000eca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ed0:	2303      	movs	r3, #3
 8000ed2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000ed4:	2304      	movs	r3, #4
 8000ed6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ed8:	f107 0314 	add.w	r3, r7, #20
 8000edc:	4619      	mov	r1, r3
 8000ede:	4808      	ldr	r0, [pc, #32]	; (8000f00 <MX_GPIO_Init+0x30c>)
 8000ee0:	f001 fb4a 	bl	8002578 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	2105      	movs	r1, #5
 8000ee8:	2017      	movs	r0, #23
 8000eea:	f001 f98f 	bl	800220c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000eee:	2017      	movs	r0, #23
 8000ef0:	f001 f9a8 	bl	8002244 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	e00b      	b.n	8000f10 <MX_GPIO_Init+0x31c>
 8000ef8:	40021000 	.word	0x40021000
 8000efc:	48001000 	.word	0x48001000
 8000f00:	48000400 	.word	0x48000400
 8000f04:	48000c00 	.word	0x48000c00
 8000f08:	48000800 	.word	0x48000800
 8000f0c:	10110000 	.word	0x10110000
 8000f10:	2105      	movs	r1, #5
 8000f12:	2028      	movs	r0, #40	; 0x28
 8000f14:	f001 f97a 	bl	800220c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000f18:	2028      	movs	r0, #40	; 0x28
 8000f1a:	f001 f993 	bl	8002244 <HAL_NVIC_EnableIRQ>

}
 8000f1e:	bf00      	nop
 8000f20:	3728      	adds	r7, #40	; 0x28
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bd80      	pop	{r7, pc}
 8000f26:	bf00      	nop

08000f28 <_write>:

/* USER CODE BEGIN 4 */

int _write(int file, char *ptr, int len)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b086      	sub	sp, #24
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	60f8      	str	r0, [r7, #12]
 8000f30:	60b9      	str	r1, [r7, #8]
 8000f32:	607a      	str	r2, [r7, #4]
	int DataIdx;
	for(DataIdx=0; DataIdx<len; DataIdx++)
 8000f34:	2300      	movs	r3, #0
 8000f36:	617b      	str	r3, [r7, #20]
 8000f38:	e009      	b.n	8000f4e <_write+0x26>
	{
		ITM_SendChar(*ptr++);
 8000f3a:	68bb      	ldr	r3, [r7, #8]
 8000f3c:	1c5a      	adds	r2, r3, #1
 8000f3e:	60ba      	str	r2, [r7, #8]
 8000f40:	781b      	ldrb	r3, [r3, #0]
 8000f42:	4618      	mov	r0, r3
 8000f44:	f7ff fb1e 	bl	8000584 <ITM_SendChar>
	for(DataIdx=0; DataIdx<len; DataIdx++)
 8000f48:	697b      	ldr	r3, [r7, #20]
 8000f4a:	3301      	adds	r3, #1
 8000f4c:	617b      	str	r3, [r7, #20]
 8000f4e:	697a      	ldr	r2, [r7, #20]
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	429a      	cmp	r2, r3
 8000f54:	dbf1      	blt.n	8000f3a <_write+0x12>
	}
	return len;
 8000f56:	687b      	ldr	r3, [r7, #4]
}
 8000f58:	4618      	mov	r0, r3
 8000f5a:	3718      	adds	r7, #24
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	bd80      	pop	{r7, pc}

08000f60 <BSP_ACCELERO_Init_INT>:

ACCELERO_StatusTypeDef BSP_ACCELERO_Init_INT(void)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b082      	sub	sp, #8
 8000f64:	af00      	add	r7, sp, #0
	ACCELERO_StatusTypeDef ret;
	ret = BSP_ACCELERO_Init();
 8000f66:	f007 f80f 	bl	8007f88 <BSP_ACCELERO_Init>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	71fb      	strb	r3, [r7, #7]
	if (ret == ACCELERO_OK)
 8000f6e:	79fb      	ldrb	r3, [r7, #7]
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d12f      	bne.n	8000fd4 <BSP_ACCELERO_Init_INT+0x74>
	{
		/* Initialize interruption*/
		uint8_t tmp;
		tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_DRDY_PULSE_CFG_G);
 8000f74:	210b      	movs	r1, #11
 8000f76:	20d4      	movs	r0, #212	; 0xd4
 8000f78:	f006 ffca 	bl	8007f10 <SENSOR_IO_Read>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	71bb      	strb	r3, [r7, #6]
		tmp |=0b10000000;
 8000f80:	79bb      	ldrb	r3, [r7, #6]
 8000f82:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000f86:	71bb      	strb	r3, [r7, #6]
		SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_DRDY_PULSE_CFG_G, tmp);
 8000f88:	79bb      	ldrb	r3, [r7, #6]
 8000f8a:	461a      	mov	r2, r3
 8000f8c:	210b      	movs	r1, #11
 8000f8e:	20d4      	movs	r0, #212	; 0xd4
 8000f90:	f006 ffa4 	bl	8007edc <SENSOR_IO_Write>
		tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_INT1_CTRL);
 8000f94:	210d      	movs	r1, #13
 8000f96:	20d4      	movs	r0, #212	; 0xd4
 8000f98:	f006 ffba 	bl	8007f10 <SENSOR_IO_Read>
 8000f9c:	4603      	mov	r3, r0
 8000f9e:	71bb      	strb	r3, [r7, #6]
		tmp |=0b00000001;
 8000fa0:	79bb      	ldrb	r3, [r7, #6]
 8000fa2:	f043 0301 	orr.w	r3, r3, #1
 8000fa6:	71bb      	strb	r3, [r7, #6]
		SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_INT1_CTRL, tmp);
 8000fa8:	79bb      	ldrb	r3, [r7, #6]
 8000faa:	461a      	mov	r2, r3
 8000fac:	210d      	movs	r1, #13
 8000fae:	20d4      	movs	r0, #212	; 0xd4
 8000fb0:	f006 ff94 	bl	8007edc <SENSOR_IO_Write>
		tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_MASTER_CONFIG);
 8000fb4:	211a      	movs	r1, #26
 8000fb6:	20d4      	movs	r0, #212	; 0xd4
 8000fb8:	f006 ffaa 	bl	8007f10 <SENSOR_IO_Read>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	71bb      	strb	r3, [r7, #6]
		tmp |=0b10000000;
 8000fc0:	79bb      	ldrb	r3, [r7, #6]
 8000fc2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000fc6:	71bb      	strb	r3, [r7, #6]
		SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_MASTER_CONFIG, tmp);
 8000fc8:	79bb      	ldrb	r3, [r7, #6]
 8000fca:	461a      	mov	r2, r3
 8000fcc:	211a      	movs	r1, #26
 8000fce:	20d4      	movs	r0, #212	; 0xd4
 8000fd0:	f006 ff84 	bl	8007edc <SENSOR_IO_Write>
	}
	return ret;
 8000fd4:	79fb      	ldrb	r3, [r7, #7]
}
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	3708      	adds	r7, #8
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd80      	pop	{r7, pc}
	...

08000fe0 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b082      	sub	sp, #8
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]

	static osStatus_t estado;
	if (huart == &huart1)
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	4a0c      	ldr	r2, [pc, #48]	; (800101c <HAL_UART_RxCpltCallback+0x3c>)
 8000fec:	4293      	cmp	r3, r2
 8000fee:	d110      	bne.n	8001012 <HAL_UART_RxCpltCallback+0x32>
	{
		HAL_UART_Receive_IT(&huart1,&rec_data,1);
 8000ff0:	2201      	movs	r2, #1
 8000ff2:	490b      	ldr	r1, [pc, #44]	; (8001020 <HAL_UART_RxCpltCallback+0x40>)
 8000ff4:	4809      	ldr	r0, [pc, #36]	; (800101c <HAL_UART_RxCpltCallback+0x3c>)
 8000ff6:	f005 f92b 	bl	8006250 <HAL_UART_Receive_IT>
		printf("Recibido: %d\r\n",rec_data);
 8000ffa:	4b09      	ldr	r3, [pc, #36]	; (8001020 <HAL_UART_RxCpltCallback+0x40>)
 8000ffc:	781b      	ldrb	r3, [r3, #0]
 8000ffe:	4619      	mov	r1, r3
 8001000:	4808      	ldr	r0, [pc, #32]	; (8001024 <HAL_UART_RxCpltCallback+0x44>)
 8001002:	f00a fea1 	bl	800bd48 <iprintf>
		osThreadFlagsSet(tarea_UARTHandle,0x0002U);
 8001006:	4b08      	ldr	r3, [pc, #32]	; (8001028 <HAL_UART_RxCpltCallback+0x48>)
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	2102      	movs	r1, #2
 800100c:	4618      	mov	r0, r3
 800100e:	f007 fa77 	bl	8008500 <osThreadFlagsSet>
			printf("Estado: ok\r\n");
		else
			printf("Algo no va bien\r\n");
			*/
	}
}
 8001012:	bf00      	nop
 8001014:	3708      	adds	r7, #8
 8001016:	46bd      	mov	sp, r7
 8001018:	bd80      	pop	{r7, pc}
 800101a:	bf00      	nop
 800101c:	20000260 	.word	0x20000260
 8001020:	200007ac 	.word	0x200007ac
 8001024:	0800cfc4 	.word	0x0800cfc4
 8001028:	2000077c 	.word	0x2000077c

0800102c <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b082      	sub	sp, #8
 8001030:	af00      	add	r7, sp, #0
 8001032:	4603      	mov	r3, r0
 8001034:	80fb      	strh	r3, [r7, #6]
	switch (GPIO_Pin)
 8001036:	88fb      	ldrh	r3, [r7, #6]
 8001038:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800103c:	d003      	beq.n	8001046 <HAL_GPIO_EXTI_Callback+0x1a>
 800103e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001042:	d007      	beq.n	8001054 <HAL_GPIO_EXTI_Callback+0x28>
			osThreadFlagsSet(readAccelHandle,0x0002U);
			break;
		}
		default:
		{
		  break;
 8001044:	e010      	b.n	8001068 <HAL_GPIO_EXTI_Callback+0x3c>
			osThreadFlagsSet(readAccelHandle,0x0001U);
 8001046:	4b0a      	ldr	r3, [pc, #40]	; (8001070 <HAL_GPIO_EXTI_Callback+0x44>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	2101      	movs	r1, #1
 800104c:	4618      	mov	r0, r3
 800104e:	f007 fa57 	bl	8008500 <osThreadFlagsSet>
			break;
 8001052:	e009      	b.n	8001068 <HAL_GPIO_EXTI_Callback+0x3c>
			printf("Ha pulsado el boton\r\n");
 8001054:	4807      	ldr	r0, [pc, #28]	; (8001074 <HAL_GPIO_EXTI_Callback+0x48>)
 8001056:	f00a fefd 	bl	800be54 <puts>
			osThreadFlagsSet(readAccelHandle,0x0002U);
 800105a:	4b05      	ldr	r3, [pc, #20]	; (8001070 <HAL_GPIO_EXTI_Callback+0x44>)
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	2102      	movs	r1, #2
 8001060:	4618      	mov	r0, r3
 8001062:	f007 fa4d 	bl	8008500 <osThreadFlagsSet>
			break;
 8001066:	bf00      	nop
		}
	}
}
 8001068:	bf00      	nop
 800106a:	3708      	adds	r7, #8
 800106c:	46bd      	mov	sp, r7
 800106e:	bd80      	pop	{r7, pc}
 8001070:	20000774 	.word	0x20000774
 8001074:	0800cfd4 	.word	0x0800cfd4

08001078 <RTC_set_func>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_RTC_set_func */
void RTC_set_func(void *argument)
{
 8001078:	b5b0      	push	{r4, r5, r7, lr}
 800107a:	b09e      	sub	sp, #120	; 0x78
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	uint8_t recibido[3];
	//uint32_t flag_rec;
	osStatus_t estado;
	uint32_t return_wait = 0U;
 8001080:	2300      	movs	r3, #0
 8001082:	66bb      	str	r3, [r7, #104]	; 0x68

	uint16_t num_usuario;
	uint8_t to_change[6];
	const char* msg_hora_ok = "\r\nHora cambiada correctamente\r\n";
 8001084:	4bae      	ldr	r3, [pc, #696]	; (8001340 <RTC_set_func+0x2c8>)
 8001086:	657b      	str	r3, [r7, #84]	; 0x54
	const char* msg_fecha_ok = "Fecha cambiada correctamente\r\n";
 8001088:	4bae      	ldr	r3, [pc, #696]	; (8001344 <RTC_set_func+0x2cc>)
 800108a:	653b      	str	r3, [r7, #80]	; 0x50
	const char* msg_error = "\r\nERROR: Valor no vlido\r\n";
 800108c:	4bae      	ldr	r3, [pc, #696]	; (8001348 <RTC_set_func+0x2d0>)
 800108e:	64fb      	str	r3, [r7, #76]	; 0x4c
	const char* msg_rtc1 = "\r\n\r\n========================\r\n"
 8001090:	4bae      	ldr	r3, [pc, #696]	; (800134c <RTC_set_func+0x2d4>)
 8001092:	64bb      	str	r3, [r7, #72]	; 0x48
	"| Configurar rtc |\r\n"
	"========================\r\n\r\n";
	const char* msg[6] = {
 8001094:	4bae      	ldr	r3, [pc, #696]	; (8001350 <RTC_set_func+0x2d8>)
 8001096:	f107 0430 	add.w	r4, r7, #48	; 0x30
 800109a:	461d      	mov	r5, r3
 800109c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800109e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80010a0:	e895 0003 	ldmia.w	r5, {r0, r1}
 80010a4:	e884 0003 	stmia.w	r4, {r0, r1}
	"Hora (0-23): ", "\r\nMinuto (0-59): ","\r\nSegundo (0-59): ","\r\nDa (1-31): ","\r\nMes (1-12): ",
	"\r\nAo (0-99): "};
	uint8_t limit[6][2] = {{0,23},{0,59},{0,59},{1,31},{1,12},{0,99}};
 80010a8:	4aaa      	ldr	r2, [pc, #680]	; (8001354 <RTC_set_func+0x2dc>)
 80010aa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010ae:	ca07      	ldmia	r2, {r0, r1, r2}
 80010b0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	//uint8_t *toChange[6] = {&GetTime.Hours, &GetTime.Minutes, &GetTime.Seconds, &GetDate.Date,&GetDate.Month, &GetDate.Year};

	printf("Empieza el bucle\r\n");
 80010b4:	48a8      	ldr	r0, [pc, #672]	; (8001358 <RTC_set_func+0x2e0>)
 80010b6:	f00a fecd 	bl	800be54 <puts>
	estado = osMessageQueuePut(print_queueHandle, &msg_rtc1, 0, pdMS_TO_TICKS(500));
 80010ba:	4ba8      	ldr	r3, [pc, #672]	; (800135c <RTC_set_func+0x2e4>)
 80010bc:	6818      	ldr	r0, [r3, #0]
 80010be:	f107 0148 	add.w	r1, r7, #72	; 0x48
 80010c2:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80010c6:	2200      	movs	r2, #0
 80010c8:	f007 fb78 	bl	80087bc <osMessageQueuePut>
 80010cc:	6678      	str	r0, [r7, #100]	; 0x64
	int i,j = 0;
 80010ce:	2300      	movs	r3, #0
 80010d0:	66fb      	str	r3, [r7, #108]	; 0x6c
	for (i=0;i<6;){
 80010d2:	2300      	movs	r3, #0
 80010d4:	673b      	str	r3, [r7, #112]	; 0x70
 80010d6:	e0d8      	b.n	800128a <RTC_set_func+0x212>
		estado = osMessageQueuePut(print_queueHandle, &msg[i], 0, pdMS_TO_TICKS(500));
 80010d8:	4ba0      	ldr	r3, [pc, #640]	; (800135c <RTC_set_func+0x2e4>)
 80010da:	6818      	ldr	r0, [r3, #0]
 80010dc:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80010e0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80010e2:	009b      	lsls	r3, r3, #2
 80010e4:	18d1      	adds	r1, r2, r3
 80010e6:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80010ea:	2200      	movs	r2, #0
 80010ec:	f007 fb66 	bl	80087bc <osMessageQueuePut>
 80010f0:	6678      	str	r0, [r7, #100]	; 0x64
		printf("Esperando a que ser reciba el dato\r\n");
 80010f2:	489b      	ldr	r0, [pc, #620]	; (8001360 <RTC_set_func+0x2e8>)
 80010f4:	f00a feae 	bl	800be54 <puts>

		for (j=0;j<3;j++){
 80010f8:	2300      	movs	r3, #0
 80010fa:	66fb      	str	r3, [r7, #108]	; 0x6c
 80010fc:	e022      	b.n	8001144 <RTC_set_func+0xcc>
			estado = osMessageQueueGet(receive_queueHandle, &recibido[j], NULL, osWaitForever);
 80010fe:	4b99      	ldr	r3, [pc, #612]	; (8001364 <RTC_set_func+0x2ec>)
 8001100:	6818      	ldr	r0, [r3, #0]
 8001102:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001106:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001108:	18d1      	adds	r1, r2, r3
 800110a:	f04f 33ff 	mov.w	r3, #4294967295
 800110e:	2200      	movs	r2, #0
 8001110:	f007 fbb4 	bl	800887c <osMessageQueueGet>
 8001114:	6678      	str	r0, [r7, #100]	; 0x64
			printf("De la cola: %c\r\n",recibido[j]);
 8001116:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800111a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800111c:	4413      	add	r3, r2
 800111e:	781b      	ldrb	r3, [r3, #0]
 8001120:	4619      	mov	r1, r3
 8001122:	4891      	ldr	r0, [pc, #580]	; (8001368 <RTC_set_func+0x2f0>)
 8001124:	f00a fe10 	bl	800bd48 <iprintf>
			if(recibido[j]==13){
 8001128:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800112c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800112e:	4413      	add	r3, r2
 8001130:	781b      	ldrb	r3, [r3, #0]
 8001132:	2b0d      	cmp	r3, #13
 8001134:	d103      	bne.n	800113e <RTC_set_func+0xc6>
				printf("Ha pulsado intro\r\n");
 8001136:	488d      	ldr	r0, [pc, #564]	; (800136c <RTC_set_func+0x2f4>)
 8001138:	f00a fe8c 	bl	800be54 <puts>
				break;
 800113c:	e005      	b.n	800114a <RTC_set_func+0xd2>
		for (j=0;j<3;j++){
 800113e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001140:	3301      	adds	r3, #1
 8001142:	66fb      	str	r3, [r7, #108]	; 0x6c
 8001144:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001146:	2b02      	cmp	r3, #2
 8001148:	ddd9      	ble.n	80010fe <RTC_set_func+0x86>
			}
		}
		printf("%d\r\n",j);
 800114a:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800114c:	4888      	ldr	r0, [pc, #544]	; (8001370 <RTC_set_func+0x2f8>)
 800114e:	f00a fdfb 	bl	800bd48 <iprintf>
		switch(j){
 8001152:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001154:	2b03      	cmp	r3, #3
 8001156:	d84a      	bhi.n	80011ee <RTC_set_func+0x176>
 8001158:	a201      	add	r2, pc, #4	; (adr r2, 8001160 <RTC_set_func+0xe8>)
 800115a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800115e:	bf00      	nop
 8001160:	08001171 	.word	0x08001171
 8001164:	08001179 	.word	0x08001179
 8001168:	08001187 	.word	0x08001187
 800116c:	080011ab 	.word	0x080011ab
		case 0:
			num_usuario=0;
 8001170:	2300      	movs	r3, #0
 8001172:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
			break;
 8001176:	e03a      	b.n	80011ee <RTC_set_func+0x176>
		case 1:
			num_usuario = recibido[0]-48;
 8001178:	f897 3060 	ldrb.w	r3, [r7, #96]	; 0x60
 800117c:	b29b      	uxth	r3, r3
 800117e:	3b30      	subs	r3, #48	; 0x30
 8001180:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
			//i++;
			break;
 8001184:	e033      	b.n	80011ee <RTC_set_func+0x176>
		case 2:
			num_usuario = 10*(recibido[0]-48)+recibido[1]-48;
 8001186:	f897 3060 	ldrb.w	r3, [r7, #96]	; 0x60
 800118a:	3b30      	subs	r3, #48	; 0x30
 800118c:	b29b      	uxth	r3, r3
 800118e:	461a      	mov	r2, r3
 8001190:	0092      	lsls	r2, r2, #2
 8001192:	4413      	add	r3, r2
 8001194:	005b      	lsls	r3, r3, #1
 8001196:	b29a      	uxth	r2, r3
 8001198:	f897 3061 	ldrb.w	r3, [r7, #97]	; 0x61
 800119c:	b29b      	uxth	r3, r3
 800119e:	4413      	add	r3, r2
 80011a0:	b29b      	uxth	r3, r3
 80011a2:	3b30      	subs	r3, #48	; 0x30
 80011a4:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
			//i++;
			break;
 80011a8:	e021      	b.n	80011ee <RTC_set_func+0x176>
		case 3:
			num_usuario = 100*(recibido[0]-48)+10*(recibido[1]-48)+recibido[2]-48;
 80011aa:	f897 3060 	ldrb.w	r3, [r7, #96]	; 0x60
 80011ae:	3b30      	subs	r3, #48	; 0x30
 80011b0:	b29b      	uxth	r3, r3
 80011b2:	461a      	mov	r2, r3
 80011b4:	0092      	lsls	r2, r2, #2
 80011b6:	4413      	add	r3, r2
 80011b8:	461a      	mov	r2, r3
 80011ba:	0091      	lsls	r1, r2, #2
 80011bc:	461a      	mov	r2, r3
 80011be:	460b      	mov	r3, r1
 80011c0:	4413      	add	r3, r2
 80011c2:	009b      	lsls	r3, r3, #2
 80011c4:	b29a      	uxth	r2, r3
 80011c6:	f897 3061 	ldrb.w	r3, [r7, #97]	; 0x61
 80011ca:	3b30      	subs	r3, #48	; 0x30
 80011cc:	b29b      	uxth	r3, r3
 80011ce:	4619      	mov	r1, r3
 80011d0:	0089      	lsls	r1, r1, #2
 80011d2:	440b      	add	r3, r1
 80011d4:	005b      	lsls	r3, r3, #1
 80011d6:	b29b      	uxth	r3, r3
 80011d8:	4413      	add	r3, r2
 80011da:	b29a      	uxth	r2, r3
 80011dc:	f897 3062 	ldrb.w	r3, [r7, #98]	; 0x62
 80011e0:	b29b      	uxth	r3, r3
 80011e2:	4413      	add	r3, r2
 80011e4:	b29b      	uxth	r3, r3
 80011e6:	3b30      	subs	r3, #48	; 0x30
 80011e8:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
			break;
 80011ec:	bf00      	nop
		}
		printf("Numero: %d\r\n",num_usuario);
 80011ee:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 80011f2:	4619      	mov	r1, r3
 80011f4:	485f      	ldr	r0, [pc, #380]	; (8001374 <RTC_set_func+0x2fc>)
 80011f6:	f00a fda7 	bl	800bd48 <iprintf>
		printf("Rango: %d-%d\r\n",limit[i][0],limit[i][1]);
 80011fa:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80011fc:	005b      	lsls	r3, r3, #1
 80011fe:	3378      	adds	r3, #120	; 0x78
 8001200:	443b      	add	r3, r7
 8001202:	f813 3c54 	ldrb.w	r3, [r3, #-84]
 8001206:	4619      	mov	r1, r3
 8001208:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800120a:	005b      	lsls	r3, r3, #1
 800120c:	3378      	adds	r3, #120	; 0x78
 800120e:	443b      	add	r3, r7
 8001210:	f813 3c53 	ldrb.w	r3, [r3, #-83]
 8001214:	461a      	mov	r2, r3
 8001216:	4858      	ldr	r0, [pc, #352]	; (8001378 <RTC_set_func+0x300>)
 8001218:	f00a fd96 	bl	800bd48 <iprintf>
		if (num_usuario<limit[i][0] || num_usuario>limit[i][1]){
 800121c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800121e:	005b      	lsls	r3, r3, #1
 8001220:	3378      	adds	r3, #120	; 0x78
 8001222:	443b      	add	r3, r7
 8001224:	f813 3c54 	ldrb.w	r3, [r3, #-84]
 8001228:	b29b      	uxth	r3, r3
 800122a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800122e:	429a      	cmp	r2, r3
 8001230:	d30a      	bcc.n	8001248 <RTC_set_func+0x1d0>
 8001232:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001234:	005b      	lsls	r3, r3, #1
 8001236:	3378      	adds	r3, #120	; 0x78
 8001238:	443b      	add	r3, r7
 800123a:	f813 3c53 	ldrb.w	r3, [r3, #-83]
 800123e:	b29b      	uxth	r3, r3
 8001240:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8001244:	429a      	cmp	r2, r3
 8001246:	d914      	bls.n	8001272 <RTC_set_func+0x1fa>
			estado = osMessageQueuePut(print_queueHandle, &msg_error, 0, pdMS_TO_TICKS(500));
 8001248:	4b44      	ldr	r3, [pc, #272]	; (800135c <RTC_set_func+0x2e4>)
 800124a:	6818      	ldr	r0, [r3, #0]
 800124c:	f107 014c 	add.w	r1, r7, #76	; 0x4c
 8001250:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001254:	2200      	movs	r2, #0
 8001256:	f007 fab1 	bl	80087bc <osMessageQueuePut>
 800125a:	6678      	str	r0, [r7, #100]	; 0x64
			if (estado == osOK)
 800125c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800125e:	2b00      	cmp	r3, #0
 8001260:	d103      	bne.n	800126a <RTC_set_func+0x1f2>
				printf("Enviado valor erroneo\r\n");
 8001262:	4846      	ldr	r0, [pc, #280]	; (800137c <RTC_set_func+0x304>)
 8001264:	f00a fdf6 	bl	800be54 <puts>
 8001268:	e00f      	b.n	800128a <RTC_set_func+0x212>
			else
				printf("Algo no va bien\r\n");
 800126a:	4845      	ldr	r0, [pc, #276]	; (8001380 <RTC_set_func+0x308>)
 800126c:	f00a fdf2 	bl	800be54 <puts>
			if (estado == osOK)
 8001270:	e00b      	b.n	800128a <RTC_set_func+0x212>
		}else{
			to_change[i]=num_usuario;
 8001272:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 8001276:	b2d9      	uxtb	r1, r3
 8001278:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800127c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800127e:	4413      	add	r3, r2
 8001280:	460a      	mov	r2, r1
 8001282:	701a      	strb	r2, [r3, #0]
			i++;
 8001284:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001286:	3301      	adds	r3, #1
 8001288:	673b      	str	r3, [r7, #112]	; 0x70
	for (i=0;i<6;){
 800128a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800128c:	2b05      	cmp	r3, #5
 800128e:	f77f af23 	ble.w	80010d8 <RTC_set_func+0x60>
		}

	}

	RTC_TimeTypeDef sTime = {0};
 8001292:	f107 0310 	add.w	r3, r7, #16
 8001296:	2200      	movs	r2, #0
 8001298:	601a      	str	r2, [r3, #0]
 800129a:	605a      	str	r2, [r3, #4]
 800129c:	609a      	str	r2, [r3, #8]
 800129e:	60da      	str	r2, [r3, #12]
 80012a0:	611a      	str	r2, [r3, #16]
	RTC_DateTypeDef sDate = {0};
 80012a2:	2300      	movs	r3, #0
 80012a4:	60fb      	str	r3, [r7, #12]

	sTime.Hours = to_change[0];
 80012a6:	f897 3058 	ldrb.w	r3, [r7, #88]	; 0x58
 80012aa:	743b      	strb	r3, [r7, #16]
	sTime.Minutes = to_change[1];
 80012ac:	f897 3059 	ldrb.w	r3, [r7, #89]	; 0x59
 80012b0:	747b      	strb	r3, [r7, #17]
	sTime.Seconds = to_change[2];
 80012b2:	f897 305a 	ldrb.w	r3, [r7, #90]	; 0x5a
 80012b6:	74bb      	strb	r3, [r7, #18]

	if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 80012b8:	f107 0310 	add.w	r3, r7, #16
 80012bc:	2200      	movs	r2, #0
 80012be:	4619      	mov	r1, r3
 80012c0:	4830      	ldr	r0, [pc, #192]	; (8001384 <RTC_set_func+0x30c>)
 80012c2:	f004 f852 	bl	800536a <HAL_RTC_SetTime>
 80012c6:	4603      	mov	r3, r0
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d001      	beq.n	80012d0 <RTC_set_func+0x258>
	  {
	    Error_Handler();
 80012cc:	f000 f9ac 	bl	8001628 <Error_Handler>
	  }

	osMessageQueuePut(print_queueHandle, &msg_hora_ok, 0, pdMS_TO_TICKS(500));
 80012d0:	4b22      	ldr	r3, [pc, #136]	; (800135c <RTC_set_func+0x2e4>)
 80012d2:	6818      	ldr	r0, [r3, #0]
 80012d4:	f107 0154 	add.w	r1, r7, #84	; 0x54
 80012d8:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80012dc:	2200      	movs	r2, #0
 80012de:	f007 fa6d 	bl	80087bc <osMessageQueuePut>

	sDate.Date = to_change[3];
 80012e2:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 80012e6:	73bb      	strb	r3, [r7, #14]
	sDate.Month = to_change[4];
 80012e8:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 80012ec:	737b      	strb	r3, [r7, #13]
	sDate.Year = to_change[5];
 80012ee:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
 80012f2:	73fb      	strb	r3, [r7, #15]
	printf("Anio: %d\r\n",to_change[5]);
 80012f4:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
 80012f8:	4619      	mov	r1, r3
 80012fa:	4823      	ldr	r0, [pc, #140]	; (8001388 <RTC_set_func+0x310>)
 80012fc:	f00a fd24 	bl	800bd48 <iprintf>
	if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8001300:	f107 030c 	add.w	r3, r7, #12
 8001304:	2200      	movs	r2, #0
 8001306:	4619      	mov	r1, r3
 8001308:	481e      	ldr	r0, [pc, #120]	; (8001384 <RTC_set_func+0x30c>)
 800130a:	f004 f927 	bl	800555c <HAL_RTC_SetDate>
 800130e:	4603      	mov	r3, r0
 8001310:	2b00      	cmp	r3, #0
 8001312:	d001      	beq.n	8001318 <RTC_set_func+0x2a0>
	{
		Error_Handler();
 8001314:	f000 f988 	bl	8001628 <Error_Handler>
	}

	osMessageQueuePut(print_queueHandle, &msg_fecha_ok, 0, pdMS_TO_TICKS(500));
 8001318:	4b10      	ldr	r3, [pc, #64]	; (800135c <RTC_set_func+0x2e4>)
 800131a:	6818      	ldr	r0, [r3, #0]
 800131c:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8001320:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001324:	2200      	movs	r2, #0
 8001326:	f007 fa49 	bl	80087bc <osMessageQueuePut>

	osThreadFlagsSet(readAccelHandle,0x0002U);
 800132a:	4b18      	ldr	r3, [pc, #96]	; (800138c <RTC_set_func+0x314>)
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	2102      	movs	r1, #2
 8001330:	4618      	mov	r0, r3
 8001332:	f007 f8e5 	bl	8008500 <osThreadFlagsSet>

  /* Infinite loop */
  for(;;)
  {

	  osDelay(pdMS_TO_TICKS(1000));
 8001336:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800133a:	f007 f9b0 	bl	800869e <osDelay>
 800133e:	e7fa      	b.n	8001336 <RTC_set_func+0x2be>
 8001340:	0800cfec 	.word	0x0800cfec
 8001344:	0800d00c 	.word	0x0800d00c
 8001348:	0800d02c 	.word	0x0800d02c
 800134c:	0800d048 	.word	0x0800d048
 8001350:	0800d158 	.word	0x0800d158
 8001354:	0800d170 	.word	0x0800d170
 8001358:	0800d098 	.word	0x0800d098
 800135c:	20000784 	.word	0x20000784
 8001360:	0800d0ac 	.word	0x0800d0ac
 8001364:	20000788 	.word	0x20000788
 8001368:	0800d0d0 	.word	0x0800d0d0
 800136c:	0800d0e4 	.word	0x0800d0e4
 8001370:	0800d0f8 	.word	0x0800d0f8
 8001374:	0800d100 	.word	0x0800d100
 8001378:	0800d110 	.word	0x0800d110
 800137c:	0800d120 	.word	0x0800d120
 8001380:	0800d138 	.word	0x0800d138
 8001384:	2000018c 	.word	0x2000018c
 8001388:	0800d14c 	.word	0x0800d14c
 800138c:	20000774 	.word	0x20000774

08001390 <readAccel_func>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_readAccel_func */
void readAccel_func(void *argument)
{
 8001390:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001392:	b0b1      	sub	sp, #196	; 0xc4
 8001394:	af08      	add	r7, sp, #32
 8001396:	60f8      	str	r0, [r7, #12]
  /* USER CODE BEGIN readAccel_func */
	osStatus_t estado;
  //char mensaje[]  = "Hola mundo\r\n";
	char mensaje[100];
	char *p_mensaje = mensaje;
 8001398:	f107 0320 	add.w	r3, r7, #32
 800139c:	61fb      	str	r3, [r7, #28]

	//uint32_t nticks = 0;
	int16_t DataXYZ[3];
	int16_t *pDataXYZ = DataXYZ;
 800139e:	f107 0314 	add.w	r3, r7, #20
 80013a2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94


	uint8_t horas,minutos,segundos,dia,mes,anio = 0;
 80013a6:	2300      	movs	r3, #0
 80013a8:	f887 3093 	strb.w	r3, [r7, #147]	; 0x93
	uint32_t return_wait = 0U;
 80013ac:	2300      	movs	r3, #0
 80013ae:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c

	uint16_t iter; // Se usa para iterar en 64 o 1024 aceleraciones


	printf("ReadAccel task esperando\r\n");
 80013b2:	484c      	ldr	r0, [pc, #304]	; (80014e4 <readAccel_func+0x154>)
 80013b4:	f00a fd4e 	bl	800be54 <puts>
	// Esperamos que el usuario configure el RTC y que el acelerometro este activo
	return_wait = osThreadFlagsWait(0x0003U, osFlagsWaitAll, osWaitForever);
 80013b8:	f04f 32ff 	mov.w	r2, #4294967295
 80013bc:	2101      	movs	r1, #1
 80013be:	2003      	movs	r0, #3
 80013c0:	f007 f8ec 	bl	800859c <osThreadFlagsWait>
 80013c4:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c

	//Activamos el temporizador
	osThreadFlagsSet(temporizadorHandle,0x0001U);
 80013c8:	4b47      	ldr	r3, [pc, #284]	; (80014e8 <readAccel_func+0x158>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	2101      	movs	r1, #1
 80013ce:	4618      	mov	r0, r3
 80013d0:	f007 f896 	bl	8008500 <osThreadFlagsSet>

	//Terminamos la tarea de configuracion del RTC
	osThreadTerminate(RTC_setHandle);
 80013d4:	4b45      	ldr	r3, [pc, #276]	; (80014ec <readAccel_func+0x15c>)
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	4618      	mov	r0, r3
 80013da:	f007 f863 	bl	80084a4 <osThreadTerminate>

	printf("ReadAccel task se inicia\r\n");
 80013de:	4844      	ldr	r0, [pc, #272]	; (80014f0 <readAccel_func+0x160>)
 80013e0:	f00a fd38 	bl	800be54 <puts>

	/* Infinite loop */
	for(;;)
	{

		for (iter=0 ; iter<64 ; iter++){
 80013e4:	2300      	movs	r3, #0
 80013e6:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
 80013ea:	e060      	b.n	80014ae <readAccel_func+0x11e>
			BSP_ACCELERO_AccGetXYZ(pDataXYZ);
 80013ec:	f8d7 0094 	ldr.w	r0, [r7, #148]	; 0x94
 80013f0:	f006 fe08 	bl	8008004 <BSP_ACCELERO_AccGetXYZ>
			//printf("Tick: %ld	Eje x: %d	Eje y: %d	Eje z: %d\r\n",nticks,DataXYZ[0],DataXYZ[1],DataXYZ[2]);

			//printf("Lectura accel realizada\r\n");
			HAL_RTC_GetTime(&hrtc, &GetTime, RTC_FORMAT_BIN);
 80013f4:	2200      	movs	r2, #0
 80013f6:	493f      	ldr	r1, [pc, #252]	; (80014f4 <readAccel_func+0x164>)
 80013f8:	483f      	ldr	r0, [pc, #252]	; (80014f8 <readAccel_func+0x168>)
 80013fa:	f004 f853 	bl	80054a4 <HAL_RTC_GetTime>
			horas = GetTime.Hours;
 80013fe:	4b3d      	ldr	r3, [pc, #244]	; (80014f4 <readAccel_func+0x164>)
 8001400:	781b      	ldrb	r3, [r3, #0]
 8001402:	f887 308b 	strb.w	r3, [r7, #139]	; 0x8b
			minutos = GetTime.Minutes;
 8001406:	4b3b      	ldr	r3, [pc, #236]	; (80014f4 <readAccel_func+0x164>)
 8001408:	785b      	ldrb	r3, [r3, #1]
 800140a:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
			segundos = GetTime.Seconds;
 800140e:	4b39      	ldr	r3, [pc, #228]	; (80014f4 <readAccel_func+0x164>)
 8001410:	789b      	ldrb	r3, [r3, #2]
 8001412:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89

			HAL_RTC_GetDate(&hrtc, &GetDate, RTC_FORMAT_BIN);
 8001416:	2200      	movs	r2, #0
 8001418:	4938      	ldr	r1, [pc, #224]	; (80014fc <readAccel_func+0x16c>)
 800141a:	4837      	ldr	r0, [pc, #220]	; (80014f8 <readAccel_func+0x168>)
 800141c:	f004 f925 	bl	800566a <HAL_RTC_GetDate>
			anio = GetDate.Year;
 8001420:	4b36      	ldr	r3, [pc, #216]	; (80014fc <readAccel_func+0x16c>)
 8001422:	78db      	ldrb	r3, [r3, #3]
 8001424:	f887 3093 	strb.w	r3, [r7, #147]	; 0x93
			dia = GetDate.Date;
 8001428:	4b34      	ldr	r3, [pc, #208]	; (80014fc <readAccel_func+0x16c>)
 800142a:	789b      	ldrb	r3, [r3, #2]
 800142c:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
			mes = GetDate.Month;
 8001430:	4b32      	ldr	r3, [pc, #200]	; (80014fc <readAccel_func+0x16c>)
 8001432:	785b      	ldrb	r3, [r3, #1]
 8001434:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87


			//printf("Anio: %d\r\n",anio);
			//printf("Lectura fecha realizada\r\n");
			//printf("fecha: %d/%d/%d hora: %d:%d:%d temp: %d.%02d grados\r\n",dia,mes,anio,horas,minutos,segundos,tmpInt1,tmpInt2);
			snprintf(mensaje,100,"fecha: %d/%d/%d hora: %d:%d:%d Eje x: %d	Eje y: %d	Eje z: %d\r\n",dia,mes,anio+2000,horas,minutos,segundos,DataXYZ[0],DataXYZ[1],DataXYZ[2]);
 8001438:	f897 6088 	ldrb.w	r6, [r7, #136]	; 0x88
 800143c:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 8001440:	60bb      	str	r3, [r7, #8]
 8001442:	f897 2093 	ldrb.w	r2, [r7, #147]	; 0x93
 8001446:	f502 62fa 	add.w	r2, r2, #2000	; 0x7d0
 800144a:	f897 108b 	ldrb.w	r1, [r7, #139]	; 0x8b
 800144e:	f897 008a 	ldrb.w	r0, [r7, #138]	; 0x8a
 8001452:	f897 4089 	ldrb.w	r4, [r7, #137]	; 0x89
 8001456:	f9b7 5014 	ldrsh.w	r5, [r7, #20]
 800145a:	607d      	str	r5, [r7, #4]
 800145c:	f9b7 5016 	ldrsh.w	r5, [r7, #22]
 8001460:	603d      	str	r5, [r7, #0]
 8001462:	f9b7 5018 	ldrsh.w	r5, [r7, #24]
 8001466:	462b      	mov	r3, r5
 8001468:	f107 0520 	add.w	r5, r7, #32
 800146c:	9307      	str	r3, [sp, #28]
 800146e:	683b      	ldr	r3, [r7, #0]
 8001470:	9306      	str	r3, [sp, #24]
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	9305      	str	r3, [sp, #20]
 8001476:	9404      	str	r4, [sp, #16]
 8001478:	9003      	str	r0, [sp, #12]
 800147a:	9102      	str	r1, [sp, #8]
 800147c:	9201      	str	r2, [sp, #4]
 800147e:	68bb      	ldr	r3, [r7, #8]
 8001480:	9300      	str	r3, [sp, #0]
 8001482:	4633      	mov	r3, r6
 8001484:	4a1e      	ldr	r2, [pc, #120]	; (8001500 <readAccel_func+0x170>)
 8001486:	2164      	movs	r1, #100	; 0x64
 8001488:	4628      	mov	r0, r5
 800148a:	f00a fd65 	bl	800bf58 <sniprintf>



			//printf("MENSAJE: %s\r\n",mensaje);
			estado = osMessageQueuePut(print_queueHandle, &p_mensaje, 0, pdMS_TO_TICKS(500));
 800148e:	4b1d      	ldr	r3, [pc, #116]	; (8001504 <readAccel_func+0x174>)
 8001490:	6818      	ldr	r0, [r3, #0]
 8001492:	f107 011c 	add.w	r1, r7, #28
 8001496:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800149a:	2200      	movs	r2, #0
 800149c:	f007 f98e 	bl	80087bc <osMessageQueuePut>
 80014a0:	f8c7 009c 	str.w	r0, [r7, #156]	; 0x9c
		for (iter=0 ; iter<64 ; iter++){
 80014a4:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 80014a8:	3301      	adds	r3, #1
 80014aa:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
 80014ae:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 80014b2:	2b3f      	cmp	r3, #63	; 0x3f
 80014b4:	d99a      	bls.n	80013ec <readAccel_func+0x5c>
				printf("Timeout agotado 1\r\n");
			}*/

		}

		printf("Se han enviado todas las aceleraciones, esperamos media hora o hasta que alguien pulse el boton\r\n");
 80014b6:	4814      	ldr	r0, [pc, #80]	; (8001508 <readAccel_func+0x178>)
 80014b8:	f00a fccc 	bl	800be54 <puts>
		osThreadFlagsWait(0x0006U, osFlagsWaitAny, osWaitForever); //espera media hora o que alguien pulse el boton
 80014bc:	f04f 32ff 	mov.w	r2, #4294967295
 80014c0:	2100      	movs	r1, #0
 80014c2:	2006      	movs	r0, #6
 80014c4:	f007 f86a 	bl	800859c <osThreadFlagsWait>
		if(estado == osFlagsErrorTimeout){
 80014c8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80014cc:	f113 0f02 	cmn.w	r3, #2
 80014d0:	d103      	bne.n	80014da <readAccel_func+0x14a>
			printf("Ha pasado media hora\r\n");
 80014d2:	480e      	ldr	r0, [pc, #56]	; (800150c <readAccel_func+0x17c>)
 80014d4:	f00a fcbe 	bl	800be54 <puts>
 80014d8:	e784      	b.n	80013e4 <readAccel_func+0x54>
		}
		else {
			printf("Usuario quiere enviar aceleraciones\r\n");
 80014da:	480d      	ldr	r0, [pc, #52]	; (8001510 <readAccel_func+0x180>)
 80014dc:	f00a fcba 	bl	800be54 <puts>
		for (iter=0 ; iter<64 ; iter++){
 80014e0:	e780      	b.n	80013e4 <readAccel_func+0x54>
 80014e2:	bf00      	nop
 80014e4:	0800d17c 	.word	0x0800d17c
 80014e8:	20000780 	.word	0x20000780
 80014ec:	20000770 	.word	0x20000770
 80014f0:	0800d198 	.word	0x0800d198
 80014f4:	20000790 	.word	0x20000790
 80014f8:	2000018c 	.word	0x2000018c
 80014fc:	2000078c 	.word	0x2000078c
 8001500:	0800d1b4 	.word	0x0800d1b4
 8001504:	20000784 	.word	0x20000784
 8001508:	0800d1f4 	.word	0x0800d1f4
 800150c:	0800d258 	.word	0x0800d258
 8001510:	0800d270 	.word	0x0800d270

08001514 <printTask_func>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_printTask_func */
void printTask_func(void *argument)
{
 8001514:	b590      	push	{r4, r7, lr}
 8001516:	b085      	sub	sp, #20
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
	uintptr_t mensaje;
	osStatus_t estado;
  /* Infinite loop */
  for(;;)
  {
	  estado = osMessageQueueGet(print_queueHandle, &mensaje, NULL, osWaitForever);
 800151c:	4b13      	ldr	r3, [pc, #76]	; (800156c <printTask_func+0x58>)
 800151e:	6818      	ldr	r0, [r3, #0]
 8001520:	f107 0108 	add.w	r1, r7, #8
 8001524:	f04f 33ff 	mov.w	r3, #4294967295
 8001528:	2200      	movs	r2, #0
 800152a:	f007 f9a7 	bl	800887c <osMessageQueueGet>
 800152e:	60f8      	str	r0, [r7, #12]
	  //printf("Se ha recibido algo en print task\r\n");
	  //printf("Mensaje print task: %s\r\n",mensaje);
	  //printf("Longitud: %d",strlen((char*)mensaje));
	  if (estado == osOK)
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	2b00      	cmp	r3, #0
 8001534:	d10d      	bne.n	8001552 <printTask_func+0x3e>
	  {
		  //printf("%s",(char*)mensaje);
		  HAL_UART_Transmit(&huart1, (uint8_t*)mensaje, strlen(mensaje),10);
 8001536:	68bb      	ldr	r3, [r7, #8]
 8001538:	461c      	mov	r4, r3
 800153a:	68bb      	ldr	r3, [r7, #8]
 800153c:	4618      	mov	r0, r3
 800153e:	f7fe fe47 	bl	80001d0 <strlen>
 8001542:	4603      	mov	r3, r0
 8001544:	b29a      	uxth	r2, r3
 8001546:	230a      	movs	r3, #10
 8001548:	4621      	mov	r1, r4
 800154a:	4809      	ldr	r0, [pc, #36]	; (8001570 <printTask_func+0x5c>)
 800154c:	f004 fdec 	bl	8006128 <HAL_UART_Transmit>
 8001550:	e7e4      	b.n	800151c <printTask_func+0x8>
	  }
	  else if (estado == osErrorTimeout)
 8001552:	68fb      	ldr	r3, [r7, #12]
 8001554:	f113 0f02 	cmn.w	r3, #2
 8001558:	d103      	bne.n	8001562 <printTask_func+0x4e>
	  {
		  printf("Timeout printTask\r\n");
 800155a:	4806      	ldr	r0, [pc, #24]	; (8001574 <printTask_func+0x60>)
 800155c:	f00a fc7a 	bl	800be54 <puts>
 8001560:	e7dc      	b.n	800151c <printTask_func+0x8>
	  }
	  else
	  {
		  printf("Error en la tarea print\r\n");
 8001562:	4805      	ldr	r0, [pc, #20]	; (8001578 <printTask_func+0x64>)
 8001564:	f00a fc76 	bl	800be54 <puts>
	  estado = osMessageQueueGet(print_queueHandle, &mensaje, NULL, osWaitForever);
 8001568:	e7d8      	b.n	800151c <printTask_func+0x8>
 800156a:	bf00      	nop
 800156c:	20000784 	.word	0x20000784
 8001570:	20000260 	.word	0x20000260
 8001574:	0800d298 	.word	0x0800d298
 8001578:	0800d2ac 	.word	0x0800d2ac

0800157c <tarea_UART_func>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_tarea_UART_func */
void tarea_UART_func(void *argument)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b084      	sub	sp, #16
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN tarea_UART_func */
	osStatus_t estado;
	uint32_t return_wait = 0U;
 8001584:	2300      	movs	r3, #0
 8001586:	60fb      	str	r3, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
	  return_wait = osThreadFlagsWait(0x0002U, osFlagsWaitAny, osWaitForever);
 8001588:	f04f 32ff 	mov.w	r2, #4294967295
 800158c:	2100      	movs	r1, #0
 800158e:	2002      	movs	r0, #2
 8001590:	f007 f804 	bl	800859c <osThreadFlagsWait>
 8001594:	60f8      	str	r0, [r7, #12]
	  estado = osMessageQueuePut(receive_queueHandle, &rec_data,0,pdMS_TO_TICKS(200));
 8001596:	4b09      	ldr	r3, [pc, #36]	; (80015bc <tarea_UART_func+0x40>)
 8001598:	6818      	ldr	r0, [r3, #0]
 800159a:	23c8      	movs	r3, #200	; 0xc8
 800159c:	2200      	movs	r2, #0
 800159e:	4908      	ldr	r1, [pc, #32]	; (80015c0 <tarea_UART_func+0x44>)
 80015a0:	f007 f90c 	bl	80087bc <osMessageQueuePut>
 80015a4:	60b8      	str	r0, [r7, #8]
	  if (estado == osOK)
 80015a6:	68bb      	ldr	r3, [r7, #8]
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d103      	bne.n	80015b4 <tarea_UART_func+0x38>
		  printf("Estado: ok\r\n");
 80015ac:	4805      	ldr	r0, [pc, #20]	; (80015c4 <tarea_UART_func+0x48>)
 80015ae:	f00a fc51 	bl	800be54 <puts>
 80015b2:	e7e9      	b.n	8001588 <tarea_UART_func+0xc>
	  else
		  printf("Algo no va bien\r\n");
 80015b4:	4804      	ldr	r0, [pc, #16]	; (80015c8 <tarea_UART_func+0x4c>)
 80015b6:	f00a fc4d 	bl	800be54 <puts>
	  return_wait = osThreadFlagsWait(0x0002U, osFlagsWaitAny, osWaitForever);
 80015ba:	e7e5      	b.n	8001588 <tarea_UART_func+0xc>
 80015bc:	20000788 	.word	0x20000788
 80015c0:	200007ac 	.word	0x200007ac
 80015c4:	0800d2c8 	.word	0x0800d2c8
 80015c8:	0800d138 	.word	0x0800d138

080015cc <temporizador_func>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_temporizador_func */
void temporizador_func(void *argument)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b082      	sub	sp, #8
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN temporizador_func */
	osThreadFlagsWait(0x0001U, osFlagsWaitAll, osWaitForever);
 80015d4:	f04f 32ff 	mov.w	r2, #4294967295
 80015d8:	2101      	movs	r1, #1
 80015da:	2001      	movs	r0, #1
 80015dc:	f006 ffde 	bl	800859c <osThreadFlagsWait>
	printf("Temporizador activado\r\n");
 80015e0:	4806      	ldr	r0, [pc, #24]	; (80015fc <temporizador_func+0x30>)
 80015e2:	f00a fc37 	bl	800be54 <puts>
  /* Infinite loop */
  for(;;)
  {
    osDelay(pdMS_TO_TICKS(5000));
 80015e6:	f241 3088 	movw	r0, #5000	; 0x1388
 80015ea:	f007 f858 	bl	800869e <osDelay>
    osThreadFlagsSet(readAccelHandle,0x0004U);
 80015ee:	4b04      	ldr	r3, [pc, #16]	; (8001600 <temporizador_func+0x34>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	2104      	movs	r1, #4
 80015f4:	4618      	mov	r0, r3
 80015f6:	f006 ff83 	bl	8008500 <osThreadFlagsSet>
    osDelay(pdMS_TO_TICKS(5000));
 80015fa:	e7f4      	b.n	80015e6 <temporizador_func+0x1a>
 80015fc:	0800d2d4 	.word	0x0800d2d4
 8001600:	20000774 	.word	0x20000774

08001604 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b082      	sub	sp, #8
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	4a04      	ldr	r2, [pc, #16]	; (8001624 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001612:	4293      	cmp	r3, r2
 8001614:	d101      	bne.n	800161a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001616:	f000 fcfd 	bl	8002014 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800161a:	bf00      	nop
 800161c:	3708      	adds	r7, #8
 800161e:	46bd      	mov	sp, r7
 8001620:	bd80      	pop	{r7, pc}
 8001622:	bf00      	nop
 8001624:	40001000 	.word	0x40001000

08001628 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001628:	b480      	push	{r7}
 800162a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800162c:	b672      	cpsid	i
}
 800162e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001630:	e7fe      	b.n	8001630 <Error_Handler+0x8>
	...

08001634 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b082      	sub	sp, #8
 8001638:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800163a:	4b11      	ldr	r3, [pc, #68]	; (8001680 <HAL_MspInit+0x4c>)
 800163c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800163e:	4a10      	ldr	r2, [pc, #64]	; (8001680 <HAL_MspInit+0x4c>)
 8001640:	f043 0301 	orr.w	r3, r3, #1
 8001644:	6613      	str	r3, [r2, #96]	; 0x60
 8001646:	4b0e      	ldr	r3, [pc, #56]	; (8001680 <HAL_MspInit+0x4c>)
 8001648:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800164a:	f003 0301 	and.w	r3, r3, #1
 800164e:	607b      	str	r3, [r7, #4]
 8001650:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001652:	4b0b      	ldr	r3, [pc, #44]	; (8001680 <HAL_MspInit+0x4c>)
 8001654:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001656:	4a0a      	ldr	r2, [pc, #40]	; (8001680 <HAL_MspInit+0x4c>)
 8001658:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800165c:	6593      	str	r3, [r2, #88]	; 0x58
 800165e:	4b08      	ldr	r3, [pc, #32]	; (8001680 <HAL_MspInit+0x4c>)
 8001660:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001662:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001666:	603b      	str	r3, [r7, #0]
 8001668:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800166a:	2200      	movs	r2, #0
 800166c:	210f      	movs	r1, #15
 800166e:	f06f 0001 	mvn.w	r0, #1
 8001672:	f000 fdcb 	bl	800220c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001676:	bf00      	nop
 8001678:	3708      	adds	r7, #8
 800167a:	46bd      	mov	sp, r7
 800167c:	bd80      	pop	{r7, pc}
 800167e:	bf00      	nop
 8001680:	40021000 	.word	0x40021000

08001684 <HAL_DFSDM_ChannelMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_channel: DFSDM_Channel handle pointer
* @retval None
*/
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b0ac      	sub	sp, #176	; 0xb0
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800168c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001690:	2200      	movs	r2, #0
 8001692:	601a      	str	r2, [r3, #0]
 8001694:	605a      	str	r2, [r3, #4]
 8001696:	609a      	str	r2, [r3, #8]
 8001698:	60da      	str	r2, [r3, #12]
 800169a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800169c:	f107 0314 	add.w	r3, r7, #20
 80016a0:	2288      	movs	r2, #136	; 0x88
 80016a2:	2100      	movs	r1, #0
 80016a4:	4618      	mov	r0, r3
 80016a6:	f00a fab2 	bl	800bc0e <memset>
  if(DFSDM1_Init == 0)
 80016aa:	4b25      	ldr	r3, [pc, #148]	; (8001740 <HAL_DFSDM_ChannelMspInit+0xbc>)
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d142      	bne.n	8001738 <HAL_DFSDM_ChannelMspInit+0xb4>

  /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 80016b2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80016b6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 80016b8:	2300      	movs	r3, #0
 80016ba:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80016be:	f107 0314 	add.w	r3, r7, #20
 80016c2:	4618      	mov	r0, r3
 80016c4:	f003 f90a 	bl	80048dc <HAL_RCCEx_PeriphCLKConfig>
 80016c8:	4603      	mov	r3, r0
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d001      	beq.n	80016d2 <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 80016ce:	f7ff ffab 	bl	8001628 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 80016d2:	4b1c      	ldr	r3, [pc, #112]	; (8001744 <HAL_DFSDM_ChannelMspInit+0xc0>)
 80016d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80016d6:	4a1b      	ldr	r2, [pc, #108]	; (8001744 <HAL_DFSDM_ChannelMspInit+0xc0>)
 80016d8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80016dc:	6613      	str	r3, [r2, #96]	; 0x60
 80016de:	4b19      	ldr	r3, [pc, #100]	; (8001744 <HAL_DFSDM_ChannelMspInit+0xc0>)
 80016e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80016e2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80016e6:	613b      	str	r3, [r7, #16]
 80016e8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80016ea:	4b16      	ldr	r3, [pc, #88]	; (8001744 <HAL_DFSDM_ChannelMspInit+0xc0>)
 80016ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016ee:	4a15      	ldr	r2, [pc, #84]	; (8001744 <HAL_DFSDM_ChannelMspInit+0xc0>)
 80016f0:	f043 0310 	orr.w	r3, r3, #16
 80016f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016f6:	4b13      	ldr	r3, [pc, #76]	; (8001744 <HAL_DFSDM_ChannelMspInit+0xc0>)
 80016f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016fa:	f003 0310 	and.w	r3, r3, #16
 80016fe:	60fb      	str	r3, [r7, #12]
 8001700:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 8001702:	f44f 7320 	mov.w	r3, #640	; 0x280
 8001706:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800170a:	2302      	movs	r3, #2
 800170c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001710:	2300      	movs	r3, #0
 8001712:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001716:	2300      	movs	r3, #0
 8001718:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 800171c:	2306      	movs	r3, #6
 800171e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001722:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001726:	4619      	mov	r1, r3
 8001728:	4807      	ldr	r0, [pc, #28]	; (8001748 <HAL_DFSDM_ChannelMspInit+0xc4>)
 800172a:	f000 ff25 	bl	8002578 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 800172e:	4b04      	ldr	r3, [pc, #16]	; (8001740 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	3301      	adds	r3, #1
 8001734:	4a02      	ldr	r2, [pc, #8]	; (8001740 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8001736:	6013      	str	r3, [r2, #0]
  }

}
 8001738:	bf00      	nop
 800173a:	37b0      	adds	r7, #176	; 0xb0
 800173c:	46bd      	mov	sp, r7
 800173e:	bd80      	pop	{r7, pc}
 8001740:	200007b0 	.word	0x200007b0
 8001744:	40021000 	.word	0x40021000
 8001748:	48001000 	.word	0x48001000

0800174c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b0ac      	sub	sp, #176	; 0xb0
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001754:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001758:	2200      	movs	r2, #0
 800175a:	601a      	str	r2, [r3, #0]
 800175c:	605a      	str	r2, [r3, #4]
 800175e:	609a      	str	r2, [r3, #8]
 8001760:	60da      	str	r2, [r3, #12]
 8001762:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001764:	f107 0314 	add.w	r3, r7, #20
 8001768:	2288      	movs	r2, #136	; 0x88
 800176a:	2100      	movs	r1, #0
 800176c:	4618      	mov	r0, r3
 800176e:	f00a fa4e 	bl	800bc0e <memset>
  if(hi2c->Instance==I2C2)
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	4a21      	ldr	r2, [pc, #132]	; (80017fc <HAL_I2C_MspInit+0xb0>)
 8001778:	4293      	cmp	r3, r2
 800177a:	d13b      	bne.n	80017f4 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 800177c:	2380      	movs	r3, #128	; 0x80
 800177e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001780:	2300      	movs	r3, #0
 8001782:	66bb      	str	r3, [r7, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001784:	f107 0314 	add.w	r3, r7, #20
 8001788:	4618      	mov	r0, r3
 800178a:	f003 f8a7 	bl	80048dc <HAL_RCCEx_PeriphCLKConfig>
 800178e:	4603      	mov	r3, r0
 8001790:	2b00      	cmp	r3, #0
 8001792:	d001      	beq.n	8001798 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001794:	f7ff ff48 	bl	8001628 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001798:	4b19      	ldr	r3, [pc, #100]	; (8001800 <HAL_I2C_MspInit+0xb4>)
 800179a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800179c:	4a18      	ldr	r2, [pc, #96]	; (8001800 <HAL_I2C_MspInit+0xb4>)
 800179e:	f043 0302 	orr.w	r3, r3, #2
 80017a2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80017a4:	4b16      	ldr	r3, [pc, #88]	; (8001800 <HAL_I2C_MspInit+0xb4>)
 80017a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017a8:	f003 0302 	and.w	r3, r3, #2
 80017ac:	613b      	str	r3, [r7, #16]
 80017ae:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 80017b0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80017b4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80017b8:	2312      	movs	r3, #18
 80017ba:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80017be:	2301      	movs	r3, #1
 80017c0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017c4:	2303      	movs	r3, #3
 80017c6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80017ca:	2304      	movs	r3, #4
 80017cc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017d0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80017d4:	4619      	mov	r1, r3
 80017d6:	480b      	ldr	r0, [pc, #44]	; (8001804 <HAL_I2C_MspInit+0xb8>)
 80017d8:	f000 fece 	bl	8002578 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80017dc:	4b08      	ldr	r3, [pc, #32]	; (8001800 <HAL_I2C_MspInit+0xb4>)
 80017de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017e0:	4a07      	ldr	r2, [pc, #28]	; (8001800 <HAL_I2C_MspInit+0xb4>)
 80017e2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80017e6:	6593      	str	r3, [r2, #88]	; 0x58
 80017e8:	4b05      	ldr	r3, [pc, #20]	; (8001800 <HAL_I2C_MspInit+0xb4>)
 80017ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017ec:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80017f0:	60fb      	str	r3, [r7, #12]
 80017f2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80017f4:	bf00      	nop
 80017f6:	37b0      	adds	r7, #176	; 0xb0
 80017f8:	46bd      	mov	sp, r7
 80017fa:	bd80      	pop	{r7, pc}
 80017fc:	40005800 	.word	0x40005800
 8001800:	40021000 	.word	0x40021000
 8001804:	48000400 	.word	0x48000400

08001808 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b082      	sub	sp, #8
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C2)
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	4a0b      	ldr	r2, [pc, #44]	; (8001844 <HAL_I2C_MspDeInit+0x3c>)
 8001816:	4293      	cmp	r3, r2
 8001818:	d10f      	bne.n	800183a <HAL_I2C_MspDeInit+0x32>
  {
  /* USER CODE BEGIN I2C2_MspDeInit 0 */

  /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 800181a:	4b0b      	ldr	r3, [pc, #44]	; (8001848 <HAL_I2C_MspDeInit+0x40>)
 800181c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800181e:	4a0a      	ldr	r2, [pc, #40]	; (8001848 <HAL_I2C_MspDeInit+0x40>)
 8001820:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8001824:	6593      	str	r3, [r2, #88]	; 0x58

    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    HAL_GPIO_DeInit(INTERNAL_I2C2_SCL_GPIO_Port, INTERNAL_I2C2_SCL_Pin);
 8001826:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800182a:	4808      	ldr	r0, [pc, #32]	; (800184c <HAL_I2C_MspDeInit+0x44>)
 800182c:	f001 f84e 	bl	80028cc <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(INTERNAL_I2C2_SDA_GPIO_Port, INTERNAL_I2C2_SDA_Pin);
 8001830:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001834:	4805      	ldr	r0, [pc, #20]	; (800184c <HAL_I2C_MspDeInit+0x44>)
 8001836:	f001 f849 	bl	80028cc <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C2_MspDeInit 1 */

  /* USER CODE END I2C2_MspDeInit 1 */
  }

}
 800183a:	bf00      	nop
 800183c:	3708      	adds	r7, #8
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}
 8001842:	bf00      	nop
 8001844:	40005800 	.word	0x40005800
 8001848:	40021000 	.word	0x40021000
 800184c:	48000400 	.word	0x48000400

08001850 <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b08a      	sub	sp, #40	; 0x28
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001858:	f107 0314 	add.w	r3, r7, #20
 800185c:	2200      	movs	r2, #0
 800185e:	601a      	str	r2, [r3, #0]
 8001860:	605a      	str	r2, [r3, #4]
 8001862:	609a      	str	r2, [r3, #8]
 8001864:	60da      	str	r2, [r3, #12]
 8001866:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	4a17      	ldr	r2, [pc, #92]	; (80018cc <HAL_QSPI_MspInit+0x7c>)
 800186e:	4293      	cmp	r3, r2
 8001870:	d128      	bne.n	80018c4 <HAL_QSPI_MspInit+0x74>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8001872:	4b17      	ldr	r3, [pc, #92]	; (80018d0 <HAL_QSPI_MspInit+0x80>)
 8001874:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001876:	4a16      	ldr	r2, [pc, #88]	; (80018d0 <HAL_QSPI_MspInit+0x80>)
 8001878:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800187c:	6513      	str	r3, [r2, #80]	; 0x50
 800187e:	4b14      	ldr	r3, [pc, #80]	; (80018d0 <HAL_QSPI_MspInit+0x80>)
 8001880:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001882:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001886:	613b      	str	r3, [r7, #16]
 8001888:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800188a:	4b11      	ldr	r3, [pc, #68]	; (80018d0 <HAL_QSPI_MspInit+0x80>)
 800188c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800188e:	4a10      	ldr	r2, [pc, #64]	; (80018d0 <HAL_QSPI_MspInit+0x80>)
 8001890:	f043 0310 	orr.w	r3, r3, #16
 8001894:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001896:	4b0e      	ldr	r3, [pc, #56]	; (80018d0 <HAL_QSPI_MspInit+0x80>)
 8001898:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800189a:	f003 0310 	and.w	r3, r3, #16
 800189e:	60fb      	str	r3, [r7, #12]
 80018a0:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3
    */
    GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin
 80018a2:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 80018a6:	617b      	str	r3, [r7, #20]
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018a8:	2302      	movs	r3, #2
 80018aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ac:	2300      	movs	r3, #0
 80018ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018b0:	2303      	movs	r3, #3
 80018b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 80018b4:	230a      	movs	r3, #10
 80018b6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80018b8:	f107 0314 	add.w	r3, r7, #20
 80018bc:	4619      	mov	r1, r3
 80018be:	4805      	ldr	r0, [pc, #20]	; (80018d4 <HAL_QSPI_MspInit+0x84>)
 80018c0:	f000 fe5a 	bl	8002578 <HAL_GPIO_Init>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }

}
 80018c4:	bf00      	nop
 80018c6:	3728      	adds	r7, #40	; 0x28
 80018c8:	46bd      	mov	sp, r7
 80018ca:	bd80      	pop	{r7, pc}
 80018cc:	a0001000 	.word	0xa0001000
 80018d0:	40021000 	.word	0x40021000
 80018d4:	48001000 	.word	0x48001000

080018d8 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b0a4      	sub	sp, #144	; 0x90
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80018e0:	f107 0308 	add.w	r3, r7, #8
 80018e4:	2288      	movs	r2, #136	; 0x88
 80018e6:	2100      	movs	r1, #0
 80018e8:	4618      	mov	r0, r3
 80018ea:	f00a f990 	bl	800bc0e <memset>
  if(hrtc->Instance==RTC)
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	4a10      	ldr	r2, [pc, #64]	; (8001934 <HAL_RTC_MspInit+0x5c>)
 80018f4:	4293      	cmp	r3, r2
 80018f6:	d118      	bne.n	800192a <HAL_RTC_MspInit+0x52>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80018f8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80018fc:	60bb      	str	r3, [r7, #8]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80018fe:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001902:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001906:	f107 0308 	add.w	r3, r7, #8
 800190a:	4618      	mov	r0, r3
 800190c:	f002 ffe6 	bl	80048dc <HAL_RCCEx_PeriphCLKConfig>
 8001910:	4603      	mov	r3, r0
 8001912:	2b00      	cmp	r3, #0
 8001914:	d001      	beq.n	800191a <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8001916:	f7ff fe87 	bl	8001628 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800191a:	4b07      	ldr	r3, [pc, #28]	; (8001938 <HAL_RTC_MspInit+0x60>)
 800191c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001920:	4a05      	ldr	r2, [pc, #20]	; (8001938 <HAL_RTC_MspInit+0x60>)
 8001922:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001926:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 800192a:	bf00      	nop
 800192c:	3790      	adds	r7, #144	; 0x90
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}
 8001932:	bf00      	nop
 8001934:	40002800 	.word	0x40002800
 8001938:	40021000 	.word	0x40021000

0800193c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b08a      	sub	sp, #40	; 0x28
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001944:	f107 0314 	add.w	r3, r7, #20
 8001948:	2200      	movs	r2, #0
 800194a:	601a      	str	r2, [r3, #0]
 800194c:	605a      	str	r2, [r3, #4]
 800194e:	609a      	str	r2, [r3, #8]
 8001950:	60da      	str	r2, [r3, #12]
 8001952:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	4a17      	ldr	r2, [pc, #92]	; (80019b8 <HAL_SPI_MspInit+0x7c>)
 800195a:	4293      	cmp	r3, r2
 800195c:	d128      	bne.n	80019b0 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800195e:	4b17      	ldr	r3, [pc, #92]	; (80019bc <HAL_SPI_MspInit+0x80>)
 8001960:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001962:	4a16      	ldr	r2, [pc, #88]	; (80019bc <HAL_SPI_MspInit+0x80>)
 8001964:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001968:	6593      	str	r3, [r2, #88]	; 0x58
 800196a:	4b14      	ldr	r3, [pc, #80]	; (80019bc <HAL_SPI_MspInit+0x80>)
 800196c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800196e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001972:	613b      	str	r3, [r7, #16]
 8001974:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001976:	4b11      	ldr	r3, [pc, #68]	; (80019bc <HAL_SPI_MspInit+0x80>)
 8001978:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800197a:	4a10      	ldr	r2, [pc, #64]	; (80019bc <HAL_SPI_MspInit+0x80>)
 800197c:	f043 0304 	orr.w	r3, r3, #4
 8001980:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001982:	4b0e      	ldr	r3, [pc, #56]	; (80019bc <HAL_SPI_MspInit+0x80>)
 8001984:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001986:	f003 0304 	and.w	r3, r3, #4
 800198a:	60fb      	str	r3, [r7, #12]
 800198c:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin;
 800198e:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001992:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001994:	2302      	movs	r3, #2
 8001996:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001998:	2300      	movs	r3, #0
 800199a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800199c:	2303      	movs	r3, #3
 800199e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80019a0:	2306      	movs	r3, #6
 80019a2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019a4:	f107 0314 	add.w	r3, r7, #20
 80019a8:	4619      	mov	r1, r3
 80019aa:	4805      	ldr	r0, [pc, #20]	; (80019c0 <HAL_SPI_MspInit+0x84>)
 80019ac:	f000 fde4 	bl	8002578 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 80019b0:	bf00      	nop
 80019b2:	3728      	adds	r7, #40	; 0x28
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bd80      	pop	{r7, pc}
 80019b8:	40003c00 	.word	0x40003c00
 80019bc:	40021000 	.word	0x40021000
 80019c0:	48000800 	.word	0x48000800

080019c4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b084      	sub	sp, #16
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM7)
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	4a0d      	ldr	r2, [pc, #52]	; (8001a08 <HAL_TIM_Base_MspInit+0x44>)
 80019d2:	4293      	cmp	r3, r2
 80019d4:	d113      	bne.n	80019fe <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 80019d6:	4b0d      	ldr	r3, [pc, #52]	; (8001a0c <HAL_TIM_Base_MspInit+0x48>)
 80019d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019da:	4a0c      	ldr	r2, [pc, #48]	; (8001a0c <HAL_TIM_Base_MspInit+0x48>)
 80019dc:	f043 0320 	orr.w	r3, r3, #32
 80019e0:	6593      	str	r3, [r2, #88]	; 0x58
 80019e2:	4b0a      	ldr	r3, [pc, #40]	; (8001a0c <HAL_TIM_Base_MspInit+0x48>)
 80019e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019e6:	f003 0320 	and.w	r3, r3, #32
 80019ea:	60fb      	str	r3, [r7, #12]
 80019ec:	68fb      	ldr	r3, [r7, #12]
    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_IRQn, 5, 0);
 80019ee:	2200      	movs	r2, #0
 80019f0:	2105      	movs	r1, #5
 80019f2:	2037      	movs	r0, #55	; 0x37
 80019f4:	f000 fc0a 	bl	800220c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80019f8:	2037      	movs	r0, #55	; 0x37
 80019fa:	f000 fc23 	bl	8002244 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 80019fe:	bf00      	nop
 8001a00:	3710      	adds	r7, #16
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bd80      	pop	{r7, pc}
 8001a06:	bf00      	nop
 8001a08:	40001400 	.word	0x40001400
 8001a0c:	40021000 	.word	0x40021000

08001a10 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b0ae      	sub	sp, #184	; 0xb8
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a18:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	601a      	str	r2, [r3, #0]
 8001a20:	605a      	str	r2, [r3, #4]
 8001a22:	609a      	str	r2, [r3, #8]
 8001a24:	60da      	str	r2, [r3, #12]
 8001a26:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a28:	f107 031c 	add.w	r3, r7, #28
 8001a2c:	2288      	movs	r2, #136	; 0x88
 8001a2e:	2100      	movs	r1, #0
 8001a30:	4618      	mov	r0, r3
 8001a32:	f00a f8ec 	bl	800bc0e <memset>
  if(huart->Instance==USART1)
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	4a46      	ldr	r2, [pc, #280]	; (8001b54 <HAL_UART_MspInit+0x144>)
 8001a3c:	4293      	cmp	r3, r2
 8001a3e:	d143      	bne.n	8001ac8 <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001a40:	2301      	movs	r3, #1
 8001a42:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001a44:	2300      	movs	r3, #0
 8001a46:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a48:	f107 031c 	add.w	r3, r7, #28
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	f002 ff45 	bl	80048dc <HAL_RCCEx_PeriphCLKConfig>
 8001a52:	4603      	mov	r3, r0
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d001      	beq.n	8001a5c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001a58:	f7ff fde6 	bl	8001628 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001a5c:	4b3e      	ldr	r3, [pc, #248]	; (8001b58 <HAL_UART_MspInit+0x148>)
 8001a5e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a60:	4a3d      	ldr	r2, [pc, #244]	; (8001b58 <HAL_UART_MspInit+0x148>)
 8001a62:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a66:	6613      	str	r3, [r2, #96]	; 0x60
 8001a68:	4b3b      	ldr	r3, [pc, #236]	; (8001b58 <HAL_UART_MspInit+0x148>)
 8001a6a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a6c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a70:	61bb      	str	r3, [r7, #24]
 8001a72:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a74:	4b38      	ldr	r3, [pc, #224]	; (8001b58 <HAL_UART_MspInit+0x148>)
 8001a76:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a78:	4a37      	ldr	r2, [pc, #220]	; (8001b58 <HAL_UART_MspInit+0x148>)
 8001a7a:	f043 0302 	orr.w	r3, r3, #2
 8001a7e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a80:	4b35      	ldr	r3, [pc, #212]	; (8001b58 <HAL_UART_MspInit+0x148>)
 8001a82:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a84:	f003 0302 	and.w	r3, r3, #2
 8001a88:	617b      	str	r3, [r7, #20]
 8001a8a:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
 8001a8c:	23c0      	movs	r3, #192	; 0xc0
 8001a8e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a92:	2302      	movs	r3, #2
 8001a94:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a9e:	2303      	movs	r3, #3
 8001aa0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001aa4:	2307      	movs	r3, #7
 8001aa6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001aaa:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001aae:	4619      	mov	r1, r3
 8001ab0:	482a      	ldr	r0, [pc, #168]	; (8001b5c <HAL_UART_MspInit+0x14c>)
 8001ab2:	f000 fd61 	bl	8002578 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	2105      	movs	r1, #5
 8001aba:	2025      	movs	r0, #37	; 0x25
 8001abc:	f000 fba6 	bl	800220c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001ac0:	2025      	movs	r0, #37	; 0x25
 8001ac2:	f000 fbbf 	bl	8002244 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001ac6:	e040      	b.n	8001b4a <HAL_UART_MspInit+0x13a>
  else if(huart->Instance==USART3)
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	4a24      	ldr	r2, [pc, #144]	; (8001b60 <HAL_UART_MspInit+0x150>)
 8001ace:	4293      	cmp	r3, r2
 8001ad0:	d13b      	bne.n	8001b4a <HAL_UART_MspInit+0x13a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001ad2:	2304      	movs	r3, #4
 8001ad4:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ada:	f107 031c 	add.w	r3, r7, #28
 8001ade:	4618      	mov	r0, r3
 8001ae0:	f002 fefc 	bl	80048dc <HAL_RCCEx_PeriphCLKConfig>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d001      	beq.n	8001aee <HAL_UART_MspInit+0xde>
      Error_Handler();
 8001aea:	f7ff fd9d 	bl	8001628 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001aee:	4b1a      	ldr	r3, [pc, #104]	; (8001b58 <HAL_UART_MspInit+0x148>)
 8001af0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001af2:	4a19      	ldr	r2, [pc, #100]	; (8001b58 <HAL_UART_MspInit+0x148>)
 8001af4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001af8:	6593      	str	r3, [r2, #88]	; 0x58
 8001afa:	4b17      	ldr	r3, [pc, #92]	; (8001b58 <HAL_UART_MspInit+0x148>)
 8001afc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001afe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001b02:	613b      	str	r3, [r7, #16]
 8001b04:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b06:	4b14      	ldr	r3, [pc, #80]	; (8001b58 <HAL_UART_MspInit+0x148>)
 8001b08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b0a:	4a13      	ldr	r2, [pc, #76]	; (8001b58 <HAL_UART_MspInit+0x148>)
 8001b0c:	f043 0308 	orr.w	r3, r3, #8
 8001b10:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b12:	4b11      	ldr	r3, [pc, #68]	; (8001b58 <HAL_UART_MspInit+0x148>)
 8001b14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b16:	f003 0308 	and.w	r3, r3, #8
 8001b1a:	60fb      	str	r3, [r7, #12]
 8001b1c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 8001b1e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001b22:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b26:	2302      	movs	r3, #2
 8001b28:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b32:	2303      	movs	r3, #3
 8001b34:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001b38:	2307      	movs	r3, #7
 8001b3a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001b3e:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001b42:	4619      	mov	r1, r3
 8001b44:	4807      	ldr	r0, [pc, #28]	; (8001b64 <HAL_UART_MspInit+0x154>)
 8001b46:	f000 fd17 	bl	8002578 <HAL_GPIO_Init>
}
 8001b4a:	bf00      	nop
 8001b4c:	37b8      	adds	r7, #184	; 0xb8
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}
 8001b52:	bf00      	nop
 8001b54:	40013800 	.word	0x40013800
 8001b58:	40021000 	.word	0x40021000
 8001b5c:	48000400 	.word	0x48000400
 8001b60:	40004800 	.word	0x40004800
 8001b64:	48000c00 	.word	0x48000c00

08001b68 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b0ac      	sub	sp, #176	; 0xb0
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b70:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001b74:	2200      	movs	r2, #0
 8001b76:	601a      	str	r2, [r3, #0]
 8001b78:	605a      	str	r2, [r3, #4]
 8001b7a:	609a      	str	r2, [r3, #8]
 8001b7c:	60da      	str	r2, [r3, #12]
 8001b7e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001b80:	f107 0314 	add.w	r3, r7, #20
 8001b84:	2288      	movs	r2, #136	; 0x88
 8001b86:	2100      	movs	r1, #0
 8001b88:	4618      	mov	r0, r3
 8001b8a:	f00a f840 	bl	800bc0e <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001b96:	d17c      	bne.n	8001c92 <HAL_PCD_MspInit+0x12a>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8001b98:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001b9c:	617b      	str	r3, [r7, #20]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8001b9e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001ba2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8001ba6:	2301      	movs	r3, #1
 8001ba8:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001baa:	2301      	movs	r3, #1
 8001bac:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8001bae:	2318      	movs	r3, #24
 8001bb0:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8001bb2:	2307      	movs	r3, #7
 8001bb4:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8001bb6:	2302      	movs	r3, #2
 8001bb8:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001bba:	2302      	movs	r3, #2
 8001bbc:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 8001bbe:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001bc2:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001bc4:	f107 0314 	add.w	r3, r7, #20
 8001bc8:	4618      	mov	r0, r3
 8001bca:	f002 fe87 	bl	80048dc <HAL_RCCEx_PeriphCLKConfig>
 8001bce:	4603      	mov	r3, r0
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d001      	beq.n	8001bd8 <HAL_PCD_MspInit+0x70>
    {
      Error_Handler();
 8001bd4:	f7ff fd28 	bl	8001628 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bd8:	4b30      	ldr	r3, [pc, #192]	; (8001c9c <HAL_PCD_MspInit+0x134>)
 8001bda:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bdc:	4a2f      	ldr	r2, [pc, #188]	; (8001c9c <HAL_PCD_MspInit+0x134>)
 8001bde:	f043 0301 	orr.w	r3, r3, #1
 8001be2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001be4:	4b2d      	ldr	r3, [pc, #180]	; (8001c9c <HAL_PCD_MspInit+0x134>)
 8001be6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001be8:	f003 0301 	and.w	r3, r3, #1
 8001bec:	613b      	str	r3, [r7, #16]
 8001bee:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 8001bf0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001bf4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001c04:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001c08:	4619      	mov	r1, r3
 8001c0a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c0e:	f000 fcb3 	bl	8002578 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 8001c12:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001c16:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c1a:	2302      	movs	r3, #2
 8001c1c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c20:	2300      	movs	r3, #0
 8001c22:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c26:	2303      	movs	r3, #3
 8001c28:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001c2c:	230a      	movs	r3, #10
 8001c2e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c32:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001c36:	4619      	mov	r1, r3
 8001c38:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c3c:	f000 fc9c 	bl	8002578 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001c40:	4b16      	ldr	r3, [pc, #88]	; (8001c9c <HAL_PCD_MspInit+0x134>)
 8001c42:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c44:	4a15      	ldr	r2, [pc, #84]	; (8001c9c <HAL_PCD_MspInit+0x134>)
 8001c46:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001c4a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c4c:	4b13      	ldr	r3, [pc, #76]	; (8001c9c <HAL_PCD_MspInit+0x134>)
 8001c4e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c50:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001c54:	60fb      	str	r3, [r7, #12]
 8001c56:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c58:	4b10      	ldr	r3, [pc, #64]	; (8001c9c <HAL_PCD_MspInit+0x134>)
 8001c5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c5c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d114      	bne.n	8001c8e <HAL_PCD_MspInit+0x126>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c64:	4b0d      	ldr	r3, [pc, #52]	; (8001c9c <HAL_PCD_MspInit+0x134>)
 8001c66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c68:	4a0c      	ldr	r2, [pc, #48]	; (8001c9c <HAL_PCD_MspInit+0x134>)
 8001c6a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c6e:	6593      	str	r3, [r2, #88]	; 0x58
 8001c70:	4b0a      	ldr	r3, [pc, #40]	; (8001c9c <HAL_PCD_MspInit+0x134>)
 8001c72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c74:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c78:	60bb      	str	r3, [r7, #8]
 8001c7a:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 8001c7c:	f001 ff30 	bl	8003ae0 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c80:	4b06      	ldr	r3, [pc, #24]	; (8001c9c <HAL_PCD_MspInit+0x134>)
 8001c82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c84:	4a05      	ldr	r2, [pc, #20]	; (8001c9c <HAL_PCD_MspInit+0x134>)
 8001c86:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001c8a:	6593      	str	r3, [r2, #88]	; 0x58
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8001c8c:	e001      	b.n	8001c92 <HAL_PCD_MspInit+0x12a>
      HAL_PWREx_EnableVddUSB();
 8001c8e:	f001 ff27 	bl	8003ae0 <HAL_PWREx_EnableVddUSB>
}
 8001c92:	bf00      	nop
 8001c94:	37b0      	adds	r7, #176	; 0xb0
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bd80      	pop	{r7, pc}
 8001c9a:	bf00      	nop
 8001c9c:	40021000 	.word	0x40021000

08001ca0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b08e      	sub	sp, #56	; 0x38
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8001ca8:	2300      	movs	r3, #0
 8001caa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001cae:	4b34      	ldr	r3, [pc, #208]	; (8001d80 <HAL_InitTick+0xe0>)
 8001cb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cb2:	4a33      	ldr	r2, [pc, #204]	; (8001d80 <HAL_InitTick+0xe0>)
 8001cb4:	f043 0310 	orr.w	r3, r3, #16
 8001cb8:	6593      	str	r3, [r2, #88]	; 0x58
 8001cba:	4b31      	ldr	r3, [pc, #196]	; (8001d80 <HAL_InitTick+0xe0>)
 8001cbc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cbe:	f003 0310 	and.w	r3, r3, #16
 8001cc2:	60fb      	str	r3, [r7, #12]
 8001cc4:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001cc6:	f107 0210 	add.w	r2, r7, #16
 8001cca:	f107 0314 	add.w	r3, r7, #20
 8001cce:	4611      	mov	r1, r2
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	f002 fd71 	bl	80047b8 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001cd6:	6a3b      	ldr	r3, [r7, #32]
 8001cd8:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001cda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d103      	bne.n	8001ce8 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001ce0:	f002 fd3e 	bl	8004760 <HAL_RCC_GetPCLK1Freq>
 8001ce4:	6378      	str	r0, [r7, #52]	; 0x34
 8001ce6:	e004      	b.n	8001cf2 <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001ce8:	f002 fd3a 	bl	8004760 <HAL_RCC_GetPCLK1Freq>
 8001cec:	4603      	mov	r3, r0
 8001cee:	005b      	lsls	r3, r3, #1
 8001cf0:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001cf2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001cf4:	4a23      	ldr	r2, [pc, #140]	; (8001d84 <HAL_InitTick+0xe4>)
 8001cf6:	fba2 2303 	umull	r2, r3, r2, r3
 8001cfa:	0c9b      	lsrs	r3, r3, #18
 8001cfc:	3b01      	subs	r3, #1
 8001cfe:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001d00:	4b21      	ldr	r3, [pc, #132]	; (8001d88 <HAL_InitTick+0xe8>)
 8001d02:	4a22      	ldr	r2, [pc, #136]	; (8001d8c <HAL_InitTick+0xec>)
 8001d04:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001d06:	4b20      	ldr	r3, [pc, #128]	; (8001d88 <HAL_InitTick+0xe8>)
 8001d08:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001d0c:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001d0e:	4a1e      	ldr	r2, [pc, #120]	; (8001d88 <HAL_InitTick+0xe8>)
 8001d10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d12:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001d14:	4b1c      	ldr	r3, [pc, #112]	; (8001d88 <HAL_InitTick+0xe8>)
 8001d16:	2200      	movs	r2, #0
 8001d18:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d1a:	4b1b      	ldr	r3, [pc, #108]	; (8001d88 <HAL_InitTick+0xe8>)
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d20:	4b19      	ldr	r3, [pc, #100]	; (8001d88 <HAL_InitTick+0xe8>)
 8001d22:	2200      	movs	r2, #0
 8001d24:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001d26:	4818      	ldr	r0, [pc, #96]	; (8001d88 <HAL_InitTick+0xe8>)
 8001d28:	f003 fe61 	bl	80059ee <HAL_TIM_Base_Init>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8001d32:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d11b      	bne.n	8001d72 <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001d3a:	4813      	ldr	r0, [pc, #76]	; (8001d88 <HAL_InitTick+0xe8>)
 8001d3c:	f003 feae 	bl	8005a9c <HAL_TIM_Base_Start_IT>
 8001d40:	4603      	mov	r3, r0
 8001d42:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8001d46:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d111      	bne.n	8001d72 <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001d4e:	2036      	movs	r0, #54	; 0x36
 8001d50:	f000 fa78 	bl	8002244 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	2b0f      	cmp	r3, #15
 8001d58:	d808      	bhi.n	8001d6c <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	6879      	ldr	r1, [r7, #4]
 8001d5e:	2036      	movs	r0, #54	; 0x36
 8001d60:	f000 fa54 	bl	800220c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001d64:	4a0a      	ldr	r2, [pc, #40]	; (8001d90 <HAL_InitTick+0xf0>)
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	6013      	str	r3, [r2, #0]
 8001d6a:	e002      	b.n	8001d72 <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8001d6c:	2301      	movs	r3, #1
 8001d6e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001d72:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8001d76:	4618      	mov	r0, r3
 8001d78:	3738      	adds	r7, #56	; 0x38
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bd80      	pop	{r7, pc}
 8001d7e:	bf00      	nop
 8001d80:	40021000 	.word	0x40021000
 8001d84:	431bde83 	.word	0x431bde83
 8001d88:	200007b4 	.word	0x200007b4
 8001d8c:	40001000 	.word	0x40001000
 8001d90:	20000004 	.word	0x20000004

08001d94 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d94:	b480      	push	{r7}
 8001d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001d98:	e7fe      	b.n	8001d98 <NMI_Handler+0x4>

08001d9a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d9a:	b480      	push	{r7}
 8001d9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d9e:	e7fe      	b.n	8001d9e <HardFault_Handler+0x4>

08001da0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001da0:	b480      	push	{r7}
 8001da2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001da4:	e7fe      	b.n	8001da4 <MemManage_Handler+0x4>

08001da6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001da6:	b480      	push	{r7}
 8001da8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001daa:	e7fe      	b.n	8001daa <BusFault_Handler+0x4>

08001dac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001dac:	b480      	push	{r7}
 8001dae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001db0:	e7fe      	b.n	8001db0 <UsageFault_Handler+0x4>

08001db2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001db2:	b480      	push	{r7}
 8001db4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001db6:	bf00      	nop
 8001db8:	46bd      	mov	sp, r7
 8001dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbe:	4770      	bx	lr

08001dc0 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SPSGRF_915_GPIO3_EXTI5_Pin);
 8001dc4:	2020      	movs	r0, #32
 8001dc6:	f000 fe8d 	bl	8002ae4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SPBTLE_RF_IRQ_EXTI6_Pin);
 8001dca:	2040      	movs	r0, #64	; 0x40
 8001dcc:	f000 fe8a 	bl	8002ae4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(VL53L0X_GPIO1_EXTI7_Pin);
 8001dd0:	2080      	movs	r0, #128	; 0x80
 8001dd2:	f000 fe87 	bl	8002ae4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM3MDL_DRDY_EXTI8_Pin);
 8001dd6:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001dda:	f000 fe83 	bl	8002ae4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001dde:	bf00      	nop
 8001de0:	bd80      	pop	{r7, pc}
	...

08001de4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001de8:	4802      	ldr	r0, [pc, #8]	; (8001df4 <USART1_IRQHandler+0x10>)
 8001dea:	f004 fa87 	bl	80062fc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001dee:	bf00      	nop
 8001df0:	bd80      	pop	{r7, pc}
 8001df2:	bf00      	nop
 8001df4:	20000260 	.word	0x20000260

08001df8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LPS22HB_INT_DRDY_EXTI0_Pin);
 8001dfc:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8001e00:	f000 fe70 	bl	8002ae4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM6DSL_INT1_EXTI11_Pin);
 8001e04:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001e08:	f000 fe6c 	bl	8002ae4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BOTON_Pin);
 8001e0c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001e10:	f000 fe68 	bl	8002ae4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ARD_D2_Pin);
 8001e14:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001e18:	f000 fe64 	bl	8002ae4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(HTS221_DRDY_EXTI15_Pin);
 8001e1c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001e20:	f000 fe60 	bl	8002ae4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001e24:	bf00      	nop
 8001e26:	bd80      	pop	{r7, pc}

08001e28 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001e2c:	4802      	ldr	r0, [pc, #8]	; (8001e38 <TIM6_DAC_IRQHandler+0x10>)
 8001e2e:	f003 fea5 	bl	8005b7c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001e32:	bf00      	nop
 8001e34:	bd80      	pop	{r7, pc}
 8001e36:	bf00      	nop
 8001e38:	200007b4 	.word	0x200007b4

08001e3c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */
  ulHighFrequencyTimerTicks++;
 8001e40:	4b04      	ldr	r3, [pc, #16]	; (8001e54 <TIM7_IRQHandler+0x18>)
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	3301      	adds	r3, #1
 8001e46:	4a03      	ldr	r2, [pc, #12]	; (8001e54 <TIM7_IRQHandler+0x18>)
 8001e48:	6013      	str	r3, [r2, #0]
  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001e4a:	4803      	ldr	r0, [pc, #12]	; (8001e58 <TIM7_IRQHandler+0x1c>)
 8001e4c:	f003 fe96 	bl	8005b7c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8001e50:	bf00      	nop
 8001e52:	bd80      	pop	{r7, pc}
 8001e54:	200007a8 	.word	0x200007a8
 8001e58:	20000214 	.word	0x20000214

08001e5c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b086      	sub	sp, #24
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	60f8      	str	r0, [r7, #12]
 8001e64:	60b9      	str	r1, [r7, #8]
 8001e66:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e68:	2300      	movs	r3, #0
 8001e6a:	617b      	str	r3, [r7, #20]
 8001e6c:	e00a      	b.n	8001e84 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001e6e:	f3af 8000 	nop.w
 8001e72:	4601      	mov	r1, r0
 8001e74:	68bb      	ldr	r3, [r7, #8]
 8001e76:	1c5a      	adds	r2, r3, #1
 8001e78:	60ba      	str	r2, [r7, #8]
 8001e7a:	b2ca      	uxtb	r2, r1
 8001e7c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e7e:	697b      	ldr	r3, [r7, #20]
 8001e80:	3301      	adds	r3, #1
 8001e82:	617b      	str	r3, [r7, #20]
 8001e84:	697a      	ldr	r2, [r7, #20]
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	429a      	cmp	r2, r3
 8001e8a:	dbf0      	blt.n	8001e6e <_read+0x12>
  }

  return len;
 8001e8c:	687b      	ldr	r3, [r7, #4]
}
 8001e8e:	4618      	mov	r0, r3
 8001e90:	3718      	adds	r7, #24
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bd80      	pop	{r7, pc}

08001e96 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001e96:	b480      	push	{r7}
 8001e98:	b083      	sub	sp, #12
 8001e9a:	af00      	add	r7, sp, #0
 8001e9c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001e9e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	370c      	adds	r7, #12
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eac:	4770      	bx	lr

08001eae <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001eae:	b480      	push	{r7}
 8001eb0:	b083      	sub	sp, #12
 8001eb2:	af00      	add	r7, sp, #0
 8001eb4:	6078      	str	r0, [r7, #4]
 8001eb6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001eb8:	683b      	ldr	r3, [r7, #0]
 8001eba:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001ebe:	605a      	str	r2, [r3, #4]
  return 0;
 8001ec0:	2300      	movs	r3, #0
}
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	370c      	adds	r7, #12
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ecc:	4770      	bx	lr

08001ece <_isatty>:

int _isatty(int file)
{
 8001ece:	b480      	push	{r7}
 8001ed0:	b083      	sub	sp, #12
 8001ed2:	af00      	add	r7, sp, #0
 8001ed4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001ed6:	2301      	movs	r3, #1
}
 8001ed8:	4618      	mov	r0, r3
 8001eda:	370c      	adds	r7, #12
 8001edc:	46bd      	mov	sp, r7
 8001ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee2:	4770      	bx	lr

08001ee4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	b085      	sub	sp, #20
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	60f8      	str	r0, [r7, #12]
 8001eec:	60b9      	str	r1, [r7, #8]
 8001eee:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001ef0:	2300      	movs	r3, #0
}
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	3714      	adds	r7, #20
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efc:	4770      	bx	lr
	...

08001f00 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b086      	sub	sp, #24
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f08:	4a14      	ldr	r2, [pc, #80]	; (8001f5c <_sbrk+0x5c>)
 8001f0a:	4b15      	ldr	r3, [pc, #84]	; (8001f60 <_sbrk+0x60>)
 8001f0c:	1ad3      	subs	r3, r2, r3
 8001f0e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f10:	697b      	ldr	r3, [r7, #20]
 8001f12:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f14:	4b13      	ldr	r3, [pc, #76]	; (8001f64 <_sbrk+0x64>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d102      	bne.n	8001f22 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f1c:	4b11      	ldr	r3, [pc, #68]	; (8001f64 <_sbrk+0x64>)
 8001f1e:	4a12      	ldr	r2, [pc, #72]	; (8001f68 <_sbrk+0x68>)
 8001f20:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f22:	4b10      	ldr	r3, [pc, #64]	; (8001f64 <_sbrk+0x64>)
 8001f24:	681a      	ldr	r2, [r3, #0]
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	4413      	add	r3, r2
 8001f2a:	693a      	ldr	r2, [r7, #16]
 8001f2c:	429a      	cmp	r2, r3
 8001f2e:	d207      	bcs.n	8001f40 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f30:	f009 fd3c 	bl	800b9ac <__errno>
 8001f34:	4603      	mov	r3, r0
 8001f36:	220c      	movs	r2, #12
 8001f38:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f3a:	f04f 33ff 	mov.w	r3, #4294967295
 8001f3e:	e009      	b.n	8001f54 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f40:	4b08      	ldr	r3, [pc, #32]	; (8001f64 <_sbrk+0x64>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f46:	4b07      	ldr	r3, [pc, #28]	; (8001f64 <_sbrk+0x64>)
 8001f48:	681a      	ldr	r2, [r3, #0]
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	4413      	add	r3, r2
 8001f4e:	4a05      	ldr	r2, [pc, #20]	; (8001f64 <_sbrk+0x64>)
 8001f50:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f52:	68fb      	ldr	r3, [r7, #12]
}
 8001f54:	4618      	mov	r0, r3
 8001f56:	3718      	adds	r7, #24
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	bd80      	pop	{r7, pc}
 8001f5c:	20018000 	.word	0x20018000
 8001f60:	00000400 	.word	0x00000400
 8001f64:	20000800 	.word	0x20000800
 8001f68:	20002a40 	.word	0x20002a40

08001f6c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001f70:	4b06      	ldr	r3, [pc, #24]	; (8001f8c <SystemInit+0x20>)
 8001f72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f76:	4a05      	ldr	r2, [pc, #20]	; (8001f8c <SystemInit+0x20>)
 8001f78:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001f7c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001f80:	bf00      	nop
 8001f82:	46bd      	mov	sp, r7
 8001f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f88:	4770      	bx	lr
 8001f8a:	bf00      	nop
 8001f8c:	e000ed00 	.word	0xe000ed00

08001f90 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001f90:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001fc8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001f94:	f7ff ffea 	bl	8001f6c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001f98:	480c      	ldr	r0, [pc, #48]	; (8001fcc <LoopForever+0x6>)
  ldr r1, =_edata
 8001f9a:	490d      	ldr	r1, [pc, #52]	; (8001fd0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001f9c:	4a0d      	ldr	r2, [pc, #52]	; (8001fd4 <LoopForever+0xe>)
  movs r3, #0
 8001f9e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001fa0:	e002      	b.n	8001fa8 <LoopCopyDataInit>

08001fa2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001fa2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001fa4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001fa6:	3304      	adds	r3, #4

08001fa8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001fa8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001faa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001fac:	d3f9      	bcc.n	8001fa2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001fae:	4a0a      	ldr	r2, [pc, #40]	; (8001fd8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001fb0:	4c0a      	ldr	r4, [pc, #40]	; (8001fdc <LoopForever+0x16>)
  movs r3, #0
 8001fb2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001fb4:	e001      	b.n	8001fba <LoopFillZerobss>

08001fb6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001fb6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001fb8:	3204      	adds	r2, #4

08001fba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001fba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001fbc:	d3fb      	bcc.n	8001fb6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001fbe:	f009 fdf1 	bl	800bba4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001fc2:	f7fe fb21 	bl	8000608 <main>

08001fc6 <LoopForever>:

LoopForever:
    b LoopForever
 8001fc6:	e7fe      	b.n	8001fc6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001fc8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001fcc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001fd0:	200000a8 	.word	0x200000a8
  ldr r2, =_sidata
 8001fd4:	0800d500 	.word	0x0800d500
  ldr r2, =_sbss
 8001fd8:	200000a8 	.word	0x200000a8
  ldr r4, =_ebss
 8001fdc:	20002a3c 	.word	0x20002a3c

08001fe0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001fe0:	e7fe      	b.n	8001fe0 <ADC1_2_IRQHandler>

08001fe2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fe2:	b580      	push	{r7, lr}
 8001fe4:	b082      	sub	sp, #8
 8001fe6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001fec:	2003      	movs	r0, #3
 8001fee:	f000 f902 	bl	80021f6 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001ff2:	200f      	movs	r0, #15
 8001ff4:	f7ff fe54 	bl	8001ca0 <HAL_InitTick>
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d002      	beq.n	8002004 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001ffe:	2301      	movs	r3, #1
 8002000:	71fb      	strb	r3, [r7, #7]
 8002002:	e001      	b.n	8002008 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002004:	f7ff fb16 	bl	8001634 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002008:	79fb      	ldrb	r3, [r7, #7]
}
 800200a:	4618      	mov	r0, r3
 800200c:	3708      	adds	r7, #8
 800200e:	46bd      	mov	sp, r7
 8002010:	bd80      	pop	{r7, pc}
	...

08002014 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002014:	b480      	push	{r7}
 8002016:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002018:	4b06      	ldr	r3, [pc, #24]	; (8002034 <HAL_IncTick+0x20>)
 800201a:	781b      	ldrb	r3, [r3, #0]
 800201c:	461a      	mov	r2, r3
 800201e:	4b06      	ldr	r3, [pc, #24]	; (8002038 <HAL_IncTick+0x24>)
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	4413      	add	r3, r2
 8002024:	4a04      	ldr	r2, [pc, #16]	; (8002038 <HAL_IncTick+0x24>)
 8002026:	6013      	str	r3, [r2, #0]
}
 8002028:	bf00      	nop
 800202a:	46bd      	mov	sp, r7
 800202c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002030:	4770      	bx	lr
 8002032:	bf00      	nop
 8002034:	20000008 	.word	0x20000008
 8002038:	20000804 	.word	0x20000804

0800203c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800203c:	b480      	push	{r7}
 800203e:	af00      	add	r7, sp, #0
  return uwTick;
 8002040:	4b03      	ldr	r3, [pc, #12]	; (8002050 <HAL_GetTick+0x14>)
 8002042:	681b      	ldr	r3, [r3, #0]
}
 8002044:	4618      	mov	r0, r3
 8002046:	46bd      	mov	sp, r7
 8002048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204c:	4770      	bx	lr
 800204e:	bf00      	nop
 8002050:	20000804 	.word	0x20000804

08002054 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b084      	sub	sp, #16
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800205c:	f7ff ffee 	bl	800203c <HAL_GetTick>
 8002060:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	f1b3 3fff 	cmp.w	r3, #4294967295
 800206c:	d005      	beq.n	800207a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800206e:	4b0a      	ldr	r3, [pc, #40]	; (8002098 <HAL_Delay+0x44>)
 8002070:	781b      	ldrb	r3, [r3, #0]
 8002072:	461a      	mov	r2, r3
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	4413      	add	r3, r2
 8002078:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800207a:	bf00      	nop
 800207c:	f7ff ffde 	bl	800203c <HAL_GetTick>
 8002080:	4602      	mov	r2, r0
 8002082:	68bb      	ldr	r3, [r7, #8]
 8002084:	1ad3      	subs	r3, r2, r3
 8002086:	68fa      	ldr	r2, [r7, #12]
 8002088:	429a      	cmp	r2, r3
 800208a:	d8f7      	bhi.n	800207c <HAL_Delay+0x28>
  {
  }
}
 800208c:	bf00      	nop
 800208e:	bf00      	nop
 8002090:	3710      	adds	r7, #16
 8002092:	46bd      	mov	sp, r7
 8002094:	bd80      	pop	{r7, pc}
 8002096:	bf00      	nop
 8002098:	20000008 	.word	0x20000008

0800209c <__NVIC_SetPriorityGrouping>:
{
 800209c:	b480      	push	{r7}
 800209e:	b085      	sub	sp, #20
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	f003 0307 	and.w	r3, r3, #7
 80020aa:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80020ac:	4b0c      	ldr	r3, [pc, #48]	; (80020e0 <__NVIC_SetPriorityGrouping+0x44>)
 80020ae:	68db      	ldr	r3, [r3, #12]
 80020b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80020b2:	68ba      	ldr	r2, [r7, #8]
 80020b4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80020b8:	4013      	ands	r3, r2
 80020ba:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80020c0:	68bb      	ldr	r3, [r7, #8]
 80020c2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80020c4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80020c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80020cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80020ce:	4a04      	ldr	r2, [pc, #16]	; (80020e0 <__NVIC_SetPriorityGrouping+0x44>)
 80020d0:	68bb      	ldr	r3, [r7, #8]
 80020d2:	60d3      	str	r3, [r2, #12]
}
 80020d4:	bf00      	nop
 80020d6:	3714      	adds	r7, #20
 80020d8:	46bd      	mov	sp, r7
 80020da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020de:	4770      	bx	lr
 80020e0:	e000ed00 	.word	0xe000ed00

080020e4 <__NVIC_GetPriorityGrouping>:
{
 80020e4:	b480      	push	{r7}
 80020e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020e8:	4b04      	ldr	r3, [pc, #16]	; (80020fc <__NVIC_GetPriorityGrouping+0x18>)
 80020ea:	68db      	ldr	r3, [r3, #12]
 80020ec:	0a1b      	lsrs	r3, r3, #8
 80020ee:	f003 0307 	and.w	r3, r3, #7
}
 80020f2:	4618      	mov	r0, r3
 80020f4:	46bd      	mov	sp, r7
 80020f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fa:	4770      	bx	lr
 80020fc:	e000ed00 	.word	0xe000ed00

08002100 <__NVIC_EnableIRQ>:
{
 8002100:	b480      	push	{r7}
 8002102:	b083      	sub	sp, #12
 8002104:	af00      	add	r7, sp, #0
 8002106:	4603      	mov	r3, r0
 8002108:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800210a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800210e:	2b00      	cmp	r3, #0
 8002110:	db0b      	blt.n	800212a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002112:	79fb      	ldrb	r3, [r7, #7]
 8002114:	f003 021f 	and.w	r2, r3, #31
 8002118:	4907      	ldr	r1, [pc, #28]	; (8002138 <__NVIC_EnableIRQ+0x38>)
 800211a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800211e:	095b      	lsrs	r3, r3, #5
 8002120:	2001      	movs	r0, #1
 8002122:	fa00 f202 	lsl.w	r2, r0, r2
 8002126:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800212a:	bf00      	nop
 800212c:	370c      	adds	r7, #12
 800212e:	46bd      	mov	sp, r7
 8002130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002134:	4770      	bx	lr
 8002136:	bf00      	nop
 8002138:	e000e100 	.word	0xe000e100

0800213c <__NVIC_SetPriority>:
{
 800213c:	b480      	push	{r7}
 800213e:	b083      	sub	sp, #12
 8002140:	af00      	add	r7, sp, #0
 8002142:	4603      	mov	r3, r0
 8002144:	6039      	str	r1, [r7, #0]
 8002146:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002148:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800214c:	2b00      	cmp	r3, #0
 800214e:	db0a      	blt.n	8002166 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002150:	683b      	ldr	r3, [r7, #0]
 8002152:	b2da      	uxtb	r2, r3
 8002154:	490c      	ldr	r1, [pc, #48]	; (8002188 <__NVIC_SetPriority+0x4c>)
 8002156:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800215a:	0112      	lsls	r2, r2, #4
 800215c:	b2d2      	uxtb	r2, r2
 800215e:	440b      	add	r3, r1
 8002160:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002164:	e00a      	b.n	800217c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002166:	683b      	ldr	r3, [r7, #0]
 8002168:	b2da      	uxtb	r2, r3
 800216a:	4908      	ldr	r1, [pc, #32]	; (800218c <__NVIC_SetPriority+0x50>)
 800216c:	79fb      	ldrb	r3, [r7, #7]
 800216e:	f003 030f 	and.w	r3, r3, #15
 8002172:	3b04      	subs	r3, #4
 8002174:	0112      	lsls	r2, r2, #4
 8002176:	b2d2      	uxtb	r2, r2
 8002178:	440b      	add	r3, r1
 800217a:	761a      	strb	r2, [r3, #24]
}
 800217c:	bf00      	nop
 800217e:	370c      	adds	r7, #12
 8002180:	46bd      	mov	sp, r7
 8002182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002186:	4770      	bx	lr
 8002188:	e000e100 	.word	0xe000e100
 800218c:	e000ed00 	.word	0xe000ed00

08002190 <NVIC_EncodePriority>:
{
 8002190:	b480      	push	{r7}
 8002192:	b089      	sub	sp, #36	; 0x24
 8002194:	af00      	add	r7, sp, #0
 8002196:	60f8      	str	r0, [r7, #12]
 8002198:	60b9      	str	r1, [r7, #8]
 800219a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	f003 0307 	and.w	r3, r3, #7
 80021a2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80021a4:	69fb      	ldr	r3, [r7, #28]
 80021a6:	f1c3 0307 	rsb	r3, r3, #7
 80021aa:	2b04      	cmp	r3, #4
 80021ac:	bf28      	it	cs
 80021ae:	2304      	movcs	r3, #4
 80021b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021b2:	69fb      	ldr	r3, [r7, #28]
 80021b4:	3304      	adds	r3, #4
 80021b6:	2b06      	cmp	r3, #6
 80021b8:	d902      	bls.n	80021c0 <NVIC_EncodePriority+0x30>
 80021ba:	69fb      	ldr	r3, [r7, #28]
 80021bc:	3b03      	subs	r3, #3
 80021be:	e000      	b.n	80021c2 <NVIC_EncodePriority+0x32>
 80021c0:	2300      	movs	r3, #0
 80021c2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021c4:	f04f 32ff 	mov.w	r2, #4294967295
 80021c8:	69bb      	ldr	r3, [r7, #24]
 80021ca:	fa02 f303 	lsl.w	r3, r2, r3
 80021ce:	43da      	mvns	r2, r3
 80021d0:	68bb      	ldr	r3, [r7, #8]
 80021d2:	401a      	ands	r2, r3
 80021d4:	697b      	ldr	r3, [r7, #20]
 80021d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021d8:	f04f 31ff 	mov.w	r1, #4294967295
 80021dc:	697b      	ldr	r3, [r7, #20]
 80021de:	fa01 f303 	lsl.w	r3, r1, r3
 80021e2:	43d9      	mvns	r1, r3
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021e8:	4313      	orrs	r3, r2
}
 80021ea:	4618      	mov	r0, r3
 80021ec:	3724      	adds	r7, #36	; 0x24
 80021ee:	46bd      	mov	sp, r7
 80021f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f4:	4770      	bx	lr

080021f6 <HAL_NVIC_SetPriorityGrouping>:
  *                                    0 bit  for subpriority
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
 80021f6:	b580      	push	{r7, lr}
 80021f8:	b082      	sub	sp, #8
 80021fa:	af00      	add	r7, sp, #0
 80021fc:	6078      	str	r0, [r7, #4]
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
 80021fe:	6878      	ldr	r0, [r7, #4]
 8002200:	f7ff ff4c 	bl	800209c <__NVIC_SetPriorityGrouping>
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002204:	bf00      	nop
 8002206:	3708      	adds	r7, #8
 8002208:	46bd      	mov	sp, r7
 800220a:	bd80      	pop	{r7, pc}

0800220c <HAL_NVIC_SetPriority>:
  * @param  SubPriority: the subpriority level for the IRQ channel.
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
 800220c:	b580      	push	{r7, lr}
 800220e:	b086      	sub	sp, #24
 8002210:	af00      	add	r7, sp, #0
 8002212:	4603      	mov	r3, r0
 8002214:	60b9      	str	r1, [r7, #8]
 8002216:	607a      	str	r2, [r7, #4]
 8002218:	73fb      	strb	r3, [r7, #15]
{
 800221a:	2300      	movs	r3, #0
 800221c:	617b      	str	r3, [r7, #20]
  uint32_t prioritygroup = 0x00;

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

 800221e:	f7ff ff61 	bl	80020e4 <__NVIC_GetPriorityGrouping>
 8002222:	6178      	str	r0, [r7, #20]
  prioritygroup = NVIC_GetPriorityGrouping();

 8002224:	687a      	ldr	r2, [r7, #4]
 8002226:	68b9      	ldr	r1, [r7, #8]
 8002228:	6978      	ldr	r0, [r7, #20]
 800222a:	f7ff ffb1 	bl	8002190 <NVIC_EncodePriority>
 800222e:	4602      	mov	r2, r0
 8002230:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002234:	4611      	mov	r1, r2
 8002236:	4618      	mov	r0, r3
 8002238:	f7ff ff80 	bl	800213c <__NVIC_SetPriority>
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800223c:	bf00      	nop
 800223e:	3718      	adds	r7, #24
 8002240:	46bd      	mov	sp, r7
 8002242:	bd80      	pop	{r7, pc}

08002244 <HAL_NVIC_EnableIRQ>:
  * @param  IRQn External interrupt number.
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
 8002244:	b580      	push	{r7, lr}
 8002246:	b082      	sub	sp, #8
 8002248:	af00      	add	r7, sp, #0
 800224a:	4603      	mov	r3, r0
 800224c:	71fb      	strb	r3, [r7, #7]
{
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
 800224e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002252:	4618      	mov	r0, r3
 8002254:	f7ff ff54 	bl	8002100 <__NVIC_EnableIRQ>
  NVIC_EnableIRQ(IRQn);
 8002258:	bf00      	nop
 800225a:	3708      	adds	r7, #8
 800225c:	46bd      	mov	sp, r7
 800225e:	bd80      	pop	{r7, pc}

08002260 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b082      	sub	sp, #8
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d101      	bne.n	8002272 <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 800226e:	2301      	movs	r3, #1
 8002270:	e0ac      	b.n	80023cc <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	4618      	mov	r0, r3
 8002278:	f000 f8b2 	bl	80023e0 <DFSDM_GetChannelFromInstance>
 800227c:	4603      	mov	r3, r0
 800227e:	4a55      	ldr	r2, [pc, #340]	; (80023d4 <HAL_DFSDM_ChannelInit+0x174>)
 8002280:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002284:	2b00      	cmp	r3, #0
 8002286:	d001      	beq.n	800228c <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 8002288:	2301      	movs	r3, #1
 800228a:	e09f      	b.n	80023cc <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 800228c:	6878      	ldr	r0, [r7, #4]
 800228e:	f7ff f9f9 	bl	8001684 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 8002292:	4b51      	ldr	r3, [pc, #324]	; (80023d8 <HAL_DFSDM_ChannelInit+0x178>)
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	3301      	adds	r3, #1
 8002298:	4a4f      	ldr	r2, [pc, #316]	; (80023d8 <HAL_DFSDM_ChannelInit+0x178>)
 800229a:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 800229c:	4b4e      	ldr	r3, [pc, #312]	; (80023d8 <HAL_DFSDM_ChannelInit+0x178>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	2b01      	cmp	r3, #1
 80022a2:	d125      	bne.n	80022f0 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 80022a4:	4b4d      	ldr	r3, [pc, #308]	; (80023dc <HAL_DFSDM_ChannelInit+0x17c>)
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	4a4c      	ldr	r2, [pc, #304]	; (80023dc <HAL_DFSDM_ChannelInit+0x17c>)
 80022aa:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80022ae:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 80022b0:	4b4a      	ldr	r3, [pc, #296]	; (80023dc <HAL_DFSDM_ChannelInit+0x17c>)
 80022b2:	681a      	ldr	r2, [r3, #0]
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	689b      	ldr	r3, [r3, #8]
 80022b8:	4948      	ldr	r1, [pc, #288]	; (80023dc <HAL_DFSDM_ChannelInit+0x17c>)
 80022ba:	4313      	orrs	r3, r2
 80022bc:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 80022be:	4b47      	ldr	r3, [pc, #284]	; (80023dc <HAL_DFSDM_ChannelInit+0x17c>)
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	4a46      	ldr	r2, [pc, #280]	; (80023dc <HAL_DFSDM_ChannelInit+0x17c>)
 80022c4:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 80022c8:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	791b      	ldrb	r3, [r3, #4]
 80022ce:	2b01      	cmp	r3, #1
 80022d0:	d108      	bne.n	80022e4 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 80022d2:	4b42      	ldr	r3, [pc, #264]	; (80023dc <HAL_DFSDM_ChannelInit+0x17c>)
 80022d4:	681a      	ldr	r2, [r3, #0]
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	68db      	ldr	r3, [r3, #12]
 80022da:	3b01      	subs	r3, #1
 80022dc:	041b      	lsls	r3, r3, #16
 80022de:	493f      	ldr	r1, [pc, #252]	; (80023dc <HAL_DFSDM_ChannelInit+0x17c>)
 80022e0:	4313      	orrs	r3, r2
 80022e2:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 80022e4:	4b3d      	ldr	r3, [pc, #244]	; (80023dc <HAL_DFSDM_ChannelInit+0x17c>)
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	4a3c      	ldr	r2, [pc, #240]	; (80023dc <HAL_DFSDM_ChannelInit+0x17c>)
 80022ea:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80022ee:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	681a      	ldr	r2, [r3, #0]
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	f422 4271 	bic.w	r2, r2, #61696	; 0xf100
 80022fe:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	6819      	ldr	r1, [r3, #0]
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 800230e:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8002314:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	430a      	orrs	r2, r1
 800231c:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	681a      	ldr	r2, [r3, #0]
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f022 020f 	bic.w	r2, r2, #15
 800232c:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	6819      	ldr	r1, [r3, #0]
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 800233c:	431a      	orrs	r2, r3
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	430a      	orrs	r2, r1
 8002344:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	689a      	ldr	r2, [r3, #8]
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f422 025f 	bic.w	r2, r2, #14614528	; 0xdf0000
 8002354:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	6899      	ldr	r1, [r3, #8]
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002364:	3b01      	subs	r3, #1
 8002366:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8002368:	431a      	orrs	r2, r3
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	430a      	orrs	r2, r1
 8002370:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	685a      	ldr	r2, [r3, #4]
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	f002 0207 	and.w	r2, r2, #7
 8002380:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	6859      	ldr	r1, [r3, #4]
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800238c:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002392:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8002394:	431a      	orrs	r2, r3
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	430a      	orrs	r2, r1
 800239c:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	681a      	ldr	r2, [r3, #0]
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80023ac:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	2201      	movs	r2, #1
 80023b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	4618      	mov	r0, r3
 80023bc:	f000 f810 	bl	80023e0 <DFSDM_GetChannelFromInstance>
 80023c0:	4602      	mov	r2, r0
 80023c2:	4904      	ldr	r1, [pc, #16]	; (80023d4 <HAL_DFSDM_ChannelInit+0x174>)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 80023ca:	2300      	movs	r3, #0
}
 80023cc:	4618      	mov	r0, r3
 80023ce:	3708      	adds	r7, #8
 80023d0:	46bd      	mov	sp, r7
 80023d2:	bd80      	pop	{r7, pc}
 80023d4:	2000080c 	.word	0x2000080c
 80023d8:	20000808 	.word	0x20000808
 80023dc:	40016000 	.word	0x40016000

080023e0 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 80023e0:	b480      	push	{r7}
 80023e2:	b085      	sub	sp, #20
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	4a1c      	ldr	r2, [pc, #112]	; (800245c <DFSDM_GetChannelFromInstance+0x7c>)
 80023ec:	4293      	cmp	r3, r2
 80023ee:	d102      	bne.n	80023f6 <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 80023f0:	2300      	movs	r3, #0
 80023f2:	60fb      	str	r3, [r7, #12]
 80023f4:	e02b      	b.n	800244e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	4a19      	ldr	r2, [pc, #100]	; (8002460 <DFSDM_GetChannelFromInstance+0x80>)
 80023fa:	4293      	cmp	r3, r2
 80023fc:	d102      	bne.n	8002404 <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 80023fe:	2301      	movs	r3, #1
 8002400:	60fb      	str	r3, [r7, #12]
 8002402:	e024      	b.n	800244e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	4a17      	ldr	r2, [pc, #92]	; (8002464 <DFSDM_GetChannelFromInstance+0x84>)
 8002408:	4293      	cmp	r3, r2
 800240a:	d102      	bne.n	8002412 <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 800240c:	2302      	movs	r3, #2
 800240e:	60fb      	str	r3, [r7, #12]
 8002410:	e01d      	b.n	800244e <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	4a14      	ldr	r2, [pc, #80]	; (8002468 <DFSDM_GetChannelFromInstance+0x88>)
 8002416:	4293      	cmp	r3, r2
 8002418:	d102      	bne.n	8002420 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 800241a:	2304      	movs	r3, #4
 800241c:	60fb      	str	r3, [r7, #12]
 800241e:	e016      	b.n	800244e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	4a12      	ldr	r2, [pc, #72]	; (800246c <DFSDM_GetChannelFromInstance+0x8c>)
 8002424:	4293      	cmp	r3, r2
 8002426:	d102      	bne.n	800242e <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 8002428:	2305      	movs	r3, #5
 800242a:	60fb      	str	r3, [r7, #12]
 800242c:	e00f      	b.n	800244e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	4a0f      	ldr	r2, [pc, #60]	; (8002470 <DFSDM_GetChannelFromInstance+0x90>)
 8002432:	4293      	cmp	r3, r2
 8002434:	d102      	bne.n	800243c <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 8002436:	2306      	movs	r3, #6
 8002438:	60fb      	str	r3, [r7, #12]
 800243a:	e008      	b.n	800244e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	4a0d      	ldr	r2, [pc, #52]	; (8002474 <DFSDM_GetChannelFromInstance+0x94>)
 8002440:	4293      	cmp	r3, r2
 8002442:	d102      	bne.n	800244a <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 8002444:	2307      	movs	r3, #7
 8002446:	60fb      	str	r3, [r7, #12]
 8002448:	e001      	b.n	800244e <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 800244a:	2303      	movs	r3, #3
 800244c:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 800244e:	68fb      	ldr	r3, [r7, #12]
}
 8002450:	4618      	mov	r0, r3
 8002452:	3714      	adds	r7, #20
 8002454:	46bd      	mov	sp, r7
 8002456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245a:	4770      	bx	lr
 800245c:	40016000 	.word	0x40016000
 8002460:	40016020 	.word	0x40016020
 8002464:	40016040 	.word	0x40016040
 8002468:	40016080 	.word	0x40016080
 800246c:	400160a0 	.word	0x400160a0
 8002470:	400160c0 	.word	0x400160c0
 8002474:	400160e0 	.word	0x400160e0

08002478 <HAL_DMA_Abort>:
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;
 8002478:	b480      	push	{r7}
 800247a:	b085      	sub	sp, #20
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]

 8002480:	2300      	movs	r3, #0
 8002482:	73fb      	strb	r3, [r7, #15]
  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
  {
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800248a:	b2db      	uxtb	r3, r3
 800248c:	2b02      	cmp	r3, #2
 800248e:	d008      	beq.n	80024a2 <HAL_DMA_Abort+0x2a>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;

 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	2204      	movs	r2, #4
 8002494:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);

 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	2200      	movs	r2, #0
 800249a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    return HAL_ERROR;
  }
 800249e:	2301      	movs	r3, #1
 80024a0:	e022      	b.n	80024e8 <HAL_DMA_Abort+0x70>
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));

 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	681a      	ldr	r2, [r3, #0]
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f022 020e 	bic.w	r2, r2, #14
 80024b0:	601a      	str	r2, [r3, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);

 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	681a      	ldr	r2, [r3, #0]
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f022 0201 	bic.w	r2, r2, #1
 80024c0:	601a      	str	r2, [r3, #0]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));

 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024c6:	f003 021c 	and.w	r2, r3, #28
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024ce:	2101      	movs	r1, #1
 80024d0:	fa01 f202 	lsl.w	r2, r1, r2
 80024d4:	605a      	str	r2, [r3, #4]

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;

 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	2201      	movs	r2, #1
 80024da:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);

 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	2200      	movs	r2, #0
 80024e2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    return status;
  }
 80024e6:	7bfb      	ldrb	r3, [r7, #15]
}

 80024e8:	4618      	mov	r0, r3
 80024ea:	3714      	adds	r7, #20
 80024ec:	46bd      	mov	sp, r7
 80024ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f2:	4770      	bx	lr

080024f4 <HAL_DMA_Abort_IT>:
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b084      	sub	sp, #16
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]

 80024fc:	2300      	movs	r3, #0
 80024fe:	73fb      	strb	r3, [r7, #15]
  if(HAL_DMA_STATE_BUSY != hdma->State)
  {
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002506:	b2db      	uxtb	r3, r3
 8002508:	2b02      	cmp	r3, #2
 800250a:	d005      	beq.n	8002518 <HAL_DMA_Abort_IT+0x24>
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;

 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2204      	movs	r2, #4
 8002510:	63da      	str	r2, [r3, #60]	; 0x3c
    status = HAL_ERROR;
  }
 8002512:	2301      	movs	r3, #1
 8002514:	73fb      	strb	r3, [r7, #15]
 8002516:	e029      	b.n	800256c <HAL_DMA_Abort_IT+0x78>
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));

 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	681a      	ldr	r2, [r3, #0]
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f022 020e 	bic.w	r2, r2, #14
 8002526:	601a      	str	r2, [r3, #0]
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);

 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	681a      	ldr	r2, [r3, #0]
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f022 0201 	bic.w	r2, r2, #1
 8002536:	601a      	str	r2, [r3, #0]
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800253c:	f003 021c 	and.w	r2, r3, #28
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002544:	2101      	movs	r1, #1
 8002546:	fa01 f202 	lsl.w	r2, r1, r2
 800254a:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;

 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	2201      	movs	r2, #1
 8002550:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);

 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	2200      	movs	r2, #0
 8002558:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
    {
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002560:	2b00      	cmp	r3, #0
 8002562:	d003      	beq.n	800256c <HAL_DMA_Abort_IT+0x78>
      hdma->XferAbortCallback(hdma);
    }
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002568:	6878      	ldr	r0, [r7, #4]
 800256a:	4798      	blx	r3
  }
  return status;
}
 800256c:	7bfb      	ldrb	r3, [r7, #15]

 800256e:	4618      	mov	r0, r3
 8002570:	3710      	adds	r7, #16
 8002572:	46bd      	mov	sp, r7
 8002574:	bd80      	pop	{r7, pc}
	...

08002578 <HAL_GPIO_Init>:
 ===============================================================================

@endverbatim
  * @{
  */

 8002578:	b480      	push	{r7}
 800257a:	b087      	sub	sp, #28
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
 8002580:	6039      	str	r1, [r7, #0]
/**
 8002582:	2300      	movs	r3, #0
 8002584:	617b      	str	r3, [r7, #20]
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
  uint32_t position = 0x00u;
  uint32_t iocurrent;
 8002586:	e17f      	b.n	8002888 <HAL_GPIO_Init+0x310>
  uint32_t temp;

  /* Check the parameters */
 8002588:	683b      	ldr	r3, [r7, #0]
 800258a:	681a      	ldr	r2, [r3, #0]
 800258c:	2101      	movs	r1, #1
 800258e:	697b      	ldr	r3, [r7, #20]
 8002590:	fa01 f303 	lsl.w	r3, r1, r3
 8002594:	4013      	ands	r3, r2
 8002596:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	2b00      	cmp	r3, #0
 800259c:	f000 8171 	beq.w	8002882 <HAL_GPIO_Init+0x30a>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
 80025a0:	683b      	ldr	r3, [r7, #0]
 80025a2:	685b      	ldr	r3, [r3, #4]
 80025a4:	f003 0303 	and.w	r3, r3, #3
 80025a8:	2b01      	cmp	r3, #1
 80025aa:	d005      	beq.n	80025b8 <HAL_GPIO_Init+0x40>
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	685b      	ldr	r3, [r3, #4]
 80025b0:	f003 0303 	and.w	r3, r3, #3
 80025b4:	2b02      	cmp	r3, #2
 80025b6:	d130      	bne.n	800261a <HAL_GPIO_Init+0xa2>
  while (((GPIO_Init->Pin) >> position) != 0x00u)
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);

    if (iocurrent != 0x00u)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	689b      	ldr	r3, [r3, #8]
 80025bc:	613b      	str	r3, [r7, #16]
    {
 80025be:	697b      	ldr	r3, [r7, #20]
 80025c0:	005b      	lsls	r3, r3, #1
 80025c2:	2203      	movs	r2, #3
 80025c4:	fa02 f303 	lsl.w	r3, r2, r3
 80025c8:	43db      	mvns	r3, r3
 80025ca:	693a      	ldr	r2, [r7, #16]
 80025cc:	4013      	ands	r3, r2
 80025ce:	613b      	str	r3, [r7, #16]
      /*--------------------- GPIO Mode Configuration ------------------------*/
 80025d0:	683b      	ldr	r3, [r7, #0]
 80025d2:	68da      	ldr	r2, [r3, #12]
 80025d4:	697b      	ldr	r3, [r7, #20]
 80025d6:	005b      	lsls	r3, r3, #1
 80025d8:	fa02 f303 	lsl.w	r3, r2, r3
 80025dc:	693a      	ldr	r2, [r7, #16]
 80025de:	4313      	orrs	r3, r2
 80025e0:	613b      	str	r3, [r7, #16]
      /* In case of Output or Alternate function mode selection */
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	693a      	ldr	r2, [r7, #16]
 80025e6:	609a      	str	r2, [r3, #8]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	685b      	ldr	r3, [r3, #4]
 80025ec:	613b      	str	r3, [r7, #16]
        /* Check the Speed parameter */
 80025ee:	2201      	movs	r2, #1
 80025f0:	697b      	ldr	r3, [r7, #20]
 80025f2:	fa02 f303 	lsl.w	r3, r2, r3
 80025f6:	43db      	mvns	r3, r3
 80025f8:	693a      	ldr	r2, [r7, #16]
 80025fa:	4013      	ands	r3, r2
 80025fc:	613b      	str	r3, [r7, #16]
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	685b      	ldr	r3, [r3, #4]
 8002602:	091b      	lsrs	r3, r3, #4
 8002604:	f003 0201 	and.w	r2, r3, #1
 8002608:	697b      	ldr	r3, [r7, #20]
 800260a:	fa02 f303 	lsl.w	r3, r2, r3
 800260e:	693a      	ldr	r2, [r7, #16]
 8002610:	4313      	orrs	r3, r2
 8002612:	613b      	str	r3, [r7, #16]
        /* Configure the IO Speed */
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	693a      	ldr	r2, [r7, #16]
 8002618:	605a      	str	r2, [r3, #4]
        temp = GPIOx->OSPEEDR;
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
        temp |= (GPIO_Init->Speed << (position * 2u));
        GPIOx->OSPEEDR = temp;

        /* Configure the IO Output Type */
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	685b      	ldr	r3, [r3, #4]
 800261e:	f003 0303 	and.w	r3, r3, #3
 8002622:	2b03      	cmp	r3, #3
 8002624:	d118      	bne.n	8002658 <HAL_GPIO_Init+0xe0>
        temp = GPIOx->OTYPER;
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800262a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800262c:	2201      	movs	r2, #1
 800262e:	697b      	ldr	r3, [r7, #20]
 8002630:	fa02 f303 	lsl.w	r3, r2, r3
 8002634:	43db      	mvns	r3, r3
 8002636:	693a      	ldr	r2, [r7, #16]
 8002638:	4013      	ands	r3, r2
 800263a:	613b      	str	r3, [r7, #16]
      }
 800263c:	683b      	ldr	r3, [r7, #0]
 800263e:	685b      	ldr	r3, [r3, #4]
 8002640:	08db      	lsrs	r3, r3, #3
 8002642:	f003 0201 	and.w	r2, r3, #1
 8002646:	697b      	ldr	r3, [r7, #20]
 8002648:	fa02 f303 	lsl.w	r3, r2, r3
 800264c:	693a      	ldr	r2, [r7, #16]
 800264e:	4313      	orrs	r3, r2
 8002650:	613b      	str	r3, [r7, #16]

 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	693a      	ldr	r2, [r7, #16]
 8002656:	62da      	str	r2, [r3, #44]	; 0x2c
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
      {
        /* Configure the IO Output Type */
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	685b      	ldr	r3, [r3, #4]
 800265c:	f003 0303 	and.w	r3, r3, #3
 8002660:	2b03      	cmp	r3, #3
 8002662:	d017      	beq.n	8002694 <HAL_GPIO_Init+0x11c>
        temp = GPIOx->ASCR;
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
        GPIOx->ASCR = temp;
      }
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	68db      	ldr	r3, [r3, #12]
 8002668:	613b      	str	r3, [r7, #16]

 800266a:	697b      	ldr	r3, [r7, #20]
 800266c:	005b      	lsls	r3, r3, #1
 800266e:	2203      	movs	r2, #3
 8002670:	fa02 f303 	lsl.w	r3, r2, r3
 8002674:	43db      	mvns	r3, r3
 8002676:	693a      	ldr	r2, [r7, #16]
 8002678:	4013      	ands	r3, r2
 800267a:	613b      	str	r3, [r7, #16]
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	689a      	ldr	r2, [r3, #8]
 8002680:	697b      	ldr	r3, [r7, #20]
 8002682:	005b      	lsls	r3, r3, #1
 8002684:	fa02 f303 	lsl.w	r3, r2, r3
 8002688:	693a      	ldr	r2, [r7, #16]
 800268a:	4313      	orrs	r3, r2
 800268c:	613b      	str	r3, [r7, #16]

 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	693a      	ldr	r2, [r7, #16]
 8002692:	60da      	str	r2, [r3, #12]
      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002694:	683b      	ldr	r3, [r7, #0]
 8002696:	685b      	ldr	r3, [r3, #4]
 8002698:	f003 0303 	and.w	r3, r3, #3
 800269c:	2b02      	cmp	r3, #2
 800269e:	d123      	bne.n	80026e8 <HAL_GPIO_Init+0x170>

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 80026a0:	697b      	ldr	r3, [r7, #20]
 80026a2:	08da      	lsrs	r2, r3, #3
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	3208      	adds	r2, #8
 80026a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80026ac:	613b      	str	r3, [r7, #16]
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 80026ae:	697b      	ldr	r3, [r7, #20]
 80026b0:	f003 0307 	and.w	r3, r3, #7
 80026b4:	009b      	lsls	r3, r3, #2
 80026b6:	220f      	movs	r2, #15
 80026b8:	fa02 f303 	lsl.w	r3, r2, r3
 80026bc:	43db      	mvns	r3, r3
 80026be:	693a      	ldr	r2, [r7, #16]
 80026c0:	4013      	ands	r3, r2
 80026c2:	613b      	str	r3, [r7, #16]

 80026c4:	683b      	ldr	r3, [r7, #0]
 80026c6:	691a      	ldr	r2, [r3, #16]
 80026c8:	697b      	ldr	r3, [r7, #20]
 80026ca:	f003 0307 	and.w	r3, r3, #7
 80026ce:	009b      	lsls	r3, r3, #2
 80026d0:	fa02 f303 	lsl.w	r3, r2, r3
 80026d4:	693a      	ldr	r2, [r7, #16]
 80026d6:	4313      	orrs	r3, r2
 80026d8:	613b      	str	r3, [r7, #16]
        /* Configure Alternate function mapped with the current IO */
 80026da:	697b      	ldr	r3, [r7, #20]
 80026dc:	08da      	lsrs	r2, r3, #3
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	3208      	adds	r2, #8
 80026e2:	6939      	ldr	r1, [r7, #16]
 80026e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        temp = GPIOx->AFR[position >> 3u];
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
        GPIOx->AFR[position >> 3u] = temp;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	613b      	str	r3, [r7, #16]
      }
 80026ee:	697b      	ldr	r3, [r7, #20]
 80026f0:	005b      	lsls	r3, r3, #1
 80026f2:	2203      	movs	r2, #3
 80026f4:	fa02 f303 	lsl.w	r3, r2, r3
 80026f8:	43db      	mvns	r3, r3
 80026fa:	693a      	ldr	r2, [r7, #16]
 80026fc:	4013      	ands	r3, r2
 80026fe:	613b      	str	r3, [r7, #16]

 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	685b      	ldr	r3, [r3, #4]
 8002704:	f003 0203 	and.w	r2, r3, #3
 8002708:	697b      	ldr	r3, [r7, #20]
 800270a:	005b      	lsls	r3, r3, #1
 800270c:	fa02 f303 	lsl.w	r3, r2, r3
 8002710:	693a      	ldr	r2, [r7, #16]
 8002712:	4313      	orrs	r3, r2
 8002714:	613b      	str	r3, [r7, #16]
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	693a      	ldr	r2, [r7, #16]
 800271a:	601a      	str	r2, [r3, #0]
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
      GPIOx->MODER = temp;
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	685b      	ldr	r3, [r3, #4]
 8002720:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002724:	2b00      	cmp	r3, #0
 8002726:	f000 80ac 	beq.w	8002882 <HAL_GPIO_Init+0x30a>

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
 800272a:	4b5f      	ldr	r3, [pc, #380]	; (80028a8 <HAL_GPIO_Init+0x330>)
 800272c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800272e:	4a5e      	ldr	r2, [pc, #376]	; (80028a8 <HAL_GPIO_Init+0x330>)
 8002730:	f043 0301 	orr.w	r3, r3, #1
 8002734:	6613      	str	r3, [r2, #96]	; 0x60
 8002736:	4b5c      	ldr	r3, [pc, #368]	; (80028a8 <HAL_GPIO_Init+0x330>)
 8002738:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800273a:	f003 0301 	and.w	r3, r3, #1
 800273e:	60bb      	str	r3, [r7, #8]
 8002740:	68bb      	ldr	r3, [r7, #8]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
 8002742:	4a5a      	ldr	r2, [pc, #360]	; (80028ac <HAL_GPIO_Init+0x334>)
 8002744:	697b      	ldr	r3, [r7, #20]
 8002746:	089b      	lsrs	r3, r3, #2
 8002748:	3302      	adds	r3, #2
 800274a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800274e:	613b      	str	r3, [r7, #16]
        /* Enable SYSCFG Clock */
 8002750:	697b      	ldr	r3, [r7, #20]
 8002752:	f003 0303 	and.w	r3, r3, #3
 8002756:	009b      	lsls	r3, r3, #2
 8002758:	220f      	movs	r2, #15
 800275a:	fa02 f303 	lsl.w	r3, r2, r3
 800275e:	43db      	mvns	r3, r3
 8002760:	693a      	ldr	r2, [r7, #16]
 8002762:	4013      	ands	r3, r2
 8002764:	613b      	str	r3, [r7, #16]
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800276c:	d025      	beq.n	80027ba <HAL_GPIO_Init+0x242>
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	4a4f      	ldr	r2, [pc, #316]	; (80028b0 <HAL_GPIO_Init+0x338>)
 8002772:	4293      	cmp	r3, r2
 8002774:	d01f      	beq.n	80027b6 <HAL_GPIO_Init+0x23e>
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	4a4e      	ldr	r2, [pc, #312]	; (80028b4 <HAL_GPIO_Init+0x33c>)
 800277a:	4293      	cmp	r3, r2
 800277c:	d019      	beq.n	80027b2 <HAL_GPIO_Init+0x23a>
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	4a4d      	ldr	r2, [pc, #308]	; (80028b8 <HAL_GPIO_Init+0x340>)
 8002782:	4293      	cmp	r3, r2
 8002784:	d013      	beq.n	80027ae <HAL_GPIO_Init+0x236>
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	4a4c      	ldr	r2, [pc, #304]	; (80028bc <HAL_GPIO_Init+0x344>)
 800278a:	4293      	cmp	r3, r2
 800278c:	d00d      	beq.n	80027aa <HAL_GPIO_Init+0x232>
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	4a4b      	ldr	r2, [pc, #300]	; (80028c0 <HAL_GPIO_Init+0x348>)
 8002792:	4293      	cmp	r3, r2
 8002794:	d007      	beq.n	80027a6 <HAL_GPIO_Init+0x22e>
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	4a4a      	ldr	r2, [pc, #296]	; (80028c4 <HAL_GPIO_Init+0x34c>)
 800279a:	4293      	cmp	r3, r2
 800279c:	d101      	bne.n	80027a2 <HAL_GPIO_Init+0x22a>
 800279e:	2306      	movs	r3, #6
 80027a0:	e00c      	b.n	80027bc <HAL_GPIO_Init+0x244>
 80027a2:	2307      	movs	r3, #7
 80027a4:	e00a      	b.n	80027bc <HAL_GPIO_Init+0x244>
 80027a6:	2305      	movs	r3, #5
 80027a8:	e008      	b.n	80027bc <HAL_GPIO_Init+0x244>
 80027aa:	2304      	movs	r3, #4
 80027ac:	e006      	b.n	80027bc <HAL_GPIO_Init+0x244>
 80027ae:	2303      	movs	r3, #3
 80027b0:	e004      	b.n	80027bc <HAL_GPIO_Init+0x244>
 80027b2:	2302      	movs	r3, #2
 80027b4:	e002      	b.n	80027bc <HAL_GPIO_Init+0x244>
 80027b6:	2301      	movs	r3, #1
 80027b8:	e000      	b.n	80027bc <HAL_GPIO_Init+0x244>
 80027ba:	2300      	movs	r3, #0
 80027bc:	697a      	ldr	r2, [r7, #20]
 80027be:	f002 0203 	and.w	r2, r2, #3
 80027c2:	0092      	lsls	r2, r2, #2
 80027c4:	4093      	lsls	r3, r2
 80027c6:	693a      	ldr	r2, [r7, #16]
 80027c8:	4313      	orrs	r3, r2
 80027ca:	613b      	str	r3, [r7, #16]

 80027cc:	4937      	ldr	r1, [pc, #220]	; (80028ac <HAL_GPIO_Init+0x334>)
 80027ce:	697b      	ldr	r3, [r7, #20]
 80027d0:	089b      	lsrs	r3, r3, #2
 80027d2:	3302      	adds	r3, #2
 80027d4:	693a      	ldr	r2, [r7, #16]
 80027d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        temp = SYSCFG->EXTICR[position >> 2u];
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80027da:	4b3b      	ldr	r3, [pc, #236]	; (80028c8 <HAL_GPIO_Init+0x350>)
 80027dc:	689b      	ldr	r3, [r3, #8]
 80027de:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	43db      	mvns	r3, r3
 80027e4:	693a      	ldr	r2, [r7, #16]
 80027e6:	4013      	ands	r3, r2
 80027e8:	613b      	str	r3, [r7, #16]

 80027ea:	683b      	ldr	r3, [r7, #0]
 80027ec:	685b      	ldr	r3, [r3, #4]
 80027ee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d003      	beq.n	80027fe <HAL_GPIO_Init+0x286>
        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80027f6:	693a      	ldr	r2, [r7, #16]
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	4313      	orrs	r3, r2
 80027fc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80027fe:	4a32      	ldr	r2, [pc, #200]	; (80028c8 <HAL_GPIO_Init+0x350>)
 8002800:	693b      	ldr	r3, [r7, #16]
 8002802:	6093      	str	r3, [r2, #8]
        {
          temp |= iocurrent;
 8002804:	4b30      	ldr	r3, [pc, #192]	; (80028c8 <HAL_GPIO_Init+0x350>)
 8002806:	68db      	ldr	r3, [r3, #12]
 8002808:	613b      	str	r3, [r7, #16]
        }
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	43db      	mvns	r3, r3
 800280e:	693a      	ldr	r2, [r7, #16]
 8002810:	4013      	ands	r3, r2
 8002812:	613b      	str	r3, [r7, #16]
        EXTI->IMR1 = temp;
 8002814:	683b      	ldr	r3, [r7, #0]
 8002816:	685b      	ldr	r3, [r3, #4]
 8002818:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800281c:	2b00      	cmp	r3, #0
 800281e:	d003      	beq.n	8002828 <HAL_GPIO_Init+0x2b0>

        temp = EXTI->EMR1;
 8002820:	693a      	ldr	r2, [r7, #16]
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	4313      	orrs	r3, r2
 8002826:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002828:	4a27      	ldr	r2, [pc, #156]	; (80028c8 <HAL_GPIO_Init+0x350>)
 800282a:	693b      	ldr	r3, [r7, #16]
 800282c:	60d3      	str	r3, [r2, #12]
        {
          temp |= iocurrent;
        }
 800282e:	4b26      	ldr	r3, [pc, #152]	; (80028c8 <HAL_GPIO_Init+0x350>)
 8002830:	685b      	ldr	r3, [r3, #4]
 8002832:	613b      	str	r3, [r7, #16]
        EXTI->EMR1 = temp;
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	43db      	mvns	r3, r3
 8002838:	693a      	ldr	r2, [r7, #16]
 800283a:	4013      	ands	r3, r2
 800283c:	613b      	str	r3, [r7, #16]

 800283e:	683b      	ldr	r3, [r7, #0]
 8002840:	685b      	ldr	r3, [r3, #4]
 8002842:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002846:	2b00      	cmp	r3, #0
 8002848:	d003      	beq.n	8002852 <HAL_GPIO_Init+0x2da>
        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800284a:	693a      	ldr	r2, [r7, #16]
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	4313      	orrs	r3, r2
 8002850:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002852:	4a1d      	ldr	r2, [pc, #116]	; (80028c8 <HAL_GPIO_Init+0x350>)
 8002854:	693b      	ldr	r3, [r7, #16]
 8002856:	6053      	str	r3, [r2, #4]
        {
          temp |= iocurrent;
 8002858:	4b1b      	ldr	r3, [pc, #108]	; (80028c8 <HAL_GPIO_Init+0x350>)
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	613b      	str	r3, [r7, #16]
        }
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	43db      	mvns	r3, r3
 8002862:	693a      	ldr	r2, [r7, #16]
 8002864:	4013      	ands	r3, r2
 8002866:	613b      	str	r3, [r7, #16]
        EXTI->RTSR1 = temp;
 8002868:	683b      	ldr	r3, [r7, #0]
 800286a:	685b      	ldr	r3, [r3, #4]
 800286c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002870:	2b00      	cmp	r3, #0
 8002872:	d003      	beq.n	800287c <HAL_GPIO_Init+0x304>

        temp = EXTI->FTSR1;
 8002874:	693a      	ldr	r2, [r7, #16]
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	4313      	orrs	r3, r2
 800287a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800287c:	4a12      	ldr	r2, [pc, #72]	; (80028c8 <HAL_GPIO_Init+0x350>)
 800287e:	693b      	ldr	r3, [r7, #16]
 8002880:	6013      	str	r3, [r2, #0]
        {
          temp |= iocurrent;
        }
        EXTI->FTSR1 = temp;
 8002882:	697b      	ldr	r3, [r7, #20]
 8002884:	3301      	adds	r3, #1
 8002886:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent;
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	681a      	ldr	r2, [r3, #0]
 800288c:	697b      	ldr	r3, [r7, #20]
 800288e:	fa22 f303 	lsr.w	r3, r2, r3
 8002892:	2b00      	cmp	r3, #0
 8002894:	f47f ae78 	bne.w	8002588 <HAL_GPIO_Init+0x10>
      }
    }
 8002898:	bf00      	nop
 800289a:	bf00      	nop
 800289c:	371c      	adds	r7, #28
 800289e:	46bd      	mov	sp, r7
 80028a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a4:	4770      	bx	lr
 80028a6:	bf00      	nop
 80028a8:	40021000 	.word	0x40021000
 80028ac:	40010000 	.word	0x40010000
 80028b0:	48000400 	.word	0x48000400
 80028b4:	48000800 	.word	0x48000800
 80028b8:	48000c00 	.word	0x48000c00
 80028bc:	48001000 	.word	0x48001000
 80028c0:	48001400 	.word	0x48001400
 80028c4:	48001800 	.word	0x48001800
 80028c8:	40010400 	.word	0x40010400

080028cc <HAL_GPIO_DeInit>:

/**
  * @brief  De-initialize the GPIOx peripheral registers to their default reset values.
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
 80028cc:	b480      	push	{r7}
 80028ce:	b087      	sub	sp, #28
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
 80028d4:	6039      	str	r1, [r7, #0]
  * @retval None
 80028d6:	2300      	movs	r3, #0
 80028d8:	617b      	str	r3, [r7, #20]
  uint32_t position = 0x00u;
  uint32_t iocurrent;
  uint32_t tmp;

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 80028da:	e0cd      	b.n	8002a78 <HAL_GPIO_DeInit+0x1ac>
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
 80028dc:	2201      	movs	r2, #1
 80028de:	697b      	ldr	r3, [r7, #20]
 80028e0:	fa02 f303 	lsl.w	r3, r2, r3
 80028e4:	683a      	ldr	r2, [r7, #0]
 80028e6:	4013      	ands	r3, r2
 80028e8:	613b      	str	r3, [r7, #16]
  while ((GPIO_Pin >> position) != 0x00u)
  {
 80028ea:	693b      	ldr	r3, [r7, #16]
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	f000 80c0 	beq.w	8002a72 <HAL_GPIO_DeInit+0x1a6>
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);

    if (iocurrent != 0x00u)
    {
 80028f2:	4a68      	ldr	r2, [pc, #416]	; (8002a94 <HAL_GPIO_DeInit+0x1c8>)
 80028f4:	697b      	ldr	r3, [r7, #20]
 80028f6:	089b      	lsrs	r3, r3, #2
 80028f8:	3302      	adds	r3, #2
 80028fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028fe:	60fb      	str	r3, [r7, #12]
      /*------------------------- EXTI Mode Configuration --------------------*/
 8002900:	697b      	ldr	r3, [r7, #20]
 8002902:	f003 0303 	and.w	r3, r3, #3
 8002906:	009b      	lsls	r3, r3, #2
 8002908:	220f      	movs	r2, #15
 800290a:	fa02 f303 	lsl.w	r3, r2, r3
 800290e:	68fa      	ldr	r2, [r7, #12]
 8002910:	4013      	ands	r3, r2
 8002912:	60fb      	str	r3, [r7, #12]
      /* Clear the External Interrupt or Event for the current IO */
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800291a:	d025      	beq.n	8002968 <HAL_GPIO_DeInit+0x9c>
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	4a5e      	ldr	r2, [pc, #376]	; (8002a98 <HAL_GPIO_DeInit+0x1cc>)
 8002920:	4293      	cmp	r3, r2
 8002922:	d01f      	beq.n	8002964 <HAL_GPIO_DeInit+0x98>
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	4a5d      	ldr	r2, [pc, #372]	; (8002a9c <HAL_GPIO_DeInit+0x1d0>)
 8002928:	4293      	cmp	r3, r2
 800292a:	d019      	beq.n	8002960 <HAL_GPIO_DeInit+0x94>
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	4a5c      	ldr	r2, [pc, #368]	; (8002aa0 <HAL_GPIO_DeInit+0x1d4>)
 8002930:	4293      	cmp	r3, r2
 8002932:	d013      	beq.n	800295c <HAL_GPIO_DeInit+0x90>
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	4a5b      	ldr	r2, [pc, #364]	; (8002aa4 <HAL_GPIO_DeInit+0x1d8>)
 8002938:	4293      	cmp	r3, r2
 800293a:	d00d      	beq.n	8002958 <HAL_GPIO_DeInit+0x8c>
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	4a5a      	ldr	r2, [pc, #360]	; (8002aa8 <HAL_GPIO_DeInit+0x1dc>)
 8002940:	4293      	cmp	r3, r2
 8002942:	d007      	beq.n	8002954 <HAL_GPIO_DeInit+0x88>
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	4a59      	ldr	r2, [pc, #356]	; (8002aac <HAL_GPIO_DeInit+0x1e0>)
 8002948:	4293      	cmp	r3, r2
 800294a:	d101      	bne.n	8002950 <HAL_GPIO_DeInit+0x84>
 800294c:	2306      	movs	r3, #6
 800294e:	e00c      	b.n	800296a <HAL_GPIO_DeInit+0x9e>
 8002950:	2307      	movs	r3, #7
 8002952:	e00a      	b.n	800296a <HAL_GPIO_DeInit+0x9e>
 8002954:	2305      	movs	r3, #5
 8002956:	e008      	b.n	800296a <HAL_GPIO_DeInit+0x9e>
 8002958:	2304      	movs	r3, #4
 800295a:	e006      	b.n	800296a <HAL_GPIO_DeInit+0x9e>
 800295c:	2303      	movs	r3, #3
 800295e:	e004      	b.n	800296a <HAL_GPIO_DeInit+0x9e>
 8002960:	2302      	movs	r3, #2
 8002962:	e002      	b.n	800296a <HAL_GPIO_DeInit+0x9e>
 8002964:	2301      	movs	r3, #1
 8002966:	e000      	b.n	800296a <HAL_GPIO_DeInit+0x9e>
 8002968:	2300      	movs	r3, #0
 800296a:	697a      	ldr	r2, [r7, #20]
 800296c:	f002 0203 	and.w	r2, r2, #3
 8002970:	0092      	lsls	r2, r2, #2
 8002972:	4093      	lsls	r3, r2
 8002974:	68fa      	ldr	r2, [r7, #12]
 8002976:	429a      	cmp	r2, r3
 8002978:	d132      	bne.n	80029e0 <HAL_GPIO_DeInit+0x114>

      tmp = SYSCFG->EXTICR[position >> 2u];
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 800297a:	4b4d      	ldr	r3, [pc, #308]	; (8002ab0 <HAL_GPIO_DeInit+0x1e4>)
 800297c:	681a      	ldr	r2, [r3, #0]
 800297e:	693b      	ldr	r3, [r7, #16]
 8002980:	43db      	mvns	r3, r3
 8002982:	494b      	ldr	r1, [pc, #300]	; (8002ab0 <HAL_GPIO_DeInit+0x1e4>)
 8002984:	4013      	ands	r3, r2
 8002986:	600b      	str	r3, [r1, #0]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8002988:	4b49      	ldr	r3, [pc, #292]	; (8002ab0 <HAL_GPIO_DeInit+0x1e4>)
 800298a:	685a      	ldr	r2, [r3, #4]
 800298c:	693b      	ldr	r3, [r7, #16]
 800298e:	43db      	mvns	r3, r3
 8002990:	4947      	ldr	r1, [pc, #284]	; (8002ab0 <HAL_GPIO_DeInit+0x1e4>)
 8002992:	4013      	ands	r3, r2
 8002994:	604b      	str	r3, [r1, #4]
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8002996:	4b46      	ldr	r3, [pc, #280]	; (8002ab0 <HAL_GPIO_DeInit+0x1e4>)
 8002998:	68da      	ldr	r2, [r3, #12]
 800299a:	693b      	ldr	r3, [r7, #16]
 800299c:	43db      	mvns	r3, r3
 800299e:	4944      	ldr	r1, [pc, #272]	; (8002ab0 <HAL_GPIO_DeInit+0x1e4>)
 80029a0:	4013      	ands	r3, r2
 80029a2:	60cb      	str	r3, [r1, #12]
        EXTI->EMR1 &= ~(iocurrent);
 80029a4:	4b42      	ldr	r3, [pc, #264]	; (8002ab0 <HAL_GPIO_DeInit+0x1e4>)
 80029a6:	689a      	ldr	r2, [r3, #8]
 80029a8:	693b      	ldr	r3, [r7, #16]
 80029aa:	43db      	mvns	r3, r3
 80029ac:	4940      	ldr	r1, [pc, #256]	; (8002ab0 <HAL_GPIO_DeInit+0x1e4>)
 80029ae:	4013      	ands	r3, r2
 80029b0:	608b      	str	r3, [r1, #8]

        /* Clear Rising Falling edge configuration */
 80029b2:	697b      	ldr	r3, [r7, #20]
 80029b4:	f003 0303 	and.w	r3, r3, #3
 80029b8:	009b      	lsls	r3, r3, #2
 80029ba:	220f      	movs	r2, #15
 80029bc:	fa02 f303 	lsl.w	r3, r2, r3
 80029c0:	60fb      	str	r3, [r7, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 80029c2:	4a34      	ldr	r2, [pc, #208]	; (8002a94 <HAL_GPIO_DeInit+0x1c8>)
 80029c4:	697b      	ldr	r3, [r7, #20]
 80029c6:	089b      	lsrs	r3, r3, #2
 80029c8:	3302      	adds	r3, #2
 80029ca:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	43da      	mvns	r2, r3
 80029d2:	4830      	ldr	r0, [pc, #192]	; (8002a94 <HAL_GPIO_DeInit+0x1c8>)
 80029d4:	697b      	ldr	r3, [r7, #20]
 80029d6:	089b      	lsrs	r3, r3, #2
 80029d8:	400a      	ands	r2, r1
 80029da:	3302      	adds	r3, #2
 80029dc:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
        EXTI->FTSR1 &= ~(iocurrent);

        tmp = 0x0FuL << (4u * (position & 0x03u));
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
      }
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681a      	ldr	r2, [r3, #0]
 80029e4:	697b      	ldr	r3, [r7, #20]
 80029e6:	005b      	lsls	r3, r3, #1
 80029e8:	2103      	movs	r1, #3
 80029ea:	fa01 f303 	lsl.w	r3, r1, r3
 80029ee:	431a      	orrs	r2, r3
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	601a      	str	r2, [r3, #0]

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
 80029f4:	697b      	ldr	r3, [r7, #20]
 80029f6:	08da      	lsrs	r2, r3, #3
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	3208      	adds	r2, #8
 80029fc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002a00:	697b      	ldr	r3, [r7, #20]
 8002a02:	f003 0307 	and.w	r3, r3, #7
 8002a06:	009b      	lsls	r3, r3, #2
 8002a08:	220f      	movs	r2, #15
 8002a0a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a0e:	43db      	mvns	r3, r3
 8002a10:	697a      	ldr	r2, [r7, #20]
 8002a12:	08d2      	lsrs	r2, r2, #3
 8002a14:	4019      	ands	r1, r3
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	3208      	adds	r2, #8
 8002a1a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));

      /* Configure the default Alternate Function in current IO */
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	689a      	ldr	r2, [r3, #8]
 8002a22:	697b      	ldr	r3, [r7, #20]
 8002a24:	005b      	lsls	r3, r3, #1
 8002a26:	2103      	movs	r1, #3
 8002a28:	fa01 f303 	lsl.w	r3, r1, r3
 8002a2c:	43db      	mvns	r3, r3
 8002a2e:	401a      	ands	r2, r3
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	609a      	str	r2, [r3, #8]
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;

      /* Configure the default value for IO Speed */
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	685a      	ldr	r2, [r3, #4]
 8002a38:	2101      	movs	r1, #1
 8002a3a:	697b      	ldr	r3, [r7, #20]
 8002a3c:	fa01 f303 	lsl.w	r3, r1, r3
 8002a40:	43db      	mvns	r3, r3
 8002a42:	401a      	ands	r2, r3
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	605a      	str	r2, [r3, #4]
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));

      /* Configure the default value IO Output Type */
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	68da      	ldr	r2, [r3, #12]
 8002a4c:	697b      	ldr	r3, [r7, #20]
 8002a4e:	005b      	lsls	r3, r3, #1
 8002a50:	2103      	movs	r1, #3
 8002a52:	fa01 f303 	lsl.w	r3, r1, r3
 8002a56:	43db      	mvns	r3, r3
 8002a58:	401a      	ands	r2, r3
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	60da      	str	r2, [r3, #12]
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a62:	2101      	movs	r1, #1
 8002a64:	697b      	ldr	r3, [r7, #20]
 8002a66:	fa01 f303 	lsl.w	r3, r1, r3
 8002a6a:	43db      	mvns	r3, r3
 8002a6c:	401a      	ands	r2, r3
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	62da      	str	r2, [r3, #44]	; 0x2c

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 8002a72:	697b      	ldr	r3, [r7, #20]
 8002a74:	3301      	adds	r3, #1
 8002a76:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8002a78:	683a      	ldr	r2, [r7, #0]
 8002a7a:	697b      	ldr	r3, [r7, #20]
 8002a7c:	fa22 f303 	lsr.w	r3, r2, r3
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	f47f af2b 	bne.w	80028dc <HAL_GPIO_DeInit+0x10>
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }
 8002a86:	bf00      	nop
 8002a88:	bf00      	nop
 8002a8a:	371c      	adds	r7, #28
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a92:	4770      	bx	lr
 8002a94:	40010000 	.word	0x40010000
 8002a98:	48000400 	.word	0x48000400
 8002a9c:	48000800 	.word	0x48000800
 8002aa0:	48000c00 	.word	0x48000c00
 8002aa4:	48001000 	.word	0x48001000
 8002aa8:	48001400 	.word	0x48001400
 8002aac:	48001800 	.word	0x48001800
 8002ab0:	40010400 	.word	0x40010400

08002ab4 <HAL_GPIO_WritePin>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @param  PinState specifies the value to be written to the selected bit.
  *         This parameter can be one of the GPIO_PinState enum values:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
 8002ab4:	b480      	push	{r7}
 8002ab6:	b083      	sub	sp, #12
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
 8002abc:	460b      	mov	r3, r1
 8002abe:	807b      	strh	r3, [r7, #2]
 8002ac0:	4613      	mov	r3, r2
 8002ac2:	707b      	strb	r3, [r7, #1]
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
  /* Check the parameters */
 8002ac4:	787b      	ldrb	r3, [r7, #1]
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d003      	beq.n	8002ad2 <HAL_GPIO_WritePin+0x1e>
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8002aca:	887a      	ldrh	r2, [r7, #2]
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	619a      	str	r2, [r3, #24]

  if(PinState != GPIO_PIN_RESET)
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
  else
 8002ad0:	e002      	b.n	8002ad8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002ad2:	887a      	ldrh	r2, [r7, #2]
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	629a      	str	r2, [r3, #40]	; 0x28
  else
 8002ad8:	bf00      	nop
 8002ada:	370c      	adds	r7, #12
 8002adc:	46bd      	mov	sp, r7
 8002ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae2:	4770      	bx	lr

08002ae4 <HAL_GPIO_EXTI_IRQHandler>:
  }
}

/**
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b082      	sub	sp, #8
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	4603      	mov	r3, r0
 8002aec:	80fb      	strh	r3, [r7, #6]
  * @retval None
  */
 8002aee:	4b08      	ldr	r3, [pc, #32]	; (8002b10 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002af0:	695a      	ldr	r2, [r3, #20]
 8002af2:	88fb      	ldrh	r3, [r7, #6]
 8002af4:	4013      	ands	r3, r2
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d006      	beq.n	8002b08 <HAL_GPIO_EXTI_IRQHandler+0x24>
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002afa:	4a05      	ldr	r2, [pc, #20]	; (8002b10 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002afc:	88fb      	ldrh	r3, [r7, #6]
 8002afe:	6153      	str	r3, [r2, #20]
  /* EXTI line interrupt detected */
 8002b00:	88fb      	ldrh	r3, [r7, #6]
 8002b02:	4618      	mov	r0, r3
 8002b04:	f7fe fa92 	bl	800102c <HAL_GPIO_EXTI_Callback>
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
  {
 8002b08:	bf00      	nop
 8002b0a:	3708      	adds	r7, #8
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	bd80      	pop	{r7, pc}
 8002b10:	40010400 	.word	0x40010400

08002b14 <HAL_I2C_Init>:

  hi2c->State = HAL_I2C_STATE_BUSY;

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);

 8002b14:	b580      	push	{r7, lr}
 8002b16:	b082      	sub	sp, #8
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d101      	bne.n	8002b26 <HAL_I2C_Init+0x12>
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;

 8002b22:	2301      	movs	r3, #1
 8002b24:	e081      	b.n	8002c2a <HAL_I2C_Init+0x116>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
  }
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002b2c:	b2db      	uxtb	r3, r3
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d106      	bne.n	8002b40 <HAL_I2C_Init+0x2c>

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	2200      	movs	r2, #0
 8002b36:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
  hi2c->State = HAL_I2C_STATE_READY;
  hi2c->PreviousState = I2C_STATE_NONE;
 8002b3a:	6878      	ldr	r0, [r7, #4]
 8002b3c:	f7fe fe06 	bl	800174c <HAL_I2C_MspInit>
  hi2c->Mode = HAL_I2C_MODE_NONE;

  return HAL_OK;
}
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	2224      	movs	r2, #36	; 0x24
 8002b44:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

/**
  * @brief  DeInitialize the I2C peripheral.
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	681a      	ldr	r2, [r3, #0]
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f022 0201 	bic.w	r2, r2, #1
 8002b56:	601a      	str	r2, [r3, #0]
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	685a      	ldr	r2, [r3, #4]
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002b64:	611a      	str	r2, [r3, #16]
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	689a      	ldr	r2, [r3, #8]
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002b74:	609a      	str	r2, [r3, #8]
  {
    return HAL_ERROR;
  }
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	68db      	ldr	r3, [r3, #12]
 8002b7a:	2b01      	cmp	r3, #1
 8002b7c:	d107      	bne.n	8002b8e <HAL_I2C_Init+0x7a>

  /* Check the parameters */
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	689a      	ldr	r2, [r3, #8]
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002b8a:	609a      	str	r2, [r3, #8]
 8002b8c:	e006      	b.n	8002b9c <HAL_I2C_Init+0x88>
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;

 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	689a      	ldr	r2, [r3, #8]
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8002b9a:	609a      	str	r2, [r3, #8]
  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  if (hi2c->MspDeInitCallback == NULL)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	68db      	ldr	r3, [r3, #12]
 8002ba0:	2b02      	cmp	r3, #2
 8002ba2:	d104      	bne.n	8002bae <HAL_I2C_Init+0x9a>
  {
    hi2c->MspDeInitCallback = HAL_I2C_MspDeInit; /* Legacy weak MspDeInit  */
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002bac:	605a      	str	r2, [r3, #4]
  }

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	685b      	ldr	r3, [r3, #4]
 8002bb4:	687a      	ldr	r2, [r7, #4]
 8002bb6:	6812      	ldr	r2, [r2, #0]
 8002bb8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002bbc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002bc0:	6053      	str	r3, [r2, #4]
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	68da      	ldr	r2, [r3, #12]
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002bd0:	60da      	str	r2, [r3, #12]
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	691a      	ldr	r2, [r3, #16]
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	695b      	ldr	r3, [r3, #20]
 8002bda:	ea42 0103 	orr.w	r1, r2, r3
  hi2c->State = HAL_I2C_STATE_RESET;
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	699b      	ldr	r3, [r3, #24]
 8002be2:	021a      	lsls	r2, r3, #8
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	430a      	orrs	r2, r1
 8002bea:	60da      	str	r2, [r3, #12]
  hi2c->PreviousState = I2C_STATE_NONE;
  hi2c->Mode = HAL_I2C_MODE_NONE;

  /* Release Lock */
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	69d9      	ldr	r1, [r3, #28]
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6a1a      	ldr	r2, [r3, #32]
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	430a      	orrs	r2, r1
 8002bfa:	601a      	str	r2, [r3, #0]
  __HAL_UNLOCK(hi2c);

  return HAL_OK;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	681a      	ldr	r2, [r3, #0]
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f042 0201 	orr.w	r2, r2, #1
 8002c0a:	601a      	str	r2, [r3, #0]
}

 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	2200      	movs	r2, #0
 8002c10:	645a      	str	r2, [r3, #68]	; 0x44
/**
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	2220      	movs	r2, #32
 8002c16:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  * @brief Initialize the I2C MSP.
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	631a      	str	r2, [r3, #48]	; 0x30
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2200      	movs	r2, #0
 8002c24:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  *                the configuration information for the specified I2C.
  * @retval None
 8002c28:	2300      	movs	r3, #0
  */
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	3708      	adds	r7, #8
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	bd80      	pop	{r7, pc}

08002c32 <HAL_I2C_DeInit>:
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 8002c32:	b580      	push	{r7, lr}
 8002c34:	b082      	sub	sp, #8
 8002c36:	af00      	add	r7, sp, #0
 8002c38:	6078      	str	r0, [r7, #4]

/**
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d101      	bne.n	8002c44 <HAL_I2C_DeInit+0x12>
  * @brief DeInitialize the I2C MSP.
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
 8002c40:	2301      	movs	r3, #1
 8002c42:	e021      	b.n	8002c88 <HAL_I2C_DeInit+0x56>
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
  /* Prevent unused argument(s) compilation warning */
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	2224      	movs	r2, #36	; 0x24
 8002c48:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	681a      	ldr	r2, [r3, #0]
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f022 0201 	bic.w	r2, r2, #1
 8002c5a:	601a      	str	r2, [r3, #0]
  * @brief  Register a User I2C Callback
  *         To be used instead of the weak predefined callback
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @param  CallbackID ID of the callback to be registered
  *         This parameter can be one of the following values:
 8002c5c:	6878      	ldr	r0, [r7, #4]
 8002c5e:	f7fe fdd3 	bl	8001808 <HAL_I2C_MspDeInit>
  *          @arg @ref HAL_I2C_MASTER_TX_COMPLETE_CB_ID Master Tx Transfer completed callback ID
  *          @arg @ref HAL_I2C_MASTER_RX_COMPLETE_CB_ID Master Rx Transfer completed callback ID
  *          @arg @ref HAL_I2C_SLAVE_TX_COMPLETE_CB_ID Slave Tx Transfer completed callback ID
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	2200      	movs	r2, #0
 8002c66:	645a      	str	r2, [r3, #68]	; 0x44
  *          @arg @ref HAL_I2C_SLAVE_RX_COMPLETE_CB_ID Slave Rx Transfer completed callback ID
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  *          @arg @ref HAL_I2C_LISTEN_COMPLETE_CB_ID Listen Complete callback ID
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	2200      	movs	r2, #0
 8002c74:	631a      	str	r2, [r3, #48]	; 0x30
  *          @arg @ref HAL_I2C_MEM_TX_COMPLETE_CB_ID Memory Tx Transfer callback ID
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	2200      	movs	r2, #0
 8002c7a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  *          @arg @ref HAL_I2C_MEM_RX_COMPLETE_CB_ID Memory Rx Transfer completed callback ID
  *          @arg @ref HAL_I2C_ERROR_CB_ID Error callback ID
  *          @arg @ref HAL_I2C_ABORT_CB_ID Abort callback ID
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	2200      	movs	r2, #0
 8002c82:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  *          @arg @ref HAL_I2C_MSPINIT_CB_ID MspInit callback ID
  *          @arg @ref HAL_I2C_MSPDEINIT_CB_ID MspDeInit callback ID
 8002c86:	2300      	movs	r3, #0
  * @param  pCallback pointer to the Callback function
 8002c88:	4618      	mov	r0, r3
 8002c8a:	3708      	adds	r7, #8
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	bd80      	pop	{r7, pc}

08002c90 <HAL_I2C_Mem_Write>:
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
        }
        else
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b088      	sub	sp, #32
 8002c94:	af02      	add	r7, sp, #8
 8002c96:	60f8      	str	r0, [r7, #12]
 8002c98:	4608      	mov	r0, r1
 8002c9a:	4611      	mov	r1, r2
 8002c9c:	461a      	mov	r2, r3
 8002c9e:	4603      	mov	r3, r0
 8002ca0:	817b      	strh	r3, [r7, #10]
 8002ca2:	460b      	mov	r3, r1
 8002ca4:	813b      	strh	r3, [r7, #8]
 8002ca6:	4613      	mov	r3, r2
 8002ca8:	80fb      	strh	r3, [r7, #6]
        {
          hi2c->XferSize = hi2c->XferCount;
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
        }
      }

 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002cb0:	b2db      	uxtb	r3, r3
 8002cb2:	2b20      	cmp	r3, #32
 8002cb4:	f040 80f9 	bne.w	8002eaa <HAL_I2C_Mem_Write+0x21a>
    } while (hi2c->XferCount > 0U);

 8002cb8:	6a3b      	ldr	r3, [r7, #32]
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d002      	beq.n	8002cc4 <HAL_I2C_Mem_Write+0x34>
 8002cbe:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d105      	bne.n	8002cd0 <HAL_I2C_Mem_Write+0x40>
    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002cca:	645a      	str	r2, [r3, #68]	; 0x44
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ccc:	2301      	movs	r3, #1
 8002cce:	e0ed      	b.n	8002eac <HAL_I2C_Mem_Write+0x21c>
    {
      return HAL_ERROR;
    }

 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002cd6:	2b01      	cmp	r3, #1
 8002cd8:	d101      	bne.n	8002cde <HAL_I2C_Mem_Write+0x4e>
 8002cda:	2302      	movs	r3, #2
 8002cdc:	e0e6      	b.n	8002eac <HAL_I2C_Mem_Write+0x21c>
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	2201      	movs	r2, #1
 8002ce2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);

 8002ce6:	f7ff f9a9 	bl	800203c <HAL_GetTick>
 8002cea:	6178      	str	r0, [r7, #20]
    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002cec:	697b      	ldr	r3, [r7, #20]
 8002cee:	9300      	str	r3, [sp, #0]
 8002cf0:	2319      	movs	r3, #25
 8002cf2:	2201      	movs	r2, #1
 8002cf4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002cf8:	68f8      	ldr	r0, [r7, #12]
 8002cfa:	f000 fac3 	bl	8003284 <I2C_WaitOnFlagUntilTimeout>
 8002cfe:	4603      	mov	r3, r0
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d001      	beq.n	8002d08 <HAL_I2C_Mem_Write+0x78>

    hi2c->State = HAL_I2C_STATE_READY;
 8002d04:	2301      	movs	r3, #1
 8002d06:	e0d1      	b.n	8002eac <HAL_I2C_Mem_Write+0x21c>
    hi2c->Mode  = HAL_I2C_MODE_NONE;

    /* Process Unlocked */
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	2221      	movs	r2, #33	; 0x21
 8002d0c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	2240      	movs	r2, #64	; 0x40
 8002d14:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	645a      	str	r2, [r3, #68]	; 0x44
    return HAL_OK;
  }
  else
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	6a3a      	ldr	r2, [r7, #32]
 8002d22:	625a      	str	r2, [r3, #36]	; 0x24
  {
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002d28:	855a      	strh	r2, [r3, #42]	; 0x2a
    return HAL_BUSY;
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	635a      	str	r2, [r3, #52]	; 0x34
  }
}

 8002d30:	88f8      	ldrh	r0, [r7, #6]
 8002d32:	893a      	ldrh	r2, [r7, #8]
 8002d34:	8979      	ldrh	r1, [r7, #10]
 8002d36:	697b      	ldr	r3, [r7, #20]
 8002d38:	9301      	str	r3, [sp, #4]
 8002d3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d3c:	9300      	str	r3, [sp, #0]
 8002d3e:	4603      	mov	r3, r0
 8002d40:	68f8      	ldr	r0, [r7, #12]
 8002d42:	f000 f9d3 	bl	80030ec <I2C_RequestMemoryWrite>
 8002d46:	4603      	mov	r3, r0
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d005      	beq.n	8002d58 <HAL_I2C_Mem_Write+0xc8>
/**
  * @brief  Read an amount of data in blocking mode from a specific memory address
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	2200      	movs	r2, #0
 8002d50:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  *                the configuration information for the specified I2C.
 8002d54:	2301      	movs	r3, #1
 8002d56:	e0a9      	b.n	8002eac <HAL_I2C_Mem_Write+0x21c>
  * @param  DevAddress Target device address: The device 7 bits address value
  *         in datasheet must be shifted to the left before calling the interface
  * @param  MemAddress Internal memory address
  * @param  MemAddSize Size of internal memory address
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d5c:	b29b      	uxth	r3, r3
 8002d5e:	2bff      	cmp	r3, #255	; 0xff
 8002d60:	d90e      	bls.n	8002d80 <HAL_I2C_Mem_Write+0xf0>
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	22ff      	movs	r2, #255	; 0xff
 8002d66:	851a      	strh	r2, [r3, #40]	; 0x28
  * @param  Timeout Timeout duration
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d6c:	b2da      	uxtb	r2, r3
 8002d6e:	8979      	ldrh	r1, [r7, #10]
 8002d70:	2300      	movs	r3, #0
 8002d72:	9300      	str	r3, [sp, #0]
 8002d74:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002d78:	68f8      	ldr	r0, [r7, #12]
 8002d7a:	f000 fc2b 	bl	80035d4 <I2C_TransferConfig>
 8002d7e:	e00f      	b.n	8002da0 <HAL_I2C_Mem_Write+0x110>
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d84:	b29a      	uxth	r2, r3
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	851a      	strh	r2, [r3, #40]	; 0x28
{
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d8e:	b2da      	uxtb	r2, r3
 8002d90:	8979      	ldrh	r1, [r7, #10]
 8002d92:	2300      	movs	r3, #0
 8002d94:	9300      	str	r3, [sp, #0]
 8002d96:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002d9a:	68f8      	ldr	r0, [r7, #12]
 8002d9c:	f000 fc1a 	bl	80035d4 <I2C_TransferConfig>
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002da0:	697a      	ldr	r2, [r7, #20]
 8002da2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002da4:	68f8      	ldr	r0, [r7, #12]
 8002da6:	f000 faad 	bl	8003304 <I2C_WaitOnTXISFlagUntilTimeout>
 8002daa:	4603      	mov	r3, r0
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d001      	beq.n	8002db4 <HAL_I2C_Mem_Write+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8002db0:	2301      	movs	r3, #1
 8002db2:	e07b      	b.n	8002eac <HAL_I2C_Mem_Write+0x21c>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
      return  HAL_ERROR;
    }
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002db8:	781a      	ldrb	r2, [r3, #0]
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	629a      	str	r2, [r3, #40]	; 0x28

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dc4:	1c5a      	adds	r2, r3, #1
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Init tickstart for timeout management*/
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002dce:	b29b      	uxth	r3, r3
 8002dd0:	3b01      	subs	r3, #1
 8002dd2:	b29a      	uxth	r2, r3
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	855a      	strh	r2, [r3, #42]	; 0x2a
    tickstart = HAL_GetTick();
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ddc:	3b01      	subs	r3, #1
 8002dde:	b29a      	uxth	r2, r3
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	851a      	strh	r2, [r3, #40]	; 0x28

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002de8:	b29b      	uxth	r3, r3
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d034      	beq.n	8002e58 <HAL_I2C_Mem_Write+0x1c8>
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d130      	bne.n	8002e58 <HAL_I2C_Mem_Write+0x1c8>
    {
      return HAL_ERROR;
    }
 8002df6:	697b      	ldr	r3, [r7, #20]
 8002df8:	9300      	str	r3, [sp, #0]
 8002dfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	2180      	movs	r1, #128	; 0x80
 8002e00:	68f8      	ldr	r0, [r7, #12]
 8002e02:	f000 fa3f 	bl	8003284 <I2C_WaitOnFlagUntilTimeout>
 8002e06:	4603      	mov	r3, r0
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d001      	beq.n	8002e10 <HAL_I2C_Mem_Write+0x180>

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002e0c:	2301      	movs	r3, #1
 8002e0e:	e04d      	b.n	8002eac <HAL_I2C_Mem_Write+0x21c>
    hi2c->Mode      = HAL_I2C_MODE_MEM;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;

 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e14:	b29b      	uxth	r3, r3
 8002e16:	2bff      	cmp	r3, #255	; 0xff
 8002e18:	d90e      	bls.n	8002e38 <HAL_I2C_Mem_Write+0x1a8>
    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	22ff      	movs	r2, #255	; 0xff
 8002e1e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount = Size;
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e24:	b2da      	uxtb	r2, r3
 8002e26:	8979      	ldrh	r1, [r7, #10]
 8002e28:	2300      	movs	r3, #0
 8002e2a:	9300      	str	r3, [sp, #0]
 8002e2c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002e30:	68f8      	ldr	r0, [r7, #12]
 8002e32:	f000 fbcf 	bl	80035d4 <I2C_TransferConfig>
 8002e36:	e00f      	b.n	8002e58 <HAL_I2C_Mem_Write+0x1c8>
    hi2c->XferISR   = NULL;

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
    {
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e3c:	b29a      	uxth	r2, r3
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	851a      	strh	r2, [r3, #40]	; 0x28
      /* Process Unlocked */
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e46:	b2da      	uxtb	r2, r3
 8002e48:	8979      	ldrh	r1, [r7, #10]
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	9300      	str	r3, [sp, #0]
 8002e4e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002e52:	68f8      	ldr	r0, [r7, #12]
 8002e54:	f000 fbbe 	bl	80035d4 <I2C_TransferConfig>
      __HAL_UNLOCK(hi2c);
      return HAL_ERROR;
    }

    /* Send Slave Address */
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e5c:	b29b      	uxth	r3, r3
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d19e      	bne.n	8002da0 <HAL_I2C_Mem_Write+0x110>
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002e62:	697a      	ldr	r2, [r7, #20]
 8002e64:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002e66:	68f8      	ldr	r0, [r7, #12]
 8002e68:	f000 fa8c 	bl	8003384 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002e6c:	4603      	mov	r3, r0
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d001      	beq.n	8002e76 <HAL_I2C_Mem_Write+0x1e6>
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
    }
 8002e72:	2301      	movs	r3, #1
 8002e74:	e01a      	b.n	8002eac <HAL_I2C_Mem_Write+0x21c>
    else
    {
      hi2c->XferSize = hi2c->XferCount;
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	2220      	movs	r2, #32
 8002e7c:	61da      	str	r2, [r3, #28]
    }

    do
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	6859      	ldr	r1, [r3, #4]
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	681a      	ldr	r2, [r3, #0]
 8002e88:	4b0a      	ldr	r3, [pc, #40]	; (8002eb4 <HAL_I2C_Mem_Write+0x224>)
 8002e8a:	400b      	ands	r3, r1
 8002e8c:	6053      	str	r3, [r2, #4]
    {
      /* Wait until RXNE flag is set */
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	2220      	movs	r2, #32
 8002e92:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	2200      	movs	r2, #0
 8002e9a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      {
        return HAL_ERROR;
      }
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Read data from RXDR */
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	e000      	b.n	8002eac <HAL_I2C_Mem_Write+0x21c>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002eaa:	2302      	movs	r3, #2

      hi2c->XferSize--;
 8002eac:	4618      	mov	r0, r3
 8002eae:	3718      	adds	r7, #24
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	bd80      	pop	{r7, pc}
 8002eb4:	fe00e800 	.word	0xfe00e800

08002eb8 <HAL_I2C_Mem_Read>:
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
        }
        else
        {
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	b088      	sub	sp, #32
 8002ebc:	af02      	add	r7, sp, #8
 8002ebe:	60f8      	str	r0, [r7, #12]
 8002ec0:	4608      	mov	r0, r1
 8002ec2:	4611      	mov	r1, r2
 8002ec4:	461a      	mov	r2, r3
 8002ec6:	4603      	mov	r3, r0
 8002ec8:	817b      	strh	r3, [r7, #10]
 8002eca:	460b      	mov	r3, r1
 8002ecc:	813b      	strh	r3, [r7, #8]
 8002ece:	4613      	mov	r3, r2
 8002ed0:	80fb      	strh	r3, [r7, #6]
          hi2c->XferSize = hi2c->XferCount;
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);

 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002ed8:	b2db      	uxtb	r3, r3
 8002eda:	2b20      	cmp	r3, #32
 8002edc:	f040 80fd 	bne.w	80030da <HAL_I2C_Mem_Read+0x222>
    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
 8002ee0:	6a3b      	ldr	r3, [r7, #32]
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d002      	beq.n	8002eec <HAL_I2C_Mem_Read+0x34>
 8002ee6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d105      	bne.n	8002ef8 <HAL_I2C_Mem_Read+0x40>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
    {
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002ef2:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8002ef4:	2301      	movs	r3, #1
 8002ef6:	e0f1      	b.n	80030dc <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002efe:	2b01      	cmp	r3, #1
 8002f00:	d101      	bne.n	8002f06 <HAL_I2C_Mem_Read+0x4e>
 8002f02:	2302      	movs	r3, #2
 8002f04:	e0ea      	b.n	80030dc <HAL_I2C_Mem_Read+0x224>
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	2201      	movs	r2, #1
 8002f0a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002f0e:	f7ff f895 	bl	800203c <HAL_GetTick>
 8002f12:	6178      	str	r0, [r7, #20]

    hi2c->State = HAL_I2C_STATE_READY;
 8002f14:	697b      	ldr	r3, [r7, #20]
 8002f16:	9300      	str	r3, [sp, #0]
 8002f18:	2319      	movs	r3, #25
 8002f1a:	2201      	movs	r2, #1
 8002f1c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002f20:	68f8      	ldr	r0, [r7, #12]
 8002f22:	f000 f9af 	bl	8003284 <I2C_WaitOnFlagUntilTimeout>
 8002f26:	4603      	mov	r3, r0
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d001      	beq.n	8002f30 <HAL_I2C_Mem_Read+0x78>
    hi2c->Mode  = HAL_I2C_MODE_NONE;

 8002f2c:	2301      	movs	r3, #1
 8002f2e:	e0d5      	b.n	80030dc <HAL_I2C_Mem_Read+0x224>
    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);

 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	2222      	movs	r2, #34	; 0x22
 8002f34:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    return HAL_OK;
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	2240      	movs	r2, #64	; 0x40
 8002f3c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	2200      	movs	r2, #0
 8002f44:	645a      	str	r2, [r3, #68]	; 0x44
  else
  {
    return HAL_BUSY;
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	6a3a      	ldr	r2, [r7, #32]
 8002f4a:	625a      	str	r2, [r3, #36]	; 0x24
  }
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002f50:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	2200      	movs	r2, #0
 8002f56:	635a      	str	r2, [r3, #52]	; 0x34
/**
  * @brief  Write an amount of data in non-blocking mode with Interrupt to a specific memory address
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
 8002f58:	88f8      	ldrh	r0, [r7, #6]
 8002f5a:	893a      	ldrh	r2, [r7, #8]
 8002f5c:	8979      	ldrh	r1, [r7, #10]
 8002f5e:	697b      	ldr	r3, [r7, #20]
 8002f60:	9301      	str	r3, [sp, #4]
 8002f62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f64:	9300      	str	r3, [sp, #0]
 8002f66:	4603      	mov	r3, r0
 8002f68:	68f8      	ldr	r0, [r7, #12]
 8002f6a:	f000 f913 	bl	8003194 <I2C_RequestMemoryRead>
 8002f6e:	4603      	mov	r3, r0
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d005      	beq.n	8002f80 <HAL_I2C_Mem_Read+0xc8>
  *                the configuration information for the specified I2C.
  * @param  DevAddress Target device address: The device 7 bits address value
  *         in datasheet must be shifted to the left before calling the interface
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	2200      	movs	r2, #0
 8002f78:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  * @param  MemAddress Internal memory address
 8002f7c:	2301      	movs	r3, #1
 8002f7e:	e0ad      	b.n	80030dc <HAL_I2C_Mem_Read+0x224>
  * @param  MemAddSize Size of internal memory address
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f84:	b29b      	uxth	r3, r3
 8002f86:	2bff      	cmp	r3, #255	; 0xff
 8002f88:	d90e      	bls.n	8002fa8 <HAL_I2C_Mem_Read+0xf0>
HAL_StatusTypeDef HAL_I2C_Mem_Write_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                       uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	22ff      	movs	r2, #255	; 0xff
 8002f8e:	851a      	strh	r2, [r3, #40]	; 0x28
{
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f94:	b2da      	uxtb	r2, r3
 8002f96:	8979      	ldrh	r1, [r7, #10]
 8002f98:	4b52      	ldr	r3, [pc, #328]	; (80030e4 <HAL_I2C_Mem_Read+0x22c>)
 8002f9a:	9300      	str	r3, [sp, #0]
 8002f9c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002fa0:	68f8      	ldr	r0, [r7, #12]
 8002fa2:	f000 fb17 	bl	80035d4 <I2C_TransferConfig>
 8002fa6:	e00f      	b.n	8002fc8 <HAL_I2C_Mem_Read+0x110>
  uint32_t tickstart;
  uint32_t xfermode;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fac:	b29a      	uxth	r2, r3
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	851a      	strh	r2, [r3, #40]	; 0x28

 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fb6:	b2da      	uxtb	r2, r3
 8002fb8:	8979      	ldrh	r1, [r7, #10]
 8002fba:	4b4a      	ldr	r3, [pc, #296]	; (80030e4 <HAL_I2C_Mem_Read+0x22c>)
 8002fbc:	9300      	str	r3, [sp, #0]
 8002fbe:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002fc2:	68f8      	ldr	r0, [r7, #12]
 8002fc4:	f000 fb06 	bl	80035d4 <I2C_TransferConfig>
  {
    if ((pData == NULL) || (Size == 0U))
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
      return  HAL_ERROR;
    }
 8002fc8:	697b      	ldr	r3, [r7, #20]
 8002fca:	9300      	str	r3, [sp, #0]
 8002fcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fce:	2200      	movs	r2, #0
 8002fd0:	2104      	movs	r1, #4
 8002fd2:	68f8      	ldr	r0, [r7, #12]
 8002fd4:	f000 f956 	bl	8003284 <I2C_WaitOnFlagUntilTimeout>
 8002fd8:	4603      	mov	r3, r0
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d001      	beq.n	8002fe2 <HAL_I2C_Mem_Read+0x12a>

    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8002fde:	2301      	movs	r3, #1
 8002fe0:	e07c      	b.n	80030dc <HAL_I2C_Mem_Read+0x224>
    {
      return HAL_BUSY;
    }

 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fec:	b2d2      	uxtb	r2, r2
 8002fee:	701a      	strb	r2, [r3, #0]
    /* Process Locked */
    __HAL_LOCK(hi2c);

 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ff4:	1c5a      	adds	r2, r3, #1
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	625a      	str	r2, [r3, #36]	; 0x24
    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ffe:	3b01      	subs	r3, #1
 8003000:	b29a      	uxth	r2, r3
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	851a      	strh	r2, [r3, #40]	; 0x28

 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800300a:	b29b      	uxth	r3, r3
 800300c:	3b01      	subs	r3, #1
 800300e:	b29a      	uxth	r2, r3
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
    hi2c->Mode        = HAL_I2C_MODE_MEM;
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003018:	b29b      	uxth	r3, r3
 800301a:	2b00      	cmp	r3, #0
 800301c:	d034      	beq.n	8003088 <HAL_I2C_Mem_Read+0x1d0>
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003022:	2b00      	cmp	r3, #0
 8003024:	d130      	bne.n	8003088 <HAL_I2C_Mem_Read+0x1d0>
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;

    /* Prepare transfer parameters */
 8003026:	697b      	ldr	r3, [r7, #20]
 8003028:	9300      	str	r3, [sp, #0]
 800302a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800302c:	2200      	movs	r2, #0
 800302e:	2180      	movs	r1, #128	; 0x80
 8003030:	68f8      	ldr	r0, [r7, #12]
 8003032:	f000 f927 	bl	8003284 <I2C_WaitOnFlagUntilTimeout>
 8003036:	4603      	mov	r3, r0
 8003038:	2b00      	cmp	r3, #0
 800303a:	d001      	beq.n	8003040 <HAL_I2C_Mem_Read+0x188>
    hi2c->pBuffPtr    = pData;
    hi2c->XferCount   = Size;
 800303c:	2301      	movs	r3, #1
 800303e:	e04d      	b.n	80030dc <HAL_I2C_Mem_Read+0x224>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
    hi2c->XferISR     = I2C_Master_ISR_IT;

 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003044:	b29b      	uxth	r3, r3
 8003046:	2bff      	cmp	r3, #255	; 0xff
 8003048:	d90e      	bls.n	8003068 <HAL_I2C_Mem_Read+0x1b0>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
    {
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	22ff      	movs	r2, #255	; 0xff
 800304e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003054:	b2da      	uxtb	r2, r3
 8003056:	8979      	ldrh	r1, [r7, #10]
 8003058:	2300      	movs	r3, #0
 800305a:	9300      	str	r3, [sp, #0]
 800305c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003060:	68f8      	ldr	r0, [r7, #12]
 8003062:	f000 fab7 	bl	80035d4 <I2C_TransferConfig>
 8003066:	e00f      	b.n	8003088 <HAL_I2C_Mem_Read+0x1d0>
      xfermode = I2C_RELOAD_MODE;
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800306c:	b29a      	uxth	r2, r3
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003076:	b2da      	uxtb	r2, r3
 8003078:	8979      	ldrh	r1, [r7, #10]
 800307a:	2300      	movs	r3, #0
 800307c:	9300      	str	r3, [sp, #0]
 800307e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003082:	68f8      	ldr	r0, [r7, #12]
 8003084:	f000 faa6 	bl	80035d4 <I2C_TransferConfig>
    }

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800308c:	b29b      	uxth	r3, r3
 800308e:	2b00      	cmp	r3, #0
 8003090:	d19a      	bne.n	8002fc8 <HAL_I2C_Mem_Read+0x110>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
      return HAL_ERROR;
 8003092:	697a      	ldr	r2, [r7, #20]
 8003094:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003096:	68f8      	ldr	r0, [r7, #12]
 8003098:	f000 f974 	bl	8003384 <I2C_WaitOnSTOPFlagUntilTimeout>
 800309c:	4603      	mov	r3, r0
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d001      	beq.n	80030a6 <HAL_I2C_Mem_Read+0x1ee>
    }

 80030a2:	2301      	movs	r3, #1
 80030a4:	e01a      	b.n	80030dc <HAL_I2C_Mem_Read+0x224>
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);

    /* Process Unlocked */
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	2220      	movs	r2, #32
 80030ac:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);

    /* Note : The I2C interrupts must be enabled after unlocking current process
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	6859      	ldr	r1, [r3, #4]
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	681a      	ldr	r2, [r3, #0]
 80030b8:	4b0b      	ldr	r3, [pc, #44]	; (80030e8 <HAL_I2C_Mem_Read+0x230>)
 80030ba:	400b      	ands	r3, r1
 80030bc:	6053      	str	r3, [r2, #4]
              to avoid the risk of I2C interrupt handle execution before current
              process unlock */
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	2220      	movs	r2, #32
 80030c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	2200      	movs	r2, #0
 80030ca:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    /* Enable ERR, TC, STOP, NACK, TXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI| I2C_IT_STOPI| I2C_IT_NACKI | I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	2200      	movs	r2, #0
 80030d2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);

 80030d6:	2300      	movs	r3, #0
 80030d8:	e000      	b.n	80030dc <HAL_I2C_Mem_Read+0x224>
    return HAL_OK;
  }
  else
  {
 80030da:	2302      	movs	r3, #2
    return HAL_BUSY;
  }
 80030dc:	4618      	mov	r0, r3
 80030de:	3718      	adds	r7, #24
 80030e0:	46bd      	mov	sp, r7
 80030e2:	bd80      	pop	{r7, pc}
 80030e4:	80002400 	.word	0x80002400
 80030e8:	fe00e800 	.word	0xfe00e800

080030ec <I2C_RequestMemoryWrite>:
      hi2c->Mode = HAL_I2C_MODE_NONE;

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);

      /* Call the corresponding callback to inform upper layer of End of Transfer */
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b086      	sub	sp, #24
 80030f0:	af02      	add	r7, sp, #8
 80030f2:	60f8      	str	r0, [r7, #12]
 80030f4:	4608      	mov	r0, r1
 80030f6:	4611      	mov	r1, r2
 80030f8:	461a      	mov	r2, r3
 80030fa:	4603      	mov	r3, r0
 80030fc:	817b      	strh	r3, [r7, #10]
 80030fe:	460b      	mov	r3, r1
 8003100:	813b      	strh	r3, [r7, #8]
 8003102:	4613      	mov	r3, r2
 8003104:	80fb      	strh	r3, [r7, #6]
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
 8003106:	88fb      	ldrh	r3, [r7, #6]
 8003108:	b2da      	uxtb	r2, r3
 800310a:	8979      	ldrh	r1, [r7, #10]
 800310c:	4b20      	ldr	r3, [pc, #128]	; (8003190 <I2C_RequestMemoryWrite+0xa4>)
 800310e:	9300      	str	r3, [sp, #0]
 8003110:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003114:	68f8      	ldr	r0, [r7, #12]
 8003116:	f000 fa5d 	bl	80035d4 <I2C_TransferConfig>
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800311a:	69fa      	ldr	r2, [r7, #28]
 800311c:	69b9      	ldr	r1, [r7, #24]
 800311e:	68f8      	ldr	r0, [r7, #12]
 8003120:	f000 f8f0 	bl	8003304 <I2C_WaitOnTXISFlagUntilTimeout>
 8003124:	4603      	mov	r3, r0
 8003126:	2b00      	cmp	r3, #0
 8003128:	d001      	beq.n	800312e <I2C_RequestMemoryWrite+0x42>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
 800312a:	2301      	movs	r3, #1
 800312c:	e02c      	b.n	8003188 <I2C_RequestMemoryWrite+0x9c>
  }
  /* hi2c->State == HAL_I2C_STATE_BUSY_RX */
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
  {
 800312e:	88fb      	ldrh	r3, [r7, #6]
 8003130:	2b01      	cmp	r3, #1
 8003132:	d105      	bne.n	8003140 <I2C_RequestMemoryWrite+0x54>
    hi2c->State = HAL_I2C_STATE_READY;
    hi2c->PreviousState = I2C_STATE_NONE;

 8003134:	893b      	ldrh	r3, [r7, #8]
 8003136:	b2da      	uxtb	r2, r3
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	629a      	str	r2, [r3, #40]	; 0x28
 800313e:	e015      	b.n	800316c <I2C_RequestMemoryWrite+0x80>
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
    {
      hi2c->Mode = HAL_I2C_MODE_NONE;

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003140:	893b      	ldrh	r3, [r7, #8]
 8003142:	0a1b      	lsrs	r3, r3, #8
 8003144:	b29b      	uxth	r3, r3
 8003146:	b2da      	uxtb	r2, r3
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	629a      	str	r2, [r3, #40]	; 0x28

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
 800314e:	69fa      	ldr	r2, [r7, #28]
 8003150:	69b9      	ldr	r1, [r7, #24]
 8003152:	68f8      	ldr	r0, [r7, #12]
 8003154:	f000 f8d6 	bl	8003304 <I2C_WaitOnTXISFlagUntilTimeout>
 8003158:	4603      	mov	r3, r0
 800315a:	2b00      	cmp	r3, #0
 800315c:	d001      	beq.n	8003162 <I2C_RequestMemoryWrite+0x76>
      hi2c->MemRxCpltCallback(hi2c);
#else
 800315e:	2301      	movs	r3, #1
 8003160:	e012      	b.n	8003188 <I2C_RequestMemoryWrite+0x9c>
      HAL_I2C_MemRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else
 8003162:	893b      	ldrh	r3, [r7, #8]
 8003164:	b2da      	uxtb	r2, r3
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	629a      	str	r2, [r3, #40]	; 0x28
    {
      hi2c->Mode = HAL_I2C_MODE_NONE;

      /* Process Unlocked */
 800316c:	69fb      	ldr	r3, [r7, #28]
 800316e:	9300      	str	r3, [sp, #0]
 8003170:	69bb      	ldr	r3, [r7, #24]
 8003172:	2200      	movs	r2, #0
 8003174:	2180      	movs	r1, #128	; 0x80
 8003176:	68f8      	ldr	r0, [r7, #12]
 8003178:	f000 f884 	bl	8003284 <I2C_WaitOnFlagUntilTimeout>
 800317c:	4603      	mov	r3, r0
 800317e:	2b00      	cmp	r3, #0
 8003180:	d001      	beq.n	8003186 <I2C_RequestMemoryWrite+0x9a>
      __HAL_UNLOCK(hi2c);

 8003182:	2301      	movs	r3, #1
 8003184:	e000      	b.n	8003188 <I2C_RequestMemoryWrite+0x9c>
      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterRxCpltCallback(hi2c);
 8003186:	2300      	movs	r3, #0
#else
 8003188:	4618      	mov	r0, r3
 800318a:	3710      	adds	r7, #16
 800318c:	46bd      	mov	sp, r7
 800318e:	bd80      	pop	{r7, pc}
 8003190:	80002000 	.word	0x80002000

08003194 <I2C_RequestMemoryRead>:
  * @brief  I2C Slave complete process.
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
 8003194:	b580      	push	{r7, lr}
 8003196:	b086      	sub	sp, #24
 8003198:	af02      	add	r7, sp, #8
 800319a:	60f8      	str	r0, [r7, #12]
 800319c:	4608      	mov	r0, r1
 800319e:	4611      	mov	r1, r2
 80031a0:	461a      	mov	r2, r3
 80031a2:	4603      	mov	r3, r0
 80031a4:	817b      	strh	r3, [r7, #10]
 80031a6:	460b      	mov	r3, r1
 80031a8:	813b      	strh	r3, [r7, #8]
 80031aa:	4613      	mov	r3, r2
 80031ac:	80fb      	strh	r3, [r7, #6]
{
 80031ae:	88fb      	ldrh	r3, [r7, #6]
 80031b0:	b2da      	uxtb	r2, r3
 80031b2:	8979      	ldrh	r1, [r7, #10]
 80031b4:	4b20      	ldr	r3, [pc, #128]	; (8003238 <I2C_RequestMemoryRead+0xa4>)
 80031b6:	9300      	str	r3, [sp, #0]
 80031b8:	2300      	movs	r3, #0
 80031ba:	68f8      	ldr	r0, [r7, #12]
 80031bc:	f000 fa0a 	bl	80035d4 <I2C_TransferConfig>
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
  uint32_t tmpITFlags = ITFlags;
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80031c0:	69fa      	ldr	r2, [r7, #28]
 80031c2:	69b9      	ldr	r1, [r7, #24]
 80031c4:	68f8      	ldr	r0, [r7, #12]
 80031c6:	f000 f89d 	bl	8003304 <I2C_WaitOnTXISFlagUntilTimeout>
 80031ca:	4603      	mov	r3, r0
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d001      	beq.n	80031d4 <I2C_RequestMemoryRead+0x40>

  /* Clear STOP Flag */
 80031d0:	2301      	movs	r3, #1
 80031d2:	e02c      	b.n	800322e <I2C_RequestMemoryRead+0x9a>
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80031d4:	88fb      	ldrh	r3, [r7, #6]
 80031d6:	2b01      	cmp	r3, #1
 80031d8:	d105      	bne.n	80031e6 <I2C_RequestMemoryRead+0x52>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80031da:	893b      	ldrh	r3, [r7, #8]
 80031dc:	b2da      	uxtb	r2, r3
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	629a      	str	r2, [r3, #40]	; 0x28
 80031e4:	e015      	b.n	8003212 <I2C_RequestMemoryRead+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
  }
 80031e6:	893b      	ldrh	r3, [r7, #8]
 80031e8:	0a1b      	lsrs	r3, r3, #8
 80031ea:	b29b      	uxth	r3, r3
 80031ec:	b2da      	uxtb	r2, r3
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	629a      	str	r2, [r3, #40]	; 0x28
  else
  {
    /* Do nothing */
 80031f4:	69fa      	ldr	r2, [r7, #28]
 80031f6:	69b9      	ldr	r1, [r7, #24]
 80031f8:	68f8      	ldr	r0, [r7, #12]
 80031fa:	f000 f883 	bl	8003304 <I2C_WaitOnTXISFlagUntilTimeout>
 80031fe:	4603      	mov	r3, r0
 8003200:	2b00      	cmp	r3, #0
 8003202:	d001      	beq.n	8003208 <I2C_RequestMemoryRead+0x74>
  }

 8003204:	2301      	movs	r3, #1
 8003206:	e012      	b.n	800322e <I2C_RequestMemoryRead+0x9a>
  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;

  /* Clear Configuration Register 2 */
 8003208:	893b      	ldrh	r3, [r7, #8]
 800320a:	b2da      	uxtb	r2, r3
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	629a      	str	r2, [r3, #40]	; 0x28
  I2C_RESET_CR2(hi2c);

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8003212:	69fb      	ldr	r3, [r7, #28]
 8003214:	9300      	str	r3, [sp, #0]
 8003216:	69bb      	ldr	r3, [r7, #24]
 8003218:	2200      	movs	r2, #0
 800321a:	2140      	movs	r1, #64	; 0x40
 800321c:	68f8      	ldr	r0, [r7, #12]
 800321e:	f000 f831 	bl	8003284 <I2C_WaitOnFlagUntilTimeout>
 8003222:	4603      	mov	r3, r0
 8003224:	2b00      	cmp	r3, #0
 8003226:	d001      	beq.n	800322c <I2C_RequestMemoryRead+0x98>

  /* If a DMA is ongoing, Update handle size context */
 8003228:	2301      	movs	r3, #1
 800322a:	e000      	b.n	800322e <I2C_RequestMemoryRead+0x9a>
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
  {
    /* Disable DMA Request */
 800322c:	2300      	movs	r3, #0
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800322e:	4618      	mov	r0, r3
 8003230:	3710      	adds	r7, #16
 8003232:	46bd      	mov	sp, r7
 8003234:	bd80      	pop	{r7, pc}
 8003236:	bf00      	nop
 8003238:	80002000 	.word	0x80002000

0800323c <I2C_Flush_TXDR>:

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800323c:	b480      	push	{r7}
 800323e:	b083      	sub	sp, #12
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	699b      	ldr	r3, [r3, #24]
 800324a:	f003 0302 	and.w	r3, r3, #2
 800324e:	2b02      	cmp	r3, #2
 8003250:	d103      	bne.n	800325a <I2C_Flush_TXDR+0x1e>

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	2200      	movs	r2, #0
 8003258:	629a      	str	r2, [r3, #40]	; 0x28
    hi2c->State = HAL_I2C_STATE_READY;
    hi2c->Mode = HAL_I2C_MODE_NONE;

    /* Process Unlocked */
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	699b      	ldr	r3, [r3, #24]
 8003260:	f003 0301 	and.w	r3, r3, #1
 8003264:	2b01      	cmp	r3, #1
 8003266:	d007      	beq.n	8003278 <I2C_Flush_TXDR+0x3c>
    __HAL_UNLOCK(hi2c);

 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	699a      	ldr	r2, [r3, #24]
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f042 0201 	orr.w	r2, r2, #1
 8003276:	619a      	str	r2, [r3, #24]
    return HAL_ERROR;
  }
 8003278:	bf00      	nop
 800327a:	370c      	adds	r7, #12
 800327c:	46bd      	mov	sp, r7
 800327e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003282:	4770      	bx	lr

08003284 <I2C_WaitOnFlagUntilTimeout>:
#endif /* HAL_I2C_MODULE_ENABLED */
/**
  * @}
  */

/**
 8003284:	b580      	push	{r7, lr}
 8003286:	b084      	sub	sp, #16
 8003288:	af00      	add	r7, sp, #0
 800328a:	60f8      	str	r0, [r7, #12]
 800328c:	60b9      	str	r1, [r7, #8]
 800328e:	603b      	str	r3, [r7, #0]
 8003290:	4613      	mov	r3, r2
 8003292:	71fb      	strb	r3, [r7, #7]
  * @}
 8003294:	e022      	b.n	80032dc <I2C_WaitOnFlagUntilTimeout+0x58>
  */

/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
 8003296:	683b      	ldr	r3, [r7, #0]
 8003298:	f1b3 3fff 	cmp.w	r3, #4294967295
 800329c:	d01e      	beq.n	80032dc <I2C_WaitOnFlagUntilTimeout+0x58>
 800329e:	f7fe fecd 	bl	800203c <HAL_GetTick>
 80032a2:	4602      	mov	r2, r0
 80032a4:	69bb      	ldr	r3, [r7, #24]
 80032a6:	1ad3      	subs	r3, r2, r3
 80032a8:	683a      	ldr	r2, [r7, #0]
 80032aa:	429a      	cmp	r2, r3
 80032ac:	d302      	bcc.n	80032b4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d113      	bne.n	80032dc <I2C_WaitOnFlagUntilTimeout+0x58>
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032b8:	f043 0220 	orr.w	r2, r3, #32
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	645a      	str	r2, [r3, #68]	; 0x44
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	2220      	movs	r2, #32
 80032c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	2200      	movs	r2, #0
 80032cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	2200      	movs	r2, #0
 80032d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80032d8:	2301      	movs	r3, #1
 80032da:	e00f      	b.n	80032fc <I2C_WaitOnFlagUntilTimeout+0x78>
  * @}
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	699a      	ldr	r2, [r3, #24]
 80032e2:	68bb      	ldr	r3, [r7, #8]
 80032e4:	4013      	ands	r3, r2
 80032e6:	68ba      	ldr	r2, [r7, #8]
 80032e8:	429a      	cmp	r2, r3
 80032ea:	bf0c      	ite	eq
 80032ec:	2301      	moveq	r3, #1
 80032ee:	2300      	movne	r3, #0
 80032f0:	b2db      	uxtb	r3, r3
 80032f2:	461a      	mov	r2, r3
 80032f4:	79fb      	ldrb	r3, [r7, #7]
 80032f6:	429a      	cmp	r2, r3
 80032f8:	d0cd      	beq.n	8003296 <I2C_WaitOnFlagUntilTimeout+0x12>
 80032fa:	2300      	movs	r3, #0
 80032fc:	4618      	mov	r0, r3
 80032fe:	3710      	adds	r7, #16
 8003300:	46bd      	mov	sp, r7
 8003302:	bd80      	pop	{r7, pc}

08003304 <I2C_WaitOnTXISFlagUntilTimeout>:
 8003304:	b580      	push	{r7, lr}
 8003306:	b084      	sub	sp, #16
 8003308:	af00      	add	r7, sp, #0
 800330a:	60f8      	str	r0, [r7, #12]
 800330c:	60b9      	str	r1, [r7, #8]
 800330e:	607a      	str	r2, [r7, #4]
 8003310:	e02c      	b.n	800336c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
 8003312:	687a      	ldr	r2, [r7, #4]
 8003314:	68b9      	ldr	r1, [r7, #8]
 8003316:	68f8      	ldr	r0, [r7, #12]
 8003318:	f000 f870 	bl	80033fc <I2C_IsErrorOccurred>
 800331c:	4603      	mov	r3, r0
 800331e:	2b00      	cmp	r3, #0
 8003320:	d001      	beq.n	8003326 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
 8003322:	2301      	movs	r3, #1
 8003324:	e02a      	b.n	800337c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
 8003326:	68bb      	ldr	r3, [r7, #8]
 8003328:	f1b3 3fff 	cmp.w	r3, #4294967295
 800332c:	d01e      	beq.n	800336c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
 800332e:	f7fe fe85 	bl	800203c <HAL_GetTick>
 8003332:	4602      	mov	r2, r0
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	1ad3      	subs	r3, r2, r3
 8003338:	68ba      	ldr	r2, [r7, #8]
 800333a:	429a      	cmp	r2, r3
 800333c:	d302      	bcc.n	8003344 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800333e:	68bb      	ldr	r3, [r7, #8]
 8003340:	2b00      	cmp	r3, #0
 8003342:	d113      	bne.n	800336c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003348:	f043 0220 	orr.w	r2, r3, #32
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	645a      	str	r2, [r3, #68]	; 0x44
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	2220      	movs	r2, #32
 8003354:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	2200      	movs	r2, #0
 800335c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	2200      	movs	r2, #0
 8003364:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003368:	2301      	movs	r3, #1
 800336a:	e007      	b.n	800337c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	699b      	ldr	r3, [r3, #24]
 8003372:	f003 0302 	and.w	r3, r3, #2
 8003376:	2b02      	cmp	r3, #2
 8003378:	d1cb      	bne.n	8003312 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
 800337a:	2300      	movs	r3, #0
 800337c:	4618      	mov	r0, r3
 800337e:	3710      	adds	r7, #16
 8003380:	46bd      	mov	sp, r7
 8003382:	bd80      	pop	{r7, pc}

08003384 <I2C_WaitOnSTOPFlagUntilTimeout>:
 8003384:	b580      	push	{r7, lr}
 8003386:	b084      	sub	sp, #16
 8003388:	af00      	add	r7, sp, #0
 800338a:	60f8      	str	r0, [r7, #12]
 800338c:	60b9      	str	r1, [r7, #8]
 800338e:	607a      	str	r2, [r7, #4]
 8003390:	e028      	b.n	80033e4 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
 8003392:	687a      	ldr	r2, [r7, #4]
 8003394:	68b9      	ldr	r1, [r7, #8]
 8003396:	68f8      	ldr	r0, [r7, #12]
 8003398:	f000 f830 	bl	80033fc <I2C_IsErrorOccurred>
 800339c:	4603      	mov	r3, r0
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d001      	beq.n	80033a6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
 80033a2:	2301      	movs	r3, #1
 80033a4:	e026      	b.n	80033f4 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
 80033a6:	f7fe fe49 	bl	800203c <HAL_GetTick>
 80033aa:	4602      	mov	r2, r0
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	1ad3      	subs	r3, r2, r3
 80033b0:	68ba      	ldr	r2, [r7, #8]
 80033b2:	429a      	cmp	r2, r3
 80033b4:	d302      	bcc.n	80033bc <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80033b6:	68bb      	ldr	r3, [r7, #8]
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d113      	bne.n	80033e4 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033c0:	f043 0220 	orr.w	r2, r3, #32
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	645a      	str	r2, [r3, #68]	; 0x44
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	2220      	movs	r2, #32
 80033cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	2200      	movs	r2, #0
 80033d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	2200      	movs	r2, #0
 80033dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80033e0:	2301      	movs	r3, #1
 80033e2:	e007      	b.n	80033f4 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	699b      	ldr	r3, [r3, #24]
 80033ea:	f003 0320 	and.w	r3, r3, #32
 80033ee:	2b20      	cmp	r3, #32
 80033f0:	d1cf      	bne.n	8003392 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
 80033f2:	2300      	movs	r3, #0
 80033f4:	4618      	mov	r0, r3
 80033f6:	3710      	adds	r7, #16
 80033f8:	46bd      	mov	sp, r7
 80033fa:	bd80      	pop	{r7, pc}

080033fc <I2C_IsErrorOccurred>:
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b08a      	sub	sp, #40	; 0x28
 8003400:	af00      	add	r7, sp, #0
 8003402:	60f8      	str	r0, [r7, #12]
 8003404:	60b9      	str	r1, [r7, #8]
 8003406:	607a      	str	r2, [r7, #4]
 8003408:	2300      	movs	r3, #0
 800340a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	699b      	ldr	r3, [r3, #24]
 8003414:	61bb      	str	r3, [r7, #24]
 8003416:	2300      	movs	r3, #0
 8003418:	623b      	str	r3, [r7, #32]
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	61fb      	str	r3, [r7, #28]
 800341e:	69bb      	ldr	r3, [r7, #24]
 8003420:	f003 0310 	and.w	r3, r3, #16
 8003424:	2b00      	cmp	r3, #0
 8003426:	d075      	beq.n	8003514 <I2C_IsErrorOccurred+0x118>
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	2210      	movs	r2, #16
 800342e:	61da      	str	r2, [r3, #28]
 8003430:	e056      	b.n	80034e0 <I2C_IsErrorOccurred+0xe4>
 8003432:	68bb      	ldr	r3, [r7, #8]
 8003434:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003438:	d052      	beq.n	80034e0 <I2C_IsErrorOccurred+0xe4>
 800343a:	f7fe fdff 	bl	800203c <HAL_GetTick>
 800343e:	4602      	mov	r2, r0
 8003440:	69fb      	ldr	r3, [r7, #28]
 8003442:	1ad3      	subs	r3, r2, r3
 8003444:	68ba      	ldr	r2, [r7, #8]
 8003446:	429a      	cmp	r2, r3
 8003448:	d302      	bcc.n	8003450 <I2C_IsErrorOccurred+0x54>
 800344a:	68bb      	ldr	r3, [r7, #8]
 800344c:	2b00      	cmp	r3, #0
 800344e:	d147      	bne.n	80034e0 <I2C_IsErrorOccurred+0xe4>
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	685b      	ldr	r3, [r3, #4]
 8003456:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800345a:	617b      	str	r3, [r7, #20]
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003462:	74fb      	strb	r3, [r7, #19]
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	699b      	ldr	r3, [r3, #24]
 800346a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800346e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003472:	d12e      	bne.n	80034d2 <I2C_IsErrorOccurred+0xd6>
 8003474:	697b      	ldr	r3, [r7, #20]
 8003476:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800347a:	d02a      	beq.n	80034d2 <I2C_IsErrorOccurred+0xd6>
 800347c:	7cfb      	ldrb	r3, [r7, #19]
 800347e:	2b20      	cmp	r3, #32
 8003480:	d027      	beq.n	80034d2 <I2C_IsErrorOccurred+0xd6>
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	685a      	ldr	r2, [r3, #4]
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003490:	605a      	str	r2, [r3, #4]
 8003492:	f7fe fdd3 	bl	800203c <HAL_GetTick>
 8003496:	61f8      	str	r0, [r7, #28]
 8003498:	e01b      	b.n	80034d2 <I2C_IsErrorOccurred+0xd6>
 800349a:	f7fe fdcf 	bl	800203c <HAL_GetTick>
 800349e:	4602      	mov	r2, r0
 80034a0:	69fb      	ldr	r3, [r7, #28]
 80034a2:	1ad3      	subs	r3, r2, r3
 80034a4:	2b19      	cmp	r3, #25
 80034a6:	d914      	bls.n	80034d2 <I2C_IsErrorOccurred+0xd6>
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034ac:	f043 0220 	orr.w	r2, r3, #32
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	645a      	str	r2, [r3, #68]	; 0x44
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	2220      	movs	r2, #32
 80034b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	2200      	movs	r2, #0
 80034c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	2200      	movs	r2, #0
 80034c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80034cc:	2301      	movs	r3, #1
 80034ce:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	699b      	ldr	r3, [r3, #24]
 80034d8:	f003 0320 	and.w	r3, r3, #32
 80034dc:	2b20      	cmp	r3, #32
 80034de:	d1dc      	bne.n	800349a <I2C_IsErrorOccurred+0x9e>
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	699b      	ldr	r3, [r3, #24]
 80034e6:	f003 0320 	and.w	r3, r3, #32
 80034ea:	2b20      	cmp	r3, #32
 80034ec:	d003      	beq.n	80034f6 <I2C_IsErrorOccurred+0xfa>
 80034ee:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d09d      	beq.n	8003432 <I2C_IsErrorOccurred+0x36>
 80034f6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d103      	bne.n	8003506 <I2C_IsErrorOccurred+0x10a>
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	2220      	movs	r2, #32
 8003504:	61da      	str	r2, [r3, #28]
 8003506:	6a3b      	ldr	r3, [r7, #32]
 8003508:	f043 0304 	orr.w	r3, r3, #4
 800350c:	623b      	str	r3, [r7, #32]
 800350e:	2301      	movs	r3, #1
 8003510:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	699b      	ldr	r3, [r3, #24]
 800351a:	61bb      	str	r3, [r7, #24]
 800351c:	69bb      	ldr	r3, [r7, #24]
 800351e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003522:	2b00      	cmp	r3, #0
 8003524:	d00b      	beq.n	800353e <I2C_IsErrorOccurred+0x142>
 8003526:	6a3b      	ldr	r3, [r7, #32]
 8003528:	f043 0301 	orr.w	r3, r3, #1
 800352c:	623b      	str	r3, [r7, #32]
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003536:	61da      	str	r2, [r3, #28]
 8003538:	2301      	movs	r3, #1
 800353a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800353e:	69bb      	ldr	r3, [r7, #24]
 8003540:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003544:	2b00      	cmp	r3, #0
 8003546:	d00b      	beq.n	8003560 <I2C_IsErrorOccurred+0x164>
 8003548:	6a3b      	ldr	r3, [r7, #32]
 800354a:	f043 0308 	orr.w	r3, r3, #8
 800354e:	623b      	str	r3, [r7, #32]
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003558:	61da      	str	r2, [r3, #28]
 800355a:	2301      	movs	r3, #1
 800355c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8003560:	69bb      	ldr	r3, [r7, #24]
 8003562:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003566:	2b00      	cmp	r3, #0
 8003568:	d00b      	beq.n	8003582 <I2C_IsErrorOccurred+0x186>
 800356a:	6a3b      	ldr	r3, [r7, #32]
 800356c:	f043 0302 	orr.w	r3, r3, #2
 8003570:	623b      	str	r3, [r7, #32]
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f44f 7200 	mov.w	r2, #512	; 0x200
 800357a:	61da      	str	r2, [r3, #28]
 800357c:	2301      	movs	r3, #1
 800357e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8003582:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003586:	2b00      	cmp	r3, #0
 8003588:	d01c      	beq.n	80035c4 <I2C_IsErrorOccurred+0x1c8>
 800358a:	68f8      	ldr	r0, [r7, #12]
 800358c:	f7ff fe56 	bl	800323c <I2C_Flush_TXDR>
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	6859      	ldr	r1, [r3, #4]
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	681a      	ldr	r2, [r3, #0]
 800359a:	4b0d      	ldr	r3, [pc, #52]	; (80035d0 <I2C_IsErrorOccurred+0x1d4>)
 800359c:	400b      	ands	r3, r1
 800359e:	6053      	str	r3, [r2, #4]
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80035a4:	6a3b      	ldr	r3, [r7, #32]
 80035a6:	431a      	orrs	r2, r3
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	645a      	str	r2, [r3, #68]	; 0x44
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	2220      	movs	r2, #32
 80035b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	2200      	movs	r2, #0
 80035b8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	2200      	movs	r2, #0
 80035c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80035c4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80035c8:	4618      	mov	r0, r3
 80035ca:	3728      	adds	r7, #40	; 0x28
 80035cc:	46bd      	mov	sp, r7
 80035ce:	bd80      	pop	{r7, pc}
 80035d0:	fe00e800 	.word	0xfe00e800

080035d4 <I2C_TransferConfig>:
 80035d4:	b480      	push	{r7}
 80035d6:	b087      	sub	sp, #28
 80035d8:	af00      	add	r7, sp, #0
 80035da:	60f8      	str	r0, [r7, #12]
 80035dc:	607b      	str	r3, [r7, #4]
 80035de:	460b      	mov	r3, r1
 80035e0:	817b      	strh	r3, [r7, #10]
 80035e2:	4613      	mov	r3, r2
 80035e4:	727b      	strb	r3, [r7, #9]
 80035e6:	897b      	ldrh	r3, [r7, #10]
 80035e8:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80035ec:	7a7b      	ldrb	r3, [r7, #9]
 80035ee:	041b      	lsls	r3, r3, #16
 80035f0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80035f4:	431a      	orrs	r2, r3
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	431a      	orrs	r2, r3
 80035fa:	6a3b      	ldr	r3, [r7, #32]
 80035fc:	4313      	orrs	r3, r2
 80035fe:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003602:	617b      	str	r3, [r7, #20]
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	685a      	ldr	r2, [r3, #4]
 800360a:	6a3b      	ldr	r3, [r7, #32]
 800360c:	0d5b      	lsrs	r3, r3, #21
 800360e:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8003612:	4b08      	ldr	r3, [pc, #32]	; (8003634 <I2C_TransferConfig+0x60>)
 8003614:	430b      	orrs	r3, r1
 8003616:	43db      	mvns	r3, r3
 8003618:	ea02 0103 	and.w	r1, r2, r3
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	697a      	ldr	r2, [r7, #20]
 8003622:	430a      	orrs	r2, r1
 8003624:	605a      	str	r2, [r3, #4]
 8003626:	bf00      	nop
 8003628:	371c      	adds	r7, #28
 800362a:	46bd      	mov	sp, r7
 800362c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003630:	4770      	bx	lr
 8003632:	bf00      	nop
 8003634:	03ff63ff 	.word	0x03ff63ff

08003638 <HAL_I2CEx_ConfigAnalogFilter>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
 8003638:	b480      	push	{r7}
 800363a:	b083      	sub	sp, #12
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
 8003640:	6039      	str	r1, [r7, #0]
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003648:	b2db      	uxtb	r3, r3
 800364a:	2b20      	cmp	r3, #32
 800364c:	d138      	bne.n	80036c0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  if (hi2c->State == HAL_I2C_STATE_READY)
  {
    /* Process Locked */
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003654:	2b01      	cmp	r3, #1
 8003656:	d101      	bne.n	800365c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003658:	2302      	movs	r3, #2
 800365a:	e032      	b.n	80036c2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	2201      	movs	r2, #1
 8003660:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    __HAL_LOCK(hi2c);

 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2224      	movs	r2, #36	; 0x24
 8003668:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->State = HAL_I2C_STATE_BUSY;

    /* Disable the selected I2C peripheral */
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	681a      	ldr	r2, [r3, #0]
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f022 0201 	bic.w	r2, r2, #1
 800367a:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE(hi2c);

    /* Reset I2Cx ANOFF bit */
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	681a      	ldr	r2, [r3, #0]
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800368a:	601a      	str	r2, [r3, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);

    /* Set analog filter bit*/
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	6819      	ldr	r1, [r3, #0]
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	683a      	ldr	r2, [r7, #0]
 8003698:	430a      	orrs	r2, r1
 800369a:	601a      	str	r2, [r3, #0]
    hi2c->Instance->CR1 |= AnalogFilter;

 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	681a      	ldr	r2, [r3, #0]
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f042 0201 	orr.w	r2, r2, #1
 80036aa:	601a      	str	r2, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);

 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2220      	movs	r2, #32
 80036b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	2200      	movs	r2, #0
 80036b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    __HAL_UNLOCK(hi2c);

 80036bc:	2300      	movs	r3, #0
 80036be:	e000      	b.n	80036c2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
    return HAL_OK;
  }
  else
  {
 80036c0:	2302      	movs	r3, #2
    return HAL_BUSY;
  }
 80036c2:	4618      	mov	r0, r3
 80036c4:	370c      	adds	r7, #12
 80036c6:	46bd      	mov	sp, r7
 80036c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036cc:	4770      	bx	lr

080036ce <HAL_I2CEx_ConfigDigitalFilter>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
 80036ce:	b480      	push	{r7}
 80036d0:	b085      	sub	sp, #20
 80036d2:	af00      	add	r7, sp, #0
 80036d4:	6078      	str	r0, [r7, #4]
 80036d6:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg;

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80036de:	b2db      	uxtb	r3, r3
 80036e0:	2b20      	cmp	r3, #32
 80036e2:	d139      	bne.n	8003758 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  if (hi2c->State == HAL_I2C_STATE_READY)
  {
    /* Process Locked */
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80036ea:	2b01      	cmp	r3, #1
 80036ec:	d101      	bne.n	80036f2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80036ee:	2302      	movs	r3, #2
 80036f0:	e033      	b.n	800375a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	2201      	movs	r2, #1
 80036f6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    __HAL_LOCK(hi2c);

 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	2224      	movs	r2, #36	; 0x24
 80036fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->State = HAL_I2C_STATE_BUSY;

    /* Disable the selected I2C peripheral */
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	681a      	ldr	r2, [r3, #0]
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f022 0201 	bic.w	r2, r2, #1
 8003710:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE(hi2c);

    /* Get the old register value */
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	60fb      	str	r3, [r7, #12]
    tmpreg = hi2c->Instance->CR1;

    /* Reset I2Cx DNF bits [11:8] */
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003720:	60fb      	str	r3, [r7, #12]
    tmpreg &= ~(I2C_CR1_DNF);

    /* Set I2Cx DNF coefficient */
 8003722:	683b      	ldr	r3, [r7, #0]
 8003724:	021b      	lsls	r3, r3, #8
 8003726:	68fa      	ldr	r2, [r7, #12]
 8003728:	4313      	orrs	r3, r2
 800372a:	60fb      	str	r3, [r7, #12]
    tmpreg |= DigitalFilter << 8U;

    /* Store the new register value */
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	68fa      	ldr	r2, [r7, #12]
 8003732:	601a      	str	r2, [r3, #0]
    hi2c->Instance->CR1 = tmpreg;

 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	681a      	ldr	r2, [r3, #0]
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f042 0201 	orr.w	r2, r2, #1
 8003742:	601a      	str	r2, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);

 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	2220      	movs	r2, #32
 8003748:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	2200      	movs	r2, #0
 8003750:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    __HAL_UNLOCK(hi2c);

 8003754:	2300      	movs	r3, #0
 8003756:	e000      	b.n	800375a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
    return HAL_OK;
  }
  else
  {
 8003758:	2302      	movs	r3, #2
    return HAL_BUSY;
  }
 800375a:	4618      	mov	r0, r3
 800375c:	3714      	adds	r7, #20
 800375e:	46bd      	mov	sp, r7
 8003760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003764:	4770      	bx	lr

08003766 <HAL_PCD_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx;
 8003766:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003768:	b08f      	sub	sp, #60	; 0x3c
 800376a:	af0a      	add	r7, sp, #40	; 0x28
 800376c:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
  {
    return HAL_ERROR;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	2b00      	cmp	r3, #0
 8003772:	d101      	bne.n	8003778 <HAL_PCD_Init+0x12>
  }

 8003774:	2301      	movs	r3, #1
 8003776:	e116      	b.n	80039a6 <HAL_PCD_Init+0x240>
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	60bb      	str	r3, [r7, #8]
  if (hpcd->State == HAL_PCD_STATE_RESET)
  {
    /* Allocate lock resource and initialize it */
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8003784:	b2db      	uxtb	r3, r3
 8003786:	2b00      	cmp	r3, #0
 8003788:	d106      	bne.n	8003798 <HAL_PCD_Init+0x32>
    hpcd->Lock = HAL_UNLOCKED;

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	2200      	movs	r2, #0
 800378e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }
 8003792:	6878      	ldr	r0, [r7, #4]
 8003794:	f7fe f9e8 	bl	8001b68 <HAL_PCD_MspInit>

  hpcd->State = HAL_PCD_STATE_BUSY;

#if defined (USB_OTG_FS)
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2203      	movs	r2, #3
 800379c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
  {
    hpcd->Init.dma_enable = 0U;
 80037a0:	68bb      	ldr	r3, [r7, #8]
 80037a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d102      	bne.n	80037b2 <HAL_PCD_Init+0x4c>
  }
#endif /* defined (USB_OTG_FS) */
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2200      	movs	r2, #0
 80037b0:	611a      	str	r2, [r3, #16]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);

  /*Init the Core (common init.) */
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	4618      	mov	r0, r3
 80037b8:	f004 f80d 	bl	80077d6 <USB_DisableGlobalInt>
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	603b      	str	r3, [r7, #0]
 80037c2:	687e      	ldr	r6, [r7, #4]
 80037c4:	466d      	mov	r5, sp
 80037c6:	f106 0410 	add.w	r4, r6, #16
 80037ca:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80037cc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80037ce:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80037d0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80037d2:	e894 0003 	ldmia.w	r4, {r0, r1}
 80037d6:	e885 0003 	stmia.w	r5, {r0, r1}
 80037da:	1d33      	adds	r3, r6, #4
 80037dc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80037de:	6838      	ldr	r0, [r7, #0]
 80037e0:	f003 ffcd 	bl	800777e <USB_CoreInit>
 80037e4:	4603      	mov	r3, r0
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d005      	beq.n	80037f6 <HAL_PCD_Init+0x90>
    return HAL_ERROR;
  }
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	2202      	movs	r2, #2
 80037ee:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

 80037f2:	2301      	movs	r3, #1
 80037f4:	e0d7      	b.n	80039a6 <HAL_PCD_Init+0x240>
  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);

  /* Init endpoints structures */
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	2100      	movs	r1, #0
 80037fc:	4618      	mov	r0, r3
 80037fe:	f003 fffb 	bl	80077f8 <USB_SetCurrentMode>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
  {
    /* Init ep structure */
 8003802:	2300      	movs	r3, #0
 8003804:	73fb      	strb	r3, [r7, #15]
 8003806:	e04a      	b.n	800389e <HAL_PCD_Init+0x138>
    hpcd->IN_ep[i].is_in = 1U;
    hpcd->IN_ep[i].num = i;
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003808:	7bfa      	ldrb	r2, [r7, #15]
 800380a:	6879      	ldr	r1, [r7, #4]
 800380c:	4613      	mov	r3, r2
 800380e:	00db      	lsls	r3, r3, #3
 8003810:	4413      	add	r3, r2
 8003812:	009b      	lsls	r3, r3, #2
 8003814:	440b      	add	r3, r1
 8003816:	333d      	adds	r3, #61	; 0x3d
 8003818:	2201      	movs	r2, #1
 800381a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
 800381c:	7bfa      	ldrb	r2, [r7, #15]
 800381e:	6879      	ldr	r1, [r7, #4]
 8003820:	4613      	mov	r3, r2
 8003822:	00db      	lsls	r3, r3, #3
 8003824:	4413      	add	r3, r2
 8003826:	009b      	lsls	r3, r3, #2
 8003828:	440b      	add	r3, r1
 800382a:	333c      	adds	r3, #60	; 0x3c
 800382c:	7bfa      	ldrb	r2, [r7, #15]
 800382e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003830:	7bfa      	ldrb	r2, [r7, #15]
 8003832:	7bfb      	ldrb	r3, [r7, #15]
 8003834:	b298      	uxth	r0, r3
 8003836:	6879      	ldr	r1, [r7, #4]
 8003838:	4613      	mov	r3, r2
 800383a:	00db      	lsls	r3, r3, #3
 800383c:	4413      	add	r3, r2
 800383e:	009b      	lsls	r3, r3, #2
 8003840:	440b      	add	r3, r1
 8003842:	3344      	adds	r3, #68	; 0x44
 8003844:	4602      	mov	r2, r0
 8003846:	801a      	strh	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003848:	7bfa      	ldrb	r2, [r7, #15]
 800384a:	6879      	ldr	r1, [r7, #4]
 800384c:	4613      	mov	r3, r2
 800384e:	00db      	lsls	r3, r3, #3
 8003850:	4413      	add	r3, r2
 8003852:	009b      	lsls	r3, r3, #2
 8003854:	440b      	add	r3, r1
 8003856:	3340      	adds	r3, #64	; 0x40
 8003858:	2200      	movs	r2, #0
 800385a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800385c:	7bfa      	ldrb	r2, [r7, #15]
 800385e:	6879      	ldr	r1, [r7, #4]
 8003860:	4613      	mov	r3, r2
 8003862:	00db      	lsls	r3, r3, #3
 8003864:	4413      	add	r3, r2
 8003866:	009b      	lsls	r3, r3, #2
 8003868:	440b      	add	r3, r1
 800386a:	3348      	adds	r3, #72	; 0x48
 800386c:	2200      	movs	r2, #0
 800386e:	601a      	str	r2, [r3, #0]
  }
 8003870:	7bfa      	ldrb	r2, [r7, #15]
 8003872:	6879      	ldr	r1, [r7, #4]
 8003874:	4613      	mov	r3, r2
 8003876:	00db      	lsls	r3, r3, #3
 8003878:	4413      	add	r3, r2
 800387a:	009b      	lsls	r3, r3, #2
 800387c:	440b      	add	r3, r1
 800387e:	334c      	adds	r3, #76	; 0x4c
 8003880:	2200      	movs	r2, #0
 8003882:	601a      	str	r2, [r3, #0]

 8003884:	7bfa      	ldrb	r2, [r7, #15]
 8003886:	6879      	ldr	r1, [r7, #4]
 8003888:	4613      	mov	r3, r2
 800388a:	00db      	lsls	r3, r3, #3
 800388c:	4413      	add	r3, r2
 800388e:	009b      	lsls	r3, r3, #2
 8003890:	440b      	add	r3, r1
 8003892:	3354      	adds	r3, #84	; 0x54
 8003894:	2200      	movs	r2, #0
 8003896:	601a      	str	r2, [r3, #0]
    /* Init ep structure */
 8003898:	7bfb      	ldrb	r3, [r7, #15]
 800389a:	3301      	adds	r3, #1
 800389c:	73fb      	strb	r3, [r7, #15]
 800389e:	7bfa      	ldrb	r2, [r7, #15]
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	685b      	ldr	r3, [r3, #4]
 80038a4:	429a      	cmp	r2, r3
 80038a6:	d3af      	bcc.n	8003808 <HAL_PCD_Init+0xa2>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80038a8:	2300      	movs	r3, #0
 80038aa:	73fb      	strb	r3, [r7, #15]
 80038ac:	e044      	b.n	8003938 <HAL_PCD_Init+0x1d2>
    hpcd->OUT_ep[i].num = i;
    /* Control until ep is activated */
 80038ae:	7bfa      	ldrb	r2, [r7, #15]
 80038b0:	6879      	ldr	r1, [r7, #4]
 80038b2:	4613      	mov	r3, r2
 80038b4:	00db      	lsls	r3, r3, #3
 80038b6:	4413      	add	r3, r2
 80038b8:	009b      	lsls	r3, r3, #2
 80038ba:	440b      	add	r3, r1
 80038bc:	f203 237d 	addw	r3, r3, #637	; 0x27d
 80038c0:	2200      	movs	r2, #0
 80038c2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80038c4:	7bfa      	ldrb	r2, [r7, #15]
 80038c6:	6879      	ldr	r1, [r7, #4]
 80038c8:	4613      	mov	r3, r2
 80038ca:	00db      	lsls	r3, r3, #3
 80038cc:	4413      	add	r3, r2
 80038ce:	009b      	lsls	r3, r3, #2
 80038d0:	440b      	add	r3, r1
 80038d2:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 80038d6:	7bfa      	ldrb	r2, [r7, #15]
 80038d8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80038da:	7bfa      	ldrb	r2, [r7, #15]
 80038dc:	6879      	ldr	r1, [r7, #4]
 80038de:	4613      	mov	r3, r2
 80038e0:	00db      	lsls	r3, r3, #3
 80038e2:	4413      	add	r3, r2
 80038e4:	009b      	lsls	r3, r3, #2
 80038e6:	440b      	add	r3, r1
 80038e8:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80038ec:	2200      	movs	r2, #0
 80038ee:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80038f0:	7bfa      	ldrb	r2, [r7, #15]
 80038f2:	6879      	ldr	r1, [r7, #4]
 80038f4:	4613      	mov	r3, r2
 80038f6:	00db      	lsls	r3, r3, #3
 80038f8:	4413      	add	r3, r2
 80038fa:	009b      	lsls	r3, r3, #2
 80038fc:	440b      	add	r3, r1
 80038fe:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8003902:	2200      	movs	r2, #0
 8003904:	601a      	str	r2, [r3, #0]
  }
 8003906:	7bfa      	ldrb	r2, [r7, #15]
 8003908:	6879      	ldr	r1, [r7, #4]
 800390a:	4613      	mov	r3, r2
 800390c:	00db      	lsls	r3, r3, #3
 800390e:	4413      	add	r3, r2
 8003910:	009b      	lsls	r3, r3, #2
 8003912:	440b      	add	r3, r1
 8003914:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8003918:	2200      	movs	r2, #0
 800391a:	601a      	str	r2, [r3, #0]

 800391c:	7bfa      	ldrb	r2, [r7, #15]
 800391e:	6879      	ldr	r1, [r7, #4]
 8003920:	4613      	mov	r3, r2
 8003922:	00db      	lsls	r3, r3, #3
 8003924:	4413      	add	r3, r2
 8003926:	009b      	lsls	r3, r3, #2
 8003928:	440b      	add	r3, r1
 800392a:	f503 7325 	add.w	r3, r3, #660	; 0x294
 800392e:	2200      	movs	r2, #0
 8003930:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].is_in = 0U;
 8003932:	7bfb      	ldrb	r3, [r7, #15]
 8003934:	3301      	adds	r3, #1
 8003936:	73fb      	strb	r3, [r7, #15]
 8003938:	7bfa      	ldrb	r2, [r7, #15]
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	685b      	ldr	r3, [r3, #4]
 800393e:	429a      	cmp	r2, r3
 8003940:	d3b5      	bcc.n	80038ae <HAL_PCD_Init+0x148>
  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	603b      	str	r3, [r7, #0]
 8003948:	687e      	ldr	r6, [r7, #4]
 800394a:	466d      	mov	r5, sp
 800394c:	f106 0410 	add.w	r4, r6, #16
 8003950:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003952:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003954:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003956:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003958:	e894 0003 	ldmia.w	r4, {r0, r1}
 800395c:	e885 0003 	stmia.w	r5, {r0, r1}
 8003960:	1d33      	adds	r3, r6, #4
 8003962:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003964:	6838      	ldr	r0, [r7, #0]
 8003966:	f003 ff93 	bl	8007890 <USB_DevInit>
 800396a:	4603      	mov	r3, r0
 800396c:	2b00      	cmp	r3, #0
 800396e:	d005      	beq.n	800397c <HAL_PCD_Init+0x216>
    return HAL_ERROR;
  }
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2202      	movs	r2, #2
 8003974:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

 8003978:	2301      	movs	r3, #1
 800397a:	e014      	b.n	80039a6 <HAL_PCD_Init+0x240>
  hpcd->USB_Address = 0U;
  hpcd->State = HAL_PCD_STATE_READY;
  
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	2200      	movs	r2, #0
 8003980:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  /* Activate LPM */
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	2201      	movs	r2, #1
 8003988:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003990:	2b01      	cmp	r3, #1
 8003992:	d102      	bne.n	800399a <HAL_PCD_Init+0x234>
  }

 8003994:	6878      	ldr	r0, [r7, #4]
 8003996:	f000 f80a 	bl	80039ae <HAL_PCDEx_ActivateLPM>
  (void)USB_DevDisconnect(hpcd->Instance);

  return HAL_OK;
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	4618      	mov	r0, r3
 80039a0:	f004 f93f 	bl	8007c22 <USB_DevDisconnect>
}

 80039a4:	2300      	movs	r3, #0
/**
 80039a6:	4618      	mov	r0, r3
 80039a8:	3714      	adds	r7, #20
 80039aa:	46bd      	mov	sp, r7
 80039ac:	bdf0      	pop	{r4, r5, r6, r7, pc}

080039ae <HAL_PCDEx_ActivateLPM>:
/**
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
 80039ae:	b480      	push	{r7}
 80039b0:	b085      	sub	sp, #20
 80039b2:	af00      	add	r7, sp, #0
 80039b4:	6078      	str	r0, [r7, #4]
{
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	60fb      	str	r3, [r7, #12]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;

 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	2201      	movs	r2, #1
 80039c0:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->lpm_active = 1U;
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	2200      	movs	r2, #0
 80039c8:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  hpcd->LPM_State = LPM_L0;
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	699b      	ldr	r3, [r3, #24]
 80039d0:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	619a      	str	r2, [r3, #24]
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80039e0:	f043 0303 	orr.w	r3, r3, #3
 80039e4:	68fa      	ldr	r2, [r7, #12]
 80039e6:	6553      	str	r3, [r2, #84]	; 0x54
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);

 80039e8:	2300      	movs	r3, #0
  return HAL_OK;
 80039ea:	4618      	mov	r0, r3
 80039ec:	3714      	adds	r7, #20
 80039ee:	46bd      	mov	sp, r7
 80039f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f4:	4770      	bx	lr
	...

080039f8 <HAL_PWR_EnableBkUpAccess>:
  *        disabled.
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
 80039f8:	b480      	push	{r7}
 80039fa:	af00      	add	r7, sp, #0
{
 80039fc:	4b05      	ldr	r3, [pc, #20]	; (8003a14 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	4a04      	ldr	r2, [pc, #16]	; (8003a14 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003a02:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a06:	6013      	str	r3, [r2, #0]
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003a08:	bf00      	nop
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a10:	4770      	bx	lr
 8003a12:	bf00      	nop
 8003a14:	40007000 	.word	0x40007000

08003a18 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
 8003a18:	b480      	push	{r7}
 8003a1a:	af00      	add	r7, sp, #0
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
 8003a1c:	4b04      	ldr	r3, [pc, #16]	; (8003a30 <HAL_PWREx_GetVoltageRange+0x18>)
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
 8003a24:	4618      	mov	r0, r3
 8003a26:	46bd      	mov	sp, r7
 8003a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a2c:	4770      	bx	lr
 8003a2e:	bf00      	nop
 8003a30:	40007000 	.word	0x40007000

08003a34 <HAL_PWREx_ControlVoltageScaling>:
  * @note  When moving from Range 2 to Range 1, the API waits for VOSF flag to be
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
 8003a34:	b480      	push	{r7}
 8003a36:	b085      	sub	sp, #20
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	6078      	str	r0, [r7, #4]
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

#else

  /* If Set Range 1 */
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003a42:	d130      	bne.n	8003aa6 <HAL_PWREx_ControlVoltageScaling+0x72>
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
  {
 8003a44:	4b23      	ldr	r3, [pc, #140]	; (8003ad4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003a4c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003a50:	d038      	beq.n	8003ac4 <HAL_PWREx_ControlVoltageScaling+0x90>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
    {
      /* Set Range 1 */
 8003a52:	4b20      	ldr	r3, [pc, #128]	; (8003ad4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003a5a:	4a1e      	ldr	r2, [pc, #120]	; (8003ad4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a5c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003a60:	6013      	str	r3, [r2, #0]
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);

      /* Wait until VOSF is cleared */
 8003a62:	4b1d      	ldr	r3, [pc, #116]	; (8003ad8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	2232      	movs	r2, #50	; 0x32
 8003a68:	fb02 f303 	mul.w	r3, r2, r3
 8003a6c:	4a1b      	ldr	r2, [pc, #108]	; (8003adc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003a6e:	fba2 2303 	umull	r2, r3, r2, r3
 8003a72:	0c9b      	lsrs	r3, r3, #18
 8003a74:	3301      	adds	r3, #1
 8003a76:	60fb      	str	r3, [r7, #12]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003a78:	e002      	b.n	8003a80 <HAL_PWREx_ControlVoltageScaling+0x4c>
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
      {
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	3b01      	subs	r3, #1
 8003a7e:	60fb      	str	r3, [r7, #12]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003a80:	4b14      	ldr	r3, [pc, #80]	; (8003ad4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a82:	695b      	ldr	r3, [r3, #20]
 8003a84:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a88:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a8c:	d102      	bne.n	8003a94 <HAL_PWREx_ControlVoltageScaling+0x60>
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d1f2      	bne.n	8003a7a <HAL_PWREx_ControlVoltageScaling+0x46>
        wait_loop_index--;
      }
 8003a94:	4b0f      	ldr	r3, [pc, #60]	; (8003ad4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a96:	695b      	ldr	r3, [r3, #20]
 8003a98:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a9c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003aa0:	d110      	bne.n	8003ac4 <HAL_PWREx_ControlVoltageScaling+0x90>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
      {
 8003aa2:	2303      	movs	r3, #3
 8003aa4:	e00f      	b.n	8003ac6 <HAL_PWREx_ControlVoltageScaling+0x92>
        return HAL_TIMEOUT;
      }
    }
  }
  else
  {
 8003aa6:	4b0b      	ldr	r3, [pc, #44]	; (8003ad4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003aae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003ab2:	d007      	beq.n	8003ac4 <HAL_PWREx_ControlVoltageScaling+0x90>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
    {
      /* Set Range 2 */
 8003ab4:	4b07      	ldr	r3, [pc, #28]	; (8003ad4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003abc:	4a05      	ldr	r2, [pc, #20]	; (8003ad4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003abe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003ac2:	6013      	str	r3, [r2, #0]
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

 8003ac4:	2300      	movs	r3, #0
  return HAL_OK;
 8003ac6:	4618      	mov	r0, r3
 8003ac8:	3714      	adds	r7, #20
 8003aca:	46bd      	mov	sp, r7
 8003acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad0:	4770      	bx	lr
 8003ad2:	bf00      	nop
 8003ad4:	40007000 	.word	0x40007000
 8003ad8:	20000000 	.word	0x20000000
 8003adc:	431bde83 	.word	0x431bde83

08003ae0 <HAL_PWREx_EnableVddUSB>:
/**
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
 8003ae0:	b480      	push	{r7}
 8003ae2:	af00      	add	r7, sp, #0
{
 8003ae4:	4b05      	ldr	r3, [pc, #20]	; (8003afc <HAL_PWREx_EnableVddUSB+0x1c>)
 8003ae6:	685b      	ldr	r3, [r3, #4]
 8003ae8:	4a04      	ldr	r2, [pc, #16]	; (8003afc <HAL_PWREx_EnableVddUSB+0x1c>)
 8003aea:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003aee:	6053      	str	r3, [r2, #4]
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8003af0:	bf00      	nop
 8003af2:	46bd      	mov	sp, r7
 8003af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af8:	4770      	bx	lr
 8003afa:	bf00      	nop
 8003afc:	40007000 	.word	0x40007000

08003b00 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	b086      	sub	sp, #24
 8003b04:	af02      	add	r7, sp, #8
 8003b06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8003b08:	f7fe fa98 	bl	800203c <HAL_GetTick>
 8003b0c:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d101      	bne.n	8003b18 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8003b14:	2301      	movs	r3, #1
 8003b16:	e063      	b.n	8003be0 <HAL_QSPI_Init+0xe0>
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003b1e:	b2db      	uxtb	r3, r3
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d10b      	bne.n	8003b3c <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2200      	movs	r2, #0
 8003b28:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8003b2c:	6878      	ldr	r0, [r7, #4]
 8003b2e:	f7fd fe8f 	bl	8001850 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8003b32:	f241 3188 	movw	r1, #5000	; 0x1388
 8003b36:	6878      	ldr	r0, [r7, #4]
 8003b38:	f000 f858 	bl	8003bec <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f423 6170 	bic.w	r1, r3, #3840	; 0xf00
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	689b      	ldr	r3, [r3, #8]
 8003b4a:	3b01      	subs	r3, #1
 8003b4c:	021a      	lsls	r2, r3, #8
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	430a      	orrs	r2, r1
 8003b54:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b5a:	9300      	str	r3, [sp, #0]
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	2200      	movs	r2, #0
 8003b60:	2120      	movs	r1, #32
 8003b62:	6878      	ldr	r0, [r7, #4]
 8003b64:	f000 f850 	bl	8003c08 <QSPI_WaitFlagStateUntilTimeout>
 8003b68:	4603      	mov	r3, r0
 8003b6a:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8003b6c:	7afb      	ldrb	r3, [r7, #11]
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d131      	bne.n	8003bd6 <HAL_QSPI_Init+0xd6>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003b7c:	f023 0310 	bic.w	r3, r3, #16
 8003b80:	687a      	ldr	r2, [r7, #4]
 8003b82:	6852      	ldr	r2, [r2, #4]
 8003b84:	0611      	lsls	r1, r2, #24
 8003b86:	687a      	ldr	r2, [r7, #4]
 8003b88:	68d2      	ldr	r2, [r2, #12]
 8003b8a:	4311      	orrs	r1, r2
 8003b8c:	687a      	ldr	r2, [r7, #4]
 8003b8e:	6812      	ldr	r2, [r2, #0]
 8003b90:	430b      	orrs	r3, r1
 8003b92:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	685a      	ldr	r2, [r3, #4]
 8003b9a:	4b13      	ldr	r3, [pc, #76]	; (8003be8 <HAL_QSPI_Init+0xe8>)
 8003b9c:	4013      	ands	r3, r2
 8003b9e:	687a      	ldr	r2, [r7, #4]
 8003ba0:	6912      	ldr	r2, [r2, #16]
 8003ba2:	0411      	lsls	r1, r2, #16
 8003ba4:	687a      	ldr	r2, [r7, #4]
 8003ba6:	6952      	ldr	r2, [r2, #20]
 8003ba8:	4311      	orrs	r1, r2
 8003baa:	687a      	ldr	r2, [r7, #4]
 8003bac:	6992      	ldr	r2, [r2, #24]
 8003bae:	4311      	orrs	r1, r2
 8003bb0:	687a      	ldr	r2, [r7, #4]
 8003bb2:	6812      	ldr	r2, [r2, #0]
 8003bb4:	430b      	orrs	r3, r1
 8003bb6:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	681a      	ldr	r2, [r3, #0]
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f042 0201 	orr.w	r2, r2, #1
 8003bc6:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	2200      	movs	r2, #0
 8003bcc:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	2201      	movs	r2, #1
 8003bd2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	2200      	movs	r2, #0
 8003bda:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 8003bde:	7afb      	ldrb	r3, [r7, #11]
}
 8003be0:	4618      	mov	r0, r3
 8003be2:	3710      	adds	r7, #16
 8003be4:	46bd      	mov	sp, r7
 8003be6:	bd80      	pop	{r7, pc}
 8003be8:	ffe0f8fe 	.word	0xffe0f8fe

08003bec <HAL_QSPI_SetTimeout>:
  HAL_StatusTypeDef status = HAL_OK;

  /* Process locked */
  __HAL_LOCK(hqspi);

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8003bec:	b480      	push	{r7}
 8003bee:	b083      	sub	sp, #12
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]
 8003bf4:	6039      	str	r1, [r7, #0]
  {
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	683a      	ldr	r2, [r7, #0]
 8003bfa:	641a      	str	r2, [r3, #64]	; 0x40
    /* Synchronize init structure with new FIFO threshold value */
 8003bfc:	bf00      	nop
 8003bfe:	370c      	adds	r7, #12
 8003c00:	46bd      	mov	sp, r7
 8003c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c06:	4770      	bx	lr

08003c08 <QSPI_WaitFlagStateUntilTimeout>:

        return HAL_ERROR;
      }
    }
  }
  return HAL_OK;
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	b084      	sub	sp, #16
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	60f8      	str	r0, [r7, #12]
 8003c10:	60b9      	str	r1, [r7, #8]
 8003c12:	603b      	str	r3, [r7, #0]
 8003c14:	4613      	mov	r3, r2
 8003c16:	71fb      	strb	r3, [r7, #7]
}

 8003c18:	e01a      	b.n	8003c50 <QSPI_WaitFlagStateUntilTimeout+0x48>
/**
  * @brief  Configure the communication registers.
  * @param  hqspi : QSPI handle
 8003c1a:	69bb      	ldr	r3, [r7, #24]
 8003c1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c20:	d016      	beq.n	8003c50 <QSPI_WaitFlagStateUntilTimeout+0x48>
  * @param  cmd : structure that contains the command configuration information
  * @param  FunctionalMode : functional mode to configured
 8003c22:	f7fe fa0b 	bl	800203c <HAL_GetTick>
 8003c26:	4602      	mov	r2, r0
 8003c28:	683b      	ldr	r3, [r7, #0]
 8003c2a:	1ad3      	subs	r3, r2, r3
 8003c2c:	69ba      	ldr	r2, [r7, #24]
 8003c2e:	429a      	cmp	r2, r3
 8003c30:	d302      	bcc.n	8003c38 <QSPI_WaitFlagStateUntilTimeout+0x30>
 8003c32:	69bb      	ldr	r3, [r7, #24]
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d10b      	bne.n	8003c50 <QSPI_WaitFlagStateUntilTimeout+0x48>
  *           This parameter can be one of the following values:
  *            @arg QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE: Indirect write mode
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	2204      	movs	r2, #4
 8003c3c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  *            @arg QSPI_FUNCTIONAL_MODE_INDIRECT_READ: Indirect read mode
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c44:	f043 0201 	orr.w	r2, r3, #1
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	63da      	str	r2, [r3, #60]	; 0x3c
  *            @arg QSPI_FUNCTIONAL_MODE_AUTO_POLLING: Automatic polling mode
  *            @arg QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED: Memory-mapped mode
 8003c4c:	2301      	movs	r3, #1
 8003c4e:	e00e      	b.n	8003c6e <QSPI_WaitFlagStateUntilTimeout+0x66>

 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	689a      	ldr	r2, [r3, #8]
 8003c56:	68bb      	ldr	r3, [r7, #8]
 8003c58:	4013      	ands	r3, r2
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	bf14      	ite	ne
 8003c5e:	2301      	movne	r3, #1
 8003c60:	2300      	moveq	r3, #0
 8003c62:	b2db      	uxtb	r3, r3
 8003c64:	461a      	mov	r2, r3
 8003c66:	79fb      	ldrb	r3, [r7, #7]
 8003c68:	429a      	cmp	r2, r3
 8003c6a:	d1d6      	bne.n	8003c1a <QSPI_WaitFlagStateUntilTimeout+0x12>
  * @retval None
  */
static void QSPI_Config(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t FunctionalMode)
{
 8003c6c:	2300      	movs	r3, #0
  assert_param(IS_QSPI_FUNCTIONAL_MODE(FunctionalMode));
 8003c6e:	4618      	mov	r0, r3
 8003c70:	3710      	adds	r7, #16
 8003c72:	46bd      	mov	sp, r7
 8003c74:	bd80      	pop	{r7, pc}
	...

08003c78 <HAL_RCC_OscConfig>:
  *         first and then LSE On or LSE Bypass.
  * @note   Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	b088      	sub	sp, #32
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	6078      	str	r0, [r7, #4]
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d101      	bne.n	8003c8a <HAL_RCC_OscConfig+0x12>
  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003c86:	2301      	movs	r3, #1
 8003c88:	e3ca      	b.n	8004420 <HAL_RCC_OscConfig+0x7a8>
  {
    return HAL_ERROR;
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8003c8a:	4b97      	ldr	r3, [pc, #604]	; (8003ee8 <HAL_RCC_OscConfig+0x270>)
 8003c8c:	689b      	ldr	r3, [r3, #8]
 8003c8e:	f003 030c 	and.w	r3, r3, #12
 8003c92:	61bb      	str	r3, [r7, #24]

 8003c94:	4b94      	ldr	r3, [pc, #592]	; (8003ee8 <HAL_RCC_OscConfig+0x270>)
 8003c96:	68db      	ldr	r3, [r3, #12]
 8003c98:	f003 0303 	and.w	r3, r3, #3
 8003c9c:	617b      	str	r3, [r7, #20]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();

 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f003 0310 	and.w	r3, r3, #16
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	f000 80e4 	beq.w	8003e74 <HAL_RCC_OscConfig+0x1fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

 8003cac:	69bb      	ldr	r3, [r7, #24]
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d007      	beq.n	8003cc2 <HAL_RCC_OscConfig+0x4a>
 8003cb2:	69bb      	ldr	r3, [r7, #24]
 8003cb4:	2b0c      	cmp	r3, #12
 8003cb6:	f040 808b 	bne.w	8003dd0 <HAL_RCC_OscConfig+0x158>
    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
 8003cba:	697b      	ldr	r3, [r7, #20]
 8003cbc:	2b01      	cmp	r3, #1
 8003cbe:	f040 8087 	bne.w	8003dd0 <HAL_RCC_OscConfig+0x158>
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003cc2:	4b89      	ldr	r3, [pc, #548]	; (8003ee8 <HAL_RCC_OscConfig+0x270>)
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f003 0302 	and.w	r3, r3, #2
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d005      	beq.n	8003cda <HAL_RCC_OscConfig+0x62>
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	699b      	ldr	r3, [r3, #24]
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d101      	bne.n	8003cda <HAL_RCC_OscConfig+0x62>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003cd6:	2301      	movs	r3, #1
 8003cd8:	e3a2      	b.n	8004420 <HAL_RCC_OscConfig+0x7a8>

       /* Otherwise, just the calibration and MSI range change are allowed */
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6a1a      	ldr	r2, [r3, #32]
 8003cde:	4b82      	ldr	r3, [pc, #520]	; (8003ee8 <HAL_RCC_OscConfig+0x270>)
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f003 0308 	and.w	r3, r3, #8
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d004      	beq.n	8003cf4 <HAL_RCC_OscConfig+0x7c>
 8003cea:	4b7f      	ldr	r3, [pc, #508]	; (8003ee8 <HAL_RCC_OscConfig+0x270>)
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003cf2:	e005      	b.n	8003d00 <HAL_RCC_OscConfig+0x88>
 8003cf4:	4b7c      	ldr	r3, [pc, #496]	; (8003ee8 <HAL_RCC_OscConfig+0x270>)
 8003cf6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003cfa:	091b      	lsrs	r3, r3, #4
 8003cfc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003d00:	4293      	cmp	r3, r2
 8003d02:	d223      	bcs.n	8003d4c <HAL_RCC_OscConfig+0xd4>
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
        {
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	6a1b      	ldr	r3, [r3, #32]
 8003d08:	4618      	mov	r0, r3
 8003d0a:	f000 fd87 	bl	800481c <RCC_SetFlashLatencyFromMSIRange>
 8003d0e:	4603      	mov	r3, r0
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d001      	beq.n	8003d18 <HAL_RCC_OscConfig+0xa0>
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003d14:	2301      	movs	r3, #1
 8003d16:	e383      	b.n	8004420 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_ERROR;
          }

 8003d18:	4b73      	ldr	r3, [pc, #460]	; (8003ee8 <HAL_RCC_OscConfig+0x270>)
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	4a72      	ldr	r2, [pc, #456]	; (8003ee8 <HAL_RCC_OscConfig+0x270>)
 8003d1e:	f043 0308 	orr.w	r3, r3, #8
 8003d22:	6013      	str	r3, [r2, #0]
 8003d24:	4b70      	ldr	r3, [pc, #448]	; (8003ee8 <HAL_RCC_OscConfig+0x270>)
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6a1b      	ldr	r3, [r3, #32]
 8003d30:	496d      	ldr	r1, [pc, #436]	; (8003ee8 <HAL_RCC_OscConfig+0x270>)
 8003d32:	4313      	orrs	r3, r2
 8003d34:	600b      	str	r3, [r1, #0]
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003d36:	4b6c      	ldr	r3, [pc, #432]	; (8003ee8 <HAL_RCC_OscConfig+0x270>)
 8003d38:	685b      	ldr	r3, [r3, #4]
 8003d3a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	69db      	ldr	r3, [r3, #28]
 8003d42:	021b      	lsls	r3, r3, #8
 8003d44:	4968      	ldr	r1, [pc, #416]	; (8003ee8 <HAL_RCC_OscConfig+0x270>)
 8003d46:	4313      	orrs	r3, r2
 8003d48:	604b      	str	r3, [r1, #4]
 8003d4a:	e025      	b.n	8003d98 <HAL_RCC_OscConfig+0x120>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
 8003d4c:	4b66      	ldr	r3, [pc, #408]	; (8003ee8 <HAL_RCC_OscConfig+0x270>)
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	4a65      	ldr	r2, [pc, #404]	; (8003ee8 <HAL_RCC_OscConfig+0x270>)
 8003d52:	f043 0308 	orr.w	r3, r3, #8
 8003d56:	6013      	str	r3, [r2, #0]
 8003d58:	4b63      	ldr	r3, [pc, #396]	; (8003ee8 <HAL_RCC_OscConfig+0x270>)
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	6a1b      	ldr	r3, [r3, #32]
 8003d64:	4960      	ldr	r1, [pc, #384]	; (8003ee8 <HAL_RCC_OscConfig+0x270>)
 8003d66:	4313      	orrs	r3, r2
 8003d68:	600b      	str	r3, [r1, #0]
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003d6a:	4b5f      	ldr	r3, [pc, #380]	; (8003ee8 <HAL_RCC_OscConfig+0x270>)
 8003d6c:	685b      	ldr	r3, [r3, #4]
 8003d6e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	69db      	ldr	r3, [r3, #28]
 8003d76:	021b      	lsls	r3, r3, #8
 8003d78:	495b      	ldr	r1, [pc, #364]	; (8003ee8 <HAL_RCC_OscConfig+0x270>)
 8003d7a:	4313      	orrs	r3, r2
 8003d7c:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);

          /* Decrease number of wait states update if necessary */
 8003d7e:	69bb      	ldr	r3, [r7, #24]
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d109      	bne.n	8003d98 <HAL_RCC_OscConfig+0x120>
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	6a1b      	ldr	r3, [r3, #32]
 8003d88:	4618      	mov	r0, r3
 8003d8a:	f000 fd47 	bl	800481c <RCC_SetFlashLatencyFromMSIRange>
 8003d8e:	4603      	mov	r3, r0
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d001      	beq.n	8003d98 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003d94:	2301      	movs	r3, #1
 8003d96:	e343      	b.n	8004420 <HAL_RCC_OscConfig+0x7a8>
            {
              return HAL_ERROR;
            }
          }
        }

 8003d98:	f000 fc4a 	bl	8004630 <HAL_RCC_GetSysClockFreq>
 8003d9c:	4602      	mov	r2, r0
 8003d9e:	4b52      	ldr	r3, [pc, #328]	; (8003ee8 <HAL_RCC_OscConfig+0x270>)
 8003da0:	689b      	ldr	r3, [r3, #8]
 8003da2:	091b      	lsrs	r3, r3, #4
 8003da4:	f003 030f 	and.w	r3, r3, #15
 8003da8:	4950      	ldr	r1, [pc, #320]	; (8003eec <HAL_RCC_OscConfig+0x274>)
 8003daa:	5ccb      	ldrb	r3, [r1, r3]
 8003dac:	f003 031f 	and.w	r3, r3, #31
 8003db0:	fa22 f303 	lsr.w	r3, r2, r3
 8003db4:	4a4e      	ldr	r2, [pc, #312]	; (8003ef0 <HAL_RCC_OscConfig+0x278>)
 8003db6:	6013      	str	r3, [r2, #0]
        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);

 8003db8:	4b4e      	ldr	r3, [pc, #312]	; (8003ef4 <HAL_RCC_OscConfig+0x27c>)
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	4618      	mov	r0, r3
 8003dbe:	f7fd ff6f 	bl	8001ca0 <HAL_InitTick>
 8003dc2:	4603      	mov	r3, r0
 8003dc4:	73fb      	strb	r3, [r7, #15]
        /* Configure the source of time base considering new system clocks settings*/
 8003dc6:	7bfb      	ldrb	r3, [r7, #15]
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d052      	beq.n	8003e72 <HAL_RCC_OscConfig+0x1fa>
        status = HAL_InitTick(uwTickPrio);
        if(status != HAL_OK)
 8003dcc:	7bfb      	ldrb	r3, [r7, #15]
 8003dce:	e327      	b.n	8004420 <HAL_RCC_OscConfig+0x7a8>
          return status;
        }
      }
    }
    else
    {
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	699b      	ldr	r3, [r3, #24]
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d032      	beq.n	8003e3e <HAL_RCC_OscConfig+0x1c6>
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
      {
 8003dd8:	4b43      	ldr	r3, [pc, #268]	; (8003ee8 <HAL_RCC_OscConfig+0x270>)
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	4a42      	ldr	r2, [pc, #264]	; (8003ee8 <HAL_RCC_OscConfig+0x270>)
 8003dde:	f043 0301 	orr.w	r3, r3, #1
 8003de2:	6013      	str	r3, [r2, #0]
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();

 8003de4:	f7fe f92a 	bl	800203c <HAL_GetTick>
 8003de8:	6138      	str	r0, [r7, #16]
        /* Get timeout */
        tickstart = HAL_GetTick();

 8003dea:	e008      	b.n	8003dfe <HAL_RCC_OscConfig+0x186>
        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003dec:	f7fe f926 	bl	800203c <HAL_GetTick>
 8003df0:	4602      	mov	r2, r0
 8003df2:	693b      	ldr	r3, [r7, #16]
 8003df4:	1ad3      	subs	r3, r2, r3
 8003df6:	2b02      	cmp	r3, #2
 8003df8:	d901      	bls.n	8003dfe <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003dfa:	2303      	movs	r3, #3
 8003dfc:	e310      	b.n	8004420 <HAL_RCC_OscConfig+0x7a8>

 8003dfe:	4b3a      	ldr	r3, [pc, #232]	; (8003ee8 <HAL_RCC_OscConfig+0x270>)
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f003 0302 	and.w	r3, r3, #2
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d0f0      	beq.n	8003dec <HAL_RCC_OscConfig+0x174>
          {
            return HAL_TIMEOUT;
          }
        }
 8003e0a:	4b37      	ldr	r3, [pc, #220]	; (8003ee8 <HAL_RCC_OscConfig+0x270>)
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	4a36      	ldr	r2, [pc, #216]	; (8003ee8 <HAL_RCC_OscConfig+0x270>)
 8003e10:	f043 0308 	orr.w	r3, r3, #8
 8003e14:	6013      	str	r3, [r2, #0]
 8003e16:	4b34      	ldr	r3, [pc, #208]	; (8003ee8 <HAL_RCC_OscConfig+0x270>)
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	6a1b      	ldr	r3, [r3, #32]
 8003e22:	4931      	ldr	r1, [pc, #196]	; (8003ee8 <HAL_RCC_OscConfig+0x270>)
 8003e24:	4313      	orrs	r3, r2
 8003e26:	600b      	str	r3, [r1, #0]
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003e28:	4b2f      	ldr	r3, [pc, #188]	; (8003ee8 <HAL_RCC_OscConfig+0x270>)
 8003e2a:	685b      	ldr	r3, [r3, #4]
 8003e2c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	69db      	ldr	r3, [r3, #28]
 8003e34:	021b      	lsls	r3, r3, #8
 8003e36:	492c      	ldr	r1, [pc, #176]	; (8003ee8 <HAL_RCC_OscConfig+0x270>)
 8003e38:	4313      	orrs	r3, r2
 8003e3a:	604b      	str	r3, [r1, #4]
 8003e3c:	e01a      	b.n	8003e74 <HAL_RCC_OscConfig+0x1fc>
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);

      }
      else
      {
 8003e3e:	4b2a      	ldr	r3, [pc, #168]	; (8003ee8 <HAL_RCC_OscConfig+0x270>)
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	4a29      	ldr	r2, [pc, #164]	; (8003ee8 <HAL_RCC_OscConfig+0x270>)
 8003e44:	f023 0301 	bic.w	r3, r3, #1
 8003e48:	6013      	str	r3, [r2, #0]
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();

 8003e4a:	f7fe f8f7 	bl	800203c <HAL_GetTick>
 8003e4e:	6138      	str	r0, [r7, #16]
        /* Get timeout */
        tickstart = HAL_GetTick();

 8003e50:	e008      	b.n	8003e64 <HAL_RCC_OscConfig+0x1ec>
        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003e52:	f7fe f8f3 	bl	800203c <HAL_GetTick>
 8003e56:	4602      	mov	r2, r0
 8003e58:	693b      	ldr	r3, [r7, #16]
 8003e5a:	1ad3      	subs	r3, r2, r3
 8003e5c:	2b02      	cmp	r3, #2
 8003e5e:	d901      	bls.n	8003e64 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003e60:	2303      	movs	r3, #3
 8003e62:	e2dd      	b.n	8004420 <HAL_RCC_OscConfig+0x7a8>

 8003e64:	4b20      	ldr	r3, [pc, #128]	; (8003ee8 <HAL_RCC_OscConfig+0x270>)
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f003 0302 	and.w	r3, r3, #2
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d1f0      	bne.n	8003e52 <HAL_RCC_OscConfig+0x1da>
 8003e70:	e000      	b.n	8003e74 <HAL_RCC_OscConfig+0x1fc>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003e72:	bf00      	nop
            return HAL_TIMEOUT;
          }
        }
      }
    }
  }
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f003 0301 	and.w	r3, r3, #1
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d074      	beq.n	8003f6a <HAL_RCC_OscConfig+0x2f2>
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

 8003e80:	69bb      	ldr	r3, [r7, #24]
 8003e82:	2b08      	cmp	r3, #8
 8003e84:	d005      	beq.n	8003e92 <HAL_RCC_OscConfig+0x21a>
 8003e86:	69bb      	ldr	r3, [r7, #24]
 8003e88:	2b0c      	cmp	r3, #12
 8003e8a:	d10e      	bne.n	8003eaa <HAL_RCC_OscConfig+0x232>
    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
 8003e8c:	697b      	ldr	r3, [r7, #20]
 8003e8e:	2b03      	cmp	r3, #3
 8003e90:	d10b      	bne.n	8003eaa <HAL_RCC_OscConfig+0x232>
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003e92:	4b15      	ldr	r3, [pc, #84]	; (8003ee8 <HAL_RCC_OscConfig+0x270>)
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d064      	beq.n	8003f68 <HAL_RCC_OscConfig+0x2f0>
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	685b      	ldr	r3, [r3, #4]
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d160      	bne.n	8003f68 <HAL_RCC_OscConfig+0x2f0>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ea6:	2301      	movs	r3, #1
 8003ea8:	e2ba      	b.n	8004420 <HAL_RCC_OscConfig+0x7a8>
      {
        return HAL_ERROR;
      }
    }
    else
    {
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	685b      	ldr	r3, [r3, #4]
 8003eae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003eb2:	d106      	bne.n	8003ec2 <HAL_RCC_OscConfig+0x24a>
 8003eb4:	4b0c      	ldr	r3, [pc, #48]	; (8003ee8 <HAL_RCC_OscConfig+0x270>)
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	4a0b      	ldr	r2, [pc, #44]	; (8003ee8 <HAL_RCC_OscConfig+0x270>)
 8003eba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ebe:	6013      	str	r3, [r2, #0]
 8003ec0:	e026      	b.n	8003f10 <HAL_RCC_OscConfig+0x298>
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	685b      	ldr	r3, [r3, #4]
 8003ec6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003eca:	d115      	bne.n	8003ef8 <HAL_RCC_OscConfig+0x280>
 8003ecc:	4b06      	ldr	r3, [pc, #24]	; (8003ee8 <HAL_RCC_OscConfig+0x270>)
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	4a05      	ldr	r2, [pc, #20]	; (8003ee8 <HAL_RCC_OscConfig+0x270>)
 8003ed2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003ed6:	6013      	str	r3, [r2, #0]
 8003ed8:	4b03      	ldr	r3, [pc, #12]	; (8003ee8 <HAL_RCC_OscConfig+0x270>)
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	4a02      	ldr	r2, [pc, #8]	; (8003ee8 <HAL_RCC_OscConfig+0x270>)
 8003ede:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ee2:	6013      	str	r3, [r2, #0]
 8003ee4:	e014      	b.n	8003f10 <HAL_RCC_OscConfig+0x298>
 8003ee6:	bf00      	nop
 8003ee8:	40021000 	.word	0x40021000
 8003eec:	0800d410 	.word	0x0800d410
 8003ef0:	20000000 	.word	0x20000000
 8003ef4:	20000004 	.word	0x20000004
 8003ef8:	4ba0      	ldr	r3, [pc, #640]	; (800417c <HAL_RCC_OscConfig+0x504>)
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	4a9f      	ldr	r2, [pc, #636]	; (800417c <HAL_RCC_OscConfig+0x504>)
 8003efe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003f02:	6013      	str	r3, [r2, #0]
 8003f04:	4b9d      	ldr	r3, [pc, #628]	; (800417c <HAL_RCC_OscConfig+0x504>)
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	4a9c      	ldr	r2, [pc, #624]	; (800417c <HAL_RCC_OscConfig+0x504>)
 8003f0a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003f0e:	6013      	str	r3, [r2, #0]
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);

 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	685b      	ldr	r3, [r3, #4]
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d013      	beq.n	8003f40 <HAL_RCC_OscConfig+0x2c8>
      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
      {
 8003f18:	f7fe f890 	bl	800203c <HAL_GetTick>
 8003f1c:	6138      	str	r0, [r7, #16]
        /* Get Start Tick*/
        tickstart = HAL_GetTick();

 8003f1e:	e008      	b.n	8003f32 <HAL_RCC_OscConfig+0x2ba>
        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003f20:	f7fe f88c 	bl	800203c <HAL_GetTick>
 8003f24:	4602      	mov	r2, r0
 8003f26:	693b      	ldr	r3, [r7, #16]
 8003f28:	1ad3      	subs	r3, r2, r3
 8003f2a:	2b64      	cmp	r3, #100	; 0x64
 8003f2c:	d901      	bls.n	8003f32 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f2e:	2303      	movs	r3, #3
 8003f30:	e276      	b.n	8004420 <HAL_RCC_OscConfig+0x7a8>

 8003f32:	4b92      	ldr	r3, [pc, #584]	; (800417c <HAL_RCC_OscConfig+0x504>)
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d0f0      	beq.n	8003f20 <HAL_RCC_OscConfig+0x2a8>
 8003f3e:	e014      	b.n	8003f6a <HAL_RCC_OscConfig+0x2f2>
            return HAL_TIMEOUT;
          }
        }
      }
      else
      {
 8003f40:	f7fe f87c 	bl	800203c <HAL_GetTick>
 8003f44:	6138      	str	r0, [r7, #16]
        /* Get Start Tick*/
        tickstart = HAL_GetTick();

 8003f46:	e008      	b.n	8003f5a <HAL_RCC_OscConfig+0x2e2>
        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003f48:	f7fe f878 	bl	800203c <HAL_GetTick>
 8003f4c:	4602      	mov	r2, r0
 8003f4e:	693b      	ldr	r3, [r7, #16]
 8003f50:	1ad3      	subs	r3, r2, r3
 8003f52:	2b64      	cmp	r3, #100	; 0x64
 8003f54:	d901      	bls.n	8003f5a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f56:	2303      	movs	r3, #3
 8003f58:	e262      	b.n	8004420 <HAL_RCC_OscConfig+0x7a8>

 8003f5a:	4b88      	ldr	r3, [pc, #544]	; (800417c <HAL_RCC_OscConfig+0x504>)
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d1f0      	bne.n	8003f48 <HAL_RCC_OscConfig+0x2d0>
 8003f66:	e000      	b.n	8003f6a <HAL_RCC_OscConfig+0x2f2>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003f68:	bf00      	nop
            return HAL_TIMEOUT;
          }
        }
      }
    }
  }
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f003 0302 	and.w	r3, r3, #2
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d060      	beq.n	8004038 <HAL_RCC_OscConfig+0x3c0>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

 8003f76:	69bb      	ldr	r3, [r7, #24]
 8003f78:	2b04      	cmp	r3, #4
 8003f7a:	d005      	beq.n	8003f88 <HAL_RCC_OscConfig+0x310>
 8003f7c:	69bb      	ldr	r3, [r7, #24]
 8003f7e:	2b0c      	cmp	r3, #12
 8003f80:	d119      	bne.n	8003fb6 <HAL_RCC_OscConfig+0x33e>
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
 8003f82:	697b      	ldr	r3, [r7, #20]
 8003f84:	2b02      	cmp	r3, #2
 8003f86:	d116      	bne.n	8003fb6 <HAL_RCC_OscConfig+0x33e>
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
    {
 8003f88:	4b7c      	ldr	r3, [pc, #496]	; (800417c <HAL_RCC_OscConfig+0x504>)
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d005      	beq.n	8003fa0 <HAL_RCC_OscConfig+0x328>
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	68db      	ldr	r3, [r3, #12]
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d101      	bne.n	8003fa0 <HAL_RCC_OscConfig+0x328>
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003f9c:	2301      	movs	r3, #1
 8003f9e:	e23f      	b.n	8004420 <HAL_RCC_OscConfig+0x7a8>
      {
        return HAL_ERROR;
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
 8003fa0:	4b76      	ldr	r3, [pc, #472]	; (800417c <HAL_RCC_OscConfig+0x504>)
 8003fa2:	685b      	ldr	r3, [r3, #4]
 8003fa4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	691b      	ldr	r3, [r3, #16]
 8003fac:	061b      	lsls	r3, r3, #24
 8003fae:	4973      	ldr	r1, [pc, #460]	; (800417c <HAL_RCC_OscConfig+0x504>)
 8003fb0:	4313      	orrs	r3, r2
 8003fb2:	604b      	str	r3, [r1, #4]
    {
 8003fb4:	e040      	b.n	8004038 <HAL_RCC_OscConfig+0x3c0>
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
      }
    }
    else
    {
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	68db      	ldr	r3, [r3, #12]
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d023      	beq.n	8004006 <HAL_RCC_OscConfig+0x38e>
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
      {
 8003fbe:	4b6f      	ldr	r3, [pc, #444]	; (800417c <HAL_RCC_OscConfig+0x504>)
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	4a6e      	ldr	r2, [pc, #440]	; (800417c <HAL_RCC_OscConfig+0x504>)
 8003fc4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003fc8:	6013      	str	r3, [r2, #0]
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();

 8003fca:	f7fe f837 	bl	800203c <HAL_GetTick>
 8003fce:	6138      	str	r0, [r7, #16]
        /* Get Start Tick*/
        tickstart = HAL_GetTick();

 8003fd0:	e008      	b.n	8003fe4 <HAL_RCC_OscConfig+0x36c>
        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003fd2:	f7fe f833 	bl	800203c <HAL_GetTick>
 8003fd6:	4602      	mov	r2, r0
 8003fd8:	693b      	ldr	r3, [r7, #16]
 8003fda:	1ad3      	subs	r3, r2, r3
 8003fdc:	2b02      	cmp	r3, #2
 8003fde:	d901      	bls.n	8003fe4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003fe0:	2303      	movs	r3, #3
 8003fe2:	e21d      	b.n	8004420 <HAL_RCC_OscConfig+0x7a8>

 8003fe4:	4b65      	ldr	r3, [pc, #404]	; (800417c <HAL_RCC_OscConfig+0x504>)
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d0f0      	beq.n	8003fd2 <HAL_RCC_OscConfig+0x35a>
          {
            return HAL_TIMEOUT;
          }
        }

 8003ff0:	4b62      	ldr	r3, [pc, #392]	; (800417c <HAL_RCC_OscConfig+0x504>)
 8003ff2:	685b      	ldr	r3, [r3, #4]
 8003ff4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	691b      	ldr	r3, [r3, #16]
 8003ffc:	061b      	lsls	r3, r3, #24
 8003ffe:	495f      	ldr	r1, [pc, #380]	; (800417c <HAL_RCC_OscConfig+0x504>)
 8004000:	4313      	orrs	r3, r2
 8004002:	604b      	str	r3, [r1, #4]
 8004004:	e018      	b.n	8004038 <HAL_RCC_OscConfig+0x3c0>
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
      }
      else
      {
 8004006:	4b5d      	ldr	r3, [pc, #372]	; (800417c <HAL_RCC_OscConfig+0x504>)
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	4a5c      	ldr	r2, [pc, #368]	; (800417c <HAL_RCC_OscConfig+0x504>)
 800400c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004010:	6013      	str	r3, [r2, #0]
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();

 8004012:	f7fe f813 	bl	800203c <HAL_GetTick>
 8004016:	6138      	str	r0, [r7, #16]
        /* Get Start Tick*/
        tickstart = HAL_GetTick();

 8004018:	e008      	b.n	800402c <HAL_RCC_OscConfig+0x3b4>
        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800401a:	f7fe f80f 	bl	800203c <HAL_GetTick>
 800401e:	4602      	mov	r2, r0
 8004020:	693b      	ldr	r3, [r7, #16]
 8004022:	1ad3      	subs	r3, r2, r3
 8004024:	2b02      	cmp	r3, #2
 8004026:	d901      	bls.n	800402c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004028:	2303      	movs	r3, #3
 800402a:	e1f9      	b.n	8004420 <HAL_RCC_OscConfig+0x7a8>

 800402c:	4b53      	ldr	r3, [pc, #332]	; (800417c <HAL_RCC_OscConfig+0x504>)
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004034:	2b00      	cmp	r3, #0
 8004036:	d1f0      	bne.n	800401a <HAL_RCC_OscConfig+0x3a2>
            return HAL_TIMEOUT;
          }
        }
      }
    }
  }
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f003 0308 	and.w	r3, r3, #8
 8004040:	2b00      	cmp	r3, #0
 8004042:	d03c      	beq.n	80040be <HAL_RCC_OscConfig+0x446>
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	695b      	ldr	r3, [r3, #20]
 8004048:	2b00      	cmp	r3, #0
 800404a:	d01c      	beq.n	8004086 <HAL_RCC_OscConfig+0x40e>

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

 800404c:	4b4b      	ldr	r3, [pc, #300]	; (800417c <HAL_RCC_OscConfig+0x504>)
 800404e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004052:	4a4a      	ldr	r2, [pc, #296]	; (800417c <HAL_RCC_OscConfig+0x504>)
 8004054:	f043 0301 	orr.w	r3, r3, #1
 8004058:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();

 800405c:	f7fd ffee 	bl	800203c <HAL_GetTick>
 8004060:	6138      	str	r0, [r7, #16]
      /* Get Start Tick*/
      tickstart = HAL_GetTick();

 8004062:	e008      	b.n	8004076 <HAL_RCC_OscConfig+0x3fe>
      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004064:	f7fd ffea 	bl	800203c <HAL_GetTick>
 8004068:	4602      	mov	r2, r0
 800406a:	693b      	ldr	r3, [r7, #16]
 800406c:	1ad3      	subs	r3, r2, r3
 800406e:	2b02      	cmp	r3, #2
 8004070:	d901      	bls.n	8004076 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004072:	2303      	movs	r3, #3
 8004074:	e1d4      	b.n	8004420 <HAL_RCC_OscConfig+0x7a8>

 8004076:	4b41      	ldr	r3, [pc, #260]	; (800417c <HAL_RCC_OscConfig+0x504>)
 8004078:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800407c:	f003 0302 	and.w	r3, r3, #2
 8004080:	2b00      	cmp	r3, #0
 8004082:	d0ef      	beq.n	8004064 <HAL_RCC_OscConfig+0x3ec>
 8004084:	e01b      	b.n	80040be <HAL_RCC_OscConfig+0x446>
          return HAL_TIMEOUT;
        }
      }
    }
    else
    {
 8004086:	4b3d      	ldr	r3, [pc, #244]	; (800417c <HAL_RCC_OscConfig+0x504>)
 8004088:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800408c:	4a3b      	ldr	r2, [pc, #236]	; (800417c <HAL_RCC_OscConfig+0x504>)
 800408e:	f023 0301 	bic.w	r3, r3, #1
 8004092:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();

 8004096:	f7fd ffd1 	bl	800203c <HAL_GetTick>
 800409a:	6138      	str	r0, [r7, #16]
      /* Get Start Tick*/
      tickstart = HAL_GetTick();

 800409c:	e008      	b.n	80040b0 <HAL_RCC_OscConfig+0x438>
      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800409e:	f7fd ffcd 	bl	800203c <HAL_GetTick>
 80040a2:	4602      	mov	r2, r0
 80040a4:	693b      	ldr	r3, [r7, #16]
 80040a6:	1ad3      	subs	r3, r2, r3
 80040a8:	2b02      	cmp	r3, #2
 80040aa:	d901      	bls.n	80040b0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80040ac:	2303      	movs	r3, #3
 80040ae:	e1b7      	b.n	8004420 <HAL_RCC_OscConfig+0x7a8>

 80040b0:	4b32      	ldr	r3, [pc, #200]	; (800417c <HAL_RCC_OscConfig+0x504>)
 80040b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80040b6:	f003 0302 	and.w	r3, r3, #2
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d1ef      	bne.n	800409e <HAL_RCC_OscConfig+0x426>
        {
          return HAL_TIMEOUT;
        }
      }
    }
  }
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f003 0304 	and.w	r3, r3, #4
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	f000 80a6 	beq.w	8004218 <HAL_RCC_OscConfig+0x5a0>
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80040cc:	2300      	movs	r3, #0
 80040ce:	77fb      	strb	r3, [r7, #31]
    FlagStatus       pwrclkchanged = RESET;

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
 80040d0:	4b2a      	ldr	r3, [pc, #168]	; (800417c <HAL_RCC_OscConfig+0x504>)
 80040d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d10d      	bne.n	80040f8 <HAL_RCC_OscConfig+0x480>
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80040dc:	4b27      	ldr	r3, [pc, #156]	; (800417c <HAL_RCC_OscConfig+0x504>)
 80040de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040e0:	4a26      	ldr	r2, [pc, #152]	; (800417c <HAL_RCC_OscConfig+0x504>)
 80040e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80040e6:	6593      	str	r3, [r2, #88]	; 0x58
 80040e8:	4b24      	ldr	r3, [pc, #144]	; (800417c <HAL_RCC_OscConfig+0x504>)
 80040ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80040f0:	60bb      	str	r3, [r7, #8]
 80040f2:	68bb      	ldr	r3, [r7, #8]
    {
 80040f4:	2301      	movs	r3, #1
 80040f6:	77fb      	strb	r3, [r7, #31]
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
 80040f8:	4b21      	ldr	r3, [pc, #132]	; (8004180 <HAL_RCC_OscConfig+0x508>)
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004100:	2b00      	cmp	r3, #0
 8004102:	d118      	bne.n	8004136 <HAL_RCC_OscConfig+0x4be>

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
    {
 8004104:	4b1e      	ldr	r3, [pc, #120]	; (8004180 <HAL_RCC_OscConfig+0x508>)
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	4a1d      	ldr	r2, [pc, #116]	; (8004180 <HAL_RCC_OscConfig+0x508>)
 800410a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800410e:	6013      	str	r3, [r2, #0]
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);

 8004110:	f7fd ff94 	bl	800203c <HAL_GetTick>
 8004114:	6138      	str	r0, [r7, #16]
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004116:	e008      	b.n	800412a <HAL_RCC_OscConfig+0x4b2>

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004118:	f7fd ff90 	bl	800203c <HAL_GetTick>
 800411c:	4602      	mov	r2, r0
 800411e:	693b      	ldr	r3, [r7, #16]
 8004120:	1ad3      	subs	r3, r2, r3
 8004122:	2b02      	cmp	r3, #2
 8004124:	d901      	bls.n	800412a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004126:	2303      	movs	r3, #3
 8004128:	e17a      	b.n	8004420 <HAL_RCC_OscConfig+0x7a8>
      tickstart = HAL_GetTick();
 800412a:	4b15      	ldr	r3, [pc, #84]	; (8004180 <HAL_RCC_OscConfig+0x508>)
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004132:	2b00      	cmp	r3, #0
 8004134:	d0f0      	beq.n	8004118 <HAL_RCC_OscConfig+0x4a0>
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	689b      	ldr	r3, [r3, #8]
 800413a:	2b01      	cmp	r3, #1
 800413c:	d108      	bne.n	8004150 <HAL_RCC_OscConfig+0x4d8>
 800413e:	4b0f      	ldr	r3, [pc, #60]	; (800417c <HAL_RCC_OscConfig+0x504>)
 8004140:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004144:	4a0d      	ldr	r2, [pc, #52]	; (800417c <HAL_RCC_OscConfig+0x504>)
 8004146:	f043 0301 	orr.w	r3, r3, #1
 800414a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800414e:	e029      	b.n	80041a4 <HAL_RCC_OscConfig+0x52c>
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	689b      	ldr	r3, [r3, #8]
 8004154:	2b05      	cmp	r3, #5
 8004156:	d115      	bne.n	8004184 <HAL_RCC_OscConfig+0x50c>
 8004158:	4b08      	ldr	r3, [pc, #32]	; (800417c <HAL_RCC_OscConfig+0x504>)
 800415a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800415e:	4a07      	ldr	r2, [pc, #28]	; (800417c <HAL_RCC_OscConfig+0x504>)
 8004160:	f043 0304 	orr.w	r3, r3, #4
 8004164:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004168:	4b04      	ldr	r3, [pc, #16]	; (800417c <HAL_RCC_OscConfig+0x504>)
 800416a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800416e:	4a03      	ldr	r2, [pc, #12]	; (800417c <HAL_RCC_OscConfig+0x504>)
 8004170:	f043 0301 	orr.w	r3, r3, #1
 8004174:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004178:	e014      	b.n	80041a4 <HAL_RCC_OscConfig+0x52c>
 800417a:	bf00      	nop
 800417c:	40021000 	.word	0x40021000
 8004180:	40007000 	.word	0x40007000
 8004184:	4b9c      	ldr	r3, [pc, #624]	; (80043f8 <HAL_RCC_OscConfig+0x780>)
 8004186:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800418a:	4a9b      	ldr	r2, [pc, #620]	; (80043f8 <HAL_RCC_OscConfig+0x780>)
 800418c:	f023 0301 	bic.w	r3, r3, #1
 8004190:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004194:	4b98      	ldr	r3, [pc, #608]	; (80043f8 <HAL_RCC_OscConfig+0x780>)
 8004196:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800419a:	4a97      	ldr	r2, [pc, #604]	; (80043f8 <HAL_RCC_OscConfig+0x780>)
 800419c:	f023 0304 	bic.w	r3, r3, #4
 80041a0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
#endif /* RCC_BDCR_LSESYSDIS */

 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	689b      	ldr	r3, [r3, #8]
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d016      	beq.n	80041da <HAL_RCC_OscConfig+0x562>
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
    {
 80041ac:	f7fd ff46 	bl	800203c <HAL_GetTick>
 80041b0:	6138      	str	r0, [r7, #16]
      /* Get Start Tick*/
      tickstart = HAL_GetTick();

 80041b2:	e00a      	b.n	80041ca <HAL_RCC_OscConfig+0x552>
      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80041b4:	f7fd ff42 	bl	800203c <HAL_GetTick>
 80041b8:	4602      	mov	r2, r0
 80041ba:	693b      	ldr	r3, [r7, #16]
 80041bc:	1ad3      	subs	r3, r2, r3
 80041be:	f241 3288 	movw	r2, #5000	; 0x1388
 80041c2:	4293      	cmp	r3, r2
 80041c4:	d901      	bls.n	80041ca <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80041c6:	2303      	movs	r3, #3
 80041c8:	e12a      	b.n	8004420 <HAL_RCC_OscConfig+0x7a8>

 80041ca:	4b8b      	ldr	r3, [pc, #556]	; (80043f8 <HAL_RCC_OscConfig+0x780>)
 80041cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041d0:	f003 0302 	and.w	r3, r3, #2
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d0ed      	beq.n	80041b4 <HAL_RCC_OscConfig+0x53c>
 80041d8:	e015      	b.n	8004206 <HAL_RCC_OscConfig+0x58e>
          return HAL_TIMEOUT;
        }
      }
    }
    else
    {
 80041da:	f7fd ff2f 	bl	800203c <HAL_GetTick>
 80041de:	6138      	str	r0, [r7, #16]
      /* Get Start Tick*/
      tickstart = HAL_GetTick();

 80041e0:	e00a      	b.n	80041f8 <HAL_RCC_OscConfig+0x580>
      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80041e2:	f7fd ff2b 	bl	800203c <HAL_GetTick>
 80041e6:	4602      	mov	r2, r0
 80041e8:	693b      	ldr	r3, [r7, #16]
 80041ea:	1ad3      	subs	r3, r2, r3
 80041ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80041f0:	4293      	cmp	r3, r2
 80041f2:	d901      	bls.n	80041f8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80041f4:	2303      	movs	r3, #3
 80041f6:	e113      	b.n	8004420 <HAL_RCC_OscConfig+0x7a8>

 80041f8:	4b7f      	ldr	r3, [pc, #508]	; (80043f8 <HAL_RCC_OscConfig+0x780>)
 80041fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041fe:	f003 0302 	and.w	r3, r3, #2
 8004202:	2b00      	cmp	r3, #0
 8004204:	d1ed      	bne.n	80041e2 <HAL_RCC_OscConfig+0x56a>
#if defined(RCC_BDCR_LSESYSDIS)
      /* By default, stop disabling LSE propagation */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

 8004206:	7ffb      	ldrb	r3, [r7, #31]
 8004208:	2b01      	cmp	r3, #1
 800420a:	d105      	bne.n	8004218 <HAL_RCC_OscConfig+0x5a0>
    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800420c:	4b7a      	ldr	r3, [pc, #488]	; (80043f8 <HAL_RCC_OscConfig+0x780>)
 800420e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004210:	4a79      	ldr	r2, [pc, #484]	; (80043f8 <HAL_RCC_OscConfig+0x780>)
 8004212:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004216:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800421c:	2b00      	cmp	r3, #0
 800421e:	f000 80fe 	beq.w	800441e <HAL_RCC_OscConfig+0x7a6>

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
  {
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004226:	2b02      	cmp	r3, #2
 8004228:	f040 80d0 	bne.w	80043cc <HAL_RCC_OscConfig+0x754>
#if defined(RCC_PLLP_SUPPORT)
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

 800422c:	4b72      	ldr	r3, [pc, #456]	; (80043f8 <HAL_RCC_OscConfig+0x780>)
 800422e:	68db      	ldr	r3, [r3, #12]
 8004230:	617b      	str	r3, [r7, #20]
      /* Do nothing if PLL configuration is the unchanged */
 8004232:	697b      	ldr	r3, [r7, #20]
 8004234:	f003 0203 	and.w	r2, r3, #3
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800423c:	429a      	cmp	r2, r3
 800423e:	d130      	bne.n	80042a2 <HAL_RCC_OscConfig+0x62a>
      pll_config = RCC->PLLCFGR;
 8004240:	697b      	ldr	r3, [r7, #20]
 8004242:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800424a:	3b01      	subs	r3, #1
 800424c:	011b      	lsls	r3, r3, #4
      /* Do nothing if PLL configuration is the unchanged */
 800424e:	429a      	cmp	r2, r3
 8004250:	d127      	bne.n	80042a2 <HAL_RCC_OscConfig+0x62a>
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004252:	697b      	ldr	r3, [r7, #20]
 8004254:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800425c:	021b      	lsls	r3, r3, #8
      pll_config = RCC->PLLCFGR;
 800425e:	429a      	cmp	r2, r3
 8004260:	d11f      	bne.n	80042a2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004262:	697b      	ldr	r3, [r7, #20]
 8004264:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004268:	687a      	ldr	r2, [r7, #4]
 800426a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800426c:	2a07      	cmp	r2, #7
 800426e:	bf14      	ite	ne
 8004270:	2201      	movne	r2, #1
 8004272:	2200      	moveq	r2, #0
 8004274:	b2d2      	uxtb	r2, r2
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004276:	4293      	cmp	r3, r2
 8004278:	d113      	bne.n	80042a2 <HAL_RCC_OscConfig+0x62a>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
 800427a:	697b      	ldr	r3, [r7, #20]
 800427c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004284:	085b      	lsrs	r3, r3, #1
 8004286:	3b01      	subs	r3, #1
 8004288:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800428a:	429a      	cmp	r2, r3
 800428c:	d109      	bne.n	80042a2 <HAL_RCC_OscConfig+0x62a>
#endif
 800428e:	697b      	ldr	r3, [r7, #20]
 8004290:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004298:	085b      	lsrs	r3, r3, #1
 800429a:	3b01      	subs	r3, #1
 800429c:	065b      	lsls	r3, r3, #25
#endif
 800429e:	429a      	cmp	r2, r3
 80042a0:	d06e      	beq.n	8004380 <HAL_RCC_OscConfig+0x708>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
      {
 80042a2:	69bb      	ldr	r3, [r7, #24]
 80042a4:	2b0c      	cmp	r3, #12
 80042a6:	d069      	beq.n	800437c <HAL_RCC_OscConfig+0x704>
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
 80042a8:	4b53      	ldr	r3, [pc, #332]	; (80043f8 <HAL_RCC_OscConfig+0x780>)
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d105      	bne.n	80042c0 <HAL_RCC_OscConfig+0x648>
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80042b4:	4b50      	ldr	r3, [pc, #320]	; (80043f8 <HAL_RCC_OscConfig+0x780>)
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d001      	beq.n	80042c4 <HAL_RCC_OscConfig+0x64c>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
 80042c0:	2301      	movs	r3, #1
 80042c2:	e0ad      	b.n	8004420 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_ERROR;
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
 80042c4:	4b4c      	ldr	r3, [pc, #304]	; (80043f8 <HAL_RCC_OscConfig+0x780>)
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	4a4b      	ldr	r2, [pc, #300]	; (80043f8 <HAL_RCC_OscConfig+0x780>)
 80042ca:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80042ce:	6013      	str	r3, [r2, #0]
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();

 80042d0:	f7fd feb4 	bl	800203c <HAL_GetTick>
 80042d4:	6138      	str	r0, [r7, #16]
            /* Get Start Tick*/
            tickstart = HAL_GetTick();

 80042d6:	e008      	b.n	80042ea <HAL_RCC_OscConfig+0x672>
            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80042d8:	f7fd feb0 	bl	800203c <HAL_GetTick>
 80042dc:	4602      	mov	r2, r0
 80042de:	693b      	ldr	r3, [r7, #16]
 80042e0:	1ad3      	subs	r3, r2, r3
 80042e2:	2b02      	cmp	r3, #2
 80042e4:	d901      	bls.n	80042ea <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042e6:	2303      	movs	r3, #3
 80042e8:	e09a      	b.n	8004420 <HAL_RCC_OscConfig+0x7a8>

 80042ea:	4b43      	ldr	r3, [pc, #268]	; (80043f8 <HAL_RCC_OscConfig+0x780>)
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d1f0      	bne.n	80042d8 <HAL_RCC_OscConfig+0x660>
              {
                return HAL_TIMEOUT;
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
 80042f6:	4b40      	ldr	r3, [pc, #256]	; (80043f8 <HAL_RCC_OscConfig+0x780>)
 80042f8:	68da      	ldr	r2, [r3, #12]
 80042fa:	4b40      	ldr	r3, [pc, #256]	; (80043fc <HAL_RCC_OscConfig+0x784>)
 80042fc:	4013      	ands	r3, r2
 80042fe:	687a      	ldr	r2, [r7, #4]
 8004300:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8004302:	687a      	ldr	r2, [r7, #4]
 8004304:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004306:	3a01      	subs	r2, #1
 8004308:	0112      	lsls	r2, r2, #4
 800430a:	4311      	orrs	r1, r2
 800430c:	687a      	ldr	r2, [r7, #4]
 800430e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004310:	0212      	lsls	r2, r2, #8
 8004312:	4311      	orrs	r1, r2
 8004314:	687a      	ldr	r2, [r7, #4]
 8004316:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004318:	0852      	lsrs	r2, r2, #1
 800431a:	3a01      	subs	r2, #1
 800431c:	0552      	lsls	r2, r2, #21
 800431e:	4311      	orrs	r1, r2
 8004320:	687a      	ldr	r2, [r7, #4]
 8004322:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004324:	0852      	lsrs	r2, r2, #1
 8004326:	3a01      	subs	r2, #1
 8004328:	0652      	lsls	r2, r2, #25
 800432a:	4311      	orrs	r1, r2
 800432c:	687a      	ldr	r2, [r7, #4]
 800432e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004330:	0912      	lsrs	r2, r2, #4
 8004332:	0452      	lsls	r2, r2, #17
 8004334:	430a      	orrs	r2, r1
 8004336:	4930      	ldr	r1, [pc, #192]	; (80043f8 <HAL_RCC_OscConfig+0x780>)
 8004338:	4313      	orrs	r3, r2
 800433a:	60cb      	str	r3, [r1, #12]
            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);

 800433c:	4b2e      	ldr	r3, [pc, #184]	; (80043f8 <HAL_RCC_OscConfig+0x780>)
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	4a2d      	ldr	r2, [pc, #180]	; (80043f8 <HAL_RCC_OscConfig+0x780>)
 8004342:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004346:	6013      	str	r3, [r2, #0]
            /* Get Start Tick*/
            tickstart = HAL_GetTick();

 8004348:	4b2b      	ldr	r3, [pc, #172]	; (80043f8 <HAL_RCC_OscConfig+0x780>)
 800434a:	68db      	ldr	r3, [r3, #12]
 800434c:	4a2a      	ldr	r2, [pc, #168]	; (80043f8 <HAL_RCC_OscConfig+0x780>)
 800434e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004352:	60d3      	str	r3, [r2, #12]
            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
            {
 8004354:	f7fd fe72 	bl	800203c <HAL_GetTick>
 8004358:	6138      	str	r0, [r7, #16]
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
              {
                return HAL_TIMEOUT;
 800435a:	e008      	b.n	800436e <HAL_RCC_OscConfig+0x6f6>
              }
            }
 800435c:	f7fd fe6e 	bl	800203c <HAL_GetTick>
 8004360:	4602      	mov	r2, r0
 8004362:	693b      	ldr	r3, [r7, #16]
 8004364:	1ad3      	subs	r3, r2, r3
 8004366:	2b02      	cmp	r3, #2
 8004368:	d901      	bls.n	800436e <HAL_RCC_OscConfig+0x6f6>
          }
        }
 800436a:	2303      	movs	r3, #3
 800436c:	e058      	b.n	8004420 <HAL_RCC_OscConfig+0x7a8>
                return HAL_TIMEOUT;
 800436e:	4b22      	ldr	r3, [pc, #136]	; (80043f8 <HAL_RCC_OscConfig+0x780>)
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004376:	2b00      	cmp	r3, #0
 8004378:	d0f0      	beq.n	800435c <HAL_RCC_OscConfig+0x6e4>
      {
 800437a:	e050      	b.n	800441e <HAL_RCC_OscConfig+0x7a6>
          /* PLL is already used as System core clock */
          return HAL_ERROR;
        }
      }
      else
      {
 800437c:	2301      	movs	r3, #1
 800437e:	e04f      	b.n	8004420 <HAL_RCC_OscConfig+0x7a8>
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();

 8004380:	4b1d      	ldr	r3, [pc, #116]	; (80043f8 <HAL_RCC_OscConfig+0x780>)
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004388:	2b00      	cmp	r3, #0
 800438a:	d148      	bne.n	800441e <HAL_RCC_OscConfig+0x7a6>
          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);

 800438c:	4b1a      	ldr	r3, [pc, #104]	; (80043f8 <HAL_RCC_OscConfig+0x780>)
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	4a19      	ldr	r2, [pc, #100]	; (80043f8 <HAL_RCC_OscConfig+0x780>)
 8004392:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004396:	6013      	str	r3, [r2, #0]
          /* Get Start Tick*/
          tickstart = HAL_GetTick();

 8004398:	4b17      	ldr	r3, [pc, #92]	; (80043f8 <HAL_RCC_OscConfig+0x780>)
 800439a:	68db      	ldr	r3, [r3, #12]
 800439c:	4a16      	ldr	r2, [pc, #88]	; (80043f8 <HAL_RCC_OscConfig+0x780>)
 800439e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80043a2:	60d3      	str	r3, [r2, #12]
          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
          {
 80043a4:	f7fd fe4a 	bl	800203c <HAL_GetTick>
 80043a8:	6138      	str	r0, [r7, #16]
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
            {
              return HAL_TIMEOUT;
 80043aa:	e008      	b.n	80043be <HAL_RCC_OscConfig+0x746>
            }
          }
 80043ac:	f7fd fe46 	bl	800203c <HAL_GetTick>
 80043b0:	4602      	mov	r2, r0
 80043b2:	693b      	ldr	r3, [r7, #16]
 80043b4:	1ad3      	subs	r3, r2, r3
 80043b6:	2b02      	cmp	r3, #2
 80043b8:	d901      	bls.n	80043be <HAL_RCC_OscConfig+0x746>
        }
      }
 80043ba:	2303      	movs	r3, #3
 80043bc:	e030      	b.n	8004420 <HAL_RCC_OscConfig+0x7a8>
              return HAL_TIMEOUT;
 80043be:	4b0e      	ldr	r3, [pc, #56]	; (80043f8 <HAL_RCC_OscConfig+0x780>)
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d0f0      	beq.n	80043ac <HAL_RCC_OscConfig+0x734>
 80043ca:	e028      	b.n	800441e <HAL_RCC_OscConfig+0x7a6>
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

 80043cc:	69bb      	ldr	r3, [r7, #24]
 80043ce:	2b0c      	cmp	r3, #12
 80043d0:	d023      	beq.n	800441a <HAL_RCC_OscConfig+0x7a2>
        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 80043d2:	4b09      	ldr	r3, [pc, #36]	; (80043f8 <HAL_RCC_OscConfig+0x780>)
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	4a08      	ldr	r2, [pc, #32]	; (80043f8 <HAL_RCC_OscConfig+0x780>)
 80043d8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80043dc:	6013      	str	r3, [r2, #0]
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
        }
 80043de:	f7fd fe2d 	bl	800203c <HAL_GetTick>
 80043e2:	6138      	str	r0, [r7, #16]
#elif defined(RCC_PLLSAI1_SUPPORT)
        if(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
        {
 80043e4:	e00c      	b.n	8004400 <HAL_RCC_OscConfig+0x788>
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
        }
 80043e6:	f7fd fe29 	bl	800203c <HAL_GetTick>
 80043ea:	4602      	mov	r2, r0
 80043ec:	693b      	ldr	r3, [r7, #16]
 80043ee:	1ad3      	subs	r3, r2, r3
 80043f0:	2b02      	cmp	r3, #2
 80043f2:	d905      	bls.n	8004400 <HAL_RCC_OscConfig+0x788>
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80043f4:	2303      	movs	r3, #3
 80043f6:	e013      	b.n	8004420 <HAL_RCC_OscConfig+0x7a8>
 80043f8:	40021000 	.word	0x40021000
 80043fc:	f99d808c 	.word	0xf99d808c
        {
 8004400:	4b09      	ldr	r3, [pc, #36]	; (8004428 <HAL_RCC_OscConfig+0x7b0>)
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004408:	2b00      	cmp	r3, #0
 800440a:	d1ec      	bne.n	80043e6 <HAL_RCC_OscConfig+0x76e>
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
 800440c:	4b06      	ldr	r3, [pc, #24]	; (8004428 <HAL_RCC_OscConfig+0x7b0>)
 800440e:	68da      	ldr	r2, [r3, #12]
 8004410:	4905      	ldr	r1, [pc, #20]	; (8004428 <HAL_RCC_OscConfig+0x7b0>)
 8004412:	4b06      	ldr	r3, [pc, #24]	; (800442c <HAL_RCC_OscConfig+0x7b4>)
 8004414:	4013      	ands	r3, r2
 8004416:	60cb      	str	r3, [r1, #12]
 8004418:	e001      	b.n	800441e <HAL_RCC_OscConfig+0x7a6>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800441a:	2301      	movs	r3, #1
 800441c:	e000      	b.n	8004420 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
          {
            return HAL_TIMEOUT;
 800441e:	2300      	movs	r3, #0
          }
 8004420:	4618      	mov	r0, r3
 8004422:	3720      	adds	r7, #32
 8004424:	46bd      	mov	sp, r7
 8004426:	bd80      	pop	{r7, pc}
 8004428:	40021000 	.word	0x40021000
 800442c:	feeefffc 	.word	0xfeeefffc

08004430 <HAL_RCC_ClockConfig>:
  *         as system clock (if the Clock Security System CSS is enabled).
  *
  * @note   A switch from one clock source to another occurs only if the target
  *         clock source is ready (clock stable after startup delay or PLL locked).
  *         If a clock source which is not yet ready is selected, the switch will
  *         occur when the clock source is ready.
 8004430:	b580      	push	{r7, lr}
 8004432:	b084      	sub	sp, #16
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]
 8004438:	6039      	str	r1, [r7, #0]
  *
  * @note   Depending on the device voltage range, the software has to set correctly
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	2b00      	cmp	r3, #0
 800443e:	d101      	bne.n	8004444 <HAL_RCC_ClockConfig+0x14>
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004440:	2301      	movs	r3, #1
 8004442:	e0e7      	b.n	8004614 <HAL_RCC_ClockConfig+0x1e4>

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
  {
    return HAL_ERROR;
  }
 8004444:	4b75      	ldr	r3, [pc, #468]	; (800461c <HAL_RCC_ClockConfig+0x1ec>)
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f003 0307 	and.w	r3, r3, #7
 800444c:	683a      	ldr	r2, [r7, #0]
 800444e:	429a      	cmp	r2, r3
 8004450:	d910      	bls.n	8004474 <HAL_RCC_ClockConfig+0x44>

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8004452:	4b72      	ldr	r3, [pc, #456]	; (800461c <HAL_RCC_ClockConfig+0x1ec>)
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f023 0207 	bic.w	r2, r3, #7
 800445a:	4970      	ldr	r1, [pc, #448]	; (800461c <HAL_RCC_ClockConfig+0x1ec>)
 800445c:	683b      	ldr	r3, [r7, #0]
 800445e:	4313      	orrs	r3, r2
 8004460:	600b      	str	r3, [r1, #0]
  assert_param(IS_FLASH_LATENCY(FLatency));

  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
 8004462:	4b6e      	ldr	r3, [pc, #440]	; (800461c <HAL_RCC_ClockConfig+0x1ec>)
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f003 0307 	and.w	r3, r3, #7
 800446a:	683a      	ldr	r2, [r7, #0]
 800446c:	429a      	cmp	r2, r3
 800446e:	d001      	beq.n	8004474 <HAL_RCC_ClockConfig+0x44>
    (HCLK) and the supply voltage of the device. */

 8004470:	2301      	movs	r3, #1
 8004472:	e0cf      	b.n	8004614 <HAL_RCC_ClockConfig+0x1e4>
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);

 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	f003 0302 	and.w	r3, r3, #2
 800447c:	2b00      	cmp	r3, #0
 800447e:	d010      	beq.n	80044a2 <HAL_RCC_ClockConfig+0x72>
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
    {
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	689a      	ldr	r2, [r3, #8]
 8004484:	4b66      	ldr	r3, [pc, #408]	; (8004620 <HAL_RCC_ClockConfig+0x1f0>)
 8004486:	689b      	ldr	r3, [r3, #8]
 8004488:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800448c:	429a      	cmp	r2, r3
 800448e:	d908      	bls.n	80044a2 <HAL_RCC_ClockConfig+0x72>
      return HAL_ERROR;
    }
 8004490:	4b63      	ldr	r3, [pc, #396]	; (8004620 <HAL_RCC_ClockConfig+0x1f0>)
 8004492:	689b      	ldr	r3, [r3, #8]
 8004494:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	689b      	ldr	r3, [r3, #8]
 800449c:	4960      	ldr	r1, [pc, #384]	; (8004620 <HAL_RCC_ClockConfig+0x1f0>)
 800449e:	4313      	orrs	r3, r2
 80044a0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
  {
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	f003 0301 	and.w	r3, r3, #1
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d04c      	beq.n	8004548 <HAL_RCC_ClockConfig+0x118>
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
    {
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	685b      	ldr	r3, [r3, #4]
 80044b2:	2b03      	cmp	r3, #3
 80044b4:	d107      	bne.n	80044c6 <HAL_RCC_ClockConfig+0x96>
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
      {
 80044b6:	4b5a      	ldr	r3, [pc, #360]	; (8004620 <HAL_RCC_ClockConfig+0x1f0>)
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d121      	bne.n	8004506 <HAL_RCC_ClockConfig+0xd6>
        return HAL_ERROR;
      }
 80044c2:	2301      	movs	r3, #1
 80044c4:	e0a6      	b.n	8004614 <HAL_RCC_ClockConfig+0x1e4>
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
          hpre = RCC_SYSCLK_DIV2;
        }
        else
        {
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	685b      	ldr	r3, [r3, #4]
 80044ca:	2b02      	cmp	r3, #2
 80044cc:	d107      	bne.n	80044de <HAL_RCC_ClockConfig+0xae>
          /* nothing to do */
        }
      }
 80044ce:	4b54      	ldr	r3, [pc, #336]	; (8004620 <HAL_RCC_ClockConfig+0x1f0>)
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d115      	bne.n	8004506 <HAL_RCC_ClockConfig+0xd6>
#endif
    }
 80044da:	2301      	movs	r3, #1
 80044dc:	e09a      	b.n	8004614 <HAL_RCC_ClockConfig+0x1e4>
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	685b      	ldr	r3, [r3, #4]
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d107      	bne.n	80044f6 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80044e6:	4b4e      	ldr	r3, [pc, #312]	; (8004620 <HAL_RCC_ClockConfig+0x1f0>)
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f003 0302 	and.w	r3, r3, #2
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d109      	bne.n	8004506 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80044f2:	2301      	movs	r3, #1
 80044f4:	e08e      	b.n	8004614 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80044f6:	4b4a      	ldr	r3, [pc, #296]	; (8004620 <HAL_RCC_ClockConfig+0x1f0>)
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d101      	bne.n	8004506 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004502:	2301      	movs	r3, #1
 8004504:	e086      	b.n	8004614 <HAL_RCC_ClockConfig+0x1e4>
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
      {
        /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
        hpre = RCC_SYSCLK_DIV2;
 8004506:	4b46      	ldr	r3, [pc, #280]	; (8004620 <HAL_RCC_ClockConfig+0x1f0>)
 8004508:	689b      	ldr	r3, [r3, #8]
 800450a:	f023 0203 	bic.w	r2, r3, #3
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	685b      	ldr	r3, [r3, #4]
 8004512:	4943      	ldr	r1, [pc, #268]	; (8004620 <HAL_RCC_ClockConfig+0x1f0>)
 8004514:	4313      	orrs	r3, r2
 8004516:	608b      	str	r3, [r1, #8]
      }
#endif

 8004518:	f7fd fd90 	bl	800203c <HAL_GetTick>
 800451c:	60f8      	str	r0, [r7, #12]
    }

 800451e:	e00a      	b.n	8004536 <HAL_RCC_ClockConfig+0x106>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);

 8004520:	f7fd fd8c 	bl	800203c <HAL_GetTick>
 8004524:	4602      	mov	r2, r0
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	1ad3      	subs	r3, r2, r3
 800452a:	f241 3288 	movw	r2, #5000	; 0x1388
 800452e:	4293      	cmp	r3, r2
 8004530:	d901      	bls.n	8004536 <HAL_RCC_ClockConfig+0x106>
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004532:	2303      	movs	r3, #3
 8004534:	e06e      	b.n	8004614 <HAL_RCC_ClockConfig+0x1e4>

 8004536:	4b3a      	ldr	r3, [pc, #232]	; (8004620 <HAL_RCC_ClockConfig+0x1f0>)
 8004538:	689b      	ldr	r3, [r3, #8]
 800453a:	f003 020c 	and.w	r2, r3, #12
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	685b      	ldr	r3, [r3, #4]
 8004542:	009b      	lsls	r3, r3, #2
 8004544:	429a      	cmp	r2, r3
 8004546:	d1eb      	bne.n	8004520 <HAL_RCC_ClockConfig+0xf0>
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
  }
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f003 0302 	and.w	r3, r3, #2
 8004550:	2b00      	cmp	r3, #0
 8004552:	d010      	beq.n	8004576 <HAL_RCC_ClockConfig+0x146>
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	689a      	ldr	r2, [r3, #8]
 8004558:	4b31      	ldr	r3, [pc, #196]	; (8004620 <HAL_RCC_ClockConfig+0x1f0>)
 800455a:	689b      	ldr	r3, [r3, #8]
 800455c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004560:	429a      	cmp	r2, r3
 8004562:	d208      	bcs.n	8004576 <HAL_RCC_ClockConfig+0x146>
  else
  {
 8004564:	4b2e      	ldr	r3, [pc, #184]	; (8004620 <HAL_RCC_ClockConfig+0x1f0>)
 8004566:	689b      	ldr	r3, [r3, #8]
 8004568:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	689b      	ldr	r3, [r3, #8]
 8004570:	492b      	ldr	r1, [pc, #172]	; (8004620 <HAL_RCC_ClockConfig+0x1f0>)
 8004572:	4313      	orrs	r3, r2
 8004574:	608b      	str	r3, [r1, #8]
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
    }
 8004576:	4b29      	ldr	r3, [pc, #164]	; (800461c <HAL_RCC_ClockConfig+0x1ec>)
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f003 0307 	and.w	r3, r3, #7
 800457e:	683a      	ldr	r2, [r7, #0]
 8004580:	429a      	cmp	r2, r3
 8004582:	d210      	bcs.n	80045a6 <HAL_RCC_ClockConfig+0x176>
  }
#endif

 8004584:	4b25      	ldr	r3, [pc, #148]	; (800461c <HAL_RCC_ClockConfig+0x1ec>)
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f023 0207 	bic.w	r2, r3, #7
 800458c:	4923      	ldr	r1, [pc, #140]	; (800461c <HAL_RCC_ClockConfig+0x1ec>)
 800458e:	683b      	ldr	r3, [r7, #0]
 8004590:	4313      	orrs	r3, r2
 8004592:	600b      	str	r3, [r1, #0]
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 8004594:	4b21      	ldr	r3, [pc, #132]	; (800461c <HAL_RCC_ClockConfig+0x1ec>)
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f003 0307 	and.w	r3, r3, #7
 800459c:	683a      	ldr	r2, [r7, #0]
 800459e:	429a      	cmp	r2, r3
 80045a0:	d001      	beq.n	80045a6 <HAL_RCC_ClockConfig+0x176>
    __HAL_FLASH_SET_LATENCY(FLatency);

 80045a2:	2301      	movs	r3, #1
 80045a4:	e036      	b.n	8004614 <HAL_RCC_ClockConfig+0x1e4>
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
    {
      return HAL_ERROR;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f003 0304 	and.w	r3, r3, #4
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d008      	beq.n	80045c4 <HAL_RCC_ClockConfig+0x194>
    }
  }

 80045b2:	4b1b      	ldr	r3, [pc, #108]	; (8004620 <HAL_RCC_ClockConfig+0x1f0>)
 80045b4:	689b      	ldr	r3, [r3, #8]
 80045b6:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	68db      	ldr	r3, [r3, #12]
 80045be:	4918      	ldr	r1, [pc, #96]	; (8004620 <HAL_RCC_ClockConfig+0x1f0>)
 80045c0:	4313      	orrs	r3, r2
 80045c2:	608b      	str	r3, [r1, #8]
  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f003 0308 	and.w	r3, r3, #8
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d009      	beq.n	80045e4 <HAL_RCC_ClockConfig+0x1b4>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
  }

 80045d0:	4b13      	ldr	r3, [pc, #76]	; (8004620 <HAL_RCC_ClockConfig+0x1f0>)
 80045d2:	689b      	ldr	r3, [r3, #8]
 80045d4:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	691b      	ldr	r3, [r3, #16]
 80045dc:	00db      	lsls	r3, r3, #3
 80045de:	4910      	ldr	r1, [pc, #64]	; (8004620 <HAL_RCC_ClockConfig+0x1f0>)
 80045e0:	4313      	orrs	r3, r2
 80045e2:	608b      	str	r3, [r1, #8]
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 80045e4:	f000 f824 	bl	8004630 <HAL_RCC_GetSysClockFreq>
 80045e8:	4602      	mov	r2, r0
 80045ea:	4b0d      	ldr	r3, [pc, #52]	; (8004620 <HAL_RCC_ClockConfig+0x1f0>)
 80045ec:	689b      	ldr	r3, [r3, #8]
 80045ee:	091b      	lsrs	r3, r3, #4
 80045f0:	f003 030f 	and.w	r3, r3, #15
 80045f4:	490b      	ldr	r1, [pc, #44]	; (8004624 <HAL_RCC_ClockConfig+0x1f4>)
 80045f6:	5ccb      	ldrb	r3, [r1, r3]
 80045f8:	f003 031f 	and.w	r3, r3, #31
 80045fc:	fa22 f303 	lsr.w	r3, r2, r3
 8004600:	4a09      	ldr	r2, [pc, #36]	; (8004628 <HAL_RCC_ClockConfig+0x1f8>)
 8004602:	6013      	str	r3, [r2, #0]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
  }

 8004604:	4b09      	ldr	r3, [pc, #36]	; (800462c <HAL_RCC_ClockConfig+0x1fc>)
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	4618      	mov	r0, r3
 800460a:	f7fd fb49 	bl	8001ca0 <HAL_InitTick>
 800460e:	4603      	mov	r3, r0
 8004610:	72fb      	strb	r3, [r7, #11]
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004612:	7afb      	ldrb	r3, [r7, #11]

 8004614:	4618      	mov	r0, r3
 8004616:	3710      	adds	r7, #16
 8004618:	46bd      	mov	sp, r7
 800461a:	bd80      	pop	{r7, pc}
 800461c:	40022000 	.word	0x40022000
 8004620:	40021000 	.word	0x40021000
 8004624:	0800d410 	.word	0x0800d410
 8004628:	20000000 	.word	0x20000000
 800462c:	20000004 	.word	0x20000004

08004630 <HAL_RCC_GetSysClockFreq>:
  * @note   This function can be used by the user application to compute the
  *         baudrate for the communication peripherals or configure other parameters.
  *
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
 8004630:	b480      	push	{r7}
 8004632:	b089      	sub	sp, #36	; 0x24
 8004634:	af00      	add	r7, sp, #0
  *
 8004636:	2300      	movs	r3, #0
 8004638:	61fb      	str	r3, [r7, #28]
 800463a:	2300      	movs	r3, #0
 800463c:	61bb      	str	r3, [r7, #24]
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800463e:	4b3e      	ldr	r3, [pc, #248]	; (8004738 <HAL_RCC_GetSysClockFreq+0x108>)
 8004640:	689b      	ldr	r3, [r3, #8]
 8004642:	f003 030c 	and.w	r3, r3, #12
 8004646:	613b      	str	r3, [r7, #16]
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004648:	4b3b      	ldr	r3, [pc, #236]	; (8004738 <HAL_RCC_GetSysClockFreq+0x108>)
 800464a:	68db      	ldr	r3, [r3, #12]
 800464c:	f003 0303 	and.w	r3, r3, #3
 8004650:	60fb      	str	r3, [r7, #12]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;
 8004652:	693b      	ldr	r3, [r7, #16]
 8004654:	2b00      	cmp	r3, #0
 8004656:	d005      	beq.n	8004664 <HAL_RCC_GetSysClockFreq+0x34>
 8004658:	693b      	ldr	r3, [r7, #16]
 800465a:	2b0c      	cmp	r3, #12
 800465c:	d121      	bne.n	80046a2 <HAL_RCC_GetSysClockFreq+0x72>

 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	2b01      	cmp	r3, #1
 8004662:	d11e      	bne.n	80046a2 <HAL_RCC_GetSysClockFreq+0x72>
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004664:	4b34      	ldr	r3, [pc, #208]	; (8004738 <HAL_RCC_GetSysClockFreq+0x108>)
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f003 0308 	and.w	r3, r3, #8
 800466c:	2b00      	cmp	r3, #0
 800466e:	d107      	bne.n	8004680 <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* MSI or PLL with MSI source used as system clock source */
 8004670:	4b31      	ldr	r3, [pc, #196]	; (8004738 <HAL_RCC_GetSysClockFreq+0x108>)
 8004672:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004676:	0a1b      	lsrs	r3, r3, #8
 8004678:	f003 030f 	and.w	r3, r3, #15
 800467c:	61fb      	str	r3, [r7, #28]
 800467e:	e005      	b.n	800468c <HAL_RCC_GetSysClockFreq+0x5c>

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
    { /* MSISRANGE from RCC_CSR applies */
 8004680:	4b2d      	ldr	r3, [pc, #180]	; (8004738 <HAL_RCC_GetSysClockFreq+0x108>)
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	091b      	lsrs	r3, r3, #4
 8004686:	f003 030f 	and.w	r3, r3, #15
 800468a:	61fb      	str	r3, [r7, #28]
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
    }
    else
 800468c:	4a2b      	ldr	r2, [pc, #172]	; (800473c <HAL_RCC_GetSysClockFreq+0x10c>)
 800468e:	69fb      	ldr	r3, [r7, #28]
 8004690:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004694:	61fb      	str	r3, [r7, #28]
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004696:	693b      	ldr	r3, [r7, #16]
 8004698:	2b00      	cmp	r3, #0
 800469a:	d10d      	bne.n	80046b8 <HAL_RCC_GetSysClockFreq+0x88>
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800469c:	69fb      	ldr	r3, [r7, #28]
 800469e:	61bb      	str	r3, [r7, #24]
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80046a0:	e00a      	b.n	80046b8 <HAL_RCC_GetSysClockFreq+0x88>

    if(sysclk_source == RCC_CFGR_SWS_MSI)
    {
 80046a2:	693b      	ldr	r3, [r7, #16]
 80046a4:	2b04      	cmp	r3, #4
 80046a6:	d102      	bne.n	80046ae <HAL_RCC_GetSysClockFreq+0x7e>
      /* MSI used as system clock source */
      sysclockfreq = msirange;
    }
 80046a8:	4b25      	ldr	r3, [pc, #148]	; (8004740 <HAL_RCC_GetSysClockFreq+0x110>)
 80046aa:	61bb      	str	r3, [r7, #24]
 80046ac:	e004      	b.n	80046b8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80046ae:	693b      	ldr	r3, [r7, #16]
 80046b0:	2b08      	cmp	r3, #8
 80046b2:	d101      	bne.n	80046b8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80046b4:	4b23      	ldr	r3, [pc, #140]	; (8004744 <HAL_RCC_GetSysClockFreq+0x114>)
 80046b6:	61bb      	str	r3, [r7, #24]
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
  }
  else
 80046b8:	693b      	ldr	r3, [r7, #16]
 80046ba:	2b0c      	cmp	r3, #12
 80046bc:	d134      	bne.n	8004728 <HAL_RCC_GetSysClockFreq+0xf8>
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
  {
    /* PLL used as system clock  source */
 80046be:	4b1e      	ldr	r3, [pc, #120]	; (8004738 <HAL_RCC_GetSysClockFreq+0x108>)
 80046c0:	68db      	ldr	r3, [r3, #12]
 80046c2:	f003 0303 	and.w	r3, r3, #3
 80046c6:	60bb      	str	r3, [r7, #8]

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
 80046c8:	68bb      	ldr	r3, [r7, #8]
 80046ca:	2b02      	cmp	r3, #2
 80046cc:	d003      	beq.n	80046d6 <HAL_RCC_GetSysClockFreq+0xa6>
 80046ce:	68bb      	ldr	r3, [r7, #8]
 80046d0:	2b03      	cmp	r3, #3
 80046d2:	d003      	beq.n	80046dc <HAL_RCC_GetSysClockFreq+0xac>
 80046d4:	e005      	b.n	80046e2 <HAL_RCC_GetSysClockFreq+0xb2>
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80046d6:	4b1a      	ldr	r3, [pc, #104]	; (8004740 <HAL_RCC_GetSysClockFreq+0x110>)
 80046d8:	617b      	str	r3, [r7, #20]

 80046da:	e005      	b.n	80046e8 <HAL_RCC_GetSysClockFreq+0xb8>
    switch (pllsource)
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
 80046dc:	4b19      	ldr	r3, [pc, #100]	; (8004744 <HAL_RCC_GetSysClockFreq+0x114>)
 80046de:	617b      	str	r3, [r7, #20]
      pllvco = HSI_VALUE;
 80046e0:	e002      	b.n	80046e8 <HAL_RCC_GetSysClockFreq+0xb8>
      break;

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80046e2:	69fb      	ldr	r3, [r7, #28]
 80046e4:	617b      	str	r3, [r7, #20]
      break;
 80046e6:	bf00      	nop

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
 80046e8:	4b13      	ldr	r3, [pc, #76]	; (8004738 <HAL_RCC_GetSysClockFreq+0x108>)
 80046ea:	68db      	ldr	r3, [r3, #12]
 80046ec:	091b      	lsrs	r3, r3, #4
 80046ee:	f003 0307 	and.w	r3, r3, #7
 80046f2:	3301      	adds	r3, #1
 80046f4:	607b      	str	r3, [r7, #4]
    default:
 80046f6:	4b10      	ldr	r3, [pc, #64]	; (8004738 <HAL_RCC_GetSysClockFreq+0x108>)
 80046f8:	68db      	ldr	r3, [r3, #12]
 80046fa:	0a1b      	lsrs	r3, r3, #8
 80046fc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004700:	697a      	ldr	r2, [r7, #20]
 8004702:	fb03 f202 	mul.w	r2, r3, r2
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	fbb2 f3f3 	udiv	r3, r2, r3
 800470c:	617b      	str	r3, [r7, #20]
      pllvco = msirange;
 800470e:	4b0a      	ldr	r3, [pc, #40]	; (8004738 <HAL_RCC_GetSysClockFreq+0x108>)
 8004710:	68db      	ldr	r3, [r3, #12]
 8004712:	0e5b      	lsrs	r3, r3, #25
 8004714:	f003 0303 	and.w	r3, r3, #3
 8004718:	3301      	adds	r3, #1
 800471a:	005b      	lsls	r3, r3, #1
 800471c:	603b      	str	r3, [r7, #0]
      break;
 800471e:	697a      	ldr	r2, [r7, #20]
 8004720:	683b      	ldr	r3, [r7, #0]
 8004722:	fbb2 f3f3 	udiv	r3, r2, r3
 8004726:	61bb      	str	r3, [r7, #24]
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004728:	69bb      	ldr	r3, [r7, #24]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800472a:	4618      	mov	r0, r3
 800472c:	3724      	adds	r7, #36	; 0x24
 800472e:	46bd      	mov	sp, r7
 8004730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004734:	4770      	bx	lr
 8004736:	bf00      	nop
 8004738:	40021000 	.word	0x40021000
 800473c:	0800d428 	.word	0x0800d428
 8004740:	00f42400 	.word	0x00f42400
 8004744:	007a1200 	.word	0x007a1200

08004748 <HAL_RCC_GetHCLKFreq>:

/**
  * @brief  Return the HCLK frequency.
  * @note   Each time HCLK changes, this function must be called to update the
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
 8004748:	b480      	push	{r7}
 800474a:	af00      	add	r7, sp, #0
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
 800474c:	4b03      	ldr	r3, [pc, #12]	; (800475c <HAL_RCC_GetHCLKFreq+0x14>)
 800474e:	681b      	ldr	r3, [r3, #0]
  * @retval HCLK frequency in Hz
 8004750:	4618      	mov	r0, r3
 8004752:	46bd      	mov	sp, r7
 8004754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004758:	4770      	bx	lr
 800475a:	bf00      	nop
 800475c:	20000000 	.word	0x20000000

08004760 <HAL_RCC_GetPCLK1Freq>:
  return SystemCoreClock;
}

/**
  * @brief  Return the PCLK1 frequency.
  * @note   Each time PCLK1 changes, this function must be called to update the
 8004760:	b580      	push	{r7, lr}
 8004762:	af00      	add	r7, sp, #0
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
 8004764:	f7ff fff0 	bl	8004748 <HAL_RCC_GetHCLKFreq>
 8004768:	4602      	mov	r2, r0
 800476a:	4b06      	ldr	r3, [pc, #24]	; (8004784 <HAL_RCC_GetPCLK1Freq+0x24>)
 800476c:	689b      	ldr	r3, [r3, #8]
 800476e:	0a1b      	lsrs	r3, r3, #8
 8004770:	f003 0307 	and.w	r3, r3, #7
 8004774:	4904      	ldr	r1, [pc, #16]	; (8004788 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004776:	5ccb      	ldrb	r3, [r1, r3]
 8004778:	f003 031f 	and.w	r3, r3, #31
 800477c:	fa22 f303 	lsr.w	r3, r2, r3
  */
 8004780:	4618      	mov	r0, r3
 8004782:	bd80      	pop	{r7, pc}
 8004784:	40021000 	.word	0x40021000
 8004788:	0800d420 	.word	0x0800d420

0800478c <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
}

/**
  * @brief  Return the PCLK2 frequency.
  * @note   Each time PCLK2 changes, this function must be called to update the
 800478c:	b580      	push	{r7, lr}
 800478e:	af00      	add	r7, sp, #0
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
 8004790:	f7ff ffda 	bl	8004748 <HAL_RCC_GetHCLKFreq>
 8004794:	4602      	mov	r2, r0
 8004796:	4b06      	ldr	r3, [pc, #24]	; (80047b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004798:	689b      	ldr	r3, [r3, #8]
 800479a:	0adb      	lsrs	r3, r3, #11
 800479c:	f003 0307 	and.w	r3, r3, #7
 80047a0:	4904      	ldr	r1, [pc, #16]	; (80047b4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80047a2:	5ccb      	ldrb	r3, [r1, r3]
 80047a4:	f003 031f 	and.w	r3, r3, #31
 80047a8:	fa22 f303 	lsr.w	r3, r2, r3
  */
 80047ac:	4618      	mov	r0, r3
 80047ae:	bd80      	pop	{r7, pc}
 80047b0:	40021000 	.word	0x40021000
 80047b4:	0800d420 	.word	0x0800d420

080047b8 <HAL_RCC_GetClockConfig>:

/**
  * @brief  Configure the RCC_ClkInitStruct according to the internal
  *         RCC configuration registers.
  * @param  RCC_ClkInitStruct  pointer to an RCC_ClkInitTypeDef structure that
  *         will be configured.
 80047b8:	b480      	push	{r7}
 80047ba:	b083      	sub	sp, #12
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]
 80047c0:	6039      	str	r1, [r7, #0]
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
  /* Check the parameters */
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	220f      	movs	r2, #15
 80047c6:	601a      	str	r2, [r3, #0]
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

 80047c8:	4b12      	ldr	r3, [pc, #72]	; (8004814 <HAL_RCC_GetClockConfig+0x5c>)
 80047ca:	689b      	ldr	r3, [r3, #8]
 80047cc:	f003 0203 	and.w	r2, r3, #3
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	605a      	str	r2, [r3, #4]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;

 80047d4:	4b0f      	ldr	r3, [pc, #60]	; (8004814 <HAL_RCC_GetClockConfig+0x5c>)
 80047d6:	689b      	ldr	r3, [r3, #8]
 80047d8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	609a      	str	r2, [r3, #8]
  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);

 80047e0:	4b0c      	ldr	r3, [pc, #48]	; (8004814 <HAL_RCC_GetClockConfig+0x5c>)
 80047e2:	689b      	ldr	r3, [r3, #8]
 80047e4:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	60da      	str	r2, [r3, #12]
  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);

 80047ec:	4b09      	ldr	r3, [pc, #36]	; (8004814 <HAL_RCC_GetClockConfig+0x5c>)
 80047ee:	689b      	ldr	r3, [r3, #8]
 80047f0:	08db      	lsrs	r3, r3, #3
 80047f2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	611a      	str	r2, [r3, #16]
  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);

 80047fa:	4b07      	ldr	r3, [pc, #28]	; (8004818 <HAL_RCC_GetClockConfig+0x60>)
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f003 0207 	and.w	r2, r3, #7
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	601a      	str	r2, [r3, #0]
  /* Get the APB2 configuration ----------------------------------------------*/
 8004806:	bf00      	nop
 8004808:	370c      	adds	r7, #12
 800480a:	46bd      	mov	sp, r7
 800480c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004810:	4770      	bx	lr
 8004812:	bf00      	nop
 8004814:	40021000 	.word	0x40021000
 8004818:	40022000 	.word	0x40022000

0800481c <RCC_SetFlashLatencyFromMSIRange>:
  {
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

 800481c:	b580      	push	{r7, lr}
 800481e:	b086      	sub	sp, #24
 8004820:	af00      	add	r7, sp, #0
 8004822:	6078      	str	r0, [r7, #4]
  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
  {
 8004824:	2300      	movs	r3, #0
 8004826:	613b      	str	r3, [r7, #16]
    if(msirange > RCC_MSIRANGE_8)
    {
 8004828:	4b2a      	ldr	r3, [pc, #168]	; (80048d4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800482a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800482c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004830:	2b00      	cmp	r3, #0
 8004832:	d003      	beq.n	800483c <RCC_SetFlashLatencyFromMSIRange+0x20>
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004834:	f7ff f8f0 	bl	8003a18 <HAL_PWREx_GetVoltageRange>
 8004838:	6178      	str	r0, [r7, #20]
 800483a:	e014      	b.n	8004866 <RCC_SetFlashLatencyFromMSIRange+0x4a>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
      }
 800483c:	4b25      	ldr	r3, [pc, #148]	; (80048d4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800483e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004840:	4a24      	ldr	r2, [pc, #144]	; (80048d4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004842:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004846:	6593      	str	r3, [r2, #88]	; 0x58
 8004848:	4b22      	ldr	r3, [pc, #136]	; (80048d4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800484a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800484c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004850:	60fb      	str	r3, [r7, #12]
 8004852:	68fb      	ldr	r3, [r7, #12]
      else
 8004854:	f7ff f8e0 	bl	8003a18 <HAL_PWREx_GetVoltageRange>
 8004858:	6178      	str	r0, [r7, #20]
      {
 800485a:	4b1e      	ldr	r3, [pc, #120]	; (80048d4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800485c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800485e:	4a1d      	ldr	r2, [pc, #116]	; (80048d4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004860:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004864:	6593      	str	r3, [r2, #88]	; 0x58
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
      }
 8004866:	697b      	ldr	r3, [r7, #20]
 8004868:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800486c:	d10b      	bne.n	8004886 <RCC_SetFlashLatencyFromMSIRange+0x6a>
    }
    /* else MSI <= 16Mhz default FLASH_LATENCY_0 0WS */
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	2b80      	cmp	r3, #128	; 0x80
 8004872:	d919      	bls.n	80048a8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
  }
  else
  {
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2ba0      	cmp	r3, #160	; 0xa0
 8004878:	d902      	bls.n	8004880 <RCC_SetFlashLatencyFromMSIRange+0x64>
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 800487a:	2302      	movs	r3, #2
 800487c:	613b      	str	r3, [r7, #16]
 800487e:	e013      	b.n	80048a8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
    }
    else
 8004880:	2301      	movs	r3, #1
 8004882:	613b      	str	r3, [r7, #16]
 8004884:	e010      	b.n	80048a8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
      }
      else if(msirange == RCC_MSIRANGE_7)
      {
        /* MSI 8Mhz */
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	2b80      	cmp	r3, #128	; 0x80
 800488a:	d902      	bls.n	8004892 <RCC_SetFlashLatencyFromMSIRange+0x76>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
 800488c:	2303      	movs	r3, #3
 800488e:	613b      	str	r3, [r7, #16]
 8004890:	e00a      	b.n	80048a8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
#endif
  }

 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	2b80      	cmp	r3, #128	; 0x80
 8004896:	d102      	bne.n	800489e <RCC_SetFlashLatencyFromMSIRange+0x82>
  __HAL_FLASH_SET_LATENCY(latency);

  /* Check that the new number of wait states is taken into account to access the Flash
 8004898:	2302      	movs	r3, #2
 800489a:	613b      	str	r3, [r7, #16]
 800489c:	e004      	b.n	80048a8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	2b70      	cmp	r3, #112	; 0x70
 80048a2:	d101      	bne.n	80048a8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
  {
    return HAL_ERROR;
  }
 80048a4:	2301      	movs	r3, #1
 80048a6:	613b      	str	r3, [r7, #16]
  return HAL_OK;
}

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
/**
 80048a8:	4b0b      	ldr	r3, [pc, #44]	; (80048d8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f023 0207 	bic.w	r2, r3, #7
 80048b0:	4909      	ldr	r1, [pc, #36]	; (80048d8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80048b2:	693b      	ldr	r3, [r7, #16]
 80048b4:	4313      	orrs	r3, r2
 80048b6:	600b      	str	r3, [r1, #0]
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
 80048b8:	4b07      	ldr	r3, [pc, #28]	; (80048d8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f003 0307 	and.w	r3, r3, #7
 80048c0:	693a      	ldr	r2, [r7, #16]
 80048c2:	429a      	cmp	r2, r3
 80048c4:	d001      	beq.n	80048ca <RCC_SetFlashLatencyFromMSIRange+0xae>
{
  uint32_t msirange = 0U;
 80048c6:	2301      	movs	r3, #1
 80048c8:	e000      	b.n	80048cc <RCC_SetFlashLatencyFromMSIRange+0xb0>
  uint32_t pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)
 80048ca:	2300      	movs	r3, #0
  {
 80048cc:	4618      	mov	r0, r3
 80048ce:	3718      	adds	r7, #24
 80048d0:	46bd      	mov	sp, r7
 80048d2:	bd80      	pop	{r7, pc}
 80048d4:	40021000 	.word	0x40021000
 80048d8:	40022000 	.word	0x40022000

080048dc <HAL_RCCEx_PeriphCLKConfig>:
  *
  * @note   Care must be taken when HAL_RCCEx_PeriphCLKConfig() is used to select
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
 80048dc:	b580      	push	{r7, lr}
 80048de:	b086      	sub	sp, #24
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	6078      	str	r0, [r7, #4]
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80048e4:	2300      	movs	r3, #0
 80048e6:	74fb      	strb	r3, [r7, #19]
  uint32_t tmpregister, tickstart;     /* no init needed */
 80048e8:	2300      	movs	r3, #0
 80048ea:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d041      	beq.n	800497c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80048fc:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004900:	d02a      	beq.n	8004958 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8004902:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004906:	d824      	bhi.n	8004952 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004908:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800490c:	d008      	beq.n	8004920 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800490e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004912:	d81e      	bhi.n	8004952 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004914:	2b00      	cmp	r3, #0
 8004916:	d00a      	beq.n	800492e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004918:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800491c:	d010      	beq.n	8004940 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800491e:	e018      	b.n	8004952 <HAL_RCCEx_PeriphCLKConfig+0x76>

    switch(PeriphClkInit->Sai1ClockSelection)
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
 8004920:	4b86      	ldr	r3, [pc, #536]	; (8004b3c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004922:	68db      	ldr	r3, [r3, #12]
 8004924:	4a85      	ldr	r2, [pc, #532]	; (8004b3c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004926:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800492a:	60d3      	str	r3, [r2, #12]
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
 800492c:	e015      	b.n	800495a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* SAI1 clock source config set later after clock selection check */
      break;

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	3304      	adds	r3, #4
 8004932:	2100      	movs	r1, #0
 8004934:	4618      	mov	r0, r3
 8004936:	f000 facb 	bl	8004ed0 <RCCEx_PLLSAI1_Config>
 800493a:	4603      	mov	r3, r0
 800493c:	74fb      	strb	r3, [r7, #19]
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800493e:	e00c      	b.n	800495a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* SAI1 clock source config set later after clock selection check */
      break;

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	3320      	adds	r3, #32
 8004944:	2100      	movs	r1, #0
 8004946:	4618      	mov	r0, r3
 8004948:	f000 fbb6 	bl	80050b8 <RCCEx_PLLSAI2_Config>
 800494c:	4603      	mov	r3, r0
 800494e:	74fb      	strb	r3, [r7, #19]
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004950:	e003      	b.n	800495a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

 8004952:	2301      	movs	r3, #1
 8004954:	74fb      	strb	r3, [r7, #19]
    default:
 8004956:	e000      	b.n	800495a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
 8004958:	bf00      	nop
      ret = HAL_ERROR;
      break;
    }
 800495a:	7cfb      	ldrb	r3, [r7, #19]
 800495c:	2b00      	cmp	r3, #0
 800495e:	d10b      	bne.n	8004978 <HAL_RCCEx_PeriphCLKConfig+0x9c>

    if(ret == HAL_OK)
    {
 8004960:	4b76      	ldr	r3, [pc, #472]	; (8004b3c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004962:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004966:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800496e:	4973      	ldr	r1, [pc, #460]	; (8004b3c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004970:	4313      	orrs	r3, r2
 8004972:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8004976:	e001      	b.n	800497c <HAL_RCCEx_PeriphCLKConfig+0xa0>
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
    }
    else
    {
 8004978:	7cfb      	ldrb	r3, [r7, #19]
 800497a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SAI1 */

#if defined(SAI2)

 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004984:	2b00      	cmp	r3, #0
 8004986:	d041      	beq.n	8004a0c <HAL_RCCEx_PeriphCLKConfig+0x130>
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800498c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004990:	d02a      	beq.n	80049e8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8004992:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004996:	d824      	bhi.n	80049e2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004998:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800499c:	d008      	beq.n	80049b0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800499e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80049a2:	d81e      	bhi.n	80049e2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d00a      	beq.n	80049be <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80049a8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80049ac:	d010      	beq.n	80049d0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80049ae:	e018      	b.n	80049e2 <HAL_RCCEx_PeriphCLKConfig+0x106>

    switch(PeriphClkInit->Sai2ClockSelection)
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
 80049b0:	4b62      	ldr	r3, [pc, #392]	; (8004b3c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80049b2:	68db      	ldr	r3, [r3, #12]
 80049b4:	4a61      	ldr	r2, [pc, #388]	; (8004b3c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80049b6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80049ba:	60d3      	str	r3, [r2, #12]
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80049bc:	e015      	b.n	80049ea <HAL_RCCEx_PeriphCLKConfig+0x10e>
      /* SAI2 clock source config set later after clock selection check */
      break;

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	3304      	adds	r3, #4
 80049c2:	2100      	movs	r1, #0
 80049c4:	4618      	mov	r0, r3
 80049c6:	f000 fa83 	bl	8004ed0 <RCCEx_PLLSAI1_Config>
 80049ca:	4603      	mov	r3, r0
 80049cc:	74fb      	strb	r3, [r7, #19]
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80049ce:	e00c      	b.n	80049ea <HAL_RCCEx_PeriphCLKConfig+0x10e>
      /* SAI2 clock source config set later after clock selection check */
      break;

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	3320      	adds	r3, #32
 80049d4:	2100      	movs	r1, #0
 80049d6:	4618      	mov	r0, r3
 80049d8:	f000 fb6e 	bl	80050b8 <RCCEx_PLLSAI2_Config>
 80049dc:	4603      	mov	r3, r0
 80049de:	74fb      	strb	r3, [r7, #19]
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80049e0:	e003      	b.n	80049ea <HAL_RCCEx_PeriphCLKConfig+0x10e>
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

 80049e2:	2301      	movs	r3, #1
 80049e4:	74fb      	strb	r3, [r7, #19]
    default:
 80049e6:	e000      	b.n	80049ea <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
 80049e8:	bf00      	nop
      ret = HAL_ERROR;
      break;
    }
 80049ea:	7cfb      	ldrb	r3, [r7, #19]
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d10b      	bne.n	8004a08 <HAL_RCCEx_PeriphCLKConfig+0x12c>

    if(ret == HAL_OK)
    {
 80049f0:	4b52      	ldr	r3, [pc, #328]	; (8004b3c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80049f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049f6:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80049fe:	494f      	ldr	r1, [pc, #316]	; (8004b3c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004a00:	4313      	orrs	r3, r2
 8004a02:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8004a06:	e001      	b.n	8004a0c <HAL_RCCEx_PeriphCLKConfig+0x130>
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
    }
    else
    {
 8004a08:	7cfb      	ldrb	r3, [r7, #19]
 8004a0a:	74bb      	strb	r3, [r7, #18]
      /* set overall return value */
      status = ret;
    }
  }
#endif /* SAI2 */

 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	f000 80a0 	beq.w	8004b5a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004a1a:	2300      	movs	r3, #0
 8004a1c:	747b      	strb	r3, [r7, #17]
  {
    FlagStatus       pwrclkchanged = RESET;

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

 8004a1e:	4b47      	ldr	r3, [pc, #284]	; (8004b3c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004a20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d101      	bne.n	8004a2e <HAL_RCCEx_PeriphCLKConfig+0x152>
 8004a2a:	2301      	movs	r3, #1
 8004a2c:	e000      	b.n	8004a30 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8004a2e:	2300      	movs	r3, #0
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d00d      	beq.n	8004a50 <HAL_RCCEx_PeriphCLKConfig+0x174>
    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004a34:	4b41      	ldr	r3, [pc, #260]	; (8004b3c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004a36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a38:	4a40      	ldr	r2, [pc, #256]	; (8004b3c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004a3a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004a3e:	6593      	str	r3, [r2, #88]	; 0x58
 8004a40:	4b3e      	ldr	r3, [pc, #248]	; (8004b3c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004a42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a44:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a48:	60bb      	str	r3, [r7, #8]
 8004a4a:	68bb      	ldr	r3, [r7, #8]
    {
 8004a4c:	2301      	movs	r3, #1
 8004a4e:	747b      	strb	r3, [r7, #17]
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }

 8004a50:	4b3b      	ldr	r3, [pc, #236]	; (8004b40 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	4a3a      	ldr	r2, [pc, #232]	; (8004b40 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004a56:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a5a:	6013      	str	r3, [r2, #0]
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);

 8004a5c:	f7fd faee 	bl	800203c <HAL_GetTick>
 8004a60:	60f8      	str	r0, [r7, #12]
    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004a62:	e009      	b.n	8004a78 <HAL_RCCEx_PeriphCLKConfig+0x19c>

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004a64:	f7fd faea 	bl	800203c <HAL_GetTick>
 8004a68:	4602      	mov	r2, r0
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	1ad3      	subs	r3, r2, r3
 8004a6e:	2b02      	cmp	r3, #2
 8004a70:	d902      	bls.n	8004a78 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a72:	2303      	movs	r3, #3
 8004a74:	74fb      	strb	r3, [r7, #19]
      {
 8004a76:	e005      	b.n	8004a84 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    tickstart = HAL_GetTick();
 8004a78:	4b31      	ldr	r3, [pc, #196]	; (8004b40 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d0ef      	beq.n	8004a64 <HAL_RCCEx_PeriphCLKConfig+0x188>
        ret = HAL_TIMEOUT;
        break;
      }
    }
 8004a84:	7cfb      	ldrb	r3, [r7, #19]
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d15c      	bne.n	8004b44 <HAL_RCCEx_PeriphCLKConfig+0x268>

    if(ret == HAL_OK)
    {
 8004a8a:	4b2c      	ldr	r3, [pc, #176]	; (8004b3c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004a8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a90:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004a94:	617b      	str	r3, [r7, #20]
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004a96:	697b      	ldr	r3, [r7, #20]
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d01f      	beq.n	8004adc <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004aa2:	697a      	ldr	r2, [r7, #20]
 8004aa4:	429a      	cmp	r2, r3
 8004aa6:	d019      	beq.n	8004adc <HAL_RCCEx_PeriphCLKConfig+0x200>

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
      {
 8004aa8:	4b24      	ldr	r3, [pc, #144]	; (8004b3c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004aaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004aae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ab2:	617b      	str	r3, [r7, #20]
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004ab4:	4b21      	ldr	r3, [pc, #132]	; (8004b3c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004ab6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004aba:	4a20      	ldr	r2, [pc, #128]	; (8004b3c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004abc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ac0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
 8004ac4:	4b1d      	ldr	r3, [pc, #116]	; (8004b3c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004ac6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004aca:	4a1c      	ldr	r2, [pc, #112]	; (8004b3c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004acc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004ad0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_FORCE();
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004ad4:	4a19      	ldr	r2, [pc, #100]	; (8004b3c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004ad6:	697b      	ldr	r3, [r7, #20]
 8004ad8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
      }

 8004adc:	697b      	ldr	r3, [r7, #20]
 8004ade:	f003 0301 	and.w	r3, r3, #1
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d016      	beq.n	8004b14 <HAL_RCCEx_PeriphCLKConfig+0x238>
      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
      {
 8004ae6:	f7fd faa9 	bl	800203c <HAL_GetTick>
 8004aea:	60f8      	str	r0, [r7, #12]
        /* Get Start Tick*/
        tickstart = HAL_GetTick();

 8004aec:	e00b      	b.n	8004b06 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004aee:	f7fd faa5 	bl	800203c <HAL_GetTick>
 8004af2:	4602      	mov	r2, r0
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	1ad3      	subs	r3, r2, r3
 8004af8:	f241 3288 	movw	r2, #5000	; 0x1388
 8004afc:	4293      	cmp	r3, r2
 8004afe:	d902      	bls.n	8004b06 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b00:	2303      	movs	r3, #3
 8004b02:	74fb      	strb	r3, [r7, #19]
          {
 8004b04:	e006      	b.n	8004b14 <HAL_RCCEx_PeriphCLKConfig+0x238>

 8004b06:	4b0d      	ldr	r3, [pc, #52]	; (8004b3c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004b08:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b0c:	f003 0302 	and.w	r3, r3, #2
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d0ec      	beq.n	8004aee <HAL_RCCEx_PeriphCLKConfig+0x212>
            ret = HAL_TIMEOUT;
            break;
          }
        }
      }
 8004b14:	7cfb      	ldrb	r3, [r7, #19]
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d10c      	bne.n	8004b34 <HAL_RCCEx_PeriphCLKConfig+0x258>

      if(ret == HAL_OK)
      {
 8004b1a:	4b08      	ldr	r3, [pc, #32]	; (8004b3c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004b1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b20:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004b2a:	4904      	ldr	r1, [pc, #16]	; (8004b3c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004b2c:	4313      	orrs	r3, r2
 8004b2e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004b32:	e009      	b.n	8004b48 <HAL_RCCEx_PeriphCLKConfig+0x26c>
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
      }
      else
      {
 8004b34:	7cfb      	ldrb	r3, [r7, #19]
 8004b36:	74bb      	strb	r3, [r7, #18]
 8004b38:	e006      	b.n	8004b48 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8004b3a:	bf00      	nop
 8004b3c:	40021000 	.word	0x40021000
 8004b40:	40007000 	.word	0x40007000
        /* set overall return value */
        status = ret;
      }
    }
    else
    {
 8004b44:	7cfb      	ldrb	r3, [r7, #19]
 8004b46:	74bb      	strb	r3, [r7, #18]
      /* set overall return value */
      status = ret;
    }

 8004b48:	7c7b      	ldrb	r3, [r7, #17]
 8004b4a:	2b01      	cmp	r3, #1
 8004b4c:	d105      	bne.n	8004b5a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004b4e:	4b9e      	ldr	r3, [pc, #632]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b52:	4a9d      	ldr	r2, [pc, #628]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b54:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004b58:	6593      	str	r3, [r2, #88]	; 0x58
    {
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	f003 0301 	and.w	r3, r3, #1
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d00a      	beq.n	8004b7c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

 8004b66:	4b98      	ldr	r3, [pc, #608]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b68:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b6c:	f023 0203 	bic.w	r2, r3, #3
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b74:	4994      	ldr	r1, [pc, #592]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b76:	4313      	orrs	r3, r2
 8004b78:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
  }

 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	f003 0302 	and.w	r3, r3, #2
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d00a      	beq.n	8004b9e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

 8004b88:	4b8f      	ldr	r3, [pc, #572]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b8e:	f023 020c 	bic.w	r2, r3, #12
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b96:	498c      	ldr	r1, [pc, #560]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b98:	4313      	orrs	r3, r2
 8004b9a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
  }

#if defined(USART3)

 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f003 0304 	and.w	r3, r3, #4
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d00a      	beq.n	8004bc0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

 8004baa:	4b87      	ldr	r3, [pc, #540]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004bac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004bb0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bb8:	4983      	ldr	r1, [pc, #524]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004bba:	4313      	orrs	r3, r2
 8004bbc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* USART3 */

#if defined(UART4)

 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f003 0308 	and.w	r3, r3, #8
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d00a      	beq.n	8004be2 <HAL_RCCEx_PeriphCLKConfig+0x306>
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

 8004bcc:	4b7e      	ldr	r3, [pc, #504]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004bce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004bd2:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004bda:	497b      	ldr	r1, [pc, #492]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004bdc:	4313      	orrs	r3, r2
 8004bde:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART4 */

#if defined(UART5)

 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f003 0310 	and.w	r3, r3, #16
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d00a      	beq.n	8004c04 <HAL_RCCEx_PeriphCLKConfig+0x328>
  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

 8004bee:	4b76      	ldr	r3, [pc, #472]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004bf0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004bf4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004bfc:	4972      	ldr	r1, [pc, #456]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004bfe:	4313      	orrs	r3, r2
 8004c00:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
  }

#endif /* UART5 */

 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f003 0320 	and.w	r3, r3, #32
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d00a      	beq.n	8004c26 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

 8004c10:	4b6d      	ldr	r3, [pc, #436]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c16:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c1e:	496a      	ldr	r1, [pc, #424]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c20:	4313      	orrs	r3, r2
 8004c22:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
  }

 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d00a      	beq.n	8004c48 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
  {
 8004c32:	4b65      	ldr	r3, [pc, #404]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c38:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c40:	4961      	ldr	r1, [pc, #388]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c42:	4313      	orrs	r3, r2
 8004c44:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
  }

 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d00a      	beq.n	8004c6a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
  {
 8004c54:	4b5c      	ldr	r3, [pc, #368]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c5a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c62:	4959      	ldr	r1, [pc, #356]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c64:	4313      	orrs	r3, r2
 8004c66:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }

 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d00a      	beq.n	8004c8c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

 8004c76:	4b54      	ldr	r3, [pc, #336]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c78:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c7c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c84:	4950      	ldr	r1, [pc, #320]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c86:	4313      	orrs	r3, r2
 8004c88:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
  }

#if defined(I2C2)

 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d00a      	beq.n	8004cae <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

 8004c98:	4b4b      	ldr	r3, [pc, #300]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c9e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ca6:	4948      	ldr	r1, [pc, #288]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ca8:	4313      	orrs	r3, r2
 8004caa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
  }

#endif /* I2C2 */

 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d00a      	beq.n	8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

 8004cba:	4b43      	ldr	r3, [pc, #268]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004cbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004cc0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004cc8:	493f      	ldr	r1, [pc, #252]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004cca:	4313      	orrs	r3, r2
 8004ccc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d028      	beq.n	8004d2e <HAL_RCCEx_PeriphCLKConfig+0x452>
  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
  {
 8004cdc:	4b3a      	ldr	r3, [pc, #232]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004cde:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ce2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004cea:	4937      	ldr	r1, [pc, #220]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004cec:	4313      	orrs	r3, r2
 8004cee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004cf6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004cfa:	d106      	bne.n	8004d0a <HAL_RCCEx_PeriphCLKConfig+0x42e>

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
    {
 8004cfc:	4b32      	ldr	r3, [pc, #200]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004cfe:	68db      	ldr	r3, [r3, #12]
 8004d00:	4a31      	ldr	r2, [pc, #196]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d02:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004d06:	60d3      	str	r3, [r2, #12]
 8004d08:	e011      	b.n	8004d2e <HAL_RCCEx_PeriphCLKConfig+0x452>
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
    else
    {
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004d0e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004d12:	d10c      	bne.n	8004d2e <HAL_RCCEx_PeriphCLKConfig+0x452>
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
      {
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	3304      	adds	r3, #4
 8004d18:	2101      	movs	r1, #1
 8004d1a:	4618      	mov	r0, r3
 8004d1c:	f000 f8d8 	bl	8004ed0 <RCCEx_PLLSAI1_Config>
 8004d20:	4603      	mov	r3, r0
 8004d22:	74fb      	strb	r3, [r7, #19]
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004d24:	7cfb      	ldrb	r3, [r7, #19]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d001      	beq.n	8004d2e <HAL_RCCEx_PeriphCLKConfig+0x452>

        if(ret != HAL_OK)
        {
 8004d2a:	7cfb      	ldrb	r3, [r7, #19]
 8004d2c:	74bb      	strb	r3, [r7, #18]
  }

#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d028      	beq.n	8004d8c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
  {
 8004d3a:	4b23      	ldr	r3, [pc, #140]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d40:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d48:	491f      	ldr	r1, [pc, #124]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d4a:	4313      	orrs	r3, r2
 8004d4c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d54:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004d58:	d106      	bne.n	8004d68 <HAL_RCCEx_PeriphCLKConfig+0x48c>

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
    {
 8004d5a:	4b1b      	ldr	r3, [pc, #108]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d5c:	68db      	ldr	r3, [r3, #12]
 8004d5e:	4a1a      	ldr	r2, [pc, #104]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d60:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004d64:	60d3      	str	r3, [r2, #12]
 8004d66:	e011      	b.n	8004d8c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d6c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004d70:	d10c      	bne.n	8004d8c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
    {
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	3304      	adds	r3, #4
 8004d76:	2101      	movs	r1, #1
 8004d78:	4618      	mov	r0, r3
 8004d7a:	f000 f8a9 	bl	8004ed0 <RCCEx_PLLSAI1_Config>
 8004d7e:	4603      	mov	r3, r0
 8004d80:	74fb      	strb	r3, [r7, #19]
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004d82:	7cfb      	ldrb	r3, [r7, #19]
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d001      	beq.n	8004d8c <HAL_RCCEx_PeriphCLKConfig+0x4b0>

      if(ret != HAL_OK)
      {
 8004d88:	7cfb      	ldrb	r3, [r7, #19]
 8004d8a:	74bb      	strb	r3, [r7, #18]
      /* nothing to do */
    }
  }

#endif /* SDMMC1 */

 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d02b      	beq.n	8004df0 <HAL_RCCEx_PeriphCLKConfig+0x514>
  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
  {
 8004d98:	4b0b      	ldr	r3, [pc, #44]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d9e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004da6:	4908      	ldr	r1, [pc, #32]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004da8:	4313      	orrs	r3, r2
 8004daa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004db2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004db6:	d109      	bne.n	8004dcc <HAL_RCCEx_PeriphCLKConfig+0x4f0>

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
    {
 8004db8:	4b03      	ldr	r3, [pc, #12]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004dba:	68db      	ldr	r3, [r3, #12]
 8004dbc:	4a02      	ldr	r2, [pc, #8]	; (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004dbe:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004dc2:	60d3      	str	r3, [r2, #12]
 8004dc4:	e014      	b.n	8004df0 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8004dc6:	bf00      	nop
 8004dc8:	40021000 	.word	0x40021000
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004dd0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004dd4:	d10c      	bne.n	8004df0 <HAL_RCCEx_PeriphCLKConfig+0x514>
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
    {
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	3304      	adds	r3, #4
 8004dda:	2101      	movs	r1, #1
 8004ddc:	4618      	mov	r0, r3
 8004dde:	f000 f877 	bl	8004ed0 <RCCEx_PLLSAI1_Config>
 8004de2:	4603      	mov	r3, r0
 8004de4:	74fb      	strb	r3, [r7, #19]
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004de6:	7cfb      	ldrb	r3, [r7, #19]
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d001      	beq.n	8004df0 <HAL_RCCEx_PeriphCLKConfig+0x514>

      if(ret != HAL_OK)
      {
 8004dec:	7cfb      	ldrb	r3, [r7, #19]
 8004dee:	74bb      	strb	r3, [r7, #18]
    {
      /* nothing to do */
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d02f      	beq.n	8004e5c <HAL_RCCEx_PeriphCLKConfig+0x580>
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

 8004dfc:	4b2b      	ldr	r3, [pc, #172]	; (8004eac <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004dfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e02:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004e0a:	4928      	ldr	r1, [pc, #160]	; (8004eac <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004e0c:	4313      	orrs	r3, r2
 8004e0e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);

 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004e16:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004e1a:	d10d      	bne.n	8004e38 <HAL_RCCEx_PeriphCLKConfig+0x55c>
#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
    {
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	3304      	adds	r3, #4
 8004e20:	2102      	movs	r1, #2
 8004e22:	4618      	mov	r0, r3
 8004e24:	f000 f854 	bl	8004ed0 <RCCEx_PLLSAI1_Config>
 8004e28:	4603      	mov	r3, r0
 8004e2a:	74fb      	strb	r3, [r7, #19]
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004e2c:	7cfb      	ldrb	r3, [r7, #19]
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d014      	beq.n	8004e5c <HAL_RCCEx_PeriphCLKConfig+0x580>

      if(ret != HAL_OK)
      {
 8004e32:	7cfb      	ldrb	r3, [r7, #19]
 8004e34:	74bb      	strb	r3, [r7, #18]
 8004e36:	e011      	b.n	8004e5c <HAL_RCCEx_PeriphCLKConfig+0x580>
        status = ret;
      }
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004e3c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004e40:	d10c      	bne.n	8004e5c <HAL_RCCEx_PeriphCLKConfig+0x580>

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
    {
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	3320      	adds	r3, #32
 8004e46:	2102      	movs	r1, #2
 8004e48:	4618      	mov	r0, r3
 8004e4a:	f000 f935 	bl	80050b8 <RCCEx_PLLSAI2_Config>
 8004e4e:	4603      	mov	r3, r0
 8004e50:	74fb      	strb	r3, [r7, #19]
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004e52:	7cfb      	ldrb	r3, [r7, #19]
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d001      	beq.n	8004e5c <HAL_RCCEx_PeriphCLKConfig+0x580>

      if(ret != HAL_OK)
      {
 8004e58:	7cfb      	ldrb	r3, [r7, #19]
 8004e5a:	74bb      	strb	r3, [r7, #18]

  }
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d00a      	beq.n	8004e7e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

 8004e68:	4b10      	ldr	r3, [pc, #64]	; (8004eac <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004e6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e6e:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004e76:	490d      	ldr	r1, [pc, #52]	; (8004eac <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004e78:	4313      	orrs	r3, r2
 8004e7a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d00b      	beq.n	8004ea2 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

 8004e8a:	4b08      	ldr	r3, [pc, #32]	; (8004eac <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004e8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e90:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004e9a:	4904      	ldr	r1, [pc, #16]	; (8004eac <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004e9c:	4313      	orrs	r3, r2
 8004e9e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */
 8004ea2:	7cbb      	ldrb	r3, [r7, #18]

 8004ea4:	4618      	mov	r0, r3
 8004ea6:	3718      	adds	r7, #24
 8004ea8:	46bd      	mov	sp, r7
 8004eaa:	bd80      	pop	{r7, pc}
 8004eac:	40021000 	.word	0x40021000

08004eb0 <HAL_RCCEx_EnableMSIPLLMode>:
/**
  * @brief  Enable the PLL-mode of the MSI.
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
 8004eb0:	b480      	push	{r7}
 8004eb2:	af00      	add	r7, sp, #0
void HAL_RCCEx_EnableMSIPLLMode(void)
 8004eb4:	4b05      	ldr	r3, [pc, #20]	; (8004ecc <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	4a04      	ldr	r2, [pc, #16]	; (8004ecc <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8004eba:	f043 0304 	orr.w	r3, r3, #4
 8004ebe:	6013      	str	r3, [r2, #0]
{
 8004ec0:	bf00      	nop
 8004ec2:	46bd      	mov	sp, r7
 8004ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec8:	4770      	bx	lr
 8004eca:	bf00      	nop
 8004ecc:	40021000 	.word	0x40021000

08004ed0 <RCCEx_PLLSAI1_Config>:
  * @param  Divider  divider parameter to be updated
  *
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
 8004ed0:	b580      	push	{r7, lr}
 8004ed2:	b084      	sub	sp, #16
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	6078      	str	r0, [r7, #4]
 8004ed8:	6039      	str	r1, [r7, #0]
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004eda:	2300      	movs	r3, #0
 8004edc:	73fb      	strb	r3, [r7, #15]
  /* P, Q and R dividers are verified in each specific divider case below */
  assert_param(IS_RCC_PLLSAI1SOURCE(PllSai1->PLLSAI1Source));
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

 8004ede:	4b75      	ldr	r3, [pc, #468]	; (80050b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ee0:	68db      	ldr	r3, [r3, #12]
 8004ee2:	f003 0303 	and.w	r3, r3, #3
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d018      	beq.n	8004f1c <RCCEx_PLLSAI1_Config+0x4c>
  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
  {
 8004eea:	4b72      	ldr	r3, [pc, #456]	; (80050b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004eec:	68db      	ldr	r3, [r3, #12]
 8004eee:	f003 0203 	and.w	r2, r3, #3
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	429a      	cmp	r2, r3
 8004ef8:	d10d      	bne.n	8004f16 <RCCEx_PLLSAI1_Config+0x46>
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
    /* PLL clock source and divider M already set, check that no request for change  */
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d009      	beq.n	8004f16 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
 8004f02:	4b6c      	ldr	r3, [pc, #432]	; (80050b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004f04:	68db      	ldr	r3, [r3, #12]
 8004f06:	091b      	lsrs	r3, r3, #4
 8004f08:	f003 0307 	and.w	r3, r3, #7
 8004f0c:	1c5a      	adds	r2, r3, #1
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	685b      	ldr	r3, [r3, #4]
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004f12:	429a      	cmp	r2, r3
 8004f14:	d047      	beq.n	8004fa6 <RCCEx_PLLSAI1_Config+0xd6>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
 8004f16:	2301      	movs	r3, #1
 8004f18:	73fb      	strb	r3, [r7, #15]
 8004f1a:	e044      	b.n	8004fa6 <RCCEx_PLLSAI1_Config+0xd6>
    {
      status = HAL_ERROR;
    }
  }
  else
  {
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	2b03      	cmp	r3, #3
 8004f22:	d018      	beq.n	8004f56 <RCCEx_PLLSAI1_Config+0x86>
 8004f24:	2b03      	cmp	r3, #3
 8004f26:	d825      	bhi.n	8004f74 <RCCEx_PLLSAI1_Config+0xa4>
 8004f28:	2b01      	cmp	r3, #1
 8004f2a:	d002      	beq.n	8004f32 <RCCEx_PLLSAI1_Config+0x62>
 8004f2c:	2b02      	cmp	r3, #2
 8004f2e:	d009      	beq.n	8004f44 <RCCEx_PLLSAI1_Config+0x74>
 8004f30:	e020      	b.n	8004f74 <RCCEx_PLLSAI1_Config+0xa4>
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
    {
 8004f32:	4b60      	ldr	r3, [pc, #384]	; (80050b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	f003 0302 	and.w	r3, r3, #2
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d11d      	bne.n	8004f7a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004f3e:	2301      	movs	r3, #1
 8004f40:	73fb      	strb	r3, [r7, #15]
      {
        status = HAL_ERROR;
 8004f42:	e01a      	b.n	8004f7a <RCCEx_PLLSAI1_Config+0xaa>
      }
      break;
 8004f44:	4b5b      	ldr	r3, [pc, #364]	; (80050b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d116      	bne.n	8004f7e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004f50:	2301      	movs	r3, #1
 8004f52:	73fb      	strb	r3, [r7, #15]
      {
        status = HAL_ERROR;
 8004f54:	e013      	b.n	8004f7e <RCCEx_PLLSAI1_Config+0xae>
      }
      break;
 8004f56:	4b57      	ldr	r3, [pc, #348]	; (80050b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d10f      	bne.n	8004f82 <RCCEx_PLLSAI1_Config+0xb2>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004f62:	4b54      	ldr	r3, [pc, #336]	; (80050b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d109      	bne.n	8004f82 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004f6e:	2301      	movs	r3, #1
 8004f70:	73fb      	strb	r3, [r7, #15]
        {
          status = HAL_ERROR;
        }
 8004f72:	e006      	b.n	8004f82 <RCCEx_PLLSAI1_Config+0xb2>
      }
      break;
 8004f74:	2301      	movs	r3, #1
 8004f76:	73fb      	strb	r3, [r7, #15]
    default:
 8004f78:	e004      	b.n	8004f84 <RCCEx_PLLSAI1_Config+0xb4>
        status = HAL_ERROR;
 8004f7a:	bf00      	nop
 8004f7c:	e002      	b.n	8004f84 <RCCEx_PLLSAI1_Config+0xb4>
        status = HAL_ERROR;
 8004f7e:	bf00      	nop
 8004f80:	e000      	b.n	8004f84 <RCCEx_PLLSAI1_Config+0xb4>
        }
 8004f82:	bf00      	nop
      status = HAL_ERROR;
      break;
    }
 8004f84:	7bfb      	ldrb	r3, [r7, #15]
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d10d      	bne.n	8004fa6 <RCCEx_PLLSAI1_Config+0xd6>
    if(status == HAL_OK)
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
 8004f8a:	4b4a      	ldr	r3, [pc, #296]	; (80050b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004f8c:	68db      	ldr	r3, [r3, #12]
 8004f8e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	6819      	ldr	r1, [r3, #0]
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	685b      	ldr	r3, [r3, #4]
 8004f9a:	3b01      	subs	r3, #1
 8004f9c:	011b      	lsls	r3, r3, #4
 8004f9e:	430b      	orrs	r3, r1
 8004fa0:	4944      	ldr	r1, [pc, #272]	; (80050b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004fa2:	4313      	orrs	r3, r2
 8004fa4:	60cb      	str	r3, [r1, #12]
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }
 8004fa6:	7bfb      	ldrb	r3, [r7, #15]
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d17d      	bne.n	80050a8 <RCCEx_PLLSAI1_Config+0x1d8>

  if(status == HAL_OK)
  {
 8004fac:	4b41      	ldr	r3, [pc, #260]	; (80050b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	4a40      	ldr	r2, [pc, #256]	; (80050b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004fb2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004fb6:	6013      	str	r3, [r2, #0]
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();

 8004fb8:	f7fd f840 	bl	800203c <HAL_GetTick>
 8004fbc:	60b8      	str	r0, [r7, #8]
    /* Get Start Tick*/
    tickstart = HAL_GetTick();

 8004fbe:	e009      	b.n	8004fd4 <RCCEx_PLLSAI1_Config+0x104>
    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004fc0:	f7fd f83c 	bl	800203c <HAL_GetTick>
 8004fc4:	4602      	mov	r2, r0
 8004fc6:	68bb      	ldr	r3, [r7, #8]
 8004fc8:	1ad3      	subs	r3, r2, r3
 8004fca:	2b02      	cmp	r3, #2
 8004fcc:	d902      	bls.n	8004fd4 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004fce:	2303      	movs	r3, #3
 8004fd0:	73fb      	strb	r3, [r7, #15]
      {
 8004fd2:	e005      	b.n	8004fe0 <RCCEx_PLLSAI1_Config+0x110>

 8004fd4:	4b37      	ldr	r3, [pc, #220]	; (80050b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d1ef      	bne.n	8004fc0 <RCCEx_PLLSAI1_Config+0xf0>
        status = HAL_TIMEOUT;
        break;
      }
    }
 8004fe0:	7bfb      	ldrb	r3, [r7, #15]
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d160      	bne.n	80050a8 <RCCEx_PLLSAI1_Config+0x1d8>

    if(status == HAL_OK)
 8004fe6:	683b      	ldr	r3, [r7, #0]
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d111      	bne.n	8005010 <RCCEx_PLLSAI1_Config+0x140>
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
 8004fec:	4b31      	ldr	r3, [pc, #196]	; (80050b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004fee:	691b      	ldr	r3, [r3, #16]
 8004ff0:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004ff4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ff8:	687a      	ldr	r2, [r7, #4]
 8004ffa:	6892      	ldr	r2, [r2, #8]
 8004ffc:	0211      	lsls	r1, r2, #8
 8004ffe:	687a      	ldr	r2, [r7, #4]
 8005000:	68d2      	ldr	r2, [r2, #12]
 8005002:	0912      	lsrs	r2, r2, #4
 8005004:	0452      	lsls	r2, r2, #17
 8005006:	430a      	orrs	r2, r1
 8005008:	492a      	ldr	r1, [pc, #168]	; (80050b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800500a:	4313      	orrs	r3, r2
 800500c:	610b      	str	r3, [r1, #16]
 800500e:	e027      	b.n	8005060 <RCCEx_PLLSAI1_Config+0x190>
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1P,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
 8005010:	683b      	ldr	r3, [r7, #0]
 8005012:	2b01      	cmp	r3, #1
 8005014:	d112      	bne.n	800503c <RCCEx_PLLSAI1_Config+0x16c>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1Q | RCC_PLLSAI1CFGR_PLLSAI1M,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
 8005016:	4b27      	ldr	r3, [pc, #156]	; (80050b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005018:	691b      	ldr	r3, [r3, #16]
 800501a:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800501e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005022:	687a      	ldr	r2, [r7, #4]
 8005024:	6892      	ldr	r2, [r2, #8]
 8005026:	0211      	lsls	r1, r2, #8
 8005028:	687a      	ldr	r2, [r7, #4]
 800502a:	6912      	ldr	r2, [r2, #16]
 800502c:	0852      	lsrs	r2, r2, #1
 800502e:	3a01      	subs	r2, #1
 8005030:	0552      	lsls	r2, r2, #21
 8005032:	430a      	orrs	r2, r1
 8005034:	491f      	ldr	r1, [pc, #124]	; (80050b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005036:	4313      	orrs	r3, r2
 8005038:	610b      	str	r3, [r1, #16]
 800503a:	e011      	b.n	8005060 <RCCEx_PLLSAI1_Config+0x190>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1R | RCC_PLLSAI1CFGR_PLLSAI1M,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
 800503c:	4b1d      	ldr	r3, [pc, #116]	; (80050b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800503e:	691b      	ldr	r3, [r3, #16]
 8005040:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8005044:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005048:	687a      	ldr	r2, [r7, #4]
 800504a:	6892      	ldr	r2, [r2, #8]
 800504c:	0211      	lsls	r1, r2, #8
 800504e:	687a      	ldr	r2, [r7, #4]
 8005050:	6952      	ldr	r2, [r2, #20]
 8005052:	0852      	lsrs	r2, r2, #1
 8005054:	3a01      	subs	r2, #1
 8005056:	0652      	lsls	r2, r2, #25
 8005058:	430a      	orrs	r2, r1
 800505a:	4916      	ldr	r1, [pc, #88]	; (80050b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800505c:	4313      	orrs	r3, r2
 800505e:	610b      	str	r3, [r1, #16]
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1R,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

 8005060:	4b14      	ldr	r3, [pc, #80]	; (80050b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	4a13      	ldr	r2, [pc, #76]	; (80050b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005066:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800506a:	6013      	str	r3, [r2, #0]
      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();

 800506c:	f7fc ffe6 	bl	800203c <HAL_GetTick>
 8005070:	60b8      	str	r0, [r7, #8]
      /* Get Start Tick*/
      tickstart = HAL_GetTick();

 8005072:	e009      	b.n	8005088 <RCCEx_PLLSAI1_Config+0x1b8>
      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005074:	f7fc ffe2 	bl	800203c <HAL_GetTick>
 8005078:	4602      	mov	r2, r0
 800507a:	68bb      	ldr	r3, [r7, #8]
 800507c:	1ad3      	subs	r3, r2, r3
 800507e:	2b02      	cmp	r3, #2
 8005080:	d902      	bls.n	8005088 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005082:	2303      	movs	r3, #3
 8005084:	73fb      	strb	r3, [r7, #15]
        {
 8005086:	e005      	b.n	8005094 <RCCEx_PLLSAI1_Config+0x1c4>

 8005088:	4b0a      	ldr	r3, [pc, #40]	; (80050b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005090:	2b00      	cmp	r3, #0
 8005092:	d0ef      	beq.n	8005074 <RCCEx_PLLSAI1_Config+0x1a4>
          status = HAL_TIMEOUT;
          break;
        }
      }
 8005094:	7bfb      	ldrb	r3, [r7, #15]
 8005096:	2b00      	cmp	r3, #0
 8005098:	d106      	bne.n	80050a8 <RCCEx_PLLSAI1_Config+0x1d8>

      if(status == HAL_OK)
      {
 800509a:	4b06      	ldr	r3, [pc, #24]	; (80050b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800509c:	691a      	ldr	r2, [r3, #16]
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	699b      	ldr	r3, [r3, #24]
 80050a2:	4904      	ldr	r1, [pc, #16]	; (80050b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80050a4:	4313      	orrs	r3, r2
 80050a6:	610b      	str	r3, [r1, #16]
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
      }
    }
  }
 80050a8:	7bfb      	ldrb	r3, [r7, #15]

 80050aa:	4618      	mov	r0, r3
 80050ac:	3710      	adds	r7, #16
 80050ae:	46bd      	mov	sp, r7
 80050b0:	bd80      	pop	{r7, pc}
 80050b2:	bf00      	nop
 80050b4:	40021000 	.word	0x40021000

080050b8 <RCCEx_PLLSAI2_Config>:
  * @param  Divider  divider parameter to be updated
  *
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
 80050b8:	b580      	push	{r7, lr}
 80050ba:	b084      	sub	sp, #16
 80050bc:	af00      	add	r7, sp, #0
 80050be:	6078      	str	r0, [r7, #4]
 80050c0:	6039      	str	r1, [r7, #0]
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80050c2:	2300      	movs	r3, #0
 80050c4:	73fb      	strb	r3, [r7, #15]
  /* P, Q and R dividers are verified in each specific divider case below */
  assert_param(IS_RCC_PLLSAI2SOURCE(PllSai2->PLLSAI2Source));
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

 80050c6:	4b6a      	ldr	r3, [pc, #424]	; (8005270 <RCCEx_PLLSAI2_Config+0x1b8>)
 80050c8:	68db      	ldr	r3, [r3, #12]
 80050ca:	f003 0303 	and.w	r3, r3, #3
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d018      	beq.n	8005104 <RCCEx_PLLSAI2_Config+0x4c>
  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
  {
 80050d2:	4b67      	ldr	r3, [pc, #412]	; (8005270 <RCCEx_PLLSAI2_Config+0x1b8>)
 80050d4:	68db      	ldr	r3, [r3, #12]
 80050d6:	f003 0203 	and.w	r2, r3, #3
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	429a      	cmp	r2, r3
 80050e0:	d10d      	bne.n	80050fe <RCCEx_PLLSAI2_Config+0x46>
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
    /* PLL clock source and divider M already set, check that no request for change  */
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d009      	beq.n	80050fe <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
 80050ea:	4b61      	ldr	r3, [pc, #388]	; (8005270 <RCCEx_PLLSAI2_Config+0x1b8>)
 80050ec:	68db      	ldr	r3, [r3, #12]
 80050ee:	091b      	lsrs	r3, r3, #4
 80050f0:	f003 0307 	and.w	r3, r3, #7
 80050f4:	1c5a      	adds	r2, r3, #1
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	685b      	ldr	r3, [r3, #4]
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80050fa:	429a      	cmp	r2, r3
 80050fc:	d047      	beq.n	800518e <RCCEx_PLLSAI2_Config+0xd6>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
 80050fe:	2301      	movs	r3, #1
 8005100:	73fb      	strb	r3, [r7, #15]
 8005102:	e044      	b.n	800518e <RCCEx_PLLSAI2_Config+0xd6>
    {
      status = HAL_ERROR;
    }
  }
  else
  {
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	2b03      	cmp	r3, #3
 800510a:	d018      	beq.n	800513e <RCCEx_PLLSAI2_Config+0x86>
 800510c:	2b03      	cmp	r3, #3
 800510e:	d825      	bhi.n	800515c <RCCEx_PLLSAI2_Config+0xa4>
 8005110:	2b01      	cmp	r3, #1
 8005112:	d002      	beq.n	800511a <RCCEx_PLLSAI2_Config+0x62>
 8005114:	2b02      	cmp	r3, #2
 8005116:	d009      	beq.n	800512c <RCCEx_PLLSAI2_Config+0x74>
 8005118:	e020      	b.n	800515c <RCCEx_PLLSAI2_Config+0xa4>
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
    {
 800511a:	4b55      	ldr	r3, [pc, #340]	; (8005270 <RCCEx_PLLSAI2_Config+0x1b8>)
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f003 0302 	and.w	r3, r3, #2
 8005122:	2b00      	cmp	r3, #0
 8005124:	d11d      	bne.n	8005162 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005126:	2301      	movs	r3, #1
 8005128:	73fb      	strb	r3, [r7, #15]
      {
        status = HAL_ERROR;
 800512a:	e01a      	b.n	8005162 <RCCEx_PLLSAI2_Config+0xaa>
      }
      break;
 800512c:	4b50      	ldr	r3, [pc, #320]	; (8005270 <RCCEx_PLLSAI2_Config+0x1b8>)
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005134:	2b00      	cmp	r3, #0
 8005136:	d116      	bne.n	8005166 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005138:	2301      	movs	r3, #1
 800513a:	73fb      	strb	r3, [r7, #15]
      {
        status = HAL_ERROR;
 800513c:	e013      	b.n	8005166 <RCCEx_PLLSAI2_Config+0xae>
      }
      break;
 800513e:	4b4c      	ldr	r3, [pc, #304]	; (8005270 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005146:	2b00      	cmp	r3, #0
 8005148:	d10f      	bne.n	800516a <RCCEx_PLLSAI2_Config+0xb2>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800514a:	4b49      	ldr	r3, [pc, #292]	; (8005270 <RCCEx_PLLSAI2_Config+0x1b8>)
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005152:	2b00      	cmp	r3, #0
 8005154:	d109      	bne.n	800516a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005156:	2301      	movs	r3, #1
 8005158:	73fb      	strb	r3, [r7, #15]
        {
          status = HAL_ERROR;
        }
 800515a:	e006      	b.n	800516a <RCCEx_PLLSAI2_Config+0xb2>
      }
      break;
 800515c:	2301      	movs	r3, #1
 800515e:	73fb      	strb	r3, [r7, #15]
    default:
 8005160:	e004      	b.n	800516c <RCCEx_PLLSAI2_Config+0xb4>
        status = HAL_ERROR;
 8005162:	bf00      	nop
 8005164:	e002      	b.n	800516c <RCCEx_PLLSAI2_Config+0xb4>
        status = HAL_ERROR;
 8005166:	bf00      	nop
 8005168:	e000      	b.n	800516c <RCCEx_PLLSAI2_Config+0xb4>
        }
 800516a:	bf00      	nop
      status = HAL_ERROR;
      break;
    }
 800516c:	7bfb      	ldrb	r3, [r7, #15]
 800516e:	2b00      	cmp	r3, #0
 8005170:	d10d      	bne.n	800518e <RCCEx_PLLSAI2_Config+0xd6>
    if(status == HAL_OK)
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
 8005172:	4b3f      	ldr	r3, [pc, #252]	; (8005270 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005174:	68db      	ldr	r3, [r3, #12]
 8005176:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	6819      	ldr	r1, [r3, #0]
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	685b      	ldr	r3, [r3, #4]
 8005182:	3b01      	subs	r3, #1
 8005184:	011b      	lsls	r3, r3, #4
 8005186:	430b      	orrs	r3, r1
 8005188:	4939      	ldr	r1, [pc, #228]	; (8005270 <RCCEx_PLLSAI2_Config+0x1b8>)
 800518a:	4313      	orrs	r3, r2
 800518c:	60cb      	str	r3, [r1, #12]
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }
 800518e:	7bfb      	ldrb	r3, [r7, #15]
 8005190:	2b00      	cmp	r3, #0
 8005192:	d167      	bne.n	8005264 <RCCEx_PLLSAI2_Config+0x1ac>

  if(status == HAL_OK)
  {
 8005194:	4b36      	ldr	r3, [pc, #216]	; (8005270 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	4a35      	ldr	r2, [pc, #212]	; (8005270 <RCCEx_PLLSAI2_Config+0x1b8>)
 800519a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800519e:	6013      	str	r3, [r2, #0]
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();

 80051a0:	f7fc ff4c 	bl	800203c <HAL_GetTick>
 80051a4:	60b8      	str	r0, [r7, #8]
    /* Get Start Tick*/
    tickstart = HAL_GetTick();

 80051a6:	e009      	b.n	80051bc <RCCEx_PLLSAI2_Config+0x104>
    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80051a8:	f7fc ff48 	bl	800203c <HAL_GetTick>
 80051ac:	4602      	mov	r2, r0
 80051ae:	68bb      	ldr	r3, [r7, #8]
 80051b0:	1ad3      	subs	r3, r2, r3
 80051b2:	2b02      	cmp	r3, #2
 80051b4:	d902      	bls.n	80051bc <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80051b6:	2303      	movs	r3, #3
 80051b8:	73fb      	strb	r3, [r7, #15]
      {
 80051ba:	e005      	b.n	80051c8 <RCCEx_PLLSAI2_Config+0x110>

 80051bc:	4b2c      	ldr	r3, [pc, #176]	; (8005270 <RCCEx_PLLSAI2_Config+0x1b8>)
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d1ef      	bne.n	80051a8 <RCCEx_PLLSAI2_Config+0xf0>
        status = HAL_TIMEOUT;
        break;
      }
    }
 80051c8:	7bfb      	ldrb	r3, [r7, #15]
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d14a      	bne.n	8005264 <RCCEx_PLLSAI2_Config+0x1ac>

    if(status == HAL_OK)
 80051ce:	683b      	ldr	r3, [r7, #0]
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d111      	bne.n	80051f8 <RCCEx_PLLSAI2_Config+0x140>
        /* Configure the PLLSAI2 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
 80051d4:	4b26      	ldr	r3, [pc, #152]	; (8005270 <RCCEx_PLLSAI2_Config+0x1b8>)
 80051d6:	695b      	ldr	r3, [r3, #20]
 80051d8:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80051dc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80051e0:	687a      	ldr	r2, [r7, #4]
 80051e2:	6892      	ldr	r2, [r2, #8]
 80051e4:	0211      	lsls	r1, r2, #8
 80051e6:	687a      	ldr	r2, [r7, #4]
 80051e8:	68d2      	ldr	r2, [r2, #12]
 80051ea:	0912      	lsrs	r2, r2, #4
 80051ec:	0452      	lsls	r2, r2, #17
 80051ee:	430a      	orrs	r2, r1
 80051f0:	491f      	ldr	r1, [pc, #124]	; (8005270 <RCCEx_PLLSAI2_Config+0x1b8>)
 80051f2:	4313      	orrs	r3, r2
 80051f4:	614b      	str	r3, [r1, #20]
 80051f6:	e011      	b.n	800521c <RCCEx_PLLSAI2_Config+0x164>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2R | RCC_PLLSAI2CFGR_PLLSAI2M,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
 80051f8:	4b1d      	ldr	r3, [pc, #116]	; (8005270 <RCCEx_PLLSAI2_Config+0x1b8>)
 80051fa:	695b      	ldr	r3, [r3, #20]
 80051fc:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8005200:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005204:	687a      	ldr	r2, [r7, #4]
 8005206:	6892      	ldr	r2, [r2, #8]
 8005208:	0211      	lsls	r1, r2, #8
 800520a:	687a      	ldr	r2, [r7, #4]
 800520c:	6912      	ldr	r2, [r2, #16]
 800520e:	0852      	lsrs	r2, r2, #1
 8005210:	3a01      	subs	r2, #1
 8005212:	0652      	lsls	r2, r2, #25
 8005214:	430a      	orrs	r2, r1
 8005216:	4916      	ldr	r1, [pc, #88]	; (8005270 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005218:	4313      	orrs	r3, r2
 800521a:	614b      	str	r3, [r1, #20]
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2R,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

 800521c:	4b14      	ldr	r3, [pc, #80]	; (8005270 <RCCEx_PLLSAI2_Config+0x1b8>)
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	4a13      	ldr	r2, [pc, #76]	; (8005270 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005222:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005226:	6013      	str	r3, [r2, #0]
      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();

 8005228:	f7fc ff08 	bl	800203c <HAL_GetTick>
 800522c:	60b8      	str	r0, [r7, #8]
      /* Get Start Tick*/
      tickstart = HAL_GetTick();

 800522e:	e009      	b.n	8005244 <RCCEx_PLLSAI2_Config+0x18c>
      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005230:	f7fc ff04 	bl	800203c <HAL_GetTick>
 8005234:	4602      	mov	r2, r0
 8005236:	68bb      	ldr	r3, [r7, #8]
 8005238:	1ad3      	subs	r3, r2, r3
 800523a:	2b02      	cmp	r3, #2
 800523c:	d902      	bls.n	8005244 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800523e:	2303      	movs	r3, #3
 8005240:	73fb      	strb	r3, [r7, #15]
        {
 8005242:	e005      	b.n	8005250 <RCCEx_PLLSAI2_Config+0x198>

 8005244:	4b0a      	ldr	r3, [pc, #40]	; (8005270 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800524c:	2b00      	cmp	r3, #0
 800524e:	d0ef      	beq.n	8005230 <RCCEx_PLLSAI2_Config+0x178>
          status = HAL_TIMEOUT;
          break;
        }
      }
 8005250:	7bfb      	ldrb	r3, [r7, #15]
 8005252:	2b00      	cmp	r3, #0
 8005254:	d106      	bne.n	8005264 <RCCEx_PLLSAI2_Config+0x1ac>

      if(status == HAL_OK)
      {
 8005256:	4b06      	ldr	r3, [pc, #24]	; (8005270 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005258:	695a      	ldr	r2, [r3, #20]
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	695b      	ldr	r3, [r3, #20]
 800525e:	4904      	ldr	r1, [pc, #16]	; (8005270 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005260:	4313      	orrs	r3, r2
 8005262:	614b      	str	r3, [r1, #20]
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
      }
    }
  }
 8005264:	7bfb      	ldrb	r3, [r7, #15]

 8005266:	4618      	mov	r0, r3
 8005268:	3710      	adds	r7, #16
 800526a:	46bd      	mov	sp, r7
 800526c:	bd80      	pop	{r7, pc}
 800526e:	bf00      	nop
 8005270:	40021000 	.word	0x40021000

08005274 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005274:	b580      	push	{r7, lr}
 8005276:	b084      	sub	sp, #16
 8005278:	af00      	add	r7, sp, #0
 800527a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800527c:	2301      	movs	r3, #1
 800527e:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2b00      	cmp	r3, #0
 8005284:	d06c      	beq.n	8005360 <HAL_RTC_Init+0xec>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800528c:	b2db      	uxtb	r3, r3
 800528e:	2b00      	cmp	r3, #0
 8005290:	d106      	bne.n	80052a0 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	2200      	movs	r2, #0
 8005296:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800529a:	6878      	ldr	r0, [r7, #4]
 800529c:	f7fc fb1c 	bl	80018d8 <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2202      	movs	r2, #2
 80052a4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	22ca      	movs	r2, #202	; 0xca
 80052ae:	625a      	str	r2, [r3, #36]	; 0x24
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	2253      	movs	r2, #83	; 0x53
 80052b6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 80052b8:	6878      	ldr	r0, [r7, #4]
 80052ba:	f000 fa49 	bl	8005750 <RTC_EnterInitMode>
 80052be:	4603      	mov	r3, r0
 80052c0:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 80052c2:	7bfb      	ldrb	r3, [r7, #15]
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d14b      	bne.n	8005360 <HAL_RTC_Init+0xec>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
      /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	689b      	ldr	r3, [r3, #8]
 80052ce:	687a      	ldr	r2, [r7, #4]
 80052d0:	6812      	ldr	r2, [r2, #0]
 80052d2:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80052d6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80052da:	6093      	str	r3, [r2, #8]
#endif
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	6899      	ldr	r1, [r3, #8]
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	685a      	ldr	r2, [r3, #4]
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	691b      	ldr	r3, [r3, #16]
 80052ea:	431a      	orrs	r2, r3
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	699b      	ldr	r3, [r3, #24]
 80052f0:	431a      	orrs	r2, r3
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	430a      	orrs	r2, r1
 80052f8:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	687a      	ldr	r2, [r7, #4]
 8005300:	68d2      	ldr	r2, [r2, #12]
 8005302:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	6919      	ldr	r1, [r3, #16]
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	689b      	ldr	r3, [r3, #8]
 800530e:	041a      	lsls	r2, r3, #16
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	430a      	orrs	r2, r1
 8005316:	611a      	str	r2, [r3, #16]
      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8005318:	6878      	ldr	r0, [r7, #4]
 800531a:	f000 fa4d 	bl	80057b8 <RTC_ExitInitMode>
 800531e:	4603      	mov	r3, r0
 8005320:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8005322:	7bfb      	ldrb	r3, [r7, #15]
 8005324:	2b00      	cmp	r3, #0
 8005326:	d11b      	bne.n	8005360 <HAL_RTC_Init+0xec>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	f022 0203 	bic.w	r2, r2, #3
 8005336:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	69da      	ldr	r2, [r3, #28]
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	695b      	ldr	r3, [r3, #20]
 8005346:	431a      	orrs	r2, r3
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	430a      	orrs	r2, r1
 800534e:	64da      	str	r2, [r3, #76]	; 0x4c
#endif

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	22ff      	movs	r2, #255	; 0xff
 8005356:	625a      	str	r2, [r3, #36]	; 0x24

          hrtc->State = HAL_RTC_STATE_READY;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2201      	movs	r2, #1
 800535c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      }
    }
  }

  return status;
 8005360:	7bfb      	ldrb	r3, [r7, #15]
}
 8005362:	4618      	mov	r0, r3
 8005364:	3710      	adds	r7, #16
 8005366:	46bd      	mov	sp, r7
 8005368:	bd80      	pop	{r7, pc}

0800536a <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800536a:	b590      	push	{r4, r7, lr}
 800536c:	b087      	sub	sp, #28
 800536e:	af00      	add	r7, sp, #0
 8005370:	60f8      	str	r0, [r7, #12]
 8005372:	60b9      	str	r1, [r7, #8]
 8005374:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	f893 3020 	ldrb.w	r3, [r3, #32]
 800537c:	2b01      	cmp	r3, #1
 800537e:	d101      	bne.n	8005384 <HAL_RTC_SetTime+0x1a>
 8005380:	2302      	movs	r3, #2
 8005382:	e08b      	b.n	800549c <HAL_RTC_SetTime+0x132>
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	2201      	movs	r2, #1
 8005388:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	2202      	movs	r2, #2
 8005390:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	22ca      	movs	r2, #202	; 0xca
 800539a:	625a      	str	r2, [r3, #36]	; 0x24
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	2253      	movs	r2, #83	; 0x53
 80053a2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80053a4:	68f8      	ldr	r0, [r7, #12]
 80053a6:	f000 f9d3 	bl	8005750 <RTC_EnterInitMode>
 80053aa:	4603      	mov	r3, r0
 80053ac:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 80053ae:	7cfb      	ldrb	r3, [r7, #19]
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d163      	bne.n	800547c <HAL_RTC_SetTime+0x112>
  {
    if (Format == RTC_FORMAT_BIN)
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d126      	bne.n	8005408 <HAL_RTC_SetTime+0x9e>
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	689b      	ldr	r3, [r3, #8]
 80053c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d102      	bne.n	80053ce <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 80053c8:	68bb      	ldr	r3, [r7, #8]
 80053ca:	2200      	movs	r2, #0
 80053cc:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80053ce:	68bb      	ldr	r3, [r7, #8]
 80053d0:	781b      	ldrb	r3, [r3, #0]
 80053d2:	4618      	mov	r0, r3
 80053d4:	f000 fa2e 	bl	8005834 <RTC_ByteToBcd2>
 80053d8:	4603      	mov	r3, r0
 80053da:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80053dc:	68bb      	ldr	r3, [r7, #8]
 80053de:	785b      	ldrb	r3, [r3, #1]
 80053e0:	4618      	mov	r0, r3
 80053e2:	f000 fa27 	bl	8005834 <RTC_ByteToBcd2>
 80053e6:	4603      	mov	r3, r0
 80053e8:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80053ea:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 80053ec:	68bb      	ldr	r3, [r7, #8]
 80053ee:	789b      	ldrb	r3, [r3, #2]
 80053f0:	4618      	mov	r0, r3
 80053f2:	f000 fa1f 	bl	8005834 <RTC_ByteToBcd2>
 80053f6:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80053f8:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 80053fc:	68bb      	ldr	r3, [r7, #8]
 80053fe:	78db      	ldrb	r3, [r3, #3]
 8005400:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005402:	4313      	orrs	r3, r2
 8005404:	617b      	str	r3, [r7, #20]
 8005406:	e018      	b.n	800543a <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	689b      	ldr	r3, [r3, #8]
 800540e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005412:	2b00      	cmp	r3, #0
 8005414:	d102      	bne.n	800541c <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8005416:	68bb      	ldr	r3, [r7, #8]
 8005418:	2200      	movs	r2, #0
 800541a:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800541c:	68bb      	ldr	r3, [r7, #8]
 800541e:	781b      	ldrb	r3, [r3, #0]
 8005420:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005422:	68bb      	ldr	r3, [r7, #8]
 8005424:	785b      	ldrb	r3, [r3, #1]
 8005426:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005428:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 800542a:	68ba      	ldr	r2, [r7, #8]
 800542c:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800542e:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8005430:	68bb      	ldr	r3, [r7, #8]
 8005432:	78db      	ldrb	r3, [r3, #3]
 8005434:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005436:	4313      	orrs	r3, r2
 8005438:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	681a      	ldr	r2, [r3, #0]
 800543e:	697b      	ldr	r3, [r7, #20]
 8005440:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8005444:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8005448:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	689a      	ldr	r2, [r3, #8]
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005458:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	6899      	ldr	r1, [r3, #8]
 8005460:	68bb      	ldr	r3, [r7, #8]
 8005462:	68da      	ldr	r2, [r3, #12]
 8005464:	68bb      	ldr	r3, [r7, #8]
 8005466:	691b      	ldr	r3, [r3, #16]
 8005468:	431a      	orrs	r2, r3
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	430a      	orrs	r2, r1
 8005470:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005472:	68f8      	ldr	r0, [r7, #12]
 8005474:	f000 f9a0 	bl	80057b8 <RTC_ExitInitMode>
 8005478:	4603      	mov	r3, r0
 800547a:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	22ff      	movs	r2, #255	; 0xff
 8005482:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8005484:	7cfb      	ldrb	r3, [r7, #19]
 8005486:	2b00      	cmp	r3, #0
 8005488:	d103      	bne.n	8005492 <HAL_RTC_SetTime+0x128>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	2201      	movs	r2, #1
 800548e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	2200      	movs	r2, #0
 8005496:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 800549a:	7cfb      	ldrb	r3, [r7, #19]
}
 800549c:	4618      	mov	r0, r3
 800549e:	371c      	adds	r7, #28
 80054a0:	46bd      	mov	sp, r7
 80054a2:	bd90      	pop	{r4, r7, pc}

080054a4 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80054a4:	b580      	push	{r7, lr}
 80054a6:	b086      	sub	sp, #24
 80054a8:	af00      	add	r7, sp, #0
 80054aa:	60f8      	str	r0, [r7, #12]
 80054ac:	60b9      	str	r1, [r7, #8]
 80054ae:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80054b6:	68bb      	ldr	r3, [r7, #8]
 80054b8:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	691b      	ldr	r3, [r3, #16]
 80054c0:	f3c3 020e 	ubfx	r2, r3, #0, #15
 80054c4:	68bb      	ldr	r3, [r7, #8]
 80054c6:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80054d2:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80054d6:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 80054d8:	697b      	ldr	r3, [r7, #20]
 80054da:	0c1b      	lsrs	r3, r3, #16
 80054dc:	b2db      	uxtb	r3, r3
 80054de:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80054e2:	b2da      	uxtb	r2, r3
 80054e4:	68bb      	ldr	r3, [r7, #8]
 80054e6:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 80054e8:	697b      	ldr	r3, [r7, #20]
 80054ea:	0a1b      	lsrs	r3, r3, #8
 80054ec:	b2db      	uxtb	r3, r3
 80054ee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80054f2:	b2da      	uxtb	r2, r3
 80054f4:	68bb      	ldr	r3, [r7, #8]
 80054f6:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 80054f8:	697b      	ldr	r3, [r7, #20]
 80054fa:	b2db      	uxtb	r3, r3
 80054fc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005500:	b2da      	uxtb	r2, r3
 8005502:	68bb      	ldr	r3, [r7, #8]
 8005504:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 8005506:	697b      	ldr	r3, [r7, #20]
 8005508:	0d9b      	lsrs	r3, r3, #22
 800550a:	b2db      	uxtb	r3, r3
 800550c:	f003 0301 	and.w	r3, r3, #1
 8005510:	b2da      	uxtb	r2, r3
 8005512:	68bb      	ldr	r3, [r7, #8]
 8005514:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	2b00      	cmp	r3, #0
 800551a:	d11a      	bne.n	8005552 <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800551c:	68bb      	ldr	r3, [r7, #8]
 800551e:	781b      	ldrb	r3, [r3, #0]
 8005520:	4618      	mov	r0, r3
 8005522:	f000 f9a7 	bl	8005874 <RTC_Bcd2ToByte>
 8005526:	4603      	mov	r3, r0
 8005528:	461a      	mov	r2, r3
 800552a:	68bb      	ldr	r3, [r7, #8]
 800552c:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800552e:	68bb      	ldr	r3, [r7, #8]
 8005530:	785b      	ldrb	r3, [r3, #1]
 8005532:	4618      	mov	r0, r3
 8005534:	f000 f99e 	bl	8005874 <RTC_Bcd2ToByte>
 8005538:	4603      	mov	r3, r0
 800553a:	461a      	mov	r2, r3
 800553c:	68bb      	ldr	r3, [r7, #8]
 800553e:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8005540:	68bb      	ldr	r3, [r7, #8]
 8005542:	789b      	ldrb	r3, [r3, #2]
 8005544:	4618      	mov	r0, r3
 8005546:	f000 f995 	bl	8005874 <RTC_Bcd2ToByte>
 800554a:	4603      	mov	r3, r0
 800554c:	461a      	mov	r2, r3
 800554e:	68bb      	ldr	r3, [r7, #8]
 8005550:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8005552:	2300      	movs	r3, #0
}
 8005554:	4618      	mov	r0, r3
 8005556:	3718      	adds	r7, #24
 8005558:	46bd      	mov	sp, r7
 800555a:	bd80      	pop	{r7, pc}

0800555c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800555c:	b590      	push	{r4, r7, lr}
 800555e:	b087      	sub	sp, #28
 8005560:	af00      	add	r7, sp, #0
 8005562:	60f8      	str	r0, [r7, #12]
 8005564:	60b9      	str	r1, [r7, #8]
 8005566:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800556e:	2b01      	cmp	r3, #1
 8005570:	d101      	bne.n	8005576 <HAL_RTC_SetDate+0x1a>
 8005572:	2302      	movs	r3, #2
 8005574:	e075      	b.n	8005662 <HAL_RTC_SetDate+0x106>
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	2201      	movs	r2, #1
 800557a:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	2202      	movs	r2, #2
 8005582:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	2b00      	cmp	r3, #0
 800558a:	d10e      	bne.n	80055aa <HAL_RTC_SetDate+0x4e>
 800558c:	68bb      	ldr	r3, [r7, #8]
 800558e:	785b      	ldrb	r3, [r3, #1]
 8005590:	f003 0310 	and.w	r3, r3, #16
 8005594:	2b00      	cmp	r3, #0
 8005596:	d008      	beq.n	80055aa <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8005598:	68bb      	ldr	r3, [r7, #8]
 800559a:	785b      	ldrb	r3, [r3, #1]
 800559c:	f023 0310 	bic.w	r3, r3, #16
 80055a0:	b2db      	uxtb	r3, r3
 80055a2:	330a      	adds	r3, #10
 80055a4:	b2da      	uxtb	r2, r3
 80055a6:	68bb      	ldr	r3, [r7, #8]
 80055a8:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d11c      	bne.n	80055ea <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 80055b0:	68bb      	ldr	r3, [r7, #8]
 80055b2:	78db      	ldrb	r3, [r3, #3]
 80055b4:	4618      	mov	r0, r3
 80055b6:	f000 f93d 	bl	8005834 <RTC_ByteToBcd2>
 80055ba:	4603      	mov	r3, r0
 80055bc:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80055be:	68bb      	ldr	r3, [r7, #8]
 80055c0:	785b      	ldrb	r3, [r3, #1]
 80055c2:	4618      	mov	r0, r3
 80055c4:	f000 f936 	bl	8005834 <RTC_ByteToBcd2>
 80055c8:	4603      	mov	r3, r0
 80055ca:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 80055cc:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 80055ce:	68bb      	ldr	r3, [r7, #8]
 80055d0:	789b      	ldrb	r3, [r3, #2]
 80055d2:	4618      	mov	r0, r3
 80055d4:	f000 f92e 	bl	8005834 <RTC_ByteToBcd2>
 80055d8:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80055da:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 80055de:	68bb      	ldr	r3, [r7, #8]
 80055e0:	781b      	ldrb	r3, [r3, #0]
 80055e2:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 80055e4:	4313      	orrs	r3, r2
 80055e6:	617b      	str	r3, [r7, #20]
 80055e8:	e00e      	b.n	8005608 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80055ea:	68bb      	ldr	r3, [r7, #8]
 80055ec:	78db      	ldrb	r3, [r3, #3]
 80055ee:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 80055f0:	68bb      	ldr	r3, [r7, #8]
 80055f2:	785b      	ldrb	r3, [r3, #1]
 80055f4:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80055f6:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 80055f8:	68ba      	ldr	r2, [r7, #8]
 80055fa:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 80055fc:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80055fe:	68bb      	ldr	r3, [r7, #8]
 8005600:	781b      	ldrb	r3, [r3, #0]
 8005602:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8005604:	4313      	orrs	r3, r2
 8005606:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	22ca      	movs	r2, #202	; 0xca
 800560e:	625a      	str	r2, [r3, #36]	; 0x24
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	2253      	movs	r2, #83	; 0x53
 8005616:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005618:	68f8      	ldr	r0, [r7, #12]
 800561a:	f000 f899 	bl	8005750 <RTC_EnterInitMode>
 800561e:	4603      	mov	r3, r0
 8005620:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8005622:	7cfb      	ldrb	r3, [r7, #19]
 8005624:	2b00      	cmp	r3, #0
 8005626:	d10c      	bne.n	8005642 <HAL_RTC_SetDate+0xe6>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	681a      	ldr	r2, [r3, #0]
 800562c:	697b      	ldr	r3, [r7, #20]
 800562e:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8005632:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8005636:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005638:	68f8      	ldr	r0, [r7, #12]
 800563a:	f000 f8bd 	bl	80057b8 <RTC_ExitInitMode>
 800563e:	4603      	mov	r3, r0
 8005640:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	22ff      	movs	r2, #255	; 0xff
 8005648:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 800564a:	7cfb      	ldrb	r3, [r7, #19]
 800564c:	2b00      	cmp	r3, #0
 800564e:	d103      	bne.n	8005658 <HAL_RTC_SetDate+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	2201      	movs	r2, #1
 8005654:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	2200      	movs	r2, #0
 800565c:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8005660:	7cfb      	ldrb	r3, [r7, #19]
}
 8005662:	4618      	mov	r0, r3
 8005664:	371c      	adds	r7, #28
 8005666:	46bd      	mov	sp, r7
 8005668:	bd90      	pop	{r4, r7, pc}

0800566a <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800566a:	b580      	push	{r7, lr}
 800566c:	b086      	sub	sp, #24
 800566e:	af00      	add	r7, sp, #0
 8005670:	60f8      	str	r0, [r7, #12]
 8005672:	60b9      	str	r1, [r7, #8]
 8005674:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	685b      	ldr	r3, [r3, #4]
 800567c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8005680:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8005684:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8005686:	697b      	ldr	r3, [r7, #20]
 8005688:	0c1b      	lsrs	r3, r3, #16
 800568a:	b2da      	uxtb	r2, r3
 800568c:	68bb      	ldr	r3, [r7, #8]
 800568e:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8005690:	697b      	ldr	r3, [r7, #20]
 8005692:	0a1b      	lsrs	r3, r3, #8
 8005694:	b2db      	uxtb	r3, r3
 8005696:	f003 031f 	and.w	r3, r3, #31
 800569a:	b2da      	uxtb	r2, r3
 800569c:	68bb      	ldr	r3, [r7, #8]
 800569e:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 80056a0:	697b      	ldr	r3, [r7, #20]
 80056a2:	b2db      	uxtb	r3, r3
 80056a4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80056a8:	b2da      	uxtb	r2, r3
 80056aa:	68bb      	ldr	r3, [r7, #8]
 80056ac:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 80056ae:	697b      	ldr	r3, [r7, #20]
 80056b0:	0b5b      	lsrs	r3, r3, #13
 80056b2:	b2db      	uxtb	r3, r3
 80056b4:	f003 0307 	and.w	r3, r3, #7
 80056b8:	b2da      	uxtb	r2, r3
 80056ba:	68bb      	ldr	r3, [r7, #8]
 80056bc:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d11a      	bne.n	80056fa <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80056c4:	68bb      	ldr	r3, [r7, #8]
 80056c6:	78db      	ldrb	r3, [r3, #3]
 80056c8:	4618      	mov	r0, r3
 80056ca:	f000 f8d3 	bl	8005874 <RTC_Bcd2ToByte>
 80056ce:	4603      	mov	r3, r0
 80056d0:	461a      	mov	r2, r3
 80056d2:	68bb      	ldr	r3, [r7, #8]
 80056d4:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 80056d6:	68bb      	ldr	r3, [r7, #8]
 80056d8:	785b      	ldrb	r3, [r3, #1]
 80056da:	4618      	mov	r0, r3
 80056dc:	f000 f8ca 	bl	8005874 <RTC_Bcd2ToByte>
 80056e0:	4603      	mov	r3, r0
 80056e2:	461a      	mov	r2, r3
 80056e4:	68bb      	ldr	r3, [r7, #8]
 80056e6:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80056e8:	68bb      	ldr	r3, [r7, #8]
 80056ea:	789b      	ldrb	r3, [r3, #2]
 80056ec:	4618      	mov	r0, r3
 80056ee:	f000 f8c1 	bl	8005874 <RTC_Bcd2ToByte>
 80056f2:	4603      	mov	r3, r0
 80056f4:	461a      	mov	r2, r3
 80056f6:	68bb      	ldr	r3, [r7, #8]
 80056f8:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80056fa:	2300      	movs	r3, #0
}
 80056fc:	4618      	mov	r0, r3
 80056fe:	3718      	adds	r7, #24
 8005700:	46bd      	mov	sp, r7
 8005702:	bd80      	pop	{r7, pc}

08005704 <HAL_RTC_WaitForSynchro>:
  * @note   To read the calendar through the shadow registers after Calendar
  *         initialization, calendar update or after wakeup from low power modes
  *         the software must first clear the RSF flag.
  *         The software must then wait until it is set again before reading
  *         the calendar, which means that the calendar registers have been
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
 8005704:	b580      	push	{r7, lr}
 8005706:	b084      	sub	sp, #16
 8005708:	af00      	add	r7, sp, #0
 800570a:	6078      	str	r0, [r7, #4]
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
  uint32_t tickstart;

 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	68da      	ldr	r2, [r3, #12]
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800571a:	60da      	str	r2, [r3, #12]
  /* Clear RSF flag */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
 800571c:	f7fc fc8e 	bl	800203c <HAL_GetTick>
 8005720:	60f8      	str	r0, [r7, #12]
#else
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
#endif

  tickstart = HAL_GetTick();

 8005722:	e009      	b.n	8005738 <HAL_RTC_WaitForSynchro+0x34>
  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8005724:	f7fc fc8a 	bl	800203c <HAL_GetTick>
 8005728:	4602      	mov	r2, r0
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	1ad3      	subs	r3, r2, r3
 800572e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005732:	d901      	bls.n	8005738 <HAL_RTC_WaitForSynchro+0x34>
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005734:	2303      	movs	r3, #3
 8005736:	e007      	b.n	8005748 <HAL_RTC_WaitForSynchro+0x44>

 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	68db      	ldr	r3, [r3, #12]
 800573e:	f003 0320 	and.w	r3, r3, #32
 8005742:	2b00      	cmp	r3, #0
 8005744:	d0ee      	beq.n	8005724 <HAL_RTC_WaitForSynchro+0x20>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
    {
 8005746:	2300      	movs	r3, #0
      return HAL_TIMEOUT;
 8005748:	4618      	mov	r0, r3
 800574a:	3710      	adds	r7, #16
 800574c:	46bd      	mov	sp, r7
 800574e:	bd80      	pop	{r7, pc}

08005750 <RTC_EnterInitMode>:
  * @{
  */
/**
  * @brief  Enter the RTC Initialization mode.
  * @note   The RTC Initialization mode is write protected, use the
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
 8005750:	b580      	push	{r7, lr}
 8005752:	b084      	sub	sp, #16
 8005754:	af00      	add	r7, sp, #0
 8005756:	6078      	str	r0, [r7, #4]
  * @param  hrtc RTC handle
  * @retval HAL status
 8005758:	2300      	movs	r3, #0
 800575a:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
      {
        status = HAL_TIMEOUT;
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	68db      	ldr	r3, [r3, #12]
 8005762:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005766:	2b00      	cmp	r3, #0
 8005768:	d120      	bne.n	80057ac <RTC_EnterInitMode+0x5c>
      }
    }
  }
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f04f 32ff 	mov.w	r2, #4294967295
 8005772:	60da      	str	r2, [r3, #12]
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8005774:	f7fc fc62 	bl	800203c <HAL_GetTick>
 8005778:	60b8      	str	r0, [r7, #8]
  {
    /* Set the Initialization mode */
 800577a:	e00d      	b.n	8005798 <RTC_EnterInitMode+0x48>
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;

 800577c:	f7fc fc5e 	bl	800203c <HAL_GetTick>
 8005780:	4602      	mov	r2, r0
 8005782:	68bb      	ldr	r3, [r7, #8]
 8005784:	1ad3      	subs	r3, r2, r3
 8005786:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800578a:	d905      	bls.n	8005798 <RTC_EnterInitMode+0x48>
    tickstart = HAL_GetTick();
    /* Wait till RTC is in INIT state and if Time out is reached exit */
 800578c:	2303      	movs	r3, #3
 800578e:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	2203      	movs	r2, #3
 8005794:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    /* Set the Initialization mode */
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	68db      	ldr	r3, [r3, #12]
 800579e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d102      	bne.n	80057ac <RTC_EnterInitMode+0x5c>
 80057a6:	7bfb      	ldrb	r3, [r7, #15]
 80057a8:	2b03      	cmp	r3, #3
 80057aa:	d1e7      	bne.n	800577c <RTC_EnterInitMode+0x2c>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
      {
        status = HAL_TIMEOUT;
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
 80057ac:	7bfb      	ldrb	r3, [r7, #15]
    }
 80057ae:	4618      	mov	r0, r3
 80057b0:	3710      	adds	r7, #16
 80057b2:	46bd      	mov	sp, r7
 80057b4:	bd80      	pop	{r7, pc}
	...

080057b8 <RTC_ExitInitMode>:

  return status;
}

/**
  * @brief  Exit the RTC Initialization mode.
 80057b8:	b580      	push	{r7, lr}
 80057ba:	b084      	sub	sp, #16
 80057bc:	af00      	add	r7, sp, #0
 80057be:	6078      	str	r0, [r7, #4]
  * @param  hrtc RTC handle
 80057c0:	2300      	movs	r3, #0
 80057c2:	73fb      	strb	r3, [r7, #15]
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
  HAL_StatusTypeDef status = HAL_OK;

  /* Exit Initialization mode */
 80057c4:	4b1a      	ldr	r3, [pc, #104]	; (8005830 <RTC_ExitInitMode+0x78>)
 80057c6:	68db      	ldr	r3, [r3, #12]
 80057c8:	4a19      	ldr	r2, [pc, #100]	; (8005830 <RTC_ExitInitMode+0x78>)
 80057ca:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80057ce:	60d3      	str	r3, [r2, #12]
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
 80057d0:	4b17      	ldr	r3, [pc, #92]	; (8005830 <RTC_ExitInitMode+0x78>)
 80057d2:	689b      	ldr	r3, [r3, #8]
 80057d4:	f003 0320 	and.w	r3, r3, #32
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d10c      	bne.n	80057f6 <RTC_ExitInitMode+0x3e>
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
#endif
 80057dc:	6878      	ldr	r0, [r7, #4]
 80057de:	f7ff ff91 	bl	8005704 <HAL_RTC_WaitForSynchro>
 80057e2:	4603      	mov	r3, r0
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d01e      	beq.n	8005826 <RTC_ExitInitMode+0x6e>

  /* If CR_BYPSHAD bit = 0, wait for synchro */
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	2203      	movs	r2, #3
 80057ec:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 80057f0:	2303      	movs	r3, #3
 80057f2:	73fb      	strb	r3, [r7, #15]
 80057f4:	e017      	b.n	8005826 <RTC_ExitInitMode+0x6e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
      status = HAL_TIMEOUT;
    }
 80057f6:	4b0e      	ldr	r3, [pc, #56]	; (8005830 <RTC_ExitInitMode+0x78>)
 80057f8:	689b      	ldr	r3, [r3, #8]
 80057fa:	4a0d      	ldr	r2, [pc, #52]	; (8005830 <RTC_ExitInitMode+0x78>)
 80057fc:	f023 0320 	bic.w	r3, r3, #32
 8005800:	6093      	str	r3, [r2, #8]
  }
 8005802:	6878      	ldr	r0, [r7, #4]
 8005804:	f7ff ff7e 	bl	8005704 <HAL_RTC_WaitForSynchro>
 8005808:	4603      	mov	r3, r0
 800580a:	2b00      	cmp	r3, #0
 800580c:	d005      	beq.n	800581a <RTC_ExitInitMode+0x62>
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	2203      	movs	r2, #3
 8005812:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    /* Clear BYPSHAD bit */
 8005816:	2303      	movs	r3, #3
 8005818:	73fb      	strb	r3, [r7, #15]
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
    {
 800581a:	4b05      	ldr	r3, [pc, #20]	; (8005830 <RTC_ExitInitMode+0x78>)
 800581c:	689b      	ldr	r3, [r3, #8]
 800581e:	4a04      	ldr	r2, [pc, #16]	; (8005830 <RTC_ExitInitMode+0x78>)
 8005820:	f043 0320 	orr.w	r3, r3, #32
 8005824:	6093      	str	r3, [r2, #8]
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
      status = HAL_TIMEOUT;
    }
 8005826:	7bfb      	ldrb	r3, [r7, #15]
    /* Restore BYPSHAD bit */
 8005828:	4618      	mov	r0, r3
 800582a:	3710      	adds	r7, #16
 800582c:	46bd      	mov	sp, r7
 800582e:	bd80      	pop	{r7, pc}
 8005830:	40002800 	.word	0x40002800

08005834 <RTC_ByteToBcd2>:
}



/**
  * @brief  Convert a 2 digit decimal to BCD format.
 8005834:	b480      	push	{r7}
 8005836:	b085      	sub	sp, #20
 8005838:	af00      	add	r7, sp, #0
 800583a:	4603      	mov	r3, r0
 800583c:	71fb      	strb	r3, [r7, #7]
  * @param  Value Byte to be converted
 800583e:	2300      	movs	r3, #0
 8005840:	60fb      	str	r3, [r7, #12]
  * @retval Converted byte
 8005842:	79fb      	ldrb	r3, [r7, #7]
 8005844:	72fb      	strb	r3, [r7, #11]
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
 8005846:	e005      	b.n	8005854 <RTC_ByteToBcd2+0x20>
{
  uint32_t bcdhigh = 0U;
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	3301      	adds	r3, #1
 800584c:	60fb      	str	r3, [r7, #12]
  uint8_t temp = Value;
 800584e:	7afb      	ldrb	r3, [r7, #11]
 8005850:	3b0a      	subs	r3, #10
 8005852:	72fb      	strb	r3, [r7, #11]
uint8_t RTC_ByteToBcd2(uint8_t Value)
 8005854:	7afb      	ldrb	r3, [r7, #11]
 8005856:	2b09      	cmp	r3, #9
 8005858:	d8f6      	bhi.n	8005848 <RTC_ByteToBcd2+0x14>

  while (temp >= 10U)
  {
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	b2db      	uxtb	r3, r3
 800585e:	011b      	lsls	r3, r3, #4
 8005860:	b2da      	uxtb	r2, r3
 8005862:	7afb      	ldrb	r3, [r7, #11]
 8005864:	4313      	orrs	r3, r2
 8005866:	b2db      	uxtb	r3, r3
    bcdhigh++;
 8005868:	4618      	mov	r0, r3
 800586a:	3714      	adds	r7, #20
 800586c:	46bd      	mov	sp, r7
 800586e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005872:	4770      	bx	lr

08005874 <RTC_Bcd2ToByte>:

  return ((uint8_t)(bcdhigh << 4U) | temp);
}

/**
  * @brief  Convert from 2 digit BCD to Binary.
 8005874:	b480      	push	{r7}
 8005876:	b085      	sub	sp, #20
 8005878:	af00      	add	r7, sp, #0
 800587a:	4603      	mov	r3, r0
 800587c:	71fb      	strb	r3, [r7, #7]
  * @param  Value BCD value to be converted
  * @retval Converted word
 800587e:	79fb      	ldrb	r3, [r7, #7]
 8005880:	091b      	lsrs	r3, r3, #4
 8005882:	b2db      	uxtb	r3, r3
 8005884:	461a      	mov	r2, r3
 8005886:	0092      	lsls	r2, r2, #2
 8005888:	4413      	add	r3, r2
 800588a:	005b      	lsls	r3, r3, #1
 800588c:	73fb      	strb	r3, [r7, #15]
  */
 800588e:	79fb      	ldrb	r3, [r7, #7]
 8005890:	f003 030f 	and.w	r3, r3, #15
 8005894:	b2da      	uxtb	r2, r3
 8005896:	7bfb      	ldrb	r3, [r7, #15]
 8005898:	4413      	add	r3, r2
 800589a:	b2db      	uxtb	r3, r3
uint8_t RTC_Bcd2ToByte(uint8_t Value)
 800589c:	4618      	mov	r0, r3
 800589e:	3714      	adds	r7, #20
 80058a0:	46bd      	mov	sp, r7
 80058a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a6:	4770      	bx	lr

080058a8 <HAL_SPI_Init>:
  * @brief  Initialize the SPI according to the specified parameters
  *         in the SPI_InitTypeDef and initialize the associated handle.
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
 80058a8:	b580      	push	{r7, lr}
 80058aa:	b084      	sub	sp, #16
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	6078      	str	r0, [r7, #4]
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
  uint32_t frxth;

 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d101      	bne.n	80058ba <HAL_SPI_Init+0x12>
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80058b6:	2301      	movs	r3, #1
 80058b8:	e095      	b.n	80059e6 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d108      	bne.n	80058d4 <HAL_SPI_Init+0x2c>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	685b      	ldr	r3, [r3, #4]
 80058c6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80058ca:	d009      	beq.n	80058e0 <HAL_SPI_Init+0x38>
    if (hspi->Init.Mode == SPI_MODE_MASTER)
    {
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	2200      	movs	r2, #0
 80058d0:	61da      	str	r2, [r3, #28]
 80058d2:	e005      	b.n	80058e0 <HAL_SPI_Init+0x38>
    }
  }
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	2200      	movs	r2, #0
 80058d8:	611a      	str	r2, [r3, #16]
    /* Force polarity and phase to TI protocaol requirements */
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	2200      	movs	r2, #0
 80058de:	615a      	str	r2, [r3, #20]
  assert_param(IS_SPI_CRC_CALCULATION(hspi->Init.CRCCalculation));
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	2200      	movs	r2, #0
 80058e4:	629a      	str	r2, [r3, #40]	; 0x28
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
#endif /* USE_SPI_CRC */
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80058ec:	b2db      	uxtb	r3, r3
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d106      	bne.n	8005900 <HAL_SPI_Init+0x58>

  if (hspi->State == HAL_SPI_STATE_RESET)
  {
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	2200      	movs	r2, #0
 80058f6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
      hspi->MspInitCallback = HAL_SPI_MspInit; /* Legacy weak MspInit  */
    }

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
 80058fa:	6878      	ldr	r0, [r7, #4]
 80058fc:	f7fc f81e 	bl	800193c <HAL_SPI_MspInit>
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	2202      	movs	r2, #2
 8005904:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  hspi->State = HAL_SPI_STATE_BUSY;

 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	681a      	ldr	r2, [r3, #0]
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005916:	601a      	str	r2, [r3, #0]
  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);

 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	68db      	ldr	r3, [r3, #12]
 800591c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005920:	d902      	bls.n	8005928 <HAL_SPI_Init+0x80>
  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005922:	2300      	movs	r3, #0
 8005924:	60fb      	str	r3, [r7, #12]
 8005926:	e002      	b.n	800592e <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
  }
  else
 8005928:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800592c:	60fb      	str	r3, [r7, #12]
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
  }

 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	68db      	ldr	r3, [r3, #12]
 8005932:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8005936:	d007      	beq.n	8005948 <HAL_SPI_Init+0xa0>
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	68db      	ldr	r3, [r3, #12]
 800593c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005940:	d002      	beq.n	8005948 <HAL_SPI_Init+0xa0>
  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
  {
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	2200      	movs	r2, #0
 8005946:	629a      	str	r2, [r3, #40]	; 0x28
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	685b      	ldr	r3, [r3, #4]
 800594c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	689b      	ldr	r3, [r3, #8]
 8005954:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005958:	431a      	orrs	r2, r3
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	691b      	ldr	r3, [r3, #16]
 800595e:	f003 0302 	and.w	r3, r3, #2
 8005962:	431a      	orrs	r2, r3
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	695b      	ldr	r3, [r3, #20]
 8005968:	f003 0301 	and.w	r3, r3, #1
 800596c:	431a      	orrs	r2, r3
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	699b      	ldr	r3, [r3, #24]
 8005972:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005976:	431a      	orrs	r2, r3
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	69db      	ldr	r3, [r3, #28]
 800597c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005980:	431a      	orrs	r2, r3
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	6a1b      	ldr	r3, [r3, #32]
 8005986:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800598a:	ea42 0103 	orr.w	r1, r2, r3
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005992:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	430a      	orrs	r2, r1
 800599c:	601a      	str	r2, [r3, #0]
    {
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCL);
    }
  }
#endif /* USE_SPI_CRC */

 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	699b      	ldr	r3, [r3, #24]
 80059a2:	0c1b      	lsrs	r3, r3, #16
 80059a4:	f003 0204 	and.w	r2, r3, #4
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059ac:	f003 0310 	and.w	r3, r3, #16
 80059b0:	431a      	orrs	r2, r3
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80059b6:	f003 0308 	and.w	r3, r3, #8
 80059ba:	431a      	orrs	r2, r3
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	68db      	ldr	r3, [r3, #12]
 80059c0:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80059c4:	ea42 0103 	orr.w	r1, r2, r3
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	430a      	orrs	r2, r1
 80059d4:	605a      	str	r2, [r3, #4]
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	2200      	movs	r2, #0
 80059da:	661a      	str	r2, [r3, #96]	; 0x60

 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	2201      	movs	r2, #1
 80059e0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
  hspi->State     = HAL_SPI_STATE_READY;
 80059e4:	2300      	movs	r3, #0

 80059e6:	4618      	mov	r0, r3
 80059e8:	3710      	adds	r7, #16
 80059ea:	46bd      	mov	sp, r7
 80059ec:	bd80      	pop	{r7, pc}

080059ee <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80059ee:	b580      	push	{r7, lr}
 80059f0:	b082      	sub	sp, #8
 80059f2:	af00      	add	r7, sp, #0
 80059f4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d101      	bne.n	8005a00 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80059fc:	2301      	movs	r3, #1
 80059fe:	e049      	b.n	8005a94 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
  {
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a06:	b2db      	uxtb	r3, r3
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d106      	bne.n	8005a1a <HAL_TIM_Base_Init+0x2c>
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;

 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	2200      	movs	r2, #0
 8005a10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 8005a14:	6878      	ldr	r0, [r7, #4]
 8005a16:	f7fb ffd5 	bl	80019c4 <HAL_TIM_Base_MspInit>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	2202      	movs	r2, #2
 8005a1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);

 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681a      	ldr	r2, [r3, #0]
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	3304      	adds	r3, #4
 8005a2a:	4619      	mov	r1, r3
 8005a2c:	4610      	mov	r0, r2
 8005a2e:	f000 f9ed 	bl	8005e0c <TIM_Base_SetConfig>
  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;

 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	2201      	movs	r2, #1
 8005a36:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	2201      	movs	r2, #1
 8005a3e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	2201      	movs	r2, #1
 8005a46:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	2201      	movs	r2, #1
 8005a4e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	2201      	movs	r2, #1
 8005a56:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	2201      	movs	r2, #1
 8005a5e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	2201      	movs	r2, #1
 8005a66:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	2201      	movs	r2, #1
 8005a6e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	2201      	movs	r2, #1
 8005a76:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	2201      	movs	r2, #1
 8005a7e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	2201      	movs	r2, #1
 8005a86:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;

 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	2201      	movs	r2, #1
 8005a8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  return HAL_OK;
}
 8005a92:	2300      	movs	r3, #0

 8005a94:	4618      	mov	r0, r3
 8005a96:	3708      	adds	r7, #8
 8005a98:	46bd      	mov	sp, r7
 8005a9a:	bd80      	pop	{r7, pc}

08005a9c <HAL_TIM_Base_Start_IT>:
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
  uint32_t tmpsmcr;
 8005a9c:	b480      	push	{r7}
 8005a9e:	b085      	sub	sp, #20
 8005aa0:	af00      	add	r7, sp, #0
 8005aa2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
  {
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005aaa:	b2db      	uxtb	r3, r3
 8005aac:	2b01      	cmp	r3, #1
 8005aae:	d001      	beq.n	8005ab4 <HAL_TIM_Base_Start_IT+0x18>
    return HAL_ERROR;
  }
 8005ab0:	2301      	movs	r3, #1
 8005ab2:	e04f      	b.n	8005b54 <HAL_TIM_Base_Start_IT+0xb8>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	2202      	movs	r2, #2
 8005ab8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);

 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	68da      	ldr	r2, [r3, #12]
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f042 0201 	orr.w	r2, r2, #1
 8005aca:	60da      	str	r2, [r3, #12]
  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
  {
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	4a23      	ldr	r2, [pc, #140]	; (8005b60 <HAL_TIM_Base_Start_IT+0xc4>)
 8005ad2:	4293      	cmp	r3, r2
 8005ad4:	d01d      	beq.n	8005b12 <HAL_TIM_Base_Start_IT+0x76>
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ade:	d018      	beq.n	8005b12 <HAL_TIM_Base_Start_IT+0x76>
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	4a1f      	ldr	r2, [pc, #124]	; (8005b64 <HAL_TIM_Base_Start_IT+0xc8>)
 8005ae6:	4293      	cmp	r3, r2
 8005ae8:	d013      	beq.n	8005b12 <HAL_TIM_Base_Start_IT+0x76>
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	4a1e      	ldr	r2, [pc, #120]	; (8005b68 <HAL_TIM_Base_Start_IT+0xcc>)
 8005af0:	4293      	cmp	r3, r2
 8005af2:	d00e      	beq.n	8005b12 <HAL_TIM_Base_Start_IT+0x76>
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	4a1c      	ldr	r2, [pc, #112]	; (8005b6c <HAL_TIM_Base_Start_IT+0xd0>)
 8005afa:	4293      	cmp	r3, r2
 8005afc:	d009      	beq.n	8005b12 <HAL_TIM_Base_Start_IT+0x76>
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	4a1b      	ldr	r2, [pc, #108]	; (8005b70 <HAL_TIM_Base_Start_IT+0xd4>)
 8005b04:	4293      	cmp	r3, r2
 8005b06:	d004      	beq.n	8005b12 <HAL_TIM_Base_Start_IT+0x76>
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	4a19      	ldr	r2, [pc, #100]	; (8005b74 <HAL_TIM_Base_Start_IT+0xd8>)
 8005b0e:	4293      	cmp	r3, r2
 8005b10:	d115      	bne.n	8005b3e <HAL_TIM_Base_Start_IT+0xa2>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	689a      	ldr	r2, [r3, #8]
 8005b18:	4b17      	ldr	r3, [pc, #92]	; (8005b78 <HAL_TIM_Base_Start_IT+0xdc>)
 8005b1a:	4013      	ands	r3, r2
 8005b1c:	60fb      	str	r3, [r7, #12]
    {
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	2b06      	cmp	r3, #6
 8005b22:	d015      	beq.n	8005b50 <HAL_TIM_Base_Start_IT+0xb4>
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005b2a:	d011      	beq.n	8005b50 <HAL_TIM_Base_Start_IT+0xb4>
      __HAL_TIM_ENABLE(htim);
    }
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	681a      	ldr	r2, [r3, #0]
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	f042 0201 	orr.w	r2, r2, #1
 8005b3a:	601a      	str	r2, [r3, #0]
    {
 8005b3c:	e008      	b.n	8005b50 <HAL_TIM_Base_Start_IT+0xb4>
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
  }
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	681a      	ldr	r2, [r3, #0]
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	f042 0201 	orr.w	r2, r2, #1
 8005b4c:	601a      	str	r2, [r3, #0]
 8005b4e:	e000      	b.n	8005b52 <HAL_TIM_Base_Start_IT+0xb6>
    {
 8005b50:	bf00      	nop

  /* Return function status */
  return HAL_OK;
}
 8005b52:	2300      	movs	r3, #0

 8005b54:	4618      	mov	r0, r3
 8005b56:	3714      	adds	r7, #20
 8005b58:	46bd      	mov	sp, r7
 8005b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5e:	4770      	bx	lr
 8005b60:	40012c00 	.word	0x40012c00
 8005b64:	40000400 	.word	0x40000400
 8005b68:	40000800 	.word	0x40000800
 8005b6c:	40000c00 	.word	0x40000c00
 8005b70:	40013400 	.word	0x40013400
 8005b74:	40014000 	.word	0x40014000
 8005b78:	00010007 	.word	0x00010007

08005b7c <HAL_TIM_IRQHandler>:
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
    }
  }
 8005b7c:	b580      	push	{r7, lr}
 8005b7e:	b082      	sub	sp, #8
 8005b80:	af00      	add	r7, sp, #0
 8005b82:	6078      	str	r0, [r7, #4]
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	691b      	ldr	r3, [r3, #16]
 8005b8a:	f003 0302 	and.w	r3, r3, #2
 8005b8e:	2b02      	cmp	r3, #2
 8005b90:	d122      	bne.n	8005bd8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	68db      	ldr	r3, [r3, #12]
 8005b98:	f003 0302 	and.w	r3, r3, #2
 8005b9c:	2b02      	cmp	r3, #2
 8005b9e:	d11b      	bne.n	8005bd8 <HAL_TIM_IRQHandler+0x5c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	f06f 0202 	mvn.w	r2, #2
 8005ba8:	611a      	str	r2, [r3, #16]
      /* Input capture event */
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	2201      	movs	r2, #1
 8005bae:	771a      	strb	r2, [r3, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	699b      	ldr	r3, [r3, #24]
 8005bb6:	f003 0303 	and.w	r3, r3, #3
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d003      	beq.n	8005bc6 <HAL_TIM_IRQHandler+0x4a>
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
 8005bbe:	6878      	ldr	r0, [r7, #4]
 8005bc0:	f000 f905 	bl	8005dce <HAL_TIM_IC_CaptureCallback>
 8005bc4:	e005      	b.n	8005bd2 <HAL_TIM_IRQHandler+0x56>
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 8005bc6:	6878      	ldr	r0, [r7, #4]
 8005bc8:	f000 f8f7 	bl	8005dba <HAL_TIM_OC_DelayElapsedCallback>
      }
 8005bcc:	6878      	ldr	r0, [r7, #4]
 8005bce:	f000 f908 	bl	8005de2 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
    }
  }
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	2200      	movs	r2, #0
 8005bd6:	771a      	strb	r2, [r3, #28]
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
    {
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	691b      	ldr	r3, [r3, #16]
 8005bde:	f003 0304 	and.w	r3, r3, #4
 8005be2:	2b04      	cmp	r3, #4
 8005be4:	d122      	bne.n	8005c2c <HAL_TIM_IRQHandler+0xb0>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	68db      	ldr	r3, [r3, #12]
 8005bec:	f003 0304 	and.w	r3, r3, #4
 8005bf0:	2b04      	cmp	r3, #4
 8005bf2:	d11b      	bne.n	8005c2c <HAL_TIM_IRQHandler+0xb0>
      htim->PeriodElapsedCallback(htim);
#else
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	f06f 0204 	mvn.w	r2, #4
 8005bfc:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	2202      	movs	r2, #2
 8005c02:	771a      	strb	r2, [r3, #28]
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	699b      	ldr	r3, [r3, #24]
 8005c0a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d003      	beq.n	8005c1a <HAL_TIM_IRQHandler+0x9e>
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005c12:	6878      	ldr	r0, [r7, #4]
 8005c14:	f000 f8db 	bl	8005dce <HAL_TIM_IC_CaptureCallback>
 8005c18:	e005      	b.n	8005c26 <HAL_TIM_IRQHandler+0xaa>
#else
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
 8005c1a:	6878      	ldr	r0, [r7, #4]
 8005c1c:	f000 f8cd 	bl	8005dba <HAL_TIM_OC_DelayElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005c20:	6878      	ldr	r0, [r7, #4]
 8005c22:	f000 f8de 	bl	8005de2 <HAL_TIM_PWM_PulseFinishedCallback>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
    {
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	2200      	movs	r2, #0
 8005c2a:	771a      	strb	r2, [r3, #28]
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	691b      	ldr	r3, [r3, #16]
 8005c32:	f003 0308 	and.w	r3, r3, #8
 8005c36:	2b08      	cmp	r3, #8
 8005c38:	d122      	bne.n	8005c80 <HAL_TIM_IRQHandler+0x104>
      HAL_TIMEx_Break2Callback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	68db      	ldr	r3, [r3, #12]
 8005c40:	f003 0308 	and.w	r3, r3, #8
 8005c44:	2b08      	cmp	r3, #8
 8005c46:	d11b      	bne.n	8005c80 <HAL_TIM_IRQHandler+0x104>
    }
  }
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	f06f 0208 	mvn.w	r2, #8
 8005c50:	611a      	str	r2, [r3, #16]
  /* TIM Trigger detection event */
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	2204      	movs	r2, #4
 8005c56:	771a      	strb	r2, [r3, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
  {
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	69db      	ldr	r3, [r3, #28]
 8005c5e:	f003 0303 	and.w	r3, r3, #3
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d003      	beq.n	8005c6e <HAL_TIM_IRQHandler+0xf2>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 8005c66:	6878      	ldr	r0, [r7, #4]
 8005c68:	f000 f8b1 	bl	8005dce <HAL_TIM_IC_CaptureCallback>
 8005c6c:	e005      	b.n	8005c7a <HAL_TIM_IRQHandler+0xfe>
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
    {
 8005c6e:	6878      	ldr	r0, [r7, #4]
 8005c70:	f000 f8a3 	bl	8005dba <HAL_TIM_OC_DelayElapsedCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005c74:	6878      	ldr	r0, [r7, #4]
 8005c76:	f000 f8b4 	bl	8005de2 <HAL_TIM_PWM_PulseFinishedCallback>
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	2200      	movs	r2, #0
 8005c7e:	771a      	strb	r2, [r3, #28]
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	691b      	ldr	r3, [r3, #16]
 8005c86:	f003 0310 	and.w	r3, r3, #16
 8005c8a:	2b10      	cmp	r3, #16
 8005c8c:	d122      	bne.n	8005cd4 <HAL_TIM_IRQHandler+0x158>
}

 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	68db      	ldr	r3, [r3, #12]
 8005c94:	f003 0310 	and.w	r3, r3, #16
 8005c98:	2b10      	cmp	r3, #16
 8005c9a:	d11b      	bne.n	8005cd4 <HAL_TIM_IRQHandler+0x158>
/**
  * @}
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	f06f 0210 	mvn.w	r2, #16
 8005ca4:	611a      	str	r2, [r3, #16]
  */
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	2208      	movs	r2, #8
 8005caa:	771a      	strb	r2, [r3, #28]

/** @defgroup TIM_Exported_Functions_Group8 TIM Peripheral Control functions
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	69db      	ldr	r3, [r3, #28]
 8005cb2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d003      	beq.n	8005cc2 <HAL_TIM_IRQHandler+0x146>
  *  @brief    TIM Peripheral Control functions
  *
@verbatim
  ==============================================================================
                   ##### Peripheral Control functions #####
 8005cba:	6878      	ldr	r0, [r7, #4]
 8005cbc:	f000 f887 	bl	8005dce <HAL_TIM_IC_CaptureCallback>
 8005cc0:	e005      	b.n	8005cce <HAL_TIM_IRQHandler+0x152>
      (+) Configure External Clock source.
      (+) Configure Complementary channels, break features and dead time.
      (+) Configure Master and the Slave synchronization.
      (+) Configure the DMA Burst Mode.

@endverbatim
 8005cc2:	6878      	ldr	r0, [r7, #4]
 8005cc4:	f000 f879 	bl	8005dba <HAL_TIM_OC_DelayElapsedCallback>
  * @{
 8005cc8:	6878      	ldr	r0, [r7, #4]
 8005cca:	f000 f88a 	bl	8005de2 <HAL_TIM_PWM_PulseFinishedCallback>
  */

/**
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	2200      	movs	r2, #0
 8005cd2:	771a      	strb	r2, [r3, #28]
  * @brief  Initializes the TIM Output Compare Channels according to the specified
  *         parameters in the TIM_OC_InitTypeDef.
  * @param  htim TIM Output Compare handle
  * @param  sConfig TIM Output Compare configuration structure
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	691b      	ldr	r3, [r3, #16]
 8005cda:	f003 0301 	and.w	r3, r3, #1
 8005cde:	2b01      	cmp	r3, #1
 8005ce0:	d10e      	bne.n	8005d00 <HAL_TIM_IRQHandler+0x184>
  * @param  Channel TIM Channels to configure
  *          This parameter can be one of the following values:
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	68db      	ldr	r3, [r3, #12]
 8005ce8:	f003 0301 	and.w	r3, r3, #1
 8005cec:	2b01      	cmp	r3, #1
 8005cee:	d107      	bne.n	8005d00 <HAL_TIM_IRQHandler+0x184>
  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	f06f 0201 	mvn.w	r2, #1
 8005cf8:	611a      	str	r2, [r3, #16]
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
 8005cfa:	6878      	ldr	r0, [r7, #4]
 8005cfc:	f7fb fc82 	bl	8001604 <HAL_TIM_PeriodElapsedCallback>
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	691b      	ldr	r3, [r3, #16]
 8005d06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d0a:	2b80      	cmp	r3, #128	; 0x80
 8005d0c:	d10e      	bne.n	8005d2c <HAL_TIM_IRQHandler+0x1b0>
{
  /* Check the parameters */
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	68db      	ldr	r3, [r3, #12]
 8005d14:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d18:	2b80      	cmp	r3, #128	; 0x80
 8005d1a:	d107      	bne.n	8005d2c <HAL_TIM_IRQHandler+0x1b0>
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005d24:	611a      	str	r2, [r3, #16]
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005d26:	6878      	ldr	r0, [r7, #4]
 8005d28:	f000 f99c 	bl	8006064 <HAL_TIMEx_BreakCallback>

  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	691b      	ldr	r3, [r3, #16]
 8005d32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d36:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005d3a:	d10e      	bne.n	8005d5a <HAL_TIM_IRQHandler+0x1de>
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	68db      	ldr	r3, [r3, #12]
 8005d42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d46:	2b80      	cmp	r3, #128	; 0x80
 8005d48:	d107      	bne.n	8005d5a <HAL_TIM_IRQHandler+0x1de>

      /* Configure the TIM Channel 1 in Output Compare */
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005d52:	611a      	str	r2, [r3, #16]
      TIM_OC1_SetConfig(htim->Instance, sConfig);
      break;
    }

 8005d54:	6878      	ldr	r0, [r7, #4]
 8005d56:	f000 f98f 	bl	8006078 <HAL_TIMEx_Break2Callback>
    case TIM_CHANNEL_2:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	691b      	ldr	r3, [r3, #16]
 8005d60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d64:	2b40      	cmp	r3, #64	; 0x40
 8005d66:	d10e      	bne.n	8005d86 <HAL_TIM_IRQHandler+0x20a>
      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	68db      	ldr	r3, [r3, #12]
 8005d6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d72:	2b40      	cmp	r3, #64	; 0x40
 8005d74:	d107      	bne.n	8005d86 <HAL_TIM_IRQHandler+0x20a>
      break;
    }
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005d7e:	611a      	str	r2, [r3, #16]

    case TIM_CHANNEL_3:
    {
      /* Check the parameters */
 8005d80:	6878      	ldr	r0, [r7, #4]
 8005d82:	f000 f838 	bl	8005df6 <HAL_TIM_TriggerCallback>
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
      break;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	691b      	ldr	r3, [r3, #16]
 8005d8c:	f003 0320 	and.w	r3, r3, #32
 8005d90:	2b20      	cmp	r3, #32
 8005d92:	d10e      	bne.n	8005db2 <HAL_TIM_IRQHandler+0x236>
    }

 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	68db      	ldr	r3, [r3, #12]
 8005d9a:	f003 0320 	and.w	r3, r3, #32
 8005d9e:	2b20      	cmp	r3, #32
 8005da0:	d107      	bne.n	8005db2 <HAL_TIM_IRQHandler+0x236>
    case TIM_CHANNEL_4:
    {
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	f06f 0220 	mvn.w	r2, #32
 8005daa:	611a      	str	r2, [r3, #16]
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
 8005dac:	6878      	ldr	r0, [r7, #4]
 8005dae:	f000 f94f 	bl	8006050 <HAL_TIMEx_CommutCallback>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
      break;
    }

 8005db2:	bf00      	nop
 8005db4:	3708      	adds	r7, #8
 8005db6:	46bd      	mov	sp, r7
 8005db8:	bd80      	pop	{r7, pc}

08005dba <HAL_TIM_OC_DelayElapsedCallback>:
{
  HAL_StatusTypeDef status = HAL_OK;

  if (pCallback == NULL)
  {
    return HAL_ERROR;
 8005dba:	b480      	push	{r7}
 8005dbc:	b083      	sub	sp, #12
 8005dbe:	af00      	add	r7, sp, #0
 8005dc0:	6078      	str	r0, [r7, #4]
  /* Process locked */
  __HAL_LOCK(htim);

  if (htim->State == HAL_TIM_STATE_READY)
  {
    switch (CallbackID)
 8005dc2:	bf00      	nop
 8005dc4:	370c      	adds	r7, #12
 8005dc6:	46bd      	mov	sp, r7
 8005dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dcc:	4770      	bx	lr

08005dce <HAL_TIM_IC_CaptureCallback>:
        htim->Base_MspInitCallback                 = pCallback;
        break;

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback               = pCallback;
        break;
 8005dce:	b480      	push	{r7}
 8005dd0:	b083      	sub	sp, #12
 8005dd2:	af00      	add	r7, sp, #0
 8005dd4:	6078      	str	r0, [r7, #4]
      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback                   = pCallback;
        break;

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback                 = pCallback;
 8005dd6:	bf00      	nop
 8005dd8:	370c      	adds	r7, #12
 8005dda:	46bd      	mov	sp, r7
 8005ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de0:	4770      	bx	lr

08005de2 <HAL_TIM_PWM_PulseFinishedCallback>:

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback             = pCallback;
        break;

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
 8005de2:	b480      	push	{r7}
 8005de4:	b083      	sub	sp, #12
 8005de6:	af00      	add	r7, sp, #0
 8005de8:	6078      	str	r0, [r7, #4]
        break;

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback              = pCallback;
        break;

 8005dea:	bf00      	nop
 8005dec:	370c      	adds	r7, #12
 8005dee:	46bd      	mov	sp, r7
 8005df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df4:	4770      	bx	lr

08005df6 <HAL_TIM_TriggerCallback>:
        htim->PeriodElapsedHalfCpltCallback        = pCallback;
        break;

      case HAL_TIM_TRIGGER_CB_ID :
        htim->TriggerCallback                      = pCallback;
        break;
 8005df6:	b480      	push	{r7}
 8005df8:	b083      	sub	sp, #12
 8005dfa:	af00      	add	r7, sp, #0
 8005dfc:	6078      	str	r0, [r7, #4]
      case HAL_TIM_TRIGGER_HALF_CB_ID :
        htim->TriggerHalfCpltCallback              = pCallback;
        break;

      case HAL_TIM_IC_CAPTURE_CB_ID :
        htim->IC_CaptureCallback                   = pCallback;
 8005dfe:	bf00      	nop
 8005e00:	370c      	adds	r7, #12
 8005e02:	46bd      	mov	sp, r7
 8005e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e08:	4770      	bx	lr
	...

08005e0c <TIM_Base_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
  uint32_t tmpccmrx;
 8005e0c:	b480      	push	{r7}
 8005e0e:	b085      	sub	sp, #20
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	6078      	str	r0, [r7, #4]
 8005e14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccer;
  uint32_t tmpcr2;
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	60fb      	str	r3, [r7, #12]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	4a40      	ldr	r2, [pc, #256]	; (8005f20 <TIM_Base_SetConfig+0x114>)
 8005e20:	4293      	cmp	r3, r2
 8005e22:	d013      	beq.n	8005e4c <TIM_Base_SetConfig+0x40>
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e2a:	d00f      	beq.n	8005e4c <TIM_Base_SetConfig+0x40>
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	4a3d      	ldr	r2, [pc, #244]	; (8005f24 <TIM_Base_SetConfig+0x118>)
 8005e30:	4293      	cmp	r3, r2
 8005e32:	d00b      	beq.n	8005e4c <TIM_Base_SetConfig+0x40>
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	4a3c      	ldr	r2, [pc, #240]	; (8005f28 <TIM_Base_SetConfig+0x11c>)
 8005e38:	4293      	cmp	r3, r2
 8005e3a:	d007      	beq.n	8005e4c <TIM_Base_SetConfig+0x40>
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	4a3b      	ldr	r2, [pc, #236]	; (8005f2c <TIM_Base_SetConfig+0x120>)
 8005e40:	4293      	cmp	r3, r2
 8005e42:	d003      	beq.n	8005e4c <TIM_Base_SetConfig+0x40>
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	4a3a      	ldr	r2, [pc, #232]	; (8005f30 <TIM_Base_SetConfig+0x124>)
 8005e48:	4293      	cmp	r3, r2
 8005e4a:	d108      	bne.n	8005e5e <TIM_Base_SetConfig+0x52>

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e52:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
 8005e54:	683b      	ldr	r3, [r7, #0]
 8005e56:	685b      	ldr	r3, [r3, #4]
 8005e58:	68fa      	ldr	r2, [r7, #12]
 8005e5a:	4313      	orrs	r3, r2
 8005e5c:	60fb      	str	r3, [r7, #12]
  tmpcr2 =  TIMx->CR2;

  /* Get the TIMx CCMR2 register value */
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	4a2f      	ldr	r2, [pc, #188]	; (8005f20 <TIM_Base_SetConfig+0x114>)
 8005e62:	4293      	cmp	r3, r2
 8005e64:	d01f      	beq.n	8005ea6 <TIM_Base_SetConfig+0x9a>
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e6c:	d01b      	beq.n	8005ea6 <TIM_Base_SetConfig+0x9a>
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	4a2c      	ldr	r2, [pc, #176]	; (8005f24 <TIM_Base_SetConfig+0x118>)
 8005e72:	4293      	cmp	r3, r2
 8005e74:	d017      	beq.n	8005ea6 <TIM_Base_SetConfig+0x9a>
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	4a2b      	ldr	r2, [pc, #172]	; (8005f28 <TIM_Base_SetConfig+0x11c>)
 8005e7a:	4293      	cmp	r3, r2
 8005e7c:	d013      	beq.n	8005ea6 <TIM_Base_SetConfig+0x9a>
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	4a2a      	ldr	r2, [pc, #168]	; (8005f2c <TIM_Base_SetConfig+0x120>)
 8005e82:	4293      	cmp	r3, r2
 8005e84:	d00f      	beq.n	8005ea6 <TIM_Base_SetConfig+0x9a>
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	4a29      	ldr	r2, [pc, #164]	; (8005f30 <TIM_Base_SetConfig+0x124>)
 8005e8a:	4293      	cmp	r3, r2
 8005e8c:	d00b      	beq.n	8005ea6 <TIM_Base_SetConfig+0x9a>
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	4a28      	ldr	r2, [pc, #160]	; (8005f34 <TIM_Base_SetConfig+0x128>)
 8005e92:	4293      	cmp	r3, r2
 8005e94:	d007      	beq.n	8005ea6 <TIM_Base_SetConfig+0x9a>
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	4a27      	ldr	r2, [pc, #156]	; (8005f38 <TIM_Base_SetConfig+0x12c>)
 8005e9a:	4293      	cmp	r3, r2
 8005e9c:	d003      	beq.n	8005ea6 <TIM_Base_SetConfig+0x9a>
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	4a26      	ldr	r2, [pc, #152]	; (8005f3c <TIM_Base_SetConfig+0x130>)
 8005ea2:	4293      	cmp	r3, r2
 8005ea4:	d108      	bne.n	8005eb8 <TIM_Base_SetConfig+0xac>
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005eac:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005eae:	683b      	ldr	r3, [r7, #0]
 8005eb0:	68db      	ldr	r3, [r3, #12]
 8005eb2:	68fa      	ldr	r2, [r7, #12]
 8005eb4:	4313      	orrs	r3, r2
 8005eb6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;

 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005ebe:	683b      	ldr	r3, [r7, #0]
 8005ec0:	695b      	ldr	r3, [r3, #20]
 8005ec2:	4313      	orrs	r3, r2
 8005ec4:	60fb      	str	r3, [r7, #12]
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	68fa      	ldr	r2, [r7, #12]
 8005eca:	601a      	str	r2, [r3, #0]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);

 8005ecc:	683b      	ldr	r3, [r7, #0]
 8005ece:	689a      	ldr	r2, [r3, #8]
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8005ed4:	683b      	ldr	r3, [r7, #0]
 8005ed6:	681a      	ldr	r2, [r3, #0]
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	629a      	str	r2, [r3, #40]	; 0x28

    /* Reset the Output N Polarity level */
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	4a10      	ldr	r2, [pc, #64]	; (8005f20 <TIM_Base_SetConfig+0x114>)
 8005ee0:	4293      	cmp	r3, r2
 8005ee2:	d00f      	beq.n	8005f04 <TIM_Base_SetConfig+0xf8>
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	4a12      	ldr	r2, [pc, #72]	; (8005f30 <TIM_Base_SetConfig+0x124>)
 8005ee8:	4293      	cmp	r3, r2
 8005eea:	d00b      	beq.n	8005f04 <TIM_Base_SetConfig+0xf8>
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	4a11      	ldr	r2, [pc, #68]	; (8005f34 <TIM_Base_SetConfig+0x128>)
 8005ef0:	4293      	cmp	r3, r2
 8005ef2:	d007      	beq.n	8005f04 <TIM_Base_SetConfig+0xf8>
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	4a10      	ldr	r2, [pc, #64]	; (8005f38 <TIM_Base_SetConfig+0x12c>)
 8005ef8:	4293      	cmp	r3, r2
 8005efa:	d003      	beq.n	8005f04 <TIM_Base_SetConfig+0xf8>
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	4a0f      	ldr	r2, [pc, #60]	; (8005f3c <TIM_Base_SetConfig+0x130>)
 8005f00:	4293      	cmp	r3, r2
 8005f02:	d103      	bne.n	8005f0c <TIM_Base_SetConfig+0x100>
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005f04:	683b      	ldr	r3, [r7, #0]
 8005f06:	691a      	ldr	r2, [r3, #16]
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	631a      	str	r2, [r3, #48]	; 0x30
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	2201      	movs	r2, #1
 8005f10:	615a      	str	r2, [r3, #20]
  {
 8005f12:	bf00      	nop
 8005f14:	3714      	adds	r7, #20
 8005f16:	46bd      	mov	sp, r7
 8005f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f1c:	4770      	bx	lr
 8005f1e:	bf00      	nop
 8005f20:	40012c00 	.word	0x40012c00
 8005f24:	40000400 	.word	0x40000400
 8005f28:	40000800 	.word	0x40000800
 8005f2c:	40000c00 	.word	0x40000c00
 8005f30:	40013400 	.word	0x40013400
 8005f34:	40014000 	.word	0x40014000
 8005f38:	40014400 	.word	0x40014400
 8005f3c:	40014800 	.word	0x40014800

08005f40 <HAL_TIMEx_MasterConfigSynchronization>:

  return HAL_OK;
}

/**
  * @brief  Configures the Break feature, dead time, Lock level, OSSI/OSSR State
 8005f40:	b480      	push	{r7}
 8005f42:	b085      	sub	sp, #20
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	6078      	str	r0, [r7, #4]
 8005f48:	6039      	str	r1, [r7, #0]
  * @note   Interrupts can be generated when an active level is detected on the
  *         break input, the break 2 input or the system break input. Break
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005f50:	2b01      	cmp	r3, #1
 8005f52:	d101      	bne.n	8005f58 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005f54:	2302      	movs	r3, #2
 8005f56:	e068      	b.n	800602a <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	2201      	movs	r2, #1
 8005f5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	2202      	movs	r2, #2
 8005f64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  uint32_t tmpbdtr = 0U;

  /* Check the parameters */
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	685b      	ldr	r3, [r3, #4]
 8005f6e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));
  assert_param(IS_TIM_OSSR_STATE(sBreakDeadTimeConfig->OffStateRunMode));
  assert_param(IS_TIM_OSSI_STATE(sBreakDeadTimeConfig->OffStateIDLEMode));
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	689b      	ldr	r3, [r3, #8]
 8005f76:	60bb      	str	r3, [r7, #8]
  assert_param(IS_TIM_LOCK_LEVEL(sBreakDeadTimeConfig->LockLevel));
  assert_param(IS_TIM_DEADTIME(sBreakDeadTimeConfig->DeadTime));
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	4a2e      	ldr	r2, [pc, #184]	; (8006038 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005f7e:	4293      	cmp	r3, r2
 8005f80:	d004      	beq.n	8005f8c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	4a2d      	ldr	r2, [pc, #180]	; (800603c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005f88:	4293      	cmp	r3, r2
 8005f8a:	d108      	bne.n	8005f9e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005f92:	60fb      	str	r3, [r7, #12]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
 8005f94:	683b      	ldr	r3, [r7, #0]
 8005f96:	685b      	ldr	r3, [r3, #4]
 8005f98:	68fa      	ldr	r2, [r7, #12]
 8005f9a:	4313      	orrs	r3, r2
 8005f9c:	60fb      	str	r3, [r7, #12]
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005fa4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005fa6:	683b      	ldr	r3, [r7, #0]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	68fa      	ldr	r2, [r7, #12]
 8005fac:	4313      	orrs	r3, r2
 8005fae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	68fa      	ldr	r2, [r7, #12]
 8005fb6:	605a      	str	r2, [r3, #4]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	4a1e      	ldr	r2, [pc, #120]	; (8006038 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005fbe:	4293      	cmp	r3, r2
 8005fc0:	d01d      	beq.n	8005ffe <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005fca:	d018      	beq.n	8005ffe <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	4a1b      	ldr	r2, [pc, #108]	; (8006040 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005fd2:	4293      	cmp	r3, r2
 8005fd4:	d013      	beq.n	8005ffe <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	4a1a      	ldr	r2, [pc, #104]	; (8006044 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005fdc:	4293      	cmp	r3, r2
 8005fde:	d00e      	beq.n	8005ffe <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	4a18      	ldr	r2, [pc, #96]	; (8006048 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005fe6:	4293      	cmp	r3, r2
 8005fe8:	d009      	beq.n	8005ffe <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	4a13      	ldr	r2, [pc, #76]	; (800603c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005ff0:	4293      	cmp	r3, r2
 8005ff2:	d004      	beq.n	8005ffe <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	4a14      	ldr	r2, [pc, #80]	; (800604c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005ffa:	4293      	cmp	r3, r2
 8005ffc:	d10c      	bne.n	8006018 <HAL_TIMEx_MasterConfigSynchronization+0xd8>

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
  {
 8005ffe:	68bb      	ldr	r3, [r7, #8]
 8006000:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006004:	60bb      	str	r3, [r7, #8]
    /* Check the parameters */
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
 8006006:	683b      	ldr	r3, [r7, #0]
 8006008:	689b      	ldr	r3, [r3, #8]
 800600a:	68ba      	ldr	r2, [r7, #8]
 800600c:	4313      	orrs	r3, r2
 800600e:	60bb      	str	r3, [r7, #8]
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	68ba      	ldr	r2, [r7, #8]
 8006016:	609a      	str	r2, [r3, #8]
    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	2201      	movs	r2, #1
 800601c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  }

 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	2200      	movs	r2, #0
 8006024:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006028:	2300      	movs	r3, #0

 800602a:	4618      	mov	r0, r3
 800602c:	3714      	adds	r7, #20
 800602e:	46bd      	mov	sp, r7
 8006030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006034:	4770      	bx	lr
 8006036:	bf00      	nop
 8006038:	40012c00 	.word	0x40012c00
 800603c:	40013400 	.word	0x40013400
 8006040:	40000400 	.word	0x40000400
 8006044:	40000800 	.word	0x40000800
 8006048:	40000c00 	.word	0x40000c00
 800604c:	40014000 	.word	0x40014000

08006050 <HAL_TIMEx_CommutCallback>:
  *
@verbatim
  ==============================================================================
                ##### Extended Peripheral State functions #####
  ==============================================================================
  [..]
 8006050:	b480      	push	{r7}
 8006052:	b083      	sub	sp, #12
 8006054:	af00      	add	r7, sp, #0
 8006056:	6078      	str	r0, [r7, #4]
    and the data flow.

@endverbatim
  * @{
  */

 8006058:	bf00      	nop
 800605a:	370c      	adds	r7, #12
 800605c:	46bd      	mov	sp, r7
 800605e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006062:	4770      	bx	lr

08006064 <HAL_TIMEx_BreakCallback>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2
  *            @arg TIM_CHANNEL_3: TIM Channel 3
  * @retval TIM Complementary channel state
  */
HAL_TIM_ChannelStateTypeDef HAL_TIMEx_GetChannelNState(TIM_HandleTypeDef *htim,  uint32_t ChannelN)
{
 8006064:	b480      	push	{r7}
 8006066:	b083      	sub	sp, #12
 8006068:	af00      	add	r7, sp, #0
 800606a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, ChannelN));

  channel_state = TIM_CHANNEL_N_STATE_GET(htim, ChannelN);

 800606c:	bf00      	nop
 800606e:	370c      	adds	r7, #12
 8006070:	46bd      	mov	sp, r7
 8006072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006076:	4770      	bx	lr

08006078 <HAL_TIMEx_Break2Callback>:
/**
  * @}
  */

/**
  * @}
 8006078:	b480      	push	{r7}
 800607a:	b083      	sub	sp, #12
 800607c:	af00      	add	r7, sp, #0
 800607e:	6078      	str	r0, [r7, #4]

/* Private functions ---------------------------------------------------------*/
/** @defgroup TIMEx_Private_Functions TIMEx Private Functions
  * @{
  */

 8006080:	bf00      	nop
 8006082:	370c      	adds	r7, #12
 8006084:	46bd      	mov	sp, r7
 8006086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800608a:	4770      	bx	lr

0800608c <HAL_UART_Init>:
  /* Check the UART handle allocation */
  if (huart == NULL)
  {
    return HAL_ERROR;
  }

 800608c:	b580      	push	{r7, lr}
 800608e:	b082      	sub	sp, #8
 8006090:	af00      	add	r7, sp, #0
 8006092:	6078      	str	r0, [r7, #4]
  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
  {
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	2b00      	cmp	r3, #0
 8006098:	d101      	bne.n	800609e <HAL_UART_Init+0x12>
    /* Check the parameters */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 800609a:	2301      	movs	r3, #1
 800609c:	e040      	b.n	8006120 <HAL_UART_Init+0x94>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d106      	bne.n	80060b4 <HAL_UART_Init+0x28>

    if (huart->MspInitCallback == NULL)
    {
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	2200      	movs	r2, #0
 80060aa:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;

  __HAL_UART_DISABLE(huart);
 80060ae:	6878      	ldr	r0, [r7, #4]
 80060b0:	f7fb fcae 	bl	8001a10 <HAL_UART_MspInit>

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
  {
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	2224      	movs	r2, #36	; 0x24
 80060b8:	679a      	str	r2, [r3, #120]	; 0x78
    return HAL_ERROR;
  }
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	681a      	ldr	r2, [r3, #0]
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	f022 0201 	bic.w	r2, r2, #1
 80060c8:	601a      	str	r2, [r3, #0]

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
  {
 80060ca:	6878      	ldr	r0, [r7, #4]
 80060cc:	f000 fc18 	bl	8006900 <UART_SetConfig>
 80060d0:	4603      	mov	r3, r0
 80060d2:	2b01      	cmp	r3, #1
 80060d4:	d101      	bne.n	80060da <HAL_UART_Init+0x4e>
    UART_AdvFeatureConfig(huart);
  }
 80060d6:	2301      	movs	r3, #1
 80060d8:	e022      	b.n	8006120 <HAL_UART_Init+0x94>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d002      	beq.n	80060e8 <HAL_UART_Init+0x5c>
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80060e2:	6878      	ldr	r0, [r7, #4]
 80060e4:	f000 fec4 	bl	8006e70 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));

  __HAL_UART_ENABLE(huart);

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	685a      	ldr	r2, [r3, #4]
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80060f6:	605a      	str	r2, [r3, #4]
}
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	689a      	ldr	r2, [r3, #8]
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006106:	609a      	str	r2, [r3, #8]

/**
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	681a      	ldr	r2, [r3, #0]
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	f042 0201 	orr.w	r2, r2, #1
 8006116:	601a      	str	r2, [r3, #0]
  * @brief Initialize the half-duplex mode according to the specified
  *        parameters in the UART_InitTypeDef and creates the associated handle.
  * @param huart UART handle.
 8006118:	6878      	ldr	r0, [r7, #4]
 800611a:	f000 ff4b 	bl	8006fb4 <UART_CheckIdleState>
 800611e:	4603      	mov	r3, r0
  * @retval HAL status
 8006120:	4618      	mov	r0, r3
 8006122:	3708      	adds	r7, #8
 8006124:	46bd      	mov	sp, r7
 8006126:	bd80      	pop	{r7, pc}

08006128 <HAL_UART_Transmit>:
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
  {
 8006128:	b580      	push	{r7, lr}
 800612a:	b08a      	sub	sp, #40	; 0x28
 800612c:	af02      	add	r7, sp, #8
 800612e:	60f8      	str	r0, [r7, #12]
 8006130:	60b9      	str	r1, [r7, #8]
 8006132:	603b      	str	r3, [r7, #0]
 8006134:	4613      	mov	r3, r2
 8006136:	80fb      	strh	r3, [r7, #6]
    if ((pData == NULL) || (Size == 0U))
    {
      return  HAL_ERROR;
    }

    __HAL_LOCK(huart);
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800613c:	2b20      	cmp	r3, #32
 800613e:	f040 8082 	bne.w	8006246 <HAL_UART_Transmit+0x11e>

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006142:	68bb      	ldr	r3, [r7, #8]
 8006144:	2b00      	cmp	r3, #0
 8006146:	d002      	beq.n	800614e <HAL_UART_Transmit+0x26>
 8006148:	88fb      	ldrh	r3, [r7, #6]
 800614a:	2b00      	cmp	r3, #0
 800614c:	d101      	bne.n	8006152 <HAL_UART_Transmit+0x2a>
    huart->gState = HAL_UART_STATE_BUSY_TX;

 800614e:	2301      	movs	r3, #1
 8006150:	e07a      	b.n	8006248 <HAL_UART_Transmit+0x120>
    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();

 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8006158:	2b01      	cmp	r3, #1
 800615a:	d101      	bne.n	8006160 <HAL_UART_Transmit+0x38>
 800615c:	2302      	movs	r3, #2
 800615e:	e073      	b.n	8006248 <HAL_UART_Transmit+0x120>
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	2201      	movs	r2, #1
 8006164:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74
    huart->TxXferSize  = Size;
    huart->TxXferCount = Size;
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	2200      	movs	r2, #0
 800616c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	2221      	movs	r2, #33	; 0x21
 8006174:	679a      	str	r2, [r3, #120]	; 0x78
    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
    {
 8006176:	f7fb ff61 	bl	800203c <HAL_GetTick>
 800617a:	6178      	str	r0, [r7, #20]
      pdata8bits  = NULL;
      pdata16bits = (uint16_t *) pData;
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	88fa      	ldrh	r2, [r7, #6]
 8006180:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    }
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	88fa      	ldrh	r2, [r7, #6]
 8006188:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    else
    {
      pdata8bits  = pData;
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	689b      	ldr	r3, [r3, #8]
 8006190:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006194:	d108      	bne.n	80061a8 <HAL_UART_Transmit+0x80>
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	691b      	ldr	r3, [r3, #16]
 800619a:	2b00      	cmp	r3, #0
 800619c:	d104      	bne.n	80061a8 <HAL_UART_Transmit+0x80>
      pdata16bits = NULL;
    }
 800619e:	2300      	movs	r3, #0
 80061a0:	61fb      	str	r3, [r7, #28]

 80061a2:	68bb      	ldr	r3, [r7, #8]
 80061a4:	61bb      	str	r3, [r7, #24]
 80061a6:	e003      	b.n	80061b0 <HAL_UART_Transmit+0x88>
    __HAL_UNLOCK(huart);

    while (huart->TxXferCount > 0U)
    {
 80061a8:	68bb      	ldr	r3, [r7, #8]
 80061aa:	61fb      	str	r3, [r7, #28]
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80061ac:	2300      	movs	r3, #0
 80061ae:	61bb      	str	r3, [r7, #24]
      {
        return HAL_TIMEOUT;
      }
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	2200      	movs	r2, #0
 80061b4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74
      if (pdata8bits == NULL)
      {
 80061b8:	e02d      	b.n	8006216 <HAL_UART_Transmit+0xee>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
        pdata16bits++;
 80061ba:	683b      	ldr	r3, [r7, #0]
 80061bc:	9300      	str	r3, [sp, #0]
 80061be:	697b      	ldr	r3, [r7, #20]
 80061c0:	2200      	movs	r2, #0
 80061c2:	2180      	movs	r1, #128	; 0x80
 80061c4:	68f8      	ldr	r0, [r7, #12]
 80061c6:	f000 ff3e 	bl	8007046 <UART_WaitOnFlagUntilTimeout>
 80061ca:	4603      	mov	r3, r0
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d001      	beq.n	80061d4 <HAL_UART_Transmit+0xac>
      }
      else
 80061d0:	2303      	movs	r3, #3
 80061d2:	e039      	b.n	8006248 <HAL_UART_Transmit+0x120>
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80061d4:	69fb      	ldr	r3, [r7, #28]
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d10b      	bne.n	80061f2 <HAL_UART_Transmit+0xca>
        pdata8bits++;
      }
 80061da:	69bb      	ldr	r3, [r7, #24]
 80061dc:	881a      	ldrh	r2, [r3, #0]
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80061e6:	b292      	uxth	r2, r2
 80061e8:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->TxXferCount--;
 80061ea:	69bb      	ldr	r3, [r7, #24]
 80061ec:	3302      	adds	r3, #2
 80061ee:	61bb      	str	r3, [r7, #24]
 80061f0:	e008      	b.n	8006204 <HAL_UART_Transmit+0xdc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
    {
 80061f2:	69fb      	ldr	r3, [r7, #28]
 80061f4:	781a      	ldrb	r2, [r3, #0]
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	b292      	uxth	r2, r2
 80061fc:	851a      	strh	r2, [r3, #40]	; 0x28
      return HAL_TIMEOUT;
 80061fe:	69fb      	ldr	r3, [r7, #28]
 8006200:	3301      	adds	r3, #1
 8006202:	61fb      	str	r3, [r7, #28]
    }

 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800620a:	b29b      	uxth	r3, r3
 800620c:	3b01      	subs	r3, #1
 800620e:	b29a      	uxth	r2, r3
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
      {
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800621c:	b29b      	uxth	r3, r3
 800621e:	2b00      	cmp	r3, #0
 8006220:	d1cb      	bne.n	80061ba <HAL_UART_Transmit+0x92>
    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;

 8006222:	683b      	ldr	r3, [r7, #0]
 8006224:	9300      	str	r3, [sp, #0]
 8006226:	697b      	ldr	r3, [r7, #20]
 8006228:	2200      	movs	r2, #0
 800622a:	2140      	movs	r1, #64	; 0x40
 800622c:	68f8      	ldr	r0, [r7, #12]
 800622e:	f000 ff0a 	bl	8007046 <UART_WaitOnFlagUntilTimeout>
 8006232:	4603      	mov	r3, r0
 8006234:	2b00      	cmp	r3, #0
 8006236:	d001      	beq.n	800623c <HAL_UART_Transmit+0x114>
    return HAL_OK;
  }
 8006238:	2303      	movs	r3, #3
 800623a:	e005      	b.n	8006248 <HAL_UART_Transmit+0x120>
  else
  {
    return HAL_BUSY;
  }
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	2220      	movs	r2, #32
 8006240:	679a      	str	r2, [r3, #120]	; 0x78
}

 8006242:	2300      	movs	r3, #0
 8006244:	e000      	b.n	8006248 <HAL_UART_Transmit+0x120>
/**
  * @brief Receive an amount of data in blocking mode.
  * @note   When UART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01),
  *         the received data is handled as a set of u16. In this case, Size must indicate the number
 8006246:	2302      	movs	r3, #2
  *         of u16 available through pData.
  * @note When FIFO mode is enabled, the RXFNE flag is set as long as the RXFIFO
 8006248:	4618      	mov	r0, r3
 800624a:	3720      	adds	r7, #32
 800624c:	46bd      	mov	sp, r7
 800624e:	bd80      	pop	{r7, pc}

08006250 <HAL_UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
  {
    if ((pData == NULL) || (Size == 0U))
    {
      return HAL_ERROR;
    }
 8006250:	b580      	push	{r7, lr}
 8006252:	b08a      	sub	sp, #40	; 0x28
 8006254:	af00      	add	r7, sp, #0
 8006256:	60f8      	str	r0, [r7, #12]
 8006258:	60b9      	str	r1, [r7, #8]
 800625a:	4613      	mov	r3, r2
 800625c:	80fb      	strh	r3, [r7, #6]

    __HAL_LOCK(huart);
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006262:	2b20      	cmp	r3, #32
 8006264:	d142      	bne.n	80062ec <HAL_UART_Receive_IT+0x9c>

    /* Set Reception type to Standard reception */
 8006266:	68bb      	ldr	r3, [r7, #8]
 8006268:	2b00      	cmp	r3, #0
 800626a:	d002      	beq.n	8006272 <HAL_UART_Receive_IT+0x22>
 800626c:	88fb      	ldrh	r3, [r7, #6]
 800626e:	2b00      	cmp	r3, #0
 8006270:	d101      	bne.n	8006276 <HAL_UART_Receive_IT+0x26>
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;

 8006272:	2301      	movs	r3, #1
 8006274:	e03b      	b.n	80062ee <HAL_UART_Receive_IT+0x9e>
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
    {
      /* Check that USART RTOEN bit is set */
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800627c:	2b01      	cmp	r3, #1
 800627e:	d101      	bne.n	8006284 <HAL_UART_Receive_IT+0x34>
 8006280:	2302      	movs	r3, #2
 8006282:	e034      	b.n	80062ee <HAL_UART_Receive_IT+0x9e>
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	2201      	movs	r2, #1
 8006288:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74
      if(READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
      {
        /* Enable the UART Receiver Timeout Interrupt */
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	2200      	movs	r2, #0
 8006290:	661a      	str	r2, [r3, #96]	; 0x60
        SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
      }
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	4a18      	ldr	r2, [pc, #96]	; (80062f8 <HAL_UART_Receive_IT+0xa8>)
 8006298:	4293      	cmp	r3, r2
 800629a:	d01f      	beq.n	80062dc <HAL_UART_Receive_IT+0x8c>
    }

    return(UART_Start_Receive_IT(huart, pData, Size));
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	685b      	ldr	r3, [r3, #4]
 80062a2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d018      	beq.n	80062dc <HAL_UART_Receive_IT+0x8c>
  }
  else
  {
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062b0:	697b      	ldr	r3, [r7, #20]
 80062b2:	e853 3f00 	ldrex	r3, [r3]
 80062b6:	613b      	str	r3, [r7, #16]
   return(result);
 80062b8:	693b      	ldr	r3, [r7, #16]
 80062ba:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80062be:	627b      	str	r3, [r7, #36]	; 0x24
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	461a      	mov	r2, r3
 80062c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062c8:	623b      	str	r3, [r7, #32]
 80062ca:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062cc:	69f9      	ldr	r1, [r7, #28]
 80062ce:	6a3a      	ldr	r2, [r7, #32]
 80062d0:	e841 2300 	strex	r3, r2, [r1]
 80062d4:	61bb      	str	r3, [r7, #24]
   return(result);
 80062d6:	69bb      	ldr	r3, [r7, #24]
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d1e6      	bne.n	80062aa <HAL_UART_Receive_IT+0x5a>
    return HAL_BUSY;
  }
}

 80062dc:	88fb      	ldrh	r3, [r7, #6]
 80062de:	461a      	mov	r2, r3
 80062e0:	68b9      	ldr	r1, [r7, #8]
 80062e2:	68f8      	ldr	r0, [r7, #12]
 80062e4:	f000 ff74 	bl	80071d0 <UART_Start_Receive_IT>
 80062e8:	4603      	mov	r3, r0
 80062ea:	e000      	b.n	80062ee <HAL_UART_Receive_IT+0x9e>
/**
  * @brief Send an amount of data in DMA mode.
  * @note   When UART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01),
  *         the sent data is handled as a set of u16. In this case, Size must indicate the number
 80062ec:	2302      	movs	r3, #2
  *         of u16 provided through pData.
  * @param huart UART handle.
 80062ee:	4618      	mov	r0, r3
 80062f0:	3728      	adds	r7, #40	; 0x28
 80062f2:	46bd      	mov	sp, r7
 80062f4:	bd80      	pop	{r7, pc}
 80062f6:	bf00      	nop
 80062f8:	40008000 	.word	0x40008000

080062fc <HAL_UART_IRQHandler>:
    /* UART in mode Receiver ---------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
 80062fc:	b580      	push	{r7, lr}
 80062fe:	b0ba      	sub	sp, #232	; 0xe8
 8006300:	af00      	add	r7, sp, #0
 8006302:	6078      	str	r0, [r7, #4]
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	69db      	ldr	r3, [r3, #28]
 800630a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
#endif /* USART_CR1_FIFOEN */
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	689b      	ldr	r3, [r3, #8]
 800631e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    {
      if (huart->RxISR != NULL)
      {
        huart->RxISR(huart);
      }
      return;
 8006322:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8006326:	f640 030f 	movw	r3, #2063	; 0x80f
 800632a:	4013      	ands	r3, r2
 800632c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    }
 8006330:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006334:	2b00      	cmp	r3, #0
 8006336:	d115      	bne.n	8006364 <HAL_UART_IRQHandler+0x68>
  /* If some errors occur */
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
 8006338:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800633c:	f003 0320 	and.w	r3, r3, #32
 8006340:	2b00      	cmp	r3, #0
 8006342:	d00f      	beq.n	8006364 <HAL_UART_IRQHandler+0x68>
  if ((errorflags != 0U)
 8006344:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006348:	f003 0320 	and.w	r3, r3, #32
 800634c:	2b00      	cmp	r3, #0
 800634e:	d009      	beq.n	8006364 <HAL_UART_IRQHandler+0x68>
      && (((cr3its & USART_CR3_EIE) != 0U)
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
#endif /* USART_CR1_FIFOEN */
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006354:	2b00      	cmp	r3, #0
 8006356:	f000 82a6 	beq.w	80068a6 <HAL_UART_IRQHandler+0x5aa>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800635e:	6878      	ldr	r0, [r7, #4]
 8006360:	4798      	blx	r3
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
    {
 8006362:	e2a0      	b.n	80068a6 <HAL_UART_IRQHandler+0x5aa>

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);

 8006364:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006368:	2b00      	cmp	r3, #0
 800636a:	f000 8117 	beq.w	800659c <HAL_UART_IRQHandler+0x2a0>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800636e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006372:	f003 0301 	and.w	r3, r3, #1
 8006376:	2b00      	cmp	r3, #0
 8006378:	d106      	bne.n	8006388 <HAL_UART_IRQHandler+0x8c>
    }
 800637a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800637e:	4b85      	ldr	r3, [pc, #532]	; (8006594 <HAL_UART_IRQHandler+0x298>)
 8006380:	4013      	ands	r3, r2
 8006382:	2b00      	cmp	r3, #0
 8006384:	f000 810a 	beq.w	800659c <HAL_UART_IRQHandler+0x2a0>

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
    {
 8006388:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800638c:	f003 0301 	and.w	r3, r3, #1
 8006390:	2b00      	cmp	r3, #0
 8006392:	d011      	beq.n	80063b8 <HAL_UART_IRQHandler+0xbc>
 8006394:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006398:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800639c:	2b00      	cmp	r3, #0
 800639e:	d00b      	beq.n	80063b8 <HAL_UART_IRQHandler+0xbc>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);

 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	2201      	movs	r2, #1
 80063a6:	621a      	str	r2, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
    }
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80063ae:	f043 0201 	orr.w	r2, r3, #1
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    /* UART Over-Run interrupt occurred -----------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
 80063b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80063bc:	f003 0302 	and.w	r3, r3, #2
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d011      	beq.n	80063e8 <HAL_UART_IRQHandler+0xec>
 80063c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80063c8:	f003 0301 	and.w	r3, r3, #1
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d00b      	beq.n	80063e8 <HAL_UART_IRQHandler+0xec>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	2202      	movs	r2, #2
 80063d6:	621a      	str	r2, [r3, #32]
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80063de:	f043 0204 	orr.w	r2, r3, #4
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
            ((cr3its & USART_CR3_EIE) != 0U)))
#endif /* USART_CR1_FIFOEN */
    {
 80063e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80063ec:	f003 0304 	and.w	r3, r3, #4
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d011      	beq.n	8006418 <HAL_UART_IRQHandler+0x11c>
 80063f4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80063f8:	f003 0301 	and.w	r3, r3, #1
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d00b      	beq.n	8006418 <HAL_UART_IRQHandler+0x11c>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);

 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	2204      	movs	r2, #4
 8006406:	621a      	str	r2, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
    }
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800640e:	f043 0202 	orr.w	r2, r3, #2
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
    }

 8006418:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800641c:	f003 0308 	and.w	r3, r3, #8
 8006420:	2b00      	cmp	r3, #0
 8006422:	d017      	beq.n	8006454 <HAL_UART_IRQHandler+0x158>
    /* Call UART Error Call back function if need be ----------------------------*/
 8006424:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006428:	f003 0320 	and.w	r3, r3, #32
 800642c:	2b00      	cmp	r3, #0
 800642e:	d105      	bne.n	800643c <HAL_UART_IRQHandler+0x140>
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006430:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006434:	f003 0301 	and.w	r3, r3, #1
    /* Call UART Error Call back function if need be ----------------------------*/
 8006438:	2b00      	cmp	r3, #0
 800643a:	d00b      	beq.n	8006454 <HAL_UART_IRQHandler+0x158>
    {
      /* UART in mode Receiver --------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	2208      	movs	r2, #8
 8006442:	621a      	str	r2, [r3, #32]
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800644a:	f043 0208 	orr.w	r2, r3, #8
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006454:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006458:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800645c:	2b00      	cmp	r3, #0
 800645e:	d012      	beq.n	8006486 <HAL_UART_IRQHandler+0x18a>
 8006460:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006464:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006468:	2b00      	cmp	r3, #0
 800646a:	d00c      	beq.n	8006486 <HAL_UART_IRQHandler+0x18a>
#endif /* USART_CR1_FIFOEN */
      {
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006474:	621a      	str	r2, [r3, #32]
        if (huart->RxISR != NULL)
        {
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800647c:	f043 0220 	orr.w	r2, r3, #32
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->RxISR(huart);
        }
      }

 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800648c:	2b00      	cmp	r3, #0
 800648e:	f000 820c 	beq.w	80068aa <HAL_UART_IRQHandler+0x5ae>
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006492:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006496:	f003 0320 	and.w	r3, r3, #32
 800649a:	2b00      	cmp	r3, #0
 800649c:	d00d      	beq.n	80064ba <HAL_UART_IRQHandler+0x1be>
      {
 800649e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80064a2:	f003 0320 	and.w	r3, r3, #32
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d007      	beq.n	80064ba <HAL_UART_IRQHandler+0x1be>
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d003      	beq.n	80064ba <HAL_UART_IRQHandler+0x1be>
        UART_EndRxTransfer(huart);

 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80064b6:	6878      	ldr	r0, [r7, #4]
 80064b8:	4798      	blx	r3
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
          {
            /* Set the UART DMA Abort callback :
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80064c0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	689b      	ldr	r3, [r3, #8]
 80064ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80064ce:	2b40      	cmp	r3, #64	; 0x40
 80064d0:	d005      	beq.n	80064de <HAL_UART_IRQHandler+0x1e2>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80064d2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80064d6:	f003 0328 	and.w	r3, r3, #40	; 0x28
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d04f      	beq.n	800657e <HAL_UART_IRQHandler+0x282>

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
 80064de:	6878      	ldr	r0, [r7, #4]
 80064e0:	f000 ff40 	bl	8007364 <UART_EndRxTransfer>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
            }
          }
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	689b      	ldr	r3, [r3, #8]
 80064ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80064ee:	2b40      	cmp	r3, #64	; 0x40
 80064f0:	d141      	bne.n	8006576 <HAL_UART_IRQHandler+0x27a>
          else
          {
            /* Call user error callback */
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	3308      	adds	r3, #8
 80064f8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064fc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006500:	e853 3f00 	ldrex	r3, [r3]
 8006504:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006508:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800650c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006510:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	3308      	adds	r3, #8
 800651a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800651e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8006522:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006526:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800652a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800652e:	e841 2300 	strex	r3, r2, [r1]
 8006532:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006536:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800653a:	2b00      	cmp	r3, #0
 800653c:	d1d9      	bne.n	80064f2 <HAL_UART_IRQHandler+0x1f6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006542:	2b00      	cmp	r3, #0
 8006544:	d013      	beq.n	800656e <HAL_UART_IRQHandler+0x272>
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800654a:	4a13      	ldr	r2, [pc, #76]	; (8006598 <HAL_UART_IRQHandler+0x29c>)
 800654c:	639a      	str	r2, [r3, #56]	; 0x38

          }
        }
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006552:	4618      	mov	r0, r3
 8006554:	f7fb ffce 	bl	80024f4 <HAL_DMA_Abort_IT>
 8006558:	4603      	mov	r3, r0
 800655a:	2b00      	cmp	r3, #0
 800655c:	d017      	beq.n	800658e <HAL_UART_IRQHandler+0x292>
        else
        {
          /* Call user error callback */
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006562:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006564:	687a      	ldr	r2, [r7, #4]
 8006566:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8006568:	4610      	mov	r0, r2
 800656a:	4798      	blx	r3
          }
 800656c:	e00f      	b.n	800658e <HAL_UART_IRQHandler+0x292>
          HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
      }
      else
      {
 800656e:	6878      	ldr	r0, [r7, #4]
 8006570:	f000 f9b0 	bl	80068d4 <HAL_UART_ErrorCallback>
          }
 8006574:	e00b      	b.n	800658e <HAL_UART_IRQHandler+0x292>
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
      }
    }
    return;
 8006576:	6878      	ldr	r0, [r7, #4]
 8006578:	f000 f9ac 	bl	80068d4 <HAL_UART_ErrorCallback>
          }
 800657c:	e007      	b.n	800658e <HAL_UART_IRQHandler+0x292>
      &&((cr1its & USART_ISR_IDLE) != 0U))
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800657e:	6878      	ldr	r0, [r7, #4]
 8006580:	f000 f9a8 	bl	80068d4 <HAL_UART_ErrorCallback>
    {
      /* DMA mode enabled */
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	2200      	movs	r2, #0
 8006588:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
 800658c:	e18d      	b.n	80068aa <HAL_UART_IRQHandler+0x5ae>
          }
 800658e:	bf00      	nop
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
 8006590:	e18b      	b.n	80068aa <HAL_UART_IRQHandler+0x5ae>
 8006592:	bf00      	nop
 8006594:	04000120 	.word	0x04000120
 8006598:	0800742b 	.word	0x0800742b
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
      if (  (nb_remaining_rx_data > 0U)
          &&(nb_remaining_rx_data < huart->RxXferSize))
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80065a0:	2b01      	cmp	r3, #1
 80065a2:	f040 8146 	bne.w	8006832 <HAL_UART_IRQHandler+0x536>

 80065a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80065aa:	f003 0310 	and.w	r3, r3, #16
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	f000 813f 	beq.w	8006832 <HAL_UART_IRQHandler+0x536>
        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
 80065b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80065b8:	f003 0310 	and.w	r3, r3, #16
 80065bc:	2b00      	cmp	r3, #0
 80065be:	f000 8138 	beq.w	8006832 <HAL_UART_IRQHandler+0x536>
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
        {
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	2210      	movs	r2, #16
 80065c8:	621a      	str	r2, [r3, #32]
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	689b      	ldr	r3, [r3, #8]
 80065d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065d4:	2b40      	cmp	r3, #64	; 0x40
 80065d6:	f040 80b4 	bne.w	8006742 <HAL_UART_IRQHandler+0x446>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

          /* At end of Rx process, restore huart->RxState to Ready */
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	685b      	ldr	r3, [r3, #4]
 80065e2:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
          huart->RxState = HAL_UART_STATE_READY;
 80065e6:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	f000 815f 	beq.w	80068ae <HAL_UART_IRQHandler+0x5b2>
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80065f6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80065fa:	429a      	cmp	r2, r3
 80065fc:	f080 8157 	bcs.w	80068ae <HAL_UART_IRQHandler+0x5b2>

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);

 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006606:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
        }
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	f003 0320 	and.w	r3, r3, #32
 8006616:	2b00      	cmp	r3, #0
 8006618:	f040 8085 	bne.w	8006726 <HAL_UART_IRQHandler+0x42a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006624:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006628:	e853 3f00 	ldrex	r3, [r3]
 800662c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006630:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006634:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006638:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	461a      	mov	r2, r3
 8006642:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006646:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800664a:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800664e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006652:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006656:	e841 2300 	strex	r3, r2, [r1]
 800665a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800665e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006662:	2b00      	cmp	r3, #0
 8006664:	d1da      	bne.n	800661c <HAL_UART_IRQHandler+0x320>
#else
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	3308      	adds	r3, #8
 800666c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800666e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006670:	e853 3f00 	ldrex	r3, [r3]
 8006674:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006676:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006678:	f023 0301 	bic.w	r3, r3, #1
 800667c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	3308      	adds	r3, #8
 8006686:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800668a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800668e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006690:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006692:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006696:	e841 2300 	strex	r3, r2, [r1]
 800669a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800669c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d1e1      	bne.n	8006666 <HAL_UART_IRQHandler+0x36a>
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#endif
      }
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	3308      	adds	r3, #8
 80066a8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066aa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80066ac:	e853 3f00 	ldrex	r3, [r3]
 80066b0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80066b2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80066b4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80066b8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	3308      	adds	r3, #8
 80066c2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80066c6:	66fa      	str	r2, [r7, #108]	; 0x6c
 80066c8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066ca:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80066cc:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80066ce:	e841 2300 	strex	r3, r2, [r1]
 80066d2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80066d4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d1e3      	bne.n	80066a2 <HAL_UART_IRQHandler+0x3a6>
      return;
    }
    else
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	2220      	movs	r2, #32
 80066de:	67da      	str	r2, [r3, #124]	; 0x7c
    {
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	2200      	movs	r2, #0
 80066e4:	661a      	str	r2, [r3, #96]	; 0x60
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066ec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80066ee:	e853 3f00 	ldrex	r3, [r3]
 80066f2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80066f4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80066f6:	f023 0310 	bic.w	r3, r3, #16
 80066fa:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	461a      	mov	r2, r3
 8006704:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006708:	65bb      	str	r3, [r7, #88]	; 0x58
 800670a:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800670c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800670e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006710:	e841 2300 	strex	r3, r2, [r1]
 8006714:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006716:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006718:	2b00      	cmp	r3, #0
 800671a:	d1e4      	bne.n	80066e6 <HAL_UART_IRQHandler+0x3ea>
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
      if (  (huart->RxXferCount > 0U)
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006720:	4618      	mov	r0, r3
 8006722:	f7fb fea9 	bl	8002478 <HAL_DMA_Abort>
      {
#if defined(USART_CR1_FIFOEN)
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006732:	b29b      	uxth	r3, r3
 8006734:	1ad3      	subs	r3, r2, r3
 8006736:	b29b      	uxth	r3, r3
 8006738:	4619      	mov	r1, r3
 800673a:	6878      	ldr	r0, [r7, #4]
 800673c:	f000 f8d4 	bl	80068e8 <HAL_UARTEx_RxEventCallback>
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
 8006740:	e0b5      	b.n	80068ae <HAL_UART_IRQHandler+0x5b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif

        /* Rx process is completed, restore huart->RxState to Ready */
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800674e:	b29b      	uxth	r3, r3
 8006750:	1ad3      	subs	r3, r2, r3
 8006752:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
        huart->RxState = HAL_UART_STATE_READY;
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800675c:	b29b      	uxth	r3, r3
 800675e:	2b00      	cmp	r3, #0
 8006760:	f000 80a7 	beq.w	80068b2 <HAL_UART_IRQHandler+0x5b6>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006764:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006768:	2b00      	cmp	r3, #0
 800676a:	f000 80a2 	beq.w	80068b2 <HAL_UART_IRQHandler+0x5b6>
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006774:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006776:	e853 3f00 	ldrex	r3, [r3]
 800677a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800677c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800677e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006782:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	461a      	mov	r2, r3
 800678c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006790:	647b      	str	r3, [r7, #68]	; 0x44
 8006792:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006794:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006796:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006798:	e841 2300 	strex	r3, r2, [r1]
 800679c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800679e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d1e4      	bne.n	800676e <HAL_UART_IRQHandler+0x472>
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif
      }
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	3308      	adds	r3, #8
 80067aa:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067ae:	e853 3f00 	ldrex	r3, [r3]
 80067b2:	623b      	str	r3, [r7, #32]
   return(result);
 80067b4:	6a3b      	ldr	r3, [r7, #32]
 80067b6:	f023 0301 	bic.w	r3, r3, #1
 80067ba:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	3308      	adds	r3, #8
 80067c4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80067c8:	633a      	str	r2, [r7, #48]	; 0x30
 80067ca:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067cc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80067ce:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80067d0:	e841 2300 	strex	r3, r2, [r1]
 80067d4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80067d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d1e3      	bne.n	80067a4 <HAL_UART_IRQHandler+0x4a8>
      return;
    }
  }

 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	2220      	movs	r2, #32
 80067e0:	67da      	str	r2, [r3, #124]	; 0x7c
  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	2200      	movs	r2, #0
 80067e6:	661a      	str	r2, [r3, #96]	; 0x60
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	2200      	movs	r2, #0
 80067ec:	665a      	str	r2, [r3, #100]	; 0x64

    /* UART Rx state is not reset as a reception process might be ongoing.
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067f4:	693b      	ldr	r3, [r7, #16]
 80067f6:	e853 3f00 	ldrex	r3, [r3]
 80067fa:	60fb      	str	r3, [r7, #12]
   return(result);
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	f023 0310 	bic.w	r3, r3, #16
 8006802:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	461a      	mov	r2, r3
 800680c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8006810:	61fb      	str	r3, [r7, #28]
 8006812:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006814:	69b9      	ldr	r1, [r7, #24]
 8006816:	69fa      	ldr	r2, [r7, #28]
 8006818:	e841 2300 	strex	r3, r2, [r1]
 800681c:	617b      	str	r3, [r7, #20]
   return(result);
 800681e:	697b      	ldr	r3, [r7, #20]
 8006820:	2b00      	cmp	r3, #0
 8006822:	d1e4      	bne.n	80067ee <HAL_UART_IRQHandler+0x4f2>
       If UART handle state fields need to be reset to READY, this could be done in Wakeup callback */

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
 8006824:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006828:	4619      	mov	r1, r3
 800682a:	6878      	ldr	r0, [r7, #4]
 800682c:	f000 f85c 	bl	80068e8 <HAL_UARTEx_RxEventCallback>
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
 8006830:	e03f      	b.n	80068b2 <HAL_UART_IRQHandler+0x5b6>
    return;
  }

  /* UART in mode Transmitter ------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
 8006832:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006836:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800683a:	2b00      	cmp	r3, #0
 800683c:	d00e      	beq.n	800685c <HAL_UART_IRQHandler+0x560>
 800683e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006842:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006846:	2b00      	cmp	r3, #0
 8006848:	d008      	beq.n	800685c <HAL_UART_IRQHandler+0x560>
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8006852:	621a      	str	r2, [r3, #32]
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
    {
      huart->TxISR(huart);
    }
 8006854:	6878      	ldr	r0, [r7, #4]
 8006856:	f000 ff88 	bl	800776a <HAL_UARTEx_WakeupCallback>
    return;
  }
 800685a:	e02d      	b.n	80068b8 <HAL_UART_IRQHandler+0x5bc>
  {
    UART_EndTransmit_IT(huart);
    return;
  }

#if defined(USART_CR1_FIFOEN)
 800685c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006860:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006864:	2b00      	cmp	r3, #0
 8006866:	d00e      	beq.n	8006886 <HAL_UART_IRQHandler+0x58a>
  /* UART TX Fifo Empty occurred ----------------------------------------------*/
 8006868:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800686c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006870:	2b00      	cmp	r3, #0
 8006872:	d008      	beq.n	8006886 <HAL_UART_IRQHandler+0x58a>
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006878:	2b00      	cmp	r3, #0
 800687a:	d01c      	beq.n	80068b6 <HAL_UART_IRQHandler+0x5ba>
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006880:	6878      	ldr	r0, [r7, #4]
 8006882:	4798      	blx	r3
#else
    /* Call legacy weak Tx Fifo Empty Callback */
 8006884:	e017      	b.n	80068b6 <HAL_UART_IRQHandler+0x5ba>
    HAL_UARTEx_TxFifoEmptyCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
 8006886:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800688a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800688e:	2b00      	cmp	r3, #0
 8006890:	d012      	beq.n	80068b8 <HAL_UART_IRQHandler+0x5bc>
 8006892:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006896:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800689a:	2b00      	cmp	r3, #0
 800689c:	d00c      	beq.n	80068b8 <HAL_UART_IRQHandler+0x5bc>

  /* UART RX Fifo Full occurred ----------------------------------------------*/
 800689e:	6878      	ldr	r0, [r7, #4]
 80068a0:	f000 fdd9 	bl	8007456 <UART_EndTransmit_IT>
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80068a4:	e008      	b.n	80068b8 <HAL_UART_IRQHandler+0x5bc>
    {
 80068a6:	bf00      	nop
 80068a8:	e006      	b.n	80068b8 <HAL_UART_IRQHandler+0x5bc>
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
 80068aa:	bf00      	nop
 80068ac:	e004      	b.n	80068b8 <HAL_UART_IRQHandler+0x5bc>
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
 80068ae:	bf00      	nop
 80068b0:	e002      	b.n	80068b8 <HAL_UART_IRQHandler+0x5bc>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
 80068b2:	bf00      	nop
 80068b4:	e000      	b.n	80068b8 <HAL_UART_IRQHandler+0x5bc>
    /* Call legacy weak Tx Fifo Empty Callback */
 80068b6:	bf00      	nop
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}

/**
  * @brief  Tx Half Transfer completed callback.
 80068b8:	37e8      	adds	r7, #232	; 0xe8
 80068ba:	46bd      	mov	sp, r7
 80068bc:	bd80      	pop	{r7, pc}
 80068be:	bf00      	nop

080068c0 <HAL_UART_TxCpltCallback>:
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

 80068c0:	b480      	push	{r7}
 80068c2:	b083      	sub	sp, #12
 80068c4:	af00      	add	r7, sp, #0
 80068c6:	6078      	str	r0, [r7, #4]
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}

/**
  * @brief  Rx Transfer completed callback.
 80068c8:	bf00      	nop
 80068ca:	370c      	adds	r7, #12
 80068cc:	46bd      	mov	sp, r7
 80068ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068d2:	4770      	bx	lr

080068d4 <HAL_UART_ErrorCallback>:
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

 80068d4:	b480      	push	{r7}
 80068d6:	b083      	sub	sp, #12
 80068d8:	af00      	add	r7, sp, #0
 80068da:	6078      	str	r0, [r7, #4]
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}

/**
  * @brief  UART Abort Complete callback.
 80068dc:	bf00      	nop
 80068de:	370c      	adds	r7, #12
 80068e0:	46bd      	mov	sp, r7
 80068e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e6:	4770      	bx	lr

080068e8 <HAL_UARTEx_RxEventCallback>:

/** @defgroup UART_Exported_Functions_Group3 Peripheral Control functions
  *  @brief   UART control functions
  *
@verbatim
 ===============================================================================
 80068e8:	b480      	push	{r7}
 80068ea:	b083      	sub	sp, #12
 80068ec:	af00      	add	r7, sp, #0
 80068ee:	6078      	str	r0, [r7, #4]
 80068f0:	460b      	mov	r3, r1
 80068f2:	807b      	strh	r3, [r7, #2]
    [..]
    This subsection provides a set of functions allowing to control the UART.
     (+) HAL_UART_ReceiverTimeout_Config() API allows to configure the receiver timeout value on the fly
     (+) HAL_UART_EnableReceiverTimeout() API enables the receiver timeout feature
     (+) HAL_UART_DisableReceiverTimeout() API disables the receiver timeout feature
     (+) HAL_MultiProcessor_EnableMuteMode() API enables mute mode
 80068f4:	bf00      	nop
 80068f6:	370c      	adds	r7, #12
 80068f8:	46bd      	mov	sp, r7
 80068fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068fe:	4770      	bx	lr

08006900 <UART_SetConfig>:
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
  {
    assert_param(IS_LPUART_STOPBITS(huart->Init.StopBits));
  }
  else
 8006900:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006904:	b08a      	sub	sp, #40	; 0x28
 8006906:	af00      	add	r7, sp, #0
 8006908:	60f8      	str	r0, [r7, #12]
  {
    assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
    assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
  }

 800690a:	2300      	movs	r3, #0
 800690c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;

  if (!(UART_INSTANCE_LOWPOWER(huart)))
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	689a      	ldr	r2, [r3, #8]
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	691b      	ldr	r3, [r3, #16]
 8006918:	431a      	orrs	r2, r3
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	695b      	ldr	r3, [r3, #20]
 800691e:	431a      	orrs	r2, r3
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	69db      	ldr	r3, [r3, #28]
 8006924:	4313      	orrs	r3, r2
 8006926:	627b      	str	r3, [r7, #36]	; 0x24
  }
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	681a      	ldr	r2, [r3, #0]
 800692e:	4ba4      	ldr	r3, [pc, #656]	; (8006bc0 <UART_SetConfig+0x2c0>)
 8006930:	4013      	ands	r3, r2
 8006932:	68fa      	ldr	r2, [r7, #12]
 8006934:	6812      	ldr	r2, [r2, #0]
 8006936:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006938:	430b      	orrs	r3, r1
 800693a:	6013      	str	r3, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	685b      	ldr	r3, [r3, #4]
 8006942:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	68da      	ldr	r2, [r3, #12]
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	430a      	orrs	r2, r1
 8006950:	605a      	str	r2, [r3, #4]
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);

  /* Check LPUART instance */
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	699b      	ldr	r3, [r3, #24]
 8006956:	627b      	str	r3, [r7, #36]	; 0x24
  if (UART_INSTANCE_LOWPOWER(huart))
  {
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	4a99      	ldr	r2, [pc, #612]	; (8006bc4 <UART_SetConfig+0x2c4>)
 800695e:	4293      	cmp	r3, r2
 8006960:	d004      	beq.n	800696c <UART_SetConfig+0x6c>
    /* Retrieve frequency clock */
    switch (clocksource)
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	6a1b      	ldr	r3, [r3, #32]
 8006966:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006968:	4313      	orrs	r3, r2
 800696a:	627b      	str	r3, [r7, #36]	; 0x24
    {
      case UART_CLOCKSOURCE_PCLK1:
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	689b      	ldr	r3, [r3, #8]
 8006972:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800697c:	430a      	orrs	r2, r1
 800697e:	609a      	str	r2, [r3, #8]
        break;
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
        break;
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	4a90      	ldr	r2, [pc, #576]	; (8006bc8 <UART_SetConfig+0x2c8>)
 8006986:	4293      	cmp	r3, r2
 8006988:	d126      	bne.n	80069d8 <UART_SetConfig+0xd8>
 800698a:	4b90      	ldr	r3, [pc, #576]	; (8006bcc <UART_SetConfig+0x2cc>)
 800698c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006990:	f003 0303 	and.w	r3, r3, #3
 8006994:	2b03      	cmp	r3, #3
 8006996:	d81b      	bhi.n	80069d0 <UART_SetConfig+0xd0>
 8006998:	a201      	add	r2, pc, #4	; (adr r2, 80069a0 <UART_SetConfig+0xa0>)
 800699a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800699e:	bf00      	nop
 80069a0:	080069b1 	.word	0x080069b1
 80069a4:	080069c1 	.word	0x080069c1
 80069a8:	080069b9 	.word	0x080069b9
 80069ac:	080069c9 	.word	0x080069c9
 80069b0:	2301      	movs	r3, #1
 80069b2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80069b6:	e116      	b.n	8006be6 <UART_SetConfig+0x2e6>
 80069b8:	2302      	movs	r3, #2
 80069ba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80069be:	e112      	b.n	8006be6 <UART_SetConfig+0x2e6>
 80069c0:	2304      	movs	r3, #4
 80069c2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80069c6:	e10e      	b.n	8006be6 <UART_SetConfig+0x2e6>
 80069c8:	2308      	movs	r3, #8
 80069ca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80069ce:	e10a      	b.n	8006be6 <UART_SetConfig+0x2e6>
 80069d0:	2310      	movs	r3, #16
 80069d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80069d6:	e106      	b.n	8006be6 <UART_SetConfig+0x2e6>
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	4a7c      	ldr	r2, [pc, #496]	; (8006bd0 <UART_SetConfig+0x2d0>)
 80069de:	4293      	cmp	r3, r2
 80069e0:	d138      	bne.n	8006a54 <UART_SetConfig+0x154>
 80069e2:	4b7a      	ldr	r3, [pc, #488]	; (8006bcc <UART_SetConfig+0x2cc>)
 80069e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80069e8:	f003 030c 	and.w	r3, r3, #12
 80069ec:	2b0c      	cmp	r3, #12
 80069ee:	d82d      	bhi.n	8006a4c <UART_SetConfig+0x14c>
 80069f0:	a201      	add	r2, pc, #4	; (adr r2, 80069f8 <UART_SetConfig+0xf8>)
 80069f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069f6:	bf00      	nop
 80069f8:	08006a2d 	.word	0x08006a2d
 80069fc:	08006a4d 	.word	0x08006a4d
 8006a00:	08006a4d 	.word	0x08006a4d
 8006a04:	08006a4d 	.word	0x08006a4d
 8006a08:	08006a3d 	.word	0x08006a3d
 8006a0c:	08006a4d 	.word	0x08006a4d
 8006a10:	08006a4d 	.word	0x08006a4d
 8006a14:	08006a4d 	.word	0x08006a4d
 8006a18:	08006a35 	.word	0x08006a35
 8006a1c:	08006a4d 	.word	0x08006a4d
 8006a20:	08006a4d 	.word	0x08006a4d
 8006a24:	08006a4d 	.word	0x08006a4d
 8006a28:	08006a45 	.word	0x08006a45
 8006a2c:	2300      	movs	r3, #0
 8006a2e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006a32:	e0d8      	b.n	8006be6 <UART_SetConfig+0x2e6>
 8006a34:	2302      	movs	r3, #2
 8006a36:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006a3a:	e0d4      	b.n	8006be6 <UART_SetConfig+0x2e6>
 8006a3c:	2304      	movs	r3, #4
 8006a3e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006a42:	e0d0      	b.n	8006be6 <UART_SetConfig+0x2e6>
 8006a44:	2308      	movs	r3, #8
 8006a46:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006a4a:	e0cc      	b.n	8006be6 <UART_SetConfig+0x2e6>
 8006a4c:	2310      	movs	r3, #16
 8006a4e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006a52:	e0c8      	b.n	8006be6 <UART_SetConfig+0x2e6>
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	4a5e      	ldr	r2, [pc, #376]	; (8006bd4 <UART_SetConfig+0x2d4>)
 8006a5a:	4293      	cmp	r3, r2
 8006a5c:	d125      	bne.n	8006aaa <UART_SetConfig+0x1aa>
 8006a5e:	4b5b      	ldr	r3, [pc, #364]	; (8006bcc <UART_SetConfig+0x2cc>)
 8006a60:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a64:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006a68:	2b30      	cmp	r3, #48	; 0x30
 8006a6a:	d016      	beq.n	8006a9a <UART_SetConfig+0x19a>
 8006a6c:	2b30      	cmp	r3, #48	; 0x30
 8006a6e:	d818      	bhi.n	8006aa2 <UART_SetConfig+0x1a2>
 8006a70:	2b20      	cmp	r3, #32
 8006a72:	d00a      	beq.n	8006a8a <UART_SetConfig+0x18a>
 8006a74:	2b20      	cmp	r3, #32
 8006a76:	d814      	bhi.n	8006aa2 <UART_SetConfig+0x1a2>
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d002      	beq.n	8006a82 <UART_SetConfig+0x182>
 8006a7c:	2b10      	cmp	r3, #16
 8006a7e:	d008      	beq.n	8006a92 <UART_SetConfig+0x192>
 8006a80:	e00f      	b.n	8006aa2 <UART_SetConfig+0x1a2>
 8006a82:	2300      	movs	r3, #0
 8006a84:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006a88:	e0ad      	b.n	8006be6 <UART_SetConfig+0x2e6>
 8006a8a:	2302      	movs	r3, #2
 8006a8c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006a90:	e0a9      	b.n	8006be6 <UART_SetConfig+0x2e6>
 8006a92:	2304      	movs	r3, #4
 8006a94:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006a98:	e0a5      	b.n	8006be6 <UART_SetConfig+0x2e6>
 8006a9a:	2308      	movs	r3, #8
 8006a9c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006aa0:	e0a1      	b.n	8006be6 <UART_SetConfig+0x2e6>
 8006aa2:	2310      	movs	r3, #16
 8006aa4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006aa8:	e09d      	b.n	8006be6 <UART_SetConfig+0x2e6>
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	4a4a      	ldr	r2, [pc, #296]	; (8006bd8 <UART_SetConfig+0x2d8>)
 8006ab0:	4293      	cmp	r3, r2
 8006ab2:	d125      	bne.n	8006b00 <UART_SetConfig+0x200>
 8006ab4:	4b45      	ldr	r3, [pc, #276]	; (8006bcc <UART_SetConfig+0x2cc>)
 8006ab6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006aba:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8006abe:	2bc0      	cmp	r3, #192	; 0xc0
 8006ac0:	d016      	beq.n	8006af0 <UART_SetConfig+0x1f0>
 8006ac2:	2bc0      	cmp	r3, #192	; 0xc0
 8006ac4:	d818      	bhi.n	8006af8 <UART_SetConfig+0x1f8>
 8006ac6:	2b80      	cmp	r3, #128	; 0x80
 8006ac8:	d00a      	beq.n	8006ae0 <UART_SetConfig+0x1e0>
 8006aca:	2b80      	cmp	r3, #128	; 0x80
 8006acc:	d814      	bhi.n	8006af8 <UART_SetConfig+0x1f8>
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d002      	beq.n	8006ad8 <UART_SetConfig+0x1d8>
 8006ad2:	2b40      	cmp	r3, #64	; 0x40
 8006ad4:	d008      	beq.n	8006ae8 <UART_SetConfig+0x1e8>
 8006ad6:	e00f      	b.n	8006af8 <UART_SetConfig+0x1f8>
 8006ad8:	2300      	movs	r3, #0
 8006ada:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006ade:	e082      	b.n	8006be6 <UART_SetConfig+0x2e6>
 8006ae0:	2302      	movs	r3, #2
 8006ae2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006ae6:	e07e      	b.n	8006be6 <UART_SetConfig+0x2e6>
 8006ae8:	2304      	movs	r3, #4
 8006aea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006aee:	e07a      	b.n	8006be6 <UART_SetConfig+0x2e6>
 8006af0:	2308      	movs	r3, #8
 8006af2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006af6:	e076      	b.n	8006be6 <UART_SetConfig+0x2e6>
 8006af8:	2310      	movs	r3, #16
 8006afa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006afe:	e072      	b.n	8006be6 <UART_SetConfig+0x2e6>
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	4a35      	ldr	r2, [pc, #212]	; (8006bdc <UART_SetConfig+0x2dc>)
 8006b06:	4293      	cmp	r3, r2
 8006b08:	d12a      	bne.n	8006b60 <UART_SetConfig+0x260>
 8006b0a:	4b30      	ldr	r3, [pc, #192]	; (8006bcc <UART_SetConfig+0x2cc>)
 8006b0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006b10:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006b14:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006b18:	d01a      	beq.n	8006b50 <UART_SetConfig+0x250>
 8006b1a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006b1e:	d81b      	bhi.n	8006b58 <UART_SetConfig+0x258>
 8006b20:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006b24:	d00c      	beq.n	8006b40 <UART_SetConfig+0x240>
 8006b26:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006b2a:	d815      	bhi.n	8006b58 <UART_SetConfig+0x258>
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d003      	beq.n	8006b38 <UART_SetConfig+0x238>
 8006b30:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006b34:	d008      	beq.n	8006b48 <UART_SetConfig+0x248>
 8006b36:	e00f      	b.n	8006b58 <UART_SetConfig+0x258>
 8006b38:	2300      	movs	r3, #0
 8006b3a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006b3e:	e052      	b.n	8006be6 <UART_SetConfig+0x2e6>
 8006b40:	2302      	movs	r3, #2
 8006b42:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006b46:	e04e      	b.n	8006be6 <UART_SetConfig+0x2e6>
 8006b48:	2304      	movs	r3, #4
 8006b4a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006b4e:	e04a      	b.n	8006be6 <UART_SetConfig+0x2e6>
 8006b50:	2308      	movs	r3, #8
 8006b52:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006b56:	e046      	b.n	8006be6 <UART_SetConfig+0x2e6>
 8006b58:	2310      	movs	r3, #16
 8006b5a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006b5e:	e042      	b.n	8006be6 <UART_SetConfig+0x2e6>
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	4a17      	ldr	r2, [pc, #92]	; (8006bc4 <UART_SetConfig+0x2c4>)
 8006b66:	4293      	cmp	r3, r2
 8006b68:	d13a      	bne.n	8006be0 <UART_SetConfig+0x2e0>
 8006b6a:	4b18      	ldr	r3, [pc, #96]	; (8006bcc <UART_SetConfig+0x2cc>)
 8006b6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006b70:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006b74:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006b78:	d01a      	beq.n	8006bb0 <UART_SetConfig+0x2b0>
 8006b7a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006b7e:	d81b      	bhi.n	8006bb8 <UART_SetConfig+0x2b8>
 8006b80:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006b84:	d00c      	beq.n	8006ba0 <UART_SetConfig+0x2a0>
 8006b86:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006b8a:	d815      	bhi.n	8006bb8 <UART_SetConfig+0x2b8>
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d003      	beq.n	8006b98 <UART_SetConfig+0x298>
 8006b90:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006b94:	d008      	beq.n	8006ba8 <UART_SetConfig+0x2a8>
 8006b96:	e00f      	b.n	8006bb8 <UART_SetConfig+0x2b8>
 8006b98:	2300      	movs	r3, #0
 8006b9a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006b9e:	e022      	b.n	8006be6 <UART_SetConfig+0x2e6>
 8006ba0:	2302      	movs	r3, #2
 8006ba2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006ba6:	e01e      	b.n	8006be6 <UART_SetConfig+0x2e6>
 8006ba8:	2304      	movs	r3, #4
 8006baa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006bae:	e01a      	b.n	8006be6 <UART_SetConfig+0x2e6>
 8006bb0:	2308      	movs	r3, #8
 8006bb2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006bb6:	e016      	b.n	8006be6 <UART_SetConfig+0x2e6>
 8006bb8:	2310      	movs	r3, #16
 8006bba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006bbe:	e012      	b.n	8006be6 <UART_SetConfig+0x2e6>
 8006bc0:	efff69f3 	.word	0xefff69f3
 8006bc4:	40008000 	.word	0x40008000
 8006bc8:	40013800 	.word	0x40013800
 8006bcc:	40021000 	.word	0x40021000
 8006bd0:	40004400 	.word	0x40004400
 8006bd4:	40004800 	.word	0x40004800
 8006bd8:	40004c00 	.word	0x40004c00
 8006bdc:	40005000 	.word	0x40005000
 8006be0:	2310      	movs	r3, #16
 8006be2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        break;
      default:
        pclk = 0U;
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	4a9f      	ldr	r2, [pc, #636]	; (8006e68 <UART_SetConfig+0x568>)
 8006bec:	4293      	cmp	r3, r2
 8006bee:	d17a      	bne.n	8006ce6 <UART_SetConfig+0x3e6>
        ret = HAL_ERROR;
        break;
    }
 8006bf0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006bf4:	2b08      	cmp	r3, #8
 8006bf6:	d824      	bhi.n	8006c42 <UART_SetConfig+0x342>
 8006bf8:	a201      	add	r2, pc, #4	; (adr r2, 8006c00 <UART_SetConfig+0x300>)
 8006bfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bfe:	bf00      	nop
 8006c00:	08006c25 	.word	0x08006c25
 8006c04:	08006c43 	.word	0x08006c43
 8006c08:	08006c2d 	.word	0x08006c2d
 8006c0c:	08006c43 	.word	0x08006c43
 8006c10:	08006c33 	.word	0x08006c33
 8006c14:	08006c43 	.word	0x08006c43
 8006c18:	08006c43 	.word	0x08006c43
 8006c1c:	08006c43 	.word	0x08006c43
 8006c20:	08006c3b 	.word	0x08006c3b

    /* If proper clock source reported */
    if (pclk != 0U)
 8006c24:	f7fd fd9c 	bl	8004760 <HAL_RCC_GetPCLK1Freq>
 8006c28:	61f8      	str	r0, [r7, #28]
    {
 8006c2a:	e010      	b.n	8006c4e <UART_SetConfig+0x34e>
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
 8006c2c:	4b8f      	ldr	r3, [pc, #572]	; (8006e6c <UART_SetConfig+0x56c>)
 8006c2e:	61fb      	str	r3, [r7, #28]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006c30:	e00d      	b.n	8006c4e <UART_SetConfig+0x34e>

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
 8006c32:	f7fd fcfd 	bl	8004630 <HAL_RCC_GetSysClockFreq>
 8006c36:	61f8      	str	r0, [r7, #28]
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006c38:	e009      	b.n	8006c4e <UART_SetConfig+0x34e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
      {
 8006c3a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006c3e:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006c40:	e005      	b.n	8006c4e <UART_SetConfig+0x34e>
      }
      else
 8006c42:	2300      	movs	r3, #0
 8006c44:	61fb      	str	r3, [r7, #28]
      {
 8006c46:	2301      	movs	r3, #1
 8006c48:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        /* Check computed UsartDiv value is in allocated range
 8006c4c:	bf00      	nop
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
        {
 8006c4e:	69fb      	ldr	r3, [r7, #28]
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	f000 80fb 	beq.w	8006e4c <UART_SetConfig+0x54c>
        {
          ret = HAL_ERROR;
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	685a      	ldr	r2, [r3, #4]
 8006c5a:	4613      	mov	r3, r2
 8006c5c:	005b      	lsls	r3, r3, #1
 8006c5e:	4413      	add	r3, r2
 8006c60:	69fa      	ldr	r2, [r7, #28]
 8006c62:	429a      	cmp	r2, r3
 8006c64:	d305      	bcc.n	8006c72 <UART_SetConfig+0x372>
  }
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	685b      	ldr	r3, [r3, #4]
 8006c6a:	031b      	lsls	r3, r3, #12
    } /* if (pclk != 0) */
 8006c6c:	69fa      	ldr	r2, [r7, #28]
 8006c6e:	429a      	cmp	r2, r3
 8006c70:	d903      	bls.n	8006c7a <UART_SetConfig+0x37a>
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006c72:	2301      	movs	r3, #1
 8006c74:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8006c78:	e0e8      	b.n	8006e4c <UART_SetConfig+0x54c>
  {
    switch (clocksource)
    {
      case UART_CLOCKSOURCE_PCLK1:
 8006c7a:	69fb      	ldr	r3, [r7, #28]
 8006c7c:	2200      	movs	r2, #0
 8006c7e:	461c      	mov	r4, r3
 8006c80:	4615      	mov	r5, r2
 8006c82:	f04f 0200 	mov.w	r2, #0
 8006c86:	f04f 0300 	mov.w	r3, #0
 8006c8a:	022b      	lsls	r3, r5, #8
 8006c8c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8006c90:	0222      	lsls	r2, r4, #8
 8006c92:	68f9      	ldr	r1, [r7, #12]
 8006c94:	6849      	ldr	r1, [r1, #4]
 8006c96:	0849      	lsrs	r1, r1, #1
 8006c98:	2000      	movs	r0, #0
 8006c9a:	4688      	mov	r8, r1
 8006c9c:	4681      	mov	r9, r0
 8006c9e:	eb12 0a08 	adds.w	sl, r2, r8
 8006ca2:	eb43 0b09 	adc.w	fp, r3, r9
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	685b      	ldr	r3, [r3, #4]
 8006caa:	2200      	movs	r2, #0
 8006cac:	603b      	str	r3, [r7, #0]
 8006cae:	607a      	str	r2, [r7, #4]
 8006cb0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006cb4:	4650      	mov	r0, sl
 8006cb6:	4659      	mov	r1, fp
 8006cb8:	f7f9 fae2 	bl	8000280 <__aeabi_uldivmod>
 8006cbc:	4602      	mov	r2, r0
 8006cbe:	460b      	mov	r3, r1
 8006cc0:	4613      	mov	r3, r2
 8006cc2:	61bb      	str	r3, [r7, #24]
        pclk = HAL_RCC_GetPCLK1Freq();
 8006cc4:	69bb      	ldr	r3, [r7, #24]
 8006cc6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006cca:	d308      	bcc.n	8006cde <UART_SetConfig+0x3de>
 8006ccc:	69bb      	ldr	r3, [r7, #24]
 8006cce:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006cd2:	d204      	bcs.n	8006cde <UART_SetConfig+0x3de>
        break;
      case UART_CLOCKSOURCE_PCLK2:
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	69ba      	ldr	r2, [r7, #24]
 8006cda:	60da      	str	r2, [r3, #12]
 8006cdc:	e0b6      	b.n	8006e4c <UART_SetConfig+0x54c>
        pclk = HAL_RCC_GetPCLK2Freq();
        break;
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006cde:	2301      	movs	r3, #1
 8006ce0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8006ce4:	e0b2      	b.n	8006e4c <UART_SetConfig+0x54c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
        break;
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
        break;
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	69db      	ldr	r3, [r3, #28]
 8006cea:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006cee:	d15e      	bne.n	8006dae <UART_SetConfig+0x4ae>
      default:
        pclk = 0U;
 8006cf0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006cf4:	2b08      	cmp	r3, #8
 8006cf6:	d828      	bhi.n	8006d4a <UART_SetConfig+0x44a>
 8006cf8:	a201      	add	r2, pc, #4	; (adr r2, 8006d00 <UART_SetConfig+0x400>)
 8006cfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cfe:	bf00      	nop
 8006d00:	08006d25 	.word	0x08006d25
 8006d04:	08006d2d 	.word	0x08006d2d
 8006d08:	08006d35 	.word	0x08006d35
 8006d0c:	08006d4b 	.word	0x08006d4b
 8006d10:	08006d3b 	.word	0x08006d3b
 8006d14:	08006d4b 	.word	0x08006d4b
 8006d18:	08006d4b 	.word	0x08006d4b
 8006d1c:	08006d4b 	.word	0x08006d4b
 8006d20:	08006d43 	.word	0x08006d43
        ret = HAL_ERROR;
        break;
    }
 8006d24:	f7fd fd1c 	bl	8004760 <HAL_RCC_GetPCLK1Freq>
 8006d28:	61f8      	str	r0, [r7, #28]

 8006d2a:	e014      	b.n	8006d56 <UART_SetConfig+0x456>
    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006d2c:	f7fd fd2e 	bl	800478c <HAL_RCC_GetPCLK2Freq>
 8006d30:	61f8      	str	r0, [r7, #28]
    {
 8006d32:	e010      	b.n	8006d56 <UART_SetConfig+0x456>
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006d34:	4b4d      	ldr	r3, [pc, #308]	; (8006e6c <UART_SetConfig+0x56c>)
 8006d36:	61fb      	str	r3, [r7, #28]
#else
 8006d38:	e00d      	b.n	8006d56 <UART_SetConfig+0x456>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
 8006d3a:	f7fd fc79 	bl	8004630 <HAL_RCC_GetSysClockFreq>
 8006d3e:	61f8      	str	r0, [r7, #28]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006d40:	e009      	b.n	8006d56 <UART_SetConfig+0x456>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006d42:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006d46:	61fb      	str	r3, [r7, #28]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006d48:	e005      	b.n	8006d56 <UART_SetConfig+0x456>
        huart->Instance->BRR = brrtemp;
      }
 8006d4a:	2300      	movs	r3, #0
 8006d4c:	61fb      	str	r3, [r7, #28]
      else
 8006d4e:	2301      	movs	r3, #1
 8006d50:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
      {
 8006d54:	bf00      	nop
        ret = HAL_ERROR;
      }
    }
  }
 8006d56:	69fb      	ldr	r3, [r7, #28]
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d077      	beq.n	8006e4c <UART_SetConfig+0x54c>
  else
  {
    switch (clocksource)
    {
      case UART_CLOCKSOURCE_PCLK1:
 8006d5c:	69fb      	ldr	r3, [r7, #28]
 8006d5e:	005a      	lsls	r2, r3, #1
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	685b      	ldr	r3, [r3, #4]
 8006d64:	085b      	lsrs	r3, r3, #1
 8006d66:	441a      	add	r2, r3
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	685b      	ldr	r3, [r3, #4]
 8006d6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d70:	61bb      	str	r3, [r7, #24]
        pclk = HAL_RCC_GetPCLK1Freq();
        break;
 8006d72:	69bb      	ldr	r3, [r7, #24]
 8006d74:	2b0f      	cmp	r3, #15
 8006d76:	d916      	bls.n	8006da6 <UART_SetConfig+0x4a6>
 8006d78:	69bb      	ldr	r3, [r7, #24]
 8006d7a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006d7e:	d212      	bcs.n	8006da6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006d80:	69bb      	ldr	r3, [r7, #24]
 8006d82:	b29b      	uxth	r3, r3
 8006d84:	f023 030f 	bic.w	r3, r3, #15
 8006d88:	82fb      	strh	r3, [r7, #22]
        break;
 8006d8a:	69bb      	ldr	r3, [r7, #24]
 8006d8c:	085b      	lsrs	r3, r3, #1
 8006d8e:	b29b      	uxth	r3, r3
 8006d90:	f003 0307 	and.w	r3, r3, #7
 8006d94:	b29a      	uxth	r2, r3
 8006d96:	8afb      	ldrh	r3, [r7, #22]
 8006d98:	4313      	orrs	r3, r2
 8006d9a:	82fb      	strh	r3, [r7, #22]
      case UART_CLOCKSOURCE_HSI:
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	8afa      	ldrh	r2, [r7, #22]
 8006da2:	60da      	str	r2, [r3, #12]
 8006da4:	e052      	b.n	8006e4c <UART_SetConfig+0x54c>
        pclk = (uint32_t) HSI_VALUE;
        break;
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006da6:	2301      	movs	r3, #1
 8006da8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8006dac:	e04e      	b.n	8006e4c <UART_SetConfig+0x54c>
        break;
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
        break;
      default:
        pclk = 0U;
 8006dae:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006db2:	2b08      	cmp	r3, #8
 8006db4:	d827      	bhi.n	8006e06 <UART_SetConfig+0x506>
 8006db6:	a201      	add	r2, pc, #4	; (adr r2, 8006dbc <UART_SetConfig+0x4bc>)
 8006db8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006dbc:	08006de1 	.word	0x08006de1
 8006dc0:	08006de9 	.word	0x08006de9
 8006dc4:	08006df1 	.word	0x08006df1
 8006dc8:	08006e07 	.word	0x08006e07
 8006dcc:	08006df7 	.word	0x08006df7
 8006dd0:	08006e07 	.word	0x08006e07
 8006dd4:	08006e07 	.word	0x08006e07
 8006dd8:	08006e07 	.word	0x08006e07
 8006ddc:	08006dff 	.word	0x08006dff
        ret = HAL_ERROR;
        break;
    }
 8006de0:	f7fd fcbe 	bl	8004760 <HAL_RCC_GetPCLK1Freq>
 8006de4:	61f8      	str	r0, [r7, #28]

 8006de6:	e014      	b.n	8006e12 <UART_SetConfig+0x512>
    if (pclk != 0U)
    {
 8006de8:	f7fd fcd0 	bl	800478c <HAL_RCC_GetPCLK2Freq>
 8006dec:	61f8      	str	r0, [r7, #28]
      /* USARTDIV must be greater than or equal to 0d16 */
 8006dee:	e010      	b.n	8006e12 <UART_SetConfig+0x512>
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006df0:	4b1e      	ldr	r3, [pc, #120]	; (8006e6c <UART_SetConfig+0x56c>)
 8006df2:	61fb      	str	r3, [r7, #28]
#else
 8006df4:	e00d      	b.n	8006e12 <UART_SetConfig+0x512>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
 8006df6:	f7fd fc1b 	bl	8004630 <HAL_RCC_GetSysClockFreq>
 8006dfa:	61f8      	str	r0, [r7, #28]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006dfc:	e009      	b.n	8006e12 <UART_SetConfig+0x512>
      {
        huart->Instance->BRR = usartdiv;
 8006dfe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006e02:	61fb      	str	r3, [r7, #28]
      }
 8006e04:	e005      	b.n	8006e12 <UART_SetConfig+0x512>
      else
      {
 8006e06:	2300      	movs	r3, #0
 8006e08:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006e0a:	2301      	movs	r3, #1
 8006e0c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
      }
 8006e10:	bf00      	nop
    }
  }

 8006e12:	69fb      	ldr	r3, [r7, #28]
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d019      	beq.n	8006e4c <UART_SetConfig+0x54c>
#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	685b      	ldr	r3, [r3, #4]
 8006e1c:	085a      	lsrs	r2, r3, #1
 8006e1e:	69fb      	ldr	r3, [r7, #28]
 8006e20:	441a      	add	r2, r3
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	685b      	ldr	r3, [r3, #4]
 8006e26:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e2a:	61bb      	str	r3, [r7, #24]
  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006e2c:	69bb      	ldr	r3, [r7, #24]
 8006e2e:	2b0f      	cmp	r3, #15
 8006e30:	d909      	bls.n	8006e46 <UART_SetConfig+0x546>
 8006e32:	69bb      	ldr	r3, [r7, #24]
 8006e34:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006e38:	d205      	bcs.n	8006e46 <UART_SetConfig+0x546>
  huart->TxISR = NULL;

 8006e3a:	69bb      	ldr	r3, [r7, #24]
 8006e3c:	b29a      	uxth	r2, r3
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	60da      	str	r2, [r3, #12]
 8006e44:	e002      	b.n	8006e4c <UART_SetConfig+0x54c>
  return ret;
}

/**
 8006e46:	2301      	movs	r3, #1
 8006e48:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
  {
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	2200      	movs	r2, #0
 8006e50:	665a      	str	r2, [r3, #100]	; 0x64
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	2200      	movs	r2, #0
 8006e56:	669a      	str	r2, [r3, #104]	; 0x68
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
  }
 8006e58:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22

 8006e5c:	4618      	mov	r0, r3
 8006e5e:	3728      	adds	r7, #40	; 0x28
 8006e60:	46bd      	mov	sp, r7
 8006e62:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006e66:	bf00      	nop
 8006e68:	40008000 	.word	0x40008000
 8006e6c:	00f42400 	.word	0x00f42400

08006e70 <UART_AdvFeatureConfig>:
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
  }

  /* if required, configure data inversion */
 8006e70:	b480      	push	{r7}
 8006e72:	b083      	sub	sp, #12
 8006e74:	af00      	add	r7, sp, #0
 8006e76:	6078      	str	r0, [r7, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
  }
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e7c:	f003 0301 	and.w	r3, r3, #1
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d00a      	beq.n	8006e9a <UART_AdvFeatureConfig+0x2a>

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	685b      	ldr	r3, [r3, #4]
 8006e8a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	430a      	orrs	r2, r1
 8006e98:	605a      	str	r2, [r3, #4]
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
  }
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e9e:	f003 0302 	and.w	r3, r3, #2
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d00a      	beq.n	8006ebc <UART_AdvFeatureConfig+0x4c>

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	685b      	ldr	r3, [r3, #4]
 8006eac:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	430a      	orrs	r2, r1
 8006eba:	605a      	str	r2, [r3, #4]
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
  }
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ec0:	f003 0304 	and.w	r3, r3, #4
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d00a      	beq.n	8006ede <UART_AdvFeatureConfig+0x6e>

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	685b      	ldr	r3, [r3, #4]
 8006ece:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	430a      	orrs	r2, r1
 8006edc:	605a      	str	r2, [r3, #4]
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
  }
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ee2:	f003 0308 	and.w	r3, r3, #8
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d00a      	beq.n	8006f00 <UART_AdvFeatureConfig+0x90>

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	685b      	ldr	r3, [r3, #4]
 8006ef0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	430a      	orrs	r2, r1
 8006efe:	605a      	str	r2, [r3, #4]
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f04:	f003 0310 	and.w	r3, r3, #16
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d00a      	beq.n	8006f22 <UART_AdvFeatureConfig+0xb2>
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
    {
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	689b      	ldr	r3, [r3, #8]
 8006f12:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	430a      	orrs	r2, r1
 8006f20:	609a      	str	r2, [r3, #8]
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
    }
  }
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f26:	f003 0320 	and.w	r3, r3, #32
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d00a      	beq.n	8006f44 <UART_AdvFeatureConfig+0xd4>

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	689b      	ldr	r3, [r3, #8]
 8006f34:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	430a      	orrs	r2, r1
 8006f42:	609a      	str	r2, [r3, #8]
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
  }
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d01a      	beq.n	8006f86 <UART_AdvFeatureConfig+0x116>
}

/**
  * @brief Check the UART Idle State.
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	685b      	ldr	r3, [r3, #4]
 8006f56:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	430a      	orrs	r2, r1
 8006f64:	605a      	str	r2, [r3, #4]
  * @param huart UART handle.
  * @retval HAL status
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f6a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006f6e:	d10a      	bne.n	8006f86 <UART_AdvFeatureConfig+0x116>
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	685b      	ldr	r3, [r3, #4]
 8006f76:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	430a      	orrs	r2, r1
 8006f84:	605a      	str	r2, [r3, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;

 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d00a      	beq.n	8006fa8 <UART_AdvFeatureConfig+0x138>
  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();

 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	685b      	ldr	r3, [r3, #4]
 8006f98:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	430a      	orrs	r2, r1
 8006fa6:	605a      	str	r2, [r3, #4]
  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006fa8:	bf00      	nop
 8006faa:	370c      	adds	r7, #12
 8006fac:	46bd      	mov	sp, r7
 8006fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb2:	4770      	bx	lr

08006fb4 <UART_CheckIdleState>:
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
    }
  }
 8006fb4:	b580      	push	{r7, lr}
 8006fb6:	b086      	sub	sp, #24
 8006fb8:	af02      	add	r7, sp, #8
 8006fba:	6078      	str	r0, [r7, #4]

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
  {
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	2200      	movs	r2, #0
 8006fc0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
    {
 8006fc4:	f7fb f83a 	bl	800203c <HAL_GetTick>
 8006fc8:	60f8      	str	r0, [r7, #12]
      /* Timeout occurred */
      return HAL_TIMEOUT;
    }
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	f003 0308 	and.w	r3, r3, #8
 8006fd4:	2b08      	cmp	r3, #8
 8006fd6:	d10e      	bne.n	8006ff6 <UART_CheckIdleState+0x42>
  }

  /* Initialize the UART State */
 8006fd8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006fdc:	9300      	str	r3, [sp, #0]
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	2200      	movs	r2, #0
 8006fe2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006fe6:	6878      	ldr	r0, [r7, #4]
 8006fe8:	f000 f82d 	bl	8007046 <UART_WaitOnFlagUntilTimeout>
 8006fec:	4603      	mov	r3, r0
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d001      	beq.n	8006ff6 <UART_CheckIdleState+0x42>
  huart->gState = HAL_UART_STATE_READY;
  huart->RxState = HAL_UART_STATE_READY;
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ff2:	2303      	movs	r3, #3
 8006ff4:	e023      	b.n	800703e <UART_CheckIdleState+0x8a>

  __HAL_UNLOCK(huart);

  return HAL_OK;
}
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	f003 0304 	and.w	r3, r3, #4
 8007000:	2b04      	cmp	r3, #4
 8007002:	d10e      	bne.n	8007022 <UART_CheckIdleState+0x6e>

/**
  * @brief  Handle UART Communication Timeout.
 8007004:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007008:	9300      	str	r3, [sp, #0]
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	2200      	movs	r2, #0
 800700e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007012:	6878      	ldr	r0, [r7, #4]
 8007014:	f000 f817 	bl	8007046 <UART_WaitOnFlagUntilTimeout>
 8007018:	4603      	mov	r3, r0
 800701a:	2b00      	cmp	r3, #0
 800701c:	d001      	beq.n	8007022 <UART_CheckIdleState+0x6e>
  * @param huart     UART handle.
  * @param Flag      Specifies the UART flag to check
  * @param Status    Flag status (SET or RESET)
 800701e:	2303      	movs	r3, #3
 8007020:	e00d      	b.n	800703e <UART_CheckIdleState+0x8a>
  * @param Tickstart Tick start value
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	2220      	movs	r2, #32
 8007026:	679a      	str	r2, [r3, #120]	; 0x78
                                              uint32_t Tickstart, uint32_t Timeout)
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	2220      	movs	r2, #32
 800702c:	67da      	str	r2, [r3, #124]	; 0x7c
{
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	2200      	movs	r2, #0
 8007032:	661a      	str	r2, [r3, #96]	; 0x60
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	2200      	movs	r2, #0
 8007038:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74
  {
    /* Check for the Timeout */
 800703c:	2300      	movs	r3, #0
    if (Timeout != HAL_MAX_DELAY)
 800703e:	4618      	mov	r0, r3
 8007040:	3710      	adds	r7, #16
 8007042:	46bd      	mov	sp, r7
 8007044:	bd80      	pop	{r7, pc}

08007046 <UART_WaitOnFlagUntilTimeout>:
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);

        huart->gState = HAL_UART_STATE_READY;
        huart->RxState = HAL_UART_STATE_READY;
 8007046:	b580      	push	{r7, lr}
 8007048:	b09c      	sub	sp, #112	; 0x70
 800704a:	af00      	add	r7, sp, #0
 800704c:	60f8      	str	r0, [r7, #12]
 800704e:	60b9      	str	r1, [r7, #8]
 8007050:	603b      	str	r3, [r7, #0]
 8007052:	4613      	mov	r3, r2
 8007054:	71fb      	strb	r3, [r7, #7]

        __HAL_UNLOCK(huart);
 8007056:	e0a5      	b.n	80071a4 <UART_WaitOnFlagUntilTimeout+0x15e>

        return HAL_TIMEOUT;
      }
 8007058:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800705a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800705e:	f000 80a1 	beq.w	80071a4 <UART_WaitOnFlagUntilTimeout+0x15e>

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007062:	f7fa ffeb 	bl	800203c <HAL_GetTick>
 8007066:	4602      	mov	r2, r0
 8007068:	683b      	ldr	r3, [r7, #0]
 800706a:	1ad3      	subs	r3, r2, r3
 800706c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800706e:	429a      	cmp	r2, r3
 8007070:	d302      	bcc.n	8007078 <UART_WaitOnFlagUntilTimeout+0x32>
 8007072:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007074:	2b00      	cmp	r3, #0
 8007076:	d13e      	bne.n	80070f6 <UART_WaitOnFlagUntilTimeout+0xb0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800707e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007080:	e853 3f00 	ldrex	r3, [r3]
 8007084:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8007086:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007088:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800708c:	667b      	str	r3, [r7, #100]	; 0x64
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	461a      	mov	r2, r3
 8007094:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007096:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007098:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800709a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800709c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800709e:	e841 2300 	strex	r3, r2, [r1]
 80070a2:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80070a4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d1e6      	bne.n	8007078 <UART_WaitOnFlagUntilTimeout+0x32>
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	3308      	adds	r3, #8
 80070b0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80070b4:	e853 3f00 	ldrex	r3, [r3]
 80070b8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80070ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070bc:	f023 0301 	bic.w	r3, r3, #1
 80070c0:	663b      	str	r3, [r7, #96]	; 0x60
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	3308      	adds	r3, #8
 80070c8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80070ca:	64ba      	str	r2, [r7, #72]	; 0x48
 80070cc:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070ce:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80070d0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80070d2:	e841 2300 	strex	r3, r2, [r1]
 80070d6:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80070d8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d1e5      	bne.n	80070aa <UART_WaitOnFlagUntilTimeout+0x64>
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	2220      	movs	r2, #32
 80070e2:	679a      	str	r2, [r3, #120]	; 0x78
#endif
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	2220      	movs	r2, #32
 80070e8:	67da      	str	r2, [r3, #124]	; 0x7c
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);

 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	2200      	movs	r2, #0
 80070ee:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74
          huart->gState = HAL_UART_STATE_READY;
          huart->RxState = HAL_UART_STATE_READY;
 80070f2:	2303      	movs	r3, #3
 80070f4:	e067      	b.n	80071c6 <UART_WaitOnFlagUntilTimeout+0x180>
          huart->ErrorCode = HAL_UART_ERROR_RTO;

          /* Process Unlocked */
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	f003 0304 	and.w	r3, r3, #4
 8007100:	2b00      	cmp	r3, #0
 8007102:	d04f      	beq.n	80071a4 <UART_WaitOnFlagUntilTimeout+0x15e>
          __HAL_UNLOCK(huart);

 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	69db      	ldr	r3, [r3, #28]
 800710a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800710e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007112:	d147      	bne.n	80071a4 <UART_WaitOnFlagUntilTimeout+0x15e>
          return HAL_TIMEOUT;
        }
      }
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800711c:	621a      	str	r2, [r3, #32]
  return HAL_OK;
}

/**
  * @brief  Start Receive operation in interrupt mode.
  * @note   This function could be called by all HAL UART API providing reception in Interrupt mode.
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007124:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007126:	e853 3f00 	ldrex	r3, [r3]
 800712a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800712c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800712e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007132:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	461a      	mov	r2, r3
 800713a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800713c:	637b      	str	r3, [r7, #52]	; 0x34
 800713e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007140:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007142:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007144:	e841 2300 	strex	r3, r2, [r1]
 8007148:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800714a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800714c:	2b00      	cmp	r3, #0
 800714e:	d1e6      	bne.n	800711e <UART_WaitOnFlagUntilTimeout+0xd8>
  * @note   When calling this function, parameters validity is considered as already checked,
  *         i.e. Rx State, buffer address, ...
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	3308      	adds	r3, #8
 8007156:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007158:	697b      	ldr	r3, [r7, #20]
 800715a:	e853 3f00 	ldrex	r3, [r3]
 800715e:	613b      	str	r3, [r7, #16]
   return(result);
 8007160:	693b      	ldr	r3, [r7, #16]
 8007162:	f023 0301 	bic.w	r3, r3, #1
 8007166:	66bb      	str	r3, [r7, #104]	; 0x68
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	3308      	adds	r3, #8
 800716e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007170:	623a      	str	r2, [r7, #32]
 8007172:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007174:	69f9      	ldr	r1, [r7, #28]
 8007176:	6a3a      	ldr	r2, [r7, #32]
 8007178:	e841 2300 	strex	r3, r2, [r1]
 800717c:	61bb      	str	r3, [r7, #24]
   return(result);
 800717e:	69bb      	ldr	r3, [r7, #24]
 8007180:	2b00      	cmp	r3, #0
 8007182:	d1e5      	bne.n	8007150 <UART_WaitOnFlagUntilTimeout+0x10a>
  *         UART Handle is assumed as Locked.
  * @param  huart UART handle.
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	2220      	movs	r2, #32
 8007188:	679a      	str	r2, [r3, #120]	; 0x78
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	2220      	movs	r2, #32
 800718e:	67da      	str	r2, [r3, #124]	; 0x7c
  * @param  Size  Amount of data elements (u8 or u16) to be received.
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	2220      	movs	r2, #32
 8007194:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	2200      	movs	r2, #0
 800719c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74
{
  huart->pRxBuffPtr  = pData;
 80071a0:	2303      	movs	r3, #3
 80071a2:	e010      	b.n	80071c6 <UART_WaitOnFlagUntilTimeout+0x180>
        __HAL_UNLOCK(huart);
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	69da      	ldr	r2, [r3, #28]
 80071aa:	68bb      	ldr	r3, [r7, #8]
 80071ac:	4013      	ands	r3, r2
 80071ae:	68ba      	ldr	r2, [r7, #8]
 80071b0:	429a      	cmp	r2, r3
 80071b2:	bf0c      	ite	eq
 80071b4:	2301      	moveq	r3, #1
 80071b6:	2300      	movne	r3, #0
 80071b8:	b2db      	uxtb	r3, r3
 80071ba:	461a      	mov	r2, r3
 80071bc:	79fb      	ldrb	r3, [r7, #7]
 80071be:	429a      	cmp	r2, r3
 80071c0:	f43f af4a 	beq.w	8007058 <UART_WaitOnFlagUntilTimeout+0x12>
  huart->RxXferSize  = Size;
  huart->RxXferCount = Size;
  huart->RxISR       = NULL;

  /* Computation of UART mask to apply to RDR register */
 80071c4:	2300      	movs	r3, #0
  UART_MASK_COMPUTATION(huart);
 80071c6:	4618      	mov	r0, r3
 80071c8:	3770      	adds	r7, #112	; 0x70
 80071ca:	46bd      	mov	sp, r7
 80071cc:	bd80      	pop	{r7, pc}
	...

080071d0 <UART_Start_Receive_IT>:
  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
    {
 80071d0:	b480      	push	{r7}
 80071d2:	b097      	sub	sp, #92	; 0x5c
 80071d4:	af00      	add	r7, sp, #0
 80071d6:	60f8      	str	r0, [r7, #12]
 80071d8:	60b9      	str	r1, [r7, #8]
 80071da:	4613      	mov	r3, r2
 80071dc:	80fb      	strh	r3, [r7, #6]
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	68ba      	ldr	r2, [r7, #8]
 80071e2:	655a      	str	r2, [r3, #84]	; 0x54
    }
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	88fa      	ldrh	r2, [r7, #6]
 80071e8:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    else
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	88fa      	ldrh	r2, [r7, #6]
 80071f0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    {
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	2200      	movs	r2, #0
 80071f8:	665a      	str	r2, [r3, #100]	; 0x64
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
    }

 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	689b      	ldr	r3, [r3, #8]
 80071fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007202:	d10e      	bne.n	8007222 <UART_Start_Receive_IT+0x52>
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	691b      	ldr	r3, [r3, #16]
 8007208:	2b00      	cmp	r3, #0
 800720a:	d105      	bne.n	8007218 <UART_Start_Receive_IT+0x48>
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	f240 12ff 	movw	r2, #511	; 0x1ff
 8007212:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007216:	e02d      	b.n	8007274 <UART_Start_Receive_IT+0xa4>
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	22ff      	movs	r2, #255	; 0xff
 800721c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007220:	e028      	b.n	8007274 <UART_Start_Receive_IT+0xa4>
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	689b      	ldr	r3, [r3, #8]
 8007226:	2b00      	cmp	r3, #0
 8007228:	d10d      	bne.n	8007246 <UART_Start_Receive_IT+0x76>
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	691b      	ldr	r3, [r3, #16]
 800722e:	2b00      	cmp	r3, #0
 8007230:	d104      	bne.n	800723c <UART_Start_Receive_IT+0x6c>
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	22ff      	movs	r2, #255	; 0xff
 8007236:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800723a:	e01b      	b.n	8007274 <UART_Start_Receive_IT+0xa4>
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	227f      	movs	r2, #127	; 0x7f
 8007240:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007244:	e016      	b.n	8007274 <UART_Start_Receive_IT+0xa4>
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	689b      	ldr	r3, [r3, #8]
 800724a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800724e:	d10d      	bne.n	800726c <UART_Start_Receive_IT+0x9c>
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	691b      	ldr	r3, [r3, #16]
 8007254:	2b00      	cmp	r3, #0
 8007256:	d104      	bne.n	8007262 <UART_Start_Receive_IT+0x92>
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	227f      	movs	r2, #127	; 0x7f
 800725c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007260:	e008      	b.n	8007274 <UART_Start_Receive_IT+0xa4>
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	223f      	movs	r2, #63	; 0x3f
 8007266:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800726a:	e003      	b.n	8007274 <UART_Start_Receive_IT+0xa4>
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	2200      	movs	r2, #0
 8007270:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    __HAL_UNLOCK(huart);

 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	2200      	movs	r2, #0
 8007278:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	2222      	movs	r2, #34	; 0x22
 8007280:	67da      	str	r2, [r3, #124]	; 0x7c
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
    SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
  }
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	3308      	adds	r3, #8
 8007288:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800728a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800728c:	e853 3f00 	ldrex	r3, [r3]
 8007290:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007292:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007294:	f043 0301 	orr.w	r3, r3, #1
 8007298:	657b      	str	r3, [r7, #84]	; 0x54
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	3308      	adds	r3, #8
 80072a0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80072a2:	64ba      	str	r2, [r7, #72]	; 0x48
 80072a4:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072a6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80072a8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80072aa:	e841 2300 	strex	r3, r2, [r1]
 80072ae:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80072b0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d1e5      	bne.n	8007282 <UART_Start_Receive_IT+0xb2>
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
  huart->pRxBuffPtr = pData;
  huart->RxXferSize = Size;
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	689b      	ldr	r3, [r3, #8]
 80072ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80072be:	d107      	bne.n	80072d0 <UART_Start_Receive_IT+0x100>
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	691b      	ldr	r3, [r3, #16]
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d103      	bne.n	80072d0 <UART_Start_Receive_IT+0x100>

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	4a24      	ldr	r2, [pc, #144]	; (800735c <UART_Start_Receive_IT+0x18c>)
 80072cc:	665a      	str	r2, [r3, #100]	; 0x64
 80072ce:	e002      	b.n	80072d6 <UART_Start_Receive_IT+0x106>
  huart->RxState = HAL_UART_STATE_BUSY_RX;

  if (huart->hdmarx != NULL)
  {
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	4a23      	ldr	r2, [pc, #140]	; (8007360 <UART_Start_Receive_IT+0x190>)
 80072d4:	665a      	str	r2, [r3, #100]	; 0x64
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;

 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	2200      	movs	r2, #0
 80072da:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74
    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;

 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	691b      	ldr	r3, [r3, #16]
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d019      	beq.n	800731a <UART_Start_Receive_IT+0x14a>
    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072ee:	e853 3f00 	ldrex	r3, [r3]
 80072f2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80072f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072f6:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 80072fa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	461a      	mov	r2, r3
 8007302:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007304:	637b      	str	r3, [r7, #52]	; 0x34
 8007306:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007308:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800730a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800730c:	e841 2300 	strex	r3, r2, [r1]
 8007310:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007312:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007314:	2b00      	cmp	r3, #0
 8007316:	d1e6      	bne.n	80072e6 <UART_Start_Receive_IT+0x116>
 8007318:	e018      	b.n	800734c <UART_Start_Receive_IT+0x17c>

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;

 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007320:	697b      	ldr	r3, [r7, #20]
 8007322:	e853 3f00 	ldrex	r3, [r3]
 8007326:	613b      	str	r3, [r7, #16]
   return(result);
 8007328:	693b      	ldr	r3, [r7, #16]
 800732a:	f043 0320 	orr.w	r3, r3, #32
 800732e:	653b      	str	r3, [r7, #80]	; 0x50
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	461a      	mov	r2, r3
 8007336:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007338:	623b      	str	r3, [r7, #32]
 800733a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800733c:	69f9      	ldr	r1, [r7, #28]
 800733e:	6a3a      	ldr	r2, [r7, #32]
 8007340:	e841 2300 	strex	r3, r2, [r1]
 8007344:	61bb      	str	r3, [r7, #24]
   return(result);
 8007346:	69bb      	ldr	r3, [r7, #24]
 8007348:	2b00      	cmp	r3, #0
 800734a:	d1e6      	bne.n	800731a <UART_Start_Receive_IT+0x14a>
    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
    {
 800734c:	2300      	movs	r3, #0
      /* Set error code to DMA */
 800734e:	4618      	mov	r0, r3
 8007350:	375c      	adds	r7, #92	; 0x5c
 8007352:	46bd      	mov	sp, r7
 8007354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007358:	4770      	bx	lr
 800735a:	bf00      	nop
 800735c:	0800760b 	.word	0x0800760b
 8007360:	080074ab 	.word	0x080074ab

08007364 <UART_EndRxTransfer>:
  {
    huart->TxXferCount = 0U;

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007364:	b480      	push	{r7}
 8007366:	b095      	sub	sp, #84	; 0x54
 8007368:	af00      	add	r7, sp, #0
 800736a:	6078      	str	r0, [r7, #4]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
  }
  /* DMA Circular mode */
  else
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007372:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007374:	e853 3f00 	ldrex	r3, [r3]
 8007378:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800737a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800737c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007380:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	461a      	mov	r2, r3
 8007388:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800738a:	643b      	str	r3, [r7, #64]	; 0x40
 800738c:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800738e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007390:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007392:	e841 2300 	strex	r3, r2, [r1]
 8007396:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007398:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800739a:	2b00      	cmp	r3, #0
 800739c:	d1e6      	bne.n	800736c <UART_EndRxTransfer+0x8>
  {
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	3308      	adds	r3, #8
 80073a4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073a6:	6a3b      	ldr	r3, [r7, #32]
 80073a8:	e853 3f00 	ldrex	r3, [r3]
 80073ac:	61fb      	str	r3, [r7, #28]
   return(result);
 80073ae:	69fb      	ldr	r3, [r7, #28]
 80073b0:	f023 0301 	bic.w	r3, r3, #1
 80073b4:	64bb      	str	r3, [r7, #72]	; 0x48
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	3308      	adds	r3, #8
 80073bc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80073be:	62fa      	str	r2, [r7, #44]	; 0x2c
 80073c0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073c2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80073c4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80073c6:	e841 2300 	strex	r3, r2, [r1]
 80073ca:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80073cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d1e5      	bne.n	800739e <UART_EndRxTransfer+0x3a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Tx complete callback*/
    huart->TxCpltCallback(huart);
#else
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80073d6:	2b01      	cmp	r3, #1
 80073d8:	d118      	bne.n	800740c <UART_EndRxTransfer+0xa8>
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	e853 3f00 	ldrex	r3, [r3]
 80073e6:	60bb      	str	r3, [r7, #8]
   return(result);
 80073e8:	68bb      	ldr	r3, [r7, #8]
 80073ea:	f023 0310 	bic.w	r3, r3, #16
 80073ee:	647b      	str	r3, [r7, #68]	; 0x44
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	461a      	mov	r2, r3
 80073f6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80073f8:	61bb      	str	r3, [r7, #24]
 80073fa:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073fc:	6979      	ldr	r1, [r7, #20]
 80073fe:	69ba      	ldr	r2, [r7, #24]
 8007400:	e841 2300 	strex	r3, r2, [r1]
 8007404:	613b      	str	r3, [r7, #16]
   return(result);
 8007406:	693b      	ldr	r3, [r7, #16]
 8007408:	2b00      	cmp	r3, #0
 800740a:	d1e6      	bne.n	80073da <UART_EndRxTransfer+0x76>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}

 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	2220      	movs	r2, #32
 8007410:	67da      	str	r2, [r3, #124]	; 0x7c
/**
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	2200      	movs	r2, #0
 8007416:	661a      	str	r2, [r3, #96]	; 0x60
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	2200      	movs	r2, #0
 800741c:	665a      	str	r2, [r3, #100]	; 0x64
  */
 800741e:	bf00      	nop
 8007420:	3754      	adds	r7, #84	; 0x54
 8007422:	46bd      	mov	sp, r7
 8007424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007428:	4770      	bx	lr

0800742a <UART_DMAAbortOnError>:

  /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */
  huart->TxXferCount = 0U;
  huart->RxXferCount = 0U;

  /* Reset errorCode */
 800742a:	b580      	push	{r7, lr}
 800742c:	b084      	sub	sp, #16
 800742e:	af00      	add	r7, sp, #0
 8007430:	6078      	str	r0, [r7, #4]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007436:	60fb      	str	r3, [r7, #12]

 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	2200      	movs	r2, #0
 800743c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  /* Clear the Error flags in the ICR register */
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	2200      	movs	r2, #0
 8007444:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

#if defined(USART_CR1_FIFOEN)
  /* Flush the whole TX FIFO (if needed) */
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
  {
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 8007448:	68f8      	ldr	r0, [r7, #12]
 800744a:	f7ff fa43 	bl	80068d4 <HAL_UART_ErrorCallback>
  }
#endif /* USART_CR1_FIFOEN */
 800744e:	bf00      	nop
 8007450:	3710      	adds	r7, #16
 8007452:	46bd      	mov	sp, r7
 8007454:	bd80      	pop	{r7, pc}

08007456 <UART_EndTransmit_IT>:

    if (huart->RxXferCount == 0U)
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007456:	b580      	push	{r7, lr}
 8007458:	b088      	sub	sp, #32
 800745a:	af00      	add	r7, sp, #0
 800745c:	6078      	str	r0, [r7, #4]
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	e853 3f00 	ldrex	r3, [r3]
 800746a:	60bb      	str	r3, [r7, #8]
   return(result);
 800746c:	68bb      	ldr	r3, [r7, #8]
 800746e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007472:	61fb      	str	r3, [r7, #28]
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	461a      	mov	r2, r3
 800747a:	69fb      	ldr	r3, [r7, #28]
 800747c:	61bb      	str	r3, [r7, #24]
 800747e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007480:	6979      	ldr	r1, [r7, #20]
 8007482:	69ba      	ldr	r2, [r7, #24]
 8007484:	e841 2300 	strex	r3, r2, [r1]
 8007488:	613b      	str	r3, [r7, #16]
   return(result);
 800748a:	693b      	ldr	r3, [r7, #16]
 800748c:	2b00      	cmp	r3, #0
 800748e:	d1e6      	bne.n	800745e <UART_EndTransmit_IT+0x8>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	2220      	movs	r2, #32
 8007494:	679a      	str	r2, [r3, #120]	; 0x78
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);

      /* Rx process is completed, restore huart->RxState to Ready */
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	2200      	movs	r2, #0
 800749a:	669a      	str	r2, [r3, #104]	; 0x68

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
 800749c:	6878      	ldr	r0, [r7, #4]
 800749e:	f7ff fa0f 	bl	80068c0 <HAL_UART_TxCpltCallback>
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
      {
 80074a2:	bf00      	nop
 80074a4:	3720      	adds	r7, #32
 80074a6:	46bd      	mov	sp, r7
 80074a8:	bd80      	pop	{r7, pc}

080074aa <UART_RxISR_8BIT>:

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
 80074aa:	b580      	push	{r7, lr}
 80074ac:	b096      	sub	sp, #88	; 0x58
 80074ae:	af00      	add	r7, sp, #0
 80074b0:	6078      	str	r0, [r7, #4]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80074b8:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
#endif
      }
      else
      {
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80074c0:	2b22      	cmp	r3, #34	; 0x22
 80074c2:	f040 8094 	bne.w	80075ee <UART_RxISR_8BIT+0x144>
        /* Standard reception API called */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80074cc:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
        /*Call registered Rx complete callback*/
 80074d0:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 80074d4:	b2d9      	uxtb	r1, r3
 80074d6:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80074da:	b2da      	uxtb	r2, r3
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80074e0:	400a      	ands	r2, r1
 80074e2:	b2d2      	uxtb	r2, r2
 80074e4:	701a      	strb	r2, [r3, #0]
        huart->RxCpltCallback(huart);
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80074ea:	1c5a      	adds	r2, r3, #1
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	655a      	str	r2, [r3, #84]	; 0x54
#else
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80074f6:	b29b      	uxth	r3, r3
 80074f8:	3b01      	subs	r3, #1
 80074fa:	b29a      	uxth	r2, r3
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007508:	b29b      	uxth	r3, r3
 800750a:	2b00      	cmp	r3, #0
 800750c:	d179      	bne.n	8007602 <UART_RxISR_8BIT+0x158>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
    }
  }
  else
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007514:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007516:	e853 3f00 	ldrex	r3, [r3]
 800751a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800751c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800751e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007522:	653b      	str	r3, [r7, #80]	; 0x50
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	461a      	mov	r2, r3
 800752a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800752c:	647b      	str	r3, [r7, #68]	; 0x44
 800752e:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007530:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007532:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007534:	e841 2300 	strex	r3, r2, [r1]
 8007538:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800753a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800753c:	2b00      	cmp	r3, #0
 800753e:	d1e6      	bne.n	800750e <UART_RxISR_8BIT+0x64>
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	3308      	adds	r3, #8
 8007546:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007548:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800754a:	e853 3f00 	ldrex	r3, [r3]
 800754e:	623b      	str	r3, [r7, #32]
   return(result);
 8007550:	6a3b      	ldr	r3, [r7, #32]
 8007552:	f023 0301 	bic.w	r3, r3, #1
 8007556:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	3308      	adds	r3, #8
 800755e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007560:	633a      	str	r2, [r7, #48]	; 0x30
 8007562:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007564:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007566:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007568:	e841 2300 	strex	r3, r2, [r1]
 800756c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800756e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007570:	2b00      	cmp	r3, #0
 8007572:	d1e5      	bne.n	8007540 <UART_RxISR_8BIT+0x96>
}

/**
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	2220      	movs	r2, #32
 8007578:	67da      	str	r2, [r3, #124]	; 0x7c
  * @brief RX interrupt handler for 9 bits data word length .
  * @note   Function is called under interruption only, once
  *         interruptions have been enabled by HAL_UART_Receive_IT()
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	2200      	movs	r2, #0
 800757e:	665a      	str	r2, [r3, #100]	; 0x64
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007584:	2b01      	cmp	r3, #1
 8007586:	d12e      	bne.n	80075e6 <UART_RxISR_8BIT+0x13c>
{
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	2200      	movs	r2, #0
 800758c:	661a      	str	r2, [r3, #96]	; 0x60
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007594:	693b      	ldr	r3, [r7, #16]
 8007596:	e853 3f00 	ldrex	r3, [r3]
 800759a:	60fb      	str	r3, [r7, #12]
   return(result);
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	f023 0310 	bic.w	r3, r3, #16
 80075a2:	64bb      	str	r3, [r7, #72]	; 0x48
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	461a      	mov	r2, r3
 80075aa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80075ac:	61fb      	str	r3, [r7, #28]
 80075ae:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075b0:	69b9      	ldr	r1, [r7, #24]
 80075b2:	69fa      	ldr	r2, [r7, #28]
 80075b4:	e841 2300 	strex	r3, r2, [r1]
 80075b8:	617b      	str	r3, [r7, #20]
   return(result);
 80075ba:	697b      	ldr	r3, [r7, #20]
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d1e6      	bne.n	800758e <UART_RxISR_8BIT+0xe4>
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
  {
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	69db      	ldr	r3, [r3, #28]
 80075c6:	f003 0310 	and.w	r3, r3, #16
 80075ca:	2b10      	cmp	r3, #16
 80075cc:	d103      	bne.n	80075d6 <UART_RxISR_8BIT+0x12c>
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
    tmp = (uint16_t *) huart->pRxBuffPtr ;
    *tmp = (uint16_t)(uhdata & uhMask);
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	2210      	movs	r2, #16
 80075d4:	621a      	str	r2, [r3, #32]
    huart->RxXferCount--;

    if (huart->RxXferCount == 0U)
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80075dc:	4619      	mov	r1, r3
 80075de:	6878      	ldr	r0, [r7, #4]
 80075e0:	f7ff f982 	bl	80068e8 <HAL_UARTEx_RxEventCallback>
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);

 80075e4:	e00d      	b.n	8007602 <UART_RxISR_8BIT+0x158>

 80075e6:	6878      	ldr	r0, [r7, #4]
 80075e8:	f7f9 fcfa 	bl	8000fe0 <HAL_UART_RxCpltCallback>

 80075ec:	e009      	b.n	8007602 <UART_RxISR_8BIT+0x158>
        /* Disable IDLE interrupt */
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	8b1b      	ldrh	r3, [r3, #24]
 80075f4:	b29a      	uxth	r2, r3
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	f042 0208 	orr.w	r2, r2, #8
 80075fe:	b292      	uxth	r2, r2
 8007600:	831a      	strh	r2, [r3, #24]

 8007602:	bf00      	nop
 8007604:	3758      	adds	r7, #88	; 0x58
 8007606:	46bd      	mov	sp, r7
 8007608:	bd80      	pop	{r7, pc}

0800760a <UART_RxISR_16BIT>:
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif
      }
      else
      {
 800760a:	b580      	push	{r7, lr}
 800760c:	b096      	sub	sp, #88	; 0x58
 800760e:	af00      	add	r7, sp, #0
 8007610:	6078      	str	r0, [r7, #4]
        /* Standard reception API called */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007618:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007620:	2b22      	cmp	r3, #34	; 0x22
 8007622:	f040 8094 	bne.w	800774e <UART_RxISR_16BIT+0x144>
        HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800762c:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
      }
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007634:	653b      	str	r3, [r7, #80]	; 0x50
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007636:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 800763a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800763e:	4013      	ands	r3, r2
 8007640:	b29a      	uxth	r2, r3
 8007642:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007644:	801a      	strh	r2, [r3, #0]
    }
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800764a:	1c9a      	adds	r2, r3, #2
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	655a      	str	r2, [r3, #84]	; 0x54
  }
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007656:	b29b      	uxth	r3, r3
 8007658:	3b01      	subs	r3, #1
 800765a:	b29a      	uxth	r2, r3
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  else
  {
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007668:	b29b      	uxth	r3, r3
 800766a:	2b00      	cmp	r3, #0
 800766c:	d179      	bne.n	8007762 <UART_RxISR_16BIT+0x158>
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}

#if defined(USART_CR1_FIFOEN)
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007674:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007676:	e853 3f00 	ldrex	r3, [r3]
 800767a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800767c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800767e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007682:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	461a      	mov	r2, r3
 800768a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800768c:	643b      	str	r3, [r7, #64]	; 0x40
 800768e:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007690:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007692:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007694:	e841 2300 	strex	r3, r2, [r1]
 8007698:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800769a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800769c:	2b00      	cmp	r3, #0
 800769e:	d1e6      	bne.n	800766e <UART_RxISR_16BIT+0x64>
/**
  * @brief RX interrupt handler for 7 or 8  bits data word length and FIFO mode is enabled.
  * @note   Function is called under interruption only, once
  *         interruptions have been enabled by HAL_UART_Receive_IT()
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	3308      	adds	r3, #8
 80076a6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076a8:	6a3b      	ldr	r3, [r7, #32]
 80076aa:	e853 3f00 	ldrex	r3, [r3]
 80076ae:	61fb      	str	r3, [r7, #28]
   return(result);
 80076b0:	69fb      	ldr	r3, [r7, #28]
 80076b2:	f023 0301 	bic.w	r3, r3, #1
 80076b6:	64bb      	str	r3, [r7, #72]	; 0x48
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	3308      	adds	r3, #8
 80076be:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80076c0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80076c2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076c4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80076c6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80076c8:	e841 2300 	strex	r3, r2, [r1]
 80076cc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80076ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d1e5      	bne.n	80076a0 <UART_RxISR_16BIT+0x96>
  * @param huart UART handle.
  * @retval None
  */
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	2220      	movs	r2, #32
 80076d8:	67da      	str	r2, [r3, #124]	; 0x7c
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
  uint16_t  uhMask = huart->Mask;
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	2200      	movs	r2, #0
 80076de:	665a      	str	r2, [r3, #100]	; 0x64
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80076e4:	2b01      	cmp	r3, #1
 80076e6:	d12e      	bne.n	8007746 <UART_RxISR_16BIT+0x13c>
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);

 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	2200      	movs	r2, #0
 80076ec:	661a      	str	r2, [r3, #96]	; 0x60
  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
  {
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	e853 3f00 	ldrex	r3, [r3]
 80076fa:	60bb      	str	r3, [r7, #8]
   return(result);
 80076fc:	68bb      	ldr	r3, [r7, #8]
 80076fe:	f023 0310 	bic.w	r3, r3, #16
 8007702:	647b      	str	r3, [r7, #68]	; 0x44
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	461a      	mov	r2, r3
 800770a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800770c:	61bb      	str	r3, [r7, #24]
 800770e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007710:	6979      	ldr	r1, [r7, #20]
 8007712:	69ba      	ldr	r2, [r7, #24]
 8007714:	e841 2300 	strex	r3, r2, [r1]
 8007718:	613b      	str	r3, [r7, #16]
   return(result);
 800771a:	693b      	ldr	r3, [r7, #16]
 800771c:	2b00      	cmp	r3, #0
 800771e:	d1e6      	bne.n	80076ee <UART_RxISR_16BIT+0xe4>
    nb_rx_data = huart->NbRxDataToProcess;
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	69db      	ldr	r3, [r3, #28]
 8007726:	f003 0310 	and.w	r3, r3, #16
 800772a:	2b10      	cmp	r3, #16
 800772c:	d103      	bne.n	8007736 <UART_RxISR_16BIT+0x12c>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	2210      	movs	r2, #16
 8007734:	621a      	str	r2, [r3, #32]
      huart->RxXferCount--;
      isrflags = READ_REG(huart->Instance->ISR);

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
      {
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800773c:	4619      	mov	r1, r3
 800773e:	6878      	ldr	r0, [r7, #4]
 8007740:	f7ff f8d2 	bl	80068e8 <HAL_UARTEx_RxEventCallback>

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);

 8007744:	e00d      	b.n	8007762 <UART_RxISR_16BIT+0x158>
        {
 8007746:	6878      	ldr	r0, [r7, #4]
 8007748:	f7f9 fc4a 	bl	8000fe0 <HAL_UART_RxCpltCallback>

 800774c:	e009      	b.n	8007762 <UART_RxISR_16BIT+0x158>
        {
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	8b1b      	ldrh	r3, [r3, #24]
 8007754:	b29a      	uxth	r2, r3
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	f042 0208 	orr.w	r2, r2, #8
 800775e:	b292      	uxth	r2, r2
 8007760:	831a      	strh	r2, [r3, #24]

 8007762:	bf00      	nop
 8007764:	3758      	adds	r7, #88	; 0x58
 8007766:	46bd      	mov	sp, r7
 8007768:	bd80      	pop	{r7, pc}

0800776a <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800776a:	b480      	push	{r7}
 800776c:	b083      	sub	sp, #12
 800776e:	af00      	add	r7, sp, #0
 8007770:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007772:	bf00      	nop
 8007774:	370c      	adds	r7, #12
 8007776:	46bd      	mov	sp, r7
 8007778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800777c:	4770      	bx	lr

0800777e <USB_CoreInit>:
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
  HAL_StatusTypeDef ret;
 800777e:	b084      	sub	sp, #16
 8007780:	b580      	push	{r7, lr}
 8007782:	b084      	sub	sp, #16
 8007784:	af00      	add	r7, sp, #0
 8007786:	6078      	str	r0, [r7, #4]
 8007788:	f107 001c 	add.w	r0, r7, #28
 800778c:	e880 000e 	stmia.w	r0, {r1, r2, r3}


  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	68db      	ldr	r3, [r3, #12]
 8007794:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 800779c:	6878      	ldr	r0, [r7, #4]
 800779e:	f000 fa6f 	bl	8007c80 <USB_CoreReset>
 80077a2:	4603      	mov	r3, r0
 80077a4:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 80077a6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d106      	bne.n	80077ba <USB_CoreInit+0x3c>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077b0:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	639a      	str	r2, [r3, #56]	; 0x38
 80077b8:	e005      	b.n	80077c6 <USB_CoreInit+0x48>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077be:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return ret;
 80077c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80077c8:	4618      	mov	r0, r3
 80077ca:	3710      	adds	r7, #16
 80077cc:	46bd      	mov	sp, r7
 80077ce:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80077d2:	b004      	add	sp, #16
 80077d4:	4770      	bx	lr

080077d6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80077d6:	b480      	push	{r7}
 80077d8:	b083      	sub	sp, #12
 80077da:	af00      	add	r7, sp, #0
 80077dc:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	689b      	ldr	r3, [r3, #8]
 80077e2:	f023 0201 	bic.w	r2, r3, #1
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80077ea:	2300      	movs	r3, #0
}
 80077ec:	4618      	mov	r0, r3
 80077ee:	370c      	adds	r7, #12
 80077f0:	46bd      	mov	sp, r7
 80077f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f6:	4770      	bx	lr

080077f8 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 80077f8:	b580      	push	{r7, lr}
 80077fa:	b084      	sub	sp, #16
 80077fc:	af00      	add	r7, sp, #0
 80077fe:	6078      	str	r0, [r7, #4]
 8007800:	460b      	mov	r3, r1
 8007802:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007804:	2300      	movs	r3, #0
 8007806:	60fb      	str	r3, [r7, #12]

  if (mode == USB_HOST_MODE)
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	68db      	ldr	r3, [r3, #12]
 800780c:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	60da      	str	r2, [r3, #12]
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007814:	78fb      	ldrb	r3, [r7, #3]
 8007816:	2b01      	cmp	r3, #1
 8007818:	d115      	bne.n	8007846 <USB_SetCurrentMode+0x4e>
  }
  else if (mode == USB_DEVICE_MODE)
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	68db      	ldr	r3, [r3, #12]
 800781e:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	60da      	str	r2, [r3, #12]
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
  }
  else
 8007826:	2001      	movs	r0, #1
 8007828:	f7fa fc14 	bl	8002054 <HAL_Delay>
  {
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	3301      	adds	r3, #1
 8007830:	60fb      	str	r3, [r7, #12]
    return HAL_ERROR;
 8007832:	6878      	ldr	r0, [r7, #4]
 8007834:	f000 fa16 	bl	8007c64 <USB_GetMode>
 8007838:	4603      	mov	r3, r0
 800783a:	2b01      	cmp	r3, #1
 800783c:	d01e      	beq.n	800787c <USB_SetCurrentMode+0x84>
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	2b31      	cmp	r3, #49	; 0x31
 8007842:	d9f0      	bls.n	8007826 <USB_SetCurrentMode+0x2e>
 8007844:	e01a      	b.n	800787c <USB_SetCurrentMode+0x84>
  }
  HAL_Delay(50U);
 8007846:	78fb      	ldrb	r3, [r7, #3]
 8007848:	2b00      	cmp	r3, #0
 800784a:	d115      	bne.n	8007878 <USB_SetCurrentMode+0x80>

  return HAL_OK;
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	68db      	ldr	r3, [r3, #12]
 8007850:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	60da      	str	r2, [r3, #12]
}

/**
  * @brief  USB_DevInit Initializes the USB_OTG controller registers
 8007858:	2001      	movs	r0, #1
 800785a:	f7fa fbfb 	bl	8002054 <HAL_Delay>
  *         for device mode
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	3301      	adds	r3, #1
 8007862:	60fb      	str	r3, [r7, #12]
  * @param  USBx  Selected device
 8007864:	6878      	ldr	r0, [r7, #4]
 8007866:	f000 f9fd 	bl	8007c64 <USB_GetMode>
 800786a:	4603      	mov	r3, r0
 800786c:	2b00      	cmp	r3, #0
 800786e:	d005      	beq.n	800787c <USB_SetCurrentMode+0x84>
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	2b31      	cmp	r3, #49	; 0x31
 8007874:	d9f0      	bls.n	8007858 <USB_SetCurrentMode+0x60>
 8007876:	e001      	b.n	800787c <USB_SetCurrentMode+0x84>
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
 8007878:	2301      	movs	r3, #1
 800787a:	e005      	b.n	8007888 <USB_SetCurrentMode+0x90>
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
  HAL_StatusTypeDef ret = HAL_OK;
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	2b32      	cmp	r3, #50	; 0x32
 8007880:	d101      	bne.n	8007886 <USB_SetCurrentMode+0x8e>
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t i;
 8007882:	2301      	movs	r3, #1
 8007884:	e000      	b.n	8007888 <USB_SetCurrentMode+0x90>

  for (i = 0U; i < 15U; i++)
  {
 8007886:	2300      	movs	r3, #0
    USBx->DIEPTXF[i] = 0U;
 8007888:	4618      	mov	r0, r3
 800788a:	3710      	adds	r7, #16
 800788c:	46bd      	mov	sp, r7
 800788e:	bd80      	pop	{r7, pc}

08007890 <USB_DevInit>:
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;

    /* B-peripheral session valid override enable */
 8007890:	b084      	sub	sp, #16
 8007892:	b580      	push	{r7, lr}
 8007894:	b086      	sub	sp, #24
 8007896:	af00      	add	r7, sp, #0
 8007898:	6078      	str	r0, [r7, #4]
 800789a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800789e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80078a2:	2300      	movs	r3, #0
 80078a4:	75fb      	strb	r3, [r7, #23]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	60fb      	str	r3, [r7, #12]
  }
  else
  {
 80078aa:	2300      	movs	r3, #0
 80078ac:	613b      	str	r3, [r7, #16]
 80078ae:	e009      	b.n	80078c4 <USB_DevInit+0x34>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80078b0:	687a      	ldr	r2, [r7, #4]
 80078b2:	693b      	ldr	r3, [r7, #16]
 80078b4:	3340      	adds	r3, #64	; 0x40
 80078b6:	009b      	lsls	r3, r3, #2
 80078b8:	4413      	add	r3, r2
 80078ba:	2200      	movs	r2, #0
 80078bc:	605a      	str	r2, [r3, #4]
  {
 80078be:	693b      	ldr	r3, [r7, #16]
 80078c0:	3301      	adds	r3, #1
 80078c2:	613b      	str	r3, [r7, #16]
 80078c4:	693b      	ldr	r3, [r7, #16]
 80078c6:	2b0e      	cmp	r3, #14
 80078c8:	d9f2      	bls.n	80078b0 <USB_DevInit+0x20>
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80078ca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d11c      	bne.n	800790a <USB_DevInit+0x7a>

  /* Device mode configuration */
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80078d6:	685b      	ldr	r3, [r3, #4]
 80078d8:	68fa      	ldr	r2, [r7, #12]
 80078da:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80078de:	f043 0302 	orr.w	r3, r3, #2
 80078e2:	6053      	str	r3, [r2, #4]
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;

  /* Set Core speed to Full speed mode */
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078e8:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	639a      	str	r2, [r3, #56]	; 0x38
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);

  /* Flush the FIFOs */
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	601a      	str	r2, [r3, #0]
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	601a      	str	r2, [r3, #0]
 8007908:	e005      	b.n	8007916 <USB_DevInit+0x86>
  {
    ret = HAL_ERROR;
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800790e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	639a      	str	r2, [r3, #56]	; 0x38
  {
    ret = HAL_ERROR;
  }

 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800791c:	461a      	mov	r2, r3
 800791e:	2300      	movs	r3, #0
 8007920:	6013      	str	r3, [r2, #0]
  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
  USBx_DEVICE->DOEPMSK = 0U;
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007928:	4619      	mov	r1, r3
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007930:	461a      	mov	r2, r3
 8007932:	680b      	ldr	r3, [r1, #0]
 8007934:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DAINTMSK = 0U;

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007936:	2103      	movs	r1, #3
 8007938:	6878      	ldr	r0, [r7, #4]
 800793a:	f000 f959 	bl	8007bf0 <USB_SetDevSpeed>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
    {
 800793e:	2110      	movs	r1, #16
 8007940:	6878      	ldr	r0, [r7, #4]
 8007942:	f000 f8f1 	bl	8007b28 <USB_FlushTxFifo>
 8007946:	4603      	mov	r3, r0
 8007948:	2b00      	cmp	r3, #0
 800794a:	d001      	beq.n	8007950 <USB_DevInit+0xc0>
      if (i == 0U)
      {
 800794c:	2301      	movs	r3, #1
 800794e:	75fb      	strb	r3, [r7, #23]
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
      }
      else
 8007950:	6878      	ldr	r0, [r7, #4]
 8007952:	f000 f91d 	bl	8007b90 <USB_FlushRxFifo>
 8007956:	4603      	mov	r3, r0
 8007958:	2b00      	cmp	r3, #0
 800795a:	d001      	beq.n	8007960 <USB_DevInit+0xd0>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800795c:	2301      	movs	r3, #1
 800795e:	75fb      	strb	r3, [r7, #23]
      }
    }
    else
    {
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007966:	461a      	mov	r2, r3
 8007968:	2300      	movs	r3, #0
 800796a:	6113      	str	r3, [r2, #16]
      USBx_INEP(i)->DIEPCTL = 0U;
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007972:	461a      	mov	r2, r3
 8007974:	2300      	movs	r3, #0
 8007976:	6153      	str	r3, [r2, #20]
    }
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800797e:	461a      	mov	r2, r3
 8007980:	2300      	movs	r3, #0
 8007982:	61d3      	str	r3, [r2, #28]

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007984:	2300      	movs	r3, #0
 8007986:	613b      	str	r3, [r7, #16]
 8007988:	e043      	b.n	8007a12 <USB_DevInit+0x182>
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
  }
 800798a:	693b      	ldr	r3, [r7, #16]
 800798c:	015a      	lsls	r2, r3, #5
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	4413      	add	r3, r2
 8007992:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800799c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80079a0:	d118      	bne.n	80079d4 <USB_DevInit+0x144>

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80079a2:	693b      	ldr	r3, [r7, #16]
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d10a      	bne.n	80079be <USB_DevInit+0x12e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80079a8:	693b      	ldr	r3, [r7, #16]
 80079aa:	015a      	lsls	r2, r3, #5
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	4413      	add	r3, r2
 80079b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80079b4:	461a      	mov	r2, r3
 80079b6:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80079ba:	6013      	str	r3, [r2, #0]
 80079bc:	e013      	b.n	80079e6 <USB_DevInit+0x156>
    {
      if (i == 0U)
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80079be:	693b      	ldr	r3, [r7, #16]
 80079c0:	015a      	lsls	r2, r3, #5
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	4413      	add	r3, r2
 80079c6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80079ca:	461a      	mov	r2, r3
 80079cc:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80079d0:	6013      	str	r3, [r2, #0]
 80079d2:	e008      	b.n	80079e6 <USB_DevInit+0x156>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
      }
 80079d4:	693b      	ldr	r3, [r7, #16]
 80079d6:	015a      	lsls	r2, r3, #5
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	4413      	add	r3, r2
 80079dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80079e0:	461a      	mov	r2, r3
 80079e2:	2300      	movs	r3, #0
 80079e4:	6013      	str	r3, [r2, #0]
    }
    else
    {
 80079e6:	693b      	ldr	r3, [r7, #16]
 80079e8:	015a      	lsls	r2, r3, #5
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	4413      	add	r3, r2
 80079ee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80079f2:	461a      	mov	r2, r3
 80079f4:	2300      	movs	r3, #0
 80079f6:	6113      	str	r3, [r2, #16]
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80079f8:	693b      	ldr	r3, [r7, #16]
 80079fa:	015a      	lsls	r2, r3, #5
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	4413      	add	r3, r2
 8007a00:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007a04:	461a      	mov	r2, r3
 8007a06:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007a0a:	6093      	str	r3, [r2, #8]
    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007a0c:	693b      	ldr	r3, [r7, #16]
 8007a0e:	3301      	adds	r3, #1
 8007a10:	613b      	str	r3, [r7, #16]
 8007a12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a14:	693a      	ldr	r2, [r7, #16]
 8007a16:	429a      	cmp	r2, r3
 8007a18:	d3b7      	bcc.n	800798a <USB_DevInit+0xfa>
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007a1a:	2300      	movs	r3, #0
 8007a1c:	613b      	str	r3, [r7, #16]
 8007a1e:	e043      	b.n	8007aa8 <USB_DevInit+0x218>
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
  }
 8007a20:	693b      	ldr	r3, [r7, #16]
 8007a22:	015a      	lsls	r2, r3, #5
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	4413      	add	r3, r2
 8007a28:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007a32:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007a36:	d118      	bne.n	8007a6a <USB_DevInit+0x1da>

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007a38:	693b      	ldr	r3, [r7, #16]
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d10a      	bne.n	8007a54 <USB_DevInit+0x1c4>

  /* Disable all interrupts. */
 8007a3e:	693b      	ldr	r3, [r7, #16]
 8007a40:	015a      	lsls	r2, r3, #5
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	4413      	add	r3, r2
 8007a46:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a4a:	461a      	mov	r2, r3
 8007a4c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007a50:	6013      	str	r3, [r2, #0]
 8007a52:	e013      	b.n	8007a7c <USB_DevInit+0x1ec>
  USBx->GINTMSK = 0U;

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007a54:	693b      	ldr	r3, [r7, #16]
 8007a56:	015a      	lsls	r2, r3, #5
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	4413      	add	r3, r2
 8007a5c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a60:	461a      	mov	r2, r3
 8007a62:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007a66:	6013      	str	r3, [r2, #0]
 8007a68:	e008      	b.n	8007a7c <USB_DevInit+0x1ec>

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;

  /* Enable interrupts matching to the Device mode ONLY */
 8007a6a:	693b      	ldr	r3, [r7, #16]
 8007a6c:	015a      	lsls	r2, r3, #5
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	4413      	add	r3, r2
 8007a72:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a76:	461a      	mov	r2, r3
 8007a78:	2300      	movs	r3, #0
 8007a7a:	6013      	str	r3, [r2, #0]
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
 8007a7c:	693b      	ldr	r3, [r7, #16]
 8007a7e:	015a      	lsls	r2, r3, #5
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	4413      	add	r3, r2
 8007a84:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a88:	461a      	mov	r2, r3
 8007a8a:	2300      	movs	r3, #0
 8007a8c:	6113      	str	r3, [r2, #16]
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;
 8007a8e:	693b      	ldr	r3, [r7, #16]
 8007a90:	015a      	lsls	r2, r3, #5
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	4413      	add	r3, r2
 8007a96:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a9a:	461a      	mov	r2, r3
 8007a9c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007aa0:	6093      	str	r3, [r2, #8]
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007aa2:	693b      	ldr	r3, [r7, #16]
 8007aa4:	3301      	adds	r3, #1
 8007aa6:	613b      	str	r3, [r7, #16]
 8007aa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007aaa:	693a      	ldr	r2, [r7, #16]
 8007aac:	429a      	cmp	r2, r3
 8007aae:	d3b7      	bcc.n	8007a20 <USB_DevInit+0x190>

  if (cfg.Sof_enable != 0U)
  {
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007ab6:	691b      	ldr	r3, [r3, #16]
 8007ab8:	68fa      	ldr	r2, [r7, #12]
 8007aba:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007abe:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007ac2:	6113      	str	r3, [r2, #16]
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
  }

 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	2200      	movs	r2, #0
 8007ac8:	619a      	str	r2, [r3, #24]
  if (cfg.vbus_sensing_enable == 1U)
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8007ad0:	615a      	str	r2, [r3, #20]
  }

  return ret;
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	699b      	ldr	r3, [r3, #24]
 8007ad6:	f043 0210 	orr.w	r2, r3, #16
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	619a      	str	r2, [r3, #24]
}

/**
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	699a      	ldr	r2, [r3, #24]
 8007ae2:	4b10      	ldr	r3, [pc, #64]	; (8007b24 <USB_DevInit+0x294>)
 8007ae4:	4313      	orrs	r3, r2
 8007ae6:	687a      	ldr	r2, [r7, #4]
 8007ae8:	6193      	str	r3, [r2, #24]
  * @brief  USB_OTG_FlushTxFifo : Flush a Tx FIFO
  * @param  USBx  Selected device
  * @param  num  FIFO number
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
 8007aea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d005      	beq.n	8007afc <USB_DevInit+0x26c>
  * @retval HAL status
  */
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	699b      	ldr	r3, [r3, #24]
 8007af4:	f043 0208 	orr.w	r2, r3, #8
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	619a      	str	r2, [r3, #24]
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
  uint32_t count = 0U;
 8007afc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007afe:	2b01      	cmp	r3, #1
 8007b00:	d107      	bne.n	8007b12 <USB_DevInit+0x282>

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	699b      	ldr	r3, [r3, #24]
 8007b06:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007b0a:	f043 0304 	orr.w	r3, r3, #4
 8007b0e:	687a      	ldr	r2, [r7, #4]
 8007b10:	6193      	str	r3, [r2, #24]

  do
  {
 8007b12:	7dfb      	ldrb	r3, [r7, #23]
    if (++count > 200000U)
 8007b14:	4618      	mov	r0, r3
 8007b16:	3718      	adds	r7, #24
 8007b18:	46bd      	mov	sp, r7
 8007b1a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007b1e:	b004      	add	sp, #16
 8007b20:	4770      	bx	lr
 8007b22:	bf00      	nop
 8007b24:	803c3800 	.word	0x803c3800

08007b28 <USB_FlushTxFifo>:
  return HAL_OK;
}

/**
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
 8007b28:	b480      	push	{r7}
 8007b2a:	b085      	sub	sp, #20
 8007b2c:	af00      	add	r7, sp, #0
 8007b2e:	6078      	str	r0, [r7, #4]
 8007b30:	6039      	str	r1, [r7, #0]
  * @retval HAL status
 8007b32:	2300      	movs	r3, #0
 8007b34:	60fb      	str	r3, [r7, #12]
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t count = 0;

 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	3301      	adds	r3, #1
 8007b3a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;

 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	4a13      	ldr	r2, [pc, #76]	; (8007b8c <USB_FlushTxFifo+0x64>)
 8007b40:	4293      	cmp	r3, r2
 8007b42:	d901      	bls.n	8007b48 <USB_FlushTxFifo+0x20>
  do
  {
 8007b44:	2303      	movs	r3, #3
 8007b46:	e01b      	b.n	8007b80 <USB_FlushTxFifo+0x58>
    if (++count > 200000U)
    {
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	691b      	ldr	r3, [r3, #16]
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	daf2      	bge.n	8007b36 <USB_FlushTxFifo+0xe>
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007b50:	2300      	movs	r3, #0
 8007b52:	60fb      	str	r3, [r7, #12]

 8007b54:	683b      	ldr	r3, [r7, #0]
 8007b56:	019b      	lsls	r3, r3, #6
 8007b58:	f043 0220 	orr.w	r2, r3, #32
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	611a      	str	r2, [r3, #16]
  return HAL_OK;
}

/**
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	3301      	adds	r3, #1
 8007b64:	60fb      	str	r3, [r7, #12]
  * @brief  USB_SetDevSpeed  Initializes the DevSpd field of DCFG register
  *         depending the PHY type and the enumeration speed of the device.
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	4a08      	ldr	r2, [pc, #32]	; (8007b8c <USB_FlushTxFifo+0x64>)
 8007b6a:	4293      	cmp	r3, r2
 8007b6c:	d901      	bls.n	8007b72 <USB_FlushTxFifo+0x4a>
  * @param  USBx  Selected device
  * @param  speed  device speed
 8007b6e:	2303      	movs	r3, #3
 8007b70:	e006      	b.n	8007b80 <USB_FlushTxFifo+0x58>
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	691b      	ldr	r3, [r3, #16]
 8007b76:	f003 0320 	and.w	r3, r3, #32
 8007b7a:	2b20      	cmp	r3, #32
 8007b7c:	d0f0      	beq.n	8007b60 <USB_FlushTxFifo+0x38>
  * @retval  Hal status
  */
 8007b7e:	2300      	movs	r3, #0
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
 8007b80:	4618      	mov	r0, r3
 8007b82:	3714      	adds	r7, #20
 8007b84:	46bd      	mov	sp, r7
 8007b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b8a:	4770      	bx	lr
 8007b8c:	00030d40 	.word	0x00030d40

08007b90 <USB_FlushRxFifo>:

  USBx_DEVICE->DCFG |= speed;
  return HAL_OK;
}

/**
 8007b90:	b480      	push	{r7}
 8007b92:	b085      	sub	sp, #20
 8007b94:	af00      	add	r7, sp, #0
 8007b96:	6078      	str	r0, [r7, #4]
  * @brief  USB_GetDevSpeed  Return the Dev Speed
 8007b98:	2300      	movs	r3, #0
 8007b9a:	60fb      	str	r3, [r7, #12]
  * @param  USBx  Selected device
  * @retval speed  device speed
  *          This parameter can be one of these values:
  *            @arg USBD_FS_SPEED: Full speed mode
  */
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	3301      	adds	r3, #1
 8007ba0:	60fb      	str	r3, [r7, #12]
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	4a11      	ldr	r2, [pc, #68]	; (8007bec <USB_FlushRxFifo+0x5c>)
 8007ba6:	4293      	cmp	r3, r2
 8007ba8:	d901      	bls.n	8007bae <USB_FlushRxFifo+0x1e>
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint8_t speed;
 8007baa:	2303      	movs	r3, #3
 8007bac:	e018      	b.n	8007be0 <USB_FlushRxFifo+0x50>
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;

 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	691b      	ldr	r3, [r3, #16]
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	daf2      	bge.n	8007b9c <USB_FlushRxFifo+0xc>
  if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
      (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
 8007bb6:	2300      	movs	r3, #0
 8007bb8:	60fb      	str	r3, [r7, #12]
    speed = USBD_FS_SPEED;
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	2210      	movs	r2, #16
 8007bbe:	611a      	str	r2, [r3, #16]
  }
  else
  {
    speed = 0xFU;
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	3301      	adds	r3, #1
 8007bc4:	60fb      	str	r3, [r7, #12]
  }

 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	4a08      	ldr	r2, [pc, #32]	; (8007bec <USB_FlushRxFifo+0x5c>)
 8007bca:	4293      	cmp	r3, r2
 8007bcc:	d901      	bls.n	8007bd2 <USB_FlushRxFifo+0x42>
  return speed;
}
 8007bce:	2303      	movs	r3, #3
 8007bd0:	e006      	b.n	8007be0 <USB_FlushRxFifo+0x50>

/**
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	691b      	ldr	r3, [r3, #16]
 8007bd6:	f003 0310 	and.w	r3, r3, #16
 8007bda:	2b10      	cmp	r3, #16
 8007bdc:	d0f0      	beq.n	8007bc0 <USB_FlushRxFifo+0x30>
  * @brief  Activate and configure an endpoint
  * @param  USBx  Selected device
 8007bde:	2300      	movs	r3, #0
  * @param  ep pointer to endpoint structure
 8007be0:	4618      	mov	r0, r3
 8007be2:	3714      	adds	r7, #20
 8007be4:	46bd      	mov	sp, r7
 8007be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bea:	4770      	bx	lr
 8007bec:	00030d40 	.word	0x00030d40

08007bf0 <USB_SetDevSpeed>:

  if (ep->is_in == 1U)
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8007bf0:	b480      	push	{r7}
 8007bf2:	b085      	sub	sp, #20
 8007bf4:	af00      	add	r7, sp, #0
 8007bf6:	6078      	str	r0, [r7, #4]
 8007bf8:	460b      	mov	r3, r1
 8007bfa:	70fb      	strb	r3, [r7, #3]
    {
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	60fb      	str	r3, [r7, #12]
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007c06:	681a      	ldr	r2, [r3, #0]
 8007c08:	78fb      	ldrb	r3, [r7, #3]
 8007c0a:	68f9      	ldr	r1, [r7, #12]
 8007c0c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007c10:	4313      	orrs	r3, r2
 8007c12:	600b      	str	r3, [r1, #0]
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
 8007c14:	2300      	movs	r3, #0
                                   USB_OTG_DIEPCTL_USBAEP;
 8007c16:	4618      	mov	r0, r3
 8007c18:	3714      	adds	r7, #20
 8007c1a:	46bd      	mov	sp, r7
 8007c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c20:	4770      	bx	lr

08007c22 <USB_DevDisconnect>:
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;

  return HAL_OK;
}

/**
 8007c22:	b480      	push	{r7}
 8007c24:	b085      	sub	sp, #20
 8007c26:	af00      	add	r7, sp, #0
 8007c28:	6078      	str	r0, [r7, #4]
  * @brief  Prepare the EP0 to start the first control setup
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	60fb      	str	r3, [r7, #12]
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	68fa      	ldr	r2, [r7, #12]
 8007c38:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8007c3c:	f023 0303 	bic.w	r3, r3, #3
 8007c40:	6013      	str	r3, [r2, #0]
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t *psetup)
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007c48:	685b      	ldr	r3, [r3, #4]
 8007c4a:	68fa      	ldr	r2, [r7, #12]
 8007c4c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007c50:	f043 0302 	orr.w	r3, r3, #2
 8007c54:	6053      	str	r3, [r2, #4]
{
  UNUSED(psetup);
 8007c56:	2300      	movs	r3, #0
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c58:	4618      	mov	r0, r3
 8007c5a:	3714      	adds	r7, #20
 8007c5c:	46bd      	mov	sp, r7
 8007c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c62:	4770      	bx	lr

08007c64 <USB_GetMode>:
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);
 8007c64:	b480      	push	{r7}
 8007c66:	b083      	sub	sp, #12
 8007c68:	af00      	add	r7, sp, #0
 8007c6a:	6078      	str	r0, [r7, #4]

 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	695b      	ldr	r3, [r3, #20]
 8007c70:	f003 0301 	and.w	r3, r3, #1
  return HAL_OK;
 8007c74:	4618      	mov	r0, r3
 8007c76:	370c      	adds	r7, #12
 8007c78:	46bd      	mov	sp, r7
 8007c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c7e:	4770      	bx	lr

08007c80 <USB_CoreReset>:

  hprt0 = USBx_HPRT0;

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

 8007c80:	b480      	push	{r7}
 8007c82:	b085      	sub	sp, #20
 8007c84:	af00      	add	r7, sp, #0
 8007c86:	6078      	str	r0, [r7, #4]
  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8007c88:	2300      	movs	r3, #0
 8007c8a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(100U);                                 /* See Note #1 */
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
  HAL_Delay(10U);

  return HAL_OK;
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	3301      	adds	r3, #1
 8007c90:	60fb      	str	r3, [r7, #12]
}

 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	4a13      	ldr	r2, [pc, #76]	; (8007ce4 <USB_CoreReset+0x64>)
 8007c96:	4293      	cmp	r3, r2
 8007c98:	d901      	bls.n	8007c9e <USB_CoreReset+0x1e>
/**
  * @brief  USB_DriveVbus : activate or de-activate vbus
 8007c9a:	2303      	movs	r3, #3
 8007c9c:	e01b      	b.n	8007cd6 <USB_CoreReset+0x56>
  * @param  state  VBUS state
  *          This parameter can be one of these values:
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	691b      	ldr	r3, [r3, #16]
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	daf2      	bge.n	8007c8c <USB_CoreReset+0xc>
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
 8007ca6:	2300      	movs	r3, #0
 8007ca8:	60fb      	str	r3, [r7, #12]
  */
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	691b      	ldr	r3, [r3, #16]
 8007cae:	f043 0201 	orr.w	r2, r3, #1
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	611a      	str	r2, [r3, #16]
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
  uint32_t USBx_BASE = (uint32_t)USBx;
  __IO uint32_t hprt0 = 0U;
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	3301      	adds	r3, #1
 8007cba:	60fb      	str	r3, [r7, #12]

  hprt0 = USBx_HPRT0;
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	4a09      	ldr	r2, [pc, #36]	; (8007ce4 <USB_CoreReset+0x64>)
 8007cc0:	4293      	cmp	r3, r2
 8007cc2:	d901      	bls.n	8007cc8 <USB_CoreReset+0x48>

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8007cc4:	2303      	movs	r3, #3
 8007cc6:	e006      	b.n	8007cd6 <USB_CoreReset+0x56>
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	691b      	ldr	r3, [r3, #16]
 8007ccc:	f003 0301 	and.w	r3, r3, #1
 8007cd0:	2b01      	cmp	r3, #1
 8007cd2:	d0f0      	beq.n	8007cb6 <USB_CoreReset+0x36>
  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
  {
 8007cd4:	2300      	movs	r3, #0
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8007cd6:	4618      	mov	r0, r3
 8007cd8:	3714      	adds	r7, #20
 8007cda:	46bd      	mov	sp, r7
 8007cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce0:	4770      	bx	lr
 8007ce2:	bf00      	nop
 8007ce4:	00030d40 	.word	0x00030d40

08007ce8 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8007ce8:	b580      	push	{r7, lr}
 8007cea:	b08a      	sub	sp, #40	; 0x28
 8007cec:	af00      	add	r7, sp, #0
 8007cee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8007cf0:	4b27      	ldr	r3, [pc, #156]	; (8007d90 <I2Cx_MspInit+0xa8>)
 8007cf2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007cf4:	4a26      	ldr	r2, [pc, #152]	; (8007d90 <I2Cx_MspInit+0xa8>)
 8007cf6:	f043 0302 	orr.w	r3, r3, #2
 8007cfa:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007cfc:	4b24      	ldr	r3, [pc, #144]	; (8007d90 <I2Cx_MspInit+0xa8>)
 8007cfe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007d00:	f003 0302 	and.w	r3, r3, #2
 8007d04:	613b      	str	r3, [r7, #16]
 8007d06:	693b      	ldr	r3, [r7, #16]

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 8007d08:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8007d0c:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8007d0e:	2312      	movs	r3, #18
 8007d10:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8007d12:	2301      	movs	r3, #1
 8007d14:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007d16:	2303      	movs	r3, #3
 8007d18:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 8007d1a:	2304      	movs	r3, #4
 8007d1c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8007d1e:	f107 0314 	add.w	r3, r7, #20
 8007d22:	4619      	mov	r1, r3
 8007d24:	481b      	ldr	r0, [pc, #108]	; (8007d94 <I2Cx_MspInit+0xac>)
 8007d26:	f7fa fc27 	bl	8002578 <HAL_GPIO_Init>

  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8007d2a:	f107 0314 	add.w	r3, r7, #20
 8007d2e:	4619      	mov	r1, r3
 8007d30:	4818      	ldr	r0, [pc, #96]	; (8007d94 <I2Cx_MspInit+0xac>)
 8007d32:	f7fa fc21 	bl	8002578 <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 8007d36:	4b16      	ldr	r3, [pc, #88]	; (8007d90 <I2Cx_MspInit+0xa8>)
 8007d38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007d3a:	4a15      	ldr	r2, [pc, #84]	; (8007d90 <I2Cx_MspInit+0xa8>)
 8007d3c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8007d40:	6593      	str	r3, [r2, #88]	; 0x58
 8007d42:	4b13      	ldr	r3, [pc, #76]	; (8007d90 <I2Cx_MspInit+0xa8>)
 8007d44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007d46:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007d4a:	60fb      	str	r3, [r7, #12]
 8007d4c:	68fb      	ldr	r3, [r7, #12]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 8007d4e:	4b10      	ldr	r3, [pc, #64]	; (8007d90 <I2Cx_MspInit+0xa8>)
 8007d50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d52:	4a0f      	ldr	r2, [pc, #60]	; (8007d90 <I2Cx_MspInit+0xa8>)
 8007d54:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8007d58:	6393      	str	r3, [r2, #56]	; 0x38

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 8007d5a:	4b0d      	ldr	r3, [pc, #52]	; (8007d90 <I2Cx_MspInit+0xa8>)
 8007d5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d5e:	4a0c      	ldr	r2, [pc, #48]	; (8007d90 <I2Cx_MspInit+0xa8>)
 8007d60:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8007d64:	6393      	str	r3, [r2, #56]	; 0x38

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 8007d66:	2200      	movs	r2, #0
 8007d68:	210f      	movs	r1, #15
 8007d6a:	2021      	movs	r0, #33	; 0x21
 8007d6c:	f7fa fa4e 	bl	800220c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 8007d70:	2021      	movs	r0, #33	; 0x21
 8007d72:	f7fa fa67 	bl	8002244 <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 8007d76:	2200      	movs	r2, #0
 8007d78:	210f      	movs	r1, #15
 8007d7a:	2022      	movs	r0, #34	; 0x22
 8007d7c:	f7fa fa46 	bl	800220c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 8007d80:	2022      	movs	r0, #34	; 0x22
 8007d82:	f7fa fa5f 	bl	8002244 <HAL_NVIC_EnableIRQ>
}
 8007d86:	bf00      	nop
 8007d88:	3728      	adds	r7, #40	; 0x28
 8007d8a:	46bd      	mov	sp, r7
 8007d8c:	bd80      	pop	{r7, pc}
 8007d8e:	bf00      	nop
 8007d90:	40021000 	.word	0x40021000
 8007d94:	48000400 	.word	0x48000400

08007d98 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8007d98:	b580      	push	{r7, lr}
 8007d9a:	b082      	sub	sp, #8
 8007d9c:	af00      	add	r7, sp, #0
 8007d9e:	6078      	str	r0, [r7, #4]
  /* I2C configuration */
  i2c_handler->Instance              = DISCOVERY_I2Cx;
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	4a12      	ldr	r2, [pc, #72]	; (8007dec <I2Cx_Init+0x54>)
 8007da4:	601a      	str	r2, [r3, #0]
  i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	4a11      	ldr	r2, [pc, #68]	; (8007df0 <I2Cx_Init+0x58>)
 8007daa:	605a      	str	r2, [r3, #4]
  i2c_handler->Init.OwnAddress1      = 0;
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	2200      	movs	r2, #0
 8007db0:	609a      	str	r2, [r3, #8]
  i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	2201      	movs	r2, #1
 8007db6:	60da      	str	r2, [r3, #12]
  i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	2200      	movs	r2, #0
 8007dbc:	611a      	str	r2, [r3, #16]
  i2c_handler->Init.OwnAddress2      = 0;
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	2200      	movs	r2, #0
 8007dc2:	615a      	str	r2, [r3, #20]
  i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	2200      	movs	r2, #0
 8007dc8:	61da      	str	r2, [r3, #28]
  i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	2200      	movs	r2, #0
 8007dce:	621a      	str	r2, [r3, #32]

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
 8007dd0:	6878      	ldr	r0, [r7, #4]
 8007dd2:	f7ff ff89 	bl	8007ce8 <I2Cx_MspInit>
  HAL_I2C_Init(i2c_handler);
 8007dd6:	6878      	ldr	r0, [r7, #4]
 8007dd8:	f7fa fe9c 	bl	8002b14 <HAL_I2C_Init>
  
  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);  
 8007ddc:	2100      	movs	r1, #0
 8007dde:	6878      	ldr	r0, [r7, #4]
 8007de0:	f7fb fc2a 	bl	8003638 <HAL_I2CEx_ConfigAnalogFilter>
}
 8007de4:	bf00      	nop
 8007de6:	3708      	adds	r7, #8
 8007de8:	46bd      	mov	sp, r7
 8007dea:	bd80      	pop	{r7, pc}
 8007dec:	40005800 	.word	0x40005800
 8007df0:	00702681 	.word	0x00702681

08007df4 <I2Cx_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8007df4:	b580      	push	{r7, lr}
 8007df6:	b08a      	sub	sp, #40	; 0x28
 8007df8:	af04      	add	r7, sp, #16
 8007dfa:	60f8      	str	r0, [r7, #12]
 8007dfc:	4608      	mov	r0, r1
 8007dfe:	4611      	mov	r1, r2
 8007e00:	461a      	mov	r2, r3
 8007e02:	4603      	mov	r3, r0
 8007e04:	72fb      	strb	r3, [r7, #11]
 8007e06:	460b      	mov	r3, r1
 8007e08:	813b      	strh	r3, [r7, #8]
 8007e0a:	4613      	mov	r3, r2
 8007e0c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8007e0e:	2300      	movs	r3, #0
 8007e10:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8007e12:	7afb      	ldrb	r3, [r7, #11]
 8007e14:	b299      	uxth	r1, r3
 8007e16:	88f8      	ldrh	r0, [r7, #6]
 8007e18:	893a      	ldrh	r2, [r7, #8]
 8007e1a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8007e1e:	9302      	str	r3, [sp, #8]
 8007e20:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007e22:	9301      	str	r3, [sp, #4]
 8007e24:	6a3b      	ldr	r3, [r7, #32]
 8007e26:	9300      	str	r3, [sp, #0]
 8007e28:	4603      	mov	r3, r0
 8007e2a:	68f8      	ldr	r0, [r7, #12]
 8007e2c:	f7fb f844 	bl	8002eb8 <HAL_I2C_Mem_Read>
 8007e30:	4603      	mov	r3, r0
 8007e32:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8007e34:	7dfb      	ldrb	r3, [r7, #23]
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d004      	beq.n	8007e44 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 8007e3a:	7afb      	ldrb	r3, [r7, #11]
 8007e3c:	4619      	mov	r1, r3
 8007e3e:	68f8      	ldr	r0, [r7, #12]
 8007e40:	f000 f832 	bl	8007ea8 <I2Cx_Error>
  }
  return status;
 8007e44:	7dfb      	ldrb	r3, [r7, #23]
}
 8007e46:	4618      	mov	r0, r3
 8007e48:	3718      	adds	r7, #24
 8007e4a:	46bd      	mov	sp, r7
 8007e4c:	bd80      	pop	{r7, pc}

08007e4e <I2Cx_WriteMultiple>:
  * @param  Buffer  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8007e4e:	b580      	push	{r7, lr}
 8007e50:	b08a      	sub	sp, #40	; 0x28
 8007e52:	af04      	add	r7, sp, #16
 8007e54:	60f8      	str	r0, [r7, #12]
 8007e56:	4608      	mov	r0, r1
 8007e58:	4611      	mov	r1, r2
 8007e5a:	461a      	mov	r2, r3
 8007e5c:	4603      	mov	r3, r0
 8007e5e:	72fb      	strb	r3, [r7, #11]
 8007e60:	460b      	mov	r3, r1
 8007e62:	813b      	strh	r3, [r7, #8]
 8007e64:	4613      	mov	r3, r2
 8007e66:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8007e68:	2300      	movs	r3, #0
 8007e6a:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8007e6c:	7afb      	ldrb	r3, [r7, #11]
 8007e6e:	b299      	uxth	r1, r3
 8007e70:	88f8      	ldrh	r0, [r7, #6]
 8007e72:	893a      	ldrh	r2, [r7, #8]
 8007e74:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8007e78:	9302      	str	r3, [sp, #8]
 8007e7a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007e7c:	9301      	str	r3, [sp, #4]
 8007e7e:	6a3b      	ldr	r3, [r7, #32]
 8007e80:	9300      	str	r3, [sp, #0]
 8007e82:	4603      	mov	r3, r0
 8007e84:	68f8      	ldr	r0, [r7, #12]
 8007e86:	f7fa ff03 	bl	8002c90 <HAL_I2C_Mem_Write>
 8007e8a:	4603      	mov	r3, r0
 8007e8c:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8007e8e:	7dfb      	ldrb	r3, [r7, #23]
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d004      	beq.n	8007e9e <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8007e94:	7afb      	ldrb	r3, [r7, #11]
 8007e96:	4619      	mov	r1, r3
 8007e98:	68f8      	ldr	r0, [r7, #12]
 8007e9a:	f000 f805 	bl	8007ea8 <I2Cx_Error>
  }
  return status;
 8007e9e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007ea0:	4618      	mov	r0, r3
 8007ea2:	3718      	adds	r7, #24
 8007ea4:	46bd      	mov	sp, r7
 8007ea6:	bd80      	pop	{r7, pc}

08007ea8 <I2Cx_Error>:
  * @param  i2c_handler  I2C handler
  * @param  Addr  I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8007ea8:	b580      	push	{r7, lr}
 8007eaa:	b082      	sub	sp, #8
 8007eac:	af00      	add	r7, sp, #0
 8007eae:	6078      	str	r0, [r7, #4]
 8007eb0:	460b      	mov	r3, r1
 8007eb2:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8007eb4:	6878      	ldr	r0, [r7, #4]
 8007eb6:	f7fa febc 	bl	8002c32 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8007eba:	6878      	ldr	r0, [r7, #4]
 8007ebc:	f7ff ff6c 	bl	8007d98 <I2Cx_Init>
}
 8007ec0:	bf00      	nop
 8007ec2:	3708      	adds	r7, #8
 8007ec4:	46bd      	mov	sp, r7
 8007ec6:	bd80      	pop	{r7, pc}

08007ec8 <SENSOR_IO_Init>:
/**
  * @brief  Initializes Sensors low level.
  * @retval None
  */
void SENSOR_IO_Init(void)
{
 8007ec8:	b580      	push	{r7, lr}
 8007eca:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cHandler);
 8007ecc:	4802      	ldr	r0, [pc, #8]	; (8007ed8 <SENSOR_IO_Init+0x10>)
 8007ece:	f7ff ff63 	bl	8007d98 <I2Cx_Init>
}
 8007ed2:	bf00      	nop
 8007ed4:	bd80      	pop	{r7, pc}
 8007ed6:	bf00      	nop
 8007ed8:	2000082c 	.word	0x2000082c

08007edc <SENSOR_IO_Write>:
  * @param  Reg  Reg address
  * @param  Value  Data to be written
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8007edc:	b580      	push	{r7, lr}
 8007ede:	b084      	sub	sp, #16
 8007ee0:	af02      	add	r7, sp, #8
 8007ee2:	4603      	mov	r3, r0
 8007ee4:	71fb      	strb	r3, [r7, #7]
 8007ee6:	460b      	mov	r3, r1
 8007ee8:	71bb      	strb	r3, [r7, #6]
 8007eea:	4613      	mov	r3, r2
 8007eec:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 8007eee:	79bb      	ldrb	r3, [r7, #6]
 8007ef0:	b29a      	uxth	r2, r3
 8007ef2:	79f9      	ldrb	r1, [r7, #7]
 8007ef4:	2301      	movs	r3, #1
 8007ef6:	9301      	str	r3, [sp, #4]
 8007ef8:	1d7b      	adds	r3, r7, #5
 8007efa:	9300      	str	r3, [sp, #0]
 8007efc:	2301      	movs	r3, #1
 8007efe:	4803      	ldr	r0, [pc, #12]	; (8007f0c <SENSOR_IO_Write+0x30>)
 8007f00:	f7ff ffa5 	bl	8007e4e <I2Cx_WriteMultiple>
}
 8007f04:	bf00      	nop
 8007f06:	3708      	adds	r7, #8
 8007f08:	46bd      	mov	sp, r7
 8007f0a:	bd80      	pop	{r7, pc}
 8007f0c:	2000082c 	.word	0x2000082c

08007f10 <SENSOR_IO_Read>:
  * @param  Addr  I2C address
  * @param  Reg  Reg address
  * @retval Data to be read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8007f10:	b580      	push	{r7, lr}
 8007f12:	b086      	sub	sp, #24
 8007f14:	af02      	add	r7, sp, #8
 8007f16:	4603      	mov	r3, r0
 8007f18:	460a      	mov	r2, r1
 8007f1a:	71fb      	strb	r3, [r7, #7]
 8007f1c:	4613      	mov	r3, r2
 8007f1e:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 8007f20:	2300      	movs	r3, #0
 8007f22:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 8007f24:	79bb      	ldrb	r3, [r7, #6]
 8007f26:	b29a      	uxth	r2, r3
 8007f28:	79f9      	ldrb	r1, [r7, #7]
 8007f2a:	2301      	movs	r3, #1
 8007f2c:	9301      	str	r3, [sp, #4]
 8007f2e:	f107 030f 	add.w	r3, r7, #15
 8007f32:	9300      	str	r3, [sp, #0]
 8007f34:	2301      	movs	r3, #1
 8007f36:	4804      	ldr	r0, [pc, #16]	; (8007f48 <SENSOR_IO_Read+0x38>)
 8007f38:	f7ff ff5c 	bl	8007df4 <I2Cx_ReadMultiple>

  return read_value;
 8007f3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f3e:	4618      	mov	r0, r3
 8007f40:	3710      	adds	r7, #16
 8007f42:	46bd      	mov	sp, r7
 8007f44:	bd80      	pop	{r7, pc}
 8007f46:	bf00      	nop
 8007f48:	2000082c 	.word	0x2000082c

08007f4c <SENSOR_IO_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 8007f4c:	b580      	push	{r7, lr}
 8007f4e:	b084      	sub	sp, #16
 8007f50:	af02      	add	r7, sp, #8
 8007f52:	603a      	str	r2, [r7, #0]
 8007f54:	461a      	mov	r2, r3
 8007f56:	4603      	mov	r3, r0
 8007f58:	71fb      	strb	r3, [r7, #7]
 8007f5a:	460b      	mov	r3, r1
 8007f5c:	71bb      	strb	r3, [r7, #6]
 8007f5e:	4613      	mov	r3, r2
 8007f60:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 8007f62:	79bb      	ldrb	r3, [r7, #6]
 8007f64:	b29a      	uxth	r2, r3
 8007f66:	79f9      	ldrb	r1, [r7, #7]
 8007f68:	88bb      	ldrh	r3, [r7, #4]
 8007f6a:	9301      	str	r3, [sp, #4]
 8007f6c:	683b      	ldr	r3, [r7, #0]
 8007f6e:	9300      	str	r3, [sp, #0]
 8007f70:	2301      	movs	r3, #1
 8007f72:	4804      	ldr	r0, [pc, #16]	; (8007f84 <SENSOR_IO_ReadMultiple+0x38>)
 8007f74:	f7ff ff3e 	bl	8007df4 <I2Cx_ReadMultiple>
 8007f78:	4603      	mov	r3, r0
 8007f7a:	b29b      	uxth	r3, r3
}
 8007f7c:	4618      	mov	r0, r3
 8007f7e:	3708      	adds	r7, #8
 8007f80:	46bd      	mov	sp, r7
 8007f82:	bd80      	pop	{r7, pc}
 8007f84:	2000082c 	.word	0x2000082c

08007f88 <BSP_ACCELERO_Init>:
/**
  * @brief  Initialize the ACCELERO.
  * @retval ACCELERO_OK or ACCELERO_ERROR
  */
ACCELERO_StatusTypeDef BSP_ACCELERO_Init(void)
{  
 8007f88:	b580      	push	{r7, lr}
 8007f8a:	b084      	sub	sp, #16
 8007f8c:	af00      	add	r7, sp, #0
  ACCELERO_StatusTypeDef ret = ACCELERO_OK;
 8007f8e:	2300      	movs	r3, #0
 8007f90:	73fb      	strb	r3, [r7, #15]
  uint16_t ctrl = 0x0000;
 8007f92:	2300      	movs	r3, #0
 8007f94:	81bb      	strh	r3, [r7, #12]
  ACCELERO_InitTypeDef LSM6DSL_InitStructure;

  if(Lsm6dslAccDrv.ReadID() != LSM6DSL_ACC_GYRO_WHO_AM_I)
 8007f96:	4b19      	ldr	r3, [pc, #100]	; (8007ffc <BSP_ACCELERO_Init+0x74>)
 8007f98:	689b      	ldr	r3, [r3, #8]
 8007f9a:	4798      	blx	r3
 8007f9c:	4603      	mov	r3, r0
 8007f9e:	2b6a      	cmp	r3, #106	; 0x6a
 8007fa0:	d002      	beq.n	8007fa8 <BSP_ACCELERO_Init+0x20>
  {
    ret = ACCELERO_ERROR;
 8007fa2:	2301      	movs	r3, #1
 8007fa4:	73fb      	strb	r3, [r7, #15]
 8007fa6:	e024      	b.n	8007ff2 <BSP_ACCELERO_Init+0x6a>
  }
  else
  {
    /* Initialize the ACCELERO accelerometer driver structure */
    AccelerometerDrv = &Lsm6dslAccDrv;
 8007fa8:	4b15      	ldr	r3, [pc, #84]	; (8008000 <BSP_ACCELERO_Init+0x78>)
 8007faa:	4a14      	ldr	r2, [pc, #80]	; (8007ffc <BSP_ACCELERO_Init+0x74>)
 8007fac:	601a      	str	r2, [r3, #0]
  
    /* MEMS configuration ------------------------------------------------------*/
    /* Fill the ACCELERO accelerometer structure */
    LSM6DSL_InitStructure.AccOutput_DataRate = LSM6DSL_ODR_52Hz;
 8007fae:	2330      	movs	r3, #48	; 0x30
 8007fb0:	717b      	strb	r3, [r7, #5]
    LSM6DSL_InitStructure.Axes_Enable = 0;
 8007fb2:	2300      	movs	r3, #0
 8007fb4:	71bb      	strb	r3, [r7, #6]
    LSM6DSL_InitStructure.AccFull_Scale = LSM6DSL_ACC_FULLSCALE_2G;
 8007fb6:	2300      	movs	r3, #0
 8007fb8:	72bb      	strb	r3, [r7, #10]
    LSM6DSL_InitStructure.BlockData_Update = LSM6DSL_BDU_BLOCK_UPDATE;
 8007fba:	2340      	movs	r3, #64	; 0x40
 8007fbc:	723b      	strb	r3, [r7, #8]
    LSM6DSL_InitStructure.High_Resolution = 0;
 8007fbe:	2300      	movs	r3, #0
 8007fc0:	71fb      	strb	r3, [r7, #7]
    LSM6DSL_InitStructure.Communication_Mode = 0;
 8007fc2:	2300      	movs	r3, #0
 8007fc4:	72fb      	strb	r3, [r7, #11]
        
    /* Configure MEMS: data rate, full scale  */
    ctrl =  (LSM6DSL_InitStructure.AccOutput_DataRate | LSM6DSL_InitStructure.AccFull_Scale);
 8007fc6:	797a      	ldrb	r2, [r7, #5]
 8007fc8:	7abb      	ldrb	r3, [r7, #10]
 8007fca:	4313      	orrs	r3, r2
 8007fcc:	b2db      	uxtb	r3, r3
 8007fce:	81bb      	strh	r3, [r7, #12]
    
    /* Configure MEMS: BDU and Auto-increment for multi read/write */
    ctrl |= ((LSM6DSL_InitStructure.BlockData_Update | LSM6DSL_ACC_GYRO_IF_INC_ENABLED) << 8);
 8007fd0:	7a3b      	ldrb	r3, [r7, #8]
 8007fd2:	f043 0304 	orr.w	r3, r3, #4
 8007fd6:	b2db      	uxtb	r3, r3
 8007fd8:	021b      	lsls	r3, r3, #8
 8007fda:	b21a      	sxth	r2, r3
 8007fdc:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8007fe0:	4313      	orrs	r3, r2
 8007fe2:	b21b      	sxth	r3, r3
 8007fe4:	81bb      	strh	r3, [r7, #12]

    /* Configure the ACCELERO accelerometer main parameters */
    AccelerometerDrv->Init(ctrl);
 8007fe6:	4b06      	ldr	r3, [pc, #24]	; (8008000 <BSP_ACCELERO_Init+0x78>)
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	89ba      	ldrh	r2, [r7, #12]
 8007fee:	4610      	mov	r0, r2
 8007ff0:	4798      	blx	r3
  }  

  return ret;
 8007ff2:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ff4:	4618      	mov	r0, r3
 8007ff6:	3710      	adds	r7, #16
 8007ff8:	46bd      	mov	sp, r7
 8007ffa:	bd80      	pop	{r7, pc}
 8007ffc:	2000000c 	.word	0x2000000c
 8008000:	20000880 	.word	0x20000880

08008004 <BSP_ACCELERO_AccGetXYZ>:
  * @param  pDataXYZ Pointer on 3 angular accelerations table with  
  *                  pDataXYZ[0] = X axis, pDataXYZ[1] = Y axis, pDataXYZ[2] = Z axis
  * @retval None
  */
void BSP_ACCELERO_AccGetXYZ(int16_t *pDataXYZ)
{
 8008004:	b580      	push	{r7, lr}
 8008006:	b082      	sub	sp, #8
 8008008:	af00      	add	r7, sp, #0
 800800a:	6078      	str	r0, [r7, #4]
  if(AccelerometerDrv != NULL)
 800800c:	4b08      	ldr	r3, [pc, #32]	; (8008030 <BSP_ACCELERO_AccGetXYZ+0x2c>)
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	2b00      	cmp	r3, #0
 8008012:	d009      	beq.n	8008028 <BSP_ACCELERO_AccGetXYZ+0x24>
  {
    if(AccelerometerDrv->GetXYZ != NULL)
 8008014:	4b06      	ldr	r3, [pc, #24]	; (8008030 <BSP_ACCELERO_AccGetXYZ+0x2c>)
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800801a:	2b00      	cmp	r3, #0
 800801c:	d004      	beq.n	8008028 <BSP_ACCELERO_AccGetXYZ+0x24>
    {   
      AccelerometerDrv->GetXYZ(pDataXYZ);
 800801e:	4b04      	ldr	r3, [pc, #16]	; (8008030 <BSP_ACCELERO_AccGetXYZ+0x2c>)
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008024:	6878      	ldr	r0, [r7, #4]
 8008026:	4798      	blx	r3
    }
  }
}
 8008028:	bf00      	nop
 800802a:	3708      	adds	r7, #8
 800802c:	46bd      	mov	sp, r7
 800802e:	bd80      	pop	{r7, pc}
 8008030:	20000880 	.word	0x20000880

08008034 <LSM6DSL_AccInit>:
/**
  * @brief  Set LSM6DSL Accelerometer Initialization.
  * @param  InitStruct: Init parameters
  */
void LSM6DSL_AccInit(uint16_t InitStruct)
{  
 8008034:	b580      	push	{r7, lr}
 8008036:	b084      	sub	sp, #16
 8008038:	af00      	add	r7, sp, #0
 800803a:	4603      	mov	r3, r0
 800803c:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 800803e:	2300      	movs	r3, #0
 8008040:	73fb      	strb	r3, [r7, #15]
  uint8_t tmp;

  /* Read CTRL1_XL */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8008042:	2110      	movs	r1, #16
 8008044:	20d4      	movs	r0, #212	; 0xd4
 8008046:	f7ff ff63 	bl	8007f10 <SENSOR_IO_Read>
 800804a:	4603      	mov	r3, r0
 800804c:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL1_XL register: FS and Data Rate */
  ctrl = (uint8_t) InitStruct;
 800804e:	88fb      	ldrh	r3, [r7, #6]
 8008050:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0xFC);
 8008052:	7bbb      	ldrb	r3, [r7, #14]
 8008054:	f003 0303 	and.w	r3, r3, #3
 8008058:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl;
 800805a:	7bba      	ldrb	r2, [r7, #14]
 800805c:	7bfb      	ldrb	r3, [r7, #15]
 800805e:	4313      	orrs	r3, r2
 8008060:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, tmp);
 8008062:	7bbb      	ldrb	r3, [r7, #14]
 8008064:	461a      	mov	r2, r3
 8008066:	2110      	movs	r1, #16
 8008068:	20d4      	movs	r0, #212	; 0xd4
 800806a:	f7ff ff37 	bl	8007edc <SENSOR_IO_Write>

  /* Read CTRL3_C */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C);
 800806e:	2112      	movs	r1, #18
 8008070:	20d4      	movs	r0, #212	; 0xd4
 8008072:	f7ff ff4d 	bl	8007f10 <SENSOR_IO_Read>
 8008076:	4603      	mov	r3, r0
 8008078:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL3_C register: BDU and Auto-increment */
  ctrl = ((uint8_t) (InitStruct >> 8));
 800807a:	88fb      	ldrh	r3, [r7, #6]
 800807c:	0a1b      	lsrs	r3, r3, #8
 800807e:	b29b      	uxth	r3, r3
 8008080:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0x44);
 8008082:	7bbb      	ldrb	r3, [r7, #14]
 8008084:	f023 0344 	bic.w	r3, r3, #68	; 0x44
 8008088:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl; 
 800808a:	7bba      	ldrb	r2, [r7, #14]
 800808c:	7bfb      	ldrb	r3, [r7, #15]
 800808e:	4313      	orrs	r3, r2
 8008090:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C, tmp);
 8008092:	7bbb      	ldrb	r3, [r7, #14]
 8008094:	461a      	mov	r2, r3
 8008096:	2112      	movs	r1, #18
 8008098:	20d4      	movs	r0, #212	; 0xd4
 800809a:	f7ff ff1f 	bl	8007edc <SENSOR_IO_Write>
}
 800809e:	bf00      	nop
 80080a0:	3710      	adds	r7, #16
 80080a2:	46bd      	mov	sp, r7
 80080a4:	bd80      	pop	{r7, pc}

080080a6 <LSM6DSL_AccDeInit>:

/**
  * @brief  LSM6DSL Accelerometer De-initialization.
  */
void LSM6DSL_AccDeInit(void)
{
 80080a6:	b580      	push	{r7, lr}
 80080a8:	b082      	sub	sp, #8
 80080aa:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 80080ac:	2300      	movs	r3, #0
 80080ae:	71fb      	strb	r3, [r7, #7]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 80080b0:	2110      	movs	r1, #16
 80080b2:	20d4      	movs	r0, #212	; 0xd4
 80080b4:	f7ff ff2c 	bl	8007f10 <SENSOR_IO_Read>
 80080b8:	4603      	mov	r3, r0
 80080ba:	71fb      	strb	r3, [r7, #7]

  /* Clear ODR bits */
  ctrl &= ~(LSM6DSL_ODR_BITPOSITION);
 80080bc:	79fb      	ldrb	r3, [r7, #7]
 80080be:	f003 030f 	and.w	r3, r3, #15
 80080c2:	71fb      	strb	r3, [r7, #7]

  /* Set Power down */
  ctrl |= LSM6DSL_ODR_POWER_DOWN;
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, ctrl);
 80080c4:	79fb      	ldrb	r3, [r7, #7]
 80080c6:	461a      	mov	r2, r3
 80080c8:	2110      	movs	r1, #16
 80080ca:	20d4      	movs	r0, #212	; 0xd4
 80080cc:	f7ff ff06 	bl	8007edc <SENSOR_IO_Write>
}
 80080d0:	bf00      	nop
 80080d2:	3708      	adds	r7, #8
 80080d4:	46bd      	mov	sp, r7
 80080d6:	bd80      	pop	{r7, pc}

080080d8 <LSM6DSL_AccReadID>:
/**
  * @brief  Read LSM6DSL ID.
  * @retval ID 
  */
uint8_t LSM6DSL_AccReadID(void)
{  
 80080d8:	b580      	push	{r7, lr}
 80080da:	af00      	add	r7, sp, #0
  /* IO interface initialization */
  SENSOR_IO_Init();
 80080dc:	f7ff fef4 	bl	8007ec8 <SENSOR_IO_Init>
  /* Read value at Who am I register address */
  return (SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_WHO_AM_I_REG));
 80080e0:	210f      	movs	r1, #15
 80080e2:	20d4      	movs	r0, #212	; 0xd4
 80080e4:	f7ff ff14 	bl	8007f10 <SENSOR_IO_Read>
 80080e8:	4603      	mov	r3, r0
}
 80080ea:	4618      	mov	r0, r3
 80080ec:	bd80      	pop	{r7, pc}

080080ee <LSM6DSL_AccLowPower>:
/**
  * @brief  Set/Unset Accelerometer in low power mode.
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled
  */
void LSM6DSL_AccLowPower(uint16_t status)
{
 80080ee:	b580      	push	{r7, lr}
 80080f0:	b084      	sub	sp, #16
 80080f2:	af00      	add	r7, sp, #0
 80080f4:	4603      	mov	r3, r0
 80080f6:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 80080f8:	2300      	movs	r3, #0
 80080fa:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL6_C value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C);
 80080fc:	2115      	movs	r1, #21
 80080fe:	20d4      	movs	r0, #212	; 0xd4
 8008100:	f7ff ff06 	bl	8007f10 <SENSOR_IO_Read>
 8008104:	4603      	mov	r3, r0
 8008106:	73fb      	strb	r3, [r7, #15]

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x10);
 8008108:	7bfb      	ldrb	r3, [r7, #15]
 800810a:	f023 0310 	bic.w	r3, r3, #16
 800810e:	73fb      	strb	r3, [r7, #15]

  /* Set Low Power Mode */
  if(status)
 8008110:	88fb      	ldrh	r3, [r7, #6]
 8008112:	2b00      	cmp	r3, #0
 8008114:	d003      	beq.n	800811e <LSM6DSL_AccLowPower+0x30>
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_ENABLED;
 8008116:	7bfb      	ldrb	r3, [r7, #15]
 8008118:	f043 0310 	orr.w	r3, r3, #16
 800811c:	73fb      	strb	r3, [r7, #15]
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_DISABLED;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C, ctrl);
 800811e:	7bfb      	ldrb	r3, [r7, #15]
 8008120:	461a      	mov	r2, r3
 8008122:	2115      	movs	r1, #21
 8008124:	20d4      	movs	r0, #212	; 0xd4
 8008126:	f7ff fed9 	bl	8007edc <SENSOR_IO_Write>
}
 800812a:	bf00      	nop
 800812c:	3710      	adds	r7, #16
 800812e:	46bd      	mov	sp, r7
 8008130:	bd80      	pop	{r7, pc}
	...

08008134 <LSM6DSL_AccReadXYZ>:
/**
  * @brief  Read X, Y & Z Acceleration values 
  * @param  pData: Data out pointer
  */
void LSM6DSL_AccReadXYZ(int16_t* pData)
{
 8008134:	b580      	push	{r7, lr}
 8008136:	b088      	sub	sp, #32
 8008138:	af00      	add	r7, sp, #0
 800813a:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlx= 0;
 800813c:	2300      	movs	r3, #0
 800813e:	75fb      	strb	r3, [r7, #23]
  uint8_t buffer[6];
  uint8_t i = 0;
 8008140:	2300      	movs	r3, #0
 8008142:	77fb      	strb	r3, [r7, #31]
  float sensitivity = 0;
 8008144:	f04f 0300 	mov.w	r3, #0
 8008148:	61bb      	str	r3, [r7, #24]
  
  /* Read the acceleration control register content */
  ctrlx = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 800814a:	2110      	movs	r1, #16
 800814c:	20d4      	movs	r0, #212	; 0xd4
 800814e:	f7ff fedf 	bl	8007f10 <SENSOR_IO_Read>
 8008152:	4603      	mov	r3, r0
 8008154:	75fb      	strb	r3, [r7, #23]
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_OUTX_L_XL, buffer, 6);
 8008156:	f107 0208 	add.w	r2, r7, #8
 800815a:	2306      	movs	r3, #6
 800815c:	2128      	movs	r1, #40	; 0x28
 800815e:	20d4      	movs	r0, #212	; 0xd4
 8008160:	f7ff fef4 	bl	8007f4c <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
 8008164:	2300      	movs	r3, #0
 8008166:	77fb      	strb	r3, [r7, #31]
 8008168:	e01c      	b.n	80081a4 <LSM6DSL_AccReadXYZ+0x70>
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 800816a:	7ffb      	ldrb	r3, [r7, #31]
 800816c:	005b      	lsls	r3, r3, #1
 800816e:	3301      	adds	r3, #1
 8008170:	3320      	adds	r3, #32
 8008172:	443b      	add	r3, r7
 8008174:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8008178:	b29b      	uxth	r3, r3
 800817a:	021b      	lsls	r3, r3, #8
 800817c:	b29a      	uxth	r2, r3
 800817e:	7ffb      	ldrb	r3, [r7, #31]
 8008180:	005b      	lsls	r3, r3, #1
 8008182:	3320      	adds	r3, #32
 8008184:	443b      	add	r3, r7
 8008186:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 800818a:	b29b      	uxth	r3, r3
 800818c:	4413      	add	r3, r2
 800818e:	b29a      	uxth	r2, r3
 8008190:	7ffb      	ldrb	r3, [r7, #31]
 8008192:	b212      	sxth	r2, r2
 8008194:	005b      	lsls	r3, r3, #1
 8008196:	3320      	adds	r3, #32
 8008198:	443b      	add	r3, r7
 800819a:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(i=0; i<3; i++)
 800819e:	7ffb      	ldrb	r3, [r7, #31]
 80081a0:	3301      	adds	r3, #1
 80081a2:	77fb      	strb	r3, [r7, #31]
 80081a4:	7ffb      	ldrb	r3, [r7, #31]
 80081a6:	2b02      	cmp	r3, #2
 80081a8:	d9df      	bls.n	800816a <LSM6DSL_AccReadXYZ+0x36>
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL1_XL */
  switch(ctrlx & 0x0C)
 80081aa:	7dfb      	ldrb	r3, [r7, #23]
 80081ac:	f003 030c 	and.w	r3, r3, #12
 80081b0:	2b0c      	cmp	r3, #12
 80081b2:	d829      	bhi.n	8008208 <LSM6DSL_AccReadXYZ+0xd4>
 80081b4:	a201      	add	r2, pc, #4	; (adr r2, 80081bc <LSM6DSL_AccReadXYZ+0x88>)
 80081b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081ba:	bf00      	nop
 80081bc:	080081f1 	.word	0x080081f1
 80081c0:	08008209 	.word	0x08008209
 80081c4:	08008209 	.word	0x08008209
 80081c8:	08008209 	.word	0x08008209
 80081cc:	08008203 	.word	0x08008203
 80081d0:	08008209 	.word	0x08008209
 80081d4:	08008209 	.word	0x08008209
 80081d8:	08008209 	.word	0x08008209
 80081dc:	080081f7 	.word	0x080081f7
 80081e0:	08008209 	.word	0x08008209
 80081e4:	08008209 	.word	0x08008209
 80081e8:	08008209 	.word	0x08008209
 80081ec:	080081fd 	.word	0x080081fd
  {
  case LSM6DSL_ACC_FULLSCALE_2G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_2G;
 80081f0:	4b18      	ldr	r3, [pc, #96]	; (8008254 <LSM6DSL_AccReadXYZ+0x120>)
 80081f2:	61bb      	str	r3, [r7, #24]
    break;
 80081f4:	e008      	b.n	8008208 <LSM6DSL_AccReadXYZ+0xd4>
  case LSM6DSL_ACC_FULLSCALE_4G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_4G;
 80081f6:	4b18      	ldr	r3, [pc, #96]	; (8008258 <LSM6DSL_AccReadXYZ+0x124>)
 80081f8:	61bb      	str	r3, [r7, #24]
    break;
 80081fa:	e005      	b.n	8008208 <LSM6DSL_AccReadXYZ+0xd4>
  case LSM6DSL_ACC_FULLSCALE_8G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_8G;
 80081fc:	4b17      	ldr	r3, [pc, #92]	; (800825c <LSM6DSL_AccReadXYZ+0x128>)
 80081fe:	61bb      	str	r3, [r7, #24]
    break;
 8008200:	e002      	b.n	8008208 <LSM6DSL_AccReadXYZ+0xd4>
  case LSM6DSL_ACC_FULLSCALE_16G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_16G;
 8008202:	4b17      	ldr	r3, [pc, #92]	; (8008260 <LSM6DSL_AccReadXYZ+0x12c>)
 8008204:	61bb      	str	r3, [r7, #24]
    break;    
 8008206:	bf00      	nop
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 8008208:	2300      	movs	r3, #0
 800820a:	77fb      	strb	r3, [r7, #31]
 800820c:	e01a      	b.n	8008244 <LSM6DSL_AccReadXYZ+0x110>
  {
    pData[i]=( int16_t )(pnRawData[i] * sensitivity);
 800820e:	7ffb      	ldrb	r3, [r7, #31]
 8008210:	005b      	lsls	r3, r3, #1
 8008212:	3320      	adds	r3, #32
 8008214:	443b      	add	r3, r7
 8008216:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 800821a:	ee07 3a90 	vmov	s15, r3
 800821e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008222:	edd7 7a06 	vldr	s15, [r7, #24]
 8008226:	ee67 7a27 	vmul.f32	s15, s14, s15
 800822a:	7ffb      	ldrb	r3, [r7, #31]
 800822c:	005b      	lsls	r3, r3, #1
 800822e:	687a      	ldr	r2, [r7, #4]
 8008230:	4413      	add	r3, r2
 8008232:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008236:	ee17 2a90 	vmov	r2, s15
 800823a:	b212      	sxth	r2, r2
 800823c:	801a      	strh	r2, [r3, #0]
  for(i=0; i<3; i++)
 800823e:	7ffb      	ldrb	r3, [r7, #31]
 8008240:	3301      	adds	r3, #1
 8008242:	77fb      	strb	r3, [r7, #31]
 8008244:	7ffb      	ldrb	r3, [r7, #31]
 8008246:	2b02      	cmp	r3, #2
 8008248:	d9e1      	bls.n	800820e <LSM6DSL_AccReadXYZ+0xda>
  }
}
 800824a:	bf00      	nop
 800824c:	bf00      	nop
 800824e:	3720      	adds	r7, #32
 8008250:	46bd      	mov	sp, r7
 8008252:	bd80      	pop	{r7, pc}
 8008254:	3d79db23 	.word	0x3d79db23
 8008258:	3df9db23 	.word	0x3df9db23
 800825c:	3e79db23 	.word	0x3e79db23
 8008260:	3ef9db23 	.word	0x3ef9db23

08008264 <__NVIC_SetPriority>:
{
 8008264:	b480      	push	{r7}
 8008266:	b083      	sub	sp, #12
 8008268:	af00      	add	r7, sp, #0
 800826a:	4603      	mov	r3, r0
 800826c:	6039      	str	r1, [r7, #0]
 800826e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008270:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008274:	2b00      	cmp	r3, #0
 8008276:	db0a      	blt.n	800828e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008278:	683b      	ldr	r3, [r7, #0]
 800827a:	b2da      	uxtb	r2, r3
 800827c:	490c      	ldr	r1, [pc, #48]	; (80082b0 <__NVIC_SetPriority+0x4c>)
 800827e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008282:	0112      	lsls	r2, r2, #4
 8008284:	b2d2      	uxtb	r2, r2
 8008286:	440b      	add	r3, r1
 8008288:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800828c:	e00a      	b.n	80082a4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800828e:	683b      	ldr	r3, [r7, #0]
 8008290:	b2da      	uxtb	r2, r3
 8008292:	4908      	ldr	r1, [pc, #32]	; (80082b4 <__NVIC_SetPriority+0x50>)
 8008294:	79fb      	ldrb	r3, [r7, #7]
 8008296:	f003 030f 	and.w	r3, r3, #15
 800829a:	3b04      	subs	r3, #4
 800829c:	0112      	lsls	r2, r2, #4
 800829e:	b2d2      	uxtb	r2, r2
 80082a0:	440b      	add	r3, r1
 80082a2:	761a      	strb	r2, [r3, #24]
}
 80082a4:	bf00      	nop
 80082a6:	370c      	adds	r7, #12
 80082a8:	46bd      	mov	sp, r7
 80082aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ae:	4770      	bx	lr
 80082b0:	e000e100 	.word	0xe000e100
 80082b4:	e000ed00 	.word	0xe000ed00

080082b8 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80082b8:	b580      	push	{r7, lr}
 80082ba:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80082bc:	4b05      	ldr	r3, [pc, #20]	; (80082d4 <SysTick_Handler+0x1c>)
 80082be:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80082c0:	f002 f90a 	bl	800a4d8 <xTaskGetSchedulerState>
 80082c4:	4603      	mov	r3, r0
 80082c6:	2b01      	cmp	r3, #1
 80082c8:	d001      	beq.n	80082ce <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80082ca:	f003 f8f5 	bl	800b4b8 <xPortSysTickHandler>
  }
}
 80082ce:	bf00      	nop
 80082d0:	bd80      	pop	{r7, pc}
 80082d2:	bf00      	nop
 80082d4:	e000e010 	.word	0xe000e010

080082d8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80082d8:	b580      	push	{r7, lr}
 80082da:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80082dc:	2100      	movs	r1, #0
 80082de:	f06f 0004 	mvn.w	r0, #4
 80082e2:	f7ff ffbf 	bl	8008264 <__NVIC_SetPriority>
#endif
}
 80082e6:	bf00      	nop
 80082e8:	bd80      	pop	{r7, pc}
	...

080082ec <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80082ec:	b480      	push	{r7}
 80082ee:	b083      	sub	sp, #12
 80082f0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80082f2:	f3ef 8305 	mrs	r3, IPSR
 80082f6:	603b      	str	r3, [r7, #0]
  return(result);
 80082f8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d003      	beq.n	8008306 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80082fe:	f06f 0305 	mvn.w	r3, #5
 8008302:	607b      	str	r3, [r7, #4]
 8008304:	e00c      	b.n	8008320 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8008306:	4b0a      	ldr	r3, [pc, #40]	; (8008330 <osKernelInitialize+0x44>)
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	2b00      	cmp	r3, #0
 800830c:	d105      	bne.n	800831a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800830e:	4b08      	ldr	r3, [pc, #32]	; (8008330 <osKernelInitialize+0x44>)
 8008310:	2201      	movs	r2, #1
 8008312:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8008314:	2300      	movs	r3, #0
 8008316:	607b      	str	r3, [r7, #4]
 8008318:	e002      	b.n	8008320 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800831a:	f04f 33ff 	mov.w	r3, #4294967295
 800831e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008320:	687b      	ldr	r3, [r7, #4]
}
 8008322:	4618      	mov	r0, r3
 8008324:	370c      	adds	r7, #12
 8008326:	46bd      	mov	sp, r7
 8008328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800832c:	4770      	bx	lr
 800832e:	bf00      	nop
 8008330:	20000884 	.word	0x20000884

08008334 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8008334:	b580      	push	{r7, lr}
 8008336:	b082      	sub	sp, #8
 8008338:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800833a:	f3ef 8305 	mrs	r3, IPSR
 800833e:	603b      	str	r3, [r7, #0]
  return(result);
 8008340:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008342:	2b00      	cmp	r3, #0
 8008344:	d003      	beq.n	800834e <osKernelStart+0x1a>
    stat = osErrorISR;
 8008346:	f06f 0305 	mvn.w	r3, #5
 800834a:	607b      	str	r3, [r7, #4]
 800834c:	e010      	b.n	8008370 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800834e:	4b0b      	ldr	r3, [pc, #44]	; (800837c <osKernelStart+0x48>)
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	2b01      	cmp	r3, #1
 8008354:	d109      	bne.n	800836a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8008356:	f7ff ffbf 	bl	80082d8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800835a:	4b08      	ldr	r3, [pc, #32]	; (800837c <osKernelStart+0x48>)
 800835c:	2202      	movs	r2, #2
 800835e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8008360:	f001 fc40 	bl	8009be4 <vTaskStartScheduler>
      stat = osOK;
 8008364:	2300      	movs	r3, #0
 8008366:	607b      	str	r3, [r7, #4]
 8008368:	e002      	b.n	8008370 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800836a:	f04f 33ff 	mov.w	r3, #4294967295
 800836e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008370:	687b      	ldr	r3, [r7, #4]
}
 8008372:	4618      	mov	r0, r3
 8008374:	3708      	adds	r7, #8
 8008376:	46bd      	mov	sp, r7
 8008378:	bd80      	pop	{r7, pc}
 800837a:	bf00      	nop
 800837c:	20000884 	.word	0x20000884

08008380 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8008380:	b580      	push	{r7, lr}
 8008382:	b08e      	sub	sp, #56	; 0x38
 8008384:	af04      	add	r7, sp, #16
 8008386:	60f8      	str	r0, [r7, #12]
 8008388:	60b9      	str	r1, [r7, #8]
 800838a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800838c:	2300      	movs	r3, #0
 800838e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008390:	f3ef 8305 	mrs	r3, IPSR
 8008394:	617b      	str	r3, [r7, #20]
  return(result);
 8008396:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8008398:	2b00      	cmp	r3, #0
 800839a:	d17e      	bne.n	800849a <osThreadNew+0x11a>
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d07b      	beq.n	800849a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80083a2:	2380      	movs	r3, #128	; 0x80
 80083a4:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80083a6:	2318      	movs	r3, #24
 80083a8:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80083aa:	2300      	movs	r3, #0
 80083ac:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 80083ae:	f04f 33ff 	mov.w	r3, #4294967295
 80083b2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d045      	beq.n	8008446 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d002      	beq.n	80083c8 <osThreadNew+0x48>
        name = attr->name;
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	699b      	ldr	r3, [r3, #24]
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	d002      	beq.n	80083d6 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	699b      	ldr	r3, [r3, #24]
 80083d4:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80083d6:	69fb      	ldr	r3, [r7, #28]
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d008      	beq.n	80083ee <osThreadNew+0x6e>
 80083dc:	69fb      	ldr	r3, [r7, #28]
 80083de:	2b38      	cmp	r3, #56	; 0x38
 80083e0:	d805      	bhi.n	80083ee <osThreadNew+0x6e>
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	685b      	ldr	r3, [r3, #4]
 80083e6:	f003 0301 	and.w	r3, r3, #1
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d001      	beq.n	80083f2 <osThreadNew+0x72>
        return (NULL);
 80083ee:	2300      	movs	r3, #0
 80083f0:	e054      	b.n	800849c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	695b      	ldr	r3, [r3, #20]
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d003      	beq.n	8008402 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	695b      	ldr	r3, [r3, #20]
 80083fe:	089b      	lsrs	r3, r3, #2
 8008400:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	689b      	ldr	r3, [r3, #8]
 8008406:	2b00      	cmp	r3, #0
 8008408:	d00e      	beq.n	8008428 <osThreadNew+0xa8>
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	68db      	ldr	r3, [r3, #12]
 800840e:	2bbf      	cmp	r3, #191	; 0xbf
 8008410:	d90a      	bls.n	8008428 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008416:	2b00      	cmp	r3, #0
 8008418:	d006      	beq.n	8008428 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	695b      	ldr	r3, [r3, #20]
 800841e:	2b00      	cmp	r3, #0
 8008420:	d002      	beq.n	8008428 <osThreadNew+0xa8>
        mem = 1;
 8008422:	2301      	movs	r3, #1
 8008424:	61bb      	str	r3, [r7, #24]
 8008426:	e010      	b.n	800844a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	689b      	ldr	r3, [r3, #8]
 800842c:	2b00      	cmp	r3, #0
 800842e:	d10c      	bne.n	800844a <osThreadNew+0xca>
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	68db      	ldr	r3, [r3, #12]
 8008434:	2b00      	cmp	r3, #0
 8008436:	d108      	bne.n	800844a <osThreadNew+0xca>
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	691b      	ldr	r3, [r3, #16]
 800843c:	2b00      	cmp	r3, #0
 800843e:	d104      	bne.n	800844a <osThreadNew+0xca>
          mem = 0;
 8008440:	2300      	movs	r3, #0
 8008442:	61bb      	str	r3, [r7, #24]
 8008444:	e001      	b.n	800844a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8008446:	2300      	movs	r3, #0
 8008448:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800844a:	69bb      	ldr	r3, [r7, #24]
 800844c:	2b01      	cmp	r3, #1
 800844e:	d110      	bne.n	8008472 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8008454:	687a      	ldr	r2, [r7, #4]
 8008456:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008458:	9202      	str	r2, [sp, #8]
 800845a:	9301      	str	r3, [sp, #4]
 800845c:	69fb      	ldr	r3, [r7, #28]
 800845e:	9300      	str	r3, [sp, #0]
 8008460:	68bb      	ldr	r3, [r7, #8]
 8008462:	6a3a      	ldr	r2, [r7, #32]
 8008464:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008466:	68f8      	ldr	r0, [r7, #12]
 8008468:	f001 f8f4 	bl	8009654 <xTaskCreateStatic>
 800846c:	4603      	mov	r3, r0
 800846e:	613b      	str	r3, [r7, #16]
 8008470:	e013      	b.n	800849a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8008472:	69bb      	ldr	r3, [r7, #24]
 8008474:	2b00      	cmp	r3, #0
 8008476:	d110      	bne.n	800849a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8008478:	6a3b      	ldr	r3, [r7, #32]
 800847a:	b29a      	uxth	r2, r3
 800847c:	f107 0310 	add.w	r3, r7, #16
 8008480:	9301      	str	r3, [sp, #4]
 8008482:	69fb      	ldr	r3, [r7, #28]
 8008484:	9300      	str	r3, [sp, #0]
 8008486:	68bb      	ldr	r3, [r7, #8]
 8008488:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800848a:	68f8      	ldr	r0, [r7, #12]
 800848c:	f001 f93f 	bl	800970e <xTaskCreate>
 8008490:	4603      	mov	r3, r0
 8008492:	2b01      	cmp	r3, #1
 8008494:	d001      	beq.n	800849a <osThreadNew+0x11a>
            hTask = NULL;
 8008496:	2300      	movs	r3, #0
 8008498:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800849a:	693b      	ldr	r3, [r7, #16]
}
 800849c:	4618      	mov	r0, r3
 800849e:	3728      	adds	r7, #40	; 0x28
 80084a0:	46bd      	mov	sp, r7
 80084a2:	bd80      	pop	{r7, pc}

080084a4 <osThreadTerminate>:
  vTaskDelete (NULL);
#endif
  for (;;);
}

osStatus_t osThreadTerminate (osThreadId_t thread_id) {
 80084a4:	b580      	push	{r7, lr}
 80084a6:	b086      	sub	sp, #24
 80084a8:	af00      	add	r7, sp, #0
 80084aa:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80084b0:	f3ef 8305 	mrs	r3, IPSR
 80084b4:	60bb      	str	r3, [r7, #8]
  return(result);
 80084b6:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;
#ifndef USE_FreeRTOS_HEAP_1
  eTaskState tstate;

  if (IS_IRQ()) {
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d003      	beq.n	80084c4 <osThreadTerminate+0x20>
    stat = osErrorISR;
 80084bc:	f06f 0305 	mvn.w	r3, #5
 80084c0:	617b      	str	r3, [r7, #20]
 80084c2:	e017      	b.n	80084f4 <osThreadTerminate+0x50>
  }
  else if (hTask == NULL) {
 80084c4:	693b      	ldr	r3, [r7, #16]
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d103      	bne.n	80084d2 <osThreadTerminate+0x2e>
    stat = osErrorParameter;
 80084ca:	f06f 0303 	mvn.w	r3, #3
 80084ce:	617b      	str	r3, [r7, #20]
 80084d0:	e010      	b.n	80084f4 <osThreadTerminate+0x50>
  }
  else {
    tstate = eTaskGetState (hTask);
 80084d2:	6938      	ldr	r0, [r7, #16]
 80084d4:	f001 fb20 	bl	8009b18 <eTaskGetState>
 80084d8:	4603      	mov	r3, r0
 80084da:	73fb      	strb	r3, [r7, #15]

    if (tstate != eDeleted) {
 80084dc:	7bfb      	ldrb	r3, [r7, #15]
 80084de:	2b04      	cmp	r3, #4
 80084e0:	d005      	beq.n	80084ee <osThreadTerminate+0x4a>
      stat = osOK;
 80084e2:	2300      	movs	r3, #0
 80084e4:	617b      	str	r3, [r7, #20]
      vTaskDelete (hTask);
 80084e6:	6938      	ldr	r0, [r7, #16]
 80084e8:	f001 fa70 	bl	80099cc <vTaskDelete>
 80084ec:	e002      	b.n	80084f4 <osThreadTerminate+0x50>
    } else {
      stat = osErrorResource;
 80084ee:	f06f 0302 	mvn.w	r3, #2
 80084f2:	617b      	str	r3, [r7, #20]
  }
#else
  stat = osError;
#endif

  return (stat);
 80084f4:	697b      	ldr	r3, [r7, #20]
}
 80084f6:	4618      	mov	r0, r3
 80084f8:	3718      	adds	r7, #24
 80084fa:	46bd      	mov	sp, r7
 80084fc:	bd80      	pop	{r7, pc}
	...

08008500 <osThreadFlagsSet>:
  return (count);
}
#endif /* (configUSE_OS2_THREAD_ENUMERATE == 1) */

#if (configUSE_OS2_THREAD_FLAGS == 1)
uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags) {
 8008500:	b580      	push	{r7, lr}
 8008502:	b088      	sub	sp, #32
 8008504:	af02      	add	r7, sp, #8
 8008506:	6078      	str	r0, [r7, #4]
 8008508:	6039      	str	r1, [r7, #0]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	617b      	str	r3, [r7, #20]
  uint32_t rflags;
  BaseType_t yield;

  if ((hTask == NULL) || ((flags & THREAD_FLAGS_INVALID_BITS) != 0U)) {
 800850e:	697b      	ldr	r3, [r7, #20]
 8008510:	2b00      	cmp	r3, #0
 8008512:	d002      	beq.n	800851a <osThreadFlagsSet+0x1a>
 8008514:	683b      	ldr	r3, [r7, #0]
 8008516:	2b00      	cmp	r3, #0
 8008518:	da03      	bge.n	8008522 <osThreadFlagsSet+0x22>
    rflags = (uint32_t)osErrorParameter;
 800851a:	f06f 0303 	mvn.w	r3, #3
 800851e:	60fb      	str	r3, [r7, #12]
 8008520:	e035      	b.n	800858e <osThreadFlagsSet+0x8e>
  }
  else {
    rflags = (uint32_t)osError;
 8008522:	f04f 33ff 	mov.w	r3, #4294967295
 8008526:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008528:	f3ef 8305 	mrs	r3, IPSR
 800852c:	613b      	str	r3, [r7, #16]
  return(result);
 800852e:	693b      	ldr	r3, [r7, #16]

    if (IS_IRQ()) {
 8008530:	2b00      	cmp	r3, #0
 8008532:	d01f      	beq.n	8008574 <osThreadFlagsSet+0x74>
      yield = pdFALSE;
 8008534:	2300      	movs	r3, #0
 8008536:	60bb      	str	r3, [r7, #8]

      (void)xTaskNotifyFromISR (hTask, flags, eSetBits, &yield);
 8008538:	f107 0308 	add.w	r3, r7, #8
 800853c:	9300      	str	r3, [sp, #0]
 800853e:	2300      	movs	r3, #0
 8008540:	2201      	movs	r2, #1
 8008542:	6839      	ldr	r1, [r7, #0]
 8008544:	6978      	ldr	r0, [r7, #20]
 8008546:	f002 f971 	bl	800a82c <xTaskGenericNotifyFromISR>
      (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);
 800854a:	f107 030c 	add.w	r3, r7, #12
 800854e:	2200      	movs	r2, #0
 8008550:	9200      	str	r2, [sp, #0]
 8008552:	2200      	movs	r2, #0
 8008554:	2100      	movs	r1, #0
 8008556:	6978      	ldr	r0, [r7, #20]
 8008558:	f002 f968 	bl	800a82c <xTaskGenericNotifyFromISR>

      portYIELD_FROM_ISR (yield);
 800855c:	68bb      	ldr	r3, [r7, #8]
 800855e:	2b00      	cmp	r3, #0
 8008560:	d015      	beq.n	800858e <osThreadFlagsSet+0x8e>
 8008562:	4b0d      	ldr	r3, [pc, #52]	; (8008598 <osThreadFlagsSet+0x98>)
 8008564:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008568:	601a      	str	r2, [r3, #0]
 800856a:	f3bf 8f4f 	dsb	sy
 800856e:	f3bf 8f6f 	isb	sy
 8008572:	e00c      	b.n	800858e <osThreadFlagsSet+0x8e>
    }
    else {
      (void)xTaskNotify (hTask, flags, eSetBits);
 8008574:	2300      	movs	r3, #0
 8008576:	2201      	movs	r2, #1
 8008578:	6839      	ldr	r1, [r7, #0]
 800857a:	6978      	ldr	r0, [r7, #20]
 800857c:	f002 f898 	bl	800a6b0 <xTaskGenericNotify>
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
 8008580:	f107 030c 	add.w	r3, r7, #12
 8008584:	2200      	movs	r2, #0
 8008586:	2100      	movs	r1, #0
 8008588:	6978      	ldr	r0, [r7, #20]
 800858a:	f002 f891 	bl	800a6b0 <xTaskGenericNotify>
    }
  }
  /* Return flags after setting */
  return (rflags);
 800858e:	68fb      	ldr	r3, [r7, #12]
}
 8008590:	4618      	mov	r0, r3
 8008592:	3718      	adds	r7, #24
 8008594:	46bd      	mov	sp, r7
 8008596:	bd80      	pop	{r7, pc}
 8008598:	e000ed04 	.word	0xe000ed04

0800859c <osThreadFlagsWait>:
  }

  return (rflags);
}

uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout) {
 800859c:	b580      	push	{r7, lr}
 800859e:	b08c      	sub	sp, #48	; 0x30
 80085a0:	af00      	add	r7, sp, #0
 80085a2:	60f8      	str	r0, [r7, #12]
 80085a4:	60b9      	str	r1, [r7, #8]
 80085a6:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80085a8:	f3ef 8305 	mrs	r3, IPSR
 80085ac:	617b      	str	r3, [r7, #20]
  return(result);
 80085ae:	697b      	ldr	r3, [r7, #20]
  uint32_t rflags, nval;
  uint32_t clear;
  TickType_t t0, td, tout;
  BaseType_t rval;

  if (IS_IRQ()) {
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d003      	beq.n	80085bc <osThreadFlagsWait+0x20>
    rflags = (uint32_t)osErrorISR;
 80085b4:	f06f 0305 	mvn.w	r3, #5
 80085b8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80085ba:	e06b      	b.n	8008694 <osThreadFlagsWait+0xf8>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	2b00      	cmp	r3, #0
 80085c0:	da03      	bge.n	80085ca <osThreadFlagsWait+0x2e>
    rflags = (uint32_t)osErrorParameter;
 80085c2:	f06f 0303 	mvn.w	r3, #3
 80085c6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80085c8:	e064      	b.n	8008694 <osThreadFlagsWait+0xf8>
  }
  else {
    if ((options & osFlagsNoClear) == osFlagsNoClear) {
 80085ca:	68bb      	ldr	r3, [r7, #8]
 80085cc:	f003 0302 	and.w	r3, r3, #2
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d002      	beq.n	80085da <osThreadFlagsWait+0x3e>
      clear = 0U;
 80085d4:	2300      	movs	r3, #0
 80085d6:	62bb      	str	r3, [r7, #40]	; 0x28
 80085d8:	e001      	b.n	80085de <osThreadFlagsWait+0x42>
    } else {
      clear = flags;
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    rflags = 0U;
 80085de:	2300      	movs	r3, #0
 80085e0:	62fb      	str	r3, [r7, #44]	; 0x2c
    tout   = timeout;
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	627b      	str	r3, [r7, #36]	; 0x24

    t0 = xTaskGetTickCount();
 80085e6:	f001 fc1b 	bl	8009e20 <xTaskGetTickCount>
 80085ea:	6238      	str	r0, [r7, #32]
    do {
      rval = xTaskNotifyWait (0, clear, &nval, tout);
 80085ec:	f107 0210 	add.w	r2, r7, #16
 80085f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085f2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80085f4:	2000      	movs	r0, #0
 80085f6:	f001 fffb 	bl	800a5f0 <xTaskNotifyWait>
 80085fa:	61f8      	str	r0, [r7, #28]

      if (rval == pdPASS) {
 80085fc:	69fb      	ldr	r3, [r7, #28]
 80085fe:	2b01      	cmp	r3, #1
 8008600:	d137      	bne.n	8008672 <osThreadFlagsWait+0xd6>
        rflags &= flags;
 8008602:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	4013      	ands	r3, r2
 8008608:	62fb      	str	r3, [r7, #44]	; 0x2c
        rflags |= nval;
 800860a:	693b      	ldr	r3, [r7, #16]
 800860c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800860e:	4313      	orrs	r3, r2
 8008610:	62fb      	str	r3, [r7, #44]	; 0x2c

        if ((options & osFlagsWaitAll) == osFlagsWaitAll) {
 8008612:	68bb      	ldr	r3, [r7, #8]
 8008614:	f003 0301 	and.w	r3, r3, #1
 8008618:	2b00      	cmp	r3, #0
 800861a:	d00c      	beq.n	8008636 <osThreadFlagsWait+0x9a>
          if ((flags & rflags) == flags) {
 800861c:	68fa      	ldr	r2, [r7, #12]
 800861e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008620:	4013      	ands	r3, r2
 8008622:	68fa      	ldr	r2, [r7, #12]
 8008624:	429a      	cmp	r2, r3
 8008626:	d032      	beq.n	800868e <osThreadFlagsWait+0xf2>
            break;
          } else {
            if (timeout == 0U) {
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	2b00      	cmp	r3, #0
 800862c:	d10f      	bne.n	800864e <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 800862e:	f06f 0302 	mvn.w	r3, #2
 8008632:	62fb      	str	r3, [r7, #44]	; 0x2c
              break;
 8008634:	e02e      	b.n	8008694 <osThreadFlagsWait+0xf8>
            }
          }
        }
        else {
          if ((flags & rflags) != 0) {
 8008636:	68fa      	ldr	r2, [r7, #12]
 8008638:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800863a:	4013      	ands	r3, r2
 800863c:	2b00      	cmp	r3, #0
 800863e:	d128      	bne.n	8008692 <osThreadFlagsWait+0xf6>
            break;
          } else {
            if (timeout == 0U) {
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	2b00      	cmp	r3, #0
 8008644:	d103      	bne.n	800864e <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 8008646:	f06f 0302 	mvn.w	r3, #2
 800864a:	62fb      	str	r3, [r7, #44]	; 0x2c
              break;
 800864c:	e022      	b.n	8008694 <osThreadFlagsWait+0xf8>
            }
          }
        }

        /* Update timeout */
        td = xTaskGetTickCount() - t0;
 800864e:	f001 fbe7 	bl	8009e20 <xTaskGetTickCount>
 8008652:	4602      	mov	r2, r0
 8008654:	6a3b      	ldr	r3, [r7, #32]
 8008656:	1ad3      	subs	r3, r2, r3
 8008658:	61bb      	str	r3, [r7, #24]

        if (td > tout) {
 800865a:	69ba      	ldr	r2, [r7, #24]
 800865c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800865e:	429a      	cmp	r2, r3
 8008660:	d902      	bls.n	8008668 <osThreadFlagsWait+0xcc>
          tout  = 0;
 8008662:	2300      	movs	r3, #0
 8008664:	627b      	str	r3, [r7, #36]	; 0x24
 8008666:	e00e      	b.n	8008686 <osThreadFlagsWait+0xea>
        } else {
          tout -= td;
 8008668:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800866a:	69bb      	ldr	r3, [r7, #24]
 800866c:	1ad3      	subs	r3, r2, r3
 800866e:	627b      	str	r3, [r7, #36]	; 0x24
 8008670:	e009      	b.n	8008686 <osThreadFlagsWait+0xea>
        }
      }
      else {
        if (timeout == 0) {
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	2b00      	cmp	r3, #0
 8008676:	d103      	bne.n	8008680 <osThreadFlagsWait+0xe4>
          rflags = (uint32_t)osErrorResource;
 8008678:	f06f 0302 	mvn.w	r3, #2
 800867c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800867e:	e002      	b.n	8008686 <osThreadFlagsWait+0xea>
        } else {
          rflags = (uint32_t)osErrorTimeout;
 8008680:	f06f 0301 	mvn.w	r3, #1
 8008684:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
      }
    }
    while (rval != pdFAIL);
 8008686:	69fb      	ldr	r3, [r7, #28]
 8008688:	2b00      	cmp	r3, #0
 800868a:	d1af      	bne.n	80085ec <osThreadFlagsWait+0x50>
 800868c:	e002      	b.n	8008694 <osThreadFlagsWait+0xf8>
            break;
 800868e:	bf00      	nop
 8008690:	e000      	b.n	8008694 <osThreadFlagsWait+0xf8>
            break;
 8008692:	bf00      	nop
  }

  /* Return flags before clearing */
  return (rflags);
 8008694:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8008696:	4618      	mov	r0, r3
 8008698:	3730      	adds	r7, #48	; 0x30
 800869a:	46bd      	mov	sp, r7
 800869c:	bd80      	pop	{r7, pc}

0800869e <osDelay>:
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800869e:	b580      	push	{r7, lr}
 80086a0:	b084      	sub	sp, #16
 80086a2:	af00      	add	r7, sp, #0
 80086a4:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80086a6:	f3ef 8305 	mrs	r3, IPSR
 80086aa:	60bb      	str	r3, [r7, #8]
  return(result);
 80086ac:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d003      	beq.n	80086ba <osDelay+0x1c>
    stat = osErrorISR;
 80086b2:	f06f 0305 	mvn.w	r3, #5
 80086b6:	60fb      	str	r3, [r7, #12]
 80086b8:	e007      	b.n	80086ca <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80086ba:	2300      	movs	r3, #0
 80086bc:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d002      	beq.n	80086ca <osDelay+0x2c>
      vTaskDelay(ticks);
 80086c4:	6878      	ldr	r0, [r7, #4]
 80086c6:	f001 f9f3 	bl	8009ab0 <vTaskDelay>
    }
  }

  return (stat);
 80086ca:	68fb      	ldr	r3, [r7, #12]
}
 80086cc:	4618      	mov	r0, r3
 80086ce:	3710      	adds	r7, #16
 80086d0:	46bd      	mov	sp, r7
 80086d2:	bd80      	pop	{r7, pc}

080086d4 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 80086d4:	b580      	push	{r7, lr}
 80086d6:	b08a      	sub	sp, #40	; 0x28
 80086d8:	af02      	add	r7, sp, #8
 80086da:	60f8      	str	r0, [r7, #12]
 80086dc:	60b9      	str	r1, [r7, #8]
 80086de:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 80086e0:	2300      	movs	r3, #0
 80086e2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80086e4:	f3ef 8305 	mrs	r3, IPSR
 80086e8:	613b      	str	r3, [r7, #16]
  return(result);
 80086ea:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	d15f      	bne.n	80087b0 <osMessageQueueNew+0xdc>
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	d05c      	beq.n	80087b0 <osMessageQueueNew+0xdc>
 80086f6:	68bb      	ldr	r3, [r7, #8]
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d059      	beq.n	80087b0 <osMessageQueueNew+0xdc>
    mem = -1;
 80086fc:	f04f 33ff 	mov.w	r3, #4294967295
 8008700:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	2b00      	cmp	r3, #0
 8008706:	d029      	beq.n	800875c <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	689b      	ldr	r3, [r3, #8]
 800870c:	2b00      	cmp	r3, #0
 800870e:	d012      	beq.n	8008736 <osMessageQueueNew+0x62>
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	68db      	ldr	r3, [r3, #12]
 8008714:	2b4f      	cmp	r3, #79	; 0x4f
 8008716:	d90e      	bls.n	8008736 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800871c:	2b00      	cmp	r3, #0
 800871e:	d00a      	beq.n	8008736 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	695a      	ldr	r2, [r3, #20]
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	68b9      	ldr	r1, [r7, #8]
 8008728:	fb01 f303 	mul.w	r3, r1, r3
 800872c:	429a      	cmp	r2, r3
 800872e:	d302      	bcc.n	8008736 <osMessageQueueNew+0x62>
        mem = 1;
 8008730:	2301      	movs	r3, #1
 8008732:	61bb      	str	r3, [r7, #24]
 8008734:	e014      	b.n	8008760 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	689b      	ldr	r3, [r3, #8]
 800873a:	2b00      	cmp	r3, #0
 800873c:	d110      	bne.n	8008760 <osMessageQueueNew+0x8c>
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	68db      	ldr	r3, [r3, #12]
 8008742:	2b00      	cmp	r3, #0
 8008744:	d10c      	bne.n	8008760 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800874a:	2b00      	cmp	r3, #0
 800874c:	d108      	bne.n	8008760 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	695b      	ldr	r3, [r3, #20]
 8008752:	2b00      	cmp	r3, #0
 8008754:	d104      	bne.n	8008760 <osMessageQueueNew+0x8c>
          mem = 0;
 8008756:	2300      	movs	r3, #0
 8008758:	61bb      	str	r3, [r7, #24]
 800875a:	e001      	b.n	8008760 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800875c:	2300      	movs	r3, #0
 800875e:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8008760:	69bb      	ldr	r3, [r7, #24]
 8008762:	2b01      	cmp	r3, #1
 8008764:	d10b      	bne.n	800877e <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	691a      	ldr	r2, [r3, #16]
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	689b      	ldr	r3, [r3, #8]
 800876e:	2100      	movs	r1, #0
 8008770:	9100      	str	r1, [sp, #0]
 8008772:	68b9      	ldr	r1, [r7, #8]
 8008774:	68f8      	ldr	r0, [r7, #12]
 8008776:	f000 fa2f 	bl	8008bd8 <xQueueGenericCreateStatic>
 800877a:	61f8      	str	r0, [r7, #28]
 800877c:	e008      	b.n	8008790 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800877e:	69bb      	ldr	r3, [r7, #24]
 8008780:	2b00      	cmp	r3, #0
 8008782:	d105      	bne.n	8008790 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8008784:	2200      	movs	r2, #0
 8008786:	68b9      	ldr	r1, [r7, #8]
 8008788:	68f8      	ldr	r0, [r7, #12]
 800878a:	f000 fa9d 	bl	8008cc8 <xQueueGenericCreate>
 800878e:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8008790:	69fb      	ldr	r3, [r7, #28]
 8008792:	2b00      	cmp	r3, #0
 8008794:	d00c      	beq.n	80087b0 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	2b00      	cmp	r3, #0
 800879a:	d003      	beq.n	80087a4 <osMessageQueueNew+0xd0>
        name = attr->name;
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	617b      	str	r3, [r7, #20]
 80087a2:	e001      	b.n	80087a8 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 80087a4:	2300      	movs	r3, #0
 80087a6:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 80087a8:	6979      	ldr	r1, [r7, #20]
 80087aa:	69f8      	ldr	r0, [r7, #28]
 80087ac:	f000 fef4 	bl	8009598 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 80087b0:	69fb      	ldr	r3, [r7, #28]
}
 80087b2:	4618      	mov	r0, r3
 80087b4:	3720      	adds	r7, #32
 80087b6:	46bd      	mov	sp, r7
 80087b8:	bd80      	pop	{r7, pc}
	...

080087bc <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 80087bc:	b580      	push	{r7, lr}
 80087be:	b088      	sub	sp, #32
 80087c0:	af00      	add	r7, sp, #0
 80087c2:	60f8      	str	r0, [r7, #12]
 80087c4:	60b9      	str	r1, [r7, #8]
 80087c6:	603b      	str	r3, [r7, #0]
 80087c8:	4613      	mov	r3, r2
 80087ca:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80087d0:	2300      	movs	r3, #0
 80087d2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80087d4:	f3ef 8305 	mrs	r3, IPSR
 80087d8:	617b      	str	r3, [r7, #20]
  return(result);
 80087da:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d028      	beq.n	8008832 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80087e0:	69bb      	ldr	r3, [r7, #24]
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d005      	beq.n	80087f2 <osMessageQueuePut+0x36>
 80087e6:	68bb      	ldr	r3, [r7, #8]
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	d002      	beq.n	80087f2 <osMessageQueuePut+0x36>
 80087ec:	683b      	ldr	r3, [r7, #0]
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d003      	beq.n	80087fa <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 80087f2:	f06f 0303 	mvn.w	r3, #3
 80087f6:	61fb      	str	r3, [r7, #28]
 80087f8:	e038      	b.n	800886c <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 80087fa:	2300      	movs	r3, #0
 80087fc:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 80087fe:	f107 0210 	add.w	r2, r7, #16
 8008802:	2300      	movs	r3, #0
 8008804:	68b9      	ldr	r1, [r7, #8]
 8008806:	69b8      	ldr	r0, [r7, #24]
 8008808:	f000 fbba 	bl	8008f80 <xQueueGenericSendFromISR>
 800880c:	4603      	mov	r3, r0
 800880e:	2b01      	cmp	r3, #1
 8008810:	d003      	beq.n	800881a <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8008812:	f06f 0302 	mvn.w	r3, #2
 8008816:	61fb      	str	r3, [r7, #28]
 8008818:	e028      	b.n	800886c <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800881a:	693b      	ldr	r3, [r7, #16]
 800881c:	2b00      	cmp	r3, #0
 800881e:	d025      	beq.n	800886c <osMessageQueuePut+0xb0>
 8008820:	4b15      	ldr	r3, [pc, #84]	; (8008878 <osMessageQueuePut+0xbc>)
 8008822:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008826:	601a      	str	r2, [r3, #0]
 8008828:	f3bf 8f4f 	dsb	sy
 800882c:	f3bf 8f6f 	isb	sy
 8008830:	e01c      	b.n	800886c <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8008832:	69bb      	ldr	r3, [r7, #24]
 8008834:	2b00      	cmp	r3, #0
 8008836:	d002      	beq.n	800883e <osMessageQueuePut+0x82>
 8008838:	68bb      	ldr	r3, [r7, #8]
 800883a:	2b00      	cmp	r3, #0
 800883c:	d103      	bne.n	8008846 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800883e:	f06f 0303 	mvn.w	r3, #3
 8008842:	61fb      	str	r3, [r7, #28]
 8008844:	e012      	b.n	800886c <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8008846:	2300      	movs	r3, #0
 8008848:	683a      	ldr	r2, [r7, #0]
 800884a:	68b9      	ldr	r1, [r7, #8]
 800884c:	69b8      	ldr	r0, [r7, #24]
 800884e:	f000 fa99 	bl	8008d84 <xQueueGenericSend>
 8008852:	4603      	mov	r3, r0
 8008854:	2b01      	cmp	r3, #1
 8008856:	d009      	beq.n	800886c <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8008858:	683b      	ldr	r3, [r7, #0]
 800885a:	2b00      	cmp	r3, #0
 800885c:	d003      	beq.n	8008866 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800885e:	f06f 0301 	mvn.w	r3, #1
 8008862:	61fb      	str	r3, [r7, #28]
 8008864:	e002      	b.n	800886c <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8008866:	f06f 0302 	mvn.w	r3, #2
 800886a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800886c:	69fb      	ldr	r3, [r7, #28]
}
 800886e:	4618      	mov	r0, r3
 8008870:	3720      	adds	r7, #32
 8008872:	46bd      	mov	sp, r7
 8008874:	bd80      	pop	{r7, pc}
 8008876:	bf00      	nop
 8008878:	e000ed04 	.word	0xe000ed04

0800887c <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800887c:	b580      	push	{r7, lr}
 800887e:	b088      	sub	sp, #32
 8008880:	af00      	add	r7, sp, #0
 8008882:	60f8      	str	r0, [r7, #12]
 8008884:	60b9      	str	r1, [r7, #8]
 8008886:	607a      	str	r2, [r7, #4]
 8008888:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800888e:	2300      	movs	r3, #0
 8008890:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008892:	f3ef 8305 	mrs	r3, IPSR
 8008896:	617b      	str	r3, [r7, #20]
  return(result);
 8008898:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800889a:	2b00      	cmp	r3, #0
 800889c:	d028      	beq.n	80088f0 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800889e:	69bb      	ldr	r3, [r7, #24]
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	d005      	beq.n	80088b0 <osMessageQueueGet+0x34>
 80088a4:	68bb      	ldr	r3, [r7, #8]
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d002      	beq.n	80088b0 <osMessageQueueGet+0x34>
 80088aa:	683b      	ldr	r3, [r7, #0]
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	d003      	beq.n	80088b8 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 80088b0:	f06f 0303 	mvn.w	r3, #3
 80088b4:	61fb      	str	r3, [r7, #28]
 80088b6:	e037      	b.n	8008928 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 80088b8:	2300      	movs	r3, #0
 80088ba:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 80088bc:	f107 0310 	add.w	r3, r7, #16
 80088c0:	461a      	mov	r2, r3
 80088c2:	68b9      	ldr	r1, [r7, #8]
 80088c4:	69b8      	ldr	r0, [r7, #24]
 80088c6:	f000 fcd7 	bl	8009278 <xQueueReceiveFromISR>
 80088ca:	4603      	mov	r3, r0
 80088cc:	2b01      	cmp	r3, #1
 80088ce:	d003      	beq.n	80088d8 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 80088d0:	f06f 0302 	mvn.w	r3, #2
 80088d4:	61fb      	str	r3, [r7, #28]
 80088d6:	e027      	b.n	8008928 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 80088d8:	693b      	ldr	r3, [r7, #16]
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d024      	beq.n	8008928 <osMessageQueueGet+0xac>
 80088de:	4b15      	ldr	r3, [pc, #84]	; (8008934 <osMessageQueueGet+0xb8>)
 80088e0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80088e4:	601a      	str	r2, [r3, #0]
 80088e6:	f3bf 8f4f 	dsb	sy
 80088ea:	f3bf 8f6f 	isb	sy
 80088ee:	e01b      	b.n	8008928 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80088f0:	69bb      	ldr	r3, [r7, #24]
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	d002      	beq.n	80088fc <osMessageQueueGet+0x80>
 80088f6:	68bb      	ldr	r3, [r7, #8]
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d103      	bne.n	8008904 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 80088fc:	f06f 0303 	mvn.w	r3, #3
 8008900:	61fb      	str	r3, [r7, #28]
 8008902:	e011      	b.n	8008928 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8008904:	683a      	ldr	r2, [r7, #0]
 8008906:	68b9      	ldr	r1, [r7, #8]
 8008908:	69b8      	ldr	r0, [r7, #24]
 800890a:	f000 fbd5 	bl	80090b8 <xQueueReceive>
 800890e:	4603      	mov	r3, r0
 8008910:	2b01      	cmp	r3, #1
 8008912:	d009      	beq.n	8008928 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8008914:	683b      	ldr	r3, [r7, #0]
 8008916:	2b00      	cmp	r3, #0
 8008918:	d003      	beq.n	8008922 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800891a:	f06f 0301 	mvn.w	r3, #1
 800891e:	61fb      	str	r3, [r7, #28]
 8008920:	e002      	b.n	8008928 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8008922:	f06f 0302 	mvn.w	r3, #2
 8008926:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8008928:	69fb      	ldr	r3, [r7, #28]
}
 800892a:	4618      	mov	r0, r3
 800892c:	3720      	adds	r7, #32
 800892e:	46bd      	mov	sp, r7
 8008930:	bd80      	pop	{r7, pc}
 8008932:	bf00      	nop
 8008934:	e000ed04 	.word	0xe000ed04

08008938 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8008938:	b480      	push	{r7}
 800893a:	b085      	sub	sp, #20
 800893c:	af00      	add	r7, sp, #0
 800893e:	60f8      	str	r0, [r7, #12]
 8008940:	60b9      	str	r1, [r7, #8]
 8008942:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	4a07      	ldr	r2, [pc, #28]	; (8008964 <vApplicationGetIdleTaskMemory+0x2c>)
 8008948:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800894a:	68bb      	ldr	r3, [r7, #8]
 800894c:	4a06      	ldr	r2, [pc, #24]	; (8008968 <vApplicationGetIdleTaskMemory+0x30>)
 800894e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	2280      	movs	r2, #128	; 0x80
 8008954:	601a      	str	r2, [r3, #0]
}
 8008956:	bf00      	nop
 8008958:	3714      	adds	r7, #20
 800895a:	46bd      	mov	sp, r7
 800895c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008960:	4770      	bx	lr
 8008962:	bf00      	nop
 8008964:	20000888 	.word	0x20000888
 8008968:	20000948 	.word	0x20000948

0800896c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800896c:	b480      	push	{r7}
 800896e:	b085      	sub	sp, #20
 8008970:	af00      	add	r7, sp, #0
 8008972:	60f8      	str	r0, [r7, #12]
 8008974:	60b9      	str	r1, [r7, #8]
 8008976:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	4a07      	ldr	r2, [pc, #28]	; (8008998 <vApplicationGetTimerTaskMemory+0x2c>)
 800897c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800897e:	68bb      	ldr	r3, [r7, #8]
 8008980:	4a06      	ldr	r2, [pc, #24]	; (800899c <vApplicationGetTimerTaskMemory+0x30>)
 8008982:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	f44f 7280 	mov.w	r2, #256	; 0x100
 800898a:	601a      	str	r2, [r3, #0]
}
 800898c:	bf00      	nop
 800898e:	3714      	adds	r7, #20
 8008990:	46bd      	mov	sp, r7
 8008992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008996:	4770      	bx	lr
 8008998:	20000b48 	.word	0x20000b48
 800899c:	20000c08 	.word	0x20000c08

080089a0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80089a0:	b480      	push	{r7}
 80089a2:	b083      	sub	sp, #12
 80089a4:	af00      	add	r7, sp, #0
 80089a6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	f103 0208 	add.w	r2, r3, #8
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	f04f 32ff 	mov.w	r2, #4294967295
 80089b8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	f103 0208 	add.w	r2, r3, #8
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	f103 0208 	add.w	r2, r3, #8
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	2200      	movs	r2, #0
 80089d2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80089d4:	bf00      	nop
 80089d6:	370c      	adds	r7, #12
 80089d8:	46bd      	mov	sp, r7
 80089da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089de:	4770      	bx	lr

080089e0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80089e0:	b480      	push	{r7}
 80089e2:	b083      	sub	sp, #12
 80089e4:	af00      	add	r7, sp, #0
 80089e6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	2200      	movs	r2, #0
 80089ec:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80089ee:	bf00      	nop
 80089f0:	370c      	adds	r7, #12
 80089f2:	46bd      	mov	sp, r7
 80089f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089f8:	4770      	bx	lr

080089fa <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80089fa:	b480      	push	{r7}
 80089fc:	b085      	sub	sp, #20
 80089fe:	af00      	add	r7, sp, #0
 8008a00:	6078      	str	r0, [r7, #4]
 8008a02:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	685b      	ldr	r3, [r3, #4]
 8008a08:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8008a0a:	683b      	ldr	r3, [r7, #0]
 8008a0c:	68fa      	ldr	r2, [r7, #12]
 8008a0e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	689a      	ldr	r2, [r3, #8]
 8008a14:	683b      	ldr	r3, [r7, #0]
 8008a16:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	689b      	ldr	r3, [r3, #8]
 8008a1c:	683a      	ldr	r2, [r7, #0]
 8008a1e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	683a      	ldr	r2, [r7, #0]
 8008a24:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008a26:	683b      	ldr	r3, [r7, #0]
 8008a28:	687a      	ldr	r2, [r7, #4]
 8008a2a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	1c5a      	adds	r2, r3, #1
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	601a      	str	r2, [r3, #0]
}
 8008a36:	bf00      	nop
 8008a38:	3714      	adds	r7, #20
 8008a3a:	46bd      	mov	sp, r7
 8008a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a40:	4770      	bx	lr

08008a42 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008a42:	b480      	push	{r7}
 8008a44:	b085      	sub	sp, #20
 8008a46:	af00      	add	r7, sp, #0
 8008a48:	6078      	str	r0, [r7, #4]
 8008a4a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008a4c:	683b      	ldr	r3, [r7, #0]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008a52:	68bb      	ldr	r3, [r7, #8]
 8008a54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a58:	d103      	bne.n	8008a62 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	691b      	ldr	r3, [r3, #16]
 8008a5e:	60fb      	str	r3, [r7, #12]
 8008a60:	e00c      	b.n	8008a7c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	3308      	adds	r3, #8
 8008a66:	60fb      	str	r3, [r7, #12]
 8008a68:	e002      	b.n	8008a70 <vListInsert+0x2e>
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	685b      	ldr	r3, [r3, #4]
 8008a6e:	60fb      	str	r3, [r7, #12]
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	685b      	ldr	r3, [r3, #4]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	68ba      	ldr	r2, [r7, #8]
 8008a78:	429a      	cmp	r2, r3
 8008a7a:	d2f6      	bcs.n	8008a6a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	685a      	ldr	r2, [r3, #4]
 8008a80:	683b      	ldr	r3, [r7, #0]
 8008a82:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008a84:	683b      	ldr	r3, [r7, #0]
 8008a86:	685b      	ldr	r3, [r3, #4]
 8008a88:	683a      	ldr	r2, [r7, #0]
 8008a8a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008a8c:	683b      	ldr	r3, [r7, #0]
 8008a8e:	68fa      	ldr	r2, [r7, #12]
 8008a90:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	683a      	ldr	r2, [r7, #0]
 8008a96:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008a98:	683b      	ldr	r3, [r7, #0]
 8008a9a:	687a      	ldr	r2, [r7, #4]
 8008a9c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	1c5a      	adds	r2, r3, #1
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	601a      	str	r2, [r3, #0]
}
 8008aa8:	bf00      	nop
 8008aaa:	3714      	adds	r7, #20
 8008aac:	46bd      	mov	sp, r7
 8008aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ab2:	4770      	bx	lr

08008ab4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008ab4:	b480      	push	{r7}
 8008ab6:	b085      	sub	sp, #20
 8008ab8:	af00      	add	r7, sp, #0
 8008aba:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	691b      	ldr	r3, [r3, #16]
 8008ac0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	685b      	ldr	r3, [r3, #4]
 8008ac6:	687a      	ldr	r2, [r7, #4]
 8008ac8:	6892      	ldr	r2, [r2, #8]
 8008aca:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	689b      	ldr	r3, [r3, #8]
 8008ad0:	687a      	ldr	r2, [r7, #4]
 8008ad2:	6852      	ldr	r2, [r2, #4]
 8008ad4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	685b      	ldr	r3, [r3, #4]
 8008ada:	687a      	ldr	r2, [r7, #4]
 8008adc:	429a      	cmp	r2, r3
 8008ade:	d103      	bne.n	8008ae8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	689a      	ldr	r2, [r3, #8]
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	2200      	movs	r2, #0
 8008aec:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	1e5a      	subs	r2, r3, #1
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	681b      	ldr	r3, [r3, #0]
}
 8008afc:	4618      	mov	r0, r3
 8008afe:	3714      	adds	r7, #20
 8008b00:	46bd      	mov	sp, r7
 8008b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b06:	4770      	bx	lr

08008b08 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008b08:	b580      	push	{r7, lr}
 8008b0a:	b084      	sub	sp, #16
 8008b0c:	af00      	add	r7, sp, #0
 8008b0e:	6078      	str	r0, [r7, #4]
 8008b10:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	d10a      	bne.n	8008b32 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8008b1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b20:	f383 8811 	msr	BASEPRI, r3
 8008b24:	f3bf 8f6f 	isb	sy
 8008b28:	f3bf 8f4f 	dsb	sy
 8008b2c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8008b2e:	bf00      	nop
 8008b30:	e7fe      	b.n	8008b30 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8008b32:	f002 fc2f 	bl	800b394 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	681a      	ldr	r2, [r3, #0]
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008b3e:	68f9      	ldr	r1, [r7, #12]
 8008b40:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8008b42:	fb01 f303 	mul.w	r3, r1, r3
 8008b46:	441a      	add	r2, r3
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	2200      	movs	r2, #0
 8008b50:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	681a      	ldr	r2, [r3, #0]
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	681a      	ldr	r2, [r3, #0]
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008b62:	3b01      	subs	r3, #1
 8008b64:	68f9      	ldr	r1, [r7, #12]
 8008b66:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8008b68:	fb01 f303 	mul.w	r3, r1, r3
 8008b6c:	441a      	add	r2, r3
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	22ff      	movs	r2, #255	; 0xff
 8008b76:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	22ff      	movs	r2, #255	; 0xff
 8008b7e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8008b82:	683b      	ldr	r3, [r7, #0]
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d114      	bne.n	8008bb2 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	691b      	ldr	r3, [r3, #16]
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d01a      	beq.n	8008bc6 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	3310      	adds	r3, #16
 8008b94:	4618      	mov	r0, r3
 8008b96:	f001 fadd 	bl	800a154 <xTaskRemoveFromEventList>
 8008b9a:	4603      	mov	r3, r0
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d012      	beq.n	8008bc6 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008ba0:	4b0c      	ldr	r3, [pc, #48]	; (8008bd4 <xQueueGenericReset+0xcc>)
 8008ba2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008ba6:	601a      	str	r2, [r3, #0]
 8008ba8:	f3bf 8f4f 	dsb	sy
 8008bac:	f3bf 8f6f 	isb	sy
 8008bb0:	e009      	b.n	8008bc6 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	3310      	adds	r3, #16
 8008bb6:	4618      	mov	r0, r3
 8008bb8:	f7ff fef2 	bl	80089a0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	3324      	adds	r3, #36	; 0x24
 8008bc0:	4618      	mov	r0, r3
 8008bc2:	f7ff feed 	bl	80089a0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8008bc6:	f002 fc15 	bl	800b3f4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8008bca:	2301      	movs	r3, #1
}
 8008bcc:	4618      	mov	r0, r3
 8008bce:	3710      	adds	r7, #16
 8008bd0:	46bd      	mov	sp, r7
 8008bd2:	bd80      	pop	{r7, pc}
 8008bd4:	e000ed04 	.word	0xe000ed04

08008bd8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8008bd8:	b580      	push	{r7, lr}
 8008bda:	b08e      	sub	sp, #56	; 0x38
 8008bdc:	af02      	add	r7, sp, #8
 8008bde:	60f8      	str	r0, [r7, #12]
 8008be0:	60b9      	str	r1, [r7, #8]
 8008be2:	607a      	str	r2, [r7, #4]
 8008be4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d10a      	bne.n	8008c02 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8008bec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bf0:	f383 8811 	msr	BASEPRI, r3
 8008bf4:	f3bf 8f6f 	isb	sy
 8008bf8:	f3bf 8f4f 	dsb	sy
 8008bfc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8008bfe:	bf00      	nop
 8008c00:	e7fe      	b.n	8008c00 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8008c02:	683b      	ldr	r3, [r7, #0]
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d10a      	bne.n	8008c1e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8008c08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c0c:	f383 8811 	msr	BASEPRI, r3
 8008c10:	f3bf 8f6f 	isb	sy
 8008c14:	f3bf 8f4f 	dsb	sy
 8008c18:	627b      	str	r3, [r7, #36]	; 0x24
}
 8008c1a:	bf00      	nop
 8008c1c:	e7fe      	b.n	8008c1c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d002      	beq.n	8008c2a <xQueueGenericCreateStatic+0x52>
 8008c24:	68bb      	ldr	r3, [r7, #8]
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	d001      	beq.n	8008c2e <xQueueGenericCreateStatic+0x56>
 8008c2a:	2301      	movs	r3, #1
 8008c2c:	e000      	b.n	8008c30 <xQueueGenericCreateStatic+0x58>
 8008c2e:	2300      	movs	r3, #0
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d10a      	bne.n	8008c4a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8008c34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c38:	f383 8811 	msr	BASEPRI, r3
 8008c3c:	f3bf 8f6f 	isb	sy
 8008c40:	f3bf 8f4f 	dsb	sy
 8008c44:	623b      	str	r3, [r7, #32]
}
 8008c46:	bf00      	nop
 8008c48:	e7fe      	b.n	8008c48 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	d102      	bne.n	8008c56 <xQueueGenericCreateStatic+0x7e>
 8008c50:	68bb      	ldr	r3, [r7, #8]
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d101      	bne.n	8008c5a <xQueueGenericCreateStatic+0x82>
 8008c56:	2301      	movs	r3, #1
 8008c58:	e000      	b.n	8008c5c <xQueueGenericCreateStatic+0x84>
 8008c5a:	2300      	movs	r3, #0
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	d10a      	bne.n	8008c76 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8008c60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c64:	f383 8811 	msr	BASEPRI, r3
 8008c68:	f3bf 8f6f 	isb	sy
 8008c6c:	f3bf 8f4f 	dsb	sy
 8008c70:	61fb      	str	r3, [r7, #28]
}
 8008c72:	bf00      	nop
 8008c74:	e7fe      	b.n	8008c74 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8008c76:	2350      	movs	r3, #80	; 0x50
 8008c78:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8008c7a:	697b      	ldr	r3, [r7, #20]
 8008c7c:	2b50      	cmp	r3, #80	; 0x50
 8008c7e:	d00a      	beq.n	8008c96 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8008c80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c84:	f383 8811 	msr	BASEPRI, r3
 8008c88:	f3bf 8f6f 	isb	sy
 8008c8c:	f3bf 8f4f 	dsb	sy
 8008c90:	61bb      	str	r3, [r7, #24]
}
 8008c92:	bf00      	nop
 8008c94:	e7fe      	b.n	8008c94 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8008c96:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008c98:	683b      	ldr	r3, [r7, #0]
 8008c9a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8008c9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d00d      	beq.n	8008cbe <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8008ca2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ca4:	2201      	movs	r2, #1
 8008ca6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008caa:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8008cae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008cb0:	9300      	str	r3, [sp, #0]
 8008cb2:	4613      	mov	r3, r2
 8008cb4:	687a      	ldr	r2, [r7, #4]
 8008cb6:	68b9      	ldr	r1, [r7, #8]
 8008cb8:	68f8      	ldr	r0, [r7, #12]
 8008cba:	f000 f83f 	bl	8008d3c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008cbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8008cc0:	4618      	mov	r0, r3
 8008cc2:	3730      	adds	r7, #48	; 0x30
 8008cc4:	46bd      	mov	sp, r7
 8008cc6:	bd80      	pop	{r7, pc}

08008cc8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8008cc8:	b580      	push	{r7, lr}
 8008cca:	b08a      	sub	sp, #40	; 0x28
 8008ccc:	af02      	add	r7, sp, #8
 8008cce:	60f8      	str	r0, [r7, #12]
 8008cd0:	60b9      	str	r1, [r7, #8]
 8008cd2:	4613      	mov	r3, r2
 8008cd4:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	d10a      	bne.n	8008cf2 <xQueueGenericCreate+0x2a>
	__asm volatile
 8008cdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ce0:	f383 8811 	msr	BASEPRI, r3
 8008ce4:	f3bf 8f6f 	isb	sy
 8008ce8:	f3bf 8f4f 	dsb	sy
 8008cec:	613b      	str	r3, [r7, #16]
}
 8008cee:	bf00      	nop
 8008cf0:	e7fe      	b.n	8008cf0 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	68ba      	ldr	r2, [r7, #8]
 8008cf6:	fb02 f303 	mul.w	r3, r2, r3
 8008cfa:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8008cfc:	69fb      	ldr	r3, [r7, #28]
 8008cfe:	3350      	adds	r3, #80	; 0x50
 8008d00:	4618      	mov	r0, r3
 8008d02:	f002 fc69 	bl	800b5d8 <pvPortMalloc>
 8008d06:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8008d08:	69bb      	ldr	r3, [r7, #24]
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d011      	beq.n	8008d32 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8008d0e:	69bb      	ldr	r3, [r7, #24]
 8008d10:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008d12:	697b      	ldr	r3, [r7, #20]
 8008d14:	3350      	adds	r3, #80	; 0x50
 8008d16:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8008d18:	69bb      	ldr	r3, [r7, #24]
 8008d1a:	2200      	movs	r2, #0
 8008d1c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008d20:	79fa      	ldrb	r2, [r7, #7]
 8008d22:	69bb      	ldr	r3, [r7, #24]
 8008d24:	9300      	str	r3, [sp, #0]
 8008d26:	4613      	mov	r3, r2
 8008d28:	697a      	ldr	r2, [r7, #20]
 8008d2a:	68b9      	ldr	r1, [r7, #8]
 8008d2c:	68f8      	ldr	r0, [r7, #12]
 8008d2e:	f000 f805 	bl	8008d3c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008d32:	69bb      	ldr	r3, [r7, #24]
	}
 8008d34:	4618      	mov	r0, r3
 8008d36:	3720      	adds	r7, #32
 8008d38:	46bd      	mov	sp, r7
 8008d3a:	bd80      	pop	{r7, pc}

08008d3c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008d3c:	b580      	push	{r7, lr}
 8008d3e:	b084      	sub	sp, #16
 8008d40:	af00      	add	r7, sp, #0
 8008d42:	60f8      	str	r0, [r7, #12]
 8008d44:	60b9      	str	r1, [r7, #8]
 8008d46:	607a      	str	r2, [r7, #4]
 8008d48:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8008d4a:	68bb      	ldr	r3, [r7, #8]
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	d103      	bne.n	8008d58 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008d50:	69bb      	ldr	r3, [r7, #24]
 8008d52:	69ba      	ldr	r2, [r7, #24]
 8008d54:	601a      	str	r2, [r3, #0]
 8008d56:	e002      	b.n	8008d5e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008d58:	69bb      	ldr	r3, [r7, #24]
 8008d5a:	687a      	ldr	r2, [r7, #4]
 8008d5c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8008d5e:	69bb      	ldr	r3, [r7, #24]
 8008d60:	68fa      	ldr	r2, [r7, #12]
 8008d62:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008d64:	69bb      	ldr	r3, [r7, #24]
 8008d66:	68ba      	ldr	r2, [r7, #8]
 8008d68:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008d6a:	2101      	movs	r1, #1
 8008d6c:	69b8      	ldr	r0, [r7, #24]
 8008d6e:	f7ff fecb 	bl	8008b08 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8008d72:	69bb      	ldr	r3, [r7, #24]
 8008d74:	78fa      	ldrb	r2, [r7, #3]
 8008d76:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8008d7a:	bf00      	nop
 8008d7c:	3710      	adds	r7, #16
 8008d7e:	46bd      	mov	sp, r7
 8008d80:	bd80      	pop	{r7, pc}
	...

08008d84 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8008d84:	b580      	push	{r7, lr}
 8008d86:	b08e      	sub	sp, #56	; 0x38
 8008d88:	af00      	add	r7, sp, #0
 8008d8a:	60f8      	str	r0, [r7, #12]
 8008d8c:	60b9      	str	r1, [r7, #8]
 8008d8e:	607a      	str	r2, [r7, #4]
 8008d90:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8008d92:	2300      	movs	r3, #0
 8008d94:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8008d9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	d10a      	bne.n	8008db6 <xQueueGenericSend+0x32>
	__asm volatile
 8008da0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008da4:	f383 8811 	msr	BASEPRI, r3
 8008da8:	f3bf 8f6f 	isb	sy
 8008dac:	f3bf 8f4f 	dsb	sy
 8008db0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8008db2:	bf00      	nop
 8008db4:	e7fe      	b.n	8008db4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008db6:	68bb      	ldr	r3, [r7, #8]
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	d103      	bne.n	8008dc4 <xQueueGenericSend+0x40>
 8008dbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008dbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	d101      	bne.n	8008dc8 <xQueueGenericSend+0x44>
 8008dc4:	2301      	movs	r3, #1
 8008dc6:	e000      	b.n	8008dca <xQueueGenericSend+0x46>
 8008dc8:	2300      	movs	r3, #0
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d10a      	bne.n	8008de4 <xQueueGenericSend+0x60>
	__asm volatile
 8008dce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008dd2:	f383 8811 	msr	BASEPRI, r3
 8008dd6:	f3bf 8f6f 	isb	sy
 8008dda:	f3bf 8f4f 	dsb	sy
 8008dde:	627b      	str	r3, [r7, #36]	; 0x24
}
 8008de0:	bf00      	nop
 8008de2:	e7fe      	b.n	8008de2 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008de4:	683b      	ldr	r3, [r7, #0]
 8008de6:	2b02      	cmp	r3, #2
 8008de8:	d103      	bne.n	8008df2 <xQueueGenericSend+0x6e>
 8008dea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008dec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008dee:	2b01      	cmp	r3, #1
 8008df0:	d101      	bne.n	8008df6 <xQueueGenericSend+0x72>
 8008df2:	2301      	movs	r3, #1
 8008df4:	e000      	b.n	8008df8 <xQueueGenericSend+0x74>
 8008df6:	2300      	movs	r3, #0
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	d10a      	bne.n	8008e12 <xQueueGenericSend+0x8e>
	__asm volatile
 8008dfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e00:	f383 8811 	msr	BASEPRI, r3
 8008e04:	f3bf 8f6f 	isb	sy
 8008e08:	f3bf 8f4f 	dsb	sy
 8008e0c:	623b      	str	r3, [r7, #32]
}
 8008e0e:	bf00      	nop
 8008e10:	e7fe      	b.n	8008e10 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008e12:	f001 fb61 	bl	800a4d8 <xTaskGetSchedulerState>
 8008e16:	4603      	mov	r3, r0
 8008e18:	2b00      	cmp	r3, #0
 8008e1a:	d102      	bne.n	8008e22 <xQueueGenericSend+0x9e>
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d101      	bne.n	8008e26 <xQueueGenericSend+0xa2>
 8008e22:	2301      	movs	r3, #1
 8008e24:	e000      	b.n	8008e28 <xQueueGenericSend+0xa4>
 8008e26:	2300      	movs	r3, #0
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d10a      	bne.n	8008e42 <xQueueGenericSend+0xbe>
	__asm volatile
 8008e2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e30:	f383 8811 	msr	BASEPRI, r3
 8008e34:	f3bf 8f6f 	isb	sy
 8008e38:	f3bf 8f4f 	dsb	sy
 8008e3c:	61fb      	str	r3, [r7, #28]
}
 8008e3e:	bf00      	nop
 8008e40:	e7fe      	b.n	8008e40 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008e42:	f002 faa7 	bl	800b394 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008e46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e48:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008e4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008e4e:	429a      	cmp	r2, r3
 8008e50:	d302      	bcc.n	8008e58 <xQueueGenericSend+0xd4>
 8008e52:	683b      	ldr	r3, [r7, #0]
 8008e54:	2b02      	cmp	r3, #2
 8008e56:	d129      	bne.n	8008eac <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008e58:	683a      	ldr	r2, [r7, #0]
 8008e5a:	68b9      	ldr	r1, [r7, #8]
 8008e5c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008e5e:	f000 fa8b 	bl	8009378 <prvCopyDataToQueue>
 8008e62:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008e64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	d010      	beq.n	8008e8e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008e6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e6e:	3324      	adds	r3, #36	; 0x24
 8008e70:	4618      	mov	r0, r3
 8008e72:	f001 f96f 	bl	800a154 <xTaskRemoveFromEventList>
 8008e76:	4603      	mov	r3, r0
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d013      	beq.n	8008ea4 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8008e7c:	4b3f      	ldr	r3, [pc, #252]	; (8008f7c <xQueueGenericSend+0x1f8>)
 8008e7e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008e82:	601a      	str	r2, [r3, #0]
 8008e84:	f3bf 8f4f 	dsb	sy
 8008e88:	f3bf 8f6f 	isb	sy
 8008e8c:	e00a      	b.n	8008ea4 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8008e8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	d007      	beq.n	8008ea4 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8008e94:	4b39      	ldr	r3, [pc, #228]	; (8008f7c <xQueueGenericSend+0x1f8>)
 8008e96:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008e9a:	601a      	str	r2, [r3, #0]
 8008e9c:	f3bf 8f4f 	dsb	sy
 8008ea0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8008ea4:	f002 faa6 	bl	800b3f4 <vPortExitCritical>
				return pdPASS;
 8008ea8:	2301      	movs	r3, #1
 8008eaa:	e063      	b.n	8008f74 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	d103      	bne.n	8008eba <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008eb2:	f002 fa9f 	bl	800b3f4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8008eb6:	2300      	movs	r3, #0
 8008eb8:	e05c      	b.n	8008f74 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008eba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	d106      	bne.n	8008ece <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008ec0:	f107 0314 	add.w	r3, r7, #20
 8008ec4:	4618      	mov	r0, r3
 8008ec6:	f001 f9a9 	bl	800a21c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008eca:	2301      	movs	r3, #1
 8008ecc:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008ece:	f002 fa91 	bl	800b3f4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008ed2:	f000 fef9 	bl	8009cc8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008ed6:	f002 fa5d 	bl	800b394 <vPortEnterCritical>
 8008eda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008edc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008ee0:	b25b      	sxtb	r3, r3
 8008ee2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ee6:	d103      	bne.n	8008ef0 <xQueueGenericSend+0x16c>
 8008ee8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008eea:	2200      	movs	r2, #0
 8008eec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008ef0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ef2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008ef6:	b25b      	sxtb	r3, r3
 8008ef8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008efc:	d103      	bne.n	8008f06 <xQueueGenericSend+0x182>
 8008efe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f00:	2200      	movs	r2, #0
 8008f02:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008f06:	f002 fa75 	bl	800b3f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008f0a:	1d3a      	adds	r2, r7, #4
 8008f0c:	f107 0314 	add.w	r3, r7, #20
 8008f10:	4611      	mov	r1, r2
 8008f12:	4618      	mov	r0, r3
 8008f14:	f001 f998 	bl	800a248 <xTaskCheckForTimeOut>
 8008f18:	4603      	mov	r3, r0
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	d124      	bne.n	8008f68 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8008f1e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008f20:	f000 fb22 	bl	8009568 <prvIsQueueFull>
 8008f24:	4603      	mov	r3, r0
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	d018      	beq.n	8008f5c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8008f2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f2c:	3310      	adds	r3, #16
 8008f2e:	687a      	ldr	r2, [r7, #4]
 8008f30:	4611      	mov	r1, r2
 8008f32:	4618      	mov	r0, r3
 8008f34:	f001 f8be 	bl	800a0b4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008f38:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008f3a:	f000 faad 	bl	8009498 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8008f3e:	f000 fed1 	bl	8009ce4 <xTaskResumeAll>
 8008f42:	4603      	mov	r3, r0
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	f47f af7c 	bne.w	8008e42 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8008f4a:	4b0c      	ldr	r3, [pc, #48]	; (8008f7c <xQueueGenericSend+0x1f8>)
 8008f4c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008f50:	601a      	str	r2, [r3, #0]
 8008f52:	f3bf 8f4f 	dsb	sy
 8008f56:	f3bf 8f6f 	isb	sy
 8008f5a:	e772      	b.n	8008e42 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8008f5c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008f5e:	f000 fa9b 	bl	8009498 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008f62:	f000 febf 	bl	8009ce4 <xTaskResumeAll>
 8008f66:	e76c      	b.n	8008e42 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008f68:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008f6a:	f000 fa95 	bl	8009498 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008f6e:	f000 feb9 	bl	8009ce4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8008f72:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8008f74:	4618      	mov	r0, r3
 8008f76:	3738      	adds	r7, #56	; 0x38
 8008f78:	46bd      	mov	sp, r7
 8008f7a:	bd80      	pop	{r7, pc}
 8008f7c:	e000ed04 	.word	0xe000ed04

08008f80 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8008f80:	b580      	push	{r7, lr}
 8008f82:	b090      	sub	sp, #64	; 0x40
 8008f84:	af00      	add	r7, sp, #0
 8008f86:	60f8      	str	r0, [r7, #12]
 8008f88:	60b9      	str	r1, [r7, #8]
 8008f8a:	607a      	str	r2, [r7, #4]
 8008f8c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8008f92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d10a      	bne.n	8008fae <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8008f98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f9c:	f383 8811 	msr	BASEPRI, r3
 8008fa0:	f3bf 8f6f 	isb	sy
 8008fa4:	f3bf 8f4f 	dsb	sy
 8008fa8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8008faa:	bf00      	nop
 8008fac:	e7fe      	b.n	8008fac <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008fae:	68bb      	ldr	r3, [r7, #8]
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	d103      	bne.n	8008fbc <xQueueGenericSendFromISR+0x3c>
 8008fb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008fb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d101      	bne.n	8008fc0 <xQueueGenericSendFromISR+0x40>
 8008fbc:	2301      	movs	r3, #1
 8008fbe:	e000      	b.n	8008fc2 <xQueueGenericSendFromISR+0x42>
 8008fc0:	2300      	movs	r3, #0
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d10a      	bne.n	8008fdc <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8008fc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008fca:	f383 8811 	msr	BASEPRI, r3
 8008fce:	f3bf 8f6f 	isb	sy
 8008fd2:	f3bf 8f4f 	dsb	sy
 8008fd6:	627b      	str	r3, [r7, #36]	; 0x24
}
 8008fd8:	bf00      	nop
 8008fda:	e7fe      	b.n	8008fda <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008fdc:	683b      	ldr	r3, [r7, #0]
 8008fde:	2b02      	cmp	r3, #2
 8008fe0:	d103      	bne.n	8008fea <xQueueGenericSendFromISR+0x6a>
 8008fe2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008fe4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008fe6:	2b01      	cmp	r3, #1
 8008fe8:	d101      	bne.n	8008fee <xQueueGenericSendFromISR+0x6e>
 8008fea:	2301      	movs	r3, #1
 8008fec:	e000      	b.n	8008ff0 <xQueueGenericSendFromISR+0x70>
 8008fee:	2300      	movs	r3, #0
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	d10a      	bne.n	800900a <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8008ff4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ff8:	f383 8811 	msr	BASEPRI, r3
 8008ffc:	f3bf 8f6f 	isb	sy
 8009000:	f3bf 8f4f 	dsb	sy
 8009004:	623b      	str	r3, [r7, #32]
}
 8009006:	bf00      	nop
 8009008:	e7fe      	b.n	8009008 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800900a:	f002 faa5 	bl	800b558 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800900e:	f3ef 8211 	mrs	r2, BASEPRI
 8009012:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009016:	f383 8811 	msr	BASEPRI, r3
 800901a:	f3bf 8f6f 	isb	sy
 800901e:	f3bf 8f4f 	dsb	sy
 8009022:	61fa      	str	r2, [r7, #28]
 8009024:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8009026:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009028:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800902a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800902c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800902e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009030:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009032:	429a      	cmp	r2, r3
 8009034:	d302      	bcc.n	800903c <xQueueGenericSendFromISR+0xbc>
 8009036:	683b      	ldr	r3, [r7, #0]
 8009038:	2b02      	cmp	r3, #2
 800903a:	d12f      	bne.n	800909c <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800903c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800903e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009042:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009046:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009048:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800904a:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800904c:	683a      	ldr	r2, [r7, #0]
 800904e:	68b9      	ldr	r1, [r7, #8]
 8009050:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009052:	f000 f991 	bl	8009378 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009056:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800905a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800905e:	d112      	bne.n	8009086 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009060:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009062:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009064:	2b00      	cmp	r3, #0
 8009066:	d016      	beq.n	8009096 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009068:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800906a:	3324      	adds	r3, #36	; 0x24
 800906c:	4618      	mov	r0, r3
 800906e:	f001 f871 	bl	800a154 <xTaskRemoveFromEventList>
 8009072:	4603      	mov	r3, r0
 8009074:	2b00      	cmp	r3, #0
 8009076:	d00e      	beq.n	8009096 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	2b00      	cmp	r3, #0
 800907c:	d00b      	beq.n	8009096 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	2201      	movs	r2, #1
 8009082:	601a      	str	r2, [r3, #0]
 8009084:	e007      	b.n	8009096 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009086:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800908a:	3301      	adds	r3, #1
 800908c:	b2db      	uxtb	r3, r3
 800908e:	b25a      	sxtb	r2, r3
 8009090:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009092:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8009096:	2301      	movs	r3, #1
 8009098:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800909a:	e001      	b.n	80090a0 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800909c:	2300      	movs	r3, #0
 800909e:	63fb      	str	r3, [r7, #60]	; 0x3c
 80090a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80090a2:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80090a4:	697b      	ldr	r3, [r7, #20]
 80090a6:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80090aa:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80090ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80090ae:	4618      	mov	r0, r3
 80090b0:	3740      	adds	r7, #64	; 0x40
 80090b2:	46bd      	mov	sp, r7
 80090b4:	bd80      	pop	{r7, pc}
	...

080090b8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80090b8:	b580      	push	{r7, lr}
 80090ba:	b08c      	sub	sp, #48	; 0x30
 80090bc:	af00      	add	r7, sp, #0
 80090be:	60f8      	str	r0, [r7, #12]
 80090c0:	60b9      	str	r1, [r7, #8]
 80090c2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80090c4:	2300      	movs	r3, #0
 80090c6:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80090cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80090ce:	2b00      	cmp	r3, #0
 80090d0:	d10a      	bne.n	80090e8 <xQueueReceive+0x30>
	__asm volatile
 80090d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090d6:	f383 8811 	msr	BASEPRI, r3
 80090da:	f3bf 8f6f 	isb	sy
 80090de:	f3bf 8f4f 	dsb	sy
 80090e2:	623b      	str	r3, [r7, #32]
}
 80090e4:	bf00      	nop
 80090e6:	e7fe      	b.n	80090e6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80090e8:	68bb      	ldr	r3, [r7, #8]
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d103      	bne.n	80090f6 <xQueueReceive+0x3e>
 80090ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80090f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d101      	bne.n	80090fa <xQueueReceive+0x42>
 80090f6:	2301      	movs	r3, #1
 80090f8:	e000      	b.n	80090fc <xQueueReceive+0x44>
 80090fa:	2300      	movs	r3, #0
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	d10a      	bne.n	8009116 <xQueueReceive+0x5e>
	__asm volatile
 8009100:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009104:	f383 8811 	msr	BASEPRI, r3
 8009108:	f3bf 8f6f 	isb	sy
 800910c:	f3bf 8f4f 	dsb	sy
 8009110:	61fb      	str	r3, [r7, #28]
}
 8009112:	bf00      	nop
 8009114:	e7fe      	b.n	8009114 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009116:	f001 f9df 	bl	800a4d8 <xTaskGetSchedulerState>
 800911a:	4603      	mov	r3, r0
 800911c:	2b00      	cmp	r3, #0
 800911e:	d102      	bne.n	8009126 <xQueueReceive+0x6e>
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	2b00      	cmp	r3, #0
 8009124:	d101      	bne.n	800912a <xQueueReceive+0x72>
 8009126:	2301      	movs	r3, #1
 8009128:	e000      	b.n	800912c <xQueueReceive+0x74>
 800912a:	2300      	movs	r3, #0
 800912c:	2b00      	cmp	r3, #0
 800912e:	d10a      	bne.n	8009146 <xQueueReceive+0x8e>
	__asm volatile
 8009130:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009134:	f383 8811 	msr	BASEPRI, r3
 8009138:	f3bf 8f6f 	isb	sy
 800913c:	f3bf 8f4f 	dsb	sy
 8009140:	61bb      	str	r3, [r7, #24]
}
 8009142:	bf00      	nop
 8009144:	e7fe      	b.n	8009144 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009146:	f002 f925 	bl	800b394 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800914a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800914c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800914e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009150:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009152:	2b00      	cmp	r3, #0
 8009154:	d01f      	beq.n	8009196 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009156:	68b9      	ldr	r1, [r7, #8]
 8009158:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800915a:	f000 f977 	bl	800944c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800915e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009160:	1e5a      	subs	r2, r3, #1
 8009162:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009164:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009166:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009168:	691b      	ldr	r3, [r3, #16]
 800916a:	2b00      	cmp	r3, #0
 800916c:	d00f      	beq.n	800918e <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800916e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009170:	3310      	adds	r3, #16
 8009172:	4618      	mov	r0, r3
 8009174:	f000 ffee 	bl	800a154 <xTaskRemoveFromEventList>
 8009178:	4603      	mov	r3, r0
 800917a:	2b00      	cmp	r3, #0
 800917c:	d007      	beq.n	800918e <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800917e:	4b3d      	ldr	r3, [pc, #244]	; (8009274 <xQueueReceive+0x1bc>)
 8009180:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009184:	601a      	str	r2, [r3, #0]
 8009186:	f3bf 8f4f 	dsb	sy
 800918a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800918e:	f002 f931 	bl	800b3f4 <vPortExitCritical>
				return pdPASS;
 8009192:	2301      	movs	r3, #1
 8009194:	e069      	b.n	800926a <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	2b00      	cmp	r3, #0
 800919a:	d103      	bne.n	80091a4 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800919c:	f002 f92a 	bl	800b3f4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80091a0:	2300      	movs	r3, #0
 80091a2:	e062      	b.n	800926a <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80091a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d106      	bne.n	80091b8 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80091aa:	f107 0310 	add.w	r3, r7, #16
 80091ae:	4618      	mov	r0, r3
 80091b0:	f001 f834 	bl	800a21c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80091b4:	2301      	movs	r3, #1
 80091b6:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80091b8:	f002 f91c 	bl	800b3f4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80091bc:	f000 fd84 	bl	8009cc8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80091c0:	f002 f8e8 	bl	800b394 <vPortEnterCritical>
 80091c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091c6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80091ca:	b25b      	sxtb	r3, r3
 80091cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091d0:	d103      	bne.n	80091da <xQueueReceive+0x122>
 80091d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091d4:	2200      	movs	r2, #0
 80091d6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80091da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091dc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80091e0:	b25b      	sxtb	r3, r3
 80091e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091e6:	d103      	bne.n	80091f0 <xQueueReceive+0x138>
 80091e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091ea:	2200      	movs	r2, #0
 80091ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80091f0:	f002 f900 	bl	800b3f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80091f4:	1d3a      	adds	r2, r7, #4
 80091f6:	f107 0310 	add.w	r3, r7, #16
 80091fa:	4611      	mov	r1, r2
 80091fc:	4618      	mov	r0, r3
 80091fe:	f001 f823 	bl	800a248 <xTaskCheckForTimeOut>
 8009202:	4603      	mov	r3, r0
 8009204:	2b00      	cmp	r3, #0
 8009206:	d123      	bne.n	8009250 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009208:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800920a:	f000 f997 	bl	800953c <prvIsQueueEmpty>
 800920e:	4603      	mov	r3, r0
 8009210:	2b00      	cmp	r3, #0
 8009212:	d017      	beq.n	8009244 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009214:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009216:	3324      	adds	r3, #36	; 0x24
 8009218:	687a      	ldr	r2, [r7, #4]
 800921a:	4611      	mov	r1, r2
 800921c:	4618      	mov	r0, r3
 800921e:	f000 ff49 	bl	800a0b4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009222:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009224:	f000 f938 	bl	8009498 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009228:	f000 fd5c 	bl	8009ce4 <xTaskResumeAll>
 800922c:	4603      	mov	r3, r0
 800922e:	2b00      	cmp	r3, #0
 8009230:	d189      	bne.n	8009146 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8009232:	4b10      	ldr	r3, [pc, #64]	; (8009274 <xQueueReceive+0x1bc>)
 8009234:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009238:	601a      	str	r2, [r3, #0]
 800923a:	f3bf 8f4f 	dsb	sy
 800923e:	f3bf 8f6f 	isb	sy
 8009242:	e780      	b.n	8009146 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8009244:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009246:	f000 f927 	bl	8009498 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800924a:	f000 fd4b 	bl	8009ce4 <xTaskResumeAll>
 800924e:	e77a      	b.n	8009146 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8009250:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009252:	f000 f921 	bl	8009498 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009256:	f000 fd45 	bl	8009ce4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800925a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800925c:	f000 f96e 	bl	800953c <prvIsQueueEmpty>
 8009260:	4603      	mov	r3, r0
 8009262:	2b00      	cmp	r3, #0
 8009264:	f43f af6f 	beq.w	8009146 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009268:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800926a:	4618      	mov	r0, r3
 800926c:	3730      	adds	r7, #48	; 0x30
 800926e:	46bd      	mov	sp, r7
 8009270:	bd80      	pop	{r7, pc}
 8009272:	bf00      	nop
 8009274:	e000ed04 	.word	0xe000ed04

08009278 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8009278:	b580      	push	{r7, lr}
 800927a:	b08e      	sub	sp, #56	; 0x38
 800927c:	af00      	add	r7, sp, #0
 800927e:	60f8      	str	r0, [r7, #12]
 8009280:	60b9      	str	r1, [r7, #8]
 8009282:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8009288:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800928a:	2b00      	cmp	r3, #0
 800928c:	d10a      	bne.n	80092a4 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800928e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009292:	f383 8811 	msr	BASEPRI, r3
 8009296:	f3bf 8f6f 	isb	sy
 800929a:	f3bf 8f4f 	dsb	sy
 800929e:	623b      	str	r3, [r7, #32]
}
 80092a0:	bf00      	nop
 80092a2:	e7fe      	b.n	80092a2 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80092a4:	68bb      	ldr	r3, [r7, #8]
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	d103      	bne.n	80092b2 <xQueueReceiveFromISR+0x3a>
 80092aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d101      	bne.n	80092b6 <xQueueReceiveFromISR+0x3e>
 80092b2:	2301      	movs	r3, #1
 80092b4:	e000      	b.n	80092b8 <xQueueReceiveFromISR+0x40>
 80092b6:	2300      	movs	r3, #0
 80092b8:	2b00      	cmp	r3, #0
 80092ba:	d10a      	bne.n	80092d2 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 80092bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092c0:	f383 8811 	msr	BASEPRI, r3
 80092c4:	f3bf 8f6f 	isb	sy
 80092c8:	f3bf 8f4f 	dsb	sy
 80092cc:	61fb      	str	r3, [r7, #28]
}
 80092ce:	bf00      	nop
 80092d0:	e7fe      	b.n	80092d0 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80092d2:	f002 f941 	bl	800b558 <vPortValidateInterruptPriority>
	__asm volatile
 80092d6:	f3ef 8211 	mrs	r2, BASEPRI
 80092da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092de:	f383 8811 	msr	BASEPRI, r3
 80092e2:	f3bf 8f6f 	isb	sy
 80092e6:	f3bf 8f4f 	dsb	sy
 80092ea:	61ba      	str	r2, [r7, #24]
 80092ec:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80092ee:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80092f0:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80092f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80092f6:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80092f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	d02f      	beq.n	800935e <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80092fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009300:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009304:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009308:	68b9      	ldr	r1, [r7, #8]
 800930a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800930c:	f000 f89e 	bl	800944c <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009310:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009312:	1e5a      	subs	r2, r3, #1
 8009314:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009316:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8009318:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800931c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009320:	d112      	bne.n	8009348 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009322:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009324:	691b      	ldr	r3, [r3, #16]
 8009326:	2b00      	cmp	r3, #0
 8009328:	d016      	beq.n	8009358 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800932a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800932c:	3310      	adds	r3, #16
 800932e:	4618      	mov	r0, r3
 8009330:	f000 ff10 	bl	800a154 <xTaskRemoveFromEventList>
 8009334:	4603      	mov	r3, r0
 8009336:	2b00      	cmp	r3, #0
 8009338:	d00e      	beq.n	8009358 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	2b00      	cmp	r3, #0
 800933e:	d00b      	beq.n	8009358 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	2201      	movs	r2, #1
 8009344:	601a      	str	r2, [r3, #0]
 8009346:	e007      	b.n	8009358 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8009348:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800934c:	3301      	adds	r3, #1
 800934e:	b2db      	uxtb	r3, r3
 8009350:	b25a      	sxtb	r2, r3
 8009352:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009354:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8009358:	2301      	movs	r3, #1
 800935a:	637b      	str	r3, [r7, #52]	; 0x34
 800935c:	e001      	b.n	8009362 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 800935e:	2300      	movs	r3, #0
 8009360:	637b      	str	r3, [r7, #52]	; 0x34
 8009362:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009364:	613b      	str	r3, [r7, #16]
	__asm volatile
 8009366:	693b      	ldr	r3, [r7, #16]
 8009368:	f383 8811 	msr	BASEPRI, r3
}
 800936c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800936e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8009370:	4618      	mov	r0, r3
 8009372:	3738      	adds	r7, #56	; 0x38
 8009374:	46bd      	mov	sp, r7
 8009376:	bd80      	pop	{r7, pc}

08009378 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8009378:	b580      	push	{r7, lr}
 800937a:	b086      	sub	sp, #24
 800937c:	af00      	add	r7, sp, #0
 800937e:	60f8      	str	r0, [r7, #12]
 8009380:	60b9      	str	r1, [r7, #8]
 8009382:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8009384:	2300      	movs	r3, #0
 8009386:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800938c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009392:	2b00      	cmp	r3, #0
 8009394:	d10d      	bne.n	80093b2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	2b00      	cmp	r3, #0
 800939c:	d14d      	bne.n	800943a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	689b      	ldr	r3, [r3, #8]
 80093a2:	4618      	mov	r0, r3
 80093a4:	f001 f8b6 	bl	800a514 <xTaskPriorityDisinherit>
 80093a8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80093aa:	68fb      	ldr	r3, [r7, #12]
 80093ac:	2200      	movs	r2, #0
 80093ae:	609a      	str	r2, [r3, #8]
 80093b0:	e043      	b.n	800943a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	d119      	bne.n	80093ec <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	6858      	ldr	r0, [r3, #4]
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093c0:	461a      	mov	r2, r3
 80093c2:	68b9      	ldr	r1, [r7, #8]
 80093c4:	f002 fc15 	bl	800bbf2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	685a      	ldr	r2, [r3, #4]
 80093cc:	68fb      	ldr	r3, [r7, #12]
 80093ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093d0:	441a      	add	r2, r3
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	685a      	ldr	r2, [r3, #4]
 80093da:	68fb      	ldr	r3, [r7, #12]
 80093dc:	689b      	ldr	r3, [r3, #8]
 80093de:	429a      	cmp	r2, r3
 80093e0:	d32b      	bcc.n	800943a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	681a      	ldr	r2, [r3, #0]
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	605a      	str	r2, [r3, #4]
 80093ea:	e026      	b.n	800943a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80093ec:	68fb      	ldr	r3, [r7, #12]
 80093ee:	68d8      	ldr	r0, [r3, #12]
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093f4:	461a      	mov	r2, r3
 80093f6:	68b9      	ldr	r1, [r7, #8]
 80093f8:	f002 fbfb 	bl	800bbf2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	68da      	ldr	r2, [r3, #12]
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009404:	425b      	negs	r3, r3
 8009406:	441a      	add	r2, r3
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800940c:	68fb      	ldr	r3, [r7, #12]
 800940e:	68da      	ldr	r2, [r3, #12]
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	429a      	cmp	r2, r3
 8009416:	d207      	bcs.n	8009428 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	689a      	ldr	r2, [r3, #8]
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009420:	425b      	negs	r3, r3
 8009422:	441a      	add	r2, r3
 8009424:	68fb      	ldr	r3, [r7, #12]
 8009426:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	2b02      	cmp	r3, #2
 800942c:	d105      	bne.n	800943a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800942e:	693b      	ldr	r3, [r7, #16]
 8009430:	2b00      	cmp	r3, #0
 8009432:	d002      	beq.n	800943a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8009434:	693b      	ldr	r3, [r7, #16]
 8009436:	3b01      	subs	r3, #1
 8009438:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800943a:	693b      	ldr	r3, [r7, #16]
 800943c:	1c5a      	adds	r2, r3, #1
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8009442:	697b      	ldr	r3, [r7, #20]
}
 8009444:	4618      	mov	r0, r3
 8009446:	3718      	adds	r7, #24
 8009448:	46bd      	mov	sp, r7
 800944a:	bd80      	pop	{r7, pc}

0800944c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800944c:	b580      	push	{r7, lr}
 800944e:	b082      	sub	sp, #8
 8009450:	af00      	add	r7, sp, #0
 8009452:	6078      	str	r0, [r7, #4]
 8009454:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800945a:	2b00      	cmp	r3, #0
 800945c:	d018      	beq.n	8009490 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	68da      	ldr	r2, [r3, #12]
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009466:	441a      	add	r2, r3
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	68da      	ldr	r2, [r3, #12]
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	689b      	ldr	r3, [r3, #8]
 8009474:	429a      	cmp	r2, r3
 8009476:	d303      	bcc.n	8009480 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	681a      	ldr	r2, [r3, #0]
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	68d9      	ldr	r1, [r3, #12]
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009488:	461a      	mov	r2, r3
 800948a:	6838      	ldr	r0, [r7, #0]
 800948c:	f002 fbb1 	bl	800bbf2 <memcpy>
	}
}
 8009490:	bf00      	nop
 8009492:	3708      	adds	r7, #8
 8009494:	46bd      	mov	sp, r7
 8009496:	bd80      	pop	{r7, pc}

08009498 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8009498:	b580      	push	{r7, lr}
 800949a:	b084      	sub	sp, #16
 800949c:	af00      	add	r7, sp, #0
 800949e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80094a0:	f001 ff78 	bl	800b394 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80094aa:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80094ac:	e011      	b.n	80094d2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	d012      	beq.n	80094dc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	3324      	adds	r3, #36	; 0x24
 80094ba:	4618      	mov	r0, r3
 80094bc:	f000 fe4a 	bl	800a154 <xTaskRemoveFromEventList>
 80094c0:	4603      	mov	r3, r0
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	d001      	beq.n	80094ca <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80094c6:	f000 ff21 	bl	800a30c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80094ca:	7bfb      	ldrb	r3, [r7, #15]
 80094cc:	3b01      	subs	r3, #1
 80094ce:	b2db      	uxtb	r3, r3
 80094d0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80094d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	dce9      	bgt.n	80094ae <prvUnlockQueue+0x16>
 80094da:	e000      	b.n	80094de <prvUnlockQueue+0x46>
					break;
 80094dc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	22ff      	movs	r2, #255	; 0xff
 80094e2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80094e6:	f001 ff85 	bl	800b3f4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80094ea:	f001 ff53 	bl	800b394 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80094f4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80094f6:	e011      	b.n	800951c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	691b      	ldr	r3, [r3, #16]
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	d012      	beq.n	8009526 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	3310      	adds	r3, #16
 8009504:	4618      	mov	r0, r3
 8009506:	f000 fe25 	bl	800a154 <xTaskRemoveFromEventList>
 800950a:	4603      	mov	r3, r0
 800950c:	2b00      	cmp	r3, #0
 800950e:	d001      	beq.n	8009514 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8009510:	f000 fefc 	bl	800a30c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009514:	7bbb      	ldrb	r3, [r7, #14]
 8009516:	3b01      	subs	r3, #1
 8009518:	b2db      	uxtb	r3, r3
 800951a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800951c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009520:	2b00      	cmp	r3, #0
 8009522:	dce9      	bgt.n	80094f8 <prvUnlockQueue+0x60>
 8009524:	e000      	b.n	8009528 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8009526:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	22ff      	movs	r2, #255	; 0xff
 800952c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8009530:	f001 ff60 	bl	800b3f4 <vPortExitCritical>
}
 8009534:	bf00      	nop
 8009536:	3710      	adds	r7, #16
 8009538:	46bd      	mov	sp, r7
 800953a:	bd80      	pop	{r7, pc}

0800953c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800953c:	b580      	push	{r7, lr}
 800953e:	b084      	sub	sp, #16
 8009540:	af00      	add	r7, sp, #0
 8009542:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009544:	f001 ff26 	bl	800b394 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800954c:	2b00      	cmp	r3, #0
 800954e:	d102      	bne.n	8009556 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8009550:	2301      	movs	r3, #1
 8009552:	60fb      	str	r3, [r7, #12]
 8009554:	e001      	b.n	800955a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8009556:	2300      	movs	r3, #0
 8009558:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800955a:	f001 ff4b 	bl	800b3f4 <vPortExitCritical>

	return xReturn;
 800955e:	68fb      	ldr	r3, [r7, #12]
}
 8009560:	4618      	mov	r0, r3
 8009562:	3710      	adds	r7, #16
 8009564:	46bd      	mov	sp, r7
 8009566:	bd80      	pop	{r7, pc}

08009568 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8009568:	b580      	push	{r7, lr}
 800956a:	b084      	sub	sp, #16
 800956c:	af00      	add	r7, sp, #0
 800956e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009570:	f001 ff10 	bl	800b394 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800957c:	429a      	cmp	r2, r3
 800957e:	d102      	bne.n	8009586 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8009580:	2301      	movs	r3, #1
 8009582:	60fb      	str	r3, [r7, #12]
 8009584:	e001      	b.n	800958a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8009586:	2300      	movs	r3, #0
 8009588:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800958a:	f001 ff33 	bl	800b3f4 <vPortExitCritical>

	return xReturn;
 800958e:	68fb      	ldr	r3, [r7, #12]
}
 8009590:	4618      	mov	r0, r3
 8009592:	3710      	adds	r7, #16
 8009594:	46bd      	mov	sp, r7
 8009596:	bd80      	pop	{r7, pc}

08009598 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8009598:	b480      	push	{r7}
 800959a:	b085      	sub	sp, #20
 800959c:	af00      	add	r7, sp, #0
 800959e:	6078      	str	r0, [r7, #4]
 80095a0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80095a2:	2300      	movs	r3, #0
 80095a4:	60fb      	str	r3, [r7, #12]
 80095a6:	e014      	b.n	80095d2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80095a8:	4a0f      	ldr	r2, [pc, #60]	; (80095e8 <vQueueAddToRegistry+0x50>)
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	d10b      	bne.n	80095cc <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80095b4:	490c      	ldr	r1, [pc, #48]	; (80095e8 <vQueueAddToRegistry+0x50>)
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	683a      	ldr	r2, [r7, #0]
 80095ba:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80095be:	4a0a      	ldr	r2, [pc, #40]	; (80095e8 <vQueueAddToRegistry+0x50>)
 80095c0:	68fb      	ldr	r3, [r7, #12]
 80095c2:	00db      	lsls	r3, r3, #3
 80095c4:	4413      	add	r3, r2
 80095c6:	687a      	ldr	r2, [r7, #4]
 80095c8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80095ca:	e006      	b.n	80095da <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80095cc:	68fb      	ldr	r3, [r7, #12]
 80095ce:	3301      	adds	r3, #1
 80095d0:	60fb      	str	r3, [r7, #12]
 80095d2:	68fb      	ldr	r3, [r7, #12]
 80095d4:	2b07      	cmp	r3, #7
 80095d6:	d9e7      	bls.n	80095a8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80095d8:	bf00      	nop
 80095da:	bf00      	nop
 80095dc:	3714      	adds	r7, #20
 80095de:	46bd      	mov	sp, r7
 80095e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095e4:	4770      	bx	lr
 80095e6:	bf00      	nop
 80095e8:	20001008 	.word	0x20001008

080095ec <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80095ec:	b580      	push	{r7, lr}
 80095ee:	b086      	sub	sp, #24
 80095f0:	af00      	add	r7, sp, #0
 80095f2:	60f8      	str	r0, [r7, #12]
 80095f4:	60b9      	str	r1, [r7, #8]
 80095f6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80095fc:	f001 feca 	bl	800b394 <vPortEnterCritical>
 8009600:	697b      	ldr	r3, [r7, #20]
 8009602:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009606:	b25b      	sxtb	r3, r3
 8009608:	f1b3 3fff 	cmp.w	r3, #4294967295
 800960c:	d103      	bne.n	8009616 <vQueueWaitForMessageRestricted+0x2a>
 800960e:	697b      	ldr	r3, [r7, #20]
 8009610:	2200      	movs	r2, #0
 8009612:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009616:	697b      	ldr	r3, [r7, #20]
 8009618:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800961c:	b25b      	sxtb	r3, r3
 800961e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009622:	d103      	bne.n	800962c <vQueueWaitForMessageRestricted+0x40>
 8009624:	697b      	ldr	r3, [r7, #20]
 8009626:	2200      	movs	r2, #0
 8009628:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800962c:	f001 fee2 	bl	800b3f4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8009630:	697b      	ldr	r3, [r7, #20]
 8009632:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009634:	2b00      	cmp	r3, #0
 8009636:	d106      	bne.n	8009646 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8009638:	697b      	ldr	r3, [r7, #20]
 800963a:	3324      	adds	r3, #36	; 0x24
 800963c:	687a      	ldr	r2, [r7, #4]
 800963e:	68b9      	ldr	r1, [r7, #8]
 8009640:	4618      	mov	r0, r3
 8009642:	f000 fd5b 	bl	800a0fc <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8009646:	6978      	ldr	r0, [r7, #20]
 8009648:	f7ff ff26 	bl	8009498 <prvUnlockQueue>
	}
 800964c:	bf00      	nop
 800964e:	3718      	adds	r7, #24
 8009650:	46bd      	mov	sp, r7
 8009652:	bd80      	pop	{r7, pc}

08009654 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009654:	b580      	push	{r7, lr}
 8009656:	b08e      	sub	sp, #56	; 0x38
 8009658:	af04      	add	r7, sp, #16
 800965a:	60f8      	str	r0, [r7, #12]
 800965c:	60b9      	str	r1, [r7, #8]
 800965e:	607a      	str	r2, [r7, #4]
 8009660:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8009662:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009664:	2b00      	cmp	r3, #0
 8009666:	d10a      	bne.n	800967e <xTaskCreateStatic+0x2a>
	__asm volatile
 8009668:	f04f 0350 	mov.w	r3, #80	; 0x50
 800966c:	f383 8811 	msr	BASEPRI, r3
 8009670:	f3bf 8f6f 	isb	sy
 8009674:	f3bf 8f4f 	dsb	sy
 8009678:	623b      	str	r3, [r7, #32]
}
 800967a:	bf00      	nop
 800967c:	e7fe      	b.n	800967c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800967e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009680:	2b00      	cmp	r3, #0
 8009682:	d10a      	bne.n	800969a <xTaskCreateStatic+0x46>
	__asm volatile
 8009684:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009688:	f383 8811 	msr	BASEPRI, r3
 800968c:	f3bf 8f6f 	isb	sy
 8009690:	f3bf 8f4f 	dsb	sy
 8009694:	61fb      	str	r3, [r7, #28]
}
 8009696:	bf00      	nop
 8009698:	e7fe      	b.n	8009698 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800969a:	23c0      	movs	r3, #192	; 0xc0
 800969c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800969e:	693b      	ldr	r3, [r7, #16]
 80096a0:	2bc0      	cmp	r3, #192	; 0xc0
 80096a2:	d00a      	beq.n	80096ba <xTaskCreateStatic+0x66>
	__asm volatile
 80096a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096a8:	f383 8811 	msr	BASEPRI, r3
 80096ac:	f3bf 8f6f 	isb	sy
 80096b0:	f3bf 8f4f 	dsb	sy
 80096b4:	61bb      	str	r3, [r7, #24]
}
 80096b6:	bf00      	nop
 80096b8:	e7fe      	b.n	80096b8 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80096ba:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80096bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096be:	2b00      	cmp	r3, #0
 80096c0:	d01e      	beq.n	8009700 <xTaskCreateStatic+0xac>
 80096c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d01b      	beq.n	8009700 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80096c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096ca:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80096cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096ce:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80096d0:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80096d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096d4:	2202      	movs	r2, #2
 80096d6:	f883 20bd 	strb.w	r2, [r3, #189]	; 0xbd
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80096da:	2300      	movs	r3, #0
 80096dc:	9303      	str	r3, [sp, #12]
 80096de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096e0:	9302      	str	r3, [sp, #8]
 80096e2:	f107 0314 	add.w	r3, r7, #20
 80096e6:	9301      	str	r3, [sp, #4]
 80096e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80096ea:	9300      	str	r3, [sp, #0]
 80096ec:	683b      	ldr	r3, [r7, #0]
 80096ee:	687a      	ldr	r2, [r7, #4]
 80096f0:	68b9      	ldr	r1, [r7, #8]
 80096f2:	68f8      	ldr	r0, [r7, #12]
 80096f4:	f000 f850 	bl	8009798 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80096f8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80096fa:	f000 f8f7 	bl	80098ec <prvAddNewTaskToReadyList>
 80096fe:	e001      	b.n	8009704 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8009700:	2300      	movs	r3, #0
 8009702:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8009704:	697b      	ldr	r3, [r7, #20]
	}
 8009706:	4618      	mov	r0, r3
 8009708:	3728      	adds	r7, #40	; 0x28
 800970a:	46bd      	mov	sp, r7
 800970c:	bd80      	pop	{r7, pc}

0800970e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800970e:	b580      	push	{r7, lr}
 8009710:	b08c      	sub	sp, #48	; 0x30
 8009712:	af04      	add	r7, sp, #16
 8009714:	60f8      	str	r0, [r7, #12]
 8009716:	60b9      	str	r1, [r7, #8]
 8009718:	603b      	str	r3, [r7, #0]
 800971a:	4613      	mov	r3, r2
 800971c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800971e:	88fb      	ldrh	r3, [r7, #6]
 8009720:	009b      	lsls	r3, r3, #2
 8009722:	4618      	mov	r0, r3
 8009724:	f001 ff58 	bl	800b5d8 <pvPortMalloc>
 8009728:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800972a:	697b      	ldr	r3, [r7, #20]
 800972c:	2b00      	cmp	r3, #0
 800972e:	d00e      	beq.n	800974e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8009730:	20c0      	movs	r0, #192	; 0xc0
 8009732:	f001 ff51 	bl	800b5d8 <pvPortMalloc>
 8009736:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8009738:	69fb      	ldr	r3, [r7, #28]
 800973a:	2b00      	cmp	r3, #0
 800973c:	d003      	beq.n	8009746 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800973e:	69fb      	ldr	r3, [r7, #28]
 8009740:	697a      	ldr	r2, [r7, #20]
 8009742:	631a      	str	r2, [r3, #48]	; 0x30
 8009744:	e005      	b.n	8009752 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009746:	6978      	ldr	r0, [r7, #20]
 8009748:	f002 f812 	bl	800b770 <vPortFree>
 800974c:	e001      	b.n	8009752 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800974e:	2300      	movs	r3, #0
 8009750:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009752:	69fb      	ldr	r3, [r7, #28]
 8009754:	2b00      	cmp	r3, #0
 8009756:	d017      	beq.n	8009788 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009758:	69fb      	ldr	r3, [r7, #28]
 800975a:	2200      	movs	r2, #0
 800975c:	f883 20bd 	strb.w	r2, [r3, #189]	; 0xbd
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009760:	88fa      	ldrh	r2, [r7, #6]
 8009762:	2300      	movs	r3, #0
 8009764:	9303      	str	r3, [sp, #12]
 8009766:	69fb      	ldr	r3, [r7, #28]
 8009768:	9302      	str	r3, [sp, #8]
 800976a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800976c:	9301      	str	r3, [sp, #4]
 800976e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009770:	9300      	str	r3, [sp, #0]
 8009772:	683b      	ldr	r3, [r7, #0]
 8009774:	68b9      	ldr	r1, [r7, #8]
 8009776:	68f8      	ldr	r0, [r7, #12]
 8009778:	f000 f80e 	bl	8009798 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800977c:	69f8      	ldr	r0, [r7, #28]
 800977e:	f000 f8b5 	bl	80098ec <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009782:	2301      	movs	r3, #1
 8009784:	61bb      	str	r3, [r7, #24]
 8009786:	e002      	b.n	800978e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009788:	f04f 33ff 	mov.w	r3, #4294967295
 800978c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800978e:	69bb      	ldr	r3, [r7, #24]
	}
 8009790:	4618      	mov	r0, r3
 8009792:	3720      	adds	r7, #32
 8009794:	46bd      	mov	sp, r7
 8009796:	bd80      	pop	{r7, pc}

08009798 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009798:	b580      	push	{r7, lr}
 800979a:	b088      	sub	sp, #32
 800979c:	af00      	add	r7, sp, #0
 800979e:	60f8      	str	r0, [r7, #12]
 80097a0:	60b9      	str	r1, [r7, #8]
 80097a2:	607a      	str	r2, [r7, #4]
 80097a4:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80097a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80097a8:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	009b      	lsls	r3, r3, #2
 80097ae:	461a      	mov	r2, r3
 80097b0:	21a5      	movs	r1, #165	; 0xa5
 80097b2:	f002 fa2c 	bl	800bc0e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80097b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80097b8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80097c0:	3b01      	subs	r3, #1
 80097c2:	009b      	lsls	r3, r3, #2
 80097c4:	4413      	add	r3, r2
 80097c6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80097c8:	69bb      	ldr	r3, [r7, #24]
 80097ca:	f023 0307 	bic.w	r3, r3, #7
 80097ce:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80097d0:	69bb      	ldr	r3, [r7, #24]
 80097d2:	f003 0307 	and.w	r3, r3, #7
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	d00a      	beq.n	80097f0 <prvInitialiseNewTask+0x58>
	__asm volatile
 80097da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097de:	f383 8811 	msr	BASEPRI, r3
 80097e2:	f3bf 8f6f 	isb	sy
 80097e6:	f3bf 8f4f 	dsb	sy
 80097ea:	617b      	str	r3, [r7, #20]
}
 80097ec:	bf00      	nop
 80097ee:	e7fe      	b.n	80097ee <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80097f0:	68bb      	ldr	r3, [r7, #8]
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	d01f      	beq.n	8009836 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80097f6:	2300      	movs	r3, #0
 80097f8:	61fb      	str	r3, [r7, #28]
 80097fa:	e012      	b.n	8009822 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80097fc:	68ba      	ldr	r2, [r7, #8]
 80097fe:	69fb      	ldr	r3, [r7, #28]
 8009800:	4413      	add	r3, r2
 8009802:	7819      	ldrb	r1, [r3, #0]
 8009804:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009806:	69fb      	ldr	r3, [r7, #28]
 8009808:	4413      	add	r3, r2
 800980a:	3334      	adds	r3, #52	; 0x34
 800980c:	460a      	mov	r2, r1
 800980e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8009810:	68ba      	ldr	r2, [r7, #8]
 8009812:	69fb      	ldr	r3, [r7, #28]
 8009814:	4413      	add	r3, r2
 8009816:	781b      	ldrb	r3, [r3, #0]
 8009818:	2b00      	cmp	r3, #0
 800981a:	d006      	beq.n	800982a <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800981c:	69fb      	ldr	r3, [r7, #28]
 800981e:	3301      	adds	r3, #1
 8009820:	61fb      	str	r3, [r7, #28]
 8009822:	69fb      	ldr	r3, [r7, #28]
 8009824:	2b0f      	cmp	r3, #15
 8009826:	d9e9      	bls.n	80097fc <prvInitialiseNewTask+0x64>
 8009828:	e000      	b.n	800982c <prvInitialiseNewTask+0x94>
			{
				break;
 800982a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800982c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800982e:	2200      	movs	r2, #0
 8009830:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009834:	e003      	b.n	800983e <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009836:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009838:	2200      	movs	r2, #0
 800983a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800983e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009840:	2b37      	cmp	r3, #55	; 0x37
 8009842:	d901      	bls.n	8009848 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009844:	2337      	movs	r3, #55	; 0x37
 8009846:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009848:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800984a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800984c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800984e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009850:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009852:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8009854:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009856:	2200      	movs	r2, #0
 8009858:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800985a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800985c:	3304      	adds	r3, #4
 800985e:	4618      	mov	r0, r3
 8009860:	f7ff f8be 	bl	80089e0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009864:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009866:	3318      	adds	r3, #24
 8009868:	4618      	mov	r0, r3
 800986a:	f7ff f8b9 	bl	80089e0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800986e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009870:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009872:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009874:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009876:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800987a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800987c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800987e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009880:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009882:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 8009884:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009886:	2200      	movs	r2, #0
 8009888:	655a      	str	r2, [r3, #84]	; 0x54
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800988a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800988c:	2200      	movs	r2, #0
 800988e:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009892:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009894:	2200      	movs	r2, #0
 8009896:	f883 20bc 	strb.w	r2, [r3, #188]	; 0xbc
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800989a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800989c:	3358      	adds	r3, #88	; 0x58
 800989e:	2260      	movs	r2, #96	; 0x60
 80098a0:	2100      	movs	r1, #0
 80098a2:	4618      	mov	r0, r3
 80098a4:	f002 f9b3 	bl	800bc0e <memset>
 80098a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80098aa:	4a0d      	ldr	r2, [pc, #52]	; (80098e0 <prvInitialiseNewTask+0x148>)
 80098ac:	65da      	str	r2, [r3, #92]	; 0x5c
 80098ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80098b0:	4a0c      	ldr	r2, [pc, #48]	; (80098e4 <prvInitialiseNewTask+0x14c>)
 80098b2:	661a      	str	r2, [r3, #96]	; 0x60
 80098b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80098b6:	4a0c      	ldr	r2, [pc, #48]	; (80098e8 <prvInitialiseNewTask+0x150>)
 80098b8:	665a      	str	r2, [r3, #100]	; 0x64
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80098ba:	683a      	ldr	r2, [r7, #0]
 80098bc:	68f9      	ldr	r1, [r7, #12]
 80098be:	69b8      	ldr	r0, [r7, #24]
 80098c0:	f001 fc3a 	bl	800b138 <pxPortInitialiseStack>
 80098c4:	4602      	mov	r2, r0
 80098c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80098c8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80098ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	d002      	beq.n	80098d6 <prvInitialiseNewTask+0x13e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80098d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80098d2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80098d4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80098d6:	bf00      	nop
 80098d8:	3720      	adds	r7, #32
 80098da:	46bd      	mov	sp, r7
 80098dc:	bd80      	pop	{r7, pc}
 80098de:	bf00      	nop
 80098e0:	0800d478 	.word	0x0800d478
 80098e4:	0800d498 	.word	0x0800d498
 80098e8:	0800d458 	.word	0x0800d458

080098ec <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80098ec:	b580      	push	{r7, lr}
 80098ee:	b082      	sub	sp, #8
 80098f0:	af00      	add	r7, sp, #0
 80098f2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80098f4:	f001 fd4e 	bl	800b394 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80098f8:	4b2d      	ldr	r3, [pc, #180]	; (80099b0 <prvAddNewTaskToReadyList+0xc4>)
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	3301      	adds	r3, #1
 80098fe:	4a2c      	ldr	r2, [pc, #176]	; (80099b0 <prvAddNewTaskToReadyList+0xc4>)
 8009900:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009902:	4b2c      	ldr	r3, [pc, #176]	; (80099b4 <prvAddNewTaskToReadyList+0xc8>)
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	2b00      	cmp	r3, #0
 8009908:	d109      	bne.n	800991e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800990a:	4a2a      	ldr	r2, [pc, #168]	; (80099b4 <prvAddNewTaskToReadyList+0xc8>)
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009910:	4b27      	ldr	r3, [pc, #156]	; (80099b0 <prvAddNewTaskToReadyList+0xc4>)
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	2b01      	cmp	r3, #1
 8009916:	d110      	bne.n	800993a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009918:	f000 fd1c 	bl	800a354 <prvInitialiseTaskLists>
 800991c:	e00d      	b.n	800993a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800991e:	4b26      	ldr	r3, [pc, #152]	; (80099b8 <prvAddNewTaskToReadyList+0xcc>)
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	2b00      	cmp	r3, #0
 8009924:	d109      	bne.n	800993a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009926:	4b23      	ldr	r3, [pc, #140]	; (80099b4 <prvAddNewTaskToReadyList+0xc8>)
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009930:	429a      	cmp	r2, r3
 8009932:	d802      	bhi.n	800993a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009934:	4a1f      	ldr	r2, [pc, #124]	; (80099b4 <prvAddNewTaskToReadyList+0xc8>)
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800993a:	4b20      	ldr	r3, [pc, #128]	; (80099bc <prvAddNewTaskToReadyList+0xd0>)
 800993c:	681b      	ldr	r3, [r3, #0]
 800993e:	3301      	adds	r3, #1
 8009940:	4a1e      	ldr	r2, [pc, #120]	; (80099bc <prvAddNewTaskToReadyList+0xd0>)
 8009942:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8009944:	4b1d      	ldr	r3, [pc, #116]	; (80099bc <prvAddNewTaskToReadyList+0xd0>)
 8009946:	681a      	ldr	r2, [r3, #0]
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009950:	4b1b      	ldr	r3, [pc, #108]	; (80099c0 <prvAddNewTaskToReadyList+0xd4>)
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	429a      	cmp	r2, r3
 8009956:	d903      	bls.n	8009960 <prvAddNewTaskToReadyList+0x74>
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800995c:	4a18      	ldr	r2, [pc, #96]	; (80099c0 <prvAddNewTaskToReadyList+0xd4>)
 800995e:	6013      	str	r3, [r2, #0]
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009964:	4613      	mov	r3, r2
 8009966:	009b      	lsls	r3, r3, #2
 8009968:	4413      	add	r3, r2
 800996a:	009b      	lsls	r3, r3, #2
 800996c:	4a15      	ldr	r2, [pc, #84]	; (80099c4 <prvAddNewTaskToReadyList+0xd8>)
 800996e:	441a      	add	r2, r3
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	3304      	adds	r3, #4
 8009974:	4619      	mov	r1, r3
 8009976:	4610      	mov	r0, r2
 8009978:	f7ff f83f 	bl	80089fa <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800997c:	f001 fd3a 	bl	800b3f4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009980:	4b0d      	ldr	r3, [pc, #52]	; (80099b8 <prvAddNewTaskToReadyList+0xcc>)
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	2b00      	cmp	r3, #0
 8009986:	d00e      	beq.n	80099a6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009988:	4b0a      	ldr	r3, [pc, #40]	; (80099b4 <prvAddNewTaskToReadyList+0xc8>)
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009992:	429a      	cmp	r2, r3
 8009994:	d207      	bcs.n	80099a6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009996:	4b0c      	ldr	r3, [pc, #48]	; (80099c8 <prvAddNewTaskToReadyList+0xdc>)
 8009998:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800999c:	601a      	str	r2, [r3, #0]
 800999e:	f3bf 8f4f 	dsb	sy
 80099a2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80099a6:	bf00      	nop
 80099a8:	3708      	adds	r7, #8
 80099aa:	46bd      	mov	sp, r7
 80099ac:	bd80      	pop	{r7, pc}
 80099ae:	bf00      	nop
 80099b0:	2000151c 	.word	0x2000151c
 80099b4:	20001048 	.word	0x20001048
 80099b8:	20001528 	.word	0x20001528
 80099bc:	20001538 	.word	0x20001538
 80099c0:	20001524 	.word	0x20001524
 80099c4:	2000104c 	.word	0x2000104c
 80099c8:	e000ed04 	.word	0xe000ed04

080099cc <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 80099cc:	b580      	push	{r7, lr}
 80099ce:	b084      	sub	sp, #16
 80099d0:	af00      	add	r7, sp, #0
 80099d2:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 80099d4:	f001 fcde 	bl	800b394 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	2b00      	cmp	r3, #0
 80099dc:	d102      	bne.n	80099e4 <vTaskDelete+0x18>
 80099de:	4b2c      	ldr	r3, [pc, #176]	; (8009a90 <vTaskDelete+0xc4>)
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	e000      	b.n	80099e6 <vTaskDelete+0x1a>
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	3304      	adds	r3, #4
 80099ec:	4618      	mov	r0, r3
 80099ee:	f7ff f861 	bl	8008ab4 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80099f2:	68fb      	ldr	r3, [r7, #12]
 80099f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	d004      	beq.n	8009a04 <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80099fa:	68fb      	ldr	r3, [r7, #12]
 80099fc:	3318      	adds	r3, #24
 80099fe:	4618      	mov	r0, r3
 8009a00:	f7ff f858 	bl	8008ab4 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 8009a04:	4b23      	ldr	r3, [pc, #140]	; (8009a94 <vTaskDelete+0xc8>)
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	3301      	adds	r3, #1
 8009a0a:	4a22      	ldr	r2, [pc, #136]	; (8009a94 <vTaskDelete+0xc8>)
 8009a0c:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 8009a0e:	4b20      	ldr	r3, [pc, #128]	; (8009a90 <vTaskDelete+0xc4>)
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	68fa      	ldr	r2, [r7, #12]
 8009a14:	429a      	cmp	r2, r3
 8009a16:	d10b      	bne.n	8009a30 <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	3304      	adds	r3, #4
 8009a1c:	4619      	mov	r1, r3
 8009a1e:	481e      	ldr	r0, [pc, #120]	; (8009a98 <vTaskDelete+0xcc>)
 8009a20:	f7fe ffeb 	bl	80089fa <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 8009a24:	4b1d      	ldr	r3, [pc, #116]	; (8009a9c <vTaskDelete+0xd0>)
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	3301      	adds	r3, #1
 8009a2a:	4a1c      	ldr	r2, [pc, #112]	; (8009a9c <vTaskDelete+0xd0>)
 8009a2c:	6013      	str	r3, [r2, #0]
 8009a2e:	e009      	b.n	8009a44 <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 8009a30:	4b1b      	ldr	r3, [pc, #108]	; (8009aa0 <vTaskDelete+0xd4>)
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	3b01      	subs	r3, #1
 8009a36:	4a1a      	ldr	r2, [pc, #104]	; (8009aa0 <vTaskDelete+0xd4>)
 8009a38:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 8009a3a:	68f8      	ldr	r0, [r7, #12]
 8009a3c:	f000 fcf8 	bl	800a430 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 8009a40:	f000 fd2a 	bl	800a498 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 8009a44:	f001 fcd6 	bl	800b3f4 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 8009a48:	4b16      	ldr	r3, [pc, #88]	; (8009aa4 <vTaskDelete+0xd8>)
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	2b00      	cmp	r3, #0
 8009a4e:	d01b      	beq.n	8009a88 <vTaskDelete+0xbc>
		{
			if( pxTCB == pxCurrentTCB )
 8009a50:	4b0f      	ldr	r3, [pc, #60]	; (8009a90 <vTaskDelete+0xc4>)
 8009a52:	681b      	ldr	r3, [r3, #0]
 8009a54:	68fa      	ldr	r2, [r7, #12]
 8009a56:	429a      	cmp	r2, r3
 8009a58:	d116      	bne.n	8009a88 <vTaskDelete+0xbc>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 8009a5a:	4b13      	ldr	r3, [pc, #76]	; (8009aa8 <vTaskDelete+0xdc>)
 8009a5c:	681b      	ldr	r3, [r3, #0]
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	d00a      	beq.n	8009a78 <vTaskDelete+0xac>
	__asm volatile
 8009a62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a66:	f383 8811 	msr	BASEPRI, r3
 8009a6a:	f3bf 8f6f 	isb	sy
 8009a6e:	f3bf 8f4f 	dsb	sy
 8009a72:	60bb      	str	r3, [r7, #8]
}
 8009a74:	bf00      	nop
 8009a76:	e7fe      	b.n	8009a76 <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 8009a78:	4b0c      	ldr	r3, [pc, #48]	; (8009aac <vTaskDelete+0xe0>)
 8009a7a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009a7e:	601a      	str	r2, [r3, #0]
 8009a80:	f3bf 8f4f 	dsb	sy
 8009a84:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8009a88:	bf00      	nop
 8009a8a:	3710      	adds	r7, #16
 8009a8c:	46bd      	mov	sp, r7
 8009a8e:	bd80      	pop	{r7, pc}
 8009a90:	20001048 	.word	0x20001048
 8009a94:	20001538 	.word	0x20001538
 8009a98:	200014f0 	.word	0x200014f0
 8009a9c:	20001504 	.word	0x20001504
 8009aa0:	2000151c 	.word	0x2000151c
 8009aa4:	20001528 	.word	0x20001528
 8009aa8:	20001544 	.word	0x20001544
 8009aac:	e000ed04 	.word	0xe000ed04

08009ab0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009ab0:	b580      	push	{r7, lr}
 8009ab2:	b084      	sub	sp, #16
 8009ab4:	af00      	add	r7, sp, #0
 8009ab6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009ab8:	2300      	movs	r3, #0
 8009aba:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d017      	beq.n	8009af2 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8009ac2:	4b13      	ldr	r3, [pc, #76]	; (8009b10 <vTaskDelay+0x60>)
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	d00a      	beq.n	8009ae0 <vTaskDelay+0x30>
	__asm volatile
 8009aca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ace:	f383 8811 	msr	BASEPRI, r3
 8009ad2:	f3bf 8f6f 	isb	sy
 8009ad6:	f3bf 8f4f 	dsb	sy
 8009ada:	60bb      	str	r3, [r7, #8]
}
 8009adc:	bf00      	nop
 8009ade:	e7fe      	b.n	8009ade <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8009ae0:	f000 f8f2 	bl	8009cc8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009ae4:	2100      	movs	r1, #0
 8009ae6:	6878      	ldr	r0, [r7, #4]
 8009ae8:	f000 ff84 	bl	800a9f4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009aec:	f000 f8fa 	bl	8009ce4 <xTaskResumeAll>
 8009af0:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009af2:	68fb      	ldr	r3, [r7, #12]
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	d107      	bne.n	8009b08 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8009af8:	4b06      	ldr	r3, [pc, #24]	; (8009b14 <vTaskDelay+0x64>)
 8009afa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009afe:	601a      	str	r2, [r3, #0]
 8009b00:	f3bf 8f4f 	dsb	sy
 8009b04:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009b08:	bf00      	nop
 8009b0a:	3710      	adds	r7, #16
 8009b0c:	46bd      	mov	sp, r7
 8009b0e:	bd80      	pop	{r7, pc}
 8009b10:	20001544 	.word	0x20001544
 8009b14:	e000ed04 	.word	0xe000ed04

08009b18 <eTaskGetState>:
/*-----------------------------------------------------------*/

#if( ( INCLUDE_eTaskGetState == 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_xTaskAbortDelay == 1 ) )

	eTaskState eTaskGetState( TaskHandle_t xTask )
	{
 8009b18:	b580      	push	{r7, lr}
 8009b1a:	b088      	sub	sp, #32
 8009b1c:	af00      	add	r7, sp, #0
 8009b1e:	6078      	str	r0, [r7, #4]
	eTaskState eReturn;
	List_t const * pxStateList, *pxDelayedList, *pxOverflowedDelayedList;
	const TCB_t * const pxTCB = xTask;
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	61bb      	str	r3, [r7, #24]

		configASSERT( pxTCB );
 8009b24:	69bb      	ldr	r3, [r7, #24]
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d10a      	bne.n	8009b40 <eTaskGetState+0x28>
	__asm volatile
 8009b2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b2e:	f383 8811 	msr	BASEPRI, r3
 8009b32:	f3bf 8f6f 	isb	sy
 8009b36:	f3bf 8f4f 	dsb	sy
 8009b3a:	60bb      	str	r3, [r7, #8]
}
 8009b3c:	bf00      	nop
 8009b3e:	e7fe      	b.n	8009b3e <eTaskGetState+0x26>

		if( pxTCB == pxCurrentTCB )
 8009b40:	4b23      	ldr	r3, [pc, #140]	; (8009bd0 <eTaskGetState+0xb8>)
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	69ba      	ldr	r2, [r7, #24]
 8009b46:	429a      	cmp	r2, r3
 8009b48:	d102      	bne.n	8009b50 <eTaskGetState+0x38>
		{
			/* The task calling this function is querying its own state. */
			eReturn = eRunning;
 8009b4a:	2300      	movs	r3, #0
 8009b4c:	77fb      	strb	r3, [r7, #31]
 8009b4e:	e03a      	b.n	8009bc6 <eTaskGetState+0xae>
		}
		else
		{
			taskENTER_CRITICAL();
 8009b50:	f001 fc20 	bl	800b394 <vPortEnterCritical>
			{
				pxStateList = listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
 8009b54:	69bb      	ldr	r3, [r7, #24]
 8009b56:	695b      	ldr	r3, [r3, #20]
 8009b58:	617b      	str	r3, [r7, #20]
				pxDelayedList = pxDelayedTaskList;
 8009b5a:	4b1e      	ldr	r3, [pc, #120]	; (8009bd4 <eTaskGetState+0xbc>)
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	613b      	str	r3, [r7, #16]
				pxOverflowedDelayedList = pxOverflowDelayedTaskList;
 8009b60:	4b1d      	ldr	r3, [pc, #116]	; (8009bd8 <eTaskGetState+0xc0>)
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	60fb      	str	r3, [r7, #12]
			}
			taskEXIT_CRITICAL();
 8009b66:	f001 fc45 	bl	800b3f4 <vPortExitCritical>

			if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
 8009b6a:	697a      	ldr	r2, [r7, #20]
 8009b6c:	693b      	ldr	r3, [r7, #16]
 8009b6e:	429a      	cmp	r2, r3
 8009b70:	d003      	beq.n	8009b7a <eTaskGetState+0x62>
 8009b72:	697a      	ldr	r2, [r7, #20]
 8009b74:	68fb      	ldr	r3, [r7, #12]
 8009b76:	429a      	cmp	r2, r3
 8009b78:	d102      	bne.n	8009b80 <eTaskGetState+0x68>
			{
				/* The task being queried is referenced from one of the Blocked
				lists. */
				eReturn = eBlocked;
 8009b7a:	2302      	movs	r3, #2
 8009b7c:	77fb      	strb	r3, [r7, #31]
 8009b7e:	e022      	b.n	8009bc6 <eTaskGetState+0xae>
			}

			#if ( INCLUDE_vTaskSuspend == 1 )
				else if( pxStateList == &xSuspendedTaskList )
 8009b80:	697b      	ldr	r3, [r7, #20]
 8009b82:	4a16      	ldr	r2, [pc, #88]	; (8009bdc <eTaskGetState+0xc4>)
 8009b84:	4293      	cmp	r3, r2
 8009b86:	d112      	bne.n	8009bae <eTaskGetState+0x96>
				{
					/* The task being queried is referenced from the suspended
					list.  Is it genuinely suspended or is it blocked
					indefinitely? */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL )
 8009b88:	69bb      	ldr	r3, [r7, #24]
 8009b8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009b8c:	2b00      	cmp	r3, #0
 8009b8e:	d10b      	bne.n	8009ba8 <eTaskGetState+0x90>
						{
							/* The task does not appear on the event list item of
							and of the RTOS objects, but could still be in the
							blocked state if it is waiting on its notification
							rather than waiting on an object. */
							if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8009b90:	69bb      	ldr	r3, [r7, #24]
 8009b92:	f893 30bc 	ldrb.w	r3, [r3, #188]	; 0xbc
 8009b96:	b2db      	uxtb	r3, r3
 8009b98:	2b01      	cmp	r3, #1
 8009b9a:	d102      	bne.n	8009ba2 <eTaskGetState+0x8a>
							{
								eReturn = eBlocked;
 8009b9c:	2302      	movs	r3, #2
 8009b9e:	77fb      	strb	r3, [r7, #31]
 8009ba0:	e011      	b.n	8009bc6 <eTaskGetState+0xae>
							}
							else
							{
								eReturn = eSuspended;
 8009ba2:	2303      	movs	r3, #3
 8009ba4:	77fb      	strb	r3, [r7, #31]
 8009ba6:	e00e      	b.n	8009bc6 <eTaskGetState+0xae>
						}
						#endif
					}
					else
					{
						eReturn = eBlocked;
 8009ba8:	2302      	movs	r3, #2
 8009baa:	77fb      	strb	r3, [r7, #31]
 8009bac:	e00b      	b.n	8009bc6 <eTaskGetState+0xae>
					}
				}
			#endif

			#if ( INCLUDE_vTaskDelete == 1 )
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
 8009bae:	697b      	ldr	r3, [r7, #20]
 8009bb0:	4a0b      	ldr	r2, [pc, #44]	; (8009be0 <eTaskGetState+0xc8>)
 8009bb2:	4293      	cmp	r3, r2
 8009bb4:	d002      	beq.n	8009bbc <eTaskGetState+0xa4>
 8009bb6:	697b      	ldr	r3, [r7, #20]
 8009bb8:	2b00      	cmp	r3, #0
 8009bba:	d102      	bne.n	8009bc2 <eTaskGetState+0xaa>
				{
					/* The task being queried is referenced from the deleted
					tasks list, or it is not referenced from any lists at
					all. */
					eReturn = eDeleted;
 8009bbc:	2304      	movs	r3, #4
 8009bbe:	77fb      	strb	r3, [r7, #31]
 8009bc0:	e001      	b.n	8009bc6 <eTaskGetState+0xae>

			else /*lint !e525 Negative indentation is intended to make use of pre-processor clearer. */
			{
				/* If the task is not in any other state, it must be in the
				Ready (including pending ready) state. */
				eReturn = eReady;
 8009bc2:	2301      	movs	r3, #1
 8009bc4:	77fb      	strb	r3, [r7, #31]
			}
		}

		return eReturn;
 8009bc6:	7ffb      	ldrb	r3, [r7, #31]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8009bc8:	4618      	mov	r0, r3
 8009bca:	3720      	adds	r7, #32
 8009bcc:	46bd      	mov	sp, r7
 8009bce:	bd80      	pop	{r7, pc}
 8009bd0:	20001048 	.word	0x20001048
 8009bd4:	200014d4 	.word	0x200014d4
 8009bd8:	200014d8 	.word	0x200014d8
 8009bdc:	20001508 	.word	0x20001508
 8009be0:	200014f0 	.word	0x200014f0

08009be4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009be4:	b580      	push	{r7, lr}
 8009be6:	b08a      	sub	sp, #40	; 0x28
 8009be8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009bea:	2300      	movs	r3, #0
 8009bec:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8009bee:	2300      	movs	r3, #0
 8009bf0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009bf2:	463a      	mov	r2, r7
 8009bf4:	1d39      	adds	r1, r7, #4
 8009bf6:	f107 0308 	add.w	r3, r7, #8
 8009bfa:	4618      	mov	r0, r3
 8009bfc:	f7fe fe9c 	bl	8008938 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009c00:	6839      	ldr	r1, [r7, #0]
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	68ba      	ldr	r2, [r7, #8]
 8009c06:	9202      	str	r2, [sp, #8]
 8009c08:	9301      	str	r3, [sp, #4]
 8009c0a:	2300      	movs	r3, #0
 8009c0c:	9300      	str	r3, [sp, #0]
 8009c0e:	2300      	movs	r3, #0
 8009c10:	460a      	mov	r2, r1
 8009c12:	4925      	ldr	r1, [pc, #148]	; (8009ca8 <vTaskStartScheduler+0xc4>)
 8009c14:	4825      	ldr	r0, [pc, #148]	; (8009cac <vTaskStartScheduler+0xc8>)
 8009c16:	f7ff fd1d 	bl	8009654 <xTaskCreateStatic>
 8009c1a:	4603      	mov	r3, r0
 8009c1c:	4a24      	ldr	r2, [pc, #144]	; (8009cb0 <vTaskStartScheduler+0xcc>)
 8009c1e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8009c20:	4b23      	ldr	r3, [pc, #140]	; (8009cb0 <vTaskStartScheduler+0xcc>)
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	d002      	beq.n	8009c2e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009c28:	2301      	movs	r3, #1
 8009c2a:	617b      	str	r3, [r7, #20]
 8009c2c:	e001      	b.n	8009c32 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8009c2e:	2300      	movs	r3, #0
 8009c30:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8009c32:	697b      	ldr	r3, [r7, #20]
 8009c34:	2b01      	cmp	r3, #1
 8009c36:	d102      	bne.n	8009c3e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8009c38:	f000 ff30 	bl	800aa9c <xTimerCreateTimerTask>
 8009c3c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8009c3e:	697b      	ldr	r3, [r7, #20]
 8009c40:	2b01      	cmp	r3, #1
 8009c42:	d11d      	bne.n	8009c80 <vTaskStartScheduler+0x9c>
	__asm volatile
 8009c44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c48:	f383 8811 	msr	BASEPRI, r3
 8009c4c:	f3bf 8f6f 	isb	sy
 8009c50:	f3bf 8f4f 	dsb	sy
 8009c54:	613b      	str	r3, [r7, #16]
}
 8009c56:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009c58:	4b16      	ldr	r3, [pc, #88]	; (8009cb4 <vTaskStartScheduler+0xd0>)
 8009c5a:	681b      	ldr	r3, [r3, #0]
 8009c5c:	3358      	adds	r3, #88	; 0x58
 8009c5e:	4a16      	ldr	r2, [pc, #88]	; (8009cb8 <vTaskStartScheduler+0xd4>)
 8009c60:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009c62:	4b16      	ldr	r3, [pc, #88]	; (8009cbc <vTaskStartScheduler+0xd8>)
 8009c64:	f04f 32ff 	mov.w	r2, #4294967295
 8009c68:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8009c6a:	4b15      	ldr	r3, [pc, #84]	; (8009cc0 <vTaskStartScheduler+0xdc>)
 8009c6c:	2201      	movs	r2, #1
 8009c6e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009c70:	4b14      	ldr	r3, [pc, #80]	; (8009cc4 <vTaskStartScheduler+0xe0>)
 8009c72:	2200      	movs	r2, #0
 8009c74:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 8009c76:	f7f6 fcad 	bl	80005d4 <configureTimerForRunTimeStats>

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009c7a:	f001 fae9 	bl	800b250 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009c7e:	e00e      	b.n	8009c9e <vTaskStartScheduler+0xba>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009c80:	697b      	ldr	r3, [r7, #20]
 8009c82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c86:	d10a      	bne.n	8009c9e <vTaskStartScheduler+0xba>
	__asm volatile
 8009c88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c8c:	f383 8811 	msr	BASEPRI, r3
 8009c90:	f3bf 8f6f 	isb	sy
 8009c94:	f3bf 8f4f 	dsb	sy
 8009c98:	60fb      	str	r3, [r7, #12]
}
 8009c9a:	bf00      	nop
 8009c9c:	e7fe      	b.n	8009c9c <vTaskStartScheduler+0xb8>
}
 8009c9e:	bf00      	nop
 8009ca0:	3718      	adds	r7, #24
 8009ca2:	46bd      	mov	sp, r7
 8009ca4:	bd80      	pop	{r7, pc}
 8009ca6:	bf00      	nop
 8009ca8:	0800d2ec 	.word	0x0800d2ec
 8009cac:	0800a325 	.word	0x0800a325
 8009cb0:	20001540 	.word	0x20001540
 8009cb4:	20001048 	.word	0x20001048
 8009cb8:	20000044 	.word	0x20000044
 8009cbc:	2000153c 	.word	0x2000153c
 8009cc0:	20001528 	.word	0x20001528
 8009cc4:	20001520 	.word	0x20001520

08009cc8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009cc8:	b480      	push	{r7}
 8009cca:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009ccc:	4b04      	ldr	r3, [pc, #16]	; (8009ce0 <vTaskSuspendAll+0x18>)
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	3301      	adds	r3, #1
 8009cd2:	4a03      	ldr	r2, [pc, #12]	; (8009ce0 <vTaskSuspendAll+0x18>)
 8009cd4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8009cd6:	bf00      	nop
 8009cd8:	46bd      	mov	sp, r7
 8009cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cde:	4770      	bx	lr
 8009ce0:	20001544 	.word	0x20001544

08009ce4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009ce4:	b580      	push	{r7, lr}
 8009ce6:	b084      	sub	sp, #16
 8009ce8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009cea:	2300      	movs	r3, #0
 8009cec:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009cee:	2300      	movs	r3, #0
 8009cf0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009cf2:	4b42      	ldr	r3, [pc, #264]	; (8009dfc <xTaskResumeAll+0x118>)
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	2b00      	cmp	r3, #0
 8009cf8:	d10a      	bne.n	8009d10 <xTaskResumeAll+0x2c>
	__asm volatile
 8009cfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009cfe:	f383 8811 	msr	BASEPRI, r3
 8009d02:	f3bf 8f6f 	isb	sy
 8009d06:	f3bf 8f4f 	dsb	sy
 8009d0a:	603b      	str	r3, [r7, #0]
}
 8009d0c:	bf00      	nop
 8009d0e:	e7fe      	b.n	8009d0e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009d10:	f001 fb40 	bl	800b394 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009d14:	4b39      	ldr	r3, [pc, #228]	; (8009dfc <xTaskResumeAll+0x118>)
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	3b01      	subs	r3, #1
 8009d1a:	4a38      	ldr	r2, [pc, #224]	; (8009dfc <xTaskResumeAll+0x118>)
 8009d1c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009d1e:	4b37      	ldr	r3, [pc, #220]	; (8009dfc <xTaskResumeAll+0x118>)
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	d162      	bne.n	8009dec <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009d26:	4b36      	ldr	r3, [pc, #216]	; (8009e00 <xTaskResumeAll+0x11c>)
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	2b00      	cmp	r3, #0
 8009d2c:	d05e      	beq.n	8009dec <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009d2e:	e02f      	b.n	8009d90 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009d30:	4b34      	ldr	r3, [pc, #208]	; (8009e04 <xTaskResumeAll+0x120>)
 8009d32:	68db      	ldr	r3, [r3, #12]
 8009d34:	68db      	ldr	r3, [r3, #12]
 8009d36:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009d38:	68fb      	ldr	r3, [r7, #12]
 8009d3a:	3318      	adds	r3, #24
 8009d3c:	4618      	mov	r0, r3
 8009d3e:	f7fe feb9 	bl	8008ab4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009d42:	68fb      	ldr	r3, [r7, #12]
 8009d44:	3304      	adds	r3, #4
 8009d46:	4618      	mov	r0, r3
 8009d48:	f7fe feb4 	bl	8008ab4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009d4c:	68fb      	ldr	r3, [r7, #12]
 8009d4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009d50:	4b2d      	ldr	r3, [pc, #180]	; (8009e08 <xTaskResumeAll+0x124>)
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	429a      	cmp	r2, r3
 8009d56:	d903      	bls.n	8009d60 <xTaskResumeAll+0x7c>
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009d5c:	4a2a      	ldr	r2, [pc, #168]	; (8009e08 <xTaskResumeAll+0x124>)
 8009d5e:	6013      	str	r3, [r2, #0]
 8009d60:	68fb      	ldr	r3, [r7, #12]
 8009d62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009d64:	4613      	mov	r3, r2
 8009d66:	009b      	lsls	r3, r3, #2
 8009d68:	4413      	add	r3, r2
 8009d6a:	009b      	lsls	r3, r3, #2
 8009d6c:	4a27      	ldr	r2, [pc, #156]	; (8009e0c <xTaskResumeAll+0x128>)
 8009d6e:	441a      	add	r2, r3
 8009d70:	68fb      	ldr	r3, [r7, #12]
 8009d72:	3304      	adds	r3, #4
 8009d74:	4619      	mov	r1, r3
 8009d76:	4610      	mov	r0, r2
 8009d78:	f7fe fe3f 	bl	80089fa <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009d80:	4b23      	ldr	r3, [pc, #140]	; (8009e10 <xTaskResumeAll+0x12c>)
 8009d82:	681b      	ldr	r3, [r3, #0]
 8009d84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009d86:	429a      	cmp	r2, r3
 8009d88:	d302      	bcc.n	8009d90 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8009d8a:	4b22      	ldr	r3, [pc, #136]	; (8009e14 <xTaskResumeAll+0x130>)
 8009d8c:	2201      	movs	r2, #1
 8009d8e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009d90:	4b1c      	ldr	r3, [pc, #112]	; (8009e04 <xTaskResumeAll+0x120>)
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	2b00      	cmp	r3, #0
 8009d96:	d1cb      	bne.n	8009d30 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009d98:	68fb      	ldr	r3, [r7, #12]
 8009d9a:	2b00      	cmp	r3, #0
 8009d9c:	d001      	beq.n	8009da2 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009d9e:	f000 fb7b 	bl	800a498 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009da2:	4b1d      	ldr	r3, [pc, #116]	; (8009e18 <xTaskResumeAll+0x134>)
 8009da4:	681b      	ldr	r3, [r3, #0]
 8009da6:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	2b00      	cmp	r3, #0
 8009dac:	d010      	beq.n	8009dd0 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009dae:	f000 f847 	bl	8009e40 <xTaskIncrementTick>
 8009db2:	4603      	mov	r3, r0
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d002      	beq.n	8009dbe <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8009db8:	4b16      	ldr	r3, [pc, #88]	; (8009e14 <xTaskResumeAll+0x130>)
 8009dba:	2201      	movs	r2, #1
 8009dbc:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	3b01      	subs	r3, #1
 8009dc2:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	2b00      	cmp	r3, #0
 8009dc8:	d1f1      	bne.n	8009dae <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8009dca:	4b13      	ldr	r3, [pc, #76]	; (8009e18 <xTaskResumeAll+0x134>)
 8009dcc:	2200      	movs	r2, #0
 8009dce:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009dd0:	4b10      	ldr	r3, [pc, #64]	; (8009e14 <xTaskResumeAll+0x130>)
 8009dd2:	681b      	ldr	r3, [r3, #0]
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	d009      	beq.n	8009dec <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009dd8:	2301      	movs	r3, #1
 8009dda:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009ddc:	4b0f      	ldr	r3, [pc, #60]	; (8009e1c <xTaskResumeAll+0x138>)
 8009dde:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009de2:	601a      	str	r2, [r3, #0]
 8009de4:	f3bf 8f4f 	dsb	sy
 8009de8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009dec:	f001 fb02 	bl	800b3f4 <vPortExitCritical>

	return xAlreadyYielded;
 8009df0:	68bb      	ldr	r3, [r7, #8]
}
 8009df2:	4618      	mov	r0, r3
 8009df4:	3710      	adds	r7, #16
 8009df6:	46bd      	mov	sp, r7
 8009df8:	bd80      	pop	{r7, pc}
 8009dfa:	bf00      	nop
 8009dfc:	20001544 	.word	0x20001544
 8009e00:	2000151c 	.word	0x2000151c
 8009e04:	200014dc 	.word	0x200014dc
 8009e08:	20001524 	.word	0x20001524
 8009e0c:	2000104c 	.word	0x2000104c
 8009e10:	20001048 	.word	0x20001048
 8009e14:	20001530 	.word	0x20001530
 8009e18:	2000152c 	.word	0x2000152c
 8009e1c:	e000ed04 	.word	0xe000ed04

08009e20 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8009e20:	b480      	push	{r7}
 8009e22:	b083      	sub	sp, #12
 8009e24:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8009e26:	4b05      	ldr	r3, [pc, #20]	; (8009e3c <xTaskGetTickCount+0x1c>)
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8009e2c:	687b      	ldr	r3, [r7, #4]
}
 8009e2e:	4618      	mov	r0, r3
 8009e30:	370c      	adds	r7, #12
 8009e32:	46bd      	mov	sp, r7
 8009e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e38:	4770      	bx	lr
 8009e3a:	bf00      	nop
 8009e3c:	20001520 	.word	0x20001520

08009e40 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009e40:	b580      	push	{r7, lr}
 8009e42:	b086      	sub	sp, #24
 8009e44:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8009e46:	2300      	movs	r3, #0
 8009e48:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009e4a:	4b4f      	ldr	r3, [pc, #316]	; (8009f88 <xTaskIncrementTick+0x148>)
 8009e4c:	681b      	ldr	r3, [r3, #0]
 8009e4e:	2b00      	cmp	r3, #0
 8009e50:	f040 808f 	bne.w	8009f72 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009e54:	4b4d      	ldr	r3, [pc, #308]	; (8009f8c <xTaskIncrementTick+0x14c>)
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	3301      	adds	r3, #1
 8009e5a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009e5c:	4a4b      	ldr	r2, [pc, #300]	; (8009f8c <xTaskIncrementTick+0x14c>)
 8009e5e:	693b      	ldr	r3, [r7, #16]
 8009e60:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009e62:	693b      	ldr	r3, [r7, #16]
 8009e64:	2b00      	cmp	r3, #0
 8009e66:	d120      	bne.n	8009eaa <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8009e68:	4b49      	ldr	r3, [pc, #292]	; (8009f90 <xTaskIncrementTick+0x150>)
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	d00a      	beq.n	8009e88 <xTaskIncrementTick+0x48>
	__asm volatile
 8009e72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e76:	f383 8811 	msr	BASEPRI, r3
 8009e7a:	f3bf 8f6f 	isb	sy
 8009e7e:	f3bf 8f4f 	dsb	sy
 8009e82:	603b      	str	r3, [r7, #0]
}
 8009e84:	bf00      	nop
 8009e86:	e7fe      	b.n	8009e86 <xTaskIncrementTick+0x46>
 8009e88:	4b41      	ldr	r3, [pc, #260]	; (8009f90 <xTaskIncrementTick+0x150>)
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	60fb      	str	r3, [r7, #12]
 8009e8e:	4b41      	ldr	r3, [pc, #260]	; (8009f94 <xTaskIncrementTick+0x154>)
 8009e90:	681b      	ldr	r3, [r3, #0]
 8009e92:	4a3f      	ldr	r2, [pc, #252]	; (8009f90 <xTaskIncrementTick+0x150>)
 8009e94:	6013      	str	r3, [r2, #0]
 8009e96:	4a3f      	ldr	r2, [pc, #252]	; (8009f94 <xTaskIncrementTick+0x154>)
 8009e98:	68fb      	ldr	r3, [r7, #12]
 8009e9a:	6013      	str	r3, [r2, #0]
 8009e9c:	4b3e      	ldr	r3, [pc, #248]	; (8009f98 <xTaskIncrementTick+0x158>)
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	3301      	adds	r3, #1
 8009ea2:	4a3d      	ldr	r2, [pc, #244]	; (8009f98 <xTaskIncrementTick+0x158>)
 8009ea4:	6013      	str	r3, [r2, #0]
 8009ea6:	f000 faf7 	bl	800a498 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009eaa:	4b3c      	ldr	r3, [pc, #240]	; (8009f9c <xTaskIncrementTick+0x15c>)
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	693a      	ldr	r2, [r7, #16]
 8009eb0:	429a      	cmp	r2, r3
 8009eb2:	d349      	bcc.n	8009f48 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009eb4:	4b36      	ldr	r3, [pc, #216]	; (8009f90 <xTaskIncrementTick+0x150>)
 8009eb6:	681b      	ldr	r3, [r3, #0]
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	2b00      	cmp	r3, #0
 8009ebc:	d104      	bne.n	8009ec8 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009ebe:	4b37      	ldr	r3, [pc, #220]	; (8009f9c <xTaskIncrementTick+0x15c>)
 8009ec0:	f04f 32ff 	mov.w	r2, #4294967295
 8009ec4:	601a      	str	r2, [r3, #0]
					break;
 8009ec6:	e03f      	b.n	8009f48 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009ec8:	4b31      	ldr	r3, [pc, #196]	; (8009f90 <xTaskIncrementTick+0x150>)
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	68db      	ldr	r3, [r3, #12]
 8009ece:	68db      	ldr	r3, [r3, #12]
 8009ed0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009ed2:	68bb      	ldr	r3, [r7, #8]
 8009ed4:	685b      	ldr	r3, [r3, #4]
 8009ed6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009ed8:	693a      	ldr	r2, [r7, #16]
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	429a      	cmp	r2, r3
 8009ede:	d203      	bcs.n	8009ee8 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009ee0:	4a2e      	ldr	r2, [pc, #184]	; (8009f9c <xTaskIncrementTick+0x15c>)
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009ee6:	e02f      	b.n	8009f48 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009ee8:	68bb      	ldr	r3, [r7, #8]
 8009eea:	3304      	adds	r3, #4
 8009eec:	4618      	mov	r0, r3
 8009eee:	f7fe fde1 	bl	8008ab4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009ef2:	68bb      	ldr	r3, [r7, #8]
 8009ef4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009ef6:	2b00      	cmp	r3, #0
 8009ef8:	d004      	beq.n	8009f04 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009efa:	68bb      	ldr	r3, [r7, #8]
 8009efc:	3318      	adds	r3, #24
 8009efe:	4618      	mov	r0, r3
 8009f00:	f7fe fdd8 	bl	8008ab4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009f04:	68bb      	ldr	r3, [r7, #8]
 8009f06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009f08:	4b25      	ldr	r3, [pc, #148]	; (8009fa0 <xTaskIncrementTick+0x160>)
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	429a      	cmp	r2, r3
 8009f0e:	d903      	bls.n	8009f18 <xTaskIncrementTick+0xd8>
 8009f10:	68bb      	ldr	r3, [r7, #8]
 8009f12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f14:	4a22      	ldr	r2, [pc, #136]	; (8009fa0 <xTaskIncrementTick+0x160>)
 8009f16:	6013      	str	r3, [r2, #0]
 8009f18:	68bb      	ldr	r3, [r7, #8]
 8009f1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009f1c:	4613      	mov	r3, r2
 8009f1e:	009b      	lsls	r3, r3, #2
 8009f20:	4413      	add	r3, r2
 8009f22:	009b      	lsls	r3, r3, #2
 8009f24:	4a1f      	ldr	r2, [pc, #124]	; (8009fa4 <xTaskIncrementTick+0x164>)
 8009f26:	441a      	add	r2, r3
 8009f28:	68bb      	ldr	r3, [r7, #8]
 8009f2a:	3304      	adds	r3, #4
 8009f2c:	4619      	mov	r1, r3
 8009f2e:	4610      	mov	r0, r2
 8009f30:	f7fe fd63 	bl	80089fa <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009f34:	68bb      	ldr	r3, [r7, #8]
 8009f36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009f38:	4b1b      	ldr	r3, [pc, #108]	; (8009fa8 <xTaskIncrementTick+0x168>)
 8009f3a:	681b      	ldr	r3, [r3, #0]
 8009f3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f3e:	429a      	cmp	r2, r3
 8009f40:	d3b8      	bcc.n	8009eb4 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8009f42:	2301      	movs	r3, #1
 8009f44:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009f46:	e7b5      	b.n	8009eb4 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009f48:	4b17      	ldr	r3, [pc, #92]	; (8009fa8 <xTaskIncrementTick+0x168>)
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009f4e:	4915      	ldr	r1, [pc, #84]	; (8009fa4 <xTaskIncrementTick+0x164>)
 8009f50:	4613      	mov	r3, r2
 8009f52:	009b      	lsls	r3, r3, #2
 8009f54:	4413      	add	r3, r2
 8009f56:	009b      	lsls	r3, r3, #2
 8009f58:	440b      	add	r3, r1
 8009f5a:	681b      	ldr	r3, [r3, #0]
 8009f5c:	2b01      	cmp	r3, #1
 8009f5e:	d901      	bls.n	8009f64 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8009f60:	2301      	movs	r3, #1
 8009f62:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8009f64:	4b11      	ldr	r3, [pc, #68]	; (8009fac <xTaskIncrementTick+0x16c>)
 8009f66:	681b      	ldr	r3, [r3, #0]
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	d007      	beq.n	8009f7c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8009f6c:	2301      	movs	r3, #1
 8009f6e:	617b      	str	r3, [r7, #20]
 8009f70:	e004      	b.n	8009f7c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8009f72:	4b0f      	ldr	r3, [pc, #60]	; (8009fb0 <xTaskIncrementTick+0x170>)
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	3301      	adds	r3, #1
 8009f78:	4a0d      	ldr	r2, [pc, #52]	; (8009fb0 <xTaskIncrementTick+0x170>)
 8009f7a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8009f7c:	697b      	ldr	r3, [r7, #20]
}
 8009f7e:	4618      	mov	r0, r3
 8009f80:	3718      	adds	r7, #24
 8009f82:	46bd      	mov	sp, r7
 8009f84:	bd80      	pop	{r7, pc}
 8009f86:	bf00      	nop
 8009f88:	20001544 	.word	0x20001544
 8009f8c:	20001520 	.word	0x20001520
 8009f90:	200014d4 	.word	0x200014d4
 8009f94:	200014d8 	.word	0x200014d8
 8009f98:	20001534 	.word	0x20001534
 8009f9c:	2000153c 	.word	0x2000153c
 8009fa0:	20001524 	.word	0x20001524
 8009fa4:	2000104c 	.word	0x2000104c
 8009fa8:	20001048 	.word	0x20001048
 8009fac:	20001530 	.word	0x20001530
 8009fb0:	2000152c 	.word	0x2000152c

08009fb4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009fb4:	b580      	push	{r7, lr}
 8009fb6:	b084      	sub	sp, #16
 8009fb8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009fba:	4b36      	ldr	r3, [pc, #216]	; (800a094 <vTaskSwitchContext+0xe0>)
 8009fbc:	681b      	ldr	r3, [r3, #0]
 8009fbe:	2b00      	cmp	r3, #0
 8009fc0:	d003      	beq.n	8009fca <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009fc2:	4b35      	ldr	r3, [pc, #212]	; (800a098 <vTaskSwitchContext+0xe4>)
 8009fc4:	2201      	movs	r2, #1
 8009fc6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009fc8:	e05f      	b.n	800a08a <vTaskSwitchContext+0xd6>
		xYieldPending = pdFALSE;
 8009fca:	4b33      	ldr	r3, [pc, #204]	; (800a098 <vTaskSwitchContext+0xe4>)
 8009fcc:	2200      	movs	r2, #0
 8009fce:	601a      	str	r2, [r3, #0]
				ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 8009fd0:	f7f6 fb0e 	bl	80005f0 <getRunTimeCounterValue>
 8009fd4:	4603      	mov	r3, r0
 8009fd6:	4a31      	ldr	r2, [pc, #196]	; (800a09c <vTaskSwitchContext+0xe8>)
 8009fd8:	6013      	str	r3, [r2, #0]
			if( ulTotalRunTime > ulTaskSwitchedInTime )
 8009fda:	4b30      	ldr	r3, [pc, #192]	; (800a09c <vTaskSwitchContext+0xe8>)
 8009fdc:	681a      	ldr	r2, [r3, #0]
 8009fde:	4b30      	ldr	r3, [pc, #192]	; (800a0a0 <vTaskSwitchContext+0xec>)
 8009fe0:	681b      	ldr	r3, [r3, #0]
 8009fe2:	429a      	cmp	r2, r3
 8009fe4:	d909      	bls.n	8009ffa <vTaskSwitchContext+0x46>
				pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 8009fe6:	4b2f      	ldr	r3, [pc, #188]	; (800a0a4 <vTaskSwitchContext+0xf0>)
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8009fec:	4a2b      	ldr	r2, [pc, #172]	; (800a09c <vTaskSwitchContext+0xe8>)
 8009fee:	6810      	ldr	r0, [r2, #0]
 8009ff0:	4a2b      	ldr	r2, [pc, #172]	; (800a0a0 <vTaskSwitchContext+0xec>)
 8009ff2:	6812      	ldr	r2, [r2, #0]
 8009ff4:	1a82      	subs	r2, r0, r2
 8009ff6:	440a      	add	r2, r1
 8009ff8:	655a      	str	r2, [r3, #84]	; 0x54
			ulTaskSwitchedInTime = ulTotalRunTime;
 8009ffa:	4b28      	ldr	r3, [pc, #160]	; (800a09c <vTaskSwitchContext+0xe8>)
 8009ffc:	681b      	ldr	r3, [r3, #0]
 8009ffe:	4a28      	ldr	r2, [pc, #160]	; (800a0a0 <vTaskSwitchContext+0xec>)
 800a000:	6013      	str	r3, [r2, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a002:	4b29      	ldr	r3, [pc, #164]	; (800a0a8 <vTaskSwitchContext+0xf4>)
 800a004:	681b      	ldr	r3, [r3, #0]
 800a006:	60fb      	str	r3, [r7, #12]
 800a008:	e010      	b.n	800a02c <vTaskSwitchContext+0x78>
 800a00a:	68fb      	ldr	r3, [r7, #12]
 800a00c:	2b00      	cmp	r3, #0
 800a00e:	d10a      	bne.n	800a026 <vTaskSwitchContext+0x72>
	__asm volatile
 800a010:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a014:	f383 8811 	msr	BASEPRI, r3
 800a018:	f3bf 8f6f 	isb	sy
 800a01c:	f3bf 8f4f 	dsb	sy
 800a020:	607b      	str	r3, [r7, #4]
}
 800a022:	bf00      	nop
 800a024:	e7fe      	b.n	800a024 <vTaskSwitchContext+0x70>
 800a026:	68fb      	ldr	r3, [r7, #12]
 800a028:	3b01      	subs	r3, #1
 800a02a:	60fb      	str	r3, [r7, #12]
 800a02c:	491f      	ldr	r1, [pc, #124]	; (800a0ac <vTaskSwitchContext+0xf8>)
 800a02e:	68fa      	ldr	r2, [r7, #12]
 800a030:	4613      	mov	r3, r2
 800a032:	009b      	lsls	r3, r3, #2
 800a034:	4413      	add	r3, r2
 800a036:	009b      	lsls	r3, r3, #2
 800a038:	440b      	add	r3, r1
 800a03a:	681b      	ldr	r3, [r3, #0]
 800a03c:	2b00      	cmp	r3, #0
 800a03e:	d0e4      	beq.n	800a00a <vTaskSwitchContext+0x56>
 800a040:	68fa      	ldr	r2, [r7, #12]
 800a042:	4613      	mov	r3, r2
 800a044:	009b      	lsls	r3, r3, #2
 800a046:	4413      	add	r3, r2
 800a048:	009b      	lsls	r3, r3, #2
 800a04a:	4a18      	ldr	r2, [pc, #96]	; (800a0ac <vTaskSwitchContext+0xf8>)
 800a04c:	4413      	add	r3, r2
 800a04e:	60bb      	str	r3, [r7, #8]
 800a050:	68bb      	ldr	r3, [r7, #8]
 800a052:	685b      	ldr	r3, [r3, #4]
 800a054:	685a      	ldr	r2, [r3, #4]
 800a056:	68bb      	ldr	r3, [r7, #8]
 800a058:	605a      	str	r2, [r3, #4]
 800a05a:	68bb      	ldr	r3, [r7, #8]
 800a05c:	685a      	ldr	r2, [r3, #4]
 800a05e:	68bb      	ldr	r3, [r7, #8]
 800a060:	3308      	adds	r3, #8
 800a062:	429a      	cmp	r2, r3
 800a064:	d104      	bne.n	800a070 <vTaskSwitchContext+0xbc>
 800a066:	68bb      	ldr	r3, [r7, #8]
 800a068:	685b      	ldr	r3, [r3, #4]
 800a06a:	685a      	ldr	r2, [r3, #4]
 800a06c:	68bb      	ldr	r3, [r7, #8]
 800a06e:	605a      	str	r2, [r3, #4]
 800a070:	68bb      	ldr	r3, [r7, #8]
 800a072:	685b      	ldr	r3, [r3, #4]
 800a074:	68db      	ldr	r3, [r3, #12]
 800a076:	4a0b      	ldr	r2, [pc, #44]	; (800a0a4 <vTaskSwitchContext+0xf0>)
 800a078:	6013      	str	r3, [r2, #0]
 800a07a:	4a0b      	ldr	r2, [pc, #44]	; (800a0a8 <vTaskSwitchContext+0xf4>)
 800a07c:	68fb      	ldr	r3, [r7, #12]
 800a07e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a080:	4b08      	ldr	r3, [pc, #32]	; (800a0a4 <vTaskSwitchContext+0xf0>)
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	3358      	adds	r3, #88	; 0x58
 800a086:	4a0a      	ldr	r2, [pc, #40]	; (800a0b0 <vTaskSwitchContext+0xfc>)
 800a088:	6013      	str	r3, [r2, #0]
}
 800a08a:	bf00      	nop
 800a08c:	3710      	adds	r7, #16
 800a08e:	46bd      	mov	sp, r7
 800a090:	bd80      	pop	{r7, pc}
 800a092:	bf00      	nop
 800a094:	20001544 	.word	0x20001544
 800a098:	20001530 	.word	0x20001530
 800a09c:	2000154c 	.word	0x2000154c
 800a0a0:	20001548 	.word	0x20001548
 800a0a4:	20001048 	.word	0x20001048
 800a0a8:	20001524 	.word	0x20001524
 800a0ac:	2000104c 	.word	0x2000104c
 800a0b0:	20000044 	.word	0x20000044

0800a0b4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800a0b4:	b580      	push	{r7, lr}
 800a0b6:	b084      	sub	sp, #16
 800a0b8:	af00      	add	r7, sp, #0
 800a0ba:	6078      	str	r0, [r7, #4]
 800a0bc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	2b00      	cmp	r3, #0
 800a0c2:	d10a      	bne.n	800a0da <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800a0c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0c8:	f383 8811 	msr	BASEPRI, r3
 800a0cc:	f3bf 8f6f 	isb	sy
 800a0d0:	f3bf 8f4f 	dsb	sy
 800a0d4:	60fb      	str	r3, [r7, #12]
}
 800a0d6:	bf00      	nop
 800a0d8:	e7fe      	b.n	800a0d8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a0da:	4b07      	ldr	r3, [pc, #28]	; (800a0f8 <vTaskPlaceOnEventList+0x44>)
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	3318      	adds	r3, #24
 800a0e0:	4619      	mov	r1, r3
 800a0e2:	6878      	ldr	r0, [r7, #4]
 800a0e4:	f7fe fcad 	bl	8008a42 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a0e8:	2101      	movs	r1, #1
 800a0ea:	6838      	ldr	r0, [r7, #0]
 800a0ec:	f000 fc82 	bl	800a9f4 <prvAddCurrentTaskToDelayedList>
}
 800a0f0:	bf00      	nop
 800a0f2:	3710      	adds	r7, #16
 800a0f4:	46bd      	mov	sp, r7
 800a0f6:	bd80      	pop	{r7, pc}
 800a0f8:	20001048 	.word	0x20001048

0800a0fc <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a0fc:	b580      	push	{r7, lr}
 800a0fe:	b086      	sub	sp, #24
 800a100:	af00      	add	r7, sp, #0
 800a102:	60f8      	str	r0, [r7, #12]
 800a104:	60b9      	str	r1, [r7, #8]
 800a106:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800a108:	68fb      	ldr	r3, [r7, #12]
 800a10a:	2b00      	cmp	r3, #0
 800a10c:	d10a      	bne.n	800a124 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800a10e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a112:	f383 8811 	msr	BASEPRI, r3
 800a116:	f3bf 8f6f 	isb	sy
 800a11a:	f3bf 8f4f 	dsb	sy
 800a11e:	617b      	str	r3, [r7, #20]
}
 800a120:	bf00      	nop
 800a122:	e7fe      	b.n	800a122 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a124:	4b0a      	ldr	r3, [pc, #40]	; (800a150 <vTaskPlaceOnEventListRestricted+0x54>)
 800a126:	681b      	ldr	r3, [r3, #0]
 800a128:	3318      	adds	r3, #24
 800a12a:	4619      	mov	r1, r3
 800a12c:	68f8      	ldr	r0, [r7, #12]
 800a12e:	f7fe fc64 	bl	80089fa <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	2b00      	cmp	r3, #0
 800a136:	d002      	beq.n	800a13e <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800a138:	f04f 33ff 	mov.w	r3, #4294967295
 800a13c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800a13e:	6879      	ldr	r1, [r7, #4]
 800a140:	68b8      	ldr	r0, [r7, #8]
 800a142:	f000 fc57 	bl	800a9f4 <prvAddCurrentTaskToDelayedList>
	}
 800a146:	bf00      	nop
 800a148:	3718      	adds	r7, #24
 800a14a:	46bd      	mov	sp, r7
 800a14c:	bd80      	pop	{r7, pc}
 800a14e:	bf00      	nop
 800a150:	20001048 	.word	0x20001048

0800a154 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800a154:	b580      	push	{r7, lr}
 800a156:	b086      	sub	sp, #24
 800a158:	af00      	add	r7, sp, #0
 800a15a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	68db      	ldr	r3, [r3, #12]
 800a160:	68db      	ldr	r3, [r3, #12]
 800a162:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800a164:	693b      	ldr	r3, [r7, #16]
 800a166:	2b00      	cmp	r3, #0
 800a168:	d10a      	bne.n	800a180 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800a16a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a16e:	f383 8811 	msr	BASEPRI, r3
 800a172:	f3bf 8f6f 	isb	sy
 800a176:	f3bf 8f4f 	dsb	sy
 800a17a:	60fb      	str	r3, [r7, #12]
}
 800a17c:	bf00      	nop
 800a17e:	e7fe      	b.n	800a17e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800a180:	693b      	ldr	r3, [r7, #16]
 800a182:	3318      	adds	r3, #24
 800a184:	4618      	mov	r0, r3
 800a186:	f7fe fc95 	bl	8008ab4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a18a:	4b1e      	ldr	r3, [pc, #120]	; (800a204 <xTaskRemoveFromEventList+0xb0>)
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d11d      	bne.n	800a1ce <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a192:	693b      	ldr	r3, [r7, #16]
 800a194:	3304      	adds	r3, #4
 800a196:	4618      	mov	r0, r3
 800a198:	f7fe fc8c 	bl	8008ab4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800a19c:	693b      	ldr	r3, [r7, #16]
 800a19e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a1a0:	4b19      	ldr	r3, [pc, #100]	; (800a208 <xTaskRemoveFromEventList+0xb4>)
 800a1a2:	681b      	ldr	r3, [r3, #0]
 800a1a4:	429a      	cmp	r2, r3
 800a1a6:	d903      	bls.n	800a1b0 <xTaskRemoveFromEventList+0x5c>
 800a1a8:	693b      	ldr	r3, [r7, #16]
 800a1aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a1ac:	4a16      	ldr	r2, [pc, #88]	; (800a208 <xTaskRemoveFromEventList+0xb4>)
 800a1ae:	6013      	str	r3, [r2, #0]
 800a1b0:	693b      	ldr	r3, [r7, #16]
 800a1b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a1b4:	4613      	mov	r3, r2
 800a1b6:	009b      	lsls	r3, r3, #2
 800a1b8:	4413      	add	r3, r2
 800a1ba:	009b      	lsls	r3, r3, #2
 800a1bc:	4a13      	ldr	r2, [pc, #76]	; (800a20c <xTaskRemoveFromEventList+0xb8>)
 800a1be:	441a      	add	r2, r3
 800a1c0:	693b      	ldr	r3, [r7, #16]
 800a1c2:	3304      	adds	r3, #4
 800a1c4:	4619      	mov	r1, r3
 800a1c6:	4610      	mov	r0, r2
 800a1c8:	f7fe fc17 	bl	80089fa <vListInsertEnd>
 800a1cc:	e005      	b.n	800a1da <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800a1ce:	693b      	ldr	r3, [r7, #16]
 800a1d0:	3318      	adds	r3, #24
 800a1d2:	4619      	mov	r1, r3
 800a1d4:	480e      	ldr	r0, [pc, #56]	; (800a210 <xTaskRemoveFromEventList+0xbc>)
 800a1d6:	f7fe fc10 	bl	80089fa <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a1da:	693b      	ldr	r3, [r7, #16]
 800a1dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a1de:	4b0d      	ldr	r3, [pc, #52]	; (800a214 <xTaskRemoveFromEventList+0xc0>)
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a1e4:	429a      	cmp	r2, r3
 800a1e6:	d905      	bls.n	800a1f4 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800a1e8:	2301      	movs	r3, #1
 800a1ea:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800a1ec:	4b0a      	ldr	r3, [pc, #40]	; (800a218 <xTaskRemoveFromEventList+0xc4>)
 800a1ee:	2201      	movs	r2, #1
 800a1f0:	601a      	str	r2, [r3, #0]
 800a1f2:	e001      	b.n	800a1f8 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800a1f4:	2300      	movs	r3, #0
 800a1f6:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800a1f8:	697b      	ldr	r3, [r7, #20]
}
 800a1fa:	4618      	mov	r0, r3
 800a1fc:	3718      	adds	r7, #24
 800a1fe:	46bd      	mov	sp, r7
 800a200:	bd80      	pop	{r7, pc}
 800a202:	bf00      	nop
 800a204:	20001544 	.word	0x20001544
 800a208:	20001524 	.word	0x20001524
 800a20c:	2000104c 	.word	0x2000104c
 800a210:	200014dc 	.word	0x200014dc
 800a214:	20001048 	.word	0x20001048
 800a218:	20001530 	.word	0x20001530

0800a21c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a21c:	b480      	push	{r7}
 800a21e:	b083      	sub	sp, #12
 800a220:	af00      	add	r7, sp, #0
 800a222:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a224:	4b06      	ldr	r3, [pc, #24]	; (800a240 <vTaskInternalSetTimeOutState+0x24>)
 800a226:	681a      	ldr	r2, [r3, #0]
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a22c:	4b05      	ldr	r3, [pc, #20]	; (800a244 <vTaskInternalSetTimeOutState+0x28>)
 800a22e:	681a      	ldr	r2, [r3, #0]
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	605a      	str	r2, [r3, #4]
}
 800a234:	bf00      	nop
 800a236:	370c      	adds	r7, #12
 800a238:	46bd      	mov	sp, r7
 800a23a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a23e:	4770      	bx	lr
 800a240:	20001534 	.word	0x20001534
 800a244:	20001520 	.word	0x20001520

0800a248 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800a248:	b580      	push	{r7, lr}
 800a24a:	b088      	sub	sp, #32
 800a24c:	af00      	add	r7, sp, #0
 800a24e:	6078      	str	r0, [r7, #4]
 800a250:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	2b00      	cmp	r3, #0
 800a256:	d10a      	bne.n	800a26e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800a258:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a25c:	f383 8811 	msr	BASEPRI, r3
 800a260:	f3bf 8f6f 	isb	sy
 800a264:	f3bf 8f4f 	dsb	sy
 800a268:	613b      	str	r3, [r7, #16]
}
 800a26a:	bf00      	nop
 800a26c:	e7fe      	b.n	800a26c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800a26e:	683b      	ldr	r3, [r7, #0]
 800a270:	2b00      	cmp	r3, #0
 800a272:	d10a      	bne.n	800a28a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800a274:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a278:	f383 8811 	msr	BASEPRI, r3
 800a27c:	f3bf 8f6f 	isb	sy
 800a280:	f3bf 8f4f 	dsb	sy
 800a284:	60fb      	str	r3, [r7, #12]
}
 800a286:	bf00      	nop
 800a288:	e7fe      	b.n	800a288 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800a28a:	f001 f883 	bl	800b394 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800a28e:	4b1d      	ldr	r3, [pc, #116]	; (800a304 <xTaskCheckForTimeOut+0xbc>)
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	685b      	ldr	r3, [r3, #4]
 800a298:	69ba      	ldr	r2, [r7, #24]
 800a29a:	1ad3      	subs	r3, r2, r3
 800a29c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800a29e:	683b      	ldr	r3, [r7, #0]
 800a2a0:	681b      	ldr	r3, [r3, #0]
 800a2a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a2a6:	d102      	bne.n	800a2ae <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800a2a8:	2300      	movs	r3, #0
 800a2aa:	61fb      	str	r3, [r7, #28]
 800a2ac:	e023      	b.n	800a2f6 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	681a      	ldr	r2, [r3, #0]
 800a2b2:	4b15      	ldr	r3, [pc, #84]	; (800a308 <xTaskCheckForTimeOut+0xc0>)
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	429a      	cmp	r2, r3
 800a2b8:	d007      	beq.n	800a2ca <xTaskCheckForTimeOut+0x82>
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	685b      	ldr	r3, [r3, #4]
 800a2be:	69ba      	ldr	r2, [r7, #24]
 800a2c0:	429a      	cmp	r2, r3
 800a2c2:	d302      	bcc.n	800a2ca <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800a2c4:	2301      	movs	r3, #1
 800a2c6:	61fb      	str	r3, [r7, #28]
 800a2c8:	e015      	b.n	800a2f6 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a2ca:	683b      	ldr	r3, [r7, #0]
 800a2cc:	681b      	ldr	r3, [r3, #0]
 800a2ce:	697a      	ldr	r2, [r7, #20]
 800a2d0:	429a      	cmp	r2, r3
 800a2d2:	d20b      	bcs.n	800a2ec <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800a2d4:	683b      	ldr	r3, [r7, #0]
 800a2d6:	681a      	ldr	r2, [r3, #0]
 800a2d8:	697b      	ldr	r3, [r7, #20]
 800a2da:	1ad2      	subs	r2, r2, r3
 800a2dc:	683b      	ldr	r3, [r7, #0]
 800a2de:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800a2e0:	6878      	ldr	r0, [r7, #4]
 800a2e2:	f7ff ff9b 	bl	800a21c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800a2e6:	2300      	movs	r3, #0
 800a2e8:	61fb      	str	r3, [r7, #28]
 800a2ea:	e004      	b.n	800a2f6 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800a2ec:	683b      	ldr	r3, [r7, #0]
 800a2ee:	2200      	movs	r2, #0
 800a2f0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800a2f2:	2301      	movs	r3, #1
 800a2f4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800a2f6:	f001 f87d 	bl	800b3f4 <vPortExitCritical>

	return xReturn;
 800a2fa:	69fb      	ldr	r3, [r7, #28]
}
 800a2fc:	4618      	mov	r0, r3
 800a2fe:	3720      	adds	r7, #32
 800a300:	46bd      	mov	sp, r7
 800a302:	bd80      	pop	{r7, pc}
 800a304:	20001520 	.word	0x20001520
 800a308:	20001534 	.word	0x20001534

0800a30c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a30c:	b480      	push	{r7}
 800a30e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800a310:	4b03      	ldr	r3, [pc, #12]	; (800a320 <vTaskMissedYield+0x14>)
 800a312:	2201      	movs	r2, #1
 800a314:	601a      	str	r2, [r3, #0]
}
 800a316:	bf00      	nop
 800a318:	46bd      	mov	sp, r7
 800a31a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a31e:	4770      	bx	lr
 800a320:	20001530 	.word	0x20001530

0800a324 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a324:	b580      	push	{r7, lr}
 800a326:	b082      	sub	sp, #8
 800a328:	af00      	add	r7, sp, #0
 800a32a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a32c:	f000 f852 	bl	800a3d4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a330:	4b06      	ldr	r3, [pc, #24]	; (800a34c <prvIdleTask+0x28>)
 800a332:	681b      	ldr	r3, [r3, #0]
 800a334:	2b01      	cmp	r3, #1
 800a336:	d9f9      	bls.n	800a32c <prvIdleTask+0x8>
			{
				taskYIELD();
 800a338:	4b05      	ldr	r3, [pc, #20]	; (800a350 <prvIdleTask+0x2c>)
 800a33a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a33e:	601a      	str	r2, [r3, #0]
 800a340:	f3bf 8f4f 	dsb	sy
 800a344:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800a348:	e7f0      	b.n	800a32c <prvIdleTask+0x8>
 800a34a:	bf00      	nop
 800a34c:	2000104c 	.word	0x2000104c
 800a350:	e000ed04 	.word	0xe000ed04

0800a354 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a354:	b580      	push	{r7, lr}
 800a356:	b082      	sub	sp, #8
 800a358:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a35a:	2300      	movs	r3, #0
 800a35c:	607b      	str	r3, [r7, #4]
 800a35e:	e00c      	b.n	800a37a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a360:	687a      	ldr	r2, [r7, #4]
 800a362:	4613      	mov	r3, r2
 800a364:	009b      	lsls	r3, r3, #2
 800a366:	4413      	add	r3, r2
 800a368:	009b      	lsls	r3, r3, #2
 800a36a:	4a12      	ldr	r2, [pc, #72]	; (800a3b4 <prvInitialiseTaskLists+0x60>)
 800a36c:	4413      	add	r3, r2
 800a36e:	4618      	mov	r0, r3
 800a370:	f7fe fb16 	bl	80089a0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	3301      	adds	r3, #1
 800a378:	607b      	str	r3, [r7, #4]
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	2b37      	cmp	r3, #55	; 0x37
 800a37e:	d9ef      	bls.n	800a360 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a380:	480d      	ldr	r0, [pc, #52]	; (800a3b8 <prvInitialiseTaskLists+0x64>)
 800a382:	f7fe fb0d 	bl	80089a0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a386:	480d      	ldr	r0, [pc, #52]	; (800a3bc <prvInitialiseTaskLists+0x68>)
 800a388:	f7fe fb0a 	bl	80089a0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a38c:	480c      	ldr	r0, [pc, #48]	; (800a3c0 <prvInitialiseTaskLists+0x6c>)
 800a38e:	f7fe fb07 	bl	80089a0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a392:	480c      	ldr	r0, [pc, #48]	; (800a3c4 <prvInitialiseTaskLists+0x70>)
 800a394:	f7fe fb04 	bl	80089a0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a398:	480b      	ldr	r0, [pc, #44]	; (800a3c8 <prvInitialiseTaskLists+0x74>)
 800a39a:	f7fe fb01 	bl	80089a0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a39e:	4b0b      	ldr	r3, [pc, #44]	; (800a3cc <prvInitialiseTaskLists+0x78>)
 800a3a0:	4a05      	ldr	r2, [pc, #20]	; (800a3b8 <prvInitialiseTaskLists+0x64>)
 800a3a2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a3a4:	4b0a      	ldr	r3, [pc, #40]	; (800a3d0 <prvInitialiseTaskLists+0x7c>)
 800a3a6:	4a05      	ldr	r2, [pc, #20]	; (800a3bc <prvInitialiseTaskLists+0x68>)
 800a3a8:	601a      	str	r2, [r3, #0]
}
 800a3aa:	bf00      	nop
 800a3ac:	3708      	adds	r7, #8
 800a3ae:	46bd      	mov	sp, r7
 800a3b0:	bd80      	pop	{r7, pc}
 800a3b2:	bf00      	nop
 800a3b4:	2000104c 	.word	0x2000104c
 800a3b8:	200014ac 	.word	0x200014ac
 800a3bc:	200014c0 	.word	0x200014c0
 800a3c0:	200014dc 	.word	0x200014dc
 800a3c4:	200014f0 	.word	0x200014f0
 800a3c8:	20001508 	.word	0x20001508
 800a3cc:	200014d4 	.word	0x200014d4
 800a3d0:	200014d8 	.word	0x200014d8

0800a3d4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a3d4:	b580      	push	{r7, lr}
 800a3d6:	b082      	sub	sp, #8
 800a3d8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a3da:	e019      	b.n	800a410 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a3dc:	f000 ffda 	bl	800b394 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a3e0:	4b10      	ldr	r3, [pc, #64]	; (800a424 <prvCheckTasksWaitingTermination+0x50>)
 800a3e2:	68db      	ldr	r3, [r3, #12]
 800a3e4:	68db      	ldr	r3, [r3, #12]
 800a3e6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	3304      	adds	r3, #4
 800a3ec:	4618      	mov	r0, r3
 800a3ee:	f7fe fb61 	bl	8008ab4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a3f2:	4b0d      	ldr	r3, [pc, #52]	; (800a428 <prvCheckTasksWaitingTermination+0x54>)
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	3b01      	subs	r3, #1
 800a3f8:	4a0b      	ldr	r2, [pc, #44]	; (800a428 <prvCheckTasksWaitingTermination+0x54>)
 800a3fa:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a3fc:	4b0b      	ldr	r3, [pc, #44]	; (800a42c <prvCheckTasksWaitingTermination+0x58>)
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	3b01      	subs	r3, #1
 800a402:	4a0a      	ldr	r2, [pc, #40]	; (800a42c <prvCheckTasksWaitingTermination+0x58>)
 800a404:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a406:	f000 fff5 	bl	800b3f4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a40a:	6878      	ldr	r0, [r7, #4]
 800a40c:	f000 f810 	bl	800a430 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a410:	4b06      	ldr	r3, [pc, #24]	; (800a42c <prvCheckTasksWaitingTermination+0x58>)
 800a412:	681b      	ldr	r3, [r3, #0]
 800a414:	2b00      	cmp	r3, #0
 800a416:	d1e1      	bne.n	800a3dc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a418:	bf00      	nop
 800a41a:	bf00      	nop
 800a41c:	3708      	adds	r7, #8
 800a41e:	46bd      	mov	sp, r7
 800a420:	bd80      	pop	{r7, pc}
 800a422:	bf00      	nop
 800a424:	200014f0 	.word	0x200014f0
 800a428:	2000151c 	.word	0x2000151c
 800a42c:	20001504 	.word	0x20001504

0800a430 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a430:	b580      	push	{r7, lr}
 800a432:	b084      	sub	sp, #16
 800a434:	af00      	add	r7, sp, #0
 800a436:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	3358      	adds	r3, #88	; 0x58
 800a43c:	4618      	mov	r0, r3
 800a43e:	f001 fd1f 	bl	800be80 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	f893 30bd 	ldrb.w	r3, [r3, #189]	; 0xbd
 800a448:	2b00      	cmp	r3, #0
 800a44a:	d108      	bne.n	800a45e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a450:	4618      	mov	r0, r3
 800a452:	f001 f98d 	bl	800b770 <vPortFree>
				vPortFree( pxTCB );
 800a456:	6878      	ldr	r0, [r7, #4]
 800a458:	f001 f98a 	bl	800b770 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a45c:	e018      	b.n	800a490 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	f893 30bd 	ldrb.w	r3, [r3, #189]	; 0xbd
 800a464:	2b01      	cmp	r3, #1
 800a466:	d103      	bne.n	800a470 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800a468:	6878      	ldr	r0, [r7, #4]
 800a46a:	f001 f981 	bl	800b770 <vPortFree>
	}
 800a46e:	e00f      	b.n	800a490 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	f893 30bd 	ldrb.w	r3, [r3, #189]	; 0xbd
 800a476:	2b02      	cmp	r3, #2
 800a478:	d00a      	beq.n	800a490 <prvDeleteTCB+0x60>
	__asm volatile
 800a47a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a47e:	f383 8811 	msr	BASEPRI, r3
 800a482:	f3bf 8f6f 	isb	sy
 800a486:	f3bf 8f4f 	dsb	sy
 800a48a:	60fb      	str	r3, [r7, #12]
}
 800a48c:	bf00      	nop
 800a48e:	e7fe      	b.n	800a48e <prvDeleteTCB+0x5e>
	}
 800a490:	bf00      	nop
 800a492:	3710      	adds	r7, #16
 800a494:	46bd      	mov	sp, r7
 800a496:	bd80      	pop	{r7, pc}

0800a498 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a498:	b480      	push	{r7}
 800a49a:	b083      	sub	sp, #12
 800a49c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a49e:	4b0c      	ldr	r3, [pc, #48]	; (800a4d0 <prvResetNextTaskUnblockTime+0x38>)
 800a4a0:	681b      	ldr	r3, [r3, #0]
 800a4a2:	681b      	ldr	r3, [r3, #0]
 800a4a4:	2b00      	cmp	r3, #0
 800a4a6:	d104      	bne.n	800a4b2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a4a8:	4b0a      	ldr	r3, [pc, #40]	; (800a4d4 <prvResetNextTaskUnblockTime+0x3c>)
 800a4aa:	f04f 32ff 	mov.w	r2, #4294967295
 800a4ae:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a4b0:	e008      	b.n	800a4c4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a4b2:	4b07      	ldr	r3, [pc, #28]	; (800a4d0 <prvResetNextTaskUnblockTime+0x38>)
 800a4b4:	681b      	ldr	r3, [r3, #0]
 800a4b6:	68db      	ldr	r3, [r3, #12]
 800a4b8:	68db      	ldr	r3, [r3, #12]
 800a4ba:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	685b      	ldr	r3, [r3, #4]
 800a4c0:	4a04      	ldr	r2, [pc, #16]	; (800a4d4 <prvResetNextTaskUnblockTime+0x3c>)
 800a4c2:	6013      	str	r3, [r2, #0]
}
 800a4c4:	bf00      	nop
 800a4c6:	370c      	adds	r7, #12
 800a4c8:	46bd      	mov	sp, r7
 800a4ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4ce:	4770      	bx	lr
 800a4d0:	200014d4 	.word	0x200014d4
 800a4d4:	2000153c 	.word	0x2000153c

0800a4d8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a4d8:	b480      	push	{r7}
 800a4da:	b083      	sub	sp, #12
 800a4dc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a4de:	4b0b      	ldr	r3, [pc, #44]	; (800a50c <xTaskGetSchedulerState+0x34>)
 800a4e0:	681b      	ldr	r3, [r3, #0]
 800a4e2:	2b00      	cmp	r3, #0
 800a4e4:	d102      	bne.n	800a4ec <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a4e6:	2301      	movs	r3, #1
 800a4e8:	607b      	str	r3, [r7, #4]
 800a4ea:	e008      	b.n	800a4fe <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a4ec:	4b08      	ldr	r3, [pc, #32]	; (800a510 <xTaskGetSchedulerState+0x38>)
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	2b00      	cmp	r3, #0
 800a4f2:	d102      	bne.n	800a4fa <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a4f4:	2302      	movs	r3, #2
 800a4f6:	607b      	str	r3, [r7, #4]
 800a4f8:	e001      	b.n	800a4fe <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a4fa:	2300      	movs	r3, #0
 800a4fc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a4fe:	687b      	ldr	r3, [r7, #4]
	}
 800a500:	4618      	mov	r0, r3
 800a502:	370c      	adds	r7, #12
 800a504:	46bd      	mov	sp, r7
 800a506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a50a:	4770      	bx	lr
 800a50c:	20001528 	.word	0x20001528
 800a510:	20001544 	.word	0x20001544

0800a514 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800a514:	b580      	push	{r7, lr}
 800a516:	b086      	sub	sp, #24
 800a518:	af00      	add	r7, sp, #0
 800a51a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800a520:	2300      	movs	r3, #0
 800a522:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	2b00      	cmp	r3, #0
 800a528:	d056      	beq.n	800a5d8 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800a52a:	4b2e      	ldr	r3, [pc, #184]	; (800a5e4 <xTaskPriorityDisinherit+0xd0>)
 800a52c:	681b      	ldr	r3, [r3, #0]
 800a52e:	693a      	ldr	r2, [r7, #16]
 800a530:	429a      	cmp	r2, r3
 800a532:	d00a      	beq.n	800a54a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800a534:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a538:	f383 8811 	msr	BASEPRI, r3
 800a53c:	f3bf 8f6f 	isb	sy
 800a540:	f3bf 8f4f 	dsb	sy
 800a544:	60fb      	str	r3, [r7, #12]
}
 800a546:	bf00      	nop
 800a548:	e7fe      	b.n	800a548 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800a54a:	693b      	ldr	r3, [r7, #16]
 800a54c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a54e:	2b00      	cmp	r3, #0
 800a550:	d10a      	bne.n	800a568 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800a552:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a556:	f383 8811 	msr	BASEPRI, r3
 800a55a:	f3bf 8f6f 	isb	sy
 800a55e:	f3bf 8f4f 	dsb	sy
 800a562:	60bb      	str	r3, [r7, #8]
}
 800a564:	bf00      	nop
 800a566:	e7fe      	b.n	800a566 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800a568:	693b      	ldr	r3, [r7, #16]
 800a56a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a56c:	1e5a      	subs	r2, r3, #1
 800a56e:	693b      	ldr	r3, [r7, #16]
 800a570:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a572:	693b      	ldr	r3, [r7, #16]
 800a574:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a576:	693b      	ldr	r3, [r7, #16]
 800a578:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a57a:	429a      	cmp	r2, r3
 800a57c:	d02c      	beq.n	800a5d8 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a57e:	693b      	ldr	r3, [r7, #16]
 800a580:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a582:	2b00      	cmp	r3, #0
 800a584:	d128      	bne.n	800a5d8 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a586:	693b      	ldr	r3, [r7, #16]
 800a588:	3304      	adds	r3, #4
 800a58a:	4618      	mov	r0, r3
 800a58c:	f7fe fa92 	bl	8008ab4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a590:	693b      	ldr	r3, [r7, #16]
 800a592:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a594:	693b      	ldr	r3, [r7, #16]
 800a596:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a598:	693b      	ldr	r3, [r7, #16]
 800a59a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a59c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800a5a0:	693b      	ldr	r3, [r7, #16]
 800a5a2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a5a4:	693b      	ldr	r3, [r7, #16]
 800a5a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a5a8:	4b0f      	ldr	r3, [pc, #60]	; (800a5e8 <xTaskPriorityDisinherit+0xd4>)
 800a5aa:	681b      	ldr	r3, [r3, #0]
 800a5ac:	429a      	cmp	r2, r3
 800a5ae:	d903      	bls.n	800a5b8 <xTaskPriorityDisinherit+0xa4>
 800a5b0:	693b      	ldr	r3, [r7, #16]
 800a5b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a5b4:	4a0c      	ldr	r2, [pc, #48]	; (800a5e8 <xTaskPriorityDisinherit+0xd4>)
 800a5b6:	6013      	str	r3, [r2, #0]
 800a5b8:	693b      	ldr	r3, [r7, #16]
 800a5ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a5bc:	4613      	mov	r3, r2
 800a5be:	009b      	lsls	r3, r3, #2
 800a5c0:	4413      	add	r3, r2
 800a5c2:	009b      	lsls	r3, r3, #2
 800a5c4:	4a09      	ldr	r2, [pc, #36]	; (800a5ec <xTaskPriorityDisinherit+0xd8>)
 800a5c6:	441a      	add	r2, r3
 800a5c8:	693b      	ldr	r3, [r7, #16]
 800a5ca:	3304      	adds	r3, #4
 800a5cc:	4619      	mov	r1, r3
 800a5ce:	4610      	mov	r0, r2
 800a5d0:	f7fe fa13 	bl	80089fa <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a5d4:	2301      	movs	r3, #1
 800a5d6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a5d8:	697b      	ldr	r3, [r7, #20]
	}
 800a5da:	4618      	mov	r0, r3
 800a5dc:	3718      	adds	r7, #24
 800a5de:	46bd      	mov	sp, r7
 800a5e0:	bd80      	pop	{r7, pc}
 800a5e2:	bf00      	nop
 800a5e4:	20001048 	.word	0x20001048
 800a5e8:	20001524 	.word	0x20001524
 800a5ec:	2000104c 	.word	0x2000104c

0800a5f0 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 800a5f0:	b580      	push	{r7, lr}
 800a5f2:	b086      	sub	sp, #24
 800a5f4:	af00      	add	r7, sp, #0
 800a5f6:	60f8      	str	r0, [r7, #12]
 800a5f8:	60b9      	str	r1, [r7, #8]
 800a5fa:	607a      	str	r2, [r7, #4]
 800a5fc:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 800a5fe:	f000 fec9 	bl	800b394 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800a602:	4b29      	ldr	r3, [pc, #164]	; (800a6a8 <xTaskNotifyWait+0xb8>)
 800a604:	681b      	ldr	r3, [r3, #0]
 800a606:	f893 30bc 	ldrb.w	r3, [r3, #188]	; 0xbc
 800a60a:	b2db      	uxtb	r3, r3
 800a60c:	2b02      	cmp	r3, #2
 800a60e:	d01c      	beq.n	800a64a <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 800a610:	4b25      	ldr	r3, [pc, #148]	; (800a6a8 <xTaskNotifyWait+0xb8>)
 800a612:	681b      	ldr	r3, [r3, #0]
 800a614:	f8d3 10b8 	ldr.w	r1, [r3, #184]	; 0xb8
 800a618:	68fa      	ldr	r2, [r7, #12]
 800a61a:	43d2      	mvns	r2, r2
 800a61c:	400a      	ands	r2, r1
 800a61e:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800a622:	4b21      	ldr	r3, [pc, #132]	; (800a6a8 <xTaskNotifyWait+0xb8>)
 800a624:	681b      	ldr	r3, [r3, #0]
 800a626:	2201      	movs	r2, #1
 800a628:	f883 20bc 	strb.w	r2, [r3, #188]	; 0xbc

				if( xTicksToWait > ( TickType_t ) 0 )
 800a62c:	683b      	ldr	r3, [r7, #0]
 800a62e:	2b00      	cmp	r3, #0
 800a630:	d00b      	beq.n	800a64a <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a632:	2101      	movs	r1, #1
 800a634:	6838      	ldr	r0, [r7, #0]
 800a636:	f000 f9dd 	bl	800a9f4 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800a63a:	4b1c      	ldr	r3, [pc, #112]	; (800a6ac <xTaskNotifyWait+0xbc>)
 800a63c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a640:	601a      	str	r2, [r3, #0]
 800a642:	f3bf 8f4f 	dsb	sy
 800a646:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800a64a:	f000 fed3 	bl	800b3f4 <vPortExitCritical>

		taskENTER_CRITICAL();
 800a64e:	f000 fea1 	bl	800b394 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	2b00      	cmp	r3, #0
 800a656:	d005      	beq.n	800a664 <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 800a658:	4b13      	ldr	r3, [pc, #76]	; (800a6a8 <xTaskNotifyWait+0xb8>)
 800a65a:	681b      	ldr	r3, [r3, #0]
 800a65c:	f8d3 20b8 	ldr.w	r2, [r3, #184]	; 0xb8
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800a664:	4b10      	ldr	r3, [pc, #64]	; (800a6a8 <xTaskNotifyWait+0xb8>)
 800a666:	681b      	ldr	r3, [r3, #0]
 800a668:	f893 30bc 	ldrb.w	r3, [r3, #188]	; 0xbc
 800a66c:	b2db      	uxtb	r3, r3
 800a66e:	2b02      	cmp	r3, #2
 800a670:	d002      	beq.n	800a678 <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 800a672:	2300      	movs	r3, #0
 800a674:	617b      	str	r3, [r7, #20]
 800a676:	e00a      	b.n	800a68e <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 800a678:	4b0b      	ldr	r3, [pc, #44]	; (800a6a8 <xTaskNotifyWait+0xb8>)
 800a67a:	681b      	ldr	r3, [r3, #0]
 800a67c:	f8d3 10b8 	ldr.w	r1, [r3, #184]	; 0xb8
 800a680:	68ba      	ldr	r2, [r7, #8]
 800a682:	43d2      	mvns	r2, r2
 800a684:	400a      	ands	r2, r1
 800a686:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
				xReturn = pdTRUE;
 800a68a:	2301      	movs	r3, #1
 800a68c:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a68e:	4b06      	ldr	r3, [pc, #24]	; (800a6a8 <xTaskNotifyWait+0xb8>)
 800a690:	681b      	ldr	r3, [r3, #0]
 800a692:	2200      	movs	r2, #0
 800a694:	f883 20bc 	strb.w	r2, [r3, #188]	; 0xbc
		}
		taskEXIT_CRITICAL();
 800a698:	f000 feac 	bl	800b3f4 <vPortExitCritical>

		return xReturn;
 800a69c:	697b      	ldr	r3, [r7, #20]
	}
 800a69e:	4618      	mov	r0, r3
 800a6a0:	3718      	adds	r7, #24
 800a6a2:	46bd      	mov	sp, r7
 800a6a4:	bd80      	pop	{r7, pc}
 800a6a6:	bf00      	nop
 800a6a8:	20001048 	.word	0x20001048
 800a6ac:	e000ed04 	.word	0xe000ed04

0800a6b0 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 800a6b0:	b580      	push	{r7, lr}
 800a6b2:	b08a      	sub	sp, #40	; 0x28
 800a6b4:	af00      	add	r7, sp, #0
 800a6b6:	60f8      	str	r0, [r7, #12]
 800a6b8:	60b9      	str	r1, [r7, #8]
 800a6ba:	603b      	str	r3, [r7, #0]
 800a6bc:	4613      	mov	r3, r2
 800a6be:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 800a6c0:	2301      	movs	r3, #1
 800a6c2:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 800a6c4:	68fb      	ldr	r3, [r7, #12]
 800a6c6:	2b00      	cmp	r3, #0
 800a6c8:	d10a      	bne.n	800a6e0 <xTaskGenericNotify+0x30>
	__asm volatile
 800a6ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6ce:	f383 8811 	msr	BASEPRI, r3
 800a6d2:	f3bf 8f6f 	isb	sy
 800a6d6:	f3bf 8f4f 	dsb	sy
 800a6da:	61bb      	str	r3, [r7, #24]
}
 800a6dc:	bf00      	nop
 800a6de:	e7fe      	b.n	800a6de <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 800a6e0:	68fb      	ldr	r3, [r7, #12]
 800a6e2:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 800a6e4:	f000 fe56 	bl	800b394 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 800a6e8:	683b      	ldr	r3, [r7, #0]
 800a6ea:	2b00      	cmp	r3, #0
 800a6ec:	d004      	beq.n	800a6f8 <xTaskGenericNotify+0x48>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800a6ee:	6a3b      	ldr	r3, [r7, #32]
 800a6f0:	f8d3 20b8 	ldr.w	r2, [r3, #184]	; 0xb8
 800a6f4:	683b      	ldr	r3, [r7, #0]
 800a6f6:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800a6f8:	6a3b      	ldr	r3, [r7, #32]
 800a6fa:	f893 30bc 	ldrb.w	r3, [r3, #188]	; 0xbc
 800a6fe:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800a700:	6a3b      	ldr	r3, [r7, #32]
 800a702:	2202      	movs	r2, #2
 800a704:	f883 20bc 	strb.w	r2, [r3, #188]	; 0xbc

			switch( eAction )
 800a708:	79fb      	ldrb	r3, [r7, #7]
 800a70a:	2b04      	cmp	r3, #4
 800a70c:	d82d      	bhi.n	800a76a <xTaskGenericNotify+0xba>
 800a70e:	a201      	add	r2, pc, #4	; (adr r2, 800a714 <xTaskGenericNotify+0x64>)
 800a710:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a714:	0800a78d 	.word	0x0800a78d
 800a718:	0800a729 	.word	0x0800a729
 800a71c:	0800a73b 	.word	0x0800a73b
 800a720:	0800a74b 	.word	0x0800a74b
 800a724:	0800a755 	.word	0x0800a755
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800a728:	6a3b      	ldr	r3, [r7, #32]
 800a72a:	f8d3 20b8 	ldr.w	r2, [r3, #184]	; 0xb8
 800a72e:	68bb      	ldr	r3, [r7, #8]
 800a730:	431a      	orrs	r2, r3
 800a732:	6a3b      	ldr	r3, [r7, #32]
 800a734:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
					break;
 800a738:	e02b      	b.n	800a792 <xTaskGenericNotify+0xe2>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800a73a:	6a3b      	ldr	r3, [r7, #32]
 800a73c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800a740:	1c5a      	adds	r2, r3, #1
 800a742:	6a3b      	ldr	r3, [r7, #32]
 800a744:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
					break;
 800a748:	e023      	b.n	800a792 <xTaskGenericNotify+0xe2>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800a74a:	6a3b      	ldr	r3, [r7, #32]
 800a74c:	68ba      	ldr	r2, [r7, #8]
 800a74e:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
					break;
 800a752:	e01e      	b.n	800a792 <xTaskGenericNotify+0xe2>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800a754:	7ffb      	ldrb	r3, [r7, #31]
 800a756:	2b02      	cmp	r3, #2
 800a758:	d004      	beq.n	800a764 <xTaskGenericNotify+0xb4>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800a75a:	6a3b      	ldr	r3, [r7, #32]
 800a75c:	68ba      	ldr	r2, [r7, #8]
 800a75e:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800a762:	e016      	b.n	800a792 <xTaskGenericNotify+0xe2>
						xReturn = pdFAIL;
 800a764:	2300      	movs	r3, #0
 800a766:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 800a768:	e013      	b.n	800a792 <xTaskGenericNotify+0xe2>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800a76a:	6a3b      	ldr	r3, [r7, #32]
 800a76c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800a770:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a774:	d00c      	beq.n	800a790 <xTaskGenericNotify+0xe0>
	__asm volatile
 800a776:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a77a:	f383 8811 	msr	BASEPRI, r3
 800a77e:	f3bf 8f6f 	isb	sy
 800a782:	f3bf 8f4f 	dsb	sy
 800a786:	617b      	str	r3, [r7, #20]
}
 800a788:	bf00      	nop
 800a78a:	e7fe      	b.n	800a78a <xTaskGenericNotify+0xda>
					break;
 800a78c:	bf00      	nop
 800a78e:	e000      	b.n	800a792 <xTaskGenericNotify+0xe2>

					break;
 800a790:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800a792:	7ffb      	ldrb	r3, [r7, #31]
 800a794:	2b01      	cmp	r3, #1
 800a796:	d13a      	bne.n	800a80e <xTaskGenericNotify+0x15e>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a798:	6a3b      	ldr	r3, [r7, #32]
 800a79a:	3304      	adds	r3, #4
 800a79c:	4618      	mov	r0, r3
 800a79e:	f7fe f989 	bl	8008ab4 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 800a7a2:	6a3b      	ldr	r3, [r7, #32]
 800a7a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a7a6:	4b1d      	ldr	r3, [pc, #116]	; (800a81c <xTaskGenericNotify+0x16c>)
 800a7a8:	681b      	ldr	r3, [r3, #0]
 800a7aa:	429a      	cmp	r2, r3
 800a7ac:	d903      	bls.n	800a7b6 <xTaskGenericNotify+0x106>
 800a7ae:	6a3b      	ldr	r3, [r7, #32]
 800a7b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a7b2:	4a1a      	ldr	r2, [pc, #104]	; (800a81c <xTaskGenericNotify+0x16c>)
 800a7b4:	6013      	str	r3, [r2, #0]
 800a7b6:	6a3b      	ldr	r3, [r7, #32]
 800a7b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a7ba:	4613      	mov	r3, r2
 800a7bc:	009b      	lsls	r3, r3, #2
 800a7be:	4413      	add	r3, r2
 800a7c0:	009b      	lsls	r3, r3, #2
 800a7c2:	4a17      	ldr	r2, [pc, #92]	; (800a820 <xTaskGenericNotify+0x170>)
 800a7c4:	441a      	add	r2, r3
 800a7c6:	6a3b      	ldr	r3, [r7, #32]
 800a7c8:	3304      	adds	r3, #4
 800a7ca:	4619      	mov	r1, r3
 800a7cc:	4610      	mov	r0, r2
 800a7ce:	f7fe f914 	bl	80089fa <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800a7d2:	6a3b      	ldr	r3, [r7, #32]
 800a7d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	d00a      	beq.n	800a7f0 <xTaskGenericNotify+0x140>
	__asm volatile
 800a7da:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7de:	f383 8811 	msr	BASEPRI, r3
 800a7e2:	f3bf 8f6f 	isb	sy
 800a7e6:	f3bf 8f4f 	dsb	sy
 800a7ea:	613b      	str	r3, [r7, #16]
}
 800a7ec:	bf00      	nop
 800a7ee:	e7fe      	b.n	800a7ee <xTaskGenericNotify+0x13e>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a7f0:	6a3b      	ldr	r3, [r7, #32]
 800a7f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a7f4:	4b0b      	ldr	r3, [pc, #44]	; (800a824 <xTaskGenericNotify+0x174>)
 800a7f6:	681b      	ldr	r3, [r3, #0]
 800a7f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a7fa:	429a      	cmp	r2, r3
 800a7fc:	d907      	bls.n	800a80e <xTaskGenericNotify+0x15e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 800a7fe:	4b0a      	ldr	r3, [pc, #40]	; (800a828 <xTaskGenericNotify+0x178>)
 800a800:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a804:	601a      	str	r2, [r3, #0]
 800a806:	f3bf 8f4f 	dsb	sy
 800a80a:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800a80e:	f000 fdf1 	bl	800b3f4 <vPortExitCritical>

		return xReturn;
 800a812:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 800a814:	4618      	mov	r0, r3
 800a816:	3728      	adds	r7, #40	; 0x28
 800a818:	46bd      	mov	sp, r7
 800a81a:	bd80      	pop	{r7, pc}
 800a81c:	20001524 	.word	0x20001524
 800a820:	2000104c 	.word	0x2000104c
 800a824:	20001048 	.word	0x20001048
 800a828:	e000ed04 	.word	0xe000ed04

0800a82c <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800a82c:	b580      	push	{r7, lr}
 800a82e:	b08e      	sub	sp, #56	; 0x38
 800a830:	af00      	add	r7, sp, #0
 800a832:	60f8      	str	r0, [r7, #12]
 800a834:	60b9      	str	r1, [r7, #8]
 800a836:	603b      	str	r3, [r7, #0]
 800a838:	4613      	mov	r3, r2
 800a83a:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 800a83c:	2301      	movs	r3, #1
 800a83e:	637b      	str	r3, [r7, #52]	; 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 800a840:	68fb      	ldr	r3, [r7, #12]
 800a842:	2b00      	cmp	r3, #0
 800a844:	d10a      	bne.n	800a85c <xTaskGenericNotifyFromISR+0x30>
	__asm volatile
 800a846:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a84a:	f383 8811 	msr	BASEPRI, r3
 800a84e:	f3bf 8f6f 	isb	sy
 800a852:	f3bf 8f4f 	dsb	sy
 800a856:	627b      	str	r3, [r7, #36]	; 0x24
}
 800a858:	bf00      	nop
 800a85a:	e7fe      	b.n	800a85a <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a85c:	f000 fe7c 	bl	800b558 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 800a860:	68fb      	ldr	r3, [r7, #12]
 800a862:	633b      	str	r3, [r7, #48]	; 0x30
	__asm volatile
 800a864:	f3ef 8211 	mrs	r2, BASEPRI
 800a868:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a86c:	f383 8811 	msr	BASEPRI, r3
 800a870:	f3bf 8f6f 	isb	sy
 800a874:	f3bf 8f4f 	dsb	sy
 800a878:	623a      	str	r2, [r7, #32]
 800a87a:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 800a87c:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a87e:	62fb      	str	r3, [r7, #44]	; 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 800a880:	683b      	ldr	r3, [r7, #0]
 800a882:	2b00      	cmp	r3, #0
 800a884:	d004      	beq.n	800a890 <xTaskGenericNotifyFromISR+0x64>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800a886:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a888:	f8d3 20b8 	ldr.w	r2, [r3, #184]	; 0xb8
 800a88c:	683b      	ldr	r3, [r7, #0]
 800a88e:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800a890:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a892:	f893 30bc 	ldrb.w	r3, [r3, #188]	; 0xbc
 800a896:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800a89a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a89c:	2202      	movs	r2, #2
 800a89e:	f883 20bc 	strb.w	r2, [r3, #188]	; 0xbc

			switch( eAction )
 800a8a2:	79fb      	ldrb	r3, [r7, #7]
 800a8a4:	2b04      	cmp	r3, #4
 800a8a6:	d82f      	bhi.n	800a908 <xTaskGenericNotifyFromISR+0xdc>
 800a8a8:	a201      	add	r2, pc, #4	; (adr r2, 800a8b0 <xTaskGenericNotifyFromISR+0x84>)
 800a8aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a8ae:	bf00      	nop
 800a8b0:	0800a92b 	.word	0x0800a92b
 800a8b4:	0800a8c5 	.word	0x0800a8c5
 800a8b8:	0800a8d7 	.word	0x0800a8d7
 800a8bc:	0800a8e7 	.word	0x0800a8e7
 800a8c0:	0800a8f1 	.word	0x0800a8f1
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800a8c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8c6:	f8d3 20b8 	ldr.w	r2, [r3, #184]	; 0xb8
 800a8ca:	68bb      	ldr	r3, [r7, #8]
 800a8cc:	431a      	orrs	r2, r3
 800a8ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8d0:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
					break;
 800a8d4:	e02c      	b.n	800a930 <xTaskGenericNotifyFromISR+0x104>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800a8d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8d8:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800a8dc:	1c5a      	adds	r2, r3, #1
 800a8de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8e0:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
					break;
 800a8e4:	e024      	b.n	800a930 <xTaskGenericNotifyFromISR+0x104>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800a8e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8e8:	68ba      	ldr	r2, [r7, #8]
 800a8ea:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
					break;
 800a8ee:	e01f      	b.n	800a930 <xTaskGenericNotifyFromISR+0x104>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800a8f0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800a8f4:	2b02      	cmp	r3, #2
 800a8f6:	d004      	beq.n	800a902 <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800a8f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8fa:	68ba      	ldr	r2, [r7, #8]
 800a8fc:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800a900:	e016      	b.n	800a930 <xTaskGenericNotifyFromISR+0x104>
						xReturn = pdFAIL;
 800a902:	2300      	movs	r3, #0
 800a904:	637b      	str	r3, [r7, #52]	; 0x34
					break;
 800a906:	e013      	b.n	800a930 <xTaskGenericNotifyFromISR+0x104>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800a908:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a90a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800a90e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a912:	d00c      	beq.n	800a92e <xTaskGenericNotifyFromISR+0x102>
	__asm volatile
 800a914:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a918:	f383 8811 	msr	BASEPRI, r3
 800a91c:	f3bf 8f6f 	isb	sy
 800a920:	f3bf 8f4f 	dsb	sy
 800a924:	61bb      	str	r3, [r7, #24]
}
 800a926:	bf00      	nop
 800a928:	e7fe      	b.n	800a928 <xTaskGenericNotifyFromISR+0xfc>
					break;
 800a92a:	bf00      	nop
 800a92c:	e000      	b.n	800a930 <xTaskGenericNotifyFromISR+0x104>
					break;
 800a92e:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800a930:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800a934:	2b01      	cmp	r3, #1
 800a936:	d146      	bne.n	800a9c6 <xTaskGenericNotifyFromISR+0x19a>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800a938:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a93a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a93c:	2b00      	cmp	r3, #0
 800a93e:	d00a      	beq.n	800a956 <xTaskGenericNotifyFromISR+0x12a>
	__asm volatile
 800a940:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a944:	f383 8811 	msr	BASEPRI, r3
 800a948:	f3bf 8f6f 	isb	sy
 800a94c:	f3bf 8f4f 	dsb	sy
 800a950:	617b      	str	r3, [r7, #20]
}
 800a952:	bf00      	nop
 800a954:	e7fe      	b.n	800a954 <xTaskGenericNotifyFromISR+0x128>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a956:	4b21      	ldr	r3, [pc, #132]	; (800a9dc <xTaskGenericNotifyFromISR+0x1b0>)
 800a958:	681b      	ldr	r3, [r3, #0]
 800a95a:	2b00      	cmp	r3, #0
 800a95c:	d11d      	bne.n	800a99a <xTaskGenericNotifyFromISR+0x16e>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a95e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a960:	3304      	adds	r3, #4
 800a962:	4618      	mov	r0, r3
 800a964:	f7fe f8a6 	bl	8008ab4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a968:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a96a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a96c:	4b1c      	ldr	r3, [pc, #112]	; (800a9e0 <xTaskGenericNotifyFromISR+0x1b4>)
 800a96e:	681b      	ldr	r3, [r3, #0]
 800a970:	429a      	cmp	r2, r3
 800a972:	d903      	bls.n	800a97c <xTaskGenericNotifyFromISR+0x150>
 800a974:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a976:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a978:	4a19      	ldr	r2, [pc, #100]	; (800a9e0 <xTaskGenericNotifyFromISR+0x1b4>)
 800a97a:	6013      	str	r3, [r2, #0]
 800a97c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a97e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a980:	4613      	mov	r3, r2
 800a982:	009b      	lsls	r3, r3, #2
 800a984:	4413      	add	r3, r2
 800a986:	009b      	lsls	r3, r3, #2
 800a988:	4a16      	ldr	r2, [pc, #88]	; (800a9e4 <xTaskGenericNotifyFromISR+0x1b8>)
 800a98a:	441a      	add	r2, r3
 800a98c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a98e:	3304      	adds	r3, #4
 800a990:	4619      	mov	r1, r3
 800a992:	4610      	mov	r0, r2
 800a994:	f7fe f831 	bl	80089fa <vListInsertEnd>
 800a998:	e005      	b.n	800a9a6 <xTaskGenericNotifyFromISR+0x17a>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800a99a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a99c:	3318      	adds	r3, #24
 800a99e:	4619      	mov	r1, r3
 800a9a0:	4811      	ldr	r0, [pc, #68]	; (800a9e8 <xTaskGenericNotifyFromISR+0x1bc>)
 800a9a2:	f7fe f82a 	bl	80089fa <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a9a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a9a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a9aa:	4b10      	ldr	r3, [pc, #64]	; (800a9ec <xTaskGenericNotifyFromISR+0x1c0>)
 800a9ac:	681b      	ldr	r3, [r3, #0]
 800a9ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a9b0:	429a      	cmp	r2, r3
 800a9b2:	d908      	bls.n	800a9c6 <xTaskGenericNotifyFromISR+0x19a>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 800a9b4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a9b6:	2b00      	cmp	r3, #0
 800a9b8:	d002      	beq.n	800a9c0 <xTaskGenericNotifyFromISR+0x194>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 800a9ba:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a9bc:	2201      	movs	r2, #1
 800a9be:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 800a9c0:	4b0b      	ldr	r3, [pc, #44]	; (800a9f0 <xTaskGenericNotifyFromISR+0x1c4>)
 800a9c2:	2201      	movs	r2, #1
 800a9c4:	601a      	str	r2, [r3, #0]
 800a9c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a9c8:	613b      	str	r3, [r7, #16]
	__asm volatile
 800a9ca:	693b      	ldr	r3, [r7, #16]
 800a9cc:	f383 8811 	msr	BASEPRI, r3
}
 800a9d0:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 800a9d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	}
 800a9d4:	4618      	mov	r0, r3
 800a9d6:	3738      	adds	r7, #56	; 0x38
 800a9d8:	46bd      	mov	sp, r7
 800a9da:	bd80      	pop	{r7, pc}
 800a9dc:	20001544 	.word	0x20001544
 800a9e0:	20001524 	.word	0x20001524
 800a9e4:	2000104c 	.word	0x2000104c
 800a9e8:	200014dc 	.word	0x200014dc
 800a9ec:	20001048 	.word	0x20001048
 800a9f0:	20001530 	.word	0x20001530

0800a9f4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a9f4:	b580      	push	{r7, lr}
 800a9f6:	b084      	sub	sp, #16
 800a9f8:	af00      	add	r7, sp, #0
 800a9fa:	6078      	str	r0, [r7, #4]
 800a9fc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a9fe:	4b21      	ldr	r3, [pc, #132]	; (800aa84 <prvAddCurrentTaskToDelayedList+0x90>)
 800aa00:	681b      	ldr	r3, [r3, #0]
 800aa02:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800aa04:	4b20      	ldr	r3, [pc, #128]	; (800aa88 <prvAddCurrentTaskToDelayedList+0x94>)
 800aa06:	681b      	ldr	r3, [r3, #0]
 800aa08:	3304      	adds	r3, #4
 800aa0a:	4618      	mov	r0, r3
 800aa0c:	f7fe f852 	bl	8008ab4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa16:	d10a      	bne.n	800aa2e <prvAddCurrentTaskToDelayedList+0x3a>
 800aa18:	683b      	ldr	r3, [r7, #0]
 800aa1a:	2b00      	cmp	r3, #0
 800aa1c:	d007      	beq.n	800aa2e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800aa1e:	4b1a      	ldr	r3, [pc, #104]	; (800aa88 <prvAddCurrentTaskToDelayedList+0x94>)
 800aa20:	681b      	ldr	r3, [r3, #0]
 800aa22:	3304      	adds	r3, #4
 800aa24:	4619      	mov	r1, r3
 800aa26:	4819      	ldr	r0, [pc, #100]	; (800aa8c <prvAddCurrentTaskToDelayedList+0x98>)
 800aa28:	f7fd ffe7 	bl	80089fa <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800aa2c:	e026      	b.n	800aa7c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800aa2e:	68fa      	ldr	r2, [r7, #12]
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	4413      	add	r3, r2
 800aa34:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800aa36:	4b14      	ldr	r3, [pc, #80]	; (800aa88 <prvAddCurrentTaskToDelayedList+0x94>)
 800aa38:	681b      	ldr	r3, [r3, #0]
 800aa3a:	68ba      	ldr	r2, [r7, #8]
 800aa3c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800aa3e:	68ba      	ldr	r2, [r7, #8]
 800aa40:	68fb      	ldr	r3, [r7, #12]
 800aa42:	429a      	cmp	r2, r3
 800aa44:	d209      	bcs.n	800aa5a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800aa46:	4b12      	ldr	r3, [pc, #72]	; (800aa90 <prvAddCurrentTaskToDelayedList+0x9c>)
 800aa48:	681a      	ldr	r2, [r3, #0]
 800aa4a:	4b0f      	ldr	r3, [pc, #60]	; (800aa88 <prvAddCurrentTaskToDelayedList+0x94>)
 800aa4c:	681b      	ldr	r3, [r3, #0]
 800aa4e:	3304      	adds	r3, #4
 800aa50:	4619      	mov	r1, r3
 800aa52:	4610      	mov	r0, r2
 800aa54:	f7fd fff5 	bl	8008a42 <vListInsert>
}
 800aa58:	e010      	b.n	800aa7c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800aa5a:	4b0e      	ldr	r3, [pc, #56]	; (800aa94 <prvAddCurrentTaskToDelayedList+0xa0>)
 800aa5c:	681a      	ldr	r2, [r3, #0]
 800aa5e:	4b0a      	ldr	r3, [pc, #40]	; (800aa88 <prvAddCurrentTaskToDelayedList+0x94>)
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	3304      	adds	r3, #4
 800aa64:	4619      	mov	r1, r3
 800aa66:	4610      	mov	r0, r2
 800aa68:	f7fd ffeb 	bl	8008a42 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800aa6c:	4b0a      	ldr	r3, [pc, #40]	; (800aa98 <prvAddCurrentTaskToDelayedList+0xa4>)
 800aa6e:	681b      	ldr	r3, [r3, #0]
 800aa70:	68ba      	ldr	r2, [r7, #8]
 800aa72:	429a      	cmp	r2, r3
 800aa74:	d202      	bcs.n	800aa7c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800aa76:	4a08      	ldr	r2, [pc, #32]	; (800aa98 <prvAddCurrentTaskToDelayedList+0xa4>)
 800aa78:	68bb      	ldr	r3, [r7, #8]
 800aa7a:	6013      	str	r3, [r2, #0]
}
 800aa7c:	bf00      	nop
 800aa7e:	3710      	adds	r7, #16
 800aa80:	46bd      	mov	sp, r7
 800aa82:	bd80      	pop	{r7, pc}
 800aa84:	20001520 	.word	0x20001520
 800aa88:	20001048 	.word	0x20001048
 800aa8c:	20001508 	.word	0x20001508
 800aa90:	200014d8 	.word	0x200014d8
 800aa94:	200014d4 	.word	0x200014d4
 800aa98:	2000153c 	.word	0x2000153c

0800aa9c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800aa9c:	b580      	push	{r7, lr}
 800aa9e:	b08a      	sub	sp, #40	; 0x28
 800aaa0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800aaa2:	2300      	movs	r3, #0
 800aaa4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800aaa6:	f000 fb07 	bl	800b0b8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800aaaa:	4b1c      	ldr	r3, [pc, #112]	; (800ab1c <xTimerCreateTimerTask+0x80>)
 800aaac:	681b      	ldr	r3, [r3, #0]
 800aaae:	2b00      	cmp	r3, #0
 800aab0:	d021      	beq.n	800aaf6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800aab2:	2300      	movs	r3, #0
 800aab4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800aab6:	2300      	movs	r3, #0
 800aab8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800aaba:	1d3a      	adds	r2, r7, #4
 800aabc:	f107 0108 	add.w	r1, r7, #8
 800aac0:	f107 030c 	add.w	r3, r7, #12
 800aac4:	4618      	mov	r0, r3
 800aac6:	f7fd ff51 	bl	800896c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800aaca:	6879      	ldr	r1, [r7, #4]
 800aacc:	68bb      	ldr	r3, [r7, #8]
 800aace:	68fa      	ldr	r2, [r7, #12]
 800aad0:	9202      	str	r2, [sp, #8]
 800aad2:	9301      	str	r3, [sp, #4]
 800aad4:	2302      	movs	r3, #2
 800aad6:	9300      	str	r3, [sp, #0]
 800aad8:	2300      	movs	r3, #0
 800aada:	460a      	mov	r2, r1
 800aadc:	4910      	ldr	r1, [pc, #64]	; (800ab20 <xTimerCreateTimerTask+0x84>)
 800aade:	4811      	ldr	r0, [pc, #68]	; (800ab24 <xTimerCreateTimerTask+0x88>)
 800aae0:	f7fe fdb8 	bl	8009654 <xTaskCreateStatic>
 800aae4:	4603      	mov	r3, r0
 800aae6:	4a10      	ldr	r2, [pc, #64]	; (800ab28 <xTimerCreateTimerTask+0x8c>)
 800aae8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800aaea:	4b0f      	ldr	r3, [pc, #60]	; (800ab28 <xTimerCreateTimerTask+0x8c>)
 800aaec:	681b      	ldr	r3, [r3, #0]
 800aaee:	2b00      	cmp	r3, #0
 800aaf0:	d001      	beq.n	800aaf6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800aaf2:	2301      	movs	r3, #1
 800aaf4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800aaf6:	697b      	ldr	r3, [r7, #20]
 800aaf8:	2b00      	cmp	r3, #0
 800aafa:	d10a      	bne.n	800ab12 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800aafc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab00:	f383 8811 	msr	BASEPRI, r3
 800ab04:	f3bf 8f6f 	isb	sy
 800ab08:	f3bf 8f4f 	dsb	sy
 800ab0c:	613b      	str	r3, [r7, #16]
}
 800ab0e:	bf00      	nop
 800ab10:	e7fe      	b.n	800ab10 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800ab12:	697b      	ldr	r3, [r7, #20]
}
 800ab14:	4618      	mov	r0, r3
 800ab16:	3718      	adds	r7, #24
 800ab18:	46bd      	mov	sp, r7
 800ab1a:	bd80      	pop	{r7, pc}
 800ab1c:	20001580 	.word	0x20001580
 800ab20:	0800d31c 	.word	0x0800d31c
 800ab24:	0800ac61 	.word	0x0800ac61
 800ab28:	20001584 	.word	0x20001584

0800ab2c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800ab2c:	b580      	push	{r7, lr}
 800ab2e:	b08a      	sub	sp, #40	; 0x28
 800ab30:	af00      	add	r7, sp, #0
 800ab32:	60f8      	str	r0, [r7, #12]
 800ab34:	60b9      	str	r1, [r7, #8]
 800ab36:	607a      	str	r2, [r7, #4]
 800ab38:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800ab3a:	2300      	movs	r3, #0
 800ab3c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800ab3e:	68fb      	ldr	r3, [r7, #12]
 800ab40:	2b00      	cmp	r3, #0
 800ab42:	d10a      	bne.n	800ab5a <xTimerGenericCommand+0x2e>
	__asm volatile
 800ab44:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab48:	f383 8811 	msr	BASEPRI, r3
 800ab4c:	f3bf 8f6f 	isb	sy
 800ab50:	f3bf 8f4f 	dsb	sy
 800ab54:	623b      	str	r3, [r7, #32]
}
 800ab56:	bf00      	nop
 800ab58:	e7fe      	b.n	800ab58 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800ab5a:	4b1a      	ldr	r3, [pc, #104]	; (800abc4 <xTimerGenericCommand+0x98>)
 800ab5c:	681b      	ldr	r3, [r3, #0]
 800ab5e:	2b00      	cmp	r3, #0
 800ab60:	d02a      	beq.n	800abb8 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800ab62:	68bb      	ldr	r3, [r7, #8]
 800ab64:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800ab6a:	68fb      	ldr	r3, [r7, #12]
 800ab6c:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800ab6e:	68bb      	ldr	r3, [r7, #8]
 800ab70:	2b05      	cmp	r3, #5
 800ab72:	dc18      	bgt.n	800aba6 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800ab74:	f7ff fcb0 	bl	800a4d8 <xTaskGetSchedulerState>
 800ab78:	4603      	mov	r3, r0
 800ab7a:	2b02      	cmp	r3, #2
 800ab7c:	d109      	bne.n	800ab92 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800ab7e:	4b11      	ldr	r3, [pc, #68]	; (800abc4 <xTimerGenericCommand+0x98>)
 800ab80:	6818      	ldr	r0, [r3, #0]
 800ab82:	f107 0110 	add.w	r1, r7, #16
 800ab86:	2300      	movs	r3, #0
 800ab88:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ab8a:	f7fe f8fb 	bl	8008d84 <xQueueGenericSend>
 800ab8e:	6278      	str	r0, [r7, #36]	; 0x24
 800ab90:	e012      	b.n	800abb8 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800ab92:	4b0c      	ldr	r3, [pc, #48]	; (800abc4 <xTimerGenericCommand+0x98>)
 800ab94:	6818      	ldr	r0, [r3, #0]
 800ab96:	f107 0110 	add.w	r1, r7, #16
 800ab9a:	2300      	movs	r3, #0
 800ab9c:	2200      	movs	r2, #0
 800ab9e:	f7fe f8f1 	bl	8008d84 <xQueueGenericSend>
 800aba2:	6278      	str	r0, [r7, #36]	; 0x24
 800aba4:	e008      	b.n	800abb8 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800aba6:	4b07      	ldr	r3, [pc, #28]	; (800abc4 <xTimerGenericCommand+0x98>)
 800aba8:	6818      	ldr	r0, [r3, #0]
 800abaa:	f107 0110 	add.w	r1, r7, #16
 800abae:	2300      	movs	r3, #0
 800abb0:	683a      	ldr	r2, [r7, #0]
 800abb2:	f7fe f9e5 	bl	8008f80 <xQueueGenericSendFromISR>
 800abb6:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800abb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800abba:	4618      	mov	r0, r3
 800abbc:	3728      	adds	r7, #40	; 0x28
 800abbe:	46bd      	mov	sp, r7
 800abc0:	bd80      	pop	{r7, pc}
 800abc2:	bf00      	nop
 800abc4:	20001580 	.word	0x20001580

0800abc8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800abc8:	b580      	push	{r7, lr}
 800abca:	b088      	sub	sp, #32
 800abcc:	af02      	add	r7, sp, #8
 800abce:	6078      	str	r0, [r7, #4]
 800abd0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800abd2:	4b22      	ldr	r3, [pc, #136]	; (800ac5c <prvProcessExpiredTimer+0x94>)
 800abd4:	681b      	ldr	r3, [r3, #0]
 800abd6:	68db      	ldr	r3, [r3, #12]
 800abd8:	68db      	ldr	r3, [r3, #12]
 800abda:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800abdc:	697b      	ldr	r3, [r7, #20]
 800abde:	3304      	adds	r3, #4
 800abe0:	4618      	mov	r0, r3
 800abe2:	f7fd ff67 	bl	8008ab4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800abe6:	697b      	ldr	r3, [r7, #20]
 800abe8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800abec:	f003 0304 	and.w	r3, r3, #4
 800abf0:	2b00      	cmp	r3, #0
 800abf2:	d022      	beq.n	800ac3a <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800abf4:	697b      	ldr	r3, [r7, #20]
 800abf6:	699a      	ldr	r2, [r3, #24]
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	18d1      	adds	r1, r2, r3
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	683a      	ldr	r2, [r7, #0]
 800ac00:	6978      	ldr	r0, [r7, #20]
 800ac02:	f000 f8d1 	bl	800ada8 <prvInsertTimerInActiveList>
 800ac06:	4603      	mov	r3, r0
 800ac08:	2b00      	cmp	r3, #0
 800ac0a:	d01f      	beq.n	800ac4c <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ac0c:	2300      	movs	r3, #0
 800ac0e:	9300      	str	r3, [sp, #0]
 800ac10:	2300      	movs	r3, #0
 800ac12:	687a      	ldr	r2, [r7, #4]
 800ac14:	2100      	movs	r1, #0
 800ac16:	6978      	ldr	r0, [r7, #20]
 800ac18:	f7ff ff88 	bl	800ab2c <xTimerGenericCommand>
 800ac1c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800ac1e:	693b      	ldr	r3, [r7, #16]
 800ac20:	2b00      	cmp	r3, #0
 800ac22:	d113      	bne.n	800ac4c <prvProcessExpiredTimer+0x84>
	__asm volatile
 800ac24:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac28:	f383 8811 	msr	BASEPRI, r3
 800ac2c:	f3bf 8f6f 	isb	sy
 800ac30:	f3bf 8f4f 	dsb	sy
 800ac34:	60fb      	str	r3, [r7, #12]
}
 800ac36:	bf00      	nop
 800ac38:	e7fe      	b.n	800ac38 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ac3a:	697b      	ldr	r3, [r7, #20]
 800ac3c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ac40:	f023 0301 	bic.w	r3, r3, #1
 800ac44:	b2da      	uxtb	r2, r3
 800ac46:	697b      	ldr	r3, [r7, #20]
 800ac48:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ac4c:	697b      	ldr	r3, [r7, #20]
 800ac4e:	6a1b      	ldr	r3, [r3, #32]
 800ac50:	6978      	ldr	r0, [r7, #20]
 800ac52:	4798      	blx	r3
}
 800ac54:	bf00      	nop
 800ac56:	3718      	adds	r7, #24
 800ac58:	46bd      	mov	sp, r7
 800ac5a:	bd80      	pop	{r7, pc}
 800ac5c:	20001578 	.word	0x20001578

0800ac60 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800ac60:	b580      	push	{r7, lr}
 800ac62:	b084      	sub	sp, #16
 800ac64:	af00      	add	r7, sp, #0
 800ac66:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800ac68:	f107 0308 	add.w	r3, r7, #8
 800ac6c:	4618      	mov	r0, r3
 800ac6e:	f000 f857 	bl	800ad20 <prvGetNextExpireTime>
 800ac72:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800ac74:	68bb      	ldr	r3, [r7, #8]
 800ac76:	4619      	mov	r1, r3
 800ac78:	68f8      	ldr	r0, [r7, #12]
 800ac7a:	f000 f803 	bl	800ac84 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800ac7e:	f000 f8d5 	bl	800ae2c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800ac82:	e7f1      	b.n	800ac68 <prvTimerTask+0x8>

0800ac84 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800ac84:	b580      	push	{r7, lr}
 800ac86:	b084      	sub	sp, #16
 800ac88:	af00      	add	r7, sp, #0
 800ac8a:	6078      	str	r0, [r7, #4]
 800ac8c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800ac8e:	f7ff f81b 	bl	8009cc8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800ac92:	f107 0308 	add.w	r3, r7, #8
 800ac96:	4618      	mov	r0, r3
 800ac98:	f000 f866 	bl	800ad68 <prvSampleTimeNow>
 800ac9c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800ac9e:	68bb      	ldr	r3, [r7, #8]
 800aca0:	2b00      	cmp	r3, #0
 800aca2:	d130      	bne.n	800ad06 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800aca4:	683b      	ldr	r3, [r7, #0]
 800aca6:	2b00      	cmp	r3, #0
 800aca8:	d10a      	bne.n	800acc0 <prvProcessTimerOrBlockTask+0x3c>
 800acaa:	687a      	ldr	r2, [r7, #4]
 800acac:	68fb      	ldr	r3, [r7, #12]
 800acae:	429a      	cmp	r2, r3
 800acb0:	d806      	bhi.n	800acc0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800acb2:	f7ff f817 	bl	8009ce4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800acb6:	68f9      	ldr	r1, [r7, #12]
 800acb8:	6878      	ldr	r0, [r7, #4]
 800acba:	f7ff ff85 	bl	800abc8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800acbe:	e024      	b.n	800ad0a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800acc0:	683b      	ldr	r3, [r7, #0]
 800acc2:	2b00      	cmp	r3, #0
 800acc4:	d008      	beq.n	800acd8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800acc6:	4b13      	ldr	r3, [pc, #76]	; (800ad14 <prvProcessTimerOrBlockTask+0x90>)
 800acc8:	681b      	ldr	r3, [r3, #0]
 800acca:	681b      	ldr	r3, [r3, #0]
 800accc:	2b00      	cmp	r3, #0
 800acce:	d101      	bne.n	800acd4 <prvProcessTimerOrBlockTask+0x50>
 800acd0:	2301      	movs	r3, #1
 800acd2:	e000      	b.n	800acd6 <prvProcessTimerOrBlockTask+0x52>
 800acd4:	2300      	movs	r3, #0
 800acd6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800acd8:	4b0f      	ldr	r3, [pc, #60]	; (800ad18 <prvProcessTimerOrBlockTask+0x94>)
 800acda:	6818      	ldr	r0, [r3, #0]
 800acdc:	687a      	ldr	r2, [r7, #4]
 800acde:	68fb      	ldr	r3, [r7, #12]
 800ace0:	1ad3      	subs	r3, r2, r3
 800ace2:	683a      	ldr	r2, [r7, #0]
 800ace4:	4619      	mov	r1, r3
 800ace6:	f7fe fc81 	bl	80095ec <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800acea:	f7fe fffb 	bl	8009ce4 <xTaskResumeAll>
 800acee:	4603      	mov	r3, r0
 800acf0:	2b00      	cmp	r3, #0
 800acf2:	d10a      	bne.n	800ad0a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800acf4:	4b09      	ldr	r3, [pc, #36]	; (800ad1c <prvProcessTimerOrBlockTask+0x98>)
 800acf6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800acfa:	601a      	str	r2, [r3, #0]
 800acfc:	f3bf 8f4f 	dsb	sy
 800ad00:	f3bf 8f6f 	isb	sy
}
 800ad04:	e001      	b.n	800ad0a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800ad06:	f7fe ffed 	bl	8009ce4 <xTaskResumeAll>
}
 800ad0a:	bf00      	nop
 800ad0c:	3710      	adds	r7, #16
 800ad0e:	46bd      	mov	sp, r7
 800ad10:	bd80      	pop	{r7, pc}
 800ad12:	bf00      	nop
 800ad14:	2000157c 	.word	0x2000157c
 800ad18:	20001580 	.word	0x20001580
 800ad1c:	e000ed04 	.word	0xe000ed04

0800ad20 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800ad20:	b480      	push	{r7}
 800ad22:	b085      	sub	sp, #20
 800ad24:	af00      	add	r7, sp, #0
 800ad26:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800ad28:	4b0e      	ldr	r3, [pc, #56]	; (800ad64 <prvGetNextExpireTime+0x44>)
 800ad2a:	681b      	ldr	r3, [r3, #0]
 800ad2c:	681b      	ldr	r3, [r3, #0]
 800ad2e:	2b00      	cmp	r3, #0
 800ad30:	d101      	bne.n	800ad36 <prvGetNextExpireTime+0x16>
 800ad32:	2201      	movs	r2, #1
 800ad34:	e000      	b.n	800ad38 <prvGetNextExpireTime+0x18>
 800ad36:	2200      	movs	r2, #0
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	681b      	ldr	r3, [r3, #0]
 800ad40:	2b00      	cmp	r3, #0
 800ad42:	d105      	bne.n	800ad50 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ad44:	4b07      	ldr	r3, [pc, #28]	; (800ad64 <prvGetNextExpireTime+0x44>)
 800ad46:	681b      	ldr	r3, [r3, #0]
 800ad48:	68db      	ldr	r3, [r3, #12]
 800ad4a:	681b      	ldr	r3, [r3, #0]
 800ad4c:	60fb      	str	r3, [r7, #12]
 800ad4e:	e001      	b.n	800ad54 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800ad50:	2300      	movs	r3, #0
 800ad52:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800ad54:	68fb      	ldr	r3, [r7, #12]
}
 800ad56:	4618      	mov	r0, r3
 800ad58:	3714      	adds	r7, #20
 800ad5a:	46bd      	mov	sp, r7
 800ad5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad60:	4770      	bx	lr
 800ad62:	bf00      	nop
 800ad64:	20001578 	.word	0x20001578

0800ad68 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800ad68:	b580      	push	{r7, lr}
 800ad6a:	b084      	sub	sp, #16
 800ad6c:	af00      	add	r7, sp, #0
 800ad6e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800ad70:	f7ff f856 	bl	8009e20 <xTaskGetTickCount>
 800ad74:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800ad76:	4b0b      	ldr	r3, [pc, #44]	; (800ada4 <prvSampleTimeNow+0x3c>)
 800ad78:	681b      	ldr	r3, [r3, #0]
 800ad7a:	68fa      	ldr	r2, [r7, #12]
 800ad7c:	429a      	cmp	r2, r3
 800ad7e:	d205      	bcs.n	800ad8c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800ad80:	f000 f936 	bl	800aff0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	2201      	movs	r2, #1
 800ad88:	601a      	str	r2, [r3, #0]
 800ad8a:	e002      	b.n	800ad92 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	2200      	movs	r2, #0
 800ad90:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800ad92:	4a04      	ldr	r2, [pc, #16]	; (800ada4 <prvSampleTimeNow+0x3c>)
 800ad94:	68fb      	ldr	r3, [r7, #12]
 800ad96:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800ad98:	68fb      	ldr	r3, [r7, #12]
}
 800ad9a:	4618      	mov	r0, r3
 800ad9c:	3710      	adds	r7, #16
 800ad9e:	46bd      	mov	sp, r7
 800ada0:	bd80      	pop	{r7, pc}
 800ada2:	bf00      	nop
 800ada4:	20001588 	.word	0x20001588

0800ada8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800ada8:	b580      	push	{r7, lr}
 800adaa:	b086      	sub	sp, #24
 800adac:	af00      	add	r7, sp, #0
 800adae:	60f8      	str	r0, [r7, #12]
 800adb0:	60b9      	str	r1, [r7, #8]
 800adb2:	607a      	str	r2, [r7, #4]
 800adb4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800adb6:	2300      	movs	r3, #0
 800adb8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800adba:	68fb      	ldr	r3, [r7, #12]
 800adbc:	68ba      	ldr	r2, [r7, #8]
 800adbe:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800adc0:	68fb      	ldr	r3, [r7, #12]
 800adc2:	68fa      	ldr	r2, [r7, #12]
 800adc4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800adc6:	68ba      	ldr	r2, [r7, #8]
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	429a      	cmp	r2, r3
 800adcc:	d812      	bhi.n	800adf4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800adce:	687a      	ldr	r2, [r7, #4]
 800add0:	683b      	ldr	r3, [r7, #0]
 800add2:	1ad2      	subs	r2, r2, r3
 800add4:	68fb      	ldr	r3, [r7, #12]
 800add6:	699b      	ldr	r3, [r3, #24]
 800add8:	429a      	cmp	r2, r3
 800adda:	d302      	bcc.n	800ade2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800addc:	2301      	movs	r3, #1
 800adde:	617b      	str	r3, [r7, #20]
 800ade0:	e01b      	b.n	800ae1a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800ade2:	4b10      	ldr	r3, [pc, #64]	; (800ae24 <prvInsertTimerInActiveList+0x7c>)
 800ade4:	681a      	ldr	r2, [r3, #0]
 800ade6:	68fb      	ldr	r3, [r7, #12]
 800ade8:	3304      	adds	r3, #4
 800adea:	4619      	mov	r1, r3
 800adec:	4610      	mov	r0, r2
 800adee:	f7fd fe28 	bl	8008a42 <vListInsert>
 800adf2:	e012      	b.n	800ae1a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800adf4:	687a      	ldr	r2, [r7, #4]
 800adf6:	683b      	ldr	r3, [r7, #0]
 800adf8:	429a      	cmp	r2, r3
 800adfa:	d206      	bcs.n	800ae0a <prvInsertTimerInActiveList+0x62>
 800adfc:	68ba      	ldr	r2, [r7, #8]
 800adfe:	683b      	ldr	r3, [r7, #0]
 800ae00:	429a      	cmp	r2, r3
 800ae02:	d302      	bcc.n	800ae0a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800ae04:	2301      	movs	r3, #1
 800ae06:	617b      	str	r3, [r7, #20]
 800ae08:	e007      	b.n	800ae1a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ae0a:	4b07      	ldr	r3, [pc, #28]	; (800ae28 <prvInsertTimerInActiveList+0x80>)
 800ae0c:	681a      	ldr	r2, [r3, #0]
 800ae0e:	68fb      	ldr	r3, [r7, #12]
 800ae10:	3304      	adds	r3, #4
 800ae12:	4619      	mov	r1, r3
 800ae14:	4610      	mov	r0, r2
 800ae16:	f7fd fe14 	bl	8008a42 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800ae1a:	697b      	ldr	r3, [r7, #20]
}
 800ae1c:	4618      	mov	r0, r3
 800ae1e:	3718      	adds	r7, #24
 800ae20:	46bd      	mov	sp, r7
 800ae22:	bd80      	pop	{r7, pc}
 800ae24:	2000157c 	.word	0x2000157c
 800ae28:	20001578 	.word	0x20001578

0800ae2c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800ae2c:	b580      	push	{r7, lr}
 800ae2e:	b08e      	sub	sp, #56	; 0x38
 800ae30:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ae32:	e0ca      	b.n	800afca <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	da18      	bge.n	800ae6c <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800ae3a:	1d3b      	adds	r3, r7, #4
 800ae3c:	3304      	adds	r3, #4
 800ae3e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800ae40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae42:	2b00      	cmp	r3, #0
 800ae44:	d10a      	bne.n	800ae5c <prvProcessReceivedCommands+0x30>
	__asm volatile
 800ae46:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae4a:	f383 8811 	msr	BASEPRI, r3
 800ae4e:	f3bf 8f6f 	isb	sy
 800ae52:	f3bf 8f4f 	dsb	sy
 800ae56:	61fb      	str	r3, [r7, #28]
}
 800ae58:	bf00      	nop
 800ae5a:	e7fe      	b.n	800ae5a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800ae5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae5e:	681b      	ldr	r3, [r3, #0]
 800ae60:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ae62:	6850      	ldr	r0, [r2, #4]
 800ae64:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ae66:	6892      	ldr	r2, [r2, #8]
 800ae68:	4611      	mov	r1, r2
 800ae6a:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	2b00      	cmp	r3, #0
 800ae70:	f2c0 80aa 	blt.w	800afc8 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800ae74:	68fb      	ldr	r3, [r7, #12]
 800ae76:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800ae78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae7a:	695b      	ldr	r3, [r3, #20]
 800ae7c:	2b00      	cmp	r3, #0
 800ae7e:	d004      	beq.n	800ae8a <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ae80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae82:	3304      	adds	r3, #4
 800ae84:	4618      	mov	r0, r3
 800ae86:	f7fd fe15 	bl	8008ab4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800ae8a:	463b      	mov	r3, r7
 800ae8c:	4618      	mov	r0, r3
 800ae8e:	f7ff ff6b 	bl	800ad68 <prvSampleTimeNow>
 800ae92:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	2b09      	cmp	r3, #9
 800ae98:	f200 8097 	bhi.w	800afca <prvProcessReceivedCommands+0x19e>
 800ae9c:	a201      	add	r2, pc, #4	; (adr r2, 800aea4 <prvProcessReceivedCommands+0x78>)
 800ae9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aea2:	bf00      	nop
 800aea4:	0800aecd 	.word	0x0800aecd
 800aea8:	0800aecd 	.word	0x0800aecd
 800aeac:	0800aecd 	.word	0x0800aecd
 800aeb0:	0800af41 	.word	0x0800af41
 800aeb4:	0800af55 	.word	0x0800af55
 800aeb8:	0800af9f 	.word	0x0800af9f
 800aebc:	0800aecd 	.word	0x0800aecd
 800aec0:	0800aecd 	.word	0x0800aecd
 800aec4:	0800af41 	.word	0x0800af41
 800aec8:	0800af55 	.word	0x0800af55
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800aecc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aece:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800aed2:	f043 0301 	orr.w	r3, r3, #1
 800aed6:	b2da      	uxtb	r2, r3
 800aed8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aeda:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800aede:	68ba      	ldr	r2, [r7, #8]
 800aee0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aee2:	699b      	ldr	r3, [r3, #24]
 800aee4:	18d1      	adds	r1, r2, r3
 800aee6:	68bb      	ldr	r3, [r7, #8]
 800aee8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800aeea:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800aeec:	f7ff ff5c 	bl	800ada8 <prvInsertTimerInActiveList>
 800aef0:	4603      	mov	r3, r0
 800aef2:	2b00      	cmp	r3, #0
 800aef4:	d069      	beq.n	800afca <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800aef6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aef8:	6a1b      	ldr	r3, [r3, #32]
 800aefa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800aefc:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800aefe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af00:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800af04:	f003 0304 	and.w	r3, r3, #4
 800af08:	2b00      	cmp	r3, #0
 800af0a:	d05e      	beq.n	800afca <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800af0c:	68ba      	ldr	r2, [r7, #8]
 800af0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af10:	699b      	ldr	r3, [r3, #24]
 800af12:	441a      	add	r2, r3
 800af14:	2300      	movs	r3, #0
 800af16:	9300      	str	r3, [sp, #0]
 800af18:	2300      	movs	r3, #0
 800af1a:	2100      	movs	r1, #0
 800af1c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800af1e:	f7ff fe05 	bl	800ab2c <xTimerGenericCommand>
 800af22:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800af24:	6a3b      	ldr	r3, [r7, #32]
 800af26:	2b00      	cmp	r3, #0
 800af28:	d14f      	bne.n	800afca <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800af2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af2e:	f383 8811 	msr	BASEPRI, r3
 800af32:	f3bf 8f6f 	isb	sy
 800af36:	f3bf 8f4f 	dsb	sy
 800af3a:	61bb      	str	r3, [r7, #24]
}
 800af3c:	bf00      	nop
 800af3e:	e7fe      	b.n	800af3e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800af40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af42:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800af46:	f023 0301 	bic.w	r3, r3, #1
 800af4a:	b2da      	uxtb	r2, r3
 800af4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af4e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800af52:	e03a      	b.n	800afca <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800af54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af56:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800af5a:	f043 0301 	orr.w	r3, r3, #1
 800af5e:	b2da      	uxtb	r2, r3
 800af60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af62:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800af66:	68ba      	ldr	r2, [r7, #8]
 800af68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af6a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800af6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af6e:	699b      	ldr	r3, [r3, #24]
 800af70:	2b00      	cmp	r3, #0
 800af72:	d10a      	bne.n	800af8a <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800af74:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af78:	f383 8811 	msr	BASEPRI, r3
 800af7c:	f3bf 8f6f 	isb	sy
 800af80:	f3bf 8f4f 	dsb	sy
 800af84:	617b      	str	r3, [r7, #20]
}
 800af86:	bf00      	nop
 800af88:	e7fe      	b.n	800af88 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800af8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af8c:	699a      	ldr	r2, [r3, #24]
 800af8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af90:	18d1      	adds	r1, r2, r3
 800af92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af94:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800af96:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800af98:	f7ff ff06 	bl	800ada8 <prvInsertTimerInActiveList>
					break;
 800af9c:	e015      	b.n	800afca <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800af9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800afa0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800afa4:	f003 0302 	and.w	r3, r3, #2
 800afa8:	2b00      	cmp	r3, #0
 800afaa:	d103      	bne.n	800afb4 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800afac:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800afae:	f000 fbdf 	bl	800b770 <vPortFree>
 800afb2:	e00a      	b.n	800afca <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800afb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800afb6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800afba:	f023 0301 	bic.w	r3, r3, #1
 800afbe:	b2da      	uxtb	r2, r3
 800afc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800afc2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800afc6:	e000      	b.n	800afca <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800afc8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800afca:	4b08      	ldr	r3, [pc, #32]	; (800afec <prvProcessReceivedCommands+0x1c0>)
 800afcc:	681b      	ldr	r3, [r3, #0]
 800afce:	1d39      	adds	r1, r7, #4
 800afd0:	2200      	movs	r2, #0
 800afd2:	4618      	mov	r0, r3
 800afd4:	f7fe f870 	bl	80090b8 <xQueueReceive>
 800afd8:	4603      	mov	r3, r0
 800afda:	2b00      	cmp	r3, #0
 800afdc:	f47f af2a 	bne.w	800ae34 <prvProcessReceivedCommands+0x8>
	}
}
 800afe0:	bf00      	nop
 800afe2:	bf00      	nop
 800afe4:	3730      	adds	r7, #48	; 0x30
 800afe6:	46bd      	mov	sp, r7
 800afe8:	bd80      	pop	{r7, pc}
 800afea:	bf00      	nop
 800afec:	20001580 	.word	0x20001580

0800aff0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800aff0:	b580      	push	{r7, lr}
 800aff2:	b088      	sub	sp, #32
 800aff4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800aff6:	e048      	b.n	800b08a <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800aff8:	4b2d      	ldr	r3, [pc, #180]	; (800b0b0 <prvSwitchTimerLists+0xc0>)
 800affa:	681b      	ldr	r3, [r3, #0]
 800affc:	68db      	ldr	r3, [r3, #12]
 800affe:	681b      	ldr	r3, [r3, #0]
 800b000:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b002:	4b2b      	ldr	r3, [pc, #172]	; (800b0b0 <prvSwitchTimerLists+0xc0>)
 800b004:	681b      	ldr	r3, [r3, #0]
 800b006:	68db      	ldr	r3, [r3, #12]
 800b008:	68db      	ldr	r3, [r3, #12]
 800b00a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b00c:	68fb      	ldr	r3, [r7, #12]
 800b00e:	3304      	adds	r3, #4
 800b010:	4618      	mov	r0, r3
 800b012:	f7fd fd4f 	bl	8008ab4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b016:	68fb      	ldr	r3, [r7, #12]
 800b018:	6a1b      	ldr	r3, [r3, #32]
 800b01a:	68f8      	ldr	r0, [r7, #12]
 800b01c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b01e:	68fb      	ldr	r3, [r7, #12]
 800b020:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b024:	f003 0304 	and.w	r3, r3, #4
 800b028:	2b00      	cmp	r3, #0
 800b02a:	d02e      	beq.n	800b08a <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800b02c:	68fb      	ldr	r3, [r7, #12]
 800b02e:	699b      	ldr	r3, [r3, #24]
 800b030:	693a      	ldr	r2, [r7, #16]
 800b032:	4413      	add	r3, r2
 800b034:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800b036:	68ba      	ldr	r2, [r7, #8]
 800b038:	693b      	ldr	r3, [r7, #16]
 800b03a:	429a      	cmp	r2, r3
 800b03c:	d90e      	bls.n	800b05c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800b03e:	68fb      	ldr	r3, [r7, #12]
 800b040:	68ba      	ldr	r2, [r7, #8]
 800b042:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b044:	68fb      	ldr	r3, [r7, #12]
 800b046:	68fa      	ldr	r2, [r7, #12]
 800b048:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b04a:	4b19      	ldr	r3, [pc, #100]	; (800b0b0 <prvSwitchTimerLists+0xc0>)
 800b04c:	681a      	ldr	r2, [r3, #0]
 800b04e:	68fb      	ldr	r3, [r7, #12]
 800b050:	3304      	adds	r3, #4
 800b052:	4619      	mov	r1, r3
 800b054:	4610      	mov	r0, r2
 800b056:	f7fd fcf4 	bl	8008a42 <vListInsert>
 800b05a:	e016      	b.n	800b08a <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b05c:	2300      	movs	r3, #0
 800b05e:	9300      	str	r3, [sp, #0]
 800b060:	2300      	movs	r3, #0
 800b062:	693a      	ldr	r2, [r7, #16]
 800b064:	2100      	movs	r1, #0
 800b066:	68f8      	ldr	r0, [r7, #12]
 800b068:	f7ff fd60 	bl	800ab2c <xTimerGenericCommand>
 800b06c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	2b00      	cmp	r3, #0
 800b072:	d10a      	bne.n	800b08a <prvSwitchTimerLists+0x9a>
	__asm volatile
 800b074:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b078:	f383 8811 	msr	BASEPRI, r3
 800b07c:	f3bf 8f6f 	isb	sy
 800b080:	f3bf 8f4f 	dsb	sy
 800b084:	603b      	str	r3, [r7, #0]
}
 800b086:	bf00      	nop
 800b088:	e7fe      	b.n	800b088 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b08a:	4b09      	ldr	r3, [pc, #36]	; (800b0b0 <prvSwitchTimerLists+0xc0>)
 800b08c:	681b      	ldr	r3, [r3, #0]
 800b08e:	681b      	ldr	r3, [r3, #0]
 800b090:	2b00      	cmp	r3, #0
 800b092:	d1b1      	bne.n	800aff8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800b094:	4b06      	ldr	r3, [pc, #24]	; (800b0b0 <prvSwitchTimerLists+0xc0>)
 800b096:	681b      	ldr	r3, [r3, #0]
 800b098:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800b09a:	4b06      	ldr	r3, [pc, #24]	; (800b0b4 <prvSwitchTimerLists+0xc4>)
 800b09c:	681b      	ldr	r3, [r3, #0]
 800b09e:	4a04      	ldr	r2, [pc, #16]	; (800b0b0 <prvSwitchTimerLists+0xc0>)
 800b0a0:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800b0a2:	4a04      	ldr	r2, [pc, #16]	; (800b0b4 <prvSwitchTimerLists+0xc4>)
 800b0a4:	697b      	ldr	r3, [r7, #20]
 800b0a6:	6013      	str	r3, [r2, #0]
}
 800b0a8:	bf00      	nop
 800b0aa:	3718      	adds	r7, #24
 800b0ac:	46bd      	mov	sp, r7
 800b0ae:	bd80      	pop	{r7, pc}
 800b0b0:	20001578 	.word	0x20001578
 800b0b4:	2000157c 	.word	0x2000157c

0800b0b8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800b0b8:	b580      	push	{r7, lr}
 800b0ba:	b082      	sub	sp, #8
 800b0bc:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800b0be:	f000 f969 	bl	800b394 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800b0c2:	4b15      	ldr	r3, [pc, #84]	; (800b118 <prvCheckForValidListAndQueue+0x60>)
 800b0c4:	681b      	ldr	r3, [r3, #0]
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	d120      	bne.n	800b10c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800b0ca:	4814      	ldr	r0, [pc, #80]	; (800b11c <prvCheckForValidListAndQueue+0x64>)
 800b0cc:	f7fd fc68 	bl	80089a0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800b0d0:	4813      	ldr	r0, [pc, #76]	; (800b120 <prvCheckForValidListAndQueue+0x68>)
 800b0d2:	f7fd fc65 	bl	80089a0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800b0d6:	4b13      	ldr	r3, [pc, #76]	; (800b124 <prvCheckForValidListAndQueue+0x6c>)
 800b0d8:	4a10      	ldr	r2, [pc, #64]	; (800b11c <prvCheckForValidListAndQueue+0x64>)
 800b0da:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800b0dc:	4b12      	ldr	r3, [pc, #72]	; (800b128 <prvCheckForValidListAndQueue+0x70>)
 800b0de:	4a10      	ldr	r2, [pc, #64]	; (800b120 <prvCheckForValidListAndQueue+0x68>)
 800b0e0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800b0e2:	2300      	movs	r3, #0
 800b0e4:	9300      	str	r3, [sp, #0]
 800b0e6:	4b11      	ldr	r3, [pc, #68]	; (800b12c <prvCheckForValidListAndQueue+0x74>)
 800b0e8:	4a11      	ldr	r2, [pc, #68]	; (800b130 <prvCheckForValidListAndQueue+0x78>)
 800b0ea:	2110      	movs	r1, #16
 800b0ec:	200a      	movs	r0, #10
 800b0ee:	f7fd fd73 	bl	8008bd8 <xQueueGenericCreateStatic>
 800b0f2:	4603      	mov	r3, r0
 800b0f4:	4a08      	ldr	r2, [pc, #32]	; (800b118 <prvCheckForValidListAndQueue+0x60>)
 800b0f6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800b0f8:	4b07      	ldr	r3, [pc, #28]	; (800b118 <prvCheckForValidListAndQueue+0x60>)
 800b0fa:	681b      	ldr	r3, [r3, #0]
 800b0fc:	2b00      	cmp	r3, #0
 800b0fe:	d005      	beq.n	800b10c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800b100:	4b05      	ldr	r3, [pc, #20]	; (800b118 <prvCheckForValidListAndQueue+0x60>)
 800b102:	681b      	ldr	r3, [r3, #0]
 800b104:	490b      	ldr	r1, [pc, #44]	; (800b134 <prvCheckForValidListAndQueue+0x7c>)
 800b106:	4618      	mov	r0, r3
 800b108:	f7fe fa46 	bl	8009598 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b10c:	f000 f972 	bl	800b3f4 <vPortExitCritical>
}
 800b110:	bf00      	nop
 800b112:	46bd      	mov	sp, r7
 800b114:	bd80      	pop	{r7, pc}
 800b116:	bf00      	nop
 800b118:	20001580 	.word	0x20001580
 800b11c:	20001550 	.word	0x20001550
 800b120:	20001564 	.word	0x20001564
 800b124:	20001578 	.word	0x20001578
 800b128:	2000157c 	.word	0x2000157c
 800b12c:	2000162c 	.word	0x2000162c
 800b130:	2000158c 	.word	0x2000158c
 800b134:	0800d324 	.word	0x0800d324

0800b138 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800b138:	b480      	push	{r7}
 800b13a:	b085      	sub	sp, #20
 800b13c:	af00      	add	r7, sp, #0
 800b13e:	60f8      	str	r0, [r7, #12]
 800b140:	60b9      	str	r1, [r7, #8]
 800b142:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800b144:	68fb      	ldr	r3, [r7, #12]
 800b146:	3b04      	subs	r3, #4
 800b148:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800b14a:	68fb      	ldr	r3, [r7, #12]
 800b14c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800b150:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b152:	68fb      	ldr	r3, [r7, #12]
 800b154:	3b04      	subs	r3, #4
 800b156:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800b158:	68bb      	ldr	r3, [r7, #8]
 800b15a:	f023 0201 	bic.w	r2, r3, #1
 800b15e:	68fb      	ldr	r3, [r7, #12]
 800b160:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b162:	68fb      	ldr	r3, [r7, #12]
 800b164:	3b04      	subs	r3, #4
 800b166:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800b168:	4a0c      	ldr	r2, [pc, #48]	; (800b19c <pxPortInitialiseStack+0x64>)
 800b16a:	68fb      	ldr	r3, [r7, #12]
 800b16c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800b16e:	68fb      	ldr	r3, [r7, #12]
 800b170:	3b14      	subs	r3, #20
 800b172:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800b174:	687a      	ldr	r2, [r7, #4]
 800b176:	68fb      	ldr	r3, [r7, #12]
 800b178:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800b17a:	68fb      	ldr	r3, [r7, #12]
 800b17c:	3b04      	subs	r3, #4
 800b17e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800b180:	68fb      	ldr	r3, [r7, #12]
 800b182:	f06f 0202 	mvn.w	r2, #2
 800b186:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800b188:	68fb      	ldr	r3, [r7, #12]
 800b18a:	3b20      	subs	r3, #32
 800b18c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800b18e:	68fb      	ldr	r3, [r7, #12]
}
 800b190:	4618      	mov	r0, r3
 800b192:	3714      	adds	r7, #20
 800b194:	46bd      	mov	sp, r7
 800b196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b19a:	4770      	bx	lr
 800b19c:	0800b1a1 	.word	0x0800b1a1

0800b1a0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800b1a0:	b480      	push	{r7}
 800b1a2:	b085      	sub	sp, #20
 800b1a4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800b1a6:	2300      	movs	r3, #0
 800b1a8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800b1aa:	4b12      	ldr	r3, [pc, #72]	; (800b1f4 <prvTaskExitError+0x54>)
 800b1ac:	681b      	ldr	r3, [r3, #0]
 800b1ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b1b2:	d00a      	beq.n	800b1ca <prvTaskExitError+0x2a>
	__asm volatile
 800b1b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1b8:	f383 8811 	msr	BASEPRI, r3
 800b1bc:	f3bf 8f6f 	isb	sy
 800b1c0:	f3bf 8f4f 	dsb	sy
 800b1c4:	60fb      	str	r3, [r7, #12]
}
 800b1c6:	bf00      	nop
 800b1c8:	e7fe      	b.n	800b1c8 <prvTaskExitError+0x28>
	__asm volatile
 800b1ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1ce:	f383 8811 	msr	BASEPRI, r3
 800b1d2:	f3bf 8f6f 	isb	sy
 800b1d6:	f3bf 8f4f 	dsb	sy
 800b1da:	60bb      	str	r3, [r7, #8]
}
 800b1dc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800b1de:	bf00      	nop
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	2b00      	cmp	r3, #0
 800b1e4:	d0fc      	beq.n	800b1e0 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800b1e6:	bf00      	nop
 800b1e8:	bf00      	nop
 800b1ea:	3714      	adds	r7, #20
 800b1ec:	46bd      	mov	sp, r7
 800b1ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1f2:	4770      	bx	lr
 800b1f4:	20000040 	.word	0x20000040
	...

0800b200 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800b200:	4b07      	ldr	r3, [pc, #28]	; (800b220 <pxCurrentTCBConst2>)
 800b202:	6819      	ldr	r1, [r3, #0]
 800b204:	6808      	ldr	r0, [r1, #0]
 800b206:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b20a:	f380 8809 	msr	PSP, r0
 800b20e:	f3bf 8f6f 	isb	sy
 800b212:	f04f 0000 	mov.w	r0, #0
 800b216:	f380 8811 	msr	BASEPRI, r0
 800b21a:	4770      	bx	lr
 800b21c:	f3af 8000 	nop.w

0800b220 <pxCurrentTCBConst2>:
 800b220:	20001048 	.word	0x20001048
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800b224:	bf00      	nop
 800b226:	bf00      	nop

0800b228 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800b228:	4808      	ldr	r0, [pc, #32]	; (800b24c <prvPortStartFirstTask+0x24>)
 800b22a:	6800      	ldr	r0, [r0, #0]
 800b22c:	6800      	ldr	r0, [r0, #0]
 800b22e:	f380 8808 	msr	MSP, r0
 800b232:	f04f 0000 	mov.w	r0, #0
 800b236:	f380 8814 	msr	CONTROL, r0
 800b23a:	b662      	cpsie	i
 800b23c:	b661      	cpsie	f
 800b23e:	f3bf 8f4f 	dsb	sy
 800b242:	f3bf 8f6f 	isb	sy
 800b246:	df00      	svc	0
 800b248:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800b24a:	bf00      	nop
 800b24c:	e000ed08 	.word	0xe000ed08

0800b250 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800b250:	b580      	push	{r7, lr}
 800b252:	b086      	sub	sp, #24
 800b254:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800b256:	4b46      	ldr	r3, [pc, #280]	; (800b370 <xPortStartScheduler+0x120>)
 800b258:	681b      	ldr	r3, [r3, #0]
 800b25a:	4a46      	ldr	r2, [pc, #280]	; (800b374 <xPortStartScheduler+0x124>)
 800b25c:	4293      	cmp	r3, r2
 800b25e:	d10a      	bne.n	800b276 <xPortStartScheduler+0x26>
	__asm volatile
 800b260:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b264:	f383 8811 	msr	BASEPRI, r3
 800b268:	f3bf 8f6f 	isb	sy
 800b26c:	f3bf 8f4f 	dsb	sy
 800b270:	613b      	str	r3, [r7, #16]
}
 800b272:	bf00      	nop
 800b274:	e7fe      	b.n	800b274 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800b276:	4b3e      	ldr	r3, [pc, #248]	; (800b370 <xPortStartScheduler+0x120>)
 800b278:	681b      	ldr	r3, [r3, #0]
 800b27a:	4a3f      	ldr	r2, [pc, #252]	; (800b378 <xPortStartScheduler+0x128>)
 800b27c:	4293      	cmp	r3, r2
 800b27e:	d10a      	bne.n	800b296 <xPortStartScheduler+0x46>
	__asm volatile
 800b280:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b284:	f383 8811 	msr	BASEPRI, r3
 800b288:	f3bf 8f6f 	isb	sy
 800b28c:	f3bf 8f4f 	dsb	sy
 800b290:	60fb      	str	r3, [r7, #12]
}
 800b292:	bf00      	nop
 800b294:	e7fe      	b.n	800b294 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800b296:	4b39      	ldr	r3, [pc, #228]	; (800b37c <xPortStartScheduler+0x12c>)
 800b298:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800b29a:	697b      	ldr	r3, [r7, #20]
 800b29c:	781b      	ldrb	r3, [r3, #0]
 800b29e:	b2db      	uxtb	r3, r3
 800b2a0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800b2a2:	697b      	ldr	r3, [r7, #20]
 800b2a4:	22ff      	movs	r2, #255	; 0xff
 800b2a6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800b2a8:	697b      	ldr	r3, [r7, #20]
 800b2aa:	781b      	ldrb	r3, [r3, #0]
 800b2ac:	b2db      	uxtb	r3, r3
 800b2ae:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b2b0:	78fb      	ldrb	r3, [r7, #3]
 800b2b2:	b2db      	uxtb	r3, r3
 800b2b4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800b2b8:	b2da      	uxtb	r2, r3
 800b2ba:	4b31      	ldr	r3, [pc, #196]	; (800b380 <xPortStartScheduler+0x130>)
 800b2bc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800b2be:	4b31      	ldr	r3, [pc, #196]	; (800b384 <xPortStartScheduler+0x134>)
 800b2c0:	2207      	movs	r2, #7
 800b2c2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b2c4:	e009      	b.n	800b2da <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800b2c6:	4b2f      	ldr	r3, [pc, #188]	; (800b384 <xPortStartScheduler+0x134>)
 800b2c8:	681b      	ldr	r3, [r3, #0]
 800b2ca:	3b01      	subs	r3, #1
 800b2cc:	4a2d      	ldr	r2, [pc, #180]	; (800b384 <xPortStartScheduler+0x134>)
 800b2ce:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800b2d0:	78fb      	ldrb	r3, [r7, #3]
 800b2d2:	b2db      	uxtb	r3, r3
 800b2d4:	005b      	lsls	r3, r3, #1
 800b2d6:	b2db      	uxtb	r3, r3
 800b2d8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b2da:	78fb      	ldrb	r3, [r7, #3]
 800b2dc:	b2db      	uxtb	r3, r3
 800b2de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b2e2:	2b80      	cmp	r3, #128	; 0x80
 800b2e4:	d0ef      	beq.n	800b2c6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800b2e6:	4b27      	ldr	r3, [pc, #156]	; (800b384 <xPortStartScheduler+0x134>)
 800b2e8:	681b      	ldr	r3, [r3, #0]
 800b2ea:	f1c3 0307 	rsb	r3, r3, #7
 800b2ee:	2b04      	cmp	r3, #4
 800b2f0:	d00a      	beq.n	800b308 <xPortStartScheduler+0xb8>
	__asm volatile
 800b2f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2f6:	f383 8811 	msr	BASEPRI, r3
 800b2fa:	f3bf 8f6f 	isb	sy
 800b2fe:	f3bf 8f4f 	dsb	sy
 800b302:	60bb      	str	r3, [r7, #8]
}
 800b304:	bf00      	nop
 800b306:	e7fe      	b.n	800b306 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800b308:	4b1e      	ldr	r3, [pc, #120]	; (800b384 <xPortStartScheduler+0x134>)
 800b30a:	681b      	ldr	r3, [r3, #0]
 800b30c:	021b      	lsls	r3, r3, #8
 800b30e:	4a1d      	ldr	r2, [pc, #116]	; (800b384 <xPortStartScheduler+0x134>)
 800b310:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800b312:	4b1c      	ldr	r3, [pc, #112]	; (800b384 <xPortStartScheduler+0x134>)
 800b314:	681b      	ldr	r3, [r3, #0]
 800b316:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800b31a:	4a1a      	ldr	r2, [pc, #104]	; (800b384 <xPortStartScheduler+0x134>)
 800b31c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	b2da      	uxtb	r2, r3
 800b322:	697b      	ldr	r3, [r7, #20]
 800b324:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800b326:	4b18      	ldr	r3, [pc, #96]	; (800b388 <xPortStartScheduler+0x138>)
 800b328:	681b      	ldr	r3, [r3, #0]
 800b32a:	4a17      	ldr	r2, [pc, #92]	; (800b388 <xPortStartScheduler+0x138>)
 800b32c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800b330:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800b332:	4b15      	ldr	r3, [pc, #84]	; (800b388 <xPortStartScheduler+0x138>)
 800b334:	681b      	ldr	r3, [r3, #0]
 800b336:	4a14      	ldr	r2, [pc, #80]	; (800b388 <xPortStartScheduler+0x138>)
 800b338:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800b33c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800b33e:	f000 f8dd 	bl	800b4fc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800b342:	4b12      	ldr	r3, [pc, #72]	; (800b38c <xPortStartScheduler+0x13c>)
 800b344:	2200      	movs	r2, #0
 800b346:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800b348:	f000 f8fc 	bl	800b544 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800b34c:	4b10      	ldr	r3, [pc, #64]	; (800b390 <xPortStartScheduler+0x140>)
 800b34e:	681b      	ldr	r3, [r3, #0]
 800b350:	4a0f      	ldr	r2, [pc, #60]	; (800b390 <xPortStartScheduler+0x140>)
 800b352:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800b356:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800b358:	f7ff ff66 	bl	800b228 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800b35c:	f7fe fe2a 	bl	8009fb4 <vTaskSwitchContext>
	prvTaskExitError();
 800b360:	f7ff ff1e 	bl	800b1a0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800b364:	2300      	movs	r3, #0
}
 800b366:	4618      	mov	r0, r3
 800b368:	3718      	adds	r7, #24
 800b36a:	46bd      	mov	sp, r7
 800b36c:	bd80      	pop	{r7, pc}
 800b36e:	bf00      	nop
 800b370:	e000ed00 	.word	0xe000ed00
 800b374:	410fc271 	.word	0x410fc271
 800b378:	410fc270 	.word	0x410fc270
 800b37c:	e000e400 	.word	0xe000e400
 800b380:	2000167c 	.word	0x2000167c
 800b384:	20001680 	.word	0x20001680
 800b388:	e000ed20 	.word	0xe000ed20
 800b38c:	20000040 	.word	0x20000040
 800b390:	e000ef34 	.word	0xe000ef34

0800b394 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800b394:	b480      	push	{r7}
 800b396:	b083      	sub	sp, #12
 800b398:	af00      	add	r7, sp, #0
	__asm volatile
 800b39a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b39e:	f383 8811 	msr	BASEPRI, r3
 800b3a2:	f3bf 8f6f 	isb	sy
 800b3a6:	f3bf 8f4f 	dsb	sy
 800b3aa:	607b      	str	r3, [r7, #4]
}
 800b3ac:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800b3ae:	4b0f      	ldr	r3, [pc, #60]	; (800b3ec <vPortEnterCritical+0x58>)
 800b3b0:	681b      	ldr	r3, [r3, #0]
 800b3b2:	3301      	adds	r3, #1
 800b3b4:	4a0d      	ldr	r2, [pc, #52]	; (800b3ec <vPortEnterCritical+0x58>)
 800b3b6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800b3b8:	4b0c      	ldr	r3, [pc, #48]	; (800b3ec <vPortEnterCritical+0x58>)
 800b3ba:	681b      	ldr	r3, [r3, #0]
 800b3bc:	2b01      	cmp	r3, #1
 800b3be:	d10f      	bne.n	800b3e0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800b3c0:	4b0b      	ldr	r3, [pc, #44]	; (800b3f0 <vPortEnterCritical+0x5c>)
 800b3c2:	681b      	ldr	r3, [r3, #0]
 800b3c4:	b2db      	uxtb	r3, r3
 800b3c6:	2b00      	cmp	r3, #0
 800b3c8:	d00a      	beq.n	800b3e0 <vPortEnterCritical+0x4c>
	__asm volatile
 800b3ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3ce:	f383 8811 	msr	BASEPRI, r3
 800b3d2:	f3bf 8f6f 	isb	sy
 800b3d6:	f3bf 8f4f 	dsb	sy
 800b3da:	603b      	str	r3, [r7, #0]
}
 800b3dc:	bf00      	nop
 800b3de:	e7fe      	b.n	800b3de <vPortEnterCritical+0x4a>
	}
}
 800b3e0:	bf00      	nop
 800b3e2:	370c      	adds	r7, #12
 800b3e4:	46bd      	mov	sp, r7
 800b3e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3ea:	4770      	bx	lr
 800b3ec:	20000040 	.word	0x20000040
 800b3f0:	e000ed04 	.word	0xe000ed04

0800b3f4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800b3f4:	b480      	push	{r7}
 800b3f6:	b083      	sub	sp, #12
 800b3f8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800b3fa:	4b12      	ldr	r3, [pc, #72]	; (800b444 <vPortExitCritical+0x50>)
 800b3fc:	681b      	ldr	r3, [r3, #0]
 800b3fe:	2b00      	cmp	r3, #0
 800b400:	d10a      	bne.n	800b418 <vPortExitCritical+0x24>
	__asm volatile
 800b402:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b406:	f383 8811 	msr	BASEPRI, r3
 800b40a:	f3bf 8f6f 	isb	sy
 800b40e:	f3bf 8f4f 	dsb	sy
 800b412:	607b      	str	r3, [r7, #4]
}
 800b414:	bf00      	nop
 800b416:	e7fe      	b.n	800b416 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800b418:	4b0a      	ldr	r3, [pc, #40]	; (800b444 <vPortExitCritical+0x50>)
 800b41a:	681b      	ldr	r3, [r3, #0]
 800b41c:	3b01      	subs	r3, #1
 800b41e:	4a09      	ldr	r2, [pc, #36]	; (800b444 <vPortExitCritical+0x50>)
 800b420:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800b422:	4b08      	ldr	r3, [pc, #32]	; (800b444 <vPortExitCritical+0x50>)
 800b424:	681b      	ldr	r3, [r3, #0]
 800b426:	2b00      	cmp	r3, #0
 800b428:	d105      	bne.n	800b436 <vPortExitCritical+0x42>
 800b42a:	2300      	movs	r3, #0
 800b42c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b42e:	683b      	ldr	r3, [r7, #0]
 800b430:	f383 8811 	msr	BASEPRI, r3
}
 800b434:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800b436:	bf00      	nop
 800b438:	370c      	adds	r7, #12
 800b43a:	46bd      	mov	sp, r7
 800b43c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b440:	4770      	bx	lr
 800b442:	bf00      	nop
 800b444:	20000040 	.word	0x20000040
	...

0800b450 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800b450:	f3ef 8009 	mrs	r0, PSP
 800b454:	f3bf 8f6f 	isb	sy
 800b458:	4b15      	ldr	r3, [pc, #84]	; (800b4b0 <pxCurrentTCBConst>)
 800b45a:	681a      	ldr	r2, [r3, #0]
 800b45c:	f01e 0f10 	tst.w	lr, #16
 800b460:	bf08      	it	eq
 800b462:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800b466:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b46a:	6010      	str	r0, [r2, #0]
 800b46c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800b470:	f04f 0050 	mov.w	r0, #80	; 0x50
 800b474:	f380 8811 	msr	BASEPRI, r0
 800b478:	f3bf 8f4f 	dsb	sy
 800b47c:	f3bf 8f6f 	isb	sy
 800b480:	f7fe fd98 	bl	8009fb4 <vTaskSwitchContext>
 800b484:	f04f 0000 	mov.w	r0, #0
 800b488:	f380 8811 	msr	BASEPRI, r0
 800b48c:	bc09      	pop	{r0, r3}
 800b48e:	6819      	ldr	r1, [r3, #0]
 800b490:	6808      	ldr	r0, [r1, #0]
 800b492:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b496:	f01e 0f10 	tst.w	lr, #16
 800b49a:	bf08      	it	eq
 800b49c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800b4a0:	f380 8809 	msr	PSP, r0
 800b4a4:	f3bf 8f6f 	isb	sy
 800b4a8:	4770      	bx	lr
 800b4aa:	bf00      	nop
 800b4ac:	f3af 8000 	nop.w

0800b4b0 <pxCurrentTCBConst>:
 800b4b0:	20001048 	.word	0x20001048
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800b4b4:	bf00      	nop
 800b4b6:	bf00      	nop

0800b4b8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800b4b8:	b580      	push	{r7, lr}
 800b4ba:	b082      	sub	sp, #8
 800b4bc:	af00      	add	r7, sp, #0
	__asm volatile
 800b4be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4c2:	f383 8811 	msr	BASEPRI, r3
 800b4c6:	f3bf 8f6f 	isb	sy
 800b4ca:	f3bf 8f4f 	dsb	sy
 800b4ce:	607b      	str	r3, [r7, #4]
}
 800b4d0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800b4d2:	f7fe fcb5 	bl	8009e40 <xTaskIncrementTick>
 800b4d6:	4603      	mov	r3, r0
 800b4d8:	2b00      	cmp	r3, #0
 800b4da:	d003      	beq.n	800b4e4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b4dc:	4b06      	ldr	r3, [pc, #24]	; (800b4f8 <xPortSysTickHandler+0x40>)
 800b4de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b4e2:	601a      	str	r2, [r3, #0]
 800b4e4:	2300      	movs	r3, #0
 800b4e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b4e8:	683b      	ldr	r3, [r7, #0]
 800b4ea:	f383 8811 	msr	BASEPRI, r3
}
 800b4ee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800b4f0:	bf00      	nop
 800b4f2:	3708      	adds	r7, #8
 800b4f4:	46bd      	mov	sp, r7
 800b4f6:	bd80      	pop	{r7, pc}
 800b4f8:	e000ed04 	.word	0xe000ed04

0800b4fc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800b4fc:	b480      	push	{r7}
 800b4fe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800b500:	4b0b      	ldr	r3, [pc, #44]	; (800b530 <vPortSetupTimerInterrupt+0x34>)
 800b502:	2200      	movs	r2, #0
 800b504:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b506:	4b0b      	ldr	r3, [pc, #44]	; (800b534 <vPortSetupTimerInterrupt+0x38>)
 800b508:	2200      	movs	r2, #0
 800b50a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b50c:	4b0a      	ldr	r3, [pc, #40]	; (800b538 <vPortSetupTimerInterrupt+0x3c>)
 800b50e:	681b      	ldr	r3, [r3, #0]
 800b510:	4a0a      	ldr	r2, [pc, #40]	; (800b53c <vPortSetupTimerInterrupt+0x40>)
 800b512:	fba2 2303 	umull	r2, r3, r2, r3
 800b516:	099b      	lsrs	r3, r3, #6
 800b518:	4a09      	ldr	r2, [pc, #36]	; (800b540 <vPortSetupTimerInterrupt+0x44>)
 800b51a:	3b01      	subs	r3, #1
 800b51c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800b51e:	4b04      	ldr	r3, [pc, #16]	; (800b530 <vPortSetupTimerInterrupt+0x34>)
 800b520:	2207      	movs	r2, #7
 800b522:	601a      	str	r2, [r3, #0]
}
 800b524:	bf00      	nop
 800b526:	46bd      	mov	sp, r7
 800b528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b52c:	4770      	bx	lr
 800b52e:	bf00      	nop
 800b530:	e000e010 	.word	0xe000e010
 800b534:	e000e018 	.word	0xe000e018
 800b538:	20000000 	.word	0x20000000
 800b53c:	10624dd3 	.word	0x10624dd3
 800b540:	e000e014 	.word	0xe000e014

0800b544 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800b544:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800b554 <vPortEnableVFP+0x10>
 800b548:	6801      	ldr	r1, [r0, #0]
 800b54a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800b54e:	6001      	str	r1, [r0, #0]
 800b550:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800b552:	bf00      	nop
 800b554:	e000ed88 	.word	0xe000ed88

0800b558 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800b558:	b480      	push	{r7}
 800b55a:	b085      	sub	sp, #20
 800b55c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800b55e:	f3ef 8305 	mrs	r3, IPSR
 800b562:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800b564:	68fb      	ldr	r3, [r7, #12]
 800b566:	2b0f      	cmp	r3, #15
 800b568:	d914      	bls.n	800b594 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800b56a:	4a17      	ldr	r2, [pc, #92]	; (800b5c8 <vPortValidateInterruptPriority+0x70>)
 800b56c:	68fb      	ldr	r3, [r7, #12]
 800b56e:	4413      	add	r3, r2
 800b570:	781b      	ldrb	r3, [r3, #0]
 800b572:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800b574:	4b15      	ldr	r3, [pc, #84]	; (800b5cc <vPortValidateInterruptPriority+0x74>)
 800b576:	781b      	ldrb	r3, [r3, #0]
 800b578:	7afa      	ldrb	r2, [r7, #11]
 800b57a:	429a      	cmp	r2, r3
 800b57c:	d20a      	bcs.n	800b594 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800b57e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b582:	f383 8811 	msr	BASEPRI, r3
 800b586:	f3bf 8f6f 	isb	sy
 800b58a:	f3bf 8f4f 	dsb	sy
 800b58e:	607b      	str	r3, [r7, #4]
}
 800b590:	bf00      	nop
 800b592:	e7fe      	b.n	800b592 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800b594:	4b0e      	ldr	r3, [pc, #56]	; (800b5d0 <vPortValidateInterruptPriority+0x78>)
 800b596:	681b      	ldr	r3, [r3, #0]
 800b598:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800b59c:	4b0d      	ldr	r3, [pc, #52]	; (800b5d4 <vPortValidateInterruptPriority+0x7c>)
 800b59e:	681b      	ldr	r3, [r3, #0]
 800b5a0:	429a      	cmp	r2, r3
 800b5a2:	d90a      	bls.n	800b5ba <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800b5a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5a8:	f383 8811 	msr	BASEPRI, r3
 800b5ac:	f3bf 8f6f 	isb	sy
 800b5b0:	f3bf 8f4f 	dsb	sy
 800b5b4:	603b      	str	r3, [r7, #0]
}
 800b5b6:	bf00      	nop
 800b5b8:	e7fe      	b.n	800b5b8 <vPortValidateInterruptPriority+0x60>
	}
 800b5ba:	bf00      	nop
 800b5bc:	3714      	adds	r7, #20
 800b5be:	46bd      	mov	sp, r7
 800b5c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5c4:	4770      	bx	lr
 800b5c6:	bf00      	nop
 800b5c8:	e000e3f0 	.word	0xe000e3f0
 800b5cc:	2000167c 	.word	0x2000167c
 800b5d0:	e000ed0c 	.word	0xe000ed0c
 800b5d4:	20001680 	.word	0x20001680

0800b5d8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800b5d8:	b580      	push	{r7, lr}
 800b5da:	b08a      	sub	sp, #40	; 0x28
 800b5dc:	af00      	add	r7, sp, #0
 800b5de:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800b5e0:	2300      	movs	r3, #0
 800b5e2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800b5e4:	f7fe fb70 	bl	8009cc8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800b5e8:	4b5b      	ldr	r3, [pc, #364]	; (800b758 <pvPortMalloc+0x180>)
 800b5ea:	681b      	ldr	r3, [r3, #0]
 800b5ec:	2b00      	cmp	r3, #0
 800b5ee:	d101      	bne.n	800b5f4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800b5f0:	f000 f920 	bl	800b834 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800b5f4:	4b59      	ldr	r3, [pc, #356]	; (800b75c <pvPortMalloc+0x184>)
 800b5f6:	681a      	ldr	r2, [r3, #0]
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	4013      	ands	r3, r2
 800b5fc:	2b00      	cmp	r3, #0
 800b5fe:	f040 8093 	bne.w	800b728 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	2b00      	cmp	r3, #0
 800b606:	d01d      	beq.n	800b644 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800b608:	2208      	movs	r2, #8
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	4413      	add	r3, r2
 800b60e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	f003 0307 	and.w	r3, r3, #7
 800b616:	2b00      	cmp	r3, #0
 800b618:	d014      	beq.n	800b644 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	f023 0307 	bic.w	r3, r3, #7
 800b620:	3308      	adds	r3, #8
 800b622:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	f003 0307 	and.w	r3, r3, #7
 800b62a:	2b00      	cmp	r3, #0
 800b62c:	d00a      	beq.n	800b644 <pvPortMalloc+0x6c>
	__asm volatile
 800b62e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b632:	f383 8811 	msr	BASEPRI, r3
 800b636:	f3bf 8f6f 	isb	sy
 800b63a:	f3bf 8f4f 	dsb	sy
 800b63e:	617b      	str	r3, [r7, #20]
}
 800b640:	bf00      	nop
 800b642:	e7fe      	b.n	800b642 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	2b00      	cmp	r3, #0
 800b648:	d06e      	beq.n	800b728 <pvPortMalloc+0x150>
 800b64a:	4b45      	ldr	r3, [pc, #276]	; (800b760 <pvPortMalloc+0x188>)
 800b64c:	681b      	ldr	r3, [r3, #0]
 800b64e:	687a      	ldr	r2, [r7, #4]
 800b650:	429a      	cmp	r2, r3
 800b652:	d869      	bhi.n	800b728 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800b654:	4b43      	ldr	r3, [pc, #268]	; (800b764 <pvPortMalloc+0x18c>)
 800b656:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800b658:	4b42      	ldr	r3, [pc, #264]	; (800b764 <pvPortMalloc+0x18c>)
 800b65a:	681b      	ldr	r3, [r3, #0]
 800b65c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b65e:	e004      	b.n	800b66a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800b660:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b662:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800b664:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b666:	681b      	ldr	r3, [r3, #0]
 800b668:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b66a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b66c:	685b      	ldr	r3, [r3, #4]
 800b66e:	687a      	ldr	r2, [r7, #4]
 800b670:	429a      	cmp	r2, r3
 800b672:	d903      	bls.n	800b67c <pvPortMalloc+0xa4>
 800b674:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b676:	681b      	ldr	r3, [r3, #0]
 800b678:	2b00      	cmp	r3, #0
 800b67a:	d1f1      	bne.n	800b660 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800b67c:	4b36      	ldr	r3, [pc, #216]	; (800b758 <pvPortMalloc+0x180>)
 800b67e:	681b      	ldr	r3, [r3, #0]
 800b680:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b682:	429a      	cmp	r2, r3
 800b684:	d050      	beq.n	800b728 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b686:	6a3b      	ldr	r3, [r7, #32]
 800b688:	681b      	ldr	r3, [r3, #0]
 800b68a:	2208      	movs	r2, #8
 800b68c:	4413      	add	r3, r2
 800b68e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b690:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b692:	681a      	ldr	r2, [r3, #0]
 800b694:	6a3b      	ldr	r3, [r7, #32]
 800b696:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b698:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b69a:	685a      	ldr	r2, [r3, #4]
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	1ad2      	subs	r2, r2, r3
 800b6a0:	2308      	movs	r3, #8
 800b6a2:	005b      	lsls	r3, r3, #1
 800b6a4:	429a      	cmp	r2, r3
 800b6a6:	d91f      	bls.n	800b6e8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b6a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	4413      	add	r3, r2
 800b6ae:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b6b0:	69bb      	ldr	r3, [r7, #24]
 800b6b2:	f003 0307 	and.w	r3, r3, #7
 800b6b6:	2b00      	cmp	r3, #0
 800b6b8:	d00a      	beq.n	800b6d0 <pvPortMalloc+0xf8>
	__asm volatile
 800b6ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6be:	f383 8811 	msr	BASEPRI, r3
 800b6c2:	f3bf 8f6f 	isb	sy
 800b6c6:	f3bf 8f4f 	dsb	sy
 800b6ca:	613b      	str	r3, [r7, #16]
}
 800b6cc:	bf00      	nop
 800b6ce:	e7fe      	b.n	800b6ce <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b6d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b6d2:	685a      	ldr	r2, [r3, #4]
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	1ad2      	subs	r2, r2, r3
 800b6d8:	69bb      	ldr	r3, [r7, #24]
 800b6da:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800b6dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b6de:	687a      	ldr	r2, [r7, #4]
 800b6e0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b6e2:	69b8      	ldr	r0, [r7, #24]
 800b6e4:	f000 f908 	bl	800b8f8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b6e8:	4b1d      	ldr	r3, [pc, #116]	; (800b760 <pvPortMalloc+0x188>)
 800b6ea:	681a      	ldr	r2, [r3, #0]
 800b6ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b6ee:	685b      	ldr	r3, [r3, #4]
 800b6f0:	1ad3      	subs	r3, r2, r3
 800b6f2:	4a1b      	ldr	r2, [pc, #108]	; (800b760 <pvPortMalloc+0x188>)
 800b6f4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b6f6:	4b1a      	ldr	r3, [pc, #104]	; (800b760 <pvPortMalloc+0x188>)
 800b6f8:	681a      	ldr	r2, [r3, #0]
 800b6fa:	4b1b      	ldr	r3, [pc, #108]	; (800b768 <pvPortMalloc+0x190>)
 800b6fc:	681b      	ldr	r3, [r3, #0]
 800b6fe:	429a      	cmp	r2, r3
 800b700:	d203      	bcs.n	800b70a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b702:	4b17      	ldr	r3, [pc, #92]	; (800b760 <pvPortMalloc+0x188>)
 800b704:	681b      	ldr	r3, [r3, #0]
 800b706:	4a18      	ldr	r2, [pc, #96]	; (800b768 <pvPortMalloc+0x190>)
 800b708:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b70a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b70c:	685a      	ldr	r2, [r3, #4]
 800b70e:	4b13      	ldr	r3, [pc, #76]	; (800b75c <pvPortMalloc+0x184>)
 800b710:	681b      	ldr	r3, [r3, #0]
 800b712:	431a      	orrs	r2, r3
 800b714:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b716:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800b718:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b71a:	2200      	movs	r2, #0
 800b71c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800b71e:	4b13      	ldr	r3, [pc, #76]	; (800b76c <pvPortMalloc+0x194>)
 800b720:	681b      	ldr	r3, [r3, #0]
 800b722:	3301      	adds	r3, #1
 800b724:	4a11      	ldr	r2, [pc, #68]	; (800b76c <pvPortMalloc+0x194>)
 800b726:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800b728:	f7fe fadc 	bl	8009ce4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b72c:	69fb      	ldr	r3, [r7, #28]
 800b72e:	f003 0307 	and.w	r3, r3, #7
 800b732:	2b00      	cmp	r3, #0
 800b734:	d00a      	beq.n	800b74c <pvPortMalloc+0x174>
	__asm volatile
 800b736:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b73a:	f383 8811 	msr	BASEPRI, r3
 800b73e:	f3bf 8f6f 	isb	sy
 800b742:	f3bf 8f4f 	dsb	sy
 800b746:	60fb      	str	r3, [r7, #12]
}
 800b748:	bf00      	nop
 800b74a:	e7fe      	b.n	800b74a <pvPortMalloc+0x172>
	return pvReturn;
 800b74c:	69fb      	ldr	r3, [r7, #28]
}
 800b74e:	4618      	mov	r0, r3
 800b750:	3728      	adds	r7, #40	; 0x28
 800b752:	46bd      	mov	sp, r7
 800b754:	bd80      	pop	{r7, pc}
 800b756:	bf00      	nop
 800b758:	20002a14 	.word	0x20002a14
 800b75c:	20002a28 	.word	0x20002a28
 800b760:	20002a18 	.word	0x20002a18
 800b764:	20002a0c 	.word	0x20002a0c
 800b768:	20002a1c 	.word	0x20002a1c
 800b76c:	20002a20 	.word	0x20002a20

0800b770 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800b770:	b580      	push	{r7, lr}
 800b772:	b086      	sub	sp, #24
 800b774:	af00      	add	r7, sp, #0
 800b776:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	2b00      	cmp	r3, #0
 800b780:	d04d      	beq.n	800b81e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800b782:	2308      	movs	r3, #8
 800b784:	425b      	negs	r3, r3
 800b786:	697a      	ldr	r2, [r7, #20]
 800b788:	4413      	add	r3, r2
 800b78a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800b78c:	697b      	ldr	r3, [r7, #20]
 800b78e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800b790:	693b      	ldr	r3, [r7, #16]
 800b792:	685a      	ldr	r2, [r3, #4]
 800b794:	4b24      	ldr	r3, [pc, #144]	; (800b828 <vPortFree+0xb8>)
 800b796:	681b      	ldr	r3, [r3, #0]
 800b798:	4013      	ands	r3, r2
 800b79a:	2b00      	cmp	r3, #0
 800b79c:	d10a      	bne.n	800b7b4 <vPortFree+0x44>
	__asm volatile
 800b79e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7a2:	f383 8811 	msr	BASEPRI, r3
 800b7a6:	f3bf 8f6f 	isb	sy
 800b7aa:	f3bf 8f4f 	dsb	sy
 800b7ae:	60fb      	str	r3, [r7, #12]
}
 800b7b0:	bf00      	nop
 800b7b2:	e7fe      	b.n	800b7b2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b7b4:	693b      	ldr	r3, [r7, #16]
 800b7b6:	681b      	ldr	r3, [r3, #0]
 800b7b8:	2b00      	cmp	r3, #0
 800b7ba:	d00a      	beq.n	800b7d2 <vPortFree+0x62>
	__asm volatile
 800b7bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7c0:	f383 8811 	msr	BASEPRI, r3
 800b7c4:	f3bf 8f6f 	isb	sy
 800b7c8:	f3bf 8f4f 	dsb	sy
 800b7cc:	60bb      	str	r3, [r7, #8]
}
 800b7ce:	bf00      	nop
 800b7d0:	e7fe      	b.n	800b7d0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800b7d2:	693b      	ldr	r3, [r7, #16]
 800b7d4:	685a      	ldr	r2, [r3, #4]
 800b7d6:	4b14      	ldr	r3, [pc, #80]	; (800b828 <vPortFree+0xb8>)
 800b7d8:	681b      	ldr	r3, [r3, #0]
 800b7da:	4013      	ands	r3, r2
 800b7dc:	2b00      	cmp	r3, #0
 800b7de:	d01e      	beq.n	800b81e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800b7e0:	693b      	ldr	r3, [r7, #16]
 800b7e2:	681b      	ldr	r3, [r3, #0]
 800b7e4:	2b00      	cmp	r3, #0
 800b7e6:	d11a      	bne.n	800b81e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b7e8:	693b      	ldr	r3, [r7, #16]
 800b7ea:	685a      	ldr	r2, [r3, #4]
 800b7ec:	4b0e      	ldr	r3, [pc, #56]	; (800b828 <vPortFree+0xb8>)
 800b7ee:	681b      	ldr	r3, [r3, #0]
 800b7f0:	43db      	mvns	r3, r3
 800b7f2:	401a      	ands	r2, r3
 800b7f4:	693b      	ldr	r3, [r7, #16]
 800b7f6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800b7f8:	f7fe fa66 	bl	8009cc8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b7fc:	693b      	ldr	r3, [r7, #16]
 800b7fe:	685a      	ldr	r2, [r3, #4]
 800b800:	4b0a      	ldr	r3, [pc, #40]	; (800b82c <vPortFree+0xbc>)
 800b802:	681b      	ldr	r3, [r3, #0]
 800b804:	4413      	add	r3, r2
 800b806:	4a09      	ldr	r2, [pc, #36]	; (800b82c <vPortFree+0xbc>)
 800b808:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b80a:	6938      	ldr	r0, [r7, #16]
 800b80c:	f000 f874 	bl	800b8f8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800b810:	4b07      	ldr	r3, [pc, #28]	; (800b830 <vPortFree+0xc0>)
 800b812:	681b      	ldr	r3, [r3, #0]
 800b814:	3301      	adds	r3, #1
 800b816:	4a06      	ldr	r2, [pc, #24]	; (800b830 <vPortFree+0xc0>)
 800b818:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800b81a:	f7fe fa63 	bl	8009ce4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800b81e:	bf00      	nop
 800b820:	3718      	adds	r7, #24
 800b822:	46bd      	mov	sp, r7
 800b824:	bd80      	pop	{r7, pc}
 800b826:	bf00      	nop
 800b828:	20002a28 	.word	0x20002a28
 800b82c:	20002a18 	.word	0x20002a18
 800b830:	20002a24 	.word	0x20002a24

0800b834 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800b834:	b480      	push	{r7}
 800b836:	b085      	sub	sp, #20
 800b838:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b83a:	f241 3388 	movw	r3, #5000	; 0x1388
 800b83e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800b840:	4b27      	ldr	r3, [pc, #156]	; (800b8e0 <prvHeapInit+0xac>)
 800b842:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b844:	68fb      	ldr	r3, [r7, #12]
 800b846:	f003 0307 	and.w	r3, r3, #7
 800b84a:	2b00      	cmp	r3, #0
 800b84c:	d00c      	beq.n	800b868 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b84e:	68fb      	ldr	r3, [r7, #12]
 800b850:	3307      	adds	r3, #7
 800b852:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b854:	68fb      	ldr	r3, [r7, #12]
 800b856:	f023 0307 	bic.w	r3, r3, #7
 800b85a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800b85c:	68ba      	ldr	r2, [r7, #8]
 800b85e:	68fb      	ldr	r3, [r7, #12]
 800b860:	1ad3      	subs	r3, r2, r3
 800b862:	4a1f      	ldr	r2, [pc, #124]	; (800b8e0 <prvHeapInit+0xac>)
 800b864:	4413      	add	r3, r2
 800b866:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b868:	68fb      	ldr	r3, [r7, #12]
 800b86a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b86c:	4a1d      	ldr	r2, [pc, #116]	; (800b8e4 <prvHeapInit+0xb0>)
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800b872:	4b1c      	ldr	r3, [pc, #112]	; (800b8e4 <prvHeapInit+0xb0>)
 800b874:	2200      	movs	r2, #0
 800b876:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800b878:	687b      	ldr	r3, [r7, #4]
 800b87a:	68ba      	ldr	r2, [r7, #8]
 800b87c:	4413      	add	r3, r2
 800b87e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b880:	2208      	movs	r2, #8
 800b882:	68fb      	ldr	r3, [r7, #12]
 800b884:	1a9b      	subs	r3, r3, r2
 800b886:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b888:	68fb      	ldr	r3, [r7, #12]
 800b88a:	f023 0307 	bic.w	r3, r3, #7
 800b88e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b890:	68fb      	ldr	r3, [r7, #12]
 800b892:	4a15      	ldr	r2, [pc, #84]	; (800b8e8 <prvHeapInit+0xb4>)
 800b894:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b896:	4b14      	ldr	r3, [pc, #80]	; (800b8e8 <prvHeapInit+0xb4>)
 800b898:	681b      	ldr	r3, [r3, #0]
 800b89a:	2200      	movs	r2, #0
 800b89c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b89e:	4b12      	ldr	r3, [pc, #72]	; (800b8e8 <prvHeapInit+0xb4>)
 800b8a0:	681b      	ldr	r3, [r3, #0]
 800b8a2:	2200      	movs	r2, #0
 800b8a4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b8aa:	683b      	ldr	r3, [r7, #0]
 800b8ac:	68fa      	ldr	r2, [r7, #12]
 800b8ae:	1ad2      	subs	r2, r2, r3
 800b8b0:	683b      	ldr	r3, [r7, #0]
 800b8b2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b8b4:	4b0c      	ldr	r3, [pc, #48]	; (800b8e8 <prvHeapInit+0xb4>)
 800b8b6:	681a      	ldr	r2, [r3, #0]
 800b8b8:	683b      	ldr	r3, [r7, #0]
 800b8ba:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b8bc:	683b      	ldr	r3, [r7, #0]
 800b8be:	685b      	ldr	r3, [r3, #4]
 800b8c0:	4a0a      	ldr	r2, [pc, #40]	; (800b8ec <prvHeapInit+0xb8>)
 800b8c2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b8c4:	683b      	ldr	r3, [r7, #0]
 800b8c6:	685b      	ldr	r3, [r3, #4]
 800b8c8:	4a09      	ldr	r2, [pc, #36]	; (800b8f0 <prvHeapInit+0xbc>)
 800b8ca:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b8cc:	4b09      	ldr	r3, [pc, #36]	; (800b8f4 <prvHeapInit+0xc0>)
 800b8ce:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800b8d2:	601a      	str	r2, [r3, #0]
}
 800b8d4:	bf00      	nop
 800b8d6:	3714      	adds	r7, #20
 800b8d8:	46bd      	mov	sp, r7
 800b8da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8de:	4770      	bx	lr
 800b8e0:	20001684 	.word	0x20001684
 800b8e4:	20002a0c 	.word	0x20002a0c
 800b8e8:	20002a14 	.word	0x20002a14
 800b8ec:	20002a1c 	.word	0x20002a1c
 800b8f0:	20002a18 	.word	0x20002a18
 800b8f4:	20002a28 	.word	0x20002a28

0800b8f8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b8f8:	b480      	push	{r7}
 800b8fa:	b085      	sub	sp, #20
 800b8fc:	af00      	add	r7, sp, #0
 800b8fe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b900:	4b28      	ldr	r3, [pc, #160]	; (800b9a4 <prvInsertBlockIntoFreeList+0xac>)
 800b902:	60fb      	str	r3, [r7, #12]
 800b904:	e002      	b.n	800b90c <prvInsertBlockIntoFreeList+0x14>
 800b906:	68fb      	ldr	r3, [r7, #12]
 800b908:	681b      	ldr	r3, [r3, #0]
 800b90a:	60fb      	str	r3, [r7, #12]
 800b90c:	68fb      	ldr	r3, [r7, #12]
 800b90e:	681b      	ldr	r3, [r3, #0]
 800b910:	687a      	ldr	r2, [r7, #4]
 800b912:	429a      	cmp	r2, r3
 800b914:	d8f7      	bhi.n	800b906 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b916:	68fb      	ldr	r3, [r7, #12]
 800b918:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b91a:	68fb      	ldr	r3, [r7, #12]
 800b91c:	685b      	ldr	r3, [r3, #4]
 800b91e:	68ba      	ldr	r2, [r7, #8]
 800b920:	4413      	add	r3, r2
 800b922:	687a      	ldr	r2, [r7, #4]
 800b924:	429a      	cmp	r2, r3
 800b926:	d108      	bne.n	800b93a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b928:	68fb      	ldr	r3, [r7, #12]
 800b92a:	685a      	ldr	r2, [r3, #4]
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	685b      	ldr	r3, [r3, #4]
 800b930:	441a      	add	r2, r3
 800b932:	68fb      	ldr	r3, [r7, #12]
 800b934:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b936:	68fb      	ldr	r3, [r7, #12]
 800b938:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b93e:	687b      	ldr	r3, [r7, #4]
 800b940:	685b      	ldr	r3, [r3, #4]
 800b942:	68ba      	ldr	r2, [r7, #8]
 800b944:	441a      	add	r2, r3
 800b946:	68fb      	ldr	r3, [r7, #12]
 800b948:	681b      	ldr	r3, [r3, #0]
 800b94a:	429a      	cmp	r2, r3
 800b94c:	d118      	bne.n	800b980 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b94e:	68fb      	ldr	r3, [r7, #12]
 800b950:	681a      	ldr	r2, [r3, #0]
 800b952:	4b15      	ldr	r3, [pc, #84]	; (800b9a8 <prvInsertBlockIntoFreeList+0xb0>)
 800b954:	681b      	ldr	r3, [r3, #0]
 800b956:	429a      	cmp	r2, r3
 800b958:	d00d      	beq.n	800b976 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	685a      	ldr	r2, [r3, #4]
 800b95e:	68fb      	ldr	r3, [r7, #12]
 800b960:	681b      	ldr	r3, [r3, #0]
 800b962:	685b      	ldr	r3, [r3, #4]
 800b964:	441a      	add	r2, r3
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b96a:	68fb      	ldr	r3, [r7, #12]
 800b96c:	681b      	ldr	r3, [r3, #0]
 800b96e:	681a      	ldr	r2, [r3, #0]
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	601a      	str	r2, [r3, #0]
 800b974:	e008      	b.n	800b988 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b976:	4b0c      	ldr	r3, [pc, #48]	; (800b9a8 <prvInsertBlockIntoFreeList+0xb0>)
 800b978:	681a      	ldr	r2, [r3, #0]
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	601a      	str	r2, [r3, #0]
 800b97e:	e003      	b.n	800b988 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b980:	68fb      	ldr	r3, [r7, #12]
 800b982:	681a      	ldr	r2, [r3, #0]
 800b984:	687b      	ldr	r3, [r7, #4]
 800b986:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b988:	68fa      	ldr	r2, [r7, #12]
 800b98a:	687b      	ldr	r3, [r7, #4]
 800b98c:	429a      	cmp	r2, r3
 800b98e:	d002      	beq.n	800b996 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b990:	68fb      	ldr	r3, [r7, #12]
 800b992:	687a      	ldr	r2, [r7, #4]
 800b994:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b996:	bf00      	nop
 800b998:	3714      	adds	r7, #20
 800b99a:	46bd      	mov	sp, r7
 800b99c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9a0:	4770      	bx	lr
 800b9a2:	bf00      	nop
 800b9a4:	20002a0c 	.word	0x20002a0c
 800b9a8:	20002a14 	.word	0x20002a14

0800b9ac <__errno>:
 800b9ac:	4b01      	ldr	r3, [pc, #4]	; (800b9b4 <__errno+0x8>)
 800b9ae:	6818      	ldr	r0, [r3, #0]
 800b9b0:	4770      	bx	lr
 800b9b2:	bf00      	nop
 800b9b4:	20000044 	.word	0x20000044

0800b9b8 <std>:
 800b9b8:	2300      	movs	r3, #0
 800b9ba:	b510      	push	{r4, lr}
 800b9bc:	4604      	mov	r4, r0
 800b9be:	e9c0 3300 	strd	r3, r3, [r0]
 800b9c2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b9c6:	6083      	str	r3, [r0, #8]
 800b9c8:	8181      	strh	r1, [r0, #12]
 800b9ca:	6643      	str	r3, [r0, #100]	; 0x64
 800b9cc:	81c2      	strh	r2, [r0, #14]
 800b9ce:	6183      	str	r3, [r0, #24]
 800b9d0:	4619      	mov	r1, r3
 800b9d2:	2208      	movs	r2, #8
 800b9d4:	305c      	adds	r0, #92	; 0x5c
 800b9d6:	f000 f91a 	bl	800bc0e <memset>
 800b9da:	4b05      	ldr	r3, [pc, #20]	; (800b9f0 <std+0x38>)
 800b9dc:	6263      	str	r3, [r4, #36]	; 0x24
 800b9de:	4b05      	ldr	r3, [pc, #20]	; (800b9f4 <std+0x3c>)
 800b9e0:	62a3      	str	r3, [r4, #40]	; 0x28
 800b9e2:	4b05      	ldr	r3, [pc, #20]	; (800b9f8 <std+0x40>)
 800b9e4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b9e6:	4b05      	ldr	r3, [pc, #20]	; (800b9fc <std+0x44>)
 800b9e8:	6224      	str	r4, [r4, #32]
 800b9ea:	6323      	str	r3, [r4, #48]	; 0x30
 800b9ec:	bd10      	pop	{r4, pc}
 800b9ee:	bf00      	nop
 800b9f0:	0800bfc1 	.word	0x0800bfc1
 800b9f4:	0800bfe3 	.word	0x0800bfe3
 800b9f8:	0800c01b 	.word	0x0800c01b
 800b9fc:	0800c03f 	.word	0x0800c03f

0800ba00 <_cleanup_r>:
 800ba00:	4901      	ldr	r1, [pc, #4]	; (800ba08 <_cleanup_r+0x8>)
 800ba02:	f000 b8af 	b.w	800bb64 <_fwalk_reent>
 800ba06:	bf00      	nop
 800ba08:	0800c319 	.word	0x0800c319

0800ba0c <__sfmoreglue>:
 800ba0c:	b570      	push	{r4, r5, r6, lr}
 800ba0e:	2268      	movs	r2, #104	; 0x68
 800ba10:	1e4d      	subs	r5, r1, #1
 800ba12:	4355      	muls	r5, r2
 800ba14:	460e      	mov	r6, r1
 800ba16:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800ba1a:	f000 f921 	bl	800bc60 <_malloc_r>
 800ba1e:	4604      	mov	r4, r0
 800ba20:	b140      	cbz	r0, 800ba34 <__sfmoreglue+0x28>
 800ba22:	2100      	movs	r1, #0
 800ba24:	e9c0 1600 	strd	r1, r6, [r0]
 800ba28:	300c      	adds	r0, #12
 800ba2a:	60a0      	str	r0, [r4, #8]
 800ba2c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800ba30:	f000 f8ed 	bl	800bc0e <memset>
 800ba34:	4620      	mov	r0, r4
 800ba36:	bd70      	pop	{r4, r5, r6, pc}

0800ba38 <__sfp_lock_acquire>:
 800ba38:	4801      	ldr	r0, [pc, #4]	; (800ba40 <__sfp_lock_acquire+0x8>)
 800ba3a:	f000 b8d8 	b.w	800bbee <__retarget_lock_acquire_recursive>
 800ba3e:	bf00      	nop
 800ba40:	20002a2d 	.word	0x20002a2d

0800ba44 <__sfp_lock_release>:
 800ba44:	4801      	ldr	r0, [pc, #4]	; (800ba4c <__sfp_lock_release+0x8>)
 800ba46:	f000 b8d3 	b.w	800bbf0 <__retarget_lock_release_recursive>
 800ba4a:	bf00      	nop
 800ba4c:	20002a2d 	.word	0x20002a2d

0800ba50 <__sinit_lock_acquire>:
 800ba50:	4801      	ldr	r0, [pc, #4]	; (800ba58 <__sinit_lock_acquire+0x8>)
 800ba52:	f000 b8cc 	b.w	800bbee <__retarget_lock_acquire_recursive>
 800ba56:	bf00      	nop
 800ba58:	20002a2e 	.word	0x20002a2e

0800ba5c <__sinit_lock_release>:
 800ba5c:	4801      	ldr	r0, [pc, #4]	; (800ba64 <__sinit_lock_release+0x8>)
 800ba5e:	f000 b8c7 	b.w	800bbf0 <__retarget_lock_release_recursive>
 800ba62:	bf00      	nop
 800ba64:	20002a2e 	.word	0x20002a2e

0800ba68 <__sinit>:
 800ba68:	b510      	push	{r4, lr}
 800ba6a:	4604      	mov	r4, r0
 800ba6c:	f7ff fff0 	bl	800ba50 <__sinit_lock_acquire>
 800ba70:	69a3      	ldr	r3, [r4, #24]
 800ba72:	b11b      	cbz	r3, 800ba7c <__sinit+0x14>
 800ba74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ba78:	f7ff bff0 	b.w	800ba5c <__sinit_lock_release>
 800ba7c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800ba80:	6523      	str	r3, [r4, #80]	; 0x50
 800ba82:	4b13      	ldr	r3, [pc, #76]	; (800bad0 <__sinit+0x68>)
 800ba84:	4a13      	ldr	r2, [pc, #76]	; (800bad4 <__sinit+0x6c>)
 800ba86:	681b      	ldr	r3, [r3, #0]
 800ba88:	62a2      	str	r2, [r4, #40]	; 0x28
 800ba8a:	42a3      	cmp	r3, r4
 800ba8c:	bf04      	itt	eq
 800ba8e:	2301      	moveq	r3, #1
 800ba90:	61a3      	streq	r3, [r4, #24]
 800ba92:	4620      	mov	r0, r4
 800ba94:	f000 f820 	bl	800bad8 <__sfp>
 800ba98:	6060      	str	r0, [r4, #4]
 800ba9a:	4620      	mov	r0, r4
 800ba9c:	f000 f81c 	bl	800bad8 <__sfp>
 800baa0:	60a0      	str	r0, [r4, #8]
 800baa2:	4620      	mov	r0, r4
 800baa4:	f000 f818 	bl	800bad8 <__sfp>
 800baa8:	2200      	movs	r2, #0
 800baaa:	60e0      	str	r0, [r4, #12]
 800baac:	2104      	movs	r1, #4
 800baae:	6860      	ldr	r0, [r4, #4]
 800bab0:	f7ff ff82 	bl	800b9b8 <std>
 800bab4:	68a0      	ldr	r0, [r4, #8]
 800bab6:	2201      	movs	r2, #1
 800bab8:	2109      	movs	r1, #9
 800baba:	f7ff ff7d 	bl	800b9b8 <std>
 800babe:	68e0      	ldr	r0, [r4, #12]
 800bac0:	2202      	movs	r2, #2
 800bac2:	2112      	movs	r1, #18
 800bac4:	f7ff ff78 	bl	800b9b8 <std>
 800bac8:	2301      	movs	r3, #1
 800baca:	61a3      	str	r3, [r4, #24]
 800bacc:	e7d2      	b.n	800ba74 <__sinit+0xc>
 800bace:	bf00      	nop
 800bad0:	0800d4b8 	.word	0x0800d4b8
 800bad4:	0800ba01 	.word	0x0800ba01

0800bad8 <__sfp>:
 800bad8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bada:	4607      	mov	r7, r0
 800badc:	f7ff ffac 	bl	800ba38 <__sfp_lock_acquire>
 800bae0:	4b1e      	ldr	r3, [pc, #120]	; (800bb5c <__sfp+0x84>)
 800bae2:	681e      	ldr	r6, [r3, #0]
 800bae4:	69b3      	ldr	r3, [r6, #24]
 800bae6:	b913      	cbnz	r3, 800baee <__sfp+0x16>
 800bae8:	4630      	mov	r0, r6
 800baea:	f7ff ffbd 	bl	800ba68 <__sinit>
 800baee:	3648      	adds	r6, #72	; 0x48
 800baf0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800baf4:	3b01      	subs	r3, #1
 800baf6:	d503      	bpl.n	800bb00 <__sfp+0x28>
 800baf8:	6833      	ldr	r3, [r6, #0]
 800bafa:	b30b      	cbz	r3, 800bb40 <__sfp+0x68>
 800bafc:	6836      	ldr	r6, [r6, #0]
 800bafe:	e7f7      	b.n	800baf0 <__sfp+0x18>
 800bb00:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800bb04:	b9d5      	cbnz	r5, 800bb3c <__sfp+0x64>
 800bb06:	4b16      	ldr	r3, [pc, #88]	; (800bb60 <__sfp+0x88>)
 800bb08:	60e3      	str	r3, [r4, #12]
 800bb0a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800bb0e:	6665      	str	r5, [r4, #100]	; 0x64
 800bb10:	f000 f86c 	bl	800bbec <__retarget_lock_init_recursive>
 800bb14:	f7ff ff96 	bl	800ba44 <__sfp_lock_release>
 800bb18:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800bb1c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800bb20:	6025      	str	r5, [r4, #0]
 800bb22:	61a5      	str	r5, [r4, #24]
 800bb24:	2208      	movs	r2, #8
 800bb26:	4629      	mov	r1, r5
 800bb28:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800bb2c:	f000 f86f 	bl	800bc0e <memset>
 800bb30:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800bb34:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800bb38:	4620      	mov	r0, r4
 800bb3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bb3c:	3468      	adds	r4, #104	; 0x68
 800bb3e:	e7d9      	b.n	800baf4 <__sfp+0x1c>
 800bb40:	2104      	movs	r1, #4
 800bb42:	4638      	mov	r0, r7
 800bb44:	f7ff ff62 	bl	800ba0c <__sfmoreglue>
 800bb48:	4604      	mov	r4, r0
 800bb4a:	6030      	str	r0, [r6, #0]
 800bb4c:	2800      	cmp	r0, #0
 800bb4e:	d1d5      	bne.n	800bafc <__sfp+0x24>
 800bb50:	f7ff ff78 	bl	800ba44 <__sfp_lock_release>
 800bb54:	230c      	movs	r3, #12
 800bb56:	603b      	str	r3, [r7, #0]
 800bb58:	e7ee      	b.n	800bb38 <__sfp+0x60>
 800bb5a:	bf00      	nop
 800bb5c:	0800d4b8 	.word	0x0800d4b8
 800bb60:	ffff0001 	.word	0xffff0001

0800bb64 <_fwalk_reent>:
 800bb64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bb68:	4606      	mov	r6, r0
 800bb6a:	4688      	mov	r8, r1
 800bb6c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800bb70:	2700      	movs	r7, #0
 800bb72:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800bb76:	f1b9 0901 	subs.w	r9, r9, #1
 800bb7a:	d505      	bpl.n	800bb88 <_fwalk_reent+0x24>
 800bb7c:	6824      	ldr	r4, [r4, #0]
 800bb7e:	2c00      	cmp	r4, #0
 800bb80:	d1f7      	bne.n	800bb72 <_fwalk_reent+0xe>
 800bb82:	4638      	mov	r0, r7
 800bb84:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bb88:	89ab      	ldrh	r3, [r5, #12]
 800bb8a:	2b01      	cmp	r3, #1
 800bb8c:	d907      	bls.n	800bb9e <_fwalk_reent+0x3a>
 800bb8e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bb92:	3301      	adds	r3, #1
 800bb94:	d003      	beq.n	800bb9e <_fwalk_reent+0x3a>
 800bb96:	4629      	mov	r1, r5
 800bb98:	4630      	mov	r0, r6
 800bb9a:	47c0      	blx	r8
 800bb9c:	4307      	orrs	r7, r0
 800bb9e:	3568      	adds	r5, #104	; 0x68
 800bba0:	e7e9      	b.n	800bb76 <_fwalk_reent+0x12>
	...

0800bba4 <__libc_init_array>:
 800bba4:	b570      	push	{r4, r5, r6, lr}
 800bba6:	4d0d      	ldr	r5, [pc, #52]	; (800bbdc <__libc_init_array+0x38>)
 800bba8:	4c0d      	ldr	r4, [pc, #52]	; (800bbe0 <__libc_init_array+0x3c>)
 800bbaa:	1b64      	subs	r4, r4, r5
 800bbac:	10a4      	asrs	r4, r4, #2
 800bbae:	2600      	movs	r6, #0
 800bbb0:	42a6      	cmp	r6, r4
 800bbb2:	d109      	bne.n	800bbc8 <__libc_init_array+0x24>
 800bbb4:	4d0b      	ldr	r5, [pc, #44]	; (800bbe4 <__libc_init_array+0x40>)
 800bbb6:	4c0c      	ldr	r4, [pc, #48]	; (800bbe8 <__libc_init_array+0x44>)
 800bbb8:	f001 f98a 	bl	800ced0 <_init>
 800bbbc:	1b64      	subs	r4, r4, r5
 800bbbe:	10a4      	asrs	r4, r4, #2
 800bbc0:	2600      	movs	r6, #0
 800bbc2:	42a6      	cmp	r6, r4
 800bbc4:	d105      	bne.n	800bbd2 <__libc_init_array+0x2e>
 800bbc6:	bd70      	pop	{r4, r5, r6, pc}
 800bbc8:	f855 3b04 	ldr.w	r3, [r5], #4
 800bbcc:	4798      	blx	r3
 800bbce:	3601      	adds	r6, #1
 800bbd0:	e7ee      	b.n	800bbb0 <__libc_init_array+0xc>
 800bbd2:	f855 3b04 	ldr.w	r3, [r5], #4
 800bbd6:	4798      	blx	r3
 800bbd8:	3601      	adds	r6, #1
 800bbda:	e7f2      	b.n	800bbc2 <__libc_init_array+0x1e>
 800bbdc:	0800d4f8 	.word	0x0800d4f8
 800bbe0:	0800d4f8 	.word	0x0800d4f8
 800bbe4:	0800d4f8 	.word	0x0800d4f8
 800bbe8:	0800d4fc 	.word	0x0800d4fc

0800bbec <__retarget_lock_init_recursive>:
 800bbec:	4770      	bx	lr

0800bbee <__retarget_lock_acquire_recursive>:
 800bbee:	4770      	bx	lr

0800bbf0 <__retarget_lock_release_recursive>:
 800bbf0:	4770      	bx	lr

0800bbf2 <memcpy>:
 800bbf2:	440a      	add	r2, r1
 800bbf4:	4291      	cmp	r1, r2
 800bbf6:	f100 33ff 	add.w	r3, r0, #4294967295
 800bbfa:	d100      	bne.n	800bbfe <memcpy+0xc>
 800bbfc:	4770      	bx	lr
 800bbfe:	b510      	push	{r4, lr}
 800bc00:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bc04:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bc08:	4291      	cmp	r1, r2
 800bc0a:	d1f9      	bne.n	800bc00 <memcpy+0xe>
 800bc0c:	bd10      	pop	{r4, pc}

0800bc0e <memset>:
 800bc0e:	4402      	add	r2, r0
 800bc10:	4603      	mov	r3, r0
 800bc12:	4293      	cmp	r3, r2
 800bc14:	d100      	bne.n	800bc18 <memset+0xa>
 800bc16:	4770      	bx	lr
 800bc18:	f803 1b01 	strb.w	r1, [r3], #1
 800bc1c:	e7f9      	b.n	800bc12 <memset+0x4>
	...

0800bc20 <sbrk_aligned>:
 800bc20:	b570      	push	{r4, r5, r6, lr}
 800bc22:	4e0e      	ldr	r6, [pc, #56]	; (800bc5c <sbrk_aligned+0x3c>)
 800bc24:	460c      	mov	r4, r1
 800bc26:	6831      	ldr	r1, [r6, #0]
 800bc28:	4605      	mov	r5, r0
 800bc2a:	b911      	cbnz	r1, 800bc32 <sbrk_aligned+0x12>
 800bc2c:	f000 f984 	bl	800bf38 <_sbrk_r>
 800bc30:	6030      	str	r0, [r6, #0]
 800bc32:	4621      	mov	r1, r4
 800bc34:	4628      	mov	r0, r5
 800bc36:	f000 f97f 	bl	800bf38 <_sbrk_r>
 800bc3a:	1c43      	adds	r3, r0, #1
 800bc3c:	d00a      	beq.n	800bc54 <sbrk_aligned+0x34>
 800bc3e:	1cc4      	adds	r4, r0, #3
 800bc40:	f024 0403 	bic.w	r4, r4, #3
 800bc44:	42a0      	cmp	r0, r4
 800bc46:	d007      	beq.n	800bc58 <sbrk_aligned+0x38>
 800bc48:	1a21      	subs	r1, r4, r0
 800bc4a:	4628      	mov	r0, r5
 800bc4c:	f000 f974 	bl	800bf38 <_sbrk_r>
 800bc50:	3001      	adds	r0, #1
 800bc52:	d101      	bne.n	800bc58 <sbrk_aligned+0x38>
 800bc54:	f04f 34ff 	mov.w	r4, #4294967295
 800bc58:	4620      	mov	r0, r4
 800bc5a:	bd70      	pop	{r4, r5, r6, pc}
 800bc5c:	20002a34 	.word	0x20002a34

0800bc60 <_malloc_r>:
 800bc60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bc64:	1ccd      	adds	r5, r1, #3
 800bc66:	f025 0503 	bic.w	r5, r5, #3
 800bc6a:	3508      	adds	r5, #8
 800bc6c:	2d0c      	cmp	r5, #12
 800bc6e:	bf38      	it	cc
 800bc70:	250c      	movcc	r5, #12
 800bc72:	2d00      	cmp	r5, #0
 800bc74:	4607      	mov	r7, r0
 800bc76:	db01      	blt.n	800bc7c <_malloc_r+0x1c>
 800bc78:	42a9      	cmp	r1, r5
 800bc7a:	d905      	bls.n	800bc88 <_malloc_r+0x28>
 800bc7c:	230c      	movs	r3, #12
 800bc7e:	603b      	str	r3, [r7, #0]
 800bc80:	2600      	movs	r6, #0
 800bc82:	4630      	mov	r0, r6
 800bc84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bc88:	4e2e      	ldr	r6, [pc, #184]	; (800bd44 <_malloc_r+0xe4>)
 800bc8a:	f000 fbf9 	bl	800c480 <__malloc_lock>
 800bc8e:	6833      	ldr	r3, [r6, #0]
 800bc90:	461c      	mov	r4, r3
 800bc92:	bb34      	cbnz	r4, 800bce2 <_malloc_r+0x82>
 800bc94:	4629      	mov	r1, r5
 800bc96:	4638      	mov	r0, r7
 800bc98:	f7ff ffc2 	bl	800bc20 <sbrk_aligned>
 800bc9c:	1c43      	adds	r3, r0, #1
 800bc9e:	4604      	mov	r4, r0
 800bca0:	d14d      	bne.n	800bd3e <_malloc_r+0xde>
 800bca2:	6834      	ldr	r4, [r6, #0]
 800bca4:	4626      	mov	r6, r4
 800bca6:	2e00      	cmp	r6, #0
 800bca8:	d140      	bne.n	800bd2c <_malloc_r+0xcc>
 800bcaa:	6823      	ldr	r3, [r4, #0]
 800bcac:	4631      	mov	r1, r6
 800bcae:	4638      	mov	r0, r7
 800bcb0:	eb04 0803 	add.w	r8, r4, r3
 800bcb4:	f000 f940 	bl	800bf38 <_sbrk_r>
 800bcb8:	4580      	cmp	r8, r0
 800bcba:	d13a      	bne.n	800bd32 <_malloc_r+0xd2>
 800bcbc:	6821      	ldr	r1, [r4, #0]
 800bcbe:	3503      	adds	r5, #3
 800bcc0:	1a6d      	subs	r5, r5, r1
 800bcc2:	f025 0503 	bic.w	r5, r5, #3
 800bcc6:	3508      	adds	r5, #8
 800bcc8:	2d0c      	cmp	r5, #12
 800bcca:	bf38      	it	cc
 800bccc:	250c      	movcc	r5, #12
 800bcce:	4629      	mov	r1, r5
 800bcd0:	4638      	mov	r0, r7
 800bcd2:	f7ff ffa5 	bl	800bc20 <sbrk_aligned>
 800bcd6:	3001      	adds	r0, #1
 800bcd8:	d02b      	beq.n	800bd32 <_malloc_r+0xd2>
 800bcda:	6823      	ldr	r3, [r4, #0]
 800bcdc:	442b      	add	r3, r5
 800bcde:	6023      	str	r3, [r4, #0]
 800bce0:	e00e      	b.n	800bd00 <_malloc_r+0xa0>
 800bce2:	6822      	ldr	r2, [r4, #0]
 800bce4:	1b52      	subs	r2, r2, r5
 800bce6:	d41e      	bmi.n	800bd26 <_malloc_r+0xc6>
 800bce8:	2a0b      	cmp	r2, #11
 800bcea:	d916      	bls.n	800bd1a <_malloc_r+0xba>
 800bcec:	1961      	adds	r1, r4, r5
 800bcee:	42a3      	cmp	r3, r4
 800bcf0:	6025      	str	r5, [r4, #0]
 800bcf2:	bf18      	it	ne
 800bcf4:	6059      	strne	r1, [r3, #4]
 800bcf6:	6863      	ldr	r3, [r4, #4]
 800bcf8:	bf08      	it	eq
 800bcfa:	6031      	streq	r1, [r6, #0]
 800bcfc:	5162      	str	r2, [r4, r5]
 800bcfe:	604b      	str	r3, [r1, #4]
 800bd00:	4638      	mov	r0, r7
 800bd02:	f104 060b 	add.w	r6, r4, #11
 800bd06:	f000 fbc1 	bl	800c48c <__malloc_unlock>
 800bd0a:	f026 0607 	bic.w	r6, r6, #7
 800bd0e:	1d23      	adds	r3, r4, #4
 800bd10:	1af2      	subs	r2, r6, r3
 800bd12:	d0b6      	beq.n	800bc82 <_malloc_r+0x22>
 800bd14:	1b9b      	subs	r3, r3, r6
 800bd16:	50a3      	str	r3, [r4, r2]
 800bd18:	e7b3      	b.n	800bc82 <_malloc_r+0x22>
 800bd1a:	6862      	ldr	r2, [r4, #4]
 800bd1c:	42a3      	cmp	r3, r4
 800bd1e:	bf0c      	ite	eq
 800bd20:	6032      	streq	r2, [r6, #0]
 800bd22:	605a      	strne	r2, [r3, #4]
 800bd24:	e7ec      	b.n	800bd00 <_malloc_r+0xa0>
 800bd26:	4623      	mov	r3, r4
 800bd28:	6864      	ldr	r4, [r4, #4]
 800bd2a:	e7b2      	b.n	800bc92 <_malloc_r+0x32>
 800bd2c:	4634      	mov	r4, r6
 800bd2e:	6876      	ldr	r6, [r6, #4]
 800bd30:	e7b9      	b.n	800bca6 <_malloc_r+0x46>
 800bd32:	230c      	movs	r3, #12
 800bd34:	603b      	str	r3, [r7, #0]
 800bd36:	4638      	mov	r0, r7
 800bd38:	f000 fba8 	bl	800c48c <__malloc_unlock>
 800bd3c:	e7a1      	b.n	800bc82 <_malloc_r+0x22>
 800bd3e:	6025      	str	r5, [r4, #0]
 800bd40:	e7de      	b.n	800bd00 <_malloc_r+0xa0>
 800bd42:	bf00      	nop
 800bd44:	20002a30 	.word	0x20002a30

0800bd48 <iprintf>:
 800bd48:	b40f      	push	{r0, r1, r2, r3}
 800bd4a:	4b0a      	ldr	r3, [pc, #40]	; (800bd74 <iprintf+0x2c>)
 800bd4c:	b513      	push	{r0, r1, r4, lr}
 800bd4e:	681c      	ldr	r4, [r3, #0]
 800bd50:	b124      	cbz	r4, 800bd5c <iprintf+0x14>
 800bd52:	69a3      	ldr	r3, [r4, #24]
 800bd54:	b913      	cbnz	r3, 800bd5c <iprintf+0x14>
 800bd56:	4620      	mov	r0, r4
 800bd58:	f7ff fe86 	bl	800ba68 <__sinit>
 800bd5c:	ab05      	add	r3, sp, #20
 800bd5e:	9a04      	ldr	r2, [sp, #16]
 800bd60:	68a1      	ldr	r1, [r4, #8]
 800bd62:	9301      	str	r3, [sp, #4]
 800bd64:	4620      	mov	r0, r4
 800bd66:	f000 fd69 	bl	800c83c <_vfiprintf_r>
 800bd6a:	b002      	add	sp, #8
 800bd6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bd70:	b004      	add	sp, #16
 800bd72:	4770      	bx	lr
 800bd74:	20000044 	.word	0x20000044

0800bd78 <_puts_r>:
 800bd78:	b570      	push	{r4, r5, r6, lr}
 800bd7a:	460e      	mov	r6, r1
 800bd7c:	4605      	mov	r5, r0
 800bd7e:	b118      	cbz	r0, 800bd88 <_puts_r+0x10>
 800bd80:	6983      	ldr	r3, [r0, #24]
 800bd82:	b90b      	cbnz	r3, 800bd88 <_puts_r+0x10>
 800bd84:	f7ff fe70 	bl	800ba68 <__sinit>
 800bd88:	69ab      	ldr	r3, [r5, #24]
 800bd8a:	68ac      	ldr	r4, [r5, #8]
 800bd8c:	b913      	cbnz	r3, 800bd94 <_puts_r+0x1c>
 800bd8e:	4628      	mov	r0, r5
 800bd90:	f7ff fe6a 	bl	800ba68 <__sinit>
 800bd94:	4b2c      	ldr	r3, [pc, #176]	; (800be48 <_puts_r+0xd0>)
 800bd96:	429c      	cmp	r4, r3
 800bd98:	d120      	bne.n	800bddc <_puts_r+0x64>
 800bd9a:	686c      	ldr	r4, [r5, #4]
 800bd9c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bd9e:	07db      	lsls	r3, r3, #31
 800bda0:	d405      	bmi.n	800bdae <_puts_r+0x36>
 800bda2:	89a3      	ldrh	r3, [r4, #12]
 800bda4:	0598      	lsls	r0, r3, #22
 800bda6:	d402      	bmi.n	800bdae <_puts_r+0x36>
 800bda8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bdaa:	f7ff ff20 	bl	800bbee <__retarget_lock_acquire_recursive>
 800bdae:	89a3      	ldrh	r3, [r4, #12]
 800bdb0:	0719      	lsls	r1, r3, #28
 800bdb2:	d51d      	bpl.n	800bdf0 <_puts_r+0x78>
 800bdb4:	6923      	ldr	r3, [r4, #16]
 800bdb6:	b1db      	cbz	r3, 800bdf0 <_puts_r+0x78>
 800bdb8:	3e01      	subs	r6, #1
 800bdba:	68a3      	ldr	r3, [r4, #8]
 800bdbc:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800bdc0:	3b01      	subs	r3, #1
 800bdc2:	60a3      	str	r3, [r4, #8]
 800bdc4:	bb39      	cbnz	r1, 800be16 <_puts_r+0x9e>
 800bdc6:	2b00      	cmp	r3, #0
 800bdc8:	da38      	bge.n	800be3c <_puts_r+0xc4>
 800bdca:	4622      	mov	r2, r4
 800bdcc:	210a      	movs	r1, #10
 800bdce:	4628      	mov	r0, r5
 800bdd0:	f000 f93a 	bl	800c048 <__swbuf_r>
 800bdd4:	3001      	adds	r0, #1
 800bdd6:	d011      	beq.n	800bdfc <_puts_r+0x84>
 800bdd8:	250a      	movs	r5, #10
 800bdda:	e011      	b.n	800be00 <_puts_r+0x88>
 800bddc:	4b1b      	ldr	r3, [pc, #108]	; (800be4c <_puts_r+0xd4>)
 800bdde:	429c      	cmp	r4, r3
 800bde0:	d101      	bne.n	800bde6 <_puts_r+0x6e>
 800bde2:	68ac      	ldr	r4, [r5, #8]
 800bde4:	e7da      	b.n	800bd9c <_puts_r+0x24>
 800bde6:	4b1a      	ldr	r3, [pc, #104]	; (800be50 <_puts_r+0xd8>)
 800bde8:	429c      	cmp	r4, r3
 800bdea:	bf08      	it	eq
 800bdec:	68ec      	ldreq	r4, [r5, #12]
 800bdee:	e7d5      	b.n	800bd9c <_puts_r+0x24>
 800bdf0:	4621      	mov	r1, r4
 800bdf2:	4628      	mov	r0, r5
 800bdf4:	f000 f98c 	bl	800c110 <__swsetup_r>
 800bdf8:	2800      	cmp	r0, #0
 800bdfa:	d0dd      	beq.n	800bdb8 <_puts_r+0x40>
 800bdfc:	f04f 35ff 	mov.w	r5, #4294967295
 800be00:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800be02:	07da      	lsls	r2, r3, #31
 800be04:	d405      	bmi.n	800be12 <_puts_r+0x9a>
 800be06:	89a3      	ldrh	r3, [r4, #12]
 800be08:	059b      	lsls	r3, r3, #22
 800be0a:	d402      	bmi.n	800be12 <_puts_r+0x9a>
 800be0c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800be0e:	f7ff feef 	bl	800bbf0 <__retarget_lock_release_recursive>
 800be12:	4628      	mov	r0, r5
 800be14:	bd70      	pop	{r4, r5, r6, pc}
 800be16:	2b00      	cmp	r3, #0
 800be18:	da04      	bge.n	800be24 <_puts_r+0xac>
 800be1a:	69a2      	ldr	r2, [r4, #24]
 800be1c:	429a      	cmp	r2, r3
 800be1e:	dc06      	bgt.n	800be2e <_puts_r+0xb6>
 800be20:	290a      	cmp	r1, #10
 800be22:	d004      	beq.n	800be2e <_puts_r+0xb6>
 800be24:	6823      	ldr	r3, [r4, #0]
 800be26:	1c5a      	adds	r2, r3, #1
 800be28:	6022      	str	r2, [r4, #0]
 800be2a:	7019      	strb	r1, [r3, #0]
 800be2c:	e7c5      	b.n	800bdba <_puts_r+0x42>
 800be2e:	4622      	mov	r2, r4
 800be30:	4628      	mov	r0, r5
 800be32:	f000 f909 	bl	800c048 <__swbuf_r>
 800be36:	3001      	adds	r0, #1
 800be38:	d1bf      	bne.n	800bdba <_puts_r+0x42>
 800be3a:	e7df      	b.n	800bdfc <_puts_r+0x84>
 800be3c:	6823      	ldr	r3, [r4, #0]
 800be3e:	250a      	movs	r5, #10
 800be40:	1c5a      	adds	r2, r3, #1
 800be42:	6022      	str	r2, [r4, #0]
 800be44:	701d      	strb	r5, [r3, #0]
 800be46:	e7db      	b.n	800be00 <_puts_r+0x88>
 800be48:	0800d478 	.word	0x0800d478
 800be4c:	0800d498 	.word	0x0800d498
 800be50:	0800d458 	.word	0x0800d458

0800be54 <puts>:
 800be54:	4b02      	ldr	r3, [pc, #8]	; (800be60 <puts+0xc>)
 800be56:	4601      	mov	r1, r0
 800be58:	6818      	ldr	r0, [r3, #0]
 800be5a:	f7ff bf8d 	b.w	800bd78 <_puts_r>
 800be5e:	bf00      	nop
 800be60:	20000044 	.word	0x20000044

0800be64 <cleanup_glue>:
 800be64:	b538      	push	{r3, r4, r5, lr}
 800be66:	460c      	mov	r4, r1
 800be68:	6809      	ldr	r1, [r1, #0]
 800be6a:	4605      	mov	r5, r0
 800be6c:	b109      	cbz	r1, 800be72 <cleanup_glue+0xe>
 800be6e:	f7ff fff9 	bl	800be64 <cleanup_glue>
 800be72:	4621      	mov	r1, r4
 800be74:	4628      	mov	r0, r5
 800be76:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800be7a:	f000 bb0d 	b.w	800c498 <_free_r>
	...

0800be80 <_reclaim_reent>:
 800be80:	4b2c      	ldr	r3, [pc, #176]	; (800bf34 <_reclaim_reent+0xb4>)
 800be82:	681b      	ldr	r3, [r3, #0]
 800be84:	4283      	cmp	r3, r0
 800be86:	b570      	push	{r4, r5, r6, lr}
 800be88:	4604      	mov	r4, r0
 800be8a:	d051      	beq.n	800bf30 <_reclaim_reent+0xb0>
 800be8c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800be8e:	b143      	cbz	r3, 800bea2 <_reclaim_reent+0x22>
 800be90:	68db      	ldr	r3, [r3, #12]
 800be92:	2b00      	cmp	r3, #0
 800be94:	d14a      	bne.n	800bf2c <_reclaim_reent+0xac>
 800be96:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800be98:	6819      	ldr	r1, [r3, #0]
 800be9a:	b111      	cbz	r1, 800bea2 <_reclaim_reent+0x22>
 800be9c:	4620      	mov	r0, r4
 800be9e:	f000 fafb 	bl	800c498 <_free_r>
 800bea2:	6961      	ldr	r1, [r4, #20]
 800bea4:	b111      	cbz	r1, 800beac <_reclaim_reent+0x2c>
 800bea6:	4620      	mov	r0, r4
 800bea8:	f000 faf6 	bl	800c498 <_free_r>
 800beac:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800beae:	b111      	cbz	r1, 800beb6 <_reclaim_reent+0x36>
 800beb0:	4620      	mov	r0, r4
 800beb2:	f000 faf1 	bl	800c498 <_free_r>
 800beb6:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800beb8:	b111      	cbz	r1, 800bec0 <_reclaim_reent+0x40>
 800beba:	4620      	mov	r0, r4
 800bebc:	f000 faec 	bl	800c498 <_free_r>
 800bec0:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800bec2:	b111      	cbz	r1, 800beca <_reclaim_reent+0x4a>
 800bec4:	4620      	mov	r0, r4
 800bec6:	f000 fae7 	bl	800c498 <_free_r>
 800beca:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800becc:	b111      	cbz	r1, 800bed4 <_reclaim_reent+0x54>
 800bece:	4620      	mov	r0, r4
 800bed0:	f000 fae2 	bl	800c498 <_free_r>
 800bed4:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800bed6:	b111      	cbz	r1, 800bede <_reclaim_reent+0x5e>
 800bed8:	4620      	mov	r0, r4
 800beda:	f000 fadd 	bl	800c498 <_free_r>
 800bede:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800bee0:	b111      	cbz	r1, 800bee8 <_reclaim_reent+0x68>
 800bee2:	4620      	mov	r0, r4
 800bee4:	f000 fad8 	bl	800c498 <_free_r>
 800bee8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800beea:	b111      	cbz	r1, 800bef2 <_reclaim_reent+0x72>
 800beec:	4620      	mov	r0, r4
 800beee:	f000 fad3 	bl	800c498 <_free_r>
 800bef2:	69a3      	ldr	r3, [r4, #24]
 800bef4:	b1e3      	cbz	r3, 800bf30 <_reclaim_reent+0xb0>
 800bef6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800bef8:	4620      	mov	r0, r4
 800befa:	4798      	blx	r3
 800befc:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800befe:	b1b9      	cbz	r1, 800bf30 <_reclaim_reent+0xb0>
 800bf00:	4620      	mov	r0, r4
 800bf02:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800bf06:	f7ff bfad 	b.w	800be64 <cleanup_glue>
 800bf0a:	5949      	ldr	r1, [r1, r5]
 800bf0c:	b941      	cbnz	r1, 800bf20 <_reclaim_reent+0xa0>
 800bf0e:	3504      	adds	r5, #4
 800bf10:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bf12:	2d80      	cmp	r5, #128	; 0x80
 800bf14:	68d9      	ldr	r1, [r3, #12]
 800bf16:	d1f8      	bne.n	800bf0a <_reclaim_reent+0x8a>
 800bf18:	4620      	mov	r0, r4
 800bf1a:	f000 fabd 	bl	800c498 <_free_r>
 800bf1e:	e7ba      	b.n	800be96 <_reclaim_reent+0x16>
 800bf20:	680e      	ldr	r6, [r1, #0]
 800bf22:	4620      	mov	r0, r4
 800bf24:	f000 fab8 	bl	800c498 <_free_r>
 800bf28:	4631      	mov	r1, r6
 800bf2a:	e7ef      	b.n	800bf0c <_reclaim_reent+0x8c>
 800bf2c:	2500      	movs	r5, #0
 800bf2e:	e7ef      	b.n	800bf10 <_reclaim_reent+0x90>
 800bf30:	bd70      	pop	{r4, r5, r6, pc}
 800bf32:	bf00      	nop
 800bf34:	20000044 	.word	0x20000044

0800bf38 <_sbrk_r>:
 800bf38:	b538      	push	{r3, r4, r5, lr}
 800bf3a:	4d06      	ldr	r5, [pc, #24]	; (800bf54 <_sbrk_r+0x1c>)
 800bf3c:	2300      	movs	r3, #0
 800bf3e:	4604      	mov	r4, r0
 800bf40:	4608      	mov	r0, r1
 800bf42:	602b      	str	r3, [r5, #0]
 800bf44:	f7f5 ffdc 	bl	8001f00 <_sbrk>
 800bf48:	1c43      	adds	r3, r0, #1
 800bf4a:	d102      	bne.n	800bf52 <_sbrk_r+0x1a>
 800bf4c:	682b      	ldr	r3, [r5, #0]
 800bf4e:	b103      	cbz	r3, 800bf52 <_sbrk_r+0x1a>
 800bf50:	6023      	str	r3, [r4, #0]
 800bf52:	bd38      	pop	{r3, r4, r5, pc}
 800bf54:	20002a38 	.word	0x20002a38

0800bf58 <sniprintf>:
 800bf58:	b40c      	push	{r2, r3}
 800bf5a:	b530      	push	{r4, r5, lr}
 800bf5c:	4b17      	ldr	r3, [pc, #92]	; (800bfbc <sniprintf+0x64>)
 800bf5e:	1e0c      	subs	r4, r1, #0
 800bf60:	681d      	ldr	r5, [r3, #0]
 800bf62:	b09d      	sub	sp, #116	; 0x74
 800bf64:	da08      	bge.n	800bf78 <sniprintf+0x20>
 800bf66:	238b      	movs	r3, #139	; 0x8b
 800bf68:	602b      	str	r3, [r5, #0]
 800bf6a:	f04f 30ff 	mov.w	r0, #4294967295
 800bf6e:	b01d      	add	sp, #116	; 0x74
 800bf70:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800bf74:	b002      	add	sp, #8
 800bf76:	4770      	bx	lr
 800bf78:	f44f 7302 	mov.w	r3, #520	; 0x208
 800bf7c:	f8ad 3014 	strh.w	r3, [sp, #20]
 800bf80:	bf14      	ite	ne
 800bf82:	f104 33ff 	addne.w	r3, r4, #4294967295
 800bf86:	4623      	moveq	r3, r4
 800bf88:	9304      	str	r3, [sp, #16]
 800bf8a:	9307      	str	r3, [sp, #28]
 800bf8c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800bf90:	9002      	str	r0, [sp, #8]
 800bf92:	9006      	str	r0, [sp, #24]
 800bf94:	f8ad 3016 	strh.w	r3, [sp, #22]
 800bf98:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800bf9a:	ab21      	add	r3, sp, #132	; 0x84
 800bf9c:	a902      	add	r1, sp, #8
 800bf9e:	4628      	mov	r0, r5
 800bfa0:	9301      	str	r3, [sp, #4]
 800bfa2:	f000 fb21 	bl	800c5e8 <_svfiprintf_r>
 800bfa6:	1c43      	adds	r3, r0, #1
 800bfa8:	bfbc      	itt	lt
 800bfaa:	238b      	movlt	r3, #139	; 0x8b
 800bfac:	602b      	strlt	r3, [r5, #0]
 800bfae:	2c00      	cmp	r4, #0
 800bfb0:	d0dd      	beq.n	800bf6e <sniprintf+0x16>
 800bfb2:	9b02      	ldr	r3, [sp, #8]
 800bfb4:	2200      	movs	r2, #0
 800bfb6:	701a      	strb	r2, [r3, #0]
 800bfb8:	e7d9      	b.n	800bf6e <sniprintf+0x16>
 800bfba:	bf00      	nop
 800bfbc:	20000044 	.word	0x20000044

0800bfc0 <__sread>:
 800bfc0:	b510      	push	{r4, lr}
 800bfc2:	460c      	mov	r4, r1
 800bfc4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bfc8:	f000 fefc 	bl	800cdc4 <_read_r>
 800bfcc:	2800      	cmp	r0, #0
 800bfce:	bfab      	itete	ge
 800bfd0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800bfd2:	89a3      	ldrhlt	r3, [r4, #12]
 800bfd4:	181b      	addge	r3, r3, r0
 800bfd6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800bfda:	bfac      	ite	ge
 800bfdc:	6563      	strge	r3, [r4, #84]	; 0x54
 800bfde:	81a3      	strhlt	r3, [r4, #12]
 800bfe0:	bd10      	pop	{r4, pc}

0800bfe2 <__swrite>:
 800bfe2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bfe6:	461f      	mov	r7, r3
 800bfe8:	898b      	ldrh	r3, [r1, #12]
 800bfea:	05db      	lsls	r3, r3, #23
 800bfec:	4605      	mov	r5, r0
 800bfee:	460c      	mov	r4, r1
 800bff0:	4616      	mov	r6, r2
 800bff2:	d505      	bpl.n	800c000 <__swrite+0x1e>
 800bff4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bff8:	2302      	movs	r3, #2
 800bffa:	2200      	movs	r2, #0
 800bffc:	f000 f9c8 	bl	800c390 <_lseek_r>
 800c000:	89a3      	ldrh	r3, [r4, #12]
 800c002:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c006:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c00a:	81a3      	strh	r3, [r4, #12]
 800c00c:	4632      	mov	r2, r6
 800c00e:	463b      	mov	r3, r7
 800c010:	4628      	mov	r0, r5
 800c012:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c016:	f000 b869 	b.w	800c0ec <_write_r>

0800c01a <__sseek>:
 800c01a:	b510      	push	{r4, lr}
 800c01c:	460c      	mov	r4, r1
 800c01e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c022:	f000 f9b5 	bl	800c390 <_lseek_r>
 800c026:	1c43      	adds	r3, r0, #1
 800c028:	89a3      	ldrh	r3, [r4, #12]
 800c02a:	bf15      	itete	ne
 800c02c:	6560      	strne	r0, [r4, #84]	; 0x54
 800c02e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800c032:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800c036:	81a3      	strheq	r3, [r4, #12]
 800c038:	bf18      	it	ne
 800c03a:	81a3      	strhne	r3, [r4, #12]
 800c03c:	bd10      	pop	{r4, pc}

0800c03e <__sclose>:
 800c03e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c042:	f000 b8d3 	b.w	800c1ec <_close_r>
	...

0800c048 <__swbuf_r>:
 800c048:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c04a:	460e      	mov	r6, r1
 800c04c:	4614      	mov	r4, r2
 800c04e:	4605      	mov	r5, r0
 800c050:	b118      	cbz	r0, 800c05a <__swbuf_r+0x12>
 800c052:	6983      	ldr	r3, [r0, #24]
 800c054:	b90b      	cbnz	r3, 800c05a <__swbuf_r+0x12>
 800c056:	f7ff fd07 	bl	800ba68 <__sinit>
 800c05a:	4b21      	ldr	r3, [pc, #132]	; (800c0e0 <__swbuf_r+0x98>)
 800c05c:	429c      	cmp	r4, r3
 800c05e:	d12b      	bne.n	800c0b8 <__swbuf_r+0x70>
 800c060:	686c      	ldr	r4, [r5, #4]
 800c062:	69a3      	ldr	r3, [r4, #24]
 800c064:	60a3      	str	r3, [r4, #8]
 800c066:	89a3      	ldrh	r3, [r4, #12]
 800c068:	071a      	lsls	r2, r3, #28
 800c06a:	d52f      	bpl.n	800c0cc <__swbuf_r+0x84>
 800c06c:	6923      	ldr	r3, [r4, #16]
 800c06e:	b36b      	cbz	r3, 800c0cc <__swbuf_r+0x84>
 800c070:	6923      	ldr	r3, [r4, #16]
 800c072:	6820      	ldr	r0, [r4, #0]
 800c074:	1ac0      	subs	r0, r0, r3
 800c076:	6963      	ldr	r3, [r4, #20]
 800c078:	b2f6      	uxtb	r6, r6
 800c07a:	4283      	cmp	r3, r0
 800c07c:	4637      	mov	r7, r6
 800c07e:	dc04      	bgt.n	800c08a <__swbuf_r+0x42>
 800c080:	4621      	mov	r1, r4
 800c082:	4628      	mov	r0, r5
 800c084:	f000 f948 	bl	800c318 <_fflush_r>
 800c088:	bb30      	cbnz	r0, 800c0d8 <__swbuf_r+0x90>
 800c08a:	68a3      	ldr	r3, [r4, #8]
 800c08c:	3b01      	subs	r3, #1
 800c08e:	60a3      	str	r3, [r4, #8]
 800c090:	6823      	ldr	r3, [r4, #0]
 800c092:	1c5a      	adds	r2, r3, #1
 800c094:	6022      	str	r2, [r4, #0]
 800c096:	701e      	strb	r6, [r3, #0]
 800c098:	6963      	ldr	r3, [r4, #20]
 800c09a:	3001      	adds	r0, #1
 800c09c:	4283      	cmp	r3, r0
 800c09e:	d004      	beq.n	800c0aa <__swbuf_r+0x62>
 800c0a0:	89a3      	ldrh	r3, [r4, #12]
 800c0a2:	07db      	lsls	r3, r3, #31
 800c0a4:	d506      	bpl.n	800c0b4 <__swbuf_r+0x6c>
 800c0a6:	2e0a      	cmp	r6, #10
 800c0a8:	d104      	bne.n	800c0b4 <__swbuf_r+0x6c>
 800c0aa:	4621      	mov	r1, r4
 800c0ac:	4628      	mov	r0, r5
 800c0ae:	f000 f933 	bl	800c318 <_fflush_r>
 800c0b2:	b988      	cbnz	r0, 800c0d8 <__swbuf_r+0x90>
 800c0b4:	4638      	mov	r0, r7
 800c0b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c0b8:	4b0a      	ldr	r3, [pc, #40]	; (800c0e4 <__swbuf_r+0x9c>)
 800c0ba:	429c      	cmp	r4, r3
 800c0bc:	d101      	bne.n	800c0c2 <__swbuf_r+0x7a>
 800c0be:	68ac      	ldr	r4, [r5, #8]
 800c0c0:	e7cf      	b.n	800c062 <__swbuf_r+0x1a>
 800c0c2:	4b09      	ldr	r3, [pc, #36]	; (800c0e8 <__swbuf_r+0xa0>)
 800c0c4:	429c      	cmp	r4, r3
 800c0c6:	bf08      	it	eq
 800c0c8:	68ec      	ldreq	r4, [r5, #12]
 800c0ca:	e7ca      	b.n	800c062 <__swbuf_r+0x1a>
 800c0cc:	4621      	mov	r1, r4
 800c0ce:	4628      	mov	r0, r5
 800c0d0:	f000 f81e 	bl	800c110 <__swsetup_r>
 800c0d4:	2800      	cmp	r0, #0
 800c0d6:	d0cb      	beq.n	800c070 <__swbuf_r+0x28>
 800c0d8:	f04f 37ff 	mov.w	r7, #4294967295
 800c0dc:	e7ea      	b.n	800c0b4 <__swbuf_r+0x6c>
 800c0de:	bf00      	nop
 800c0e0:	0800d478 	.word	0x0800d478
 800c0e4:	0800d498 	.word	0x0800d498
 800c0e8:	0800d458 	.word	0x0800d458

0800c0ec <_write_r>:
 800c0ec:	b538      	push	{r3, r4, r5, lr}
 800c0ee:	4d07      	ldr	r5, [pc, #28]	; (800c10c <_write_r+0x20>)
 800c0f0:	4604      	mov	r4, r0
 800c0f2:	4608      	mov	r0, r1
 800c0f4:	4611      	mov	r1, r2
 800c0f6:	2200      	movs	r2, #0
 800c0f8:	602a      	str	r2, [r5, #0]
 800c0fa:	461a      	mov	r2, r3
 800c0fc:	f7f4 ff14 	bl	8000f28 <_write>
 800c100:	1c43      	adds	r3, r0, #1
 800c102:	d102      	bne.n	800c10a <_write_r+0x1e>
 800c104:	682b      	ldr	r3, [r5, #0]
 800c106:	b103      	cbz	r3, 800c10a <_write_r+0x1e>
 800c108:	6023      	str	r3, [r4, #0]
 800c10a:	bd38      	pop	{r3, r4, r5, pc}
 800c10c:	20002a38 	.word	0x20002a38

0800c110 <__swsetup_r>:
 800c110:	4b32      	ldr	r3, [pc, #200]	; (800c1dc <__swsetup_r+0xcc>)
 800c112:	b570      	push	{r4, r5, r6, lr}
 800c114:	681d      	ldr	r5, [r3, #0]
 800c116:	4606      	mov	r6, r0
 800c118:	460c      	mov	r4, r1
 800c11a:	b125      	cbz	r5, 800c126 <__swsetup_r+0x16>
 800c11c:	69ab      	ldr	r3, [r5, #24]
 800c11e:	b913      	cbnz	r3, 800c126 <__swsetup_r+0x16>
 800c120:	4628      	mov	r0, r5
 800c122:	f7ff fca1 	bl	800ba68 <__sinit>
 800c126:	4b2e      	ldr	r3, [pc, #184]	; (800c1e0 <__swsetup_r+0xd0>)
 800c128:	429c      	cmp	r4, r3
 800c12a:	d10f      	bne.n	800c14c <__swsetup_r+0x3c>
 800c12c:	686c      	ldr	r4, [r5, #4]
 800c12e:	89a3      	ldrh	r3, [r4, #12]
 800c130:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c134:	0719      	lsls	r1, r3, #28
 800c136:	d42c      	bmi.n	800c192 <__swsetup_r+0x82>
 800c138:	06dd      	lsls	r5, r3, #27
 800c13a:	d411      	bmi.n	800c160 <__swsetup_r+0x50>
 800c13c:	2309      	movs	r3, #9
 800c13e:	6033      	str	r3, [r6, #0]
 800c140:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800c144:	81a3      	strh	r3, [r4, #12]
 800c146:	f04f 30ff 	mov.w	r0, #4294967295
 800c14a:	e03e      	b.n	800c1ca <__swsetup_r+0xba>
 800c14c:	4b25      	ldr	r3, [pc, #148]	; (800c1e4 <__swsetup_r+0xd4>)
 800c14e:	429c      	cmp	r4, r3
 800c150:	d101      	bne.n	800c156 <__swsetup_r+0x46>
 800c152:	68ac      	ldr	r4, [r5, #8]
 800c154:	e7eb      	b.n	800c12e <__swsetup_r+0x1e>
 800c156:	4b24      	ldr	r3, [pc, #144]	; (800c1e8 <__swsetup_r+0xd8>)
 800c158:	429c      	cmp	r4, r3
 800c15a:	bf08      	it	eq
 800c15c:	68ec      	ldreq	r4, [r5, #12]
 800c15e:	e7e6      	b.n	800c12e <__swsetup_r+0x1e>
 800c160:	0758      	lsls	r0, r3, #29
 800c162:	d512      	bpl.n	800c18a <__swsetup_r+0x7a>
 800c164:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c166:	b141      	cbz	r1, 800c17a <__swsetup_r+0x6a>
 800c168:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c16c:	4299      	cmp	r1, r3
 800c16e:	d002      	beq.n	800c176 <__swsetup_r+0x66>
 800c170:	4630      	mov	r0, r6
 800c172:	f000 f991 	bl	800c498 <_free_r>
 800c176:	2300      	movs	r3, #0
 800c178:	6363      	str	r3, [r4, #52]	; 0x34
 800c17a:	89a3      	ldrh	r3, [r4, #12]
 800c17c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c180:	81a3      	strh	r3, [r4, #12]
 800c182:	2300      	movs	r3, #0
 800c184:	6063      	str	r3, [r4, #4]
 800c186:	6923      	ldr	r3, [r4, #16]
 800c188:	6023      	str	r3, [r4, #0]
 800c18a:	89a3      	ldrh	r3, [r4, #12]
 800c18c:	f043 0308 	orr.w	r3, r3, #8
 800c190:	81a3      	strh	r3, [r4, #12]
 800c192:	6923      	ldr	r3, [r4, #16]
 800c194:	b94b      	cbnz	r3, 800c1aa <__swsetup_r+0x9a>
 800c196:	89a3      	ldrh	r3, [r4, #12]
 800c198:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c19c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c1a0:	d003      	beq.n	800c1aa <__swsetup_r+0x9a>
 800c1a2:	4621      	mov	r1, r4
 800c1a4:	4630      	mov	r0, r6
 800c1a6:	f000 f92b 	bl	800c400 <__smakebuf_r>
 800c1aa:	89a0      	ldrh	r0, [r4, #12]
 800c1ac:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c1b0:	f010 0301 	ands.w	r3, r0, #1
 800c1b4:	d00a      	beq.n	800c1cc <__swsetup_r+0xbc>
 800c1b6:	2300      	movs	r3, #0
 800c1b8:	60a3      	str	r3, [r4, #8]
 800c1ba:	6963      	ldr	r3, [r4, #20]
 800c1bc:	425b      	negs	r3, r3
 800c1be:	61a3      	str	r3, [r4, #24]
 800c1c0:	6923      	ldr	r3, [r4, #16]
 800c1c2:	b943      	cbnz	r3, 800c1d6 <__swsetup_r+0xc6>
 800c1c4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c1c8:	d1ba      	bne.n	800c140 <__swsetup_r+0x30>
 800c1ca:	bd70      	pop	{r4, r5, r6, pc}
 800c1cc:	0781      	lsls	r1, r0, #30
 800c1ce:	bf58      	it	pl
 800c1d0:	6963      	ldrpl	r3, [r4, #20]
 800c1d2:	60a3      	str	r3, [r4, #8]
 800c1d4:	e7f4      	b.n	800c1c0 <__swsetup_r+0xb0>
 800c1d6:	2000      	movs	r0, #0
 800c1d8:	e7f7      	b.n	800c1ca <__swsetup_r+0xba>
 800c1da:	bf00      	nop
 800c1dc:	20000044 	.word	0x20000044
 800c1e0:	0800d478 	.word	0x0800d478
 800c1e4:	0800d498 	.word	0x0800d498
 800c1e8:	0800d458 	.word	0x0800d458

0800c1ec <_close_r>:
 800c1ec:	b538      	push	{r3, r4, r5, lr}
 800c1ee:	4d06      	ldr	r5, [pc, #24]	; (800c208 <_close_r+0x1c>)
 800c1f0:	2300      	movs	r3, #0
 800c1f2:	4604      	mov	r4, r0
 800c1f4:	4608      	mov	r0, r1
 800c1f6:	602b      	str	r3, [r5, #0]
 800c1f8:	f7f5 fe4d 	bl	8001e96 <_close>
 800c1fc:	1c43      	adds	r3, r0, #1
 800c1fe:	d102      	bne.n	800c206 <_close_r+0x1a>
 800c200:	682b      	ldr	r3, [r5, #0]
 800c202:	b103      	cbz	r3, 800c206 <_close_r+0x1a>
 800c204:	6023      	str	r3, [r4, #0]
 800c206:	bd38      	pop	{r3, r4, r5, pc}
 800c208:	20002a38 	.word	0x20002a38

0800c20c <__sflush_r>:
 800c20c:	898a      	ldrh	r2, [r1, #12]
 800c20e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c212:	4605      	mov	r5, r0
 800c214:	0710      	lsls	r0, r2, #28
 800c216:	460c      	mov	r4, r1
 800c218:	d458      	bmi.n	800c2cc <__sflush_r+0xc0>
 800c21a:	684b      	ldr	r3, [r1, #4]
 800c21c:	2b00      	cmp	r3, #0
 800c21e:	dc05      	bgt.n	800c22c <__sflush_r+0x20>
 800c220:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c222:	2b00      	cmp	r3, #0
 800c224:	dc02      	bgt.n	800c22c <__sflush_r+0x20>
 800c226:	2000      	movs	r0, #0
 800c228:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c22c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c22e:	2e00      	cmp	r6, #0
 800c230:	d0f9      	beq.n	800c226 <__sflush_r+0x1a>
 800c232:	2300      	movs	r3, #0
 800c234:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c238:	682f      	ldr	r7, [r5, #0]
 800c23a:	602b      	str	r3, [r5, #0]
 800c23c:	d032      	beq.n	800c2a4 <__sflush_r+0x98>
 800c23e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c240:	89a3      	ldrh	r3, [r4, #12]
 800c242:	075a      	lsls	r2, r3, #29
 800c244:	d505      	bpl.n	800c252 <__sflush_r+0x46>
 800c246:	6863      	ldr	r3, [r4, #4]
 800c248:	1ac0      	subs	r0, r0, r3
 800c24a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c24c:	b10b      	cbz	r3, 800c252 <__sflush_r+0x46>
 800c24e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c250:	1ac0      	subs	r0, r0, r3
 800c252:	2300      	movs	r3, #0
 800c254:	4602      	mov	r2, r0
 800c256:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c258:	6a21      	ldr	r1, [r4, #32]
 800c25a:	4628      	mov	r0, r5
 800c25c:	47b0      	blx	r6
 800c25e:	1c43      	adds	r3, r0, #1
 800c260:	89a3      	ldrh	r3, [r4, #12]
 800c262:	d106      	bne.n	800c272 <__sflush_r+0x66>
 800c264:	6829      	ldr	r1, [r5, #0]
 800c266:	291d      	cmp	r1, #29
 800c268:	d82c      	bhi.n	800c2c4 <__sflush_r+0xb8>
 800c26a:	4a2a      	ldr	r2, [pc, #168]	; (800c314 <__sflush_r+0x108>)
 800c26c:	40ca      	lsrs	r2, r1
 800c26e:	07d6      	lsls	r6, r2, #31
 800c270:	d528      	bpl.n	800c2c4 <__sflush_r+0xb8>
 800c272:	2200      	movs	r2, #0
 800c274:	6062      	str	r2, [r4, #4]
 800c276:	04d9      	lsls	r1, r3, #19
 800c278:	6922      	ldr	r2, [r4, #16]
 800c27a:	6022      	str	r2, [r4, #0]
 800c27c:	d504      	bpl.n	800c288 <__sflush_r+0x7c>
 800c27e:	1c42      	adds	r2, r0, #1
 800c280:	d101      	bne.n	800c286 <__sflush_r+0x7a>
 800c282:	682b      	ldr	r3, [r5, #0]
 800c284:	b903      	cbnz	r3, 800c288 <__sflush_r+0x7c>
 800c286:	6560      	str	r0, [r4, #84]	; 0x54
 800c288:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c28a:	602f      	str	r7, [r5, #0]
 800c28c:	2900      	cmp	r1, #0
 800c28e:	d0ca      	beq.n	800c226 <__sflush_r+0x1a>
 800c290:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c294:	4299      	cmp	r1, r3
 800c296:	d002      	beq.n	800c29e <__sflush_r+0x92>
 800c298:	4628      	mov	r0, r5
 800c29a:	f000 f8fd 	bl	800c498 <_free_r>
 800c29e:	2000      	movs	r0, #0
 800c2a0:	6360      	str	r0, [r4, #52]	; 0x34
 800c2a2:	e7c1      	b.n	800c228 <__sflush_r+0x1c>
 800c2a4:	6a21      	ldr	r1, [r4, #32]
 800c2a6:	2301      	movs	r3, #1
 800c2a8:	4628      	mov	r0, r5
 800c2aa:	47b0      	blx	r6
 800c2ac:	1c41      	adds	r1, r0, #1
 800c2ae:	d1c7      	bne.n	800c240 <__sflush_r+0x34>
 800c2b0:	682b      	ldr	r3, [r5, #0]
 800c2b2:	2b00      	cmp	r3, #0
 800c2b4:	d0c4      	beq.n	800c240 <__sflush_r+0x34>
 800c2b6:	2b1d      	cmp	r3, #29
 800c2b8:	d001      	beq.n	800c2be <__sflush_r+0xb2>
 800c2ba:	2b16      	cmp	r3, #22
 800c2bc:	d101      	bne.n	800c2c2 <__sflush_r+0xb6>
 800c2be:	602f      	str	r7, [r5, #0]
 800c2c0:	e7b1      	b.n	800c226 <__sflush_r+0x1a>
 800c2c2:	89a3      	ldrh	r3, [r4, #12]
 800c2c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c2c8:	81a3      	strh	r3, [r4, #12]
 800c2ca:	e7ad      	b.n	800c228 <__sflush_r+0x1c>
 800c2cc:	690f      	ldr	r7, [r1, #16]
 800c2ce:	2f00      	cmp	r7, #0
 800c2d0:	d0a9      	beq.n	800c226 <__sflush_r+0x1a>
 800c2d2:	0793      	lsls	r3, r2, #30
 800c2d4:	680e      	ldr	r6, [r1, #0]
 800c2d6:	bf08      	it	eq
 800c2d8:	694b      	ldreq	r3, [r1, #20]
 800c2da:	600f      	str	r7, [r1, #0]
 800c2dc:	bf18      	it	ne
 800c2de:	2300      	movne	r3, #0
 800c2e0:	eba6 0807 	sub.w	r8, r6, r7
 800c2e4:	608b      	str	r3, [r1, #8]
 800c2e6:	f1b8 0f00 	cmp.w	r8, #0
 800c2ea:	dd9c      	ble.n	800c226 <__sflush_r+0x1a>
 800c2ec:	6a21      	ldr	r1, [r4, #32]
 800c2ee:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c2f0:	4643      	mov	r3, r8
 800c2f2:	463a      	mov	r2, r7
 800c2f4:	4628      	mov	r0, r5
 800c2f6:	47b0      	blx	r6
 800c2f8:	2800      	cmp	r0, #0
 800c2fa:	dc06      	bgt.n	800c30a <__sflush_r+0xfe>
 800c2fc:	89a3      	ldrh	r3, [r4, #12]
 800c2fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c302:	81a3      	strh	r3, [r4, #12]
 800c304:	f04f 30ff 	mov.w	r0, #4294967295
 800c308:	e78e      	b.n	800c228 <__sflush_r+0x1c>
 800c30a:	4407      	add	r7, r0
 800c30c:	eba8 0800 	sub.w	r8, r8, r0
 800c310:	e7e9      	b.n	800c2e6 <__sflush_r+0xda>
 800c312:	bf00      	nop
 800c314:	20400001 	.word	0x20400001

0800c318 <_fflush_r>:
 800c318:	b538      	push	{r3, r4, r5, lr}
 800c31a:	690b      	ldr	r3, [r1, #16]
 800c31c:	4605      	mov	r5, r0
 800c31e:	460c      	mov	r4, r1
 800c320:	b913      	cbnz	r3, 800c328 <_fflush_r+0x10>
 800c322:	2500      	movs	r5, #0
 800c324:	4628      	mov	r0, r5
 800c326:	bd38      	pop	{r3, r4, r5, pc}
 800c328:	b118      	cbz	r0, 800c332 <_fflush_r+0x1a>
 800c32a:	6983      	ldr	r3, [r0, #24]
 800c32c:	b90b      	cbnz	r3, 800c332 <_fflush_r+0x1a>
 800c32e:	f7ff fb9b 	bl	800ba68 <__sinit>
 800c332:	4b14      	ldr	r3, [pc, #80]	; (800c384 <_fflush_r+0x6c>)
 800c334:	429c      	cmp	r4, r3
 800c336:	d11b      	bne.n	800c370 <_fflush_r+0x58>
 800c338:	686c      	ldr	r4, [r5, #4]
 800c33a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c33e:	2b00      	cmp	r3, #0
 800c340:	d0ef      	beq.n	800c322 <_fflush_r+0xa>
 800c342:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c344:	07d0      	lsls	r0, r2, #31
 800c346:	d404      	bmi.n	800c352 <_fflush_r+0x3a>
 800c348:	0599      	lsls	r1, r3, #22
 800c34a:	d402      	bmi.n	800c352 <_fflush_r+0x3a>
 800c34c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c34e:	f7ff fc4e 	bl	800bbee <__retarget_lock_acquire_recursive>
 800c352:	4628      	mov	r0, r5
 800c354:	4621      	mov	r1, r4
 800c356:	f7ff ff59 	bl	800c20c <__sflush_r>
 800c35a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c35c:	07da      	lsls	r2, r3, #31
 800c35e:	4605      	mov	r5, r0
 800c360:	d4e0      	bmi.n	800c324 <_fflush_r+0xc>
 800c362:	89a3      	ldrh	r3, [r4, #12]
 800c364:	059b      	lsls	r3, r3, #22
 800c366:	d4dd      	bmi.n	800c324 <_fflush_r+0xc>
 800c368:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c36a:	f7ff fc41 	bl	800bbf0 <__retarget_lock_release_recursive>
 800c36e:	e7d9      	b.n	800c324 <_fflush_r+0xc>
 800c370:	4b05      	ldr	r3, [pc, #20]	; (800c388 <_fflush_r+0x70>)
 800c372:	429c      	cmp	r4, r3
 800c374:	d101      	bne.n	800c37a <_fflush_r+0x62>
 800c376:	68ac      	ldr	r4, [r5, #8]
 800c378:	e7df      	b.n	800c33a <_fflush_r+0x22>
 800c37a:	4b04      	ldr	r3, [pc, #16]	; (800c38c <_fflush_r+0x74>)
 800c37c:	429c      	cmp	r4, r3
 800c37e:	bf08      	it	eq
 800c380:	68ec      	ldreq	r4, [r5, #12]
 800c382:	e7da      	b.n	800c33a <_fflush_r+0x22>
 800c384:	0800d478 	.word	0x0800d478
 800c388:	0800d498 	.word	0x0800d498
 800c38c:	0800d458 	.word	0x0800d458

0800c390 <_lseek_r>:
 800c390:	b538      	push	{r3, r4, r5, lr}
 800c392:	4d07      	ldr	r5, [pc, #28]	; (800c3b0 <_lseek_r+0x20>)
 800c394:	4604      	mov	r4, r0
 800c396:	4608      	mov	r0, r1
 800c398:	4611      	mov	r1, r2
 800c39a:	2200      	movs	r2, #0
 800c39c:	602a      	str	r2, [r5, #0]
 800c39e:	461a      	mov	r2, r3
 800c3a0:	f7f5 fda0 	bl	8001ee4 <_lseek>
 800c3a4:	1c43      	adds	r3, r0, #1
 800c3a6:	d102      	bne.n	800c3ae <_lseek_r+0x1e>
 800c3a8:	682b      	ldr	r3, [r5, #0]
 800c3aa:	b103      	cbz	r3, 800c3ae <_lseek_r+0x1e>
 800c3ac:	6023      	str	r3, [r4, #0]
 800c3ae:	bd38      	pop	{r3, r4, r5, pc}
 800c3b0:	20002a38 	.word	0x20002a38

0800c3b4 <__swhatbuf_r>:
 800c3b4:	b570      	push	{r4, r5, r6, lr}
 800c3b6:	460e      	mov	r6, r1
 800c3b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c3bc:	2900      	cmp	r1, #0
 800c3be:	b096      	sub	sp, #88	; 0x58
 800c3c0:	4614      	mov	r4, r2
 800c3c2:	461d      	mov	r5, r3
 800c3c4:	da08      	bge.n	800c3d8 <__swhatbuf_r+0x24>
 800c3c6:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800c3ca:	2200      	movs	r2, #0
 800c3cc:	602a      	str	r2, [r5, #0]
 800c3ce:	061a      	lsls	r2, r3, #24
 800c3d0:	d410      	bmi.n	800c3f4 <__swhatbuf_r+0x40>
 800c3d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c3d6:	e00e      	b.n	800c3f6 <__swhatbuf_r+0x42>
 800c3d8:	466a      	mov	r2, sp
 800c3da:	f000 fd05 	bl	800cde8 <_fstat_r>
 800c3de:	2800      	cmp	r0, #0
 800c3e0:	dbf1      	blt.n	800c3c6 <__swhatbuf_r+0x12>
 800c3e2:	9a01      	ldr	r2, [sp, #4]
 800c3e4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800c3e8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800c3ec:	425a      	negs	r2, r3
 800c3ee:	415a      	adcs	r2, r3
 800c3f0:	602a      	str	r2, [r5, #0]
 800c3f2:	e7ee      	b.n	800c3d2 <__swhatbuf_r+0x1e>
 800c3f4:	2340      	movs	r3, #64	; 0x40
 800c3f6:	2000      	movs	r0, #0
 800c3f8:	6023      	str	r3, [r4, #0]
 800c3fa:	b016      	add	sp, #88	; 0x58
 800c3fc:	bd70      	pop	{r4, r5, r6, pc}
	...

0800c400 <__smakebuf_r>:
 800c400:	898b      	ldrh	r3, [r1, #12]
 800c402:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c404:	079d      	lsls	r5, r3, #30
 800c406:	4606      	mov	r6, r0
 800c408:	460c      	mov	r4, r1
 800c40a:	d507      	bpl.n	800c41c <__smakebuf_r+0x1c>
 800c40c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c410:	6023      	str	r3, [r4, #0]
 800c412:	6123      	str	r3, [r4, #16]
 800c414:	2301      	movs	r3, #1
 800c416:	6163      	str	r3, [r4, #20]
 800c418:	b002      	add	sp, #8
 800c41a:	bd70      	pop	{r4, r5, r6, pc}
 800c41c:	ab01      	add	r3, sp, #4
 800c41e:	466a      	mov	r2, sp
 800c420:	f7ff ffc8 	bl	800c3b4 <__swhatbuf_r>
 800c424:	9900      	ldr	r1, [sp, #0]
 800c426:	4605      	mov	r5, r0
 800c428:	4630      	mov	r0, r6
 800c42a:	f7ff fc19 	bl	800bc60 <_malloc_r>
 800c42e:	b948      	cbnz	r0, 800c444 <__smakebuf_r+0x44>
 800c430:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c434:	059a      	lsls	r2, r3, #22
 800c436:	d4ef      	bmi.n	800c418 <__smakebuf_r+0x18>
 800c438:	f023 0303 	bic.w	r3, r3, #3
 800c43c:	f043 0302 	orr.w	r3, r3, #2
 800c440:	81a3      	strh	r3, [r4, #12]
 800c442:	e7e3      	b.n	800c40c <__smakebuf_r+0xc>
 800c444:	4b0d      	ldr	r3, [pc, #52]	; (800c47c <__smakebuf_r+0x7c>)
 800c446:	62b3      	str	r3, [r6, #40]	; 0x28
 800c448:	89a3      	ldrh	r3, [r4, #12]
 800c44a:	6020      	str	r0, [r4, #0]
 800c44c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c450:	81a3      	strh	r3, [r4, #12]
 800c452:	9b00      	ldr	r3, [sp, #0]
 800c454:	6163      	str	r3, [r4, #20]
 800c456:	9b01      	ldr	r3, [sp, #4]
 800c458:	6120      	str	r0, [r4, #16]
 800c45a:	b15b      	cbz	r3, 800c474 <__smakebuf_r+0x74>
 800c45c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c460:	4630      	mov	r0, r6
 800c462:	f000 fcd3 	bl	800ce0c <_isatty_r>
 800c466:	b128      	cbz	r0, 800c474 <__smakebuf_r+0x74>
 800c468:	89a3      	ldrh	r3, [r4, #12]
 800c46a:	f023 0303 	bic.w	r3, r3, #3
 800c46e:	f043 0301 	orr.w	r3, r3, #1
 800c472:	81a3      	strh	r3, [r4, #12]
 800c474:	89a0      	ldrh	r0, [r4, #12]
 800c476:	4305      	orrs	r5, r0
 800c478:	81a5      	strh	r5, [r4, #12]
 800c47a:	e7cd      	b.n	800c418 <__smakebuf_r+0x18>
 800c47c:	0800ba01 	.word	0x0800ba01

0800c480 <__malloc_lock>:
 800c480:	4801      	ldr	r0, [pc, #4]	; (800c488 <__malloc_lock+0x8>)
 800c482:	f7ff bbb4 	b.w	800bbee <__retarget_lock_acquire_recursive>
 800c486:	bf00      	nop
 800c488:	20002a2c 	.word	0x20002a2c

0800c48c <__malloc_unlock>:
 800c48c:	4801      	ldr	r0, [pc, #4]	; (800c494 <__malloc_unlock+0x8>)
 800c48e:	f7ff bbaf 	b.w	800bbf0 <__retarget_lock_release_recursive>
 800c492:	bf00      	nop
 800c494:	20002a2c 	.word	0x20002a2c

0800c498 <_free_r>:
 800c498:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c49a:	2900      	cmp	r1, #0
 800c49c:	d044      	beq.n	800c528 <_free_r+0x90>
 800c49e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c4a2:	9001      	str	r0, [sp, #4]
 800c4a4:	2b00      	cmp	r3, #0
 800c4a6:	f1a1 0404 	sub.w	r4, r1, #4
 800c4aa:	bfb8      	it	lt
 800c4ac:	18e4      	addlt	r4, r4, r3
 800c4ae:	f7ff ffe7 	bl	800c480 <__malloc_lock>
 800c4b2:	4a1e      	ldr	r2, [pc, #120]	; (800c52c <_free_r+0x94>)
 800c4b4:	9801      	ldr	r0, [sp, #4]
 800c4b6:	6813      	ldr	r3, [r2, #0]
 800c4b8:	b933      	cbnz	r3, 800c4c8 <_free_r+0x30>
 800c4ba:	6063      	str	r3, [r4, #4]
 800c4bc:	6014      	str	r4, [r2, #0]
 800c4be:	b003      	add	sp, #12
 800c4c0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c4c4:	f7ff bfe2 	b.w	800c48c <__malloc_unlock>
 800c4c8:	42a3      	cmp	r3, r4
 800c4ca:	d908      	bls.n	800c4de <_free_r+0x46>
 800c4cc:	6825      	ldr	r5, [r4, #0]
 800c4ce:	1961      	adds	r1, r4, r5
 800c4d0:	428b      	cmp	r3, r1
 800c4d2:	bf01      	itttt	eq
 800c4d4:	6819      	ldreq	r1, [r3, #0]
 800c4d6:	685b      	ldreq	r3, [r3, #4]
 800c4d8:	1949      	addeq	r1, r1, r5
 800c4da:	6021      	streq	r1, [r4, #0]
 800c4dc:	e7ed      	b.n	800c4ba <_free_r+0x22>
 800c4de:	461a      	mov	r2, r3
 800c4e0:	685b      	ldr	r3, [r3, #4]
 800c4e2:	b10b      	cbz	r3, 800c4e8 <_free_r+0x50>
 800c4e4:	42a3      	cmp	r3, r4
 800c4e6:	d9fa      	bls.n	800c4de <_free_r+0x46>
 800c4e8:	6811      	ldr	r1, [r2, #0]
 800c4ea:	1855      	adds	r5, r2, r1
 800c4ec:	42a5      	cmp	r5, r4
 800c4ee:	d10b      	bne.n	800c508 <_free_r+0x70>
 800c4f0:	6824      	ldr	r4, [r4, #0]
 800c4f2:	4421      	add	r1, r4
 800c4f4:	1854      	adds	r4, r2, r1
 800c4f6:	42a3      	cmp	r3, r4
 800c4f8:	6011      	str	r1, [r2, #0]
 800c4fa:	d1e0      	bne.n	800c4be <_free_r+0x26>
 800c4fc:	681c      	ldr	r4, [r3, #0]
 800c4fe:	685b      	ldr	r3, [r3, #4]
 800c500:	6053      	str	r3, [r2, #4]
 800c502:	4421      	add	r1, r4
 800c504:	6011      	str	r1, [r2, #0]
 800c506:	e7da      	b.n	800c4be <_free_r+0x26>
 800c508:	d902      	bls.n	800c510 <_free_r+0x78>
 800c50a:	230c      	movs	r3, #12
 800c50c:	6003      	str	r3, [r0, #0]
 800c50e:	e7d6      	b.n	800c4be <_free_r+0x26>
 800c510:	6825      	ldr	r5, [r4, #0]
 800c512:	1961      	adds	r1, r4, r5
 800c514:	428b      	cmp	r3, r1
 800c516:	bf04      	itt	eq
 800c518:	6819      	ldreq	r1, [r3, #0]
 800c51a:	685b      	ldreq	r3, [r3, #4]
 800c51c:	6063      	str	r3, [r4, #4]
 800c51e:	bf04      	itt	eq
 800c520:	1949      	addeq	r1, r1, r5
 800c522:	6021      	streq	r1, [r4, #0]
 800c524:	6054      	str	r4, [r2, #4]
 800c526:	e7ca      	b.n	800c4be <_free_r+0x26>
 800c528:	b003      	add	sp, #12
 800c52a:	bd30      	pop	{r4, r5, pc}
 800c52c:	20002a30 	.word	0x20002a30

0800c530 <__ssputs_r>:
 800c530:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c534:	688e      	ldr	r6, [r1, #8]
 800c536:	429e      	cmp	r6, r3
 800c538:	4682      	mov	sl, r0
 800c53a:	460c      	mov	r4, r1
 800c53c:	4690      	mov	r8, r2
 800c53e:	461f      	mov	r7, r3
 800c540:	d838      	bhi.n	800c5b4 <__ssputs_r+0x84>
 800c542:	898a      	ldrh	r2, [r1, #12]
 800c544:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c548:	d032      	beq.n	800c5b0 <__ssputs_r+0x80>
 800c54a:	6825      	ldr	r5, [r4, #0]
 800c54c:	6909      	ldr	r1, [r1, #16]
 800c54e:	eba5 0901 	sub.w	r9, r5, r1
 800c552:	6965      	ldr	r5, [r4, #20]
 800c554:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c558:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c55c:	3301      	adds	r3, #1
 800c55e:	444b      	add	r3, r9
 800c560:	106d      	asrs	r5, r5, #1
 800c562:	429d      	cmp	r5, r3
 800c564:	bf38      	it	cc
 800c566:	461d      	movcc	r5, r3
 800c568:	0553      	lsls	r3, r2, #21
 800c56a:	d531      	bpl.n	800c5d0 <__ssputs_r+0xa0>
 800c56c:	4629      	mov	r1, r5
 800c56e:	f7ff fb77 	bl	800bc60 <_malloc_r>
 800c572:	4606      	mov	r6, r0
 800c574:	b950      	cbnz	r0, 800c58c <__ssputs_r+0x5c>
 800c576:	230c      	movs	r3, #12
 800c578:	f8ca 3000 	str.w	r3, [sl]
 800c57c:	89a3      	ldrh	r3, [r4, #12]
 800c57e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c582:	81a3      	strh	r3, [r4, #12]
 800c584:	f04f 30ff 	mov.w	r0, #4294967295
 800c588:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c58c:	6921      	ldr	r1, [r4, #16]
 800c58e:	464a      	mov	r2, r9
 800c590:	f7ff fb2f 	bl	800bbf2 <memcpy>
 800c594:	89a3      	ldrh	r3, [r4, #12]
 800c596:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800c59a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c59e:	81a3      	strh	r3, [r4, #12]
 800c5a0:	6126      	str	r6, [r4, #16]
 800c5a2:	6165      	str	r5, [r4, #20]
 800c5a4:	444e      	add	r6, r9
 800c5a6:	eba5 0509 	sub.w	r5, r5, r9
 800c5aa:	6026      	str	r6, [r4, #0]
 800c5ac:	60a5      	str	r5, [r4, #8]
 800c5ae:	463e      	mov	r6, r7
 800c5b0:	42be      	cmp	r6, r7
 800c5b2:	d900      	bls.n	800c5b6 <__ssputs_r+0x86>
 800c5b4:	463e      	mov	r6, r7
 800c5b6:	6820      	ldr	r0, [r4, #0]
 800c5b8:	4632      	mov	r2, r6
 800c5ba:	4641      	mov	r1, r8
 800c5bc:	f000 fc36 	bl	800ce2c <memmove>
 800c5c0:	68a3      	ldr	r3, [r4, #8]
 800c5c2:	1b9b      	subs	r3, r3, r6
 800c5c4:	60a3      	str	r3, [r4, #8]
 800c5c6:	6823      	ldr	r3, [r4, #0]
 800c5c8:	4433      	add	r3, r6
 800c5ca:	6023      	str	r3, [r4, #0]
 800c5cc:	2000      	movs	r0, #0
 800c5ce:	e7db      	b.n	800c588 <__ssputs_r+0x58>
 800c5d0:	462a      	mov	r2, r5
 800c5d2:	f000 fc45 	bl	800ce60 <_realloc_r>
 800c5d6:	4606      	mov	r6, r0
 800c5d8:	2800      	cmp	r0, #0
 800c5da:	d1e1      	bne.n	800c5a0 <__ssputs_r+0x70>
 800c5dc:	6921      	ldr	r1, [r4, #16]
 800c5de:	4650      	mov	r0, sl
 800c5e0:	f7ff ff5a 	bl	800c498 <_free_r>
 800c5e4:	e7c7      	b.n	800c576 <__ssputs_r+0x46>
	...

0800c5e8 <_svfiprintf_r>:
 800c5e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c5ec:	4698      	mov	r8, r3
 800c5ee:	898b      	ldrh	r3, [r1, #12]
 800c5f0:	061b      	lsls	r3, r3, #24
 800c5f2:	b09d      	sub	sp, #116	; 0x74
 800c5f4:	4607      	mov	r7, r0
 800c5f6:	460d      	mov	r5, r1
 800c5f8:	4614      	mov	r4, r2
 800c5fa:	d50e      	bpl.n	800c61a <_svfiprintf_r+0x32>
 800c5fc:	690b      	ldr	r3, [r1, #16]
 800c5fe:	b963      	cbnz	r3, 800c61a <_svfiprintf_r+0x32>
 800c600:	2140      	movs	r1, #64	; 0x40
 800c602:	f7ff fb2d 	bl	800bc60 <_malloc_r>
 800c606:	6028      	str	r0, [r5, #0]
 800c608:	6128      	str	r0, [r5, #16]
 800c60a:	b920      	cbnz	r0, 800c616 <_svfiprintf_r+0x2e>
 800c60c:	230c      	movs	r3, #12
 800c60e:	603b      	str	r3, [r7, #0]
 800c610:	f04f 30ff 	mov.w	r0, #4294967295
 800c614:	e0d1      	b.n	800c7ba <_svfiprintf_r+0x1d2>
 800c616:	2340      	movs	r3, #64	; 0x40
 800c618:	616b      	str	r3, [r5, #20]
 800c61a:	2300      	movs	r3, #0
 800c61c:	9309      	str	r3, [sp, #36]	; 0x24
 800c61e:	2320      	movs	r3, #32
 800c620:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c624:	f8cd 800c 	str.w	r8, [sp, #12]
 800c628:	2330      	movs	r3, #48	; 0x30
 800c62a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800c7d4 <_svfiprintf_r+0x1ec>
 800c62e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c632:	f04f 0901 	mov.w	r9, #1
 800c636:	4623      	mov	r3, r4
 800c638:	469a      	mov	sl, r3
 800c63a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c63e:	b10a      	cbz	r2, 800c644 <_svfiprintf_r+0x5c>
 800c640:	2a25      	cmp	r2, #37	; 0x25
 800c642:	d1f9      	bne.n	800c638 <_svfiprintf_r+0x50>
 800c644:	ebba 0b04 	subs.w	fp, sl, r4
 800c648:	d00b      	beq.n	800c662 <_svfiprintf_r+0x7a>
 800c64a:	465b      	mov	r3, fp
 800c64c:	4622      	mov	r2, r4
 800c64e:	4629      	mov	r1, r5
 800c650:	4638      	mov	r0, r7
 800c652:	f7ff ff6d 	bl	800c530 <__ssputs_r>
 800c656:	3001      	adds	r0, #1
 800c658:	f000 80aa 	beq.w	800c7b0 <_svfiprintf_r+0x1c8>
 800c65c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c65e:	445a      	add	r2, fp
 800c660:	9209      	str	r2, [sp, #36]	; 0x24
 800c662:	f89a 3000 	ldrb.w	r3, [sl]
 800c666:	2b00      	cmp	r3, #0
 800c668:	f000 80a2 	beq.w	800c7b0 <_svfiprintf_r+0x1c8>
 800c66c:	2300      	movs	r3, #0
 800c66e:	f04f 32ff 	mov.w	r2, #4294967295
 800c672:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c676:	f10a 0a01 	add.w	sl, sl, #1
 800c67a:	9304      	str	r3, [sp, #16]
 800c67c:	9307      	str	r3, [sp, #28]
 800c67e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c682:	931a      	str	r3, [sp, #104]	; 0x68
 800c684:	4654      	mov	r4, sl
 800c686:	2205      	movs	r2, #5
 800c688:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c68c:	4851      	ldr	r0, [pc, #324]	; (800c7d4 <_svfiprintf_r+0x1ec>)
 800c68e:	f7f3 fda7 	bl	80001e0 <memchr>
 800c692:	9a04      	ldr	r2, [sp, #16]
 800c694:	b9d8      	cbnz	r0, 800c6ce <_svfiprintf_r+0xe6>
 800c696:	06d0      	lsls	r0, r2, #27
 800c698:	bf44      	itt	mi
 800c69a:	2320      	movmi	r3, #32
 800c69c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c6a0:	0711      	lsls	r1, r2, #28
 800c6a2:	bf44      	itt	mi
 800c6a4:	232b      	movmi	r3, #43	; 0x2b
 800c6a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c6aa:	f89a 3000 	ldrb.w	r3, [sl]
 800c6ae:	2b2a      	cmp	r3, #42	; 0x2a
 800c6b0:	d015      	beq.n	800c6de <_svfiprintf_r+0xf6>
 800c6b2:	9a07      	ldr	r2, [sp, #28]
 800c6b4:	4654      	mov	r4, sl
 800c6b6:	2000      	movs	r0, #0
 800c6b8:	f04f 0c0a 	mov.w	ip, #10
 800c6bc:	4621      	mov	r1, r4
 800c6be:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c6c2:	3b30      	subs	r3, #48	; 0x30
 800c6c4:	2b09      	cmp	r3, #9
 800c6c6:	d94e      	bls.n	800c766 <_svfiprintf_r+0x17e>
 800c6c8:	b1b0      	cbz	r0, 800c6f8 <_svfiprintf_r+0x110>
 800c6ca:	9207      	str	r2, [sp, #28]
 800c6cc:	e014      	b.n	800c6f8 <_svfiprintf_r+0x110>
 800c6ce:	eba0 0308 	sub.w	r3, r0, r8
 800c6d2:	fa09 f303 	lsl.w	r3, r9, r3
 800c6d6:	4313      	orrs	r3, r2
 800c6d8:	9304      	str	r3, [sp, #16]
 800c6da:	46a2      	mov	sl, r4
 800c6dc:	e7d2      	b.n	800c684 <_svfiprintf_r+0x9c>
 800c6de:	9b03      	ldr	r3, [sp, #12]
 800c6e0:	1d19      	adds	r1, r3, #4
 800c6e2:	681b      	ldr	r3, [r3, #0]
 800c6e4:	9103      	str	r1, [sp, #12]
 800c6e6:	2b00      	cmp	r3, #0
 800c6e8:	bfbb      	ittet	lt
 800c6ea:	425b      	neglt	r3, r3
 800c6ec:	f042 0202 	orrlt.w	r2, r2, #2
 800c6f0:	9307      	strge	r3, [sp, #28]
 800c6f2:	9307      	strlt	r3, [sp, #28]
 800c6f4:	bfb8      	it	lt
 800c6f6:	9204      	strlt	r2, [sp, #16]
 800c6f8:	7823      	ldrb	r3, [r4, #0]
 800c6fa:	2b2e      	cmp	r3, #46	; 0x2e
 800c6fc:	d10c      	bne.n	800c718 <_svfiprintf_r+0x130>
 800c6fe:	7863      	ldrb	r3, [r4, #1]
 800c700:	2b2a      	cmp	r3, #42	; 0x2a
 800c702:	d135      	bne.n	800c770 <_svfiprintf_r+0x188>
 800c704:	9b03      	ldr	r3, [sp, #12]
 800c706:	1d1a      	adds	r2, r3, #4
 800c708:	681b      	ldr	r3, [r3, #0]
 800c70a:	9203      	str	r2, [sp, #12]
 800c70c:	2b00      	cmp	r3, #0
 800c70e:	bfb8      	it	lt
 800c710:	f04f 33ff 	movlt.w	r3, #4294967295
 800c714:	3402      	adds	r4, #2
 800c716:	9305      	str	r3, [sp, #20]
 800c718:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800c7e4 <_svfiprintf_r+0x1fc>
 800c71c:	7821      	ldrb	r1, [r4, #0]
 800c71e:	2203      	movs	r2, #3
 800c720:	4650      	mov	r0, sl
 800c722:	f7f3 fd5d 	bl	80001e0 <memchr>
 800c726:	b140      	cbz	r0, 800c73a <_svfiprintf_r+0x152>
 800c728:	2340      	movs	r3, #64	; 0x40
 800c72a:	eba0 000a 	sub.w	r0, r0, sl
 800c72e:	fa03 f000 	lsl.w	r0, r3, r0
 800c732:	9b04      	ldr	r3, [sp, #16]
 800c734:	4303      	orrs	r3, r0
 800c736:	3401      	adds	r4, #1
 800c738:	9304      	str	r3, [sp, #16]
 800c73a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c73e:	4826      	ldr	r0, [pc, #152]	; (800c7d8 <_svfiprintf_r+0x1f0>)
 800c740:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c744:	2206      	movs	r2, #6
 800c746:	f7f3 fd4b 	bl	80001e0 <memchr>
 800c74a:	2800      	cmp	r0, #0
 800c74c:	d038      	beq.n	800c7c0 <_svfiprintf_r+0x1d8>
 800c74e:	4b23      	ldr	r3, [pc, #140]	; (800c7dc <_svfiprintf_r+0x1f4>)
 800c750:	bb1b      	cbnz	r3, 800c79a <_svfiprintf_r+0x1b2>
 800c752:	9b03      	ldr	r3, [sp, #12]
 800c754:	3307      	adds	r3, #7
 800c756:	f023 0307 	bic.w	r3, r3, #7
 800c75a:	3308      	adds	r3, #8
 800c75c:	9303      	str	r3, [sp, #12]
 800c75e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c760:	4433      	add	r3, r6
 800c762:	9309      	str	r3, [sp, #36]	; 0x24
 800c764:	e767      	b.n	800c636 <_svfiprintf_r+0x4e>
 800c766:	fb0c 3202 	mla	r2, ip, r2, r3
 800c76a:	460c      	mov	r4, r1
 800c76c:	2001      	movs	r0, #1
 800c76e:	e7a5      	b.n	800c6bc <_svfiprintf_r+0xd4>
 800c770:	2300      	movs	r3, #0
 800c772:	3401      	adds	r4, #1
 800c774:	9305      	str	r3, [sp, #20]
 800c776:	4619      	mov	r1, r3
 800c778:	f04f 0c0a 	mov.w	ip, #10
 800c77c:	4620      	mov	r0, r4
 800c77e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c782:	3a30      	subs	r2, #48	; 0x30
 800c784:	2a09      	cmp	r2, #9
 800c786:	d903      	bls.n	800c790 <_svfiprintf_r+0x1a8>
 800c788:	2b00      	cmp	r3, #0
 800c78a:	d0c5      	beq.n	800c718 <_svfiprintf_r+0x130>
 800c78c:	9105      	str	r1, [sp, #20]
 800c78e:	e7c3      	b.n	800c718 <_svfiprintf_r+0x130>
 800c790:	fb0c 2101 	mla	r1, ip, r1, r2
 800c794:	4604      	mov	r4, r0
 800c796:	2301      	movs	r3, #1
 800c798:	e7f0      	b.n	800c77c <_svfiprintf_r+0x194>
 800c79a:	ab03      	add	r3, sp, #12
 800c79c:	9300      	str	r3, [sp, #0]
 800c79e:	462a      	mov	r2, r5
 800c7a0:	4b0f      	ldr	r3, [pc, #60]	; (800c7e0 <_svfiprintf_r+0x1f8>)
 800c7a2:	a904      	add	r1, sp, #16
 800c7a4:	4638      	mov	r0, r7
 800c7a6:	f3af 8000 	nop.w
 800c7aa:	1c42      	adds	r2, r0, #1
 800c7ac:	4606      	mov	r6, r0
 800c7ae:	d1d6      	bne.n	800c75e <_svfiprintf_r+0x176>
 800c7b0:	89ab      	ldrh	r3, [r5, #12]
 800c7b2:	065b      	lsls	r3, r3, #25
 800c7b4:	f53f af2c 	bmi.w	800c610 <_svfiprintf_r+0x28>
 800c7b8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c7ba:	b01d      	add	sp, #116	; 0x74
 800c7bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c7c0:	ab03      	add	r3, sp, #12
 800c7c2:	9300      	str	r3, [sp, #0]
 800c7c4:	462a      	mov	r2, r5
 800c7c6:	4b06      	ldr	r3, [pc, #24]	; (800c7e0 <_svfiprintf_r+0x1f8>)
 800c7c8:	a904      	add	r1, sp, #16
 800c7ca:	4638      	mov	r0, r7
 800c7cc:	f000 f9d4 	bl	800cb78 <_printf_i>
 800c7d0:	e7eb      	b.n	800c7aa <_svfiprintf_r+0x1c2>
 800c7d2:	bf00      	nop
 800c7d4:	0800d4bc 	.word	0x0800d4bc
 800c7d8:	0800d4c6 	.word	0x0800d4c6
 800c7dc:	00000000 	.word	0x00000000
 800c7e0:	0800c531 	.word	0x0800c531
 800c7e4:	0800d4c2 	.word	0x0800d4c2

0800c7e8 <__sfputc_r>:
 800c7e8:	6893      	ldr	r3, [r2, #8]
 800c7ea:	3b01      	subs	r3, #1
 800c7ec:	2b00      	cmp	r3, #0
 800c7ee:	b410      	push	{r4}
 800c7f0:	6093      	str	r3, [r2, #8]
 800c7f2:	da08      	bge.n	800c806 <__sfputc_r+0x1e>
 800c7f4:	6994      	ldr	r4, [r2, #24]
 800c7f6:	42a3      	cmp	r3, r4
 800c7f8:	db01      	blt.n	800c7fe <__sfputc_r+0x16>
 800c7fa:	290a      	cmp	r1, #10
 800c7fc:	d103      	bne.n	800c806 <__sfputc_r+0x1e>
 800c7fe:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c802:	f7ff bc21 	b.w	800c048 <__swbuf_r>
 800c806:	6813      	ldr	r3, [r2, #0]
 800c808:	1c58      	adds	r0, r3, #1
 800c80a:	6010      	str	r0, [r2, #0]
 800c80c:	7019      	strb	r1, [r3, #0]
 800c80e:	4608      	mov	r0, r1
 800c810:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c814:	4770      	bx	lr

0800c816 <__sfputs_r>:
 800c816:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c818:	4606      	mov	r6, r0
 800c81a:	460f      	mov	r7, r1
 800c81c:	4614      	mov	r4, r2
 800c81e:	18d5      	adds	r5, r2, r3
 800c820:	42ac      	cmp	r4, r5
 800c822:	d101      	bne.n	800c828 <__sfputs_r+0x12>
 800c824:	2000      	movs	r0, #0
 800c826:	e007      	b.n	800c838 <__sfputs_r+0x22>
 800c828:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c82c:	463a      	mov	r2, r7
 800c82e:	4630      	mov	r0, r6
 800c830:	f7ff ffda 	bl	800c7e8 <__sfputc_r>
 800c834:	1c43      	adds	r3, r0, #1
 800c836:	d1f3      	bne.n	800c820 <__sfputs_r+0xa>
 800c838:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c83c <_vfiprintf_r>:
 800c83c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c840:	460d      	mov	r5, r1
 800c842:	b09d      	sub	sp, #116	; 0x74
 800c844:	4614      	mov	r4, r2
 800c846:	4698      	mov	r8, r3
 800c848:	4606      	mov	r6, r0
 800c84a:	b118      	cbz	r0, 800c854 <_vfiprintf_r+0x18>
 800c84c:	6983      	ldr	r3, [r0, #24]
 800c84e:	b90b      	cbnz	r3, 800c854 <_vfiprintf_r+0x18>
 800c850:	f7ff f90a 	bl	800ba68 <__sinit>
 800c854:	4b89      	ldr	r3, [pc, #548]	; (800ca7c <_vfiprintf_r+0x240>)
 800c856:	429d      	cmp	r5, r3
 800c858:	d11b      	bne.n	800c892 <_vfiprintf_r+0x56>
 800c85a:	6875      	ldr	r5, [r6, #4]
 800c85c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c85e:	07d9      	lsls	r1, r3, #31
 800c860:	d405      	bmi.n	800c86e <_vfiprintf_r+0x32>
 800c862:	89ab      	ldrh	r3, [r5, #12]
 800c864:	059a      	lsls	r2, r3, #22
 800c866:	d402      	bmi.n	800c86e <_vfiprintf_r+0x32>
 800c868:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c86a:	f7ff f9c0 	bl	800bbee <__retarget_lock_acquire_recursive>
 800c86e:	89ab      	ldrh	r3, [r5, #12]
 800c870:	071b      	lsls	r3, r3, #28
 800c872:	d501      	bpl.n	800c878 <_vfiprintf_r+0x3c>
 800c874:	692b      	ldr	r3, [r5, #16]
 800c876:	b9eb      	cbnz	r3, 800c8b4 <_vfiprintf_r+0x78>
 800c878:	4629      	mov	r1, r5
 800c87a:	4630      	mov	r0, r6
 800c87c:	f7ff fc48 	bl	800c110 <__swsetup_r>
 800c880:	b1c0      	cbz	r0, 800c8b4 <_vfiprintf_r+0x78>
 800c882:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c884:	07dc      	lsls	r4, r3, #31
 800c886:	d50e      	bpl.n	800c8a6 <_vfiprintf_r+0x6a>
 800c888:	f04f 30ff 	mov.w	r0, #4294967295
 800c88c:	b01d      	add	sp, #116	; 0x74
 800c88e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c892:	4b7b      	ldr	r3, [pc, #492]	; (800ca80 <_vfiprintf_r+0x244>)
 800c894:	429d      	cmp	r5, r3
 800c896:	d101      	bne.n	800c89c <_vfiprintf_r+0x60>
 800c898:	68b5      	ldr	r5, [r6, #8]
 800c89a:	e7df      	b.n	800c85c <_vfiprintf_r+0x20>
 800c89c:	4b79      	ldr	r3, [pc, #484]	; (800ca84 <_vfiprintf_r+0x248>)
 800c89e:	429d      	cmp	r5, r3
 800c8a0:	bf08      	it	eq
 800c8a2:	68f5      	ldreq	r5, [r6, #12]
 800c8a4:	e7da      	b.n	800c85c <_vfiprintf_r+0x20>
 800c8a6:	89ab      	ldrh	r3, [r5, #12]
 800c8a8:	0598      	lsls	r0, r3, #22
 800c8aa:	d4ed      	bmi.n	800c888 <_vfiprintf_r+0x4c>
 800c8ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c8ae:	f7ff f99f 	bl	800bbf0 <__retarget_lock_release_recursive>
 800c8b2:	e7e9      	b.n	800c888 <_vfiprintf_r+0x4c>
 800c8b4:	2300      	movs	r3, #0
 800c8b6:	9309      	str	r3, [sp, #36]	; 0x24
 800c8b8:	2320      	movs	r3, #32
 800c8ba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c8be:	f8cd 800c 	str.w	r8, [sp, #12]
 800c8c2:	2330      	movs	r3, #48	; 0x30
 800c8c4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800ca88 <_vfiprintf_r+0x24c>
 800c8c8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c8cc:	f04f 0901 	mov.w	r9, #1
 800c8d0:	4623      	mov	r3, r4
 800c8d2:	469a      	mov	sl, r3
 800c8d4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c8d8:	b10a      	cbz	r2, 800c8de <_vfiprintf_r+0xa2>
 800c8da:	2a25      	cmp	r2, #37	; 0x25
 800c8dc:	d1f9      	bne.n	800c8d2 <_vfiprintf_r+0x96>
 800c8de:	ebba 0b04 	subs.w	fp, sl, r4
 800c8e2:	d00b      	beq.n	800c8fc <_vfiprintf_r+0xc0>
 800c8e4:	465b      	mov	r3, fp
 800c8e6:	4622      	mov	r2, r4
 800c8e8:	4629      	mov	r1, r5
 800c8ea:	4630      	mov	r0, r6
 800c8ec:	f7ff ff93 	bl	800c816 <__sfputs_r>
 800c8f0:	3001      	adds	r0, #1
 800c8f2:	f000 80aa 	beq.w	800ca4a <_vfiprintf_r+0x20e>
 800c8f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c8f8:	445a      	add	r2, fp
 800c8fa:	9209      	str	r2, [sp, #36]	; 0x24
 800c8fc:	f89a 3000 	ldrb.w	r3, [sl]
 800c900:	2b00      	cmp	r3, #0
 800c902:	f000 80a2 	beq.w	800ca4a <_vfiprintf_r+0x20e>
 800c906:	2300      	movs	r3, #0
 800c908:	f04f 32ff 	mov.w	r2, #4294967295
 800c90c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c910:	f10a 0a01 	add.w	sl, sl, #1
 800c914:	9304      	str	r3, [sp, #16]
 800c916:	9307      	str	r3, [sp, #28]
 800c918:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c91c:	931a      	str	r3, [sp, #104]	; 0x68
 800c91e:	4654      	mov	r4, sl
 800c920:	2205      	movs	r2, #5
 800c922:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c926:	4858      	ldr	r0, [pc, #352]	; (800ca88 <_vfiprintf_r+0x24c>)
 800c928:	f7f3 fc5a 	bl	80001e0 <memchr>
 800c92c:	9a04      	ldr	r2, [sp, #16]
 800c92e:	b9d8      	cbnz	r0, 800c968 <_vfiprintf_r+0x12c>
 800c930:	06d1      	lsls	r1, r2, #27
 800c932:	bf44      	itt	mi
 800c934:	2320      	movmi	r3, #32
 800c936:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c93a:	0713      	lsls	r3, r2, #28
 800c93c:	bf44      	itt	mi
 800c93e:	232b      	movmi	r3, #43	; 0x2b
 800c940:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c944:	f89a 3000 	ldrb.w	r3, [sl]
 800c948:	2b2a      	cmp	r3, #42	; 0x2a
 800c94a:	d015      	beq.n	800c978 <_vfiprintf_r+0x13c>
 800c94c:	9a07      	ldr	r2, [sp, #28]
 800c94e:	4654      	mov	r4, sl
 800c950:	2000      	movs	r0, #0
 800c952:	f04f 0c0a 	mov.w	ip, #10
 800c956:	4621      	mov	r1, r4
 800c958:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c95c:	3b30      	subs	r3, #48	; 0x30
 800c95e:	2b09      	cmp	r3, #9
 800c960:	d94e      	bls.n	800ca00 <_vfiprintf_r+0x1c4>
 800c962:	b1b0      	cbz	r0, 800c992 <_vfiprintf_r+0x156>
 800c964:	9207      	str	r2, [sp, #28]
 800c966:	e014      	b.n	800c992 <_vfiprintf_r+0x156>
 800c968:	eba0 0308 	sub.w	r3, r0, r8
 800c96c:	fa09 f303 	lsl.w	r3, r9, r3
 800c970:	4313      	orrs	r3, r2
 800c972:	9304      	str	r3, [sp, #16]
 800c974:	46a2      	mov	sl, r4
 800c976:	e7d2      	b.n	800c91e <_vfiprintf_r+0xe2>
 800c978:	9b03      	ldr	r3, [sp, #12]
 800c97a:	1d19      	adds	r1, r3, #4
 800c97c:	681b      	ldr	r3, [r3, #0]
 800c97e:	9103      	str	r1, [sp, #12]
 800c980:	2b00      	cmp	r3, #0
 800c982:	bfbb      	ittet	lt
 800c984:	425b      	neglt	r3, r3
 800c986:	f042 0202 	orrlt.w	r2, r2, #2
 800c98a:	9307      	strge	r3, [sp, #28]
 800c98c:	9307      	strlt	r3, [sp, #28]
 800c98e:	bfb8      	it	lt
 800c990:	9204      	strlt	r2, [sp, #16]
 800c992:	7823      	ldrb	r3, [r4, #0]
 800c994:	2b2e      	cmp	r3, #46	; 0x2e
 800c996:	d10c      	bne.n	800c9b2 <_vfiprintf_r+0x176>
 800c998:	7863      	ldrb	r3, [r4, #1]
 800c99a:	2b2a      	cmp	r3, #42	; 0x2a
 800c99c:	d135      	bne.n	800ca0a <_vfiprintf_r+0x1ce>
 800c99e:	9b03      	ldr	r3, [sp, #12]
 800c9a0:	1d1a      	adds	r2, r3, #4
 800c9a2:	681b      	ldr	r3, [r3, #0]
 800c9a4:	9203      	str	r2, [sp, #12]
 800c9a6:	2b00      	cmp	r3, #0
 800c9a8:	bfb8      	it	lt
 800c9aa:	f04f 33ff 	movlt.w	r3, #4294967295
 800c9ae:	3402      	adds	r4, #2
 800c9b0:	9305      	str	r3, [sp, #20]
 800c9b2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800ca98 <_vfiprintf_r+0x25c>
 800c9b6:	7821      	ldrb	r1, [r4, #0]
 800c9b8:	2203      	movs	r2, #3
 800c9ba:	4650      	mov	r0, sl
 800c9bc:	f7f3 fc10 	bl	80001e0 <memchr>
 800c9c0:	b140      	cbz	r0, 800c9d4 <_vfiprintf_r+0x198>
 800c9c2:	2340      	movs	r3, #64	; 0x40
 800c9c4:	eba0 000a 	sub.w	r0, r0, sl
 800c9c8:	fa03 f000 	lsl.w	r0, r3, r0
 800c9cc:	9b04      	ldr	r3, [sp, #16]
 800c9ce:	4303      	orrs	r3, r0
 800c9d0:	3401      	adds	r4, #1
 800c9d2:	9304      	str	r3, [sp, #16]
 800c9d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c9d8:	482c      	ldr	r0, [pc, #176]	; (800ca8c <_vfiprintf_r+0x250>)
 800c9da:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c9de:	2206      	movs	r2, #6
 800c9e0:	f7f3 fbfe 	bl	80001e0 <memchr>
 800c9e4:	2800      	cmp	r0, #0
 800c9e6:	d03f      	beq.n	800ca68 <_vfiprintf_r+0x22c>
 800c9e8:	4b29      	ldr	r3, [pc, #164]	; (800ca90 <_vfiprintf_r+0x254>)
 800c9ea:	bb1b      	cbnz	r3, 800ca34 <_vfiprintf_r+0x1f8>
 800c9ec:	9b03      	ldr	r3, [sp, #12]
 800c9ee:	3307      	adds	r3, #7
 800c9f0:	f023 0307 	bic.w	r3, r3, #7
 800c9f4:	3308      	adds	r3, #8
 800c9f6:	9303      	str	r3, [sp, #12]
 800c9f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c9fa:	443b      	add	r3, r7
 800c9fc:	9309      	str	r3, [sp, #36]	; 0x24
 800c9fe:	e767      	b.n	800c8d0 <_vfiprintf_r+0x94>
 800ca00:	fb0c 3202 	mla	r2, ip, r2, r3
 800ca04:	460c      	mov	r4, r1
 800ca06:	2001      	movs	r0, #1
 800ca08:	e7a5      	b.n	800c956 <_vfiprintf_r+0x11a>
 800ca0a:	2300      	movs	r3, #0
 800ca0c:	3401      	adds	r4, #1
 800ca0e:	9305      	str	r3, [sp, #20]
 800ca10:	4619      	mov	r1, r3
 800ca12:	f04f 0c0a 	mov.w	ip, #10
 800ca16:	4620      	mov	r0, r4
 800ca18:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ca1c:	3a30      	subs	r2, #48	; 0x30
 800ca1e:	2a09      	cmp	r2, #9
 800ca20:	d903      	bls.n	800ca2a <_vfiprintf_r+0x1ee>
 800ca22:	2b00      	cmp	r3, #0
 800ca24:	d0c5      	beq.n	800c9b2 <_vfiprintf_r+0x176>
 800ca26:	9105      	str	r1, [sp, #20]
 800ca28:	e7c3      	b.n	800c9b2 <_vfiprintf_r+0x176>
 800ca2a:	fb0c 2101 	mla	r1, ip, r1, r2
 800ca2e:	4604      	mov	r4, r0
 800ca30:	2301      	movs	r3, #1
 800ca32:	e7f0      	b.n	800ca16 <_vfiprintf_r+0x1da>
 800ca34:	ab03      	add	r3, sp, #12
 800ca36:	9300      	str	r3, [sp, #0]
 800ca38:	462a      	mov	r2, r5
 800ca3a:	4b16      	ldr	r3, [pc, #88]	; (800ca94 <_vfiprintf_r+0x258>)
 800ca3c:	a904      	add	r1, sp, #16
 800ca3e:	4630      	mov	r0, r6
 800ca40:	f3af 8000 	nop.w
 800ca44:	4607      	mov	r7, r0
 800ca46:	1c78      	adds	r0, r7, #1
 800ca48:	d1d6      	bne.n	800c9f8 <_vfiprintf_r+0x1bc>
 800ca4a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ca4c:	07d9      	lsls	r1, r3, #31
 800ca4e:	d405      	bmi.n	800ca5c <_vfiprintf_r+0x220>
 800ca50:	89ab      	ldrh	r3, [r5, #12]
 800ca52:	059a      	lsls	r2, r3, #22
 800ca54:	d402      	bmi.n	800ca5c <_vfiprintf_r+0x220>
 800ca56:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ca58:	f7ff f8ca 	bl	800bbf0 <__retarget_lock_release_recursive>
 800ca5c:	89ab      	ldrh	r3, [r5, #12]
 800ca5e:	065b      	lsls	r3, r3, #25
 800ca60:	f53f af12 	bmi.w	800c888 <_vfiprintf_r+0x4c>
 800ca64:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ca66:	e711      	b.n	800c88c <_vfiprintf_r+0x50>
 800ca68:	ab03      	add	r3, sp, #12
 800ca6a:	9300      	str	r3, [sp, #0]
 800ca6c:	462a      	mov	r2, r5
 800ca6e:	4b09      	ldr	r3, [pc, #36]	; (800ca94 <_vfiprintf_r+0x258>)
 800ca70:	a904      	add	r1, sp, #16
 800ca72:	4630      	mov	r0, r6
 800ca74:	f000 f880 	bl	800cb78 <_printf_i>
 800ca78:	e7e4      	b.n	800ca44 <_vfiprintf_r+0x208>
 800ca7a:	bf00      	nop
 800ca7c:	0800d478 	.word	0x0800d478
 800ca80:	0800d498 	.word	0x0800d498
 800ca84:	0800d458 	.word	0x0800d458
 800ca88:	0800d4bc 	.word	0x0800d4bc
 800ca8c:	0800d4c6 	.word	0x0800d4c6
 800ca90:	00000000 	.word	0x00000000
 800ca94:	0800c817 	.word	0x0800c817
 800ca98:	0800d4c2 	.word	0x0800d4c2

0800ca9c <_printf_common>:
 800ca9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800caa0:	4616      	mov	r6, r2
 800caa2:	4699      	mov	r9, r3
 800caa4:	688a      	ldr	r2, [r1, #8]
 800caa6:	690b      	ldr	r3, [r1, #16]
 800caa8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800caac:	4293      	cmp	r3, r2
 800caae:	bfb8      	it	lt
 800cab0:	4613      	movlt	r3, r2
 800cab2:	6033      	str	r3, [r6, #0]
 800cab4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800cab8:	4607      	mov	r7, r0
 800caba:	460c      	mov	r4, r1
 800cabc:	b10a      	cbz	r2, 800cac2 <_printf_common+0x26>
 800cabe:	3301      	adds	r3, #1
 800cac0:	6033      	str	r3, [r6, #0]
 800cac2:	6823      	ldr	r3, [r4, #0]
 800cac4:	0699      	lsls	r1, r3, #26
 800cac6:	bf42      	ittt	mi
 800cac8:	6833      	ldrmi	r3, [r6, #0]
 800caca:	3302      	addmi	r3, #2
 800cacc:	6033      	strmi	r3, [r6, #0]
 800cace:	6825      	ldr	r5, [r4, #0]
 800cad0:	f015 0506 	ands.w	r5, r5, #6
 800cad4:	d106      	bne.n	800cae4 <_printf_common+0x48>
 800cad6:	f104 0a19 	add.w	sl, r4, #25
 800cada:	68e3      	ldr	r3, [r4, #12]
 800cadc:	6832      	ldr	r2, [r6, #0]
 800cade:	1a9b      	subs	r3, r3, r2
 800cae0:	42ab      	cmp	r3, r5
 800cae2:	dc26      	bgt.n	800cb32 <_printf_common+0x96>
 800cae4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800cae8:	1e13      	subs	r3, r2, #0
 800caea:	6822      	ldr	r2, [r4, #0]
 800caec:	bf18      	it	ne
 800caee:	2301      	movne	r3, #1
 800caf0:	0692      	lsls	r2, r2, #26
 800caf2:	d42b      	bmi.n	800cb4c <_printf_common+0xb0>
 800caf4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800caf8:	4649      	mov	r1, r9
 800cafa:	4638      	mov	r0, r7
 800cafc:	47c0      	blx	r8
 800cafe:	3001      	adds	r0, #1
 800cb00:	d01e      	beq.n	800cb40 <_printf_common+0xa4>
 800cb02:	6823      	ldr	r3, [r4, #0]
 800cb04:	68e5      	ldr	r5, [r4, #12]
 800cb06:	6832      	ldr	r2, [r6, #0]
 800cb08:	f003 0306 	and.w	r3, r3, #6
 800cb0c:	2b04      	cmp	r3, #4
 800cb0e:	bf08      	it	eq
 800cb10:	1aad      	subeq	r5, r5, r2
 800cb12:	68a3      	ldr	r3, [r4, #8]
 800cb14:	6922      	ldr	r2, [r4, #16]
 800cb16:	bf0c      	ite	eq
 800cb18:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800cb1c:	2500      	movne	r5, #0
 800cb1e:	4293      	cmp	r3, r2
 800cb20:	bfc4      	itt	gt
 800cb22:	1a9b      	subgt	r3, r3, r2
 800cb24:	18ed      	addgt	r5, r5, r3
 800cb26:	2600      	movs	r6, #0
 800cb28:	341a      	adds	r4, #26
 800cb2a:	42b5      	cmp	r5, r6
 800cb2c:	d11a      	bne.n	800cb64 <_printf_common+0xc8>
 800cb2e:	2000      	movs	r0, #0
 800cb30:	e008      	b.n	800cb44 <_printf_common+0xa8>
 800cb32:	2301      	movs	r3, #1
 800cb34:	4652      	mov	r2, sl
 800cb36:	4649      	mov	r1, r9
 800cb38:	4638      	mov	r0, r7
 800cb3a:	47c0      	blx	r8
 800cb3c:	3001      	adds	r0, #1
 800cb3e:	d103      	bne.n	800cb48 <_printf_common+0xac>
 800cb40:	f04f 30ff 	mov.w	r0, #4294967295
 800cb44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cb48:	3501      	adds	r5, #1
 800cb4a:	e7c6      	b.n	800cada <_printf_common+0x3e>
 800cb4c:	18e1      	adds	r1, r4, r3
 800cb4e:	1c5a      	adds	r2, r3, #1
 800cb50:	2030      	movs	r0, #48	; 0x30
 800cb52:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800cb56:	4422      	add	r2, r4
 800cb58:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800cb5c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800cb60:	3302      	adds	r3, #2
 800cb62:	e7c7      	b.n	800caf4 <_printf_common+0x58>
 800cb64:	2301      	movs	r3, #1
 800cb66:	4622      	mov	r2, r4
 800cb68:	4649      	mov	r1, r9
 800cb6a:	4638      	mov	r0, r7
 800cb6c:	47c0      	blx	r8
 800cb6e:	3001      	adds	r0, #1
 800cb70:	d0e6      	beq.n	800cb40 <_printf_common+0xa4>
 800cb72:	3601      	adds	r6, #1
 800cb74:	e7d9      	b.n	800cb2a <_printf_common+0x8e>
	...

0800cb78 <_printf_i>:
 800cb78:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800cb7c:	7e0f      	ldrb	r7, [r1, #24]
 800cb7e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800cb80:	2f78      	cmp	r7, #120	; 0x78
 800cb82:	4691      	mov	r9, r2
 800cb84:	4680      	mov	r8, r0
 800cb86:	460c      	mov	r4, r1
 800cb88:	469a      	mov	sl, r3
 800cb8a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800cb8e:	d807      	bhi.n	800cba0 <_printf_i+0x28>
 800cb90:	2f62      	cmp	r7, #98	; 0x62
 800cb92:	d80a      	bhi.n	800cbaa <_printf_i+0x32>
 800cb94:	2f00      	cmp	r7, #0
 800cb96:	f000 80d8 	beq.w	800cd4a <_printf_i+0x1d2>
 800cb9a:	2f58      	cmp	r7, #88	; 0x58
 800cb9c:	f000 80a3 	beq.w	800cce6 <_printf_i+0x16e>
 800cba0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800cba4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800cba8:	e03a      	b.n	800cc20 <_printf_i+0xa8>
 800cbaa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800cbae:	2b15      	cmp	r3, #21
 800cbb0:	d8f6      	bhi.n	800cba0 <_printf_i+0x28>
 800cbb2:	a101      	add	r1, pc, #4	; (adr r1, 800cbb8 <_printf_i+0x40>)
 800cbb4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800cbb8:	0800cc11 	.word	0x0800cc11
 800cbbc:	0800cc25 	.word	0x0800cc25
 800cbc0:	0800cba1 	.word	0x0800cba1
 800cbc4:	0800cba1 	.word	0x0800cba1
 800cbc8:	0800cba1 	.word	0x0800cba1
 800cbcc:	0800cba1 	.word	0x0800cba1
 800cbd0:	0800cc25 	.word	0x0800cc25
 800cbd4:	0800cba1 	.word	0x0800cba1
 800cbd8:	0800cba1 	.word	0x0800cba1
 800cbdc:	0800cba1 	.word	0x0800cba1
 800cbe0:	0800cba1 	.word	0x0800cba1
 800cbe4:	0800cd31 	.word	0x0800cd31
 800cbe8:	0800cc55 	.word	0x0800cc55
 800cbec:	0800cd13 	.word	0x0800cd13
 800cbf0:	0800cba1 	.word	0x0800cba1
 800cbf4:	0800cba1 	.word	0x0800cba1
 800cbf8:	0800cd53 	.word	0x0800cd53
 800cbfc:	0800cba1 	.word	0x0800cba1
 800cc00:	0800cc55 	.word	0x0800cc55
 800cc04:	0800cba1 	.word	0x0800cba1
 800cc08:	0800cba1 	.word	0x0800cba1
 800cc0c:	0800cd1b 	.word	0x0800cd1b
 800cc10:	682b      	ldr	r3, [r5, #0]
 800cc12:	1d1a      	adds	r2, r3, #4
 800cc14:	681b      	ldr	r3, [r3, #0]
 800cc16:	602a      	str	r2, [r5, #0]
 800cc18:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800cc1c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800cc20:	2301      	movs	r3, #1
 800cc22:	e0a3      	b.n	800cd6c <_printf_i+0x1f4>
 800cc24:	6820      	ldr	r0, [r4, #0]
 800cc26:	6829      	ldr	r1, [r5, #0]
 800cc28:	0606      	lsls	r6, r0, #24
 800cc2a:	f101 0304 	add.w	r3, r1, #4
 800cc2e:	d50a      	bpl.n	800cc46 <_printf_i+0xce>
 800cc30:	680e      	ldr	r6, [r1, #0]
 800cc32:	602b      	str	r3, [r5, #0]
 800cc34:	2e00      	cmp	r6, #0
 800cc36:	da03      	bge.n	800cc40 <_printf_i+0xc8>
 800cc38:	232d      	movs	r3, #45	; 0x2d
 800cc3a:	4276      	negs	r6, r6
 800cc3c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cc40:	485e      	ldr	r0, [pc, #376]	; (800cdbc <_printf_i+0x244>)
 800cc42:	230a      	movs	r3, #10
 800cc44:	e019      	b.n	800cc7a <_printf_i+0x102>
 800cc46:	680e      	ldr	r6, [r1, #0]
 800cc48:	602b      	str	r3, [r5, #0]
 800cc4a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800cc4e:	bf18      	it	ne
 800cc50:	b236      	sxthne	r6, r6
 800cc52:	e7ef      	b.n	800cc34 <_printf_i+0xbc>
 800cc54:	682b      	ldr	r3, [r5, #0]
 800cc56:	6820      	ldr	r0, [r4, #0]
 800cc58:	1d19      	adds	r1, r3, #4
 800cc5a:	6029      	str	r1, [r5, #0]
 800cc5c:	0601      	lsls	r1, r0, #24
 800cc5e:	d501      	bpl.n	800cc64 <_printf_i+0xec>
 800cc60:	681e      	ldr	r6, [r3, #0]
 800cc62:	e002      	b.n	800cc6a <_printf_i+0xf2>
 800cc64:	0646      	lsls	r6, r0, #25
 800cc66:	d5fb      	bpl.n	800cc60 <_printf_i+0xe8>
 800cc68:	881e      	ldrh	r6, [r3, #0]
 800cc6a:	4854      	ldr	r0, [pc, #336]	; (800cdbc <_printf_i+0x244>)
 800cc6c:	2f6f      	cmp	r7, #111	; 0x6f
 800cc6e:	bf0c      	ite	eq
 800cc70:	2308      	moveq	r3, #8
 800cc72:	230a      	movne	r3, #10
 800cc74:	2100      	movs	r1, #0
 800cc76:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800cc7a:	6865      	ldr	r5, [r4, #4]
 800cc7c:	60a5      	str	r5, [r4, #8]
 800cc7e:	2d00      	cmp	r5, #0
 800cc80:	bfa2      	ittt	ge
 800cc82:	6821      	ldrge	r1, [r4, #0]
 800cc84:	f021 0104 	bicge.w	r1, r1, #4
 800cc88:	6021      	strge	r1, [r4, #0]
 800cc8a:	b90e      	cbnz	r6, 800cc90 <_printf_i+0x118>
 800cc8c:	2d00      	cmp	r5, #0
 800cc8e:	d04d      	beq.n	800cd2c <_printf_i+0x1b4>
 800cc90:	4615      	mov	r5, r2
 800cc92:	fbb6 f1f3 	udiv	r1, r6, r3
 800cc96:	fb03 6711 	mls	r7, r3, r1, r6
 800cc9a:	5dc7      	ldrb	r7, [r0, r7]
 800cc9c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800cca0:	4637      	mov	r7, r6
 800cca2:	42bb      	cmp	r3, r7
 800cca4:	460e      	mov	r6, r1
 800cca6:	d9f4      	bls.n	800cc92 <_printf_i+0x11a>
 800cca8:	2b08      	cmp	r3, #8
 800ccaa:	d10b      	bne.n	800ccc4 <_printf_i+0x14c>
 800ccac:	6823      	ldr	r3, [r4, #0]
 800ccae:	07de      	lsls	r6, r3, #31
 800ccb0:	d508      	bpl.n	800ccc4 <_printf_i+0x14c>
 800ccb2:	6923      	ldr	r3, [r4, #16]
 800ccb4:	6861      	ldr	r1, [r4, #4]
 800ccb6:	4299      	cmp	r1, r3
 800ccb8:	bfde      	ittt	le
 800ccba:	2330      	movle	r3, #48	; 0x30
 800ccbc:	f805 3c01 	strble.w	r3, [r5, #-1]
 800ccc0:	f105 35ff 	addle.w	r5, r5, #4294967295
 800ccc4:	1b52      	subs	r2, r2, r5
 800ccc6:	6122      	str	r2, [r4, #16]
 800ccc8:	f8cd a000 	str.w	sl, [sp]
 800cccc:	464b      	mov	r3, r9
 800ccce:	aa03      	add	r2, sp, #12
 800ccd0:	4621      	mov	r1, r4
 800ccd2:	4640      	mov	r0, r8
 800ccd4:	f7ff fee2 	bl	800ca9c <_printf_common>
 800ccd8:	3001      	adds	r0, #1
 800ccda:	d14c      	bne.n	800cd76 <_printf_i+0x1fe>
 800ccdc:	f04f 30ff 	mov.w	r0, #4294967295
 800cce0:	b004      	add	sp, #16
 800cce2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cce6:	4835      	ldr	r0, [pc, #212]	; (800cdbc <_printf_i+0x244>)
 800cce8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800ccec:	6829      	ldr	r1, [r5, #0]
 800ccee:	6823      	ldr	r3, [r4, #0]
 800ccf0:	f851 6b04 	ldr.w	r6, [r1], #4
 800ccf4:	6029      	str	r1, [r5, #0]
 800ccf6:	061d      	lsls	r5, r3, #24
 800ccf8:	d514      	bpl.n	800cd24 <_printf_i+0x1ac>
 800ccfa:	07df      	lsls	r7, r3, #31
 800ccfc:	bf44      	itt	mi
 800ccfe:	f043 0320 	orrmi.w	r3, r3, #32
 800cd02:	6023      	strmi	r3, [r4, #0]
 800cd04:	b91e      	cbnz	r6, 800cd0e <_printf_i+0x196>
 800cd06:	6823      	ldr	r3, [r4, #0]
 800cd08:	f023 0320 	bic.w	r3, r3, #32
 800cd0c:	6023      	str	r3, [r4, #0]
 800cd0e:	2310      	movs	r3, #16
 800cd10:	e7b0      	b.n	800cc74 <_printf_i+0xfc>
 800cd12:	6823      	ldr	r3, [r4, #0]
 800cd14:	f043 0320 	orr.w	r3, r3, #32
 800cd18:	6023      	str	r3, [r4, #0]
 800cd1a:	2378      	movs	r3, #120	; 0x78
 800cd1c:	4828      	ldr	r0, [pc, #160]	; (800cdc0 <_printf_i+0x248>)
 800cd1e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800cd22:	e7e3      	b.n	800ccec <_printf_i+0x174>
 800cd24:	0659      	lsls	r1, r3, #25
 800cd26:	bf48      	it	mi
 800cd28:	b2b6      	uxthmi	r6, r6
 800cd2a:	e7e6      	b.n	800ccfa <_printf_i+0x182>
 800cd2c:	4615      	mov	r5, r2
 800cd2e:	e7bb      	b.n	800cca8 <_printf_i+0x130>
 800cd30:	682b      	ldr	r3, [r5, #0]
 800cd32:	6826      	ldr	r6, [r4, #0]
 800cd34:	6961      	ldr	r1, [r4, #20]
 800cd36:	1d18      	adds	r0, r3, #4
 800cd38:	6028      	str	r0, [r5, #0]
 800cd3a:	0635      	lsls	r5, r6, #24
 800cd3c:	681b      	ldr	r3, [r3, #0]
 800cd3e:	d501      	bpl.n	800cd44 <_printf_i+0x1cc>
 800cd40:	6019      	str	r1, [r3, #0]
 800cd42:	e002      	b.n	800cd4a <_printf_i+0x1d2>
 800cd44:	0670      	lsls	r0, r6, #25
 800cd46:	d5fb      	bpl.n	800cd40 <_printf_i+0x1c8>
 800cd48:	8019      	strh	r1, [r3, #0]
 800cd4a:	2300      	movs	r3, #0
 800cd4c:	6123      	str	r3, [r4, #16]
 800cd4e:	4615      	mov	r5, r2
 800cd50:	e7ba      	b.n	800ccc8 <_printf_i+0x150>
 800cd52:	682b      	ldr	r3, [r5, #0]
 800cd54:	1d1a      	adds	r2, r3, #4
 800cd56:	602a      	str	r2, [r5, #0]
 800cd58:	681d      	ldr	r5, [r3, #0]
 800cd5a:	6862      	ldr	r2, [r4, #4]
 800cd5c:	2100      	movs	r1, #0
 800cd5e:	4628      	mov	r0, r5
 800cd60:	f7f3 fa3e 	bl	80001e0 <memchr>
 800cd64:	b108      	cbz	r0, 800cd6a <_printf_i+0x1f2>
 800cd66:	1b40      	subs	r0, r0, r5
 800cd68:	6060      	str	r0, [r4, #4]
 800cd6a:	6863      	ldr	r3, [r4, #4]
 800cd6c:	6123      	str	r3, [r4, #16]
 800cd6e:	2300      	movs	r3, #0
 800cd70:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cd74:	e7a8      	b.n	800ccc8 <_printf_i+0x150>
 800cd76:	6923      	ldr	r3, [r4, #16]
 800cd78:	462a      	mov	r2, r5
 800cd7a:	4649      	mov	r1, r9
 800cd7c:	4640      	mov	r0, r8
 800cd7e:	47d0      	blx	sl
 800cd80:	3001      	adds	r0, #1
 800cd82:	d0ab      	beq.n	800ccdc <_printf_i+0x164>
 800cd84:	6823      	ldr	r3, [r4, #0]
 800cd86:	079b      	lsls	r3, r3, #30
 800cd88:	d413      	bmi.n	800cdb2 <_printf_i+0x23a>
 800cd8a:	68e0      	ldr	r0, [r4, #12]
 800cd8c:	9b03      	ldr	r3, [sp, #12]
 800cd8e:	4298      	cmp	r0, r3
 800cd90:	bfb8      	it	lt
 800cd92:	4618      	movlt	r0, r3
 800cd94:	e7a4      	b.n	800cce0 <_printf_i+0x168>
 800cd96:	2301      	movs	r3, #1
 800cd98:	4632      	mov	r2, r6
 800cd9a:	4649      	mov	r1, r9
 800cd9c:	4640      	mov	r0, r8
 800cd9e:	47d0      	blx	sl
 800cda0:	3001      	adds	r0, #1
 800cda2:	d09b      	beq.n	800ccdc <_printf_i+0x164>
 800cda4:	3501      	adds	r5, #1
 800cda6:	68e3      	ldr	r3, [r4, #12]
 800cda8:	9903      	ldr	r1, [sp, #12]
 800cdaa:	1a5b      	subs	r3, r3, r1
 800cdac:	42ab      	cmp	r3, r5
 800cdae:	dcf2      	bgt.n	800cd96 <_printf_i+0x21e>
 800cdb0:	e7eb      	b.n	800cd8a <_printf_i+0x212>
 800cdb2:	2500      	movs	r5, #0
 800cdb4:	f104 0619 	add.w	r6, r4, #25
 800cdb8:	e7f5      	b.n	800cda6 <_printf_i+0x22e>
 800cdba:	bf00      	nop
 800cdbc:	0800d4cd 	.word	0x0800d4cd
 800cdc0:	0800d4de 	.word	0x0800d4de

0800cdc4 <_read_r>:
 800cdc4:	b538      	push	{r3, r4, r5, lr}
 800cdc6:	4d07      	ldr	r5, [pc, #28]	; (800cde4 <_read_r+0x20>)
 800cdc8:	4604      	mov	r4, r0
 800cdca:	4608      	mov	r0, r1
 800cdcc:	4611      	mov	r1, r2
 800cdce:	2200      	movs	r2, #0
 800cdd0:	602a      	str	r2, [r5, #0]
 800cdd2:	461a      	mov	r2, r3
 800cdd4:	f7f5 f842 	bl	8001e5c <_read>
 800cdd8:	1c43      	adds	r3, r0, #1
 800cdda:	d102      	bne.n	800cde2 <_read_r+0x1e>
 800cddc:	682b      	ldr	r3, [r5, #0]
 800cdde:	b103      	cbz	r3, 800cde2 <_read_r+0x1e>
 800cde0:	6023      	str	r3, [r4, #0]
 800cde2:	bd38      	pop	{r3, r4, r5, pc}
 800cde4:	20002a38 	.word	0x20002a38

0800cde8 <_fstat_r>:
 800cde8:	b538      	push	{r3, r4, r5, lr}
 800cdea:	4d07      	ldr	r5, [pc, #28]	; (800ce08 <_fstat_r+0x20>)
 800cdec:	2300      	movs	r3, #0
 800cdee:	4604      	mov	r4, r0
 800cdf0:	4608      	mov	r0, r1
 800cdf2:	4611      	mov	r1, r2
 800cdf4:	602b      	str	r3, [r5, #0]
 800cdf6:	f7f5 f85a 	bl	8001eae <_fstat>
 800cdfa:	1c43      	adds	r3, r0, #1
 800cdfc:	d102      	bne.n	800ce04 <_fstat_r+0x1c>
 800cdfe:	682b      	ldr	r3, [r5, #0]
 800ce00:	b103      	cbz	r3, 800ce04 <_fstat_r+0x1c>
 800ce02:	6023      	str	r3, [r4, #0]
 800ce04:	bd38      	pop	{r3, r4, r5, pc}
 800ce06:	bf00      	nop
 800ce08:	20002a38 	.word	0x20002a38

0800ce0c <_isatty_r>:
 800ce0c:	b538      	push	{r3, r4, r5, lr}
 800ce0e:	4d06      	ldr	r5, [pc, #24]	; (800ce28 <_isatty_r+0x1c>)
 800ce10:	2300      	movs	r3, #0
 800ce12:	4604      	mov	r4, r0
 800ce14:	4608      	mov	r0, r1
 800ce16:	602b      	str	r3, [r5, #0]
 800ce18:	f7f5 f859 	bl	8001ece <_isatty>
 800ce1c:	1c43      	adds	r3, r0, #1
 800ce1e:	d102      	bne.n	800ce26 <_isatty_r+0x1a>
 800ce20:	682b      	ldr	r3, [r5, #0]
 800ce22:	b103      	cbz	r3, 800ce26 <_isatty_r+0x1a>
 800ce24:	6023      	str	r3, [r4, #0]
 800ce26:	bd38      	pop	{r3, r4, r5, pc}
 800ce28:	20002a38 	.word	0x20002a38

0800ce2c <memmove>:
 800ce2c:	4288      	cmp	r0, r1
 800ce2e:	b510      	push	{r4, lr}
 800ce30:	eb01 0402 	add.w	r4, r1, r2
 800ce34:	d902      	bls.n	800ce3c <memmove+0x10>
 800ce36:	4284      	cmp	r4, r0
 800ce38:	4623      	mov	r3, r4
 800ce3a:	d807      	bhi.n	800ce4c <memmove+0x20>
 800ce3c:	1e43      	subs	r3, r0, #1
 800ce3e:	42a1      	cmp	r1, r4
 800ce40:	d008      	beq.n	800ce54 <memmove+0x28>
 800ce42:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ce46:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ce4a:	e7f8      	b.n	800ce3e <memmove+0x12>
 800ce4c:	4402      	add	r2, r0
 800ce4e:	4601      	mov	r1, r0
 800ce50:	428a      	cmp	r2, r1
 800ce52:	d100      	bne.n	800ce56 <memmove+0x2a>
 800ce54:	bd10      	pop	{r4, pc}
 800ce56:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ce5a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ce5e:	e7f7      	b.n	800ce50 <memmove+0x24>

0800ce60 <_realloc_r>:
 800ce60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ce64:	4680      	mov	r8, r0
 800ce66:	4614      	mov	r4, r2
 800ce68:	460e      	mov	r6, r1
 800ce6a:	b921      	cbnz	r1, 800ce76 <_realloc_r+0x16>
 800ce6c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ce70:	4611      	mov	r1, r2
 800ce72:	f7fe bef5 	b.w	800bc60 <_malloc_r>
 800ce76:	b92a      	cbnz	r2, 800ce84 <_realloc_r+0x24>
 800ce78:	f7ff fb0e 	bl	800c498 <_free_r>
 800ce7c:	4625      	mov	r5, r4
 800ce7e:	4628      	mov	r0, r5
 800ce80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ce84:	f000 f81b 	bl	800cebe <_malloc_usable_size_r>
 800ce88:	4284      	cmp	r4, r0
 800ce8a:	4607      	mov	r7, r0
 800ce8c:	d802      	bhi.n	800ce94 <_realloc_r+0x34>
 800ce8e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ce92:	d812      	bhi.n	800ceba <_realloc_r+0x5a>
 800ce94:	4621      	mov	r1, r4
 800ce96:	4640      	mov	r0, r8
 800ce98:	f7fe fee2 	bl	800bc60 <_malloc_r>
 800ce9c:	4605      	mov	r5, r0
 800ce9e:	2800      	cmp	r0, #0
 800cea0:	d0ed      	beq.n	800ce7e <_realloc_r+0x1e>
 800cea2:	42bc      	cmp	r4, r7
 800cea4:	4622      	mov	r2, r4
 800cea6:	4631      	mov	r1, r6
 800cea8:	bf28      	it	cs
 800ceaa:	463a      	movcs	r2, r7
 800ceac:	f7fe fea1 	bl	800bbf2 <memcpy>
 800ceb0:	4631      	mov	r1, r6
 800ceb2:	4640      	mov	r0, r8
 800ceb4:	f7ff faf0 	bl	800c498 <_free_r>
 800ceb8:	e7e1      	b.n	800ce7e <_realloc_r+0x1e>
 800ceba:	4635      	mov	r5, r6
 800cebc:	e7df      	b.n	800ce7e <_realloc_r+0x1e>

0800cebe <_malloc_usable_size_r>:
 800cebe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cec2:	1f18      	subs	r0, r3, #4
 800cec4:	2b00      	cmp	r3, #0
 800cec6:	bfbc      	itt	lt
 800cec8:	580b      	ldrlt	r3, [r1, r0]
 800ceca:	18c0      	addlt	r0, r0, r3
 800cecc:	4770      	bx	lr
	...

0800ced0 <_init>:
 800ced0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ced2:	bf00      	nop
 800ced4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ced6:	bc08      	pop	{r3}
 800ced8:	469e      	mov	lr, r3
 800ceda:	4770      	bx	lr

0800cedc <_fini>:
 800cedc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cede:	bf00      	nop
 800cee0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cee2:	bc08      	pop	{r3}
 800cee4:	469e      	mov	lr, r3
 800cee6:	4770      	bx	lr
