DÆ°á»›i Ä‘Ã¢y lÃ  phiÃªn báº£n **Ä‘Æ°á»£c lÃ m Ä‘áº¹p, rÃµ rÃ ng, chuyÃªn nghiá»‡p**, giá»¯ nguyÃªn ná»™i dung ká»¹ thuáº­t nhÆ°ng trÃ¬nh bÃ y gá»n hÆ¡n, hiá»‡n Ä‘áº¡i hÆ¡n â€” phÃ¹ há»£p lÃ m README cho GitHub.

---

# UART Implementation

## ğŸ“Œ Giá»›i thiá»‡u

**UART (Universal Asynchronous Receiverâ€“Transmitter)** lÃ  giao thá»©c truyá»n thÃ´ng ná»‘i tiáº¿p **khÃ´ng Ä‘á»“ng bá»™**, Ä‘Æ°á»£c sá»­ dá»¥ng phá»• biáº¿n Ä‘á»ƒ truyá»n dá»¯ liá»‡u giá»¯a cÃ¡c thiáº¿t bá»‹ Ä‘iá»‡n tá»­.
Implementation nÃ y bao gá»“m **Ä‘áº§y Ä‘á»§ bá»™ truyá»n (TX)** vÃ  **bá»™ nháº­n (RX)** cÃ¹ng **FIFO buffer** cho kháº£ nÄƒng truyá»n nháº­n liÃªn tá»¥c, á»•n Ä‘á»‹nh.
<img width="929" height="864" alt="image" src="https://github.com/user-attachments/assets/581f7281-7d05-4729-b143-5db42ccadd46" />

## ğŸš€ TÃ­nh nÄƒng chÃ­nh

### **UART Transmitter (TX)**
<img width="781" height="602" alt="image" src="https://github.com/user-attachments/assets/05b06ee6-d15c-4590-8440-e23c92681ca2" />

* Tá»± Ä‘á»™ng quáº£n lÃ½ dá»¯ liá»‡u thÃ´ng qua FIFO.
* Há»— trá»£ truyá»n liÃªn tá»¥c nhiá»u byte.
* ÄÃ³ng gÃ³i dá»¯ liá»‡u theo chuáº©n UART frame.
* BÃ¡o tráº¡ng thÃ¡i FIFO Ä‘áº§y/rá»—ng, TX báº­n/ráº£nh.

### **UART Receiver (RX)**
<img width="723" height="540" alt="image" src="https://github.com/user-attachments/assets/8e6ffc9b-1c49-4e7c-b74d-baf2bb469d51" />

* Tá»± Ä‘á»™ng phÃ¡t hiá»‡n vÃ  láº¥y máº«u dá»¯ liá»‡u tá»« Ä‘Æ°á»ng truyá»n.
* Äá»“ng bá»™ hÃ³a tÃ­n hiá»‡u Ä‘á»ƒ trÃ¡nh metastability.
* Láº¥y máº«u chÃ­nh xÃ¡c á»Ÿ giá»¯a bit (16Ã— oversampling).
* PhÃ¡t hiá»‡n lá»—i stop bit.
* Cáº£nh bÃ¡o trÃ n FIFO khi nháº­n quÃ¡ nhanh.


## ğŸ—ï¸ Kiáº¿n trÃºc há»‡ thá»‘ng

Há»‡ thá»‘ng gá»“m 4 thÃ nh pháº§n chÃ­nh:

### **1. Bá»™ sinh Baud Rate**
<img width="551" height="554" alt="image" src="https://github.com/user-attachments/assets/6f76ff55-6eaa-4f8f-9aac-8ab9ce85f22e" />

* Táº¡o tick chÃ­nh xÃ¡c cho cáº£ TX/RX.
* Oversampling Ã—16 Ä‘á»ƒ tá»‘i Æ°u Ä‘á»™ chÃ­nh xÃ¡c.
* Tá»± Ä‘á»™ng tÃ­nh toÃ¡n tá»« clock há»‡ thá»‘ng.
* *VÃ­ dá»¥:* Clock 100 MHz â†’ Baud 115200 â†’ Tick má»—i 54 cycles.

### **2. TX Core**
<img width="746" height="544" alt="image" src="https://github.com/user-attachments/assets/1d26183d-7ef4-4bc4-9136-c12a48026f2b" />

* Táº¡o frame UART: Start bit â†’ Data bits â†’ Stop bit.
* Truyá»n dá»¯ liá»‡u dáº¡ng **LSB first**.
* State machine Ä‘iá»u khiá»ƒn chÃ­nh xÃ¡c thá»i Ä‘iá»ƒm truyá»n tá»«ng bit.

### **3. RX Core**
<img width="893" height="574" alt="image" src="https://github.com/user-attachments/assets/2c0ee6bc-777c-44b9-829c-a88cdb74fb35" />
* PhÃ¡t hiá»‡n cáº¡nh xuá»‘ng cá»§a start bit.
* XÃ¡c nháº­n start bit á»Ÿ giá»¯a bit Ä‘á»ƒ trÃ¡nh nhiá»…u.
* Láº¥y máº«u data bits táº¡i vá»‹ trÃ­ 15/16 chu ká»³.
* Kiá»ƒm tra stop bit trÆ°á»›c khi ghi vÃ o FIFO.
* TÃ­ch há»£p bá»™ Ä‘á»“ng bá»™ 2 táº§ng.

### **4. FIFO Buffer**

* LÆ°u trá»¯ táº¡m dá»¯ liá»‡u Ä‘á»ƒ truyá»n/nháº­n liÃªn tá»¥c.
* Äá»™ sÃ¢u máº·c Ä‘á»‹nh: **16 bytes** (configurable).
* TrÃ¡nh máº¥t dá»¯ liá»‡u khi tá»‘c Ä‘á»™ xá»­ lÃ½ khÃ´ng Ä‘á»u.

## ğŸ”„ FSM

### **TX Flow**
<img width="1078" height="336" alt="image" src="https://github.com/user-attachments/assets/d6f99804-7f89-49dc-802f-b7dd1f62814d" />


### **RX Flow**
<img width="1216" height="304" alt="image" src="https://github.com/user-attachments/assets/41c566f2-d825-4a92-af59-bab5e7fac2b0" />

## ğŸ”„ Luá»“ng hoáº¡t Ä‘á»™ng

### **TX Flow**

1. NgÆ°á»i dÃ¹ng ghi byte vÃ o FIFO-TX.
2. TX core tá»± Ä‘á»™ng láº¥y dá»¯ liá»‡u khi ráº£nh.
3. TX truyá»n tá»«ng bit theo frame UART.
4. Láº·p láº¡i cho Ä‘áº¿n khi FIFO trá»‘ng.

### **RX Flow**

1. RX giÃ¡m sÃ¡t Ä‘Æ°á»ng truyá»n liÃªn tá»¥c.
2. PhÃ¡t hiá»‡n vÃ  xÃ¡c thá»±c start bit.
3. Láº¥y máº«u 8 data bits chÃ­nh xÃ¡c theo baud tick.
4. Kiá»ƒm tra stop bit.
5. Ghi dá»¯ liá»‡u vÃ o FIFO-RX cho ngÆ°á»i dÃ¹ng Ä‘á»c.

## âš™ï¸ Äáº·c Ä‘iá»ƒm ká»¹ thuáº­t

| ThÃ´ng sá»‘     | GiÃ¡ trá»‹                           |
| ------------ | --------------------------------- |
| Baud rate    | Configurable (default **115200**) |
| Data bits    | Configurable (default **8 bits**) |
| Stop bits    | Configurable (default **1 bit**)  |
| Oversampling | **16Ã—**                           |
| FIFO size    | **16 bytes** (configurable)       |


## ğŸ“¡ UART Frame Format

Má»—i byte gá»“m:

* **Start bit**: 1 (má»©c 0)
* **Data bits**: 8 (LSB â†’ MSB)
* **Stop bit**: 1 (má»©c 1)

â¡ï¸ Tá»•ng cá»™ng **10 bits/byte**

Vá»›i 115200 baud â†’ thá»i gian truyá»n 1 byte â‰ˆ **86.8 Âµs**.

## ğŸ¯ á»¨ng dá»¥ng
* Giao tiáº¿p PC â†” FPGA / MCU
* Truyá»n dá»¯ liá»‡u cho module GPS, Bluetooth, WiFi
* Debug UART cho FPGA
* Giao tiáº¿p sensor/actuator
* Linh kiá»‡n trao Ä‘á»•i dá»¯ liá»‡u giá»¯a cÃ¡c board Ä‘iá»‡n tá»­

