#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\Icarus\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\Icarus\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\Icarus\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\Icarus\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\Icarus\iverilog\lib\ivl\va_math.vpi";
S_00000187dea7bdf0 .scope module, "ALU_TB" "ALU_TB" 2 1;
 .timescale 0 0;
v00000187de962ef0_0 .net "ALUOp", 1 0, v00000187de99d8b0_0;  1 drivers
v00000187de9915a0_0 .net "ALUSrc", 0 0, v00000187de99d950_0;  1 drivers
v00000187de991640_0 .net "Branch", 0 0, v00000187de99d9f0_0;  1 drivers
v00000187de9916e0_0 .net "Jump", 0 0, v00000187de99da90_0;  1 drivers
v00000187de991d70_0 .net "MemWrite", 0 0, v00000187de962b30_0;  1 drivers
v00000187de991870_0 .net "MemtoReg", 0 0, v00000187de962bd0_0;  1 drivers
v00000187de992130_0 .net "RegDst", 0 0, v00000187de962c70_0;  1 drivers
v00000187de992450_0 .net "RegWrite", 0 0, v00000187de962d10_0;  1 drivers
v00000187de991a50_0 .var "opcode", 5 0;
S_00000187de99d720 .scope module, "alu_dut" "CONTROL_UNIT" 2 14, 3 1 0, S_00000187dea7bdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 1 "Jump";
    .port_info 2 /OUTPUT 2 "ALUOp";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 1 "Branch";
    .port_info 6 /OUTPUT 1 "ALUSrc";
    .port_info 7 /OUTPUT 1 "RegDst";
    .port_info 8 /OUTPUT 1 "RegWrite";
v00000187de99d8b0_0 .var "ALUOp", 1 0;
v00000187de99d950_0 .var "ALUSrc", 0 0;
v00000187de99d9f0_0 .var "Branch", 0 0;
v00000187de99da90_0 .var "Jump", 0 0;
v00000187de962b30_0 .var "MemWrite", 0 0;
v00000187de962bd0_0 .var "MemtoReg", 0 0;
v00000187de962c70_0 .var "RegDst", 0 0;
v00000187de962d10_0 .var "RegWrite", 0 0;
v00000187de962db0_0 .net "opcode", 5 0, v00000187de991a50_0;  1 drivers
E_00000187de98a4e0 .event anyedge, v00000187de962db0_0;
S_00000187de991410 .scope task, "write" "write" 2 36, 2 36 0, S_00000187dea7bdf0;
 .timescale 0 0;
v00000187de962e50_0 .var "dint", 6 0;
TD_ALU_TB.write ;
    %load/vec4 v00000187de962e50_0;
    %pad/u 6;
    %store/vec4 v00000187de991a50_0, 0, 6;
    %end;
    .scope S_00000187de99d720;
T_1 ;
    %wait E_00000187de98a4e0;
    %load/vec4 v00000187de962db0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.6;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000187de99da90_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000187de99d8b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000187de962bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000187de962b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000187de99d9f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000187de99d950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000187de962c70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000187de962d10_0, 0, 1;
    %jmp T_1.6;
T_1.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000187de99da90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000187de99d8b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000187de962bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000187de962b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000187de99d9f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000187de99d950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000187de962c70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000187de962d10_0, 0, 1;
    %jmp T_1.6;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000187de99da90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000187de99d8b0_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000187de962bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000187de962b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000187de99d9f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000187de99d950_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000187de962c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000187de962d10_0, 0, 1;
    %jmp T_1.6;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000187de99da90_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000187de99d8b0_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000187de962bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000187de962b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000187de99d9f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000187de99d950_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000187de962c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000187de962d10_0, 0, 1;
    %jmp T_1.6;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000187de99da90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000187de99d8b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000187de962bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000187de962b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000187de99d9f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000187de99d950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000187de962c70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000187de962d10_0, 0, 1;
    %jmp T_1.6;
T_1.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000187de99da90_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v00000187de99d8b0_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000187de962bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000187de962b30_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000187de99d9f0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000187de99d950_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000187de962c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000187de962d10_0, 0, 1;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000187dea7bdf0;
T_2 ;
    %vpi_call 2 20 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000187de99d720 {0 0 0};
    %end;
    .thread T_2;
    .scope S_00000187dea7bdf0;
T_3 ;
    %delay 100, 0;
    %vpi_call 2 30 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_00000187dea7bdf0;
T_4 ;
    %delay 5, 0;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000187de962e50_0, 0, 7;
    %fork TD_ALU_TB.write, S_00000187de991410;
    %join;
    %delay 5, 0;
    %pushi/vec4 35, 0, 7;
    %store/vec4 v00000187de962e50_0, 0, 7;
    %fork TD_ALU_TB.write, S_00000187de991410;
    %join;
    %delay 5, 0;
    %pushi/vec4 43, 0, 7;
    %store/vec4 v00000187de962e50_0, 0, 7;
    %fork TD_ALU_TB.write, S_00000187de991410;
    %join;
    %delay 5, 0;
    %pushi/vec4 4, 0, 7;
    %store/vec4 v00000187de962e50_0, 0, 7;
    %fork TD_ALU_TB.write, S_00000187de991410;
    %join;
    %delay 5, 0;
    %pushi/vec4 8, 0, 7;
    %store/vec4 v00000187de962e50_0, 0, 7;
    %fork TD_ALU_TB.write, S_00000187de991410;
    %join;
    %delay 5, 0;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v00000187de962e50_0, 0, 7;
    %fork TD_ALU_TB.write, S_00000187de991410;
    %join;
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.sv";
    "control_unit.sv";
