

================================================================
== Vivado HLS Report for 'wide_div'
================================================================
* Date:           Tue Feb 18 18:52:28 2020

* Version:        2019.1.1 (Build 2579327 on Sat Jun 29 09:16:32 MDT 2019)
* Project:        sbs_fixedpoint
* Solution:       sbs_fixedpoint
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|     5.239|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   66|   66|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       -|      -|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|    8416|   6428|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      9|    -|
|Register         |        -|      -|     169|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|    8585|   6437|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|       8|     12|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+---------------------------------------+---------+-------+------+------+-----+
    |                 Instance                 |                 Module                | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +------------------------------------------+---------------------------------------+---------+-------+------+------+-----+
    |sbs_fixedpoint_udiv_63ns_42ns_63_67_0_U1  |sbs_fixedpoint_udiv_63ns_42ns_63_67_0  |        0|      0|  8416|  6428|    0|
    +------------------------------------------+---------------------------------------+---------+-------+------+------+-----+
    |Total                                     |                                       |        0|      0|  8416|  6428|    0|
    +------------------------------------------+---------------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |   9|          2|   63|        126|
    +-----------+----+-----------+-----+-----------+
    |Total      |   9|          2|   63|        126|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_ce_reg           |   1|   0|    1|          0|
    |ap_return_int_reg   |  63|   0|   63|          0|
    |dividend_V_int_reg  |  63|   0|   63|          0|
    |divisor_V_int_reg   |  42|   0|   42|          0|
    +--------------------+----+----+-----+-----------+
    |Total               | 169|   0|  169|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |   wide_div   | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |   wide_div   | return value |
|ap_return   | out |   63| ap_ctrl_hs |   wide_div   | return value |
|ap_ce       |  in |    1| ap_ctrl_hs |   wide_div   | return value |
|dividend_V  |  in |   63|   ap_none  |  dividend_V  |    scalar    |
|divisor_V   |  in |   42|   ap_none  |   divisor_V  |    scalar    |
+------------+-----+-----+------------+--------------+--------------+

