// Seed: 1116386667
module module_0 (
    input wire id_0,
    output supply1 id_1,
    output wor id_2,
    input uwire id_3,
    input supply1 id_4,
    output wor id_5,
    input tri id_6,
    input tri0 id_7,
    input tri1 id_8,
    output wor id_9
    , id_14,
    input supply1 id_10,
    input tri0 id_11,
    input wor id_12
);
  wire id_15;
endmodule
program module_1 (
    input tri1 id_0,
    input wire id_1,
    output tri1 id_2,
    input tri0 id_3,
    output supply0 id_4,
    output tri1 id_5,
    output tri0 id_6,
    input tri id_7,
    output tri0 id_8
);
  assign {1 == id_7, id_3} = id_7;
  xor (id_5, id_7, id_0, id_1, id_3);
  module_0(
      id_3, id_8, id_4, id_0, id_3, id_5, id_7, id_1, id_3, id_2, id_1, id_0, id_7
  );
endprogram
