#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x558b39089cd0 .scope module, "main_tb" "main_tb" 2 13;
 .timescale -9 -11;
P_0x558b39089e50 .param/l "c_BIT_PERIOD" 0 2 17, +C4<00000000000000011001011011100111>;
P_0x558b39089e90 .param/l "c_CLKS_PER_BIT" 0 2 16, +C4<00000000000000000000010011100010>;
P_0x558b39089ed0 .param/l "c_CLOCK_PERIOD_NS" 0 2 15, +C4<00000000000000000000000001010011>;
v0x558b390aae50_0 .var "r_Clock", 0 0;
v0x558b390aaf60_0 .var "r_Rx_Serial", 0 0;
S_0x558b39089f20 .scope module, "READ_NUMBER_INST" "read_number" 2 46, 3 1 0, S_0x558b39089cd0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rx"
    .port_info 2 /OUTPUT 1 "led1"
    .port_info 3 /OUTPUT 1 "led2"
    .port_info 4 /OUTPUT 1 "debug1"
P_0x558b3906c6b0 .param/l "c_CLKS_PER_BIT" 0 3 10, +C4<00000000000000000000010011100010>;
L_0x558b39067e70 .functor BUFZ 1, v0x558b390aa890_0, C4<0>, C4<0>, C4<0>;
v0x558b390aa1b0_0 .net *"_s1", 0 0, L_0x558b390ab130;  1 drivers
v0x558b390aa2b0_0 .net *"_s5", 0 0, L_0x558b390ab2c0;  1 drivers
v0x558b390aa390_0 .var "byte_index", 7 0;
v0x558b390aa450_0 .net "clk", 0 0, v0x558b390aae50_0;  1 drivers
v0x558b390aa4f0_0 .net "debug1", 0 0, L_0x558b39067e70;  1 drivers
v0x558b390aa590_0 .net "led1", 0 0, L_0x558b390ab1d0;  1 drivers
v0x558b390aa650_0 .net "led2", 0 0, L_0x558b390ab3b0;  1 drivers
v0x558b390aa710_0 .var "received_int", 31 0;
v0x558b390aa7f0_0 .net "rx", 0 0, v0x558b390aaf60_0;  1 drivers
v0x558b390aa890_0 .var "valid", 0 0;
v0x558b390aa930_0 .net "w_Rx_Byte", 7 0, L_0x558b3906d560;  1 drivers
v0x558b390aa9f0_0 .net "w_Rx_DV", 0 0, L_0x558b3906d340;  1 drivers
E_0x558b390798f0 .event posedge, v0x558b39089030_0;
L_0x558b390ab130 .part v0x558b390aa710_0, 0, 1;
L_0x558b390ab1d0 .reduce/nor L_0x558b390ab130;
L_0x558b390ab2c0 .part v0x558b390aa710_0, 1, 1;
L_0x558b390ab3b0 .reduce/nor L_0x558b390ab2c0;
S_0x558b3908a0a0 .scope module, "UART_RX_INST" "uart_rx" 3 14, 4 14 0, S_0x558b39089f20;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "i_Clock"
    .port_info 1 /INPUT 1 "i_Rx_Serial"
    .port_info 2 /OUTPUT 1 "o_Rx_DV"
    .port_info 3 /OUTPUT 8 "o_Rx_Byte"
P_0x558b3908a270 .param/l "CLKS_PER_BIT" 0 4 15, +C4<00000000000000000000010011100010>;
P_0x558b3908a2b0 .param/l "s_CLEANUP" 0 4 27, C4<100>;
P_0x558b3908a2f0 .param/l "s_IDLE" 0 4 23, C4<000>;
P_0x558b3908a330 .param/l "s_RX_DATA_BITS" 0 4 25, C4<010>;
P_0x558b3908a370 .param/l "s_RX_START_BIT" 0 4 24, C4<001>;
P_0x558b3908a3b0 .param/l "s_RX_STOP_BIT" 0 4 26, C4<011>;
L_0x558b3906d340 .functor BUFZ 1, v0x558b390a9e10_0, C4<0>, C4<0>, C4<0>;
L_0x558b3906d560 .functor BUFZ 8, v0x558b39081420_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x558b39088670_0 .net "i_Clock", 0 0, v0x558b390aae50_0;  alias, 1 drivers
v0x558b390889d0_0 .net "i_Rx_Serial", 0 0, v0x558b390aaf60_0;  alias, 1 drivers
v0x558b39088d30_0 .net "o_Rx_Byte", 7 0, L_0x558b3906d560;  alias, 1 drivers
v0x558b39089030_0 .net "o_Rx_DV", 0 0, L_0x558b3906d340;  alias, 1 drivers
v0x558b390891d0_0 .var "r_Bit_Index", 2 0;
v0x558b39089390_0 .var "r_Clock_Count", 31 0;
v0x558b39081420_0 .var "r_Rx_Byte", 7 0;
v0x558b390a9e10_0 .var "r_Rx_DV", 0 0;
v0x558b390a9ed0_0 .var "r_Rx_Data", 0 0;
v0x558b390a9f90_0 .var "r_Rx_Data_R", 0 0;
v0x558b390aa050_0 .var "r_SM_Main", 2 0;
E_0x558b39077820 .event posedge, v0x558b39088670_0;
S_0x558b390aaaf0 .scope task, "UART_WRITE_BYTE" "UART_WRITE_BYTE" 2 22, 2 22 0, S_0x558b39089cd0;
 .timescale -9 -11;
v0x558b390aac90_0 .var "i_Data", 7 0;
v0x558b390aad70_0 .var/i "ii", 31 0;
TD_main_tb.UART_WRITE_BYTE ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558b390aaf60_0, 0;
    %delay 10416700, 0;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558b390aad70_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x558b390aad70_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x558b390aac90_0;
    %load/vec4 v0x558b390aad70_0;
    %part/s 1;
    %assign/vec4 v0x558b390aaf60_0, 0;
    %delay 10416700, 0;
    %load/vec4 v0x558b390aad70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558b390aad70_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558b390aaf60_0, 0;
    %delay 10416700, 0;
    %end;
    .scope S_0x558b3908a0a0;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558b390a9f90_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x558b3908a0a0;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558b390a9ed0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x558b3908a0a0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558b39089390_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0x558b3908a0a0;
T_4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x558b390891d0_0, 0, 3;
    %end;
    .thread T_4;
    .scope S_0x558b3908a0a0;
T_5 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558b39081420_0, 0, 8;
    %end;
    .thread T_5;
    .scope S_0x558b3908a0a0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558b390a9e10_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x558b3908a0a0;
T_7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x558b390aa050_0, 0, 3;
    %end;
    .thread T_7;
    .scope S_0x558b3908a0a0;
T_8 ;
    %wait E_0x558b39077820;
    %load/vec4 v0x558b390889d0_0;
    %assign/vec4 v0x558b390a9f90_0, 0;
    %load/vec4 v0x558b390a9f90_0;
    %assign/vec4 v0x558b390a9ed0_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x558b3908a0a0;
T_9 ;
    %wait E_0x558b39077820;
    %load/vec4 v0x558b390aa050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x558b390aa050_0, 0;
    %jmp T_9.6;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558b390a9e10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x558b39089390_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x558b390891d0_0, 0;
    %load/vec4 v0x558b390a9ed0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_9.7, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x558b390aa050_0, 0;
    %jmp T_9.8;
T_9.7 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x558b390aa050_0, 0;
T_9.8 ;
    %jmp T_9.6;
T_9.1 ;
    %load/vec4 v0x558b39089390_0;
    %cmpi/e 624, 0, 32;
    %jmp/0xz  T_9.9, 4;
    %load/vec4 v0x558b390a9ed0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_9.11, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x558b39089390_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x558b390aa050_0, 0;
    %jmp T_9.12;
T_9.11 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x558b390aa050_0, 0;
T_9.12 ;
    %jmp T_9.10;
T_9.9 ;
    %load/vec4 v0x558b39089390_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x558b39089390_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x558b390aa050_0, 0;
T_9.10 ;
    %jmp T_9.6;
T_9.2 ;
    %load/vec4 v0x558b39089390_0;
    %cmpi/u 1249, 0, 32;
    %jmp/0xz  T_9.13, 5;
    %load/vec4 v0x558b39089390_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x558b39089390_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x558b390aa050_0, 0;
    %jmp T_9.14;
T_9.13 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x558b39089390_0, 0;
    %load/vec4 v0x558b390a9ed0_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x558b390891d0_0;
    %assign/vec4/off/d v0x558b39081420_0, 4, 5;
    %load/vec4 v0x558b390891d0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_9.15, 5;
    %load/vec4 v0x558b390891d0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x558b390891d0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x558b390aa050_0, 0;
    %jmp T_9.16;
T_9.15 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x558b390891d0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x558b390aa050_0, 0;
T_9.16 ;
T_9.14 ;
    %jmp T_9.6;
T_9.3 ;
    %load/vec4 v0x558b39089390_0;
    %cmpi/u 1249, 0, 32;
    %jmp/0xz  T_9.17, 5;
    %load/vec4 v0x558b39089390_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x558b39089390_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x558b390aa050_0, 0;
    %jmp T_9.18;
T_9.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558b390a9e10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x558b39089390_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x558b390aa050_0, 0;
T_9.18 ;
    %jmp T_9.6;
T_9.4 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x558b390aa050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558b390a9e10_0, 0;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x558b39089f20;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558b390aa890_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x558b39089f20;
T_11 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558b390aa390_0, 0, 8;
    %end;
    .thread T_11;
    .scope S_0x558b39089f20;
T_12 ;
    %wait E_0x558b390798f0;
    %load/vec4 v0x558b390aa390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %jmp T_12.4;
T_12.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558b390aa890_0, 0;
    %load/vec4 v0x558b390aa930_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558b390aa710_0, 4, 5;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x558b390aa390_0, 0;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v0x558b390aa930_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558b390aa710_0, 4, 5;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x558b390aa390_0, 0;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v0x558b390aa930_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558b390aa710_0, 4, 5;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x558b390aa390_0, 0;
    %jmp T_12.4;
T_12.3 ;
    %load/vec4 v0x558b390aa930_0;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x558b390aa710_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x558b390aa390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558b390aa890_0, 0;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0x558b39089cd0;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558b390aae50_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x558b39089cd0;
T_14 ;
    %delay 4100, 0;
    %load/vec4 v0x558b390aae50_0;
    %nor/r;
    %assign/vec4 v0x558b390aae50_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x558b39089cd0;
T_15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558b390aaf60_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x558b39089cd0;
T_16 ;
    %vpi_call 2 52 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 53 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x558b39089cd0 {0 0 0};
    %wait E_0x558b39077820;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x558b390aac90_0, 0, 8;
    %fork TD_main_tb.UART_WRITE_BYTE, S_0x558b390aaaf0;
    %join;
    %wait E_0x558b39077820;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x558b390aac90_0, 0, 8;
    %fork TD_main_tb.UART_WRITE_BYTE, S_0x558b390aaaf0;
    %join;
    %wait E_0x558b39077820;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x558b390aac90_0, 0, 8;
    %fork TD_main_tb.UART_WRITE_BYTE, S_0x558b390aaaf0;
    %join;
    %wait E_0x558b39077820;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x558b390aac90_0, 0, 8;
    %fork TD_main_tb.UART_WRITE_BYTE, S_0x558b390aaaf0;
    %join;
    %wait E_0x558b39077820;
    %wait E_0x558b39077820;
    %wait E_0x558b39077820;
    %vpi_call 2 65 "$display", v0x558b390aa710_0 {0 0 0};
    %vpi_call 2 66 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "tests/main_tb.v";
    "./src/main.v";
    "./src/uart_rx.v";
