-- Copyright (C) 2017  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- Quartus Prime generated Memory Initialization File (.mif)

WIDTH=16;
DEPTH=4096;

ADDRESS_RADIX=UNS;
DATA_RADIX=DEC;

CONTENT BEGIN
	0     :   -32511;
	1     :   -32254;
	2     :   -15734;
	3     :   -13808;
	4     :   -15990;
	5     :   -32000;
	6     :   -13216;
	7     :   11264;
	8     :   13313;
	9     :   -2736;
	10    :   -17918;
	11    :   27649;
	12    :   29696;
	13    :   -30975;
	14    :   -8448;
	15    :   -6400;
	16    :   -31487;
	17    :   -5120;
	18    :   -10416;
	19    :   -17933;
	20    :   -13216;
	21    :   -30975;
	22    :   -8448;
	23    :   -12544;
	24    :   -31487;
	25    :   -5376;
	26    :   -10416;
	27    :   -17941;
	28    :   -13216;
	29    :   11264;
	30    :   -5936;
	31    :   -31231;
	32    :   -3072;
	33    :   -11184;
	34    :   -17670;
	35    :   -16144;
	[36..1023]  :   0;
	1024  :   -5;
	1025  :   -7;
	1026  :   -9;
	1027  :   -1;
	1028  :   -8;
	1029  :   -1;
	1030  :   -3;
	1031  :   -4;
	[1032..4095]  :   0;
END;
