============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Fri Oct 28 17:57:27 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(51)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(55)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(61)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(62)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(66)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(72)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(73)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(77)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/Gesture_detech.v
HDL-1007 : analyze verilog file ../../RTL/seg_4.v
HDL-1007 : undeclared symbol 'data0', assumed default net type 'wire' in ../../RTL/seg_4.v(64)
HDL-1007 : undeclared symbol 'data1', assumed default net type 'wire' in ../../RTL/seg_4.v(65)
HDL-1007 : undeclared symbol 'data2', assumed default net type 'wire' in ../../RTL/seg_4.v(66)
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 30 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_seg_4/data[19] will be merged to another kept net figuredata[19]
SYN-5055 WARNING: The kept net u_seg_4/data[18] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net u_seg_4/data[17] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net u_seg_4/data[16] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net u_seg_4/data[15] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net u_seg_4/data[14] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net u_seg_4/data[13] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net u_seg_4/data[12] will be merged to another kept net figuredata[12]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 6285 instances
RUN-0007 : 2474 luts, 2235 seqs, 947 mslices, 457 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 7431 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 4949 nets have 2 pins
RUN-1001 : 1549 nets have [3 - 5] pins
RUN-1001 : 766 nets have [6 - 10] pins
RUN-1001 : 89 nets have [11 - 20] pins
RUN-1001 : 69 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     85      
RUN-1001 :   No   |  No   |  Yes  |    1415     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |     66      
RUN-1001 :   Yes  |  No   |  Yes  |     611     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    63   |  36   |    110     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 210
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6283 instances, 2474 luts, 2235 seqs, 1404 slices, 276 macros(1403 instances: 946 mslices 457 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1846 pins
PHY-0007 : Cell area utilization is 26%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 29717, tnet num: 7429, tinst num: 6283, tnode num: 37063, tedge num: 49047.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.302731s wall, 1.281250s user + 0.015625s system = 1.296875s CPU (99.6%)

RUN-1004 : used memory is 271 MB, reserved memory is 250 MB, peak memory is 271 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7429 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.447999s wall, 1.437500s user + 0.015625s system = 1.453125s CPU (100.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.87684e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6283.
PHY-3001 : End clustering;  0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 26%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.23932e+06, overlap = 46.3438
PHY-3002 : Step(2): len = 1.07131e+06, overlap = 53.5
PHY-3002 : Step(3): len = 626816, overlap = 76.4375
PHY-3002 : Step(4): len = 564855, overlap = 82.4062
PHY-3002 : Step(5): len = 436860, overlap = 94.25
PHY-3002 : Step(6): len = 396760, overlap = 111.219
PHY-3002 : Step(7): len = 348276, overlap = 131.5
PHY-3002 : Step(8): len = 321825, overlap = 158.656
PHY-3002 : Step(9): len = 281572, overlap = 193.156
PHY-3002 : Step(10): len = 247500, overlap = 221.594
PHY-3002 : Step(11): len = 234677, overlap = 234.344
PHY-3002 : Step(12): len = 220688, overlap = 245.531
PHY-3002 : Step(13): len = 204450, overlap = 256.5
PHY-3002 : Step(14): len = 198126, overlap = 262.531
PHY-3002 : Step(15): len = 182727, overlap = 278.906
PHY-3002 : Step(16): len = 178942, overlap = 291.688
PHY-3002 : Step(17): len = 170558, overlap = 305.312
PHY-3002 : Step(18): len = 162431, overlap = 308.906
PHY-3002 : Step(19): len = 156647, overlap = 323.469
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.85379e-06
PHY-3002 : Step(20): len = 169906, overlap = 267.688
PHY-3002 : Step(21): len = 177452, overlap = 259.219
PHY-3002 : Step(22): len = 172271, overlap = 232.844
PHY-3002 : Step(23): len = 178211, overlap = 217.969
PHY-3002 : Step(24): len = 188902, overlap = 194.125
PHY-3002 : Step(25): len = 197230, overlap = 156.688
PHY-3002 : Step(26): len = 193326, overlap = 137.719
PHY-3002 : Step(27): len = 193025, overlap = 132.406
PHY-3002 : Step(28): len = 192710, overlap = 117.625
PHY-3002 : Step(29): len = 184723, overlap = 105.438
PHY-3002 : Step(30): len = 181736, overlap = 96.7188
PHY-3002 : Step(31): len = 180316, overlap = 90.0625
PHY-3002 : Step(32): len = 173964, overlap = 90.3125
PHY-3002 : Step(33): len = 172781, overlap = 92.875
PHY-3002 : Step(34): len = 170551, overlap = 88.25
PHY-3002 : Step(35): len = 169627, overlap = 88.125
PHY-3002 : Step(36): len = 166228, overlap = 91.9688
PHY-3002 : Step(37): len = 165841, overlap = 88.1562
PHY-3002 : Step(38): len = 161532, overlap = 83.125
PHY-3002 : Step(39): len = 161157, overlap = 77.6875
PHY-3002 : Step(40): len = 161046, overlap = 85.0625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.77076e-05
PHY-3002 : Step(41): len = 160142, overlap = 86.6875
PHY-3002 : Step(42): len = 160364, overlap = 87.2188
PHY-3002 : Step(43): len = 161269, overlap = 86.4375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.54152e-05
PHY-3002 : Step(44): len = 164194, overlap = 78.9375
PHY-3002 : Step(45): len = 164276, overlap = 78.8438
PHY-3002 : Step(46): len = 164302, overlap = 82.4062
PHY-3002 : Step(47): len = 165056, overlap = 80.875
PHY-3002 : Step(48): len = 173640, overlap = 69.0625
PHY-3002 : Step(49): len = 182586, overlap = 62.375
PHY-3002 : Step(50): len = 181159, overlap = 65.0625
PHY-3002 : Step(51): len = 181232, overlap = 56.375
PHY-3002 : Step(52): len = 185188, overlap = 53.375
PHY-3002 : Step(53): len = 189595, overlap = 59
PHY-3002 : Step(54): len = 189576, overlap = 59.4062
PHY-3002 : Step(55): len = 184884, overlap = 56.6562
PHY-3002 : Step(56): len = 183731, overlap = 56.5938
PHY-3002 : Step(57): len = 182761, overlap = 55.1562
PHY-3002 : Step(58): len = 182865, overlap = 54.5312
PHY-3002 : Step(59): len = 182837, overlap = 47.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.08303e-05
PHY-3002 : Step(60): len = 181946, overlap = 51.25
PHY-3002 : Step(61): len = 182038, overlap = 51.25
PHY-3002 : Step(62): len = 182616, overlap = 51.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020572s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (151.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 32%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/7431.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 229248, over cnt = 890(2%), over = 4207, worst = 46
PHY-1001 : End global iterations;  0.387150s wall, 0.593750s user + 0.078125s system = 0.671875s CPU (173.5%)

PHY-1001 : Congestion index: top1 = 60.34, top5 = 43.25, top10 = 35.06, top15 = 29.84.
PHY-3001 : End congestion estimation;  0.504141s wall, 0.671875s user + 0.109375s system = 0.781250s CPU (155.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7429 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.169987s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (101.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.45552e-06
PHY-3002 : Step(63): len = 182149, overlap = 65.6875
PHY-3002 : Step(64): len = 182011, overlap = 66.1875
PHY-3002 : Step(65): len = 171644, overlap = 79.8125
PHY-3002 : Step(66): len = 171464, overlap = 83.125
PHY-3002 : Step(67): len = 167167, overlap = 89.4375
PHY-3002 : Step(68): len = 166604, overlap = 92.7812
PHY-3002 : Step(69): len = 162924, overlap = 97.5625
PHY-3002 : Step(70): len = 160131, overlap = 98.75
PHY-3002 : Step(71): len = 159881, overlap = 101.188
PHY-3002 : Step(72): len = 158692, overlap = 105.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.91105e-06
PHY-3002 : Step(73): len = 158268, overlap = 108.5
PHY-3002 : Step(74): len = 158316, overlap = 109.594
PHY-3002 : Step(75): len = 158585, overlap = 110.344
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.78221e-05
PHY-3002 : Step(76): len = 165718, overlap = 97.7812
PHY-3002 : Step(77): len = 166136, overlap = 97.5312
PHY-3002 : Step(78): len = 168713, overlap = 96.8125
PHY-3002 : Step(79): len = 169174, overlap = 96.4375
PHY-3002 : Step(80): len = 173917, overlap = 84.4688
PHY-3002 : Step(81): len = 178230, overlap = 74.9062
PHY-3002 : Step(82): len = 176245, overlap = 76.75
PHY-3002 : Step(83): len = 176122, overlap = 76.9375
PHY-3002 : Step(84): len = 175727, overlap = 77.0938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.56442e-05
PHY-3002 : Step(85): len = 177415, overlap = 72.7812
PHY-3002 : Step(86): len = 178135, overlap = 71.2812
PHY-3002 : Step(87): len = 185315, overlap = 64.75
PHY-3002 : Step(88): len = 199177, overlap = 46.1562
PHY-3002 : Step(89): len = 192817, overlap = 40.7188
PHY-3002 : Step(90): len = 191766, overlap = 40.375
PHY-3002 : Step(91): len = 191260, overlap = 39.875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.12884e-05
PHY-3002 : Step(92): len = 193553, overlap = 29.5625
PHY-3002 : Step(93): len = 193872, overlap = 29.0625
PHY-3002 : Step(94): len = 198132, overlap = 36.125
PHY-3002 : Step(95): len = 199595, overlap = 39.625
PHY-3002 : Step(96): len = 203403, overlap = 39.9688
PHY-3002 : Step(97): len = 205343, overlap = 35.5938
PHY-3002 : Step(98): len = 209492, overlap = 18.9375
PHY-3002 : Step(99): len = 211679, overlap = 26.625
PHY-3002 : Step(100): len = 212470, overlap = 20.5
PHY-3002 : Step(101): len = 209103, overlap = 23
PHY-3002 : Step(102): len = 208839, overlap = 20.3125
PHY-3002 : Step(103): len = 205953, overlap = 18.0625
PHY-3002 : Step(104): len = 205391, overlap = 18.9375
PHY-3002 : Step(105): len = 202780, overlap = 17.625
PHY-3002 : Step(106): len = 201377, overlap = 16.3125
PHY-3002 : Step(107): len = 198448, overlap = 17.0938
PHY-3002 : Step(108): len = 198386, overlap = 16.1875
PHY-3002 : Step(109): len = 197448, overlap = 18.7188
PHY-3002 : Step(110): len = 197448, overlap = 18.7188
PHY-3002 : Step(111): len = 196398, overlap = 19.625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000142577
PHY-3002 : Step(112): len = 199205, overlap = 17.625
PHY-3002 : Step(113): len = 199775, overlap = 17.6562
PHY-3002 : Step(114): len = 202702, overlap = 19.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000285154
PHY-3002 : Step(115): len = 205814, overlap = 17.8125
PHY-3002 : Step(116): len = 206955, overlap = 17.9375
PHY-3002 : Step(117): len = 214500, overlap = 16.6562
PHY-3002 : Step(118): len = 219348, overlap = 12.2188
PHY-3002 : Step(119): len = 216419, overlap = 14.2812
PHY-3002 : Step(120): len = 215879, overlap = 14.2812
PHY-3002 : Step(121): len = 213904, overlap = 15.8125
PHY-3002 : Step(122): len = 213245, overlap = 15.7812
PHY-3002 : Step(123): len = 212105, overlap = 11.8438
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000477518
PHY-3002 : Step(124): len = 214731, overlap = 13.4688
PHY-3002 : Step(125): len = 217554, overlap = 11.7812
PHY-3002 : Step(126): len = 222381, overlap = 10.5312
PHY-3002 : Step(127): len = 225414, overlap = 9.40625
PHY-3002 : Step(128): len = 229378, overlap = 8.71875
PHY-3002 : Step(129): len = 233415, overlap = 5.4375
PHY-3002 : Step(130): len = 235204, overlap = 2.75
PHY-3002 : Step(131): len = 235616, overlap = 3.0625
PHY-3002 : Step(132): len = 234927, overlap = 4.46875
PHY-3002 : Step(133): len = 233577, overlap = 5.65625
PHY-3002 : Step(134): len = 231626, overlap = 6
PHY-3002 : Step(135): len = 229744, overlap = 5.5
PHY-3002 : Step(136): len = 227678, overlap = 5.90625
PHY-3002 : Step(137): len = 226286, overlap = 6.46875
PHY-3002 : Step(138): len = 225250, overlap = 6.46875
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000955036
PHY-3002 : Step(139): len = 226392, overlap = 5.28125
PHY-3002 : Step(140): len = 227192, overlap = 5.03125
PHY-3002 : Step(141): len = 228421, overlap = 4.625
PHY-3002 : Step(142): len = 229529, overlap = 4.34375
PHY-3002 : Step(143): len = 231008, overlap = 4.4375
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00160533
PHY-3002 : Step(144): len = 231569, overlap = 4.1875
PHY-3002 : Step(145): len = 232496, overlap = 4.4375
PHY-3002 : Step(146): len = 234337, overlap = 3.71875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 32%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 30/7431.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 273952, over cnt = 961(2%), over = 3739, worst = 29
PHY-1001 : End global iterations;  0.416470s wall, 0.765625s user + 0.062500s system = 0.828125s CPU (198.8%)

PHY-1001 : Congestion index: top1 = 46.85, top5 = 36.56, top10 = 30.81, top15 = 27.13.
PHY-3001 : End congestion estimation;  0.537439s wall, 0.890625s user + 0.062500s system = 0.953125s CPU (177.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7429 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.172719s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (99.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.29068e-05
PHY-3002 : Step(147): len = 235360, overlap = 71.2188
PHY-3002 : Step(148): len = 237854, overlap = 57.7812
PHY-3002 : Step(149): len = 234946, overlap = 47.125
PHY-3002 : Step(150): len = 232002, overlap = 48.8125
PHY-3002 : Step(151): len = 228058, overlap = 42.9062
PHY-3002 : Step(152): len = 224951, overlap = 38.2812
PHY-3002 : Step(153): len = 221903, overlap = 44.6562
PHY-3002 : Step(154): len = 219228, overlap = 41.25
PHY-3002 : Step(155): len = 218029, overlap = 39.6875
PHY-3002 : Step(156): len = 217277, overlap = 40.0312
PHY-3002 : Step(157): len = 216433, overlap = 43.8438
PHY-3002 : Step(158): len = 215748, overlap = 42.625
PHY-3002 : Step(159): len = 214423, overlap = 39.2188
PHY-3002 : Step(160): len = 213452, overlap = 38.75
PHY-3002 : Step(161): len = 211871, overlap = 42.1875
PHY-3002 : Step(162): len = 210870, overlap = 41.8125
PHY-3002 : Step(163): len = 210286, overlap = 41.2812
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000185814
PHY-3002 : Step(164): len = 214231, overlap = 40.7812
PHY-3002 : Step(165): len = 215020, overlap = 40.0625
PHY-3002 : Step(166): len = 216425, overlap = 37.5
PHY-3002 : Step(167): len = 217399, overlap = 37.6875
PHY-3002 : Step(168): len = 219374, overlap = 37.1562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000366289
PHY-3002 : Step(169): len = 221740, overlap = 37.875
PHY-3002 : Step(170): len = 222634, overlap = 37.5
PHY-3002 : Step(171): len = 225630, overlap = 34.8438
PHY-3002 : Step(172): len = 228601, overlap = 32.7188
PHY-3002 : Step(173): len = 230006, overlap = 31.0312
PHY-3002 : Step(174): len = 230501, overlap = 30.875
PHY-3002 : Step(175): len = 230867, overlap = 31.5312
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 29717, tnet num: 7429, tinst num: 6283, tnode num: 37063, tedge num: 49047.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.196152s wall, 1.171875s user + 0.015625s system = 1.187500s CPU (99.3%)

RUN-1004 : used memory is 312 MB, reserved memory is 294 MB, peak memory is 325 MB
OPT-1001 : Total overflow 208.03 peak overflow 2.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 159/7431.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 289016, over cnt = 991(2%), over = 3215, worst = 23
PHY-1001 : End global iterations;  0.438209s wall, 0.843750s user + 0.062500s system = 0.906250s CPU (206.8%)

PHY-1001 : Congestion index: top1 = 44.05, top5 = 33.94, top10 = 28.96, top15 = 26.10.
PHY-1001 : End incremental global routing;  0.557836s wall, 0.968750s user + 0.062500s system = 1.031250s CPU (184.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7429 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.188987s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (99.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.880741s wall, 1.250000s user + 0.078125s system = 1.328125s CPU (150.8%)

OPT-1001 : Current memory(MB): used = 320, reserve = 302, peak = 325.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5867/7431.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 289016, over cnt = 991(2%), over = 3215, worst = 23
PHY-1002 : len = 301456, over cnt = 541(1%), over = 1382, worst = 16
PHY-1002 : len = 310184, over cnt = 170(0%), over = 343, worst = 8
PHY-1002 : len = 311840, over cnt = 29(0%), over = 61, worst = 6
PHY-1002 : len = 312344, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.465518s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (134.3%)

PHY-1001 : Congestion index: top1 = 37.18, top5 = 29.79, top10 = 26.34, top15 = 24.23.
OPT-1001 : End congestion update;  0.573716s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (125.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7429 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.136197s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (103.3%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.710062s wall, 0.859375s user + 0.000000s system = 0.859375s CPU (121.0%)

OPT-1001 : Current memory(MB): used = 324, reserve = 306, peak = 325.
OPT-1001 : End physical optimization;  2.846821s wall, 3.328125s user + 0.109375s system = 3.437500s CPU (120.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2474 LUT to BLE ...
SYN-4008 : Packed 2474 LUT and 1139 SEQ to BLE.
SYN-4003 : Packing 1096 remaining SEQ's ...
SYN-4005 : Packed 543 SEQ with LUT/SLICE
SYN-4006 : 954 single LUT's are left
SYN-4006 : 553 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 3027/5663 primitive instances ...
PHY-3001 : End packing;  0.276563s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (96.0%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 3296 instances
RUN-1001 : 1562 mslices, 1562 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6365 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3856 nets have 2 pins
RUN-1001 : 1556 nets have [3 - 5] pins
RUN-1001 : 790 nets have [6 - 10] pins
RUN-1001 : 87 nets have [11 - 20] pins
RUN-1001 : 68 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 3294 instances, 3124 slices, 276 macros(1403 instances: 946 mslices 457 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1073 pins
PHY-3001 : Cell area utilization is 38%
PHY-3001 : After packing: Len = 232770, Over = 61
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3176/6365.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 303920, over cnt = 392(1%), over = 612, worst = 9
PHY-1002 : len = 305336, over cnt = 255(0%), over = 357, worst = 4
PHY-1002 : len = 308288, over cnt = 49(0%), over = 62, worst = 3
PHY-1002 : len = 308632, over cnt = 18(0%), over = 19, worst = 2
PHY-1002 : len = 308888, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.533044s wall, 0.796875s user + 0.125000s system = 0.921875s CPU (172.9%)

PHY-1001 : Congestion index: top1 = 35.97, top5 = 29.58, top10 = 25.97, top15 = 23.71.
PHY-3001 : End congestion estimation;  0.670273s wall, 0.937500s user + 0.125000s system = 1.062500s CPU (158.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25855, tnet num: 6363, tinst num: 3294, tnode num: 31176, tedge num: 44506.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.285042s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (99.7%)

RUN-1004 : used memory is 329 MB, reserved memory is 311 MB, peak memory is 329 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6363 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.457707s wall, 1.453125s user + 0.000000s system = 1.453125s CPU (99.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.09756e-05
PHY-3002 : Step(176): len = 225566, overlap = 62.25
PHY-3002 : Step(177): len = 222831, overlap = 64
PHY-3002 : Step(178): len = 212193, overlap = 70
PHY-3002 : Step(179): len = 208000, overlap = 76.25
PHY-3002 : Step(180): len = 205455, overlap = 81.75
PHY-3002 : Step(181): len = 203679, overlap = 87.75
PHY-3002 : Step(182): len = 201792, overlap = 89.5
PHY-3002 : Step(183): len = 201175, overlap = 89
PHY-3002 : Step(184): len = 200910, overlap = 87.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.19511e-05
PHY-3002 : Step(185): len = 207375, overlap = 76.25
PHY-3002 : Step(186): len = 209662, overlap = 71
PHY-3002 : Step(187): len = 213068, overlap = 63.25
PHY-3002 : Step(188): len = 214615, overlap = 58.5
PHY-3002 : Step(189): len = 216121, overlap = 53.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000123902
PHY-3002 : Step(190): len = 221310, overlap = 47.75
PHY-3002 : Step(191): len = 223648, overlap = 46.25
PHY-3002 : Step(192): len = 231522, overlap = 37.25
PHY-3002 : Step(193): len = 231091, overlap = 36.5
PHY-3002 : Step(194): len = 231090, overlap = 35.75
PHY-3002 : Step(195): len = 230257, overlap = 37.25
PHY-3002 : Step(196): len = 230257, overlap = 37.25
PHY-3002 : Step(197): len = 230159, overlap = 37.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000247804
PHY-3002 : Step(198): len = 237668, overlap = 34.5
PHY-3002 : Step(199): len = 243743, overlap = 31.5
PHY-3002 : Step(200): len = 248284, overlap = 30.25
PHY-3002 : Step(201): len = 244599, overlap = 29.25
PHY-3002 : Step(202): len = 242720, overlap = 27.75
PHY-3002 : Step(203): len = 242482, overlap = 28.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.907738s wall, 0.531250s user + 1.750000s system = 2.281250s CPU (251.3%)

PHY-3001 : Trial Legalized: Len = 262019
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 37%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 244/6365.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 324944, over cnt = 511(1%), over = 841, worst = 6
PHY-1002 : len = 328088, over cnt = 307(0%), over = 444, worst = 5
PHY-1002 : len = 331216, over cnt = 112(0%), over = 161, worst = 5
PHY-1002 : len = 332336, over cnt = 55(0%), over = 66, worst = 4
PHY-1002 : len = 333152, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.854916s wall, 1.421875s user + 0.140625s system = 1.562500s CPU (182.8%)

PHY-1001 : Congestion index: top1 = 33.97, top5 = 28.81, top10 = 26.00, top15 = 24.08.
PHY-3001 : End congestion estimation;  1.007843s wall, 1.562500s user + 0.140625s system = 1.703125s CPU (169.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6363 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.166238s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (103.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.38976e-05
PHY-3002 : Step(204): len = 248952, overlap = 2
PHY-3002 : Step(205): len = 243073, overlap = 5
PHY-3002 : Step(206): len = 240881, overlap = 9
PHY-3002 : Step(207): len = 240327, overlap = 9.25
PHY-3002 : Step(208): len = 239972, overlap = 10.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008971s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (174.2%)

PHY-3001 : Legalized: Len = 246255, Over = 0
PHY-3001 : Spreading special nets. 27 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.022222s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (140.6%)

PHY-3001 : 29 instances has been re-located, deltaX = 5, deltaY = 17, maxDist = 2.
PHY-3001 : Final: Len = 246769, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25855, tnet num: 6363, tinst num: 3294, tnode num: 31176, tedge num: 44506.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.342696s wall, 1.343750s user + 0.000000s system = 1.343750s CPU (100.1%)

RUN-1004 : used memory is 327 MB, reserved memory is 310 MB, peak memory is 338 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2465/6365.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 315648, over cnt = 470(1%), over = 699, worst = 6
PHY-1002 : len = 318096, over cnt = 253(0%), over = 330, worst = 6
PHY-1002 : len = 320848, over cnt = 69(0%), over = 86, worst = 3
PHY-1002 : len = 321288, over cnt = 28(0%), over = 32, worst = 3
PHY-1002 : len = 321792, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.673887s wall, 0.890625s user + 0.031250s system = 0.921875s CPU (136.8%)

PHY-1001 : Congestion index: top1 = 32.87, top5 = 27.94, top10 = 25.13, top15 = 23.30.
PHY-1001 : End incremental global routing;  0.814527s wall, 1.031250s user + 0.031250s system = 1.062500s CPU (130.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6363 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.172617s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (99.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.111414s wall, 1.328125s user + 0.031250s system = 1.359375s CPU (122.3%)

OPT-1001 : Current memory(MB): used = 333, reserve = 316, peak = 338.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5377/6365.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 321792, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.042681s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (109.8%)

PHY-1001 : Congestion index: top1 = 32.87, top5 = 27.94, top10 = 25.13, top15 = 23.30.
OPT-1001 : End congestion update;  0.165494s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (94.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6363 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.122109s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (102.4%)

OPT-0007 : Start: WNS 4345 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.287733s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (97.7%)

OPT-1001 : Current memory(MB): used = 335, reserve = 318, peak = 338.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6363 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.124125s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (100.7%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5377/6365.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 321792, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.043075s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (108.8%)

PHY-1001 : Congestion index: top1 = 32.87, top5 = 27.94, top10 = 25.13, top15 = 23.30.
PHY-1001 : End incremental global routing;  0.176172s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (97.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6363 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.164261s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (104.6%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5377/6365.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 321792, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.045100s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (103.9%)

PHY-1001 : Congestion index: top1 = 32.87, top5 = 27.94, top10 = 25.13, top15 = 23.30.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6363 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.121067s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (103.2%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4345 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 32.448276
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.548345s wall, 3.765625s user + 0.062500s system = 3.828125s CPU (107.9%)

RUN-1003 : finish command "place" in  21.647101s wall, 36.968750s user + 9.921875s system = 46.890625s CPU (216.6%)

RUN-1004 : used memory is 305 MB, reserved memory is 287 MB, peak memory is 338 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3296 instances
RUN-1001 : 1562 mslices, 1562 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6365 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3856 nets have 2 pins
RUN-1001 : 1556 nets have [3 - 5] pins
RUN-1001 : 790 nets have [6 - 10] pins
RUN-1001 : 87 nets have [11 - 20] pins
RUN-1001 : 68 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25855, tnet num: 6363, tinst num: 3294, tnode num: 31176, tedge num: 44506.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.286574s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (99.6%)

RUN-1004 : used memory is 322 MB, reserved memory is 305 MB, peak memory is 357 MB
PHY-1001 : 1562 mslices, 1562 lslices, 144 pads, 14 brams, 5 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6363 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 304848, over cnt = 597(1%), over = 956, worst = 6
PHY-1002 : len = 308968, over cnt = 342(0%), over = 454, worst = 6
PHY-1002 : len = 311384, over cnt = 169(0%), over = 222, worst = 4
PHY-1002 : len = 313104, over cnt = 71(0%), over = 86, worst = 3
PHY-1002 : len = 314032, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.867807s wall, 1.250000s user + 0.156250s system = 1.406250s CPU (162.0%)

PHY-1001 : Congestion index: top1 = 32.91, top5 = 27.86, top10 = 25.13, top15 = 23.26.
PHY-1001 : End global routing;  1.005891s wall, 1.390625s user + 0.156250s system = 1.546875s CPU (153.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 353, reserve = 337, peak = 359.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_28 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 610, reserve = 596, peak = 610.
PHY-1001 : End build detailed router design. 3.905065s wall, 3.859375s user + 0.046875s system = 3.906250s CPU (100.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 87992, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.145022s wall, 4.140625s user + 0.000000s system = 4.140625s CPU (99.9%)

PHY-1001 : Current memory(MB): used = 643, reserve = 630, peak = 643.
PHY-1001 : End phase 1; 4.151532s wall, 4.140625s user + 0.000000s system = 4.140625s CPU (99.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Patch 2334 net; 2.368996s wall, 2.359375s user + 0.000000s system = 2.359375s CPU (99.6%)

PHY-1022 : len = 855104, over cnt = 154(0%), over = 154, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 648, reserve = 635, peak = 648.
PHY-1001 : End initial routed; 11.480663s wall, 19.250000s user + 0.109375s system = 19.359375s CPU (168.6%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5155(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.635398s wall, 1.625000s user + 0.000000s system = 1.625000s CPU (99.4%)

PHY-1001 : Current memory(MB): used = 654, reserve = 641, peak = 654.
PHY-1001 : End phase 2; 13.116142s wall, 20.875000s user + 0.109375s system = 20.984375s CPU (160.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 855104, over cnt = 154(0%), over = 154, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.023002s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (135.9%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 853368, over cnt = 34(0%), over = 34, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.103577s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (196.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 853248, over cnt = 9(0%), over = 9, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.098728s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (174.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 853200, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.058666s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (186.4%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5155(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.623867s wall, 1.625000s user + 0.000000s system = 1.625000s CPU (100.1%)

PHY-1001 : Commit to database.....
PHY-1001 : 28 feed throughs used by 23 nets
PHY-1001 : End commit to database; 0.761899s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (100.5%)

PHY-1001 : Current memory(MB): used = 687, reserve = 675, peak = 687.
PHY-1001 : End phase 3; 2.836253s wall, 3.046875s user + 0.031250s system = 3.078125s CPU (108.5%)

PHY-1003 : Routed, final wirelength = 853200
PHY-1001 : Current memory(MB): used = 689, reserve = 677, peak = 689.
PHY-1001 : End export database. 0.022633s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (138.1%)

PHY-1001 : End detail routing;  24.305808s wall, 32.203125s user + 0.187500s system = 32.390625s CPU (133.3%)

RUN-1003 : finish command "route" in  26.857959s wall, 35.140625s user + 0.343750s system = 35.484375s CPU (132.1%)

RUN-1004 : used memory is 649 MB, reserved memory is 637 MB, peak memory is 689 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     5374   out of  19600   27.42%
#reg                     2238   out of  19600   11.42%
#le                      5926
  #lut only              3688   out of   5926   62.23%
  #reg only               552   out of   5926    9.31%
  #lut&reg               1686   out of   5926   28.45%
#dsp                        5   out of     29   17.24%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                                                                               Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                                                                                    1000
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                                                                                 187
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                                                                                 44
#4        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                                                                                 36
#5        u_camera_init/divider2[8]                                  GCLK               lslice             u_camera_init/add2_syn_56.q1                                                                         23
#6        u_camera_init/divider2[7]                                  GCLK               lslice             u_camera_init/add2_syn_56.q0                                                                         18
#7        u_image_select/mode[3]_syn_26                              GCLK               lslice             u_image_process/u_Median_Gray_2/u_three_martix/reg8_syn_54.f0                                        10
#8        u_image_process/wrreq                                      GCLK               mslice             u_image_process/u_Median_Gray_2/u_Median_Filter_3X3_8Bit_median/u_Sort3_5/mid_data_b[6]_syn_11.f0    9
#9        clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                                                                                     6
#10       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                                                                                 0
#11       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                                                                                 0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   sm_bit[3]      OUTPUT         F3        LVCMOS25           8            NONE       NONE    
   sm_bit[2]      OUTPUT         C2        LVCMOS25           8            NONE       NONE    
   sm_bit[1]      OUTPUT         C3        LVCMOS25           8            NONE       NONE    
   sm_bit[0]      OUTPUT         B1        LVCMOS25           8            NONE       NONE    
   sm_seg[7]      OUTPUT         A2        LVCMOS25           8            NONE       NONE    
   sm_seg[6]      OUTPUT         B2        LVCMOS25           8            NONE       NONE    
   sm_seg[5]      OUTPUT         D3        LVCMOS25           8            NONE       NONE    
   sm_seg[4]      OUTPUT         F5        LVCMOS25           8            NONE       NONE    
   sm_seg[3]      OUTPUT         E4        LVCMOS25           8            NONE       NONE    
   sm_seg[2]      OUTPUT         F4        LVCMOS25           8            NONE       NONE    
   sm_seg[1]      OUTPUT         B3        LVCMOS25           8            NONE       NONE    
   sm_seg[0]      OUTPUT         E3        LVCMOS25           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |5926   |3970    |1404    |2238    |14      |5       |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |756    |498     |161     |396     |2       |0       |
|    command1                          |command                                    |58     |57      |0       |46      |0       |0       |
|    control1                          |control_interface                          |95     |57      |24      |53      |0       |0       |
|    data_path1                        |sdr_data_path                              |2      |2       |0       |1       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |132    |78      |18      |103     |1       |0       |
|      dcfifo_component                |softfifo                                   |132    |78      |18      |103     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |35     |22      |0       |35      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |41     |37      |0       |41      |0       |0       |
|    sdram1                            |sdram                                      |3      |3       |0       |0       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |123    |67      |18      |96      |1       |0       |
|      dcfifo_component                |softfifo                                   |123    |67      |18      |96      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |35     |23      |0       |35      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |30     |21      |0       |30      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |10     |10      |0       |8       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |112    |68      |44      |30      |0       |0       |
|  u_camera_init                       |camera_init                                |569    |548     |9       |83      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |182    |179     |0       |42      |0       |0       |
|  u_camera_reader                     |camera_reader                              |93     |49      |17      |59      |0       |0       |
|  u_image_process                     |image_process                              |4139   |2576    |1163    |1601    |12      |5       |
|    u_Dilation_Detector               |Dilation_Detector                          |179    |121     |45      |80      |2       |0       |
|      u_three_martix_4                |three_martix                               |169    |114     |45      |70      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |1      |1       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |0       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |174    |111     |45      |90      |2       |0       |
|      u_three_martix_3                |three_martix                               |161    |100     |45      |77      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |4      |4       |0       |2       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Gesture_detech                  |Gesture_detech                             |932    |647     |249     |248     |0       |1       |
|    u_Median_Gray                     |Median_Gray                                |750    |437     |235     |276     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |504    |306     |190     |133     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |87     |57      |30      |28      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |86     |56      |30      |32      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |84     |54      |30      |28      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |8       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |12      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |49     |29      |20      |9       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|      u_three_martix                  |three_martix                               |246    |131     |45      |143     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |3      |3       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |734    |435     |235     |263     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |499    |309     |190     |127     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |86     |56      |30      |30      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |84     |54      |30      |31      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |89     |59      |30      |29      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |9       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |11      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |51     |31      |20      |9       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |69     |39      |30      |8       |0       |0       |
|      u_three_martix                  |three_martix                               |235    |126     |45      |136     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |1      |1       |0       |0       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |715    |413     |235     |264     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |492    |302     |190     |134     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |88     |58      |30      |26      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |88     |58      |30      |30      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |83     |53      |30      |29      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |8       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |69     |39      |30      |17      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |48     |28      |20      |10      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |66     |36      |30      |14      |0       |0       |
|      u_three_martix                  |three_martix                               |223    |111     |45      |130     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |80     |29      |14      |50      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |386    |219     |92      |187     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |159    |110     |47      |57      |0       |0       |
|      u_three_martix_2                |three_martix                               |227    |109     |45      |130     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |55     |55      |0       |33      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_seg_4                             |seg_4                                      |172    |146     |10      |24      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3775  
    #2          2       675   
    #3          3       572   
    #4          4       256   
    #5        5-10      802   
    #6        11-50     125   
    #7       51-100      11   
    #8       101-500     1    
    #9        >500       1    
  Average     2.89            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3294
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 6365, pip num: 60204
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 28
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3063 valid insts, and 184620 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  5.253223s wall, 64.578125s user + 0.640625s system = 65.218750s CPU (1241.5%)

RUN-1004 : used memory is 651 MB, reserved memory is 643 MB, peak memory is 832 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221028_175727.log"
