Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2.2 (win64) Build 3118627 Tue Feb  9 05:14:06 MST 2021
| Date         : Tue Feb 27 14:51:53 2024
| Host         : ispc_JPH245YLQX running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   270 |
|    Minimum number of control sets                        |   213 |
|    Addition due to synthesis replication                 |    57 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   756 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   270 |
| >= 0 to < 4        |    15 |
| >= 4 to < 6        |    69 |
| >= 6 to < 8        |    31 |
| >= 8 to < 10       |    40 |
| >= 10 to < 12      |     7 |
| >= 12 to < 14      |    11 |
| >= 14 to < 16      |     1 |
| >= 16              |    96 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2225 |          660 |
| No           | No                    | Yes                    |             128 |           40 |
| No           | Yes                   | No                     |            3528 |         1276 |
| Yes          | No                    | No                     |            1604 |          452 |
| Yes          | No                    | Yes                    |              60 |           13 |
| Yes          | Yes                   | No                     |            3411 |         1100 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                              Clock Signal                                              |                                                                                                                                                Enable Signal                                                                                                                                                |                                                                                                           Set/Reset Signal                                                                                                          | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_1[0]                                                                               | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_taps[5]_i_1_n_0                                                                                              | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                  | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                                  | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                             | design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                                           |                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                                                                             | design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                                                                             | design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                                                                             | design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                 |                1 |              3 |         3.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                             | design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                  |                1 |              3 |         3.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                 | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                             | design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                 |                1 |              3 |         3.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                 | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                                                                             | design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                               |                2 |              3 |         1.50 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                             | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/pre_bm_end_r_reg_0                                                          |                2 |              4 |         2.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                             | design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                               |                1 |              4 |         4.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                                 | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/sync_cntr0                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                                 |                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le                                                                                                                                                       | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                    | design_1_i/io_top_0/inst/i_io_fsm/u_tx/status[3]_i_1__0_n_0                                                                                                                                                                                                                                                 | design_1_i/io_top_0/inst/i_io_fsm/u_tx/rstn_0                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                              | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                4 |              4 |         1.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                                          | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                        |                1 |              4 |         4.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                       | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/E[0]                                                                                                                                                                                           | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out200m                                              | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                                        | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                                   | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                          |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                    | design_1_i/io_top_0/inst/i_io_fsm/u_buf_rx/u_rx/status[3]_i_1_n_0                                                                                                                                                                                                                                           | design_1_i/io_top_0/inst/i_io_fsm/u_tx/rstn_0                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                           | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                         |                2 |              4 |         2.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in1_in                                                                                                                                             | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                        |                2 |              4 |         2.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                                             | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                         |                1 |              4 |         4.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                             | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                 |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                    | design_1_i/io_top_0/inst/i_io_fsm/FSM_sequential_status[3]_i_1_n_0                                                                                                                                                                                                                                          | design_1_i/io_top_0/inst/i_io_fsm/u_tx/rstn_0                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_2_n_0                                                                                                                              | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_1_n_0                                                      |                2 |              4 |         2.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                             | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                    |                2 |              4 |         2.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                             | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                   |                1 |              4 |         4.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                              | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[4]_i_1_n_0                                                      |                1 |              4 |         4.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                             | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                   |                2 |              4 |         2.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                                  | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                             | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                1 |              4 |         4.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                             | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                2 |              4 |         2.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                             | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/granted_col_r_reg                                                            |                2 |              4 |         2.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                             | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/pre_bm_end_r_reg_0                                                          |                4 |              4 |         1.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                             | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/pre_bm_end_r_reg_1                                                          |                3 |              4 |         1.33 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                          | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                             | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/pre_bm_end_r_reg_0                                                          |                3 |              4 |         1.33 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                  | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/rdlvl_stg1_start_reg[0]                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                                                                             | design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                |                2 |              4 |         2.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_1                                                                                | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                                                                             | design_1_i/core_top_wrapper_0/inst/i_core_top/i_hazard_unit/cache_stall_gen/rstn_0                                                                                                                                                  |                3 |              4 |         1.33 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1_n_0                                                                                                                                                    | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                             | design_1_i/cache_v_7_0_0/inst/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                   |                3 |              4 |         1.33 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                         | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/SS[0]                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                             | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                              | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0      |                2 |              5 |         2.50 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                                    | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___14_n_0                                                                                                             |                2 |              5 |         2.50 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_indx.ram_init_done_r_lcl_reg_inv_0                                                                                                                                                | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                1 |              5 |         5.00 |
|  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out200m                                              |                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                     |                3 |              5 |         1.67 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                              | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                                        | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                               |                2 |              5 |         2.50 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                             | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                  |                1 |              5 |         5.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_ld_reg_0[0]                                                                                                                                    |                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                             | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                 |                1 |              5 |         5.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                             | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___52_n_0                                                                                                             |                3 |              5 |         1.67 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                      | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                          |                2 |              5 |         2.50 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                             | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                2 |              5 |         2.50 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                                   | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                                             | design_1_i/fpu_short_wrapper_0/inst/u0/u_ftoi_pipe/shift_count_reg[4]_i_1__1_n_0                                                                                                                                                    |                3 |              5 |         1.67 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                              | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                            | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                1 |              5 |         5.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                              | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                       |                1 |              5 |         5.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                              | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                              | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                         | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                1 |              5 |         5.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axvalid_reg[0]                                                                              |                1 |              5 |         5.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                              | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_1                                                                                | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                                 | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                1 |              5 |         5.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                             | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                3 |              6 |         2.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                    | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                     |                3 |              6 |         2.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt[5]_i_1_n_0                                                                                                      | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                                         | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/read_fifo.fifo_out_data_r_reg[6][0] | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                     |                3 |              6 |         2.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                                       | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___15_n_0                                                                                                             |                2 |              6 |         3.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                       | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                               |                3 |              6 |         2.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                            | design_1_i/cache_v_7_0_0/inst/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                             |                1 |              6 |         6.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                       | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/new_cnt_cpt_r_reg[0]                                                                                                              |                2 |              6 |         3.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_taps[5]_i_1_n_0                                                                                              | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                                                                             | design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/src_rst                                                                                                       |                3 |              6 |         2.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                             | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                             |                1 |              6 |         6.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                                      | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                4 |              6 |         1.50 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/final_data_offset_mc                                                                                                    |                                                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_44_out                                                                                                                | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                             | design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/src_rst                                                                                                       |                3 |              6 |         2.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                                            | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                                     | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0               |                2 |              6 |         3.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_cnt_r0                                                                                                                    | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_cnt_r[5]_i_1_n_0                                  |                3 |              6 |         2.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push_reg_0[0]                                                                                                                                                                  | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                        | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                                     |                4 |              6 |         1.50 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_cnt_r0                                                                                                                       | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_cnt_r[5]_i_1_n_0                                     |                2 |              6 |         3.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                        | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                |                2 |              6 |         3.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I_reg_0                                                                                                            | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                     |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                    | design_1_i/io_top_0/inst/i_cache_buf/input_data_ready                                                                                                                                                                                                                                                       | design_1_i/io_top_0/inst/i_cache_buf/now_idx[0]_i_1_n_0                                                                                                                                                                             |                2 |              7 |         3.50 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[6]_i_1_n_0                                                                                                                                | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                6 |              7 |         1.17 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                    | design_1_i/io_top_0/inst/i_io_fsm/we                                                                                                                                                                                                                                                                        | design_1_i/io_top_0/inst/i_cache_buf/ok_idx[6]_i_1_n_0                                                                                                                                                                              |                3 |              7 |         2.33 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                             | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                           |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                    | design_1_i/io_top_0/inst/i_output_buf/ok_cnt                                                                                                                                                                                                                                                                | design_1_i/io_top_0/inst/i_output_buf/ok_cnt[7]_i_1_n_0                                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                    | design_1_i/io_top_0/inst/i_io_fsm/u_buf_rx/u_rx/rdata[7]_i_1_n_0                                                                                                                                                                                                                                            | design_1_i/io_top_0/inst/i_io_fsm/u_tx/rstn_0                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                    | design_1_i/io_top_0/inst/i_io_fsm/u_buf_rx/u_rx/rxbuf[7]_i_2_n_0                                                                                                                                                                                                                                            | design_1_i/io_top_0/inst/i_io_fsm/u_buf_rx/u_rx/rxbuf[7]_i_1_n_0                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                    | design_1_i/io_top_0/inst/i_io_fsm/u_buf_rx/u_rx/E[1]                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                    | design_1_i/io_top_0/inst/i_io_fsm/u_buf_rx/u_rx/E[2]                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                    | design_1_i/io_top_0/inst/i_io_fsm/u_buf_rx/u_rx/E[3]                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                    | design_1_i/io_top_0/inst/i_io_fsm/u_tx/E[0]                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                    | design_1_i/io_top_0/inst/i_io_fsm/u_tx/txbuf[7]_i_1_n_0                                                                                                                                                                                                                                                     | design_1_i/io_top_0/inst/i_io_fsm/u_tx/rstn_0                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                    | design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                             | design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                              |                1 |              8 |         8.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                             | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                                 | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                              |                3 |              8 |         2.67 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0                     | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                3 |              8 |         2.67 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              8 |         4.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0                     | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                2 |              8 |         4.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                2 |              8 |         4.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0                     | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |         4.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |         4.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                2 |              8 |         4.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0                        | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                2 |              8 |         4.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_1[0]                                                                               | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/USE_REGISTER.M_AXI_AVALID_q_reg[0]                                                                                                                                  | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                     |                4 |              8 |         2.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axready_reg_1[0]                                                                                                                                                    | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_3[0]                                                                                                        |                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                |                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                              | design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                               |                2 |              8 |         4.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                             | design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                              |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                    | design_1_i/io_top_0/inst/i_io_fsm/u_buf_rx/u_rx/E[0]                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                    | design_1_i/io_top_0/inst/i_output_buf/now_cnt                                                                                                                                                                                                                                                               | design_1_i/io_top_0/inst/i_output_buf/now_cnt[7]_i_1_n_0                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                             | design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                         |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                                                                             | design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                         |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                                                                             | design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                          |                2 |              9 |         4.50 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                             | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                    | design_1_i/io_top_0/inst/i_io_fsm/WEBWE[0]                                                                                                                                                                                                                                                                  | design_1_i/io_top_0/inst/i_io_fsm/SR[0]                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/app_rdy_r_reg[0]                                                                                                                                               | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SS[0]                                                                                                   |                2 |              9 |         4.50 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                             | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[7]_i_1_n_0                                                   |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                                                                             | design_1_i/io_top_0/inst/i_io_fsm/u_tx/rstn_0                                                                                                                                                                                       |                7 |              9 |         1.29 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                    | design_1_i/io_top_0/inst/i_input_buf/input_data_ready_reg_0                                                                                                                                                                                                                                                 | design_1_i/io_top_0/inst/i_input_buf/now_idx__0                                                                                                                                                                                     |                2 |              9 |         4.50 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                   | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_cmd_hold_reg_0[0]                                                                         |                2 |              9 |         4.50 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                             | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                          |                2 |              9 |         4.50 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0                  | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                3 |             10 |         3.33 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                             | design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                               |                3 |             10 |         3.33 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                             | design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                              |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                                                                             | design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                              |                4 |             10 |         2.50 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                       | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                3 |             10 |         3.33 |
|  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out200m                                              | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                                            | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0                                                                                      |                3 |             11 |         3.67 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                                           | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                6 |             11 |         1.83 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                  | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                5 |             12 |         2.40 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                 | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                           |                3 |             12 |         4.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                                         | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                           |                3 |             12 |         4.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                     | design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                                                        |                2 |             12 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                    | design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                      | design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                         |                3 |             12 |         4.00 |
|  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out200m                                              | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                                | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                4 |             12 |         3.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                             | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                7 |             12 |         1.71 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                    | design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                     | design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                        |                3 |             12 |         4.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                     |               12 |             12 |         1.00 |
|  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out200m                                              |                                                                                                                                                                                                                                                                                                             | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                6 |             13 |         2.17 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0               | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                4 |             13 |         3.25 |
|  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out200m                                              |                                                                                                                                                                                                                                                                                                             | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_iodelay_ctrl/AS[0]                                                                                                                                    |                2 |             15 |         7.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                    | design_1_i/io_top_0/inst/i_io_fsm/rdata_buf_ready_reg_0[0]                                                                                                                                                                                                                                                  | design_1_i/io_top_0/inst/i_io_fsm/clear                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                                  |                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                                     | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg_0                                                                                                                                                     | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                     |                3 |             16 |         5.33 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                             | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 |                3 |             16 |         5.33 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/pointer_ram.pointer_we                                                                                                                                                                         |                                                                                                                                                                                                                                     |                2 |             16 |         8.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                                |                                                                                                                                                                                                                                     |                5 |             17 |         3.40 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                             | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                7 |             18 |         2.57 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                             | design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                               |                3 |             20 |         6.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                    | design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                              | design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                |                4 |             20 |         5.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                             | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                7 |             21 |         3.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                             | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                8 |             22 |         2.75 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                6 |             23 |         3.83 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/E[0]                                                                                                                                                                            | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |               12 |             23 |         1.92 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axready_reg_1[0]                                                                                                                                                    |                                                                                                                                                                                                                                     |                7 |             24 |         3.43 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                             | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |               17 |             24 |         1.41 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/USE_REGISTER.M_AXI_AVALID_q_reg[0]                                                                                                                                  | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                     |                7 |             24 |         3.43 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_1_n_0                                                                                                 | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                7 |             24 |         3.43 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                             | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[16]                        |               13 |             25 |         1.92 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                             |                                                                                                                                                                                                                                     |                8 |             25 |         3.12 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                |                                                                                                                                                                                                                                     |                5 |             25 |         5.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                                                 |                                                                                                                                                                                                                                     |                5 |             25 |         5.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                     |                4 |             26 |         6.50 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                              |                                                                                                                                                                                                                                     |                5 |             26 |         5.20 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                                                  |                                                                                                                                                                                                                                     |                6 |             26 |         4.33 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                     |                8 |             26 |         3.25 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                             | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |               14 |             26 |         1.86 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/E[0]                                                                                                                                           |                                                                                                                                                                                                                                     |                7 |             26 |         3.71 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                     |                7 |             26 |         3.71 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                     |                8 |             26 |         3.25 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/E[0]                                                                                                                                           |                                                                                                                                                                                                                                     |                7 |             27 |         3.86 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                    | design_1_i/io_top_0/inst/cache_write_waiting0                                                                                                                                                                                                                                                               | design_1_i/io_top_0/inst/i_io_fsm/cache_ready_reg_0                                                                                                                                                                                 |                7 |             28 |         4.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                             | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_iodelay_ctrl/rst_tmp                                                                                                                                  |                8 |             28 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                    | design_1_i/io_top_0/inst/i_io_fsm/u_buf_rx/bin_length_valid_reg                                                                                                                                                                                                                                             | design_1_i/io_top_0/inst/i_io_fsm/recv_size[2]_i_1_n_0                                                                                                                                                                              |                8 |             30 |         3.75 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                      | design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                |                6 |             30 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                    | design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                     | design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                               |                4 |             30 |         7.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                    | design_1_i/io_top_0/inst/i_io_fsm/u_tx/cnt[31]_i_2_n_0                                                                                                                                                                                                                                                      | design_1_i/io_top_0/inst/i_io_fsm/u_tx/cnt[31]_i_1__0_n_0                                                                                                                                                                           |               10 |             32 |         3.20 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                             | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                    | design_1_i/core_top_wrapper_0/inst/i_core_top/i_hazard_unit/long_fpu_stall_gen/p_0_in_0                                                                                                                                                                                                                     | design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_exec_if_out\\.fpu_rd1[31]_i_1_n_0                                                                                                                            |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                    | design_1_i/io_top_0/inst/i_io_fsm/u_buf_rx/FSM_sequential_status_reg[0][0]                                                                                                                                                                                                                                  | design_1_i/io_top_0/inst/i_io_fsm/u_tx/rstn_0                                                                                                                                                                                       |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                    | design_1_i/io_top_0/inst/i_io_fsm/u_buf_rx/E[0]                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/USE_REGISTER.M_AXI_AVALID_q_reg[0]                                                                                                                                  | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                                  | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                    | design_1_i/io_top_0/inst/i_io_fsm/u_buf_rx/u_rx/cnt[31]_i_2__0_n_0                                                                                                                                                                                                                                          | design_1_i/io_top_0/inst/i_io_fsm/u_buf_rx/u_rx/cnt[31]_i_1_n_0                                                                                                                                                                     |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                    | design_1_i/io_top_0/inst/i_io_fsm/u_buf_rx/FSM_sequential_status_reg[2][0]                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                             | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |               11 |             33 |         3.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                             | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |               20 |             34 |         1.70 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                             | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                     |               11 |             37 |         3.36 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                                                                             | design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/SR[0]                                                                                                                                                                     |               17 |             38 |         2.24 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                             | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |               16 |             45 |         2.81 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                             | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |               15 |             45 |         3.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                             | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |               14 |             45 |         3.21 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                    | design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                     |                6 |             48 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                    | design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                     |                6 |             48 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                    | design_1_i/io_top_0/inst/i_output_buf/now_idx[0]_i_1_n_0                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                     |               16 |             50 |         3.12 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                     |               12 |             64 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                    | design_1_i/clk_wiz_0/inst/locked                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                     |               21 |             64 |         3.05 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                                         |                                                                                                                                                                                                                                     |               12 |             64 |         5.33 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                                  |                                                                                                                                                                                                                                     |               12 |             64 |         5.33 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                             | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                     |               23 |             70 |         3.04 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                     |               13 |             72 |         5.54 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                                                     |               11 |             88 |         8.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                                     |               11 |             88 |         8.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                             | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                       |               29 |             91 |         3.14 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                                  | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                     |               26 |             96 |         3.69 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                             | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__0_n_0                                                                                                     |               30 |             96 |         3.20 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                             | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                        |               34 |             96 |         2.82 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                    | design_1_i/io_top_0/inst/i_output_buf/ok_idx[17]_i_2_n_0                                                                                                                                                                                                                                                    | design_1_i/io_top_0/inst/i_output_buf/ok_cnt                                                                                                                                                                                        |               30 |             96 |         3.20 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                                                     |               12 |             96 |         8.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                                     |               13 |            104 |         8.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                                     |               13 |            104 |         8.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                                     |               13 |            104 |         8.00 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/sel                                 |                                                                                                                                                                                                                                     |               34 |            128 |         3.76 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                    | design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_controller_unit/E[0]                                                                                                                                                                                                                        | design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/SR[0]                                                                                                                                                                     |               97 |            128 |         1.32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                    | design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_miss_handler_unit/dout[255]_i_1_n_0                                                                                                                                                                                                         | design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/SR[0]                                                                                                                                                                     |               50 |            128 |         2.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                    | design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_miss_handler_unit/dout[383]_i_1_n_0                                                                                                                                                                                                         | design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/SR[0]                                                                                                                                                                     |               57 |            128 |         2.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                    | design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_miss_handler_unit/dout[127]_i_1_n_0                                                                                                                                                                                                         | design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/SR[0]                                                                                                                                                                     |               51 |            128 |         2.51 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                    | design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_miss_handler_unit/dout[511]_i_1_n_0                                                                                                                                                                                                         | design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/SR[0]                                                                                                                                                                     |               57 |            128 |         2.25 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg_0                                                                                                                                                     |                                                                                                                                                                                                                                     |               31 |            128 |         4.13 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                    | design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                                                                   |                                                                                                                                                                                                                                     |               51 |            129 |         2.53 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/E[0]                                                                                                                                            |                                                                                                                                                                                                                                     |               34 |            130 |         3.82 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/load_s1                                                                                                                                         |                                                                                                                                                                                                                                     |               44 |            130 |         2.95 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                                      |                                                                                                                                                                                                                                     |               40 |            144 |         3.60 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                             |                                                                                                                                                                                                                                     |               41 |            145 |         3.54 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                                             | design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fadd/is_close_reg[1]_i_1_n_0                                                                                                                                               |               53 |            168 |         3.17 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                                             | design_1_i/fpu_long_wrapper_0/inst/u0/u_fmsub_pipe/u0/fmadd_fadd/is_close_reg[1]_i_1_n_0                                                                                                                                            |               54 |            168 |         3.11 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                                             | design_1_i/fpu_long_wrapper_0/inst/u0/u_fnmadd_pipe/u0/fmadd_fadd/is_close_reg[1]_i_1_n_0                                                                                                                                           |               54 |            168 |         3.11 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                                             | design_1_i/fpu_long_wrapper_0/inst/u0/u_fnmsub_pipe/u0/u0/fmadd_fadd/is_close_reg[1]_i_1_n_0                                                                                                                                        |               51 |            168 |         3.29 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                               |                                                                                                                                                                                                                                     |               24 |            192 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                    |                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                     |               63 |            209 |         3.32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                    | design_1_i/core_top_wrapper_0/inst/i_core_top/i_hazard_unit/long_fpu_stall_gen/p_0_in_0                                                                                                                                                                                                                     | design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/control_exec_if_out\\.reg_write0                                                                                                                                  |               89 |            268 |         3.01 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                    | design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_controller_unit/rline_reg                                                                                                                                                                                                                   | design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/SR[0]                                                                                                                                                                     |              162 |            512 |         3.16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                    | design_1_i/core_top_wrapper_0/inst/i_core_top/i_hazard_unit/long_fpu_stall_gen/p_0_in_0                                                                                                                                                                                                                     | design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.pc0                                                                                                                                           |              138 |            675 |         4.89 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                                             | design_1_i/fpu_short_wrapper_0/inst/u0/u_fadd_pipe/RSTP                                                                                                                                                                             |              248 |            707 |         2.85 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                                             | design_1_i/fpu_long_wrapper_0/inst/p_0_in                                                                                                                                                                                           |              436 |           1175 |         2.69 |
|  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                     |              583 |           1997 |         3.43 |
+--------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


