# do run.do
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# Start time: 16:37:14 on Apr 04,2024
# vlog "+acc" mac_unit_Vert_32_no_mul.v vert_32_tb.v 
# -- Compiling module mux_5to1
# ** Warning: ** while parsing file included at mac_unit_Vert_32_no_mul.v(4)
# ** at mux_5to1.v(8): (vlog-13314) Defaulting port 'vec' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module pos_neg_select
# -- Compiling module shifter_3bit
# -- Compiling module shifter_constant
# -- Compiling module mac_unit_Vert_32_no_mul
# ** Warning: mac_unit_Vert_32_no_mul.v(80): (vlog-13314) Defaulting port 'act_in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: mac_unit_Vert_32_no_mul.v(81): (vlog-13314) Defaulting port 'act_sel' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: mac_unit_Vert_32_no_mul.v(82): (vlog-13314) Defaulting port 'act_val' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: mac_unit_Vert_32_no_mul.v(83): (vlog-13314) Defaulting port 'sum_act' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: mac_unit_Vert_32_no_mul.v(87): (vlog-13314) Defaulting port 'is_skip_zero' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: mac_unit_Vert_32_no_mul.v(124): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: mac_unit_Vert_32_no_mul.v(126): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling module mac_unit_Vert_32_no_mul_clk
# ** Warning: mac_unit_Vert_32_no_mul.v(180): (vlog-13314) Defaulting port 'act_in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: mac_unit_Vert_32_no_mul.v(181): (vlog-13314) Defaulting port 'act_sel_in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: mac_unit_Vert_32_no_mul.v(182): (vlog-13314) Defaulting port 'act_val_in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: mac_unit_Vert_32_no_mul.v(183): (vlog-13314) Defaulting port 'sum_act' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: mac_unit_Vert_32_no_mul.v(187): (vlog-13314) Defaulting port 'is_skip_zero' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module mux_5to1
# ** Warning: ** while parsing file included at vert_32_tb.v(4)
# ** while parsing file included at mac_unit_Vert_32_no_mul.v(4)
# ** at mux_5to1.v(4): (vlog-2275) Existing module 'mux_5to1' at line 4 will be overwritten.
# ** Warning: ** while parsing file included at vert_32_tb.v(4)
# ** while parsing file included at mac_unit_Vert_32_no_mul.v(4)
# ** at mux_5to1.v(8): (vlog-13314) Defaulting port 'vec' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module pos_neg_select
# ** Warning: ** while parsing file included at vert_32_tb.v(4)
# ** at mac_unit_Vert_32_no_mul.v(6): (vlog-2275) Existing module 'pos_neg_select' at line 6 will be overwritten.
# -- Compiling module shifter_3bit
# ** Warning: ** while parsing file included at vert_32_tb.v(4)
# ** at mac_unit_Vert_32_no_mul.v(23): (vlog-2275) Existing module 'shifter_3bit' at line 23 will be overwritten.
# -- Compiling module shifter_constant
# ** Warning: ** while parsing file included at vert_32_tb.v(4)
# ** at mac_unit_Vert_32_no_mul.v(47): (vlog-2275) Existing module 'shifter_constant' at line 47 will be overwritten.
# -- Compiling module mac_unit_Vert_32_no_mul
# ** Warning: ** while parsing file included at vert_32_tb.v(4)
# ** at mac_unit_Vert_32_no_mul.v(66): (vlog-2275) Existing module 'mac_unit_Vert_32_no_mul' at line 66 will be overwritten.
# ** Warning: ** while parsing file included at vert_32_tb.v(4)
# ** at mac_unit_Vert_32_no_mul.v(80): (vlog-13314) Defaulting port 'act_in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ** while parsing file included at vert_32_tb.v(4)
# ** at mac_unit_Vert_32_no_mul.v(81): (vlog-13314) Defaulting port 'act_sel' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ** while parsing file included at vert_32_tb.v(4)
# ** at mac_unit_Vert_32_no_mul.v(82): (vlog-13314) Defaulting port 'act_val' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ** while parsing file included at vert_32_tb.v(4)
# ** at mac_unit_Vert_32_no_mul.v(83): (vlog-13314) Defaulting port 'sum_act' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ** while parsing file included at vert_32_tb.v(4)
# ** at mac_unit_Vert_32_no_mul.v(87): (vlog-13314) Defaulting port 'is_skip_zero' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ** while parsing file included at vert_32_tb.v(4)
# ** at mac_unit_Vert_32_no_mul.v(124): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: ** while parsing file included at vert_32_tb.v(4)
# ** at mac_unit_Vert_32_no_mul.v(126): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# -- Compiling module mac_unit_Vert_32_no_mul_clk
# ** Warning: ** while parsing file included at vert_32_tb.v(4)
# ** at mac_unit_Vert_32_no_mul.v(166): (vlog-2275) Existing module 'mac_unit_Vert_32_no_mul_clk' at line 166 will be overwritten.
# ** Warning: ** while parsing file included at vert_32_tb.v(4)
# ** at mac_unit_Vert_32_no_mul.v(180): (vlog-13314) Defaulting port 'act_in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ** while parsing file included at vert_32_tb.v(4)
# ** at mac_unit_Vert_32_no_mul.v(181): (vlog-13314) Defaulting port 'act_sel_in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ** while parsing file included at vert_32_tb.v(4)
# ** at mac_unit_Vert_32_no_mul.v(182): (vlog-13314) Defaulting port 'act_val_in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ** while parsing file included at vert_32_tb.v(4)
# ** at mac_unit_Vert_32_no_mul.v(183): (vlog-13314) Defaulting port 'sum_act' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ** while parsing file included at vert_32_tb.v(4)
# ** at mac_unit_Vert_32_no_mul.v(187): (vlog-13314) Defaulting port 'is_skip_zero' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module vert_32_tb
# 
# Top level modules:
# 	shifter_constant
# 	vert_32_tb
# End time: 16:37:14 on Apr 04,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 32
# vsim -voptargs="+acc" work.vert_32_tb 
# Start time: 16:37:14 on Apr 04,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: mac_unit_Vert_32_no_mul.v(80): (vopt-13314) Defaulting port 'act_in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: mac_unit_Vert_32_no_mul.v(81): (vopt-13314) Defaulting port 'act_sel' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: mac_unit_Vert_32_no_mul.v(82): (vopt-13314) Defaulting port 'act_val' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: mac_unit_Vert_32_no_mul.v(83): (vopt-13314) Defaulting port 'sum_act' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: mac_unit_Vert_32_no_mul.v(87): (vopt-13314) Defaulting port 'is_skip_zero' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: mac_unit_Vert_32_no_mul.v(180): (vopt-13314) Defaulting port 'act_in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: mac_unit_Vert_32_no_mul.v(181): (vopt-13314) Defaulting port 'act_sel_in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: mac_unit_Vert_32_no_mul.v(182): (vopt-13314) Defaulting port 'act_val_in' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: mac_unit_Vert_32_no_mul.v(183): (vopt-13314) Defaulting port 'sum_act' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: mac_unit_Vert_32_no_mul.v(187): (vopt-13314) Defaulting port 'is_skip_zero' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: mux_5to1.v(8): (vopt-13314) Defaulting port 'vec' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=12.
# 
# ** License Issue: License server does not support this feature (intelqsimstarter)
# ** License Issue: Feature has expired. (/opt/lic/LR-100958_License.dat)
# ** Error: Failure to obtain a Verilog simulation license. Unable to checkout 'intelqsimstarter' license.
# Error loading design
# End time: 16:37:15 on Apr 04,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 12
