// Seed: 1698910836
module module_0 (
    output wand id_0,
    output supply1 id_1,
    input wand id_2,
    input wire id_3,
    input wand id_4
);
  assign id_1 = 1;
endmodule
module module_1 (
    input uwire id_0,
    input tri0 id_1
    , id_14,
    output wor id_2,
    output tri0 id_3,
    output uwire id_4
    , id_15,
    input tri1 id_5,
    input supply0 id_6,
    input tri0 id_7,
    output wand id_8,
    output tri id_9,
    output logic id_10,
    input tri0 id_11,
    input wire id_12
);
  wire id_16;
  wire id_17;
  assign id_16 = ~id_0;
  module_0(
      id_4, id_8, id_6, id_5, id_1
  );
  always id_10 <= 1'b0;
  assign id_10 = 1;
endmodule
