\hypertarget{struct_n_v_i_c___type}{}\doxysection{N\+V\+I\+C\+\_\+\+Type Struct Reference}
\label{struct_n_v_i_c___type}\index{NVIC\_Type@{NVIC\_Type}}


Structure type to access the Nested Vectored Interrupt Controller (N\+V\+IC).  




{\ttfamily \#include $<$core\+\_\+cm0.\+h$>$}



Collaboration diagram for N\+V\+I\+C\+\_\+\+Type\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=165pt]{struct_n_v_i_c___type__coll__graph}
\end{center}
\end{figure}
\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__cm0_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga17884aed6e39725317b060c7c40f42a9}{I\+S\+ER}} \mbox{[}1U\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gad504dfc7be52ee065fe2d9e0e73726f7}{R\+E\+S\+E\+R\+V\+E\+D0}} \mbox{[}31U\mbox{]}
\item 
\mbox{\hyperlink{core__cm0_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gad38dec0d5655780891414e3bcbd44d8f}{I\+C\+ER}} \mbox{[}1U\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga8b263654b2095d8de798dc0da3cc72b7}{R\+S\+E\+R\+V\+E\+D1}} \mbox{[}31U\mbox{]}
\item 
\mbox{\hyperlink{core__cm0_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga50c06852af00dd52ec34a9a5356130fb}{I\+S\+PR}} \mbox{[}1U\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gaf8d56aa1401183977fe32fdc3e499ba2}{R\+E\+S\+E\+R\+V\+E\+D2}} \mbox{[}31U\mbox{]}
\item 
\mbox{\hyperlink{core__cm0_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga50c1e1ee4c01050cbb16a6606c771f57}{I\+C\+PR}} \mbox{[}1U\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gacb47e646010985b4230bfa72ccf8d70c}{R\+E\+S\+E\+R\+V\+E\+D3}} \mbox{[}31U\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga5bd95b8a9b22cd293881a933f96b25c8}{R\+E\+S\+E\+R\+V\+E\+D4}} \mbox{[}64U\mbox{]}
\item 
\mbox{\hyperlink{core__cm0_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga7abaeeeafdf19245d7128d0e38408a87}{IP}} \mbox{[}8U\mbox{]}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Structure type to access the Nested Vectored Interrupt Controller (N\+V\+IC). 

Definition at line 314 of file core\+\_\+cm0.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Libraries/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__cm0_8h}{core\+\_\+cm0.\+h}}\end{DoxyCompactItemize}
