#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Jan 22 11:44:07 2019
# Process ID: 20971
# Current directory: /home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/LearnIP_Core/LearnIP_Core.runs/synth_1
# Command line: vivado -log four_2_input_nand_gate.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source four_2_input_nand_gate.tcl
# Log file: /home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/LearnIP_Core/LearnIP_Core.runs/synth_1/four_2_input_nand_gate.vds
# Journal file: /home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/LearnIP_Core/LearnIP_Core.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source four_2_input_nand_gate.tcl -notrace
