
Running simulation in directory: "/filespace/people/j/jnystrom/ece555/LVS".



Begin netlist:    Dec  2 23:54:55 2010
	view name list	= ("auLvs" "extracted" "schematic")
	stop name list	= ("auLvs")
	library name	= "ece555_final"
	cell name	= "reg_file_bit_slice"
	view name	= "extracted"
	globals lib	= "basic"
Running Artist Flat Netlisting ...
*WARNING* Parameter 'lxUseCell' already exists.
End netlist:    Dec  2 23:54:55 2010

Moving original netlist to extNetlist
Removing parasitic components from netlist
	presistors removed:  0
	pcapacitors removed: 138
	pinductors removed:  0
	pdiodes removed:     0
	trans lines removed: 0
	30 nodes merged into 30 nodes


Begin netlist:    Dec  2 23:54:55 2010
	view name list	= ("auLvs" "schematic")
	stop name list	= ("auLvs")
	library name	= "ece555_final"
	cell name	= "reg_file_bit_slice"
	view name	= "schematic"
	globals lib	= "basic"
Running Artist Flat Netlisting ...
End netlist:    Dec  2 23:54:56 2010

Moving original netlist to extNetlist
Removing parasitic components from netlist
	presistors removed:  0
	pcapacitors removed: 0
	pinductors removed:  0
	pdiodes removed:     0
	trans lines removed: 0
	39 nodes merged into 39 nodes

Running netlist comparison program:  LVS
Begin comparison:    Dec  2 23:54:56 2010
@(#)$CDS: LVS.exe version 6.1.1 01/18/2007 15:13 (cds126047) $

The net-lists match.

			     layout  schematic
				instances
	un-matched		0	0
	rewired			0	0
	size errors		0	0
	pruned			0	0
	active			38	38
	total			38	38

				  nets
	un-matched		0	0
	merged			0	0
	pruned			0	0
	active			30	30
	total			30	30

				terminals
	un-matched		0	0
	matched but
	different type		0	0
	total			11	11
End comparison:      Dec  2 23:54:56 2010


Comparison program completed successfully.
