0x0001: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0006: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x000c: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0012: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0015: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0018: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x001b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x001f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0024: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0028: jmp_imm:
	pc += 0x1, opcode= 0x09
0x002d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0031: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0036: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x003a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x003f: mov_imm:
	regs[5] = 0xcf6bd13b, opcode= 0x06
0x0046: jmp_imm:
	pc += 0x1, opcode= 0x09
0x004b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x004e: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0051: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0054: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0057: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x005a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x005d: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0061: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0066: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0069: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x006c: mov_imm:
	regs[5] = 0x864fab1e, opcode= 0x06
0x0072: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0075: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0079: jmp_imm:
	pc += 0x1, opcode= 0x09
0x007e: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0084: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x008a: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x008e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0093: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0096: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0099: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x009c: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x009f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x00a2: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x00a5: mov_imm:
	regs[5] = 0x6e8d308a, opcode= 0x06
0x00ab: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x00af: jmp_imm:
	pc += 0x1, opcode= 0x09
0x00b4: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x00b8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x00bd: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x00c0: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x00c3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x00c7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x00cc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x00cf: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x00d2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x00d5: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x00d8: mov_imm:
	regs[5] = 0x5847a968, opcode= 0x06
0x00de: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x00e1: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x00e4: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x00eb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x00f0: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x00f7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x00fc: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0100: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0105: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0109: jmp_imm:
	pc += 0x1, opcode= 0x09
0x010e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0111: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0114: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0118: jmp_imm:
	pc += 0x1, opcode= 0x09
0x011d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0120: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0123: mov_imm:
	regs[5] = 0x82a2f17b, opcode= 0x06
0x0129: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x012c: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0130: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0135: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0138: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x013b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x013e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0141: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0145: jmp_imm:
	pc += 0x1, opcode= 0x09
0x014a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x014d: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0151: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0156: mov_imm:
	regs[5] = 0x9ada4c93, opcode= 0x06
0x015d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0162: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0166: jmp_imm:
	pc += 0x1, opcode= 0x09
0x016b: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x016e: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0174: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x017a: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x017d: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0181: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0186: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0189: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x018c: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0190: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0195: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0199: jmp_imm:
	pc += 0x1, opcode= 0x09
0x019e: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x01a1: mov_imm:
	regs[5] = 0xb6d76a39, opcode= 0x06
0x01a7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x01aa: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x01ad: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x01b1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x01b6: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x01ba: jmp_imm:
	pc += 0x1, opcode= 0x09
0x01bf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x01c3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x01c8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x01cb: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x01cf: jmp_imm:
	pc += 0x1, opcode= 0x09
0x01d4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x01d7: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x01da: mov_imm:
	regs[5] = 0xf186c7cd, opcode= 0x06
0x01e1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x01e6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x01e9: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x01ec: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x01f2: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x01f8: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x01fc: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0201: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0204: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0207: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x020a: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x020d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0210: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0213: mov_imm:
	regs[5] = 0xfb129e24, opcode= 0x06
0x0219: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x021c: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0220: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0225: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0229: jmp_imm:
	pc += 0x1, opcode= 0x09
0x022e: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0232: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0237: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x023b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0240: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0244: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0249: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x024c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x024f: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0252: mov_imm:
	regs[5] = 0x6efb0627, opcode= 0x06
0x0259: jmp_imm:
	pc += 0x1, opcode= 0x09
0x025e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0262: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0267: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x026a: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0270: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0276: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0279: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x027c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x027f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0282: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0286: jmp_imm:
	pc += 0x1, opcode= 0x09
0x028b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x028e: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0292: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0297: mov_imm:
	regs[5] = 0x6d97f4cd, opcode= 0x06
0x029d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x02a0: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x02a3: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x02a7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x02ac: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x02b0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x02b5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x02b8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x02bb: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x02be: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x02c2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x02c7: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x02cb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x02d0: mov_imm:
	regs[5] = 0xe5b5ea38, opcode= 0x06
0x02d6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x02d9: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x02dc: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x02e2: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x02e9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x02ee: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x02f2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x02f7: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x02fa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x02fd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0300: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0303: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0306: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0309: mov_imm:
	regs[5] = 0xe7e1e015, opcode= 0x06
0x030f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0312: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0315: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0318: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x031b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x031e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0322: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0327: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x032a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x032d: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0330: mov_imm:
	regs[5] = 0xf39e00c2, opcode= 0x06
0x0336: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x033a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x033f: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0343: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0348: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x034e: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0354: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0357: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x035a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x035d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0361: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0366: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x036a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x036f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0372: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0375: mov_imm:
	regs[5] = 0x3182236a, opcode= 0x06
0x037b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x037e: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0381: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0384: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0388: jmp_imm:
	pc += 0x1, opcode= 0x09
0x038d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0390: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0393: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0396: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x039a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x039f: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x03a2: mov_imm:
	regs[5] = 0x680d30c, opcode= 0x06
0x03a8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x03ac: jmp_imm:
	pc += 0x1, opcode= 0x09
0x03b1: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x03b4: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x03ba: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x03c0: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x03c3: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x03c7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x03cc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x03cf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x03d2: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x03d6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x03db: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x03de: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x03e2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x03e7: mov_imm:
	regs[5] = 0xb8399638, opcode= 0x06
0x03ed: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x03f0: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x03f3: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x03f6: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x03fa: jmp_imm:
	pc += 0x1, opcode= 0x09
0x03ff: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0403: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0408: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x040c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0411: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0414: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0417: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x041a: mov_imm:
	regs[5] = 0xd026b79c, opcode= 0x06
0x0420: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0423: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0426: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x042c: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0433: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0438: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x043c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0441: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0444: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0447: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x044a: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x044d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0450: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0453: mov_imm:
	regs[5] = 0x982dd903, opcode= 0x06
0x0459: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x045d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0462: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0466: jmp_imm:
	pc += 0x1, opcode= 0x09
0x046b: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x046e: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0471: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0474: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0478: jmp_imm:
	pc += 0x1, opcode= 0x09
0x047d: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0481: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0486: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x048a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x048f: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0492: mov_imm:
	regs[5] = 0x2c8012db, opcode= 0x06
0x0499: jmp_imm:
	pc += 0x1, opcode= 0x09
0x049e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x04a1: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x04a4: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x04aa: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x04b0: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x04b3: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x04b6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x04b9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x04bc: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x04c0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x04c5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x04c8: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x04cb: mov_imm:
	regs[5] = 0x5fea5023, opcode= 0x06
0x04d1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x04d5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x04da: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x04dd: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x04e1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x04e6: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x04e9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x04ed: jmp_imm:
	pc += 0x1, opcode= 0x09
0x04f2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x04f5: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x04f9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x04fe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0501: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0504: mov_imm:
	regs[5] = 0x452ac9fd, opcode= 0x06
0x050a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x050e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0513: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0516: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x051d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0522: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0529: jmp_imm:
	pc += 0x1, opcode= 0x09
0x052e: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0531: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0535: jmp_imm:
	pc += 0x1, opcode= 0x09
0x053a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x053e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0543: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0546: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x054a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x054f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0552: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0555: mov_imm:
	regs[5] = 0x4a0dc73a, opcode= 0x06
0x055b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x055f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0564: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0568: jmp_imm:
	pc += 0x1, opcode= 0x09
0x056d: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0570: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0573: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0576: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0579: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x057d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0582: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0585: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0589: jmp_imm:
	pc += 0x1, opcode= 0x09
0x058e: mov_imm:
	regs[5] = 0xf4d2bc75, opcode= 0x06
0x0595: jmp_imm:
	pc += 0x1, opcode= 0x09
0x059a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x059d: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x05a1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x05a6: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x05ac: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x05b2: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x05b5: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x05b8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x05bb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x05bf: jmp_imm:
	pc += 0x1, opcode= 0x09
0x05c4: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x05c7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x05ca: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x05cd: mov_imm:
	regs[5] = 0x5522698a, opcode= 0x06
0x05d3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x05d7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x05dc: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x05e0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x05e5: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x05e8: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x05ec: jmp_imm:
	pc += 0x1, opcode= 0x09
0x05f1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x05f4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x05f7: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x05fa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x05fd: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0600: mov_imm:
	regs[5] = 0x9d64a3c0, opcode= 0x06
0x0607: jmp_imm:
	pc += 0x1, opcode= 0x09
0x060c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x060f: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0612: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0619: jmp_imm:
	pc += 0x1, opcode= 0x09
0x061e: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0624: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0627: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x062a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x062e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0633: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0636: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0639: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x063c: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x063f: mov_imm:
	regs[5] = 0xa4732f38, opcode= 0x06
0x0646: jmp_imm:
	pc += 0x1, opcode= 0x09
0x064b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x064e: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0651: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0654: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0657: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x065b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0660: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0663: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0666: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x066a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x066f: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0673: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0678: mov_imm:
	regs[5] = 0x9471fcd9, opcode= 0x06
0x067e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0681: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0684: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x068b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0690: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0697: jmp_imm:
	pc += 0x1, opcode= 0x09
0x069c: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x06a0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x06a5: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x06a9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x06ae: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x06b1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x06b4: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x06b7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x06ba: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x06bd: mov_imm:
	regs[5] = 0xa84dbec8, opcode= 0x06
0x06c4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x06c9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x06cc: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x06d0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x06d5: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x06d8: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x06dc: jmp_imm:
	pc += 0x1, opcode= 0x09
0x06e1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x06e5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x06ea: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x06ed: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x06f0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x06f4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x06f9: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x06fd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0702: mov_imm:
	regs[5] = 0x8b441991, opcode= 0x06
0x0708: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x070b: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x070f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0714: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x071a: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0721: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0726: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0729: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x072d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0732: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0735: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0738: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x073b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x073e: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0741: mov_imm:
	regs[5] = 0xbd8748d5, opcode= 0x06
0x0747: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x074b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0750: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0753: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0757: jmp_imm:
	pc += 0x1, opcode= 0x09
0x075c: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x075f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0762: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0766: jmp_imm:
	pc += 0x1, opcode= 0x09
0x076b: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x076f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0774: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0777: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x077b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0780: mov_imm:
	regs[5] = 0x42fa33ae, opcode= 0x06
0x0787: jmp_imm:
	pc += 0x1, opcode= 0x09
0x078c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x078f: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0792: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0798: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x079e: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x07a1: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x07a5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x07aa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x07ae: jmp_imm:
	pc += 0x1, opcode= 0x09
0x07b3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x07b6: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x07b9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x07bc: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x07bf: mov_imm:
	regs[5] = 0xafabf8c1, opcode= 0x06
0x07c5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x07c9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x07ce: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x07d1: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x07d5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x07da: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x07dd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x07e0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x07e3: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x07e7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x07ec: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x07ef: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x07f2: mov_imm:
	regs[5] = 0x35408027, opcode= 0x06
0x07f8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x07fb: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x07ff: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0804: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x080b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0810: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0816: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0819: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x081c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0820: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0825: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0829: jmp_imm:
	pc += 0x1, opcode= 0x09
0x082e: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0831: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0835: jmp_imm:
	pc += 0x1, opcode= 0x09
0x083a: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x083e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0843: mov_imm:
	regs[5] = 0xd2b2334, opcode= 0x06
0x0849: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x084c: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x084f: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0852: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0855: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0858: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x085b: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x085e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0861: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0864: mov_imm:
	regs[5] = 0x1ec2b445, opcode= 0x06
0x086a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x086e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0873: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0876: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x087c: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0882: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0885: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0888: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x088b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x088e: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0891: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0894: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0897: mov_imm:
	regs[5] = 0x428762a4, opcode= 0x06
0x089d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x08a0: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x08a3: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x08a7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x08ac: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x08af: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x08b2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x08b5: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x08b8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x08bb: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x08be: mov_imm:
	regs[5] = 0x58638aba, opcode= 0x06
0x08c5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x08ca: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x08cd: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x08d1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x08d6: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x08dc: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x08e2: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x08e5: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x08e8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x08eb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x08ef: jmp_imm:
	pc += 0x1, opcode= 0x09
0x08f4: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x08f7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x08fa: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x08fd: mov_imm:
	regs[5] = 0xe412497b, opcode= 0x06
0x0903: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0906: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0909: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x090c: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x090f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0912: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0915: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0918: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x091c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0921: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0924: mov_imm:
	regs[5] = 0xf4432470, opcode= 0x06
0x092b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0930: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0933: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0936: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x093c: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0942: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0945: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0949: jmp_imm:
	pc += 0x1, opcode= 0x09
0x094e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0951: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0954: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0957: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x095a: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x095d: mov_imm:
	regs[5] = 0xd0699418, opcode= 0x06
0x0963: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0966: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0969: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x096c: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x096f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0973: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0978: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x097b: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x097e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0981: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0985: jmp_imm:
	pc += 0x1, opcode= 0x09
0x098a: mov_imm:
	regs[5] = 0x8cf3f64c, opcode= 0x06
0x0990: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0993: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0996: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x099d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x09a2: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x09a8: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x09ab: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x09ae: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x09b2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x09b7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x09ba: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x09bd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x09c0: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x09c3: mov_imm:
	regs[5] = 0xb1baf175, opcode= 0x06
0x09c9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x09cc: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x09d0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x09d5: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x09d9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x09de: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x09e2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x09e7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x09ea: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x09ed: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x09f0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x09f4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x09f9: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x09fc: mov_imm:
	regs[5] = 0x55000c6b, opcode= 0x06
0x0a02: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0a05: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0a08: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0a0e: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0a15: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0a1a: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0a1d: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0a21: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0a26: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0a29: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0a2c: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0a2f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0a32: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0a35: mov_imm:
	regs[5] = 0x6a54424, opcode= 0x06
0x0a3b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0a3e: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0a41: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0a45: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0a4a: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0a4d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0a50: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0a53: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0a56: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0a59: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0a5d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0a62: mov_imm:
	regs[5] = 0xedaee9a0, opcode= 0x06
0x0a69: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0a6e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0a72: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0a77: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0a7a: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0a80: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0a87: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0a8c: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0a8f: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0a93: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0a98: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0a9b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0a9e: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0aa1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0aa5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0aaa: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0aad: mov_imm:
	regs[5] = 0x1b92d115, opcode= 0x06
0x0ab4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0ab9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0abc: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0abf: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0ac2: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0ac6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0acb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0ace: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0ad1: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0ad4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0ad7: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0ada: mov_imm:
	regs[5] = 0x59b2edf6, opcode= 0x06
0x0ae0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0ae3: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0ae6: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0aec: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0af2: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0af5: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0af8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0afb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0afe: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0b01: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0b04: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0b07: mov_imm:
	regs[5] = 0xd555e079, opcode= 0x06
0x0b0d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0b10: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0b13: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0b16: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0b19: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0b1c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0b1f: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0b22: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0b25: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0b29: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0b2e: mov_imm:
	regs[5] = 0x2683d026, opcode= 0x06
0x0b34: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0b37: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0b3b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0b40: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0b47: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0b4c: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0b52: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0b56: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0b5b: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0b5f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0b64: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0b67: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0b6a: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0b6d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0b71: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0b76: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0b79: mov_imm:
	regs[5] = 0xe241d82d, opcode= 0x06
0x0b80: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0b85: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0b89: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0b8e: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0b91: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0b94: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0b97: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0b9b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0ba0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0ba3: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0ba6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0ba9: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0bac: mov_imm:
	regs[5] = 0x95bd4a67, opcode= 0x06
0x0bb2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0bb5: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0bb8: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0bbe: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0bc5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0bca: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0bcd: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0bd1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0bd6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0bda: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0bdf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0be3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0be8: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0beb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0bee: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0bf1: mov_imm:
	regs[5] = 0x66041286, opcode= 0x06
0x0bf8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0bfd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0c00: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0c04: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0c09: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0c0c: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0c10: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0c15: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0c18: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0c1b: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0c1f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0c24: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0c27: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0c2a: mov_imm:
	regs[5] = 0x14118965, opcode= 0x06
0x0c31: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0c36: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0c39: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0c3c: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0c42: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0c48: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0c4b: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0c4e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0c51: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0c54: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0c57: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0c5a: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0c5e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0c63: mov_imm:
	regs[5] = 0xa3a326ea, opcode= 0x06
0x0c69: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0c6c: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0c6f: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0c72: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0c76: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0c7b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0c7e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0c81: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0c84: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0c87: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0c8a: mov_imm:
	regs[5] = 0x50c10838, opcode= 0x06
0x0c90: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0c93: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0c96: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0c9c: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0ca2: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0ca6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0cab: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0cae: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0cb1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0cb4: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0cb8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0cbd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0cc1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0cc6: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0cc9: mov_imm:
	regs[5] = 0x13fde9e8, opcode= 0x06
0x0ccf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0cd3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0cd8: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0cdb: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0cde: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0ce1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0ce4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0ce7: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0cea: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0cee: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0cf3: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0cf6: mov_imm:
	regs[5] = 0x3643b072, opcode= 0x06
0x0cfc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0cff: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0d02: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0d08: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0d0e: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0d11: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0d15: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0d1a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0d1d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0d20: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0d23: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0d27: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0d2c: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0d2f: mov_imm:
	regs[5] = 0xd0e0caf5, opcode= 0x06
0x0d35: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0d38: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0d3b: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0d3e: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0d41: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0d45: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0d4a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0d4d: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0d51: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0d56: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0d5a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0d5f: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0d63: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0d68: mov_imm:
	regs[5] = 0xbe0e4faf, opcode= 0x06
0x0d6f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0d74: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0d78: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0d7d: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0d80: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0d87: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0d8c: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0d92: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0d95: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0d98: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0d9b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0d9f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0da4: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0da8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0dad: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0db0: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0db3: mov_imm:
	regs[5] = 0xb365fca1, opcode= 0x06
0x0db9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0dbd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0dc2: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0dc6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0dcb: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0dce: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0dd1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0dd4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0dd8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0ddd: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0de0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0de3: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0de7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0dec: mov_imm:
	regs[5] = 0xa4584bd2, opcode= 0x06
0x0df2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0df5: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0df8: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0dfe: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0e04: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0e07: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0e0a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0e0d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0e10: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0e13: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0e17: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0e1c: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0e1f: mov_imm:
	regs[5] = 0x9763eaaf, opcode= 0x06
0x0e25: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0e28: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0e2c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0e31: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0e35: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0e3a: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0e3d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0e40: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0e43: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0e46: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0e49: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0e4c: mov_imm:
	regs[5] = 0x21e6adcc, opcode= 0x06
0x0e52: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0e56: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0e5b: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0e5e: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0e64: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0e6a: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0e6d: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0e71: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0e76: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0e7a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0e7f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0e82: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0e86: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0e8b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0e8e: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0e91: mov_imm:
	regs[5] = 0x28b52680, opcode= 0x06
0x0e97: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0e9a: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0e9e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0ea3: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0ea6: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0ea9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0ead: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0eb2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0eb5: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0eb8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0ebc: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0ec1: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0ec4: mov_imm:
	regs[5] = 0x7e8a46af, opcode= 0x06
0x0eca: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0ecd: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0ed0: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0ed6: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0edc: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0ee0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0ee5: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0ee8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0eeb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0eee: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0ef2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0ef7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0efb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0f00: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0f03: mov_imm:
	regs[5] = 0x96f34155, opcode= 0x06
0x0f0a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0f0f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0f12: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0f15: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0f18: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0f1b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0f1e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0f21: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0f25: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0f2a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0f2d: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0f31: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0f36: mov_imm:
	regs[5] = 0x2a7fd129, opcode= 0x06
0x0f3d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0f42: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0f45: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0f48: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0f4f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0f54: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0f5a: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0f5d: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0f60: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0f64: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0f69: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0f6d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0f72: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0f75: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0f78: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0f7b: mov_imm:
	regs[5] = 0x458e07db, opcode= 0x06
0x0f82: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0f87: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0f8b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0f90: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x0f94: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0f99: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x0f9c: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x0f9f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0fa2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0fa5: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0fa8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0fab: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x0faf: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0fb4: mov_imm:
	regs[5] = 0xb734d693, opcode= 0x06
0x0fbb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0fc0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0fc4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0fc9: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x0fcc: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0fd3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0fd8: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0fde: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x0fe1: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x0fe5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0fea: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0fed: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0ff0: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x0ff3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0ff6: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x0ff9: mov_imm:
	regs[5] = 0x2bf0e678, opcode= 0x06
0x1000: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1005: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1008: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x100c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1011: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1014: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1017: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x101a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x101e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1023: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1026: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1029: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x102c: mov_imm:
	regs[5] = 0xbdfb816b, opcode= 0x06
0x1032: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1035: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1038: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x103e: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1045: jmp_imm:
	pc += 0x1, opcode= 0x09
0x104a: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x104d: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1050: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1054: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1059: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x105c: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1060: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1065: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1068: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x106b: mov_imm:
	regs[5] = 0x5438ca0b, opcode= 0x06
0x1072: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1077: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x107a: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x107d: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1080: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1083: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1086: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1089: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x108c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x108f: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1093: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1098: mov_imm:
	regs[5] = 0x5c8b5848, opcode= 0x06
0x109f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x10a4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x10a7: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x10aa: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x10b0: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x10b6: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x10b9: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x10bc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x10bf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x10c2: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x10c5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x10c8: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x10cb: mov_imm:
	regs[5] = 0x427614d9, opcode= 0x06
0x10d2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x10d7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x10da: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x10de: jmp_imm:
	pc += 0x1, opcode= 0x09
0x10e3: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x10e6: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x10e9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x10ec: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x10f0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x10f5: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x10f8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x10fb: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x10fe: mov_imm:
	regs[5] = 0x36b1c2b3, opcode= 0x06
0x1104: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1107: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x110a: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1110: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1117: jmp_imm:
	pc += 0x1, opcode= 0x09
0x111c: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1120: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1125: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1129: jmp_imm:
	pc += 0x1, opcode= 0x09
0x112e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1132: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1137: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x113a: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x113d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1140: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1143: mov_imm:
	regs[5] = 0x4b1f82c5, opcode= 0x06
0x114a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x114f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1153: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1158: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x115b: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x115f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1164: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1167: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x116b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1170: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1174: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1179: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x117c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x117f: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1183: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1188: mov_imm:
	regs[5] = 0xc777fef4, opcode= 0x06
0x118e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1191: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1194: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x119a: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x11a0: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x11a4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x11a9: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x11ac: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x11af: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x11b2: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x11b6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x11bb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x11be: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x11c2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x11c7: mov_imm:
	regs[5] = 0x65b2a9e3, opcode= 0x06
0x11cd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x11d0: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x11d3: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x11d7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x11dc: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x11df: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x11e2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x11e5: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x11e9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x11ee: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x11f1: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x11f4: mov_imm:
	regs[5] = 0xec06e039, opcode= 0x06
0x11fb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1200: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1203: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1206: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x120c: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1212: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1216: jmp_imm:
	pc += 0x1, opcode= 0x09
0x121b: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x121f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1224: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1227: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x122a: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x122e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1233: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1237: jmp_imm:
	pc += 0x1, opcode= 0x09
0x123c: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x123f: mov_imm:
	regs[5] = 0x4546f332, opcode= 0x06
0x1245: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1248: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x124b: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x124e: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1251: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1254: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1257: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x125a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x125d: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1260: mov_imm:
	regs[5] = 0xa2b2868c, opcode= 0x06
0x1266: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1269: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x126c: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1272: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1279: jmp_imm:
	pc += 0x1, opcode= 0x09
0x127e: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1281: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1284: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1287: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x128b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1290: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1294: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1299: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x129d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x12a2: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x12a5: mov_imm:
	regs[5] = 0x9994a006, opcode= 0x06
0x12ab: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x12ae: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x12b1: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x12b4: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x12b7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x12ba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x12bd: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x12c0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x12c3: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x12c7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x12cc: mov_imm:
	regs[5] = 0x648801f, opcode= 0x06
0x12d2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x12d5: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x12d8: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x12df: jmp_imm:
	pc += 0x1, opcode= 0x09
0x12e4: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x12ea: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x12ee: jmp_imm:
	pc += 0x1, opcode= 0x09
0x12f3: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x12f7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x12fc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x12ff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1302: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1306: jmp_imm:
	pc += 0x1, opcode= 0x09
0x130b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x130e: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1311: mov_imm:
	regs[5] = 0x3428f958, opcode= 0x06
0x1317: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x131a: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x131d: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1320: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1324: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1329: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x132c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x132f: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1333: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1338: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x133c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1341: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1344: mov_imm:
	regs[5] = 0x7acfdd6, opcode= 0x06
0x134b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1350: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1353: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1356: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x135d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1362: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1368: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x136c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1371: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1374: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1377: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x137b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1380: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1383: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1386: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1389: mov_imm:
	regs[5] = 0x55dec576, opcode= 0x06
0x138f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1393: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1398: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x139b: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x139e: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x13a1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x13a4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x13a7: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x13aa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x13ad: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x13b0: mov_imm:
	regs[5] = 0xa59ecd30, opcode= 0x06
0x13b7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x13bc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x13c0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x13c5: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x13c8: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x13ce: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x13d5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x13da: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x13dd: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x13e0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x13e3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x13e6: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x13e9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x13ec: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x13ef: mov_imm:
	regs[5] = 0x1d1ebd4f, opcode= 0x06
0x13f5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x13f9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x13fe: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1402: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1407: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x140b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1410: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1413: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1416: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x141a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x141f: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1423: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1428: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x142b: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x142e: mov_imm:
	regs[5] = 0xe1bff4d5, opcode= 0x06
0x1434: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1438: jmp_imm:
	pc += 0x1, opcode= 0x09
0x143d: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1440: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1446: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x144c: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1450: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1455: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1459: jmp_imm:
	pc += 0x1, opcode= 0x09
0x145e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1461: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1465: jmp_imm:
	pc += 0x1, opcode= 0x09
0x146a: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x146d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1470: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1474: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1479: mov_imm:
	regs[5] = 0x985928c1, opcode= 0x06
0x1480: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1485: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1488: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x148c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1491: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1494: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1497: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x149b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x14a0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x14a3: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x14a7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x14ac: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x14af: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x14b3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x14b8: mov_imm:
	regs[5] = 0xbbcd4076, opcode= 0x06
0x14bf: jmp_imm:
	pc += 0x1, opcode= 0x09
0x14c4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x14c7: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x14ca: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x14d0: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x14d6: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x14d9: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x14dc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x14e0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x14e5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x14e9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x14ee: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x14f1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x14f4: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x14f8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x14fd: mov_imm:
	regs[5] = 0x4c8e7743, opcode= 0x06
0x1504: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1509: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x150c: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1510: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1515: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1518: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x151b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x151e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1521: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1525: jmp_imm:
	pc += 0x1, opcode= 0x09
0x152a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x152d: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1530: mov_imm:
	regs[5] = 0x7ecb203e, opcode= 0x06
0x1537: jmp_imm:
	pc += 0x1, opcode= 0x09
0x153c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x153f: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1543: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1548: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x154e: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1554: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1557: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x155b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1560: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1563: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1566: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1569: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x156c: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1570: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1575: mov_imm:
	regs[5] = 0x15b9f78f, opcode= 0x06
0x157b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x157e: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1581: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1585: jmp_imm:
	pc += 0x1, opcode= 0x09
0x158a: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x158e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1593: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1596: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x159a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x159f: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x15a3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x15a8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x15ab: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x15af: jmp_imm:
	pc += 0x1, opcode= 0x09
0x15b4: mov_imm:
	regs[5] = 0x11a44863, opcode= 0x06
0x15ba: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x15be: jmp_imm:
	pc += 0x1, opcode= 0x09
0x15c3: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x15c6: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x15cc: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x15d2: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x15d5: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x15d8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x15dc: jmp_imm:
	pc += 0x1, opcode= 0x09
0x15e1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x15e5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x15ea: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x15ee: jmp_imm:
	pc += 0x1, opcode= 0x09
0x15f3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x15f7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x15fc: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1600: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1605: mov_imm:
	regs[5] = 0x663e6a10, opcode= 0x06
0x160c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1611: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1614: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1617: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x161a: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x161e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1623: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1626: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1629: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x162c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x162f: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1632: mov_imm:
	regs[5] = 0x8bbffbf7, opcode= 0x06
0x1638: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x163c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1641: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1644: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x164a: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1650: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1654: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1659: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x165c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1660: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1665: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1668: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x166b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x166e: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1671: mov_imm:
	regs[5] = 0x8522458d, opcode= 0x06
0x1677: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x167a: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x167d: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1680: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1683: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1686: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x168a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x168f: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1692: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1695: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1698: mov_imm:
	regs[5] = 0x205a67e3, opcode= 0x06
0x169e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x16a1: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x16a4: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x16aa: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x16b1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x16b6: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x16ba: jmp_imm:
	pc += 0x1, opcode= 0x09
0x16bf: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x16c3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x16c8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x16cb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x16ce: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x16d1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x16d5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x16da: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x16dd: mov_imm:
	regs[5] = 0xcd5d2ff8, opcode= 0x06
0x16e3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x16e6: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x16ea: jmp_imm:
	pc += 0x1, opcode= 0x09
0x16ef: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x16f3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x16f8: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x16fb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x16fe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1701: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1704: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1707: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x170a: mov_imm:
	regs[5] = 0xc5e741ff, opcode= 0x06
0x1711: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1716: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1719: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x171c: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1722: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1728: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x172b: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x172e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1732: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1737: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x173a: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x173d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1740: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1743: mov_imm:
	regs[5] = 0x846b379, opcode= 0x06
0x1749: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x174d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1752: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1755: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1758: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x175b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x175f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1764: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1768: jmp_imm:
	pc += 0x1, opcode= 0x09
0x176d: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1771: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1776: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1779: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x177c: mov_imm:
	regs[5] = 0x92057b17, opcode= 0x06
0x1782: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1785: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1788: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x178e: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1794: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1797: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x179a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x179d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x17a1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x17a6: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x17a9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x17ad: jmp_imm:
	pc += 0x1, opcode= 0x09
0x17b2: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x17b5: mov_imm:
	regs[5] = 0xd7850c3d, opcode= 0x06
0x17bb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x17be: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x17c2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x17c7: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x17ca: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x17cd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x17d1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x17d6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x17d9: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x17dd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x17e2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x17e6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x17eb: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x17ee: mov_imm:
	regs[5] = 0x64b253a8, opcode= 0x06
0x17f4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x17f8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x17fd: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1800: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1806: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x180c: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x180f: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1812: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1815: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1818: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x181b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x181e: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1821: mov_imm:
	regs[5] = 0x86a4379e, opcode= 0x06
0x1827: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x182a: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x182d: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1830: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1834: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1839: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x183c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x183f: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1843: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1848: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x184b: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x184f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1854: mov_imm:
	regs[5] = 0x548319b5, opcode= 0x06
0x185a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x185d: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1860: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1866: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x186d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1872: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1876: jmp_imm:
	pc += 0x1, opcode= 0x09
0x187b: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x187f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1884: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1887: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x188a: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x188e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1893: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1896: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1899: mov_imm:
	regs[5] = 0xb2361c7f, opcode= 0x06
0x189f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x18a2: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x18a5: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x18a9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x18ae: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x18b1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x18b4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x18b7: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x18ba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x18bd: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x18c0: mov_imm:
	regs[5] = 0x355c08ba, opcode= 0x06
0x18c6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x18c9: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x18cc: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x18d3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x18d8: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x18de: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x18e1: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x18e4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x18e7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x18ea: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x18ed: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x18f0: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x18f3: mov_imm:
	regs[5] = 0xc75fb25b, opcode= 0x06
0x18f9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x18fc: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x18ff: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1903: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1908: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x190b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x190f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1914: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1917: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x191a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x191d: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1920: mov_imm:
	regs[5] = 0xaceeebc0, opcode= 0x06
0x1927: jmp_imm:
	pc += 0x1, opcode= 0x09
0x192c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x192f: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1932: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1938: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x193e: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1941: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1944: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1947: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x194a: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x194d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1951: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1956: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x195a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x195f: mov_imm:
	regs[5] = 0xc20c93f5, opcode= 0x06
0x1965: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1968: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x196b: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x196e: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1972: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1977: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x197b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1980: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1983: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1986: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1989: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x198d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1992: mov_imm:
	regs[5] = 0x92f6a083, opcode= 0x06
0x1998: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x199b: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x199e: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x19a4: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x19ab: jmp_imm:
	pc += 0x1, opcode= 0x09
0x19b0: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x19b4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x19b9: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x19bd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x19c2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x19c5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x19c9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x19ce: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x19d2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x19d7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x19db: jmp_imm:
	pc += 0x1, opcode= 0x09
0x19e0: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x19e3: mov_imm:
	regs[5] = 0x7a1147c, opcode= 0x06
0x19e9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x19ec: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x19ef: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x19f2: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x19f6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x19fb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x19fe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1a01: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1a05: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1a0a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1a0d: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1a10: mov_imm:
	regs[5] = 0x4952b39f, opcode= 0x06
0x1a16: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1a1a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1a1f: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1a23: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1a28: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1a2e: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1a34: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1a37: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1a3a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1a3e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1a43: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1a46: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1a4a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1a4f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1a53: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1a58: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1a5b: mov_imm:
	regs[5] = 0xd36100b, opcode= 0x06
0x1a62: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1a67: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1a6a: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1a6e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1a73: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1a77: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1a7c: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1a80: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1a85: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1a88: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1a8c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1a91: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1a95: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1a9a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1a9d: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1aa0: mov_imm:
	regs[5] = 0x419fae4f, opcode= 0x06
0x1aa6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1aa9: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1aac: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1ab2: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1ab8: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1abb: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1abf: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1ac4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1ac7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1aca: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1acd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1ad0: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1ad3: mov_imm:
	regs[5] = 0x9f89ac4, opcode= 0x06
0x1ad9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1adc: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1ae0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1ae5: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1ae8: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1aeb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1aee: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1af1: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1af5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1afa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1afd: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1b00: mov_imm:
	regs[5] = 0x1e8b8380, opcode= 0x06
0x1b06: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1b09: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1b0c: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1b12: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1b18: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1b1b: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1b1e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1b21: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1b24: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1b27: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1b2a: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1b2d: mov_imm:
	regs[5] = 0x1160cfdc, opcode= 0x06
0x1b33: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1b36: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1b39: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1b3c: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1b3f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1b42: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1b45: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1b48: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1b4c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1b51: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1b54: mov_imm:
	regs[5] = 0x72308a14, opcode= 0x06
0x1b5a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1b5d: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1b60: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1b66: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1b6c: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1b6f: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1b72: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1b75: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1b78: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1b7b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1b7e: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1b81: mov_imm:
	regs[5] = 0x2726c7c2, opcode= 0x06
0x1b87: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1b8a: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1b8d: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1b91: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1b96: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1b99: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1b9c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1b9f: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1ba2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1ba5: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1ba8: mov_imm:
	regs[5] = 0xfdad0e0c, opcode= 0x06
0x1baf: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1bb4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1bb7: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1bba: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1bc0: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1bc7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1bcc: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1bcf: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1bd2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1bd6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1bdb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1bdf: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1be4: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1be7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1bea: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1bed: mov_imm:
	regs[5] = 0xa79dd30b, opcode= 0x06
0x1bf3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1bf6: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1bfa: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1bff: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1c02: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1c06: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1c0b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1c0e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1c11: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1c15: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1c1a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1c1d: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1c21: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1c26: mov_imm:
	regs[5] = 0x2391698d, opcode= 0x06
0x1c2c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1c2f: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1c33: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1c38: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1c3e: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1c45: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1c4a: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1c4d: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1c50: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1c53: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1c57: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1c5c: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1c5f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1c62: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1c65: mov_imm:
	regs[5] = 0x63f3c378, opcode= 0x06
0x1c6b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1c6e: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1c71: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1c75: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1c7a: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1c7d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1c80: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1c84: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1c89: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1c8c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1c8f: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1c93: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1c98: mov_imm:
	regs[5] = 0x806d85bf, opcode= 0x06
0x1c9e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1ca1: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1ca4: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1cab: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1cb0: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1cb6: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1cb9: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1cbd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1cc2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1cc6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1ccb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1ccf: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1cd4: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1cd8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1cdd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1ce0: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1ce4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1ce9: mov_imm:
	regs[5] = 0x62596971, opcode= 0x06
0x1cef: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1cf2: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1cf6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1cfb: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1cfe: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1d01: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1d04: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1d07: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1d0a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1d0d: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1d10: mov_imm:
	regs[5] = 0xfa51b50b, opcode= 0x06
0x1d16: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1d19: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1d1c: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1d23: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1d28: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1d2e: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1d31: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1d34: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1d37: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1d3b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1d40: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1d44: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1d49: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1d4c: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1d4f: mov_imm:
	regs[5] = 0x6f5c35b2, opcode= 0x06
0x1d55: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1d58: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1d5c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1d61: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1d64: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1d67: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1d6a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1d6d: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1d70: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1d74: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1d79: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1d7c: mov_imm:
	regs[5] = 0x722ffccf, opcode= 0x06
0x1d82: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1d86: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1d8b: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1d8e: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1d94: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1d9a: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1d9e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1da3: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1da6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1da9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1dad: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1db2: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1db5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1db8: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1dbc: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1dc1: mov_imm:
	regs[5] = 0x7afb24e1, opcode= 0x06
0x1dc7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1dca: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1dce: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1dd3: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1dd7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1ddc: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1ddf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1de2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1de5: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1de8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1deb: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1dee: mov_imm:
	regs[5] = 0x8a70c084, opcode= 0x06
0x1df4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1df8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1dfd: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1e00: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1e06: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1e0c: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1e0f: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1e12: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1e15: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1e19: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1e1e: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1e21: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1e24: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1e28: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1e2d: mov_imm:
	regs[5] = 0xb37b9401, opcode= 0x06
0x1e34: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1e39: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1e3c: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1e3f: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1e42: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1e45: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1e48: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1e4b: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1e4e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1e51: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1e54: mov_imm:
	regs[5] = 0xb612e1e3, opcode= 0x06
0x1e5b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1e60: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1e64: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1e69: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1e6c: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1e72: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1e78: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1e7b: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1e7e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1e81: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1e84: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1e87: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1e8a: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1e8d: mov_imm:
	regs[5] = 0xa84ab016, opcode= 0x06
0x1e93: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1e96: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1e99: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1e9c: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1e9f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1ea2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1ea5: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1ea8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1eab: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1eaf: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1eb4: mov_imm:
	regs[5] = 0x7cc236f1, opcode= 0x06
0x1eba: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1ebd: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1ec0: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1ec6: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1ecc: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1ecf: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1ed2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1ed5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1ed8: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1edc: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1ee1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1ee5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1eea: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1eed: mov_imm:
	regs[5] = 0xd96df3c8, opcode= 0x06
0x1ef3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1ef6: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1efa: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1eff: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1f03: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1f08: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1f0b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1f0e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1f11: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1f14: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1f18: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1f1d: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1f20: mov_imm:
	regs[5] = 0x4741cc0a, opcode= 0x06
0x1f26: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1f29: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1f2d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1f32: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1f39: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1f3e: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1f44: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1f47: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1f4a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1f4d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1f51: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1f56: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1f59: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1f5d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1f62: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1f65: mov_imm:
	regs[5] = 0x205f734e, opcode= 0x06
0x1f6c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1f71: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1f75: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1f7a: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1f7d: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1f80: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1f83: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1f86: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1f89: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1f8d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1f92: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1f95: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1f98: mov_imm:
	regs[5] = 0xbe930a93, opcode= 0x06
0x1f9e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1fa1: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x1fa4: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1fab: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1fb0: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1fb6: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x1fb9: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x1fbd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1fc2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1fc5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1fc8: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1fcb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1fce: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x1fd2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1fd7: mov_imm:
	regs[5] = 0xee818009, opcode= 0x06
0x1fdd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1fe0: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x1fe4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1fe9: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x1fec: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x1fef: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1ff2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1ff5: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x1ff8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1ffb: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x1ffe: mov_imm:
	regs[5] = 0x89950874, opcode= 0x06
0x2005: jmp_imm:
	pc += 0x1, opcode= 0x09
0x200a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x200d: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2010: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2016: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x201c: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x201f: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2022: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2026: jmp_imm:
	pc += 0x1, opcode= 0x09
0x202b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x202e: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2031: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2034: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2037: mov_imm:
	regs[5] = 0xb8c49235, opcode= 0x06
0x203d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2041: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2046: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2049: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x204c: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2050: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2055: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2058: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x205b: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x205f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2064: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2068: jmp_imm:
	pc += 0x1, opcode= 0x09
0x206d: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2070: mov_imm:
	regs[5] = 0xf126b2ce, opcode= 0x06
0x2077: jmp_imm:
	pc += 0x1, opcode= 0x09
0x207c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x207f: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2082: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2088: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x208e: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2091: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2094: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2098: jmp_imm:
	pc += 0x1, opcode= 0x09
0x209d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x20a0: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x20a3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x20a6: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x20a9: mov_imm:
	regs[5] = 0x4020a421, opcode= 0x06
0x20af: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x20b2: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x20b6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x20bb: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x20be: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x20c1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x20c4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x20c7: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x20ca: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x20cd: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x20d0: mov_imm:
	regs[5] = 0x9606482a, opcode= 0x06
0x20d6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x20d9: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x20dc: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x20e2: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x20e8: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x20ec: jmp_imm:
	pc += 0x1, opcode= 0x09
0x20f1: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x20f4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x20f7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x20fb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2100: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2103: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2107: jmp_imm:
	pc += 0x1, opcode= 0x09
0x210c: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x210f: mov_imm:
	regs[5] = 0xb526585e, opcode= 0x06
0x2115: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2118: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x211b: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x211e: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2122: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2127: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x212a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x212d: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2130: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2133: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2136: mov_imm:
	regs[5] = 0x99d3ee1c, opcode= 0x06
0x213d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2142: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2145: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2149: jmp_imm:
	pc += 0x1, opcode= 0x09
0x214e: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2155: jmp_imm:
	pc += 0x1, opcode= 0x09
0x215a: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2161: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2166: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2169: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x216d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2172: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2175: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2178: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x217c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2181: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2184: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2188: jmp_imm:
	pc += 0x1, opcode= 0x09
0x218d: mov_imm:
	regs[5] = 0xf6e53866, opcode= 0x06
0x2193: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2196: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2199: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x219d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x21a2: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x21a5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x21a9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x21ae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x21b1: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x21b4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x21b7: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x21ba: mov_imm:
	regs[5] = 0x85526e3d, opcode= 0x06
0x21c0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x21c3: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x21c6: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x21cd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x21d2: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x21d8: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x21db: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x21de: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x21e2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x21e7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x21eb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x21f0: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x21f3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x21f6: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x21f9: mov_imm:
	regs[5] = 0xddf18b3, opcode= 0x06
0x21ff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2202: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2205: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2208: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x220b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x220e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2212: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2217: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x221a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x221e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2223: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2226: mov_imm:
	regs[5] = 0x8e832954, opcode= 0x06
0x222c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2230: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2235: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2238: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x223f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2244: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x224b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2250: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2254: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2259: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x225c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x225f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2262: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2266: jmp_imm:
	pc += 0x1, opcode= 0x09
0x226b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x226e: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2271: mov_imm:
	regs[5] = 0xec64be3b, opcode= 0x06
0x2277: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x227b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2280: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2283: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2287: jmp_imm:
	pc += 0x1, opcode= 0x09
0x228c: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x228f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2292: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2295: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2298: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x229b: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x229e: mov_imm:
	regs[5] = 0xc0db23f9, opcode= 0x06
0x22a4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x22a7: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x22aa: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x22b0: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x22b6: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x22b9: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x22bc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x22bf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x22c2: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x22c5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x22c9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x22ce: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x22d1: mov_imm:
	regs[5] = 0x62a0750b, opcode= 0x06
0x22d7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x22da: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x22dd: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x22e0: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x22e3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x22e6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x22e9: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x22ec: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x22ef: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x22f3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x22f8: mov_imm:
	regs[5] = 0x1d94e20c, opcode= 0x06
0x22ff: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2304: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2308: jmp_imm:
	pc += 0x1, opcode= 0x09
0x230d: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2310: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2316: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x231c: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2320: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2325: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2328: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x232b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x232e: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2331: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2335: jmp_imm:
	pc += 0x1, opcode= 0x09
0x233a: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x233d: mov_imm:
	regs[5] = 0x1a69fc2, opcode= 0x06
0x2343: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2347: jmp_imm:
	pc += 0x1, opcode= 0x09
0x234c: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x234f: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2352: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2355: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2358: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x235b: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x235e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2361: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2365: jmp_imm:
	pc += 0x1, opcode= 0x09
0x236a: mov_imm:
	regs[5] = 0x1fc3dad0, opcode= 0x06
0x2370: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2374: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2379: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x237d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2382: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2388: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x238f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2394: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2397: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x239a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x239d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x23a0: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x23a3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x23a6: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x23a9: mov_imm:
	regs[5] = 0x76334370, opcode= 0x06
0x23af: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x23b2: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x23b6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x23bb: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x23bf: jmp_imm:
	pc += 0x1, opcode= 0x09
0x23c4: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x23c7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x23ca: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x23cd: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x23d0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x23d3: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x23d7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x23dc: mov_imm:
	regs[5] = 0x272ffeb, opcode= 0x06
0x23e2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x23e5: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x23e8: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x23ee: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x23f5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x23fa: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x23fd: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2400: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2403: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2406: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2409: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x240c: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2410: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2415: mov_imm:
	regs[5] = 0x2e314dc7, opcode= 0x06
0x241b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x241e: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2422: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2427: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x242b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2430: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2433: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2436: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2439: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x243d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2442: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2445: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2449: jmp_imm:
	pc += 0x1, opcode= 0x09
0x244e: mov_imm:
	regs[5] = 0x12e44bdd, opcode= 0x06
0x2454: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2458: jmp_imm:
	pc += 0x1, opcode= 0x09
0x245d: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2461: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2466: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x246c: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2472: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2475: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2478: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x247b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x247e: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2481: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2484: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2487: mov_imm:
	regs[5] = 0x5017fe89, opcode= 0x06
0x248d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2490: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2493: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2497: jmp_imm:
	pc += 0x1, opcode= 0x09
0x249c: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x24a0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x24a5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x24a8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x24ab: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x24ae: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x24b2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x24b7: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x24bb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x24c0: mov_imm:
	regs[5] = 0x6adf57d7, opcode= 0x06
0x24c7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x24cc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x24cf: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x24d2: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x24d8: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x24de: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x24e1: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x24e4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x24e8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x24ed: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x24f1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x24f6: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x24fa: jmp_imm:
	pc += 0x1, opcode= 0x09
0x24ff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2503: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2508: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x250b: mov_imm:
	regs[5] = 0x1fdaa4cd, opcode= 0x06
0x2512: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2517: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x251a: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x251e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2523: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2526: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2529: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x252c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x252f: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2532: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2535: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2538: mov_imm:
	regs[5] = 0xd886936c, opcode= 0x06
0x253e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2541: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2544: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x254a: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2550: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2553: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2556: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2559: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x255c: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x255f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2562: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2565: mov_imm:
	regs[5] = 0xc44ccd49, opcode= 0x06
0x256b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x256e: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2571: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2575: jmp_imm:
	pc += 0x1, opcode= 0x09
0x257a: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x257d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2580: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2583: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2586: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2589: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x258c: mov_imm:
	regs[5] = 0x8226518c, opcode= 0x06
0x2592: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2595: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2598: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x259f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x25a4: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x25aa: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x25ad: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x25b0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x25b4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x25b9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x25bc: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x25bf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x25c2: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x25c6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x25cb: mov_imm:
	regs[5] = 0xc52a6031, opcode= 0x06
0x25d1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x25d4: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x25d7: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x25da: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x25dd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x25e0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x25e3: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x25e6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x25ea: jmp_imm:
	pc += 0x1, opcode= 0x09
0x25ef: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x25f2: mov_imm:
	regs[5] = 0x6c761257, opcode= 0x06
0x25f9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x25fe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2601: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2605: jmp_imm:
	pc += 0x1, opcode= 0x09
0x260a: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2610: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2617: jmp_imm:
	pc += 0x1, opcode= 0x09
0x261c: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x261f: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2622: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2625: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2628: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x262b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x262f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2634: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2637: mov_imm:
	regs[5] = 0x14130834, opcode= 0x06
0x263d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2640: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2644: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2649: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x264c: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x264f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2653: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2658: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x265c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2661: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2665: jmp_imm:
	pc += 0x1, opcode= 0x09
0x266a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x266d: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2670: mov_imm:
	regs[5] = 0xa7a55d98, opcode= 0x06
0x2677: jmp_imm:
	pc += 0x1, opcode= 0x09
0x267c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x267f: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2682: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2688: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x268f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2694: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2698: jmp_imm:
	pc += 0x1, opcode= 0x09
0x269d: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x26a1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x26a6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x26a9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x26ac: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x26af: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x26b2: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x26b5: mov_imm:
	regs[5] = 0xe6fdc73, opcode= 0x06
0x26bb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x26be: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x26c1: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x26c4: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x26c7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x26cb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x26d0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x26d3: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x26d6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x26d9: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x26dd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x26e2: mov_imm:
	regs[5] = 0x990f3249, opcode= 0x06
0x26e8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x26eb: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x26ee: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x26f5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x26fa: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2700: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2703: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2706: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x270a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x270f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2712: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2715: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2718: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x271b: mov_imm:
	regs[5] = 0xde09fb7e, opcode= 0x06
0x2721: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2724: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2727: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x272a: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x272d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2730: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2734: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2739: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x273c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x273f: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2742: mov_imm:
	regs[5] = 0xb699a13f, opcode= 0x06
0x2748: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x274b: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x274e: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2754: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x275a: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x275d: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2760: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2763: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2766: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2769: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x276c: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2770: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2775: mov_imm:
	regs[5] = 0xfa1022a6, opcode= 0x06
0x277b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x277f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2784: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2787: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x278a: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x278e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2793: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2796: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2799: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x279d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x27a2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x27a5: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x27a8: mov_imm:
	regs[5] = 0xcd0be72a, opcode= 0x06
0x27af: jmp_imm:
	pc += 0x1, opcode= 0x09
0x27b4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x27b8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x27bd: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x27c0: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x27c6: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x27cc: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x27d0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x27d5: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x27d8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x27db: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x27df: jmp_imm:
	pc += 0x1, opcode= 0x09
0x27e4: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x27e7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x27ea: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x27ed: mov_imm:
	regs[5] = 0xd9ab0594, opcode= 0x06
0x27f3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x27f6: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x27fa: jmp_imm:
	pc += 0x1, opcode= 0x09
0x27ff: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2802: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2805: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2808: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x280c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2811: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2814: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2817: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x281a: mov_imm:
	regs[5] = 0xc8811c64, opcode= 0x06
0x2820: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2824: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2829: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x282c: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2832: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2838: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x283b: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x283e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2841: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2844: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2847: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x284a: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x284d: mov_imm:
	regs[5] = 0xf7f1a1e3, opcode= 0x06
0x2853: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2856: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2859: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x285c: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x285f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2862: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2865: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2868: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x286b: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x286e: mov_imm:
	regs[5] = 0xfebdde41, opcode= 0x06
0x2874: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2878: jmp_imm:
	pc += 0x1, opcode= 0x09
0x287d: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2880: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2886: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x288c: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2890: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2895: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2899: jmp_imm:
	pc += 0x1, opcode= 0x09
0x289e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x28a2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x28a7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x28aa: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x28ad: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x28b0: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x28b3: mov_imm:
	regs[5] = 0xc323468f, opcode= 0x06
0x28b9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x28bc: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x28bf: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x28c3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x28c8: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x28cc: jmp_imm:
	pc += 0x1, opcode= 0x09
0x28d1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x28d4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x28d7: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x28da: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x28dd: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x28e0: mov_imm:
	regs[5] = 0x23cdf790, opcode= 0x06
0x28e6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x28ea: jmp_imm:
	pc += 0x1, opcode= 0x09
0x28ef: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x28f2: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x28f8: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x28fe: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2901: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2904: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2908: jmp_imm:
	pc += 0x1, opcode= 0x09
0x290d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2910: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2913: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2916: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x291a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x291f: mov_imm:
	regs[5] = 0xe7855e19, opcode= 0x06
0x2925: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2928: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x292b: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x292f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2934: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2937: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x293a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x293d: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2940: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2943: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2946: mov_imm:
	regs[5] = 0x7cf299b7, opcode= 0x06
0x294c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2950: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2955: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2958: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x295e: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2964: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2967: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x296a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x296e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2973: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2976: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x297a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x297f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2982: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2986: jmp_imm:
	pc += 0x1, opcode= 0x09
0x298b: mov_imm:
	regs[5] = 0x6ddbbfd3, opcode= 0x06
0x2991: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2994: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2997: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x299a: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x299d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x29a0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x29a3: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x29a7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x29ac: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x29af: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x29b3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x29b8: mov_imm:
	regs[5] = 0x6f39b5e6, opcode= 0x06
0x29be: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x29c2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x29c7: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x29cb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x29d0: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x29d7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x29dc: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x29e2: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x29e5: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x29e8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x29ec: jmp_imm:
	pc += 0x1, opcode= 0x09
0x29f1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x29f4: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x29f7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x29fb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2a00: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2a03: mov_imm:
	regs[5] = 0xa18dce68, opcode= 0x06
0x2a09: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2a0c: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2a0f: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2a13: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2a18: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2a1b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2a1f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2a24: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2a28: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2a2d: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2a30: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2a33: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2a36: mov_imm:
	regs[5] = 0x2d44ea6f, opcode= 0x06
0x2a3c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2a3f: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2a42: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2a48: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2a4e: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2a51: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2a55: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2a5a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2a5d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2a61: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2a66: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2a6a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2a6f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2a72: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2a75: mov_imm:
	regs[5] = 0x24412719, opcode= 0x06
0x2a7b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2a7e: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2a81: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2a84: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2a88: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2a8d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2a90: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2a94: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2a99: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2a9c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2a9f: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2aa2: mov_imm:
	regs[5] = 0xf60c6a87, opcode= 0x06
0x2aa8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2aac: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2ab1: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2ab4: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2abb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2ac0: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2ac6: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2ac9: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2acc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2acf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2ad3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2ad8: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2adb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2ade: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2ae1: mov_imm:
	regs[5] = 0x5bac70a, opcode= 0x06
0x2ae8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2aed: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2af0: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2af3: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2af7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2afc: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2aff: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2b02: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2b05: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2b08: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2b0b: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2b0e: mov_imm:
	regs[5] = 0xcd48125f, opcode= 0x06
0x2b14: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2b17: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2b1a: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2b20: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2b26: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2b2a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2b2f: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2b32: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2b35: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2b38: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2b3b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2b3f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2b44: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2b47: mov_imm:
	regs[5] = 0xee0e4008, opcode= 0x06
0x2b4e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2b53: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2b57: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2b5c: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2b5f: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2b63: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2b68: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2b6b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2b6e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2b71: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2b74: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2b77: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2b7b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2b80: mov_imm:
	regs[5] = 0x442847e5, opcode= 0x06
0x2b87: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2b8c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2b8f: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2b92: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2b98: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2b9e: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2ba1: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2ba5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2baa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2bad: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2bb1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2bb6: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2bb9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2bbc: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2bbf: mov_imm:
	regs[5] = 0x45f26811, opcode= 0x06
0x2bc5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2bc8: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2bcb: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2bce: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2bd1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2bd5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2bda: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2bdd: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2be0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2be4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2be9: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2bed: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2bf2: mov_imm:
	regs[5] = 0x259ea097, opcode= 0x06
0x2bf8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2bfb: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2bff: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2c04: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2c0a: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2c11: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2c16: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2c19: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2c1d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2c22: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2c25: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2c28: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2c2b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2c2e: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2c31: mov_imm:
	regs[5] = 0xa58accc7, opcode= 0x06
0x2c37: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2c3a: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2c3d: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2c41: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2c46: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2c49: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2c4d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2c52: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2c55: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2c59: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2c5e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2c62: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2c67: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2c6a: mov_imm:
	regs[5] = 0x29b97aaa, opcode= 0x06
0x2c70: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2c74: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2c79: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2c7c: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2c82: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2c88: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2c8c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2c91: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2c94: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2c98: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2c9d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2ca0: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2ca3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2ca6: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2caa: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2caf: mov_imm:
	regs[5] = 0x99989ed1, opcode= 0x06
0x2cb5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2cb8: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2cbb: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2cbf: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2cc4: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2cc7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2cca: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2ccd: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2cd0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2cd4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2cd9: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2cdc: mov_imm:
	regs[5] = 0x1a86abbd, opcode= 0x06
0x2ce3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2ce8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2ceb: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2cee: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2cf4: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2cfa: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2cfd: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2d00: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2d03: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2d07: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2d0c: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2d0f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2d13: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2d18: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2d1b: mov_imm:
	regs[5] = 0x2dc94ac5, opcode= 0x06
0x2d21: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2d24: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2d27: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2d2b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2d30: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2d33: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2d36: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2d39: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2d3c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2d3f: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2d43: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2d48: mov_imm:
	regs[5] = 0xc5f7a8fa, opcode= 0x06
0x2d4e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2d52: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2d57: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2d5b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2d60: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2d66: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2d6d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2d72: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2d76: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2d7b: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2d7f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2d84: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2d87: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2d8b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2d90: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2d93: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2d96: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2d99: mov_imm:
	regs[5] = 0xc11a8fd1, opcode= 0x06
0x2d9f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2da3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2da8: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2dab: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2dae: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2db1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2db4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2db7: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2dba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2dbd: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2dc1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2dc6: mov_imm:
	regs[5] = 0x341b556e, opcode= 0x06
0x2dcc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2dd0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2dd5: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2dd8: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2dde: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2de4: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2de7: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2dea: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2dee: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2df3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2df6: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2df9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2dfd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2e02: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2e05: mov_imm:
	regs[5] = 0xc7ba8e15, opcode= 0x06
0x2e0b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2e0f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2e14: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2e17: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2e1a: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2e1d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2e20: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2e23: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2e26: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2e2a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2e2f: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2e32: mov_imm:
	regs[5] = 0xe8db342, opcode= 0x06
0x2e39: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2e3e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2e42: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2e47: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2e4b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2e50: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2e56: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2e5c: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2e5f: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2e62: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2e66: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2e6b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2e6f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2e74: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2e77: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2e7a: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2e7d: mov_imm:
	regs[5] = 0xb8aff557, opcode= 0x06
0x2e84: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2e89: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2e8c: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2e90: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2e95: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2e98: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2e9b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2e9f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2ea4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2ea7: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2eaa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2ead: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2eb1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2eb6: mov_imm:
	regs[5] = 0x4ab69d38, opcode= 0x06
0x2ebc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2ec0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2ec5: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2ec8: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2ece: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2ed5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2eda: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2edd: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2ee0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2ee3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2ee6: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2eea: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2eef: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2ef3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2ef8: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2efb: mov_imm:
	regs[5] = 0xd9469ba2, opcode= 0x06
0x2f01: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2f04: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2f08: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2f0d: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2f10: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2f13: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2f16: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2f19: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2f1c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2f1f: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2f22: mov_imm:
	regs[5] = 0xa602df82, opcode= 0x06
0x2f28: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2f2c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2f31: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2f35: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2f3a: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2f40: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2f46: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2f49: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2f4d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2f52: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2f55: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2f59: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2f5e: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2f61: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2f64: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2f67: mov_imm:
	regs[5] = 0x331e1309, opcode= 0x06
0x2f6d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2f71: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2f76: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2f7a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2f7f: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2f82: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2f85: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2f88: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2f8b: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2f8e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2f92: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2f97: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x2f9a: mov_imm:
	regs[5] = 0x51a55e4d, opcode= 0x06
0x2fa1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2fa6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2fa9: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x2fac: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2fb2: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2fb8: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x2fbb: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x2fbe: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2fc1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2fc5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2fca: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x2fcd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2fd0: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x2fd4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2fd9: mov_imm:
	regs[5] = 0xc0ac2e6, opcode= 0x06
0x2fdf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2fe3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2fe8: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x2feb: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x2fef: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2ff4: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x2ff7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2ffa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2ffd: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x3000: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3003: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x3006: mov_imm:
	regs[5] = 0x84358b6b, opcode= 0x06
0x300c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x300f: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x3012: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x3019: jmp_imm:
	pc += 0x1, opcode= 0x09
0x301e: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x3024: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x3027: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x302a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x302d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3031: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3036: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x3039: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x303c: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x303f: mov_imm:
	regs[5] = 0xa46d740f, opcode= 0x06
0x3045: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3048: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x304b: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x304e: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x3051: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3054: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3058: jmp_imm:
	pc += 0x1, opcode= 0x09
0x305d: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x3060: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3063: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x3067: jmp_imm:
	pc += 0x1, opcode= 0x09
0x306c: mov_imm:
	regs[5] = 0xa2809c3d, opcode= 0x06
0x3072: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3075: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x3078: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x307f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3084: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x308b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3090: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x3094: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3099: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x309d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x30a2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x30a5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x30a8: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x30ab: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x30ae: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x30b1: mov_imm:
	regs[5] = 0xec3d9ca2, opcode= 0x06
0x30b7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x30bb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x30c0: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x30c3: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x30c6: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x30c9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x30cc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x30cf: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x30d2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x30d5: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x30d8: mov_imm:
	regs[5] = 0xb9a095f4, opcode= 0x06
0x30df: jmp_imm:
	pc += 0x1, opcode= 0x09
0x30e4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x30e7: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x30ea: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x30f0: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x30f6: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x30fa: jmp_imm:
	pc += 0x1, opcode= 0x09
0x30ff: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x3102: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3105: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3108: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x310b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x310e: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x3111: mov_imm:
	regs[5] = 0xb51a61b0, opcode= 0x06
0x3118: jmp_imm:
	pc += 0x1, opcode= 0x09
0x311d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3121: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3126: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x3129: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x312c: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x312f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3132: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3136: jmp_imm:
	pc += 0x1, opcode= 0x09
0x313b: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x313f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3144: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3147: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x314b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3150: mov_imm:
	regs[5] = 0x4de9e82, opcode= 0x06
0x3157: jmp_imm:
	pc += 0x1, opcode= 0x09
0x315c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x315f: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x3163: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3168: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x316e: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x3174: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x3177: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x317a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x317d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3180: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x3183: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3186: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x3189: mov_imm:
	regs[5] = 0xe4d3eeab, opcode= 0x06
0x318f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3192: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x3195: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x3198: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x319b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x319e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x31a1: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x31a5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x31aa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x31ad: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x31b0: mov_imm:
	regs[5] = 0x6abee18d, opcode= 0x06
0x31b6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x31b9: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x31bc: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x31c2: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x31c8: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x31cc: jmp_imm:
	pc += 0x1, opcode= 0x09
0x31d1: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x31d5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x31da: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x31dd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x31e0: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x31e3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x31e6: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x31e9: mov_imm:
	regs[5] = 0xc72244b7, opcode= 0x06
0x31ef: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x31f2: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x31f5: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x31f9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x31fe: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x3201: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3204: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3207: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x320a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x320d: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x3210: mov_imm:
	regs[5] = 0xccec62d1, opcode= 0x06
0x3217: jmp_imm:
	pc += 0x1, opcode= 0x09
0x321c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x321f: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x3223: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3228: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x322e: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x3234: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x3238: jmp_imm:
	pc += 0x1, opcode= 0x09
0x323d: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x3240: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3243: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3247: jmp_imm:
	pc += 0x1, opcode= 0x09
0x324c: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x324f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3252: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x3255: mov_imm:
	regs[5] = 0xd2e91f61, opcode= 0x06
0x325c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3261: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3264: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x3267: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x326a: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x326d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3270: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3273: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x3277: jmp_imm:
	pc += 0x1, opcode= 0x09
0x327c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3280: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3285: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x3288: mov_imm:
	regs[5] = 0x180c0a81, opcode= 0x06
0x328f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3294: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3297: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x329a: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x32a0: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x32a6: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x32a9: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x32ac: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x32b0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x32b5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x32b8: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x32bc: jmp_imm:
	pc += 0x1, opcode= 0x09
0x32c1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x32c5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x32ca: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x32cd: mov_imm:
	regs[5] = 0x98096e43, opcode= 0x06
0x32d4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x32d9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x32dd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x32e2: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x32e5: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x32e9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x32ee: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x32f2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x32f7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x32fa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x32fe: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3303: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x3306: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3309: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x330c: mov_imm:
	regs[5] = 0x5717eab1, opcode= 0x06
0x3312: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3316: jmp_imm:
	pc += 0x1, opcode= 0x09
0x331b: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x331e: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x3325: jmp_imm:
	pc += 0x1, opcode= 0x09
0x332a: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x3331: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3336: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x3339: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x333c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3340: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3345: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3349: jmp_imm:
	pc += 0x1, opcode= 0x09
0x334e: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x3352: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3357: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x335b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3360: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x3363: mov_imm:
	regs[5] = 0xfddcbec0, opcode= 0x06
0x3369: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x336d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3372: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x3375: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x3378: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x337b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x337e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3382: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3387: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x338a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x338d: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x3390: mov_imm:
	regs[5] = 0xce7fcf62, opcode= 0x06
0x3396: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3399: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x339c: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x33a2: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x33a8: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x33ab: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x33ae: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x33b1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x33b4: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x33b7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x33bb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x33c0: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x33c4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x33c9: mov_imm:
	regs[5] = 0x1313bc4f, opcode= 0x06
0x33cf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x33d3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x33d8: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x33dc: jmp_imm:
	pc += 0x1, opcode= 0x09
0x33e1: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x33e4: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x33e7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x33ea: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x33ed: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x33f0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x33f3: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x33f6: mov_imm:
	regs[5] = 0xc6979dbd, opcode= 0x06
0x33fc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3400: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3405: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x3408: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x340f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3414: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x341a: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x341e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3423: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x3426: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x342a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x342f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3433: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3438: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x343c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3441: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3444: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x3447: mov_imm:
	regs[5] = 0x63b0d9b3, opcode= 0x06
0x344d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3450: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x3453: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x3456: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x3459: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x345c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x345f: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x3462: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3465: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x3468: mov_imm:
	regs[5] = 0x680e5d32, opcode= 0x06
0x346e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3472: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3477: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x347a: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x3480: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x3486: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x3489: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x348c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x348f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3493: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3498: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x349c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x34a1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x34a4: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x34a7: mov_imm:
	regs[5] = 0x5273315f, opcode= 0x06
0x34ad: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x34b0: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x34b3: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x34b6: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x34b9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x34bc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x34bf: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x34c2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x34c5: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x34c9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x34ce: mov_imm:
	regs[5] = 0xf7de68b3, opcode= 0x06
0x34d5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x34da: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x34de: jmp_imm:
	pc += 0x1, opcode= 0x09
0x34e3: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x34e7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x34ec: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x34f3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x34f8: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x34fe: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x3501: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x3504: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3507: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x350a: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x350d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3510: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x3513: mov_imm:
	regs[5] = 0x578ba203, opcode= 0x06
0x3519: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x351c: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x3520: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3525: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x3529: jmp_imm:
	pc += 0x1, opcode= 0x09
0x352e: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x3532: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3537: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x353a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x353e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3543: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x3546: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x354a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x354f: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x3552: mov_imm:
	regs[5] = 0x73bcad8c, opcode= 0x06
0x3558: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x355b: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x355f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3564: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x356a: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x3570: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x3573: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x3577: jmp_imm:
	pc += 0x1, opcode= 0x09
0x357c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x357f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3582: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x3586: jmp_imm:
	pc += 0x1, opcode= 0x09
0x358b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x358e: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x3591: mov_imm:
	regs[5] = 0x2ef69d6, opcode= 0x06
0x3597: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x359a: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x359d: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x35a1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x35a6: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x35a9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x35ac: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x35af: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x35b2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x35b5: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x35b8: mov_imm:
	regs[5] = 0x204196b2, opcode= 0x06
0x35be: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x35c1: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x35c5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x35ca: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x35d1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x35d6: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x35dd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x35e2: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x35e5: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x35e9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x35ee: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x35f1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x35f4: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x35f8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x35fd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3600: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x3604: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3609: mov_imm:
	regs[5] = 0x415eea25, opcode= 0x06
0x3610: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3615: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3619: jmp_imm:
	pc += 0x1, opcode= 0x09
0x361e: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x3621: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x3624: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x3627: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x362a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x362d: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x3630: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3633: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x3636: mov_imm:
	regs[5] = 0xe826238c, opcode= 0x06
0x363d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3642: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3645: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x3648: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x364e: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x3654: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x3657: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x365a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x365d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3661: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3666: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x3669: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x366c: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x3670: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3675: mov_imm:
	regs[5] = 0x893be1c0, opcode= 0x06
0x367b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x367e: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x3682: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3687: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x368a: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x368d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3691: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3696: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3699: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x369d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x36a2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x36a5: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x36a8: mov_imm:
	regs[5] = 0xdf43132c, opcode= 0x06
0x36ae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x36b1: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x36b4: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x36bb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x36c0: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x36c7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x36cc: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x36d0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x36d5: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x36d8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x36db: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x36de: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x36e1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x36e4: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x36e8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x36ed: mov_imm:
	regs[5] = 0x7ee3f420, opcode= 0x06
0x36f3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x36f6: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x36f9: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x36fc: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x36ff: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3702: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3706: jmp_imm:
	pc += 0x1, opcode= 0x09
0x370b: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x370e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3711: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x3714: mov_imm:
	regs[5] = 0x76f78027, opcode= 0x06
0x371a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x371d: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x3720: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x3726: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x372c: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x372f: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x3732: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3735: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3738: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x373b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x373e: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x3742: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3747: mov_imm:
	regs[5] = 0xa68be24b, opcode= 0x06
0x374d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3751: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3756: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x3759: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x375c: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x3760: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3765: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3768: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x376b: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x376e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3772: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3777: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x377a: mov_imm:
	regs[5] = 0xd7d80cfe, opcode= 0x06
0x3780: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3783: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x3786: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x378c: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x3792: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x3795: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x3798: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x379c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x37a1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x37a5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x37aa: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x37ad: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x37b0: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x37b3: mov_imm:
	regs[5] = 0xdad1a0f7, opcode= 0x06
0x37b9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x37bc: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x37bf: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x37c2: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x37c6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x37cb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x37ce: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x37d1: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x37d4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x37d8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x37dd: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x37e1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x37e6: mov_imm:
	regs[5] = 0xad418c46, opcode= 0x06
0x37ec: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x37ef: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x37f2: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x37f8: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x37fe: mov_regs:
	regs[2] = regs[1], opcode= 0x01
0x3801: mov_regs:
	regs[3] = regs[1], opcode= 0x01
0x3805: jmp_imm:
	pc += 0x1, opcode= 0x09
0x380a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x380e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3813: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3816: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x3819: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x381c: add_regs:
	regs[4] += regs[1], opcode= 0x02
0x381f: mov_imm:
	regs[5] = 0x4bdf31bd, opcode= 0x06
0x3826: jmp_imm:
	pc += 0x1, opcode= 0x09
0x382b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x382e: add_regs:
	regs[0] += regs[4], opcode= 0x02
0x3832: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3837: mov_regs:
	regs[2] = regs[0], opcode= 0x01
0x383a: mov_regs:
	regs[3] = regs[0], opcode= 0x01
0x383e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3843: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3846: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x384a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x384f: mov_regs:
	regs[4] = regs[2], opcode= 0x01
0x3852: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3855: add_regs:
	regs[4] += regs[0], opcode= 0x02
0x3858: mov_imm:
	regs[5] = 0x7be63828, opcode= 0x06
0x385e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3862: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3867: add_regs:
	regs[1] += regs[4], opcode= 0x02
0x386a: mov_imm:
	regs[30] = 0x85ed8de, opcode= 0x06
0x3871: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3876: mov_imm:
	regs[31] = 0xeb11ddef, opcode= 0x06
0x387c: xor_regs:
	regs[0] ^= regs[30], opcode= 0x0b
0x387f: xor_regs:
	regs[1] ^= regs[31], opcode= 0x0b
max register index:31
