<?xml version="1.0" encoding="ISO-8859-1" ?>
<?xml-stylesheet type="text/xsl" href="file:///D:/intelFPGA/16.1/dspba/Blocksets/BaseBlocks/modelip.xsl"?>
<MODEL>
<NAME>nmwtest/dut/filter1</NAME>
<BUILD_YEAR>2016</BUILD_YEAR>
<LATENCY block='lastTStep'>6</LATENCY>
<DOCPATH>file:///D:/intelFPGA/16.1/quartus/dspba/Docs/Help/</DOCPATH>
<DESCRIPTION>
This help page relates to the specific instance 'nmwtest_dut_filter1' of the FIRI block
</DESCRIPTION>
<HELP>file:///D:/intelFPGA/16.1/quartus/dspba/Docs/Help/FIRI_help.html</HELP>
<BLOCKTYPE>FIRI</BLOCKTYPE>
<INFO>
 <TEXT>Created using Altera DSP Builder Advanced software</TEXT>
</INFO>
<INFO>
 <TEXT>Written on Mon Mar 16 22:23:12 2020
</TEXT>
</INFO>
<INFO>
 <TEXT>Name: nmwtest_dut_filter1</TEXT>
</INFO>
<INFO>
 <TEXT>Number of physical input buses: 2</TEXT>
</INFO>
<INFO>
 <TEXT>Number of physical output buses: 4</TEXT>
</INFO>
<INFO>
 <TEXT>Calculated Bitwidth of output stage: 32</TEXT>
</INFO>
<INFO>
 <TEXT>Number of different phases: 2</TEXT>
</INFO>
<INFO>
 <TEXT>Implementation Folding for output wire 0 : 1 </TEXT>
</INFO>
<INFO>
 <TEXT>Implementation Folding for output wire 1 : 1 </TEXT>
</INFO>
<INFO>
 <TEXT>Filter Utilization for output wire 0 : 1/1 (100.00%) </TEXT>
</INFO>
<INFO>
 <TEXT>Filter Utilization for output wire 1 : 1/1 (100.00%) </TEXT>
</INFO>
<INFO>
 <TEXT>Tap Utilization for output wire 0 : 24/24 (100.00%) </TEXT>
</INFO>
<INFO>
 <TEXT>Tap Utilization for output wire 1 : 24/24 (100.00%) </TEXT>
</INFO>
<PARAMETER>
 <NAME>System Clock </NAME>
 <VALUE>  62.50MHz </VALUE>
 <DESCRIPTION> The frequency of the clock when running in hardware</DESCRIPTION>
</PARAMETER>
<PARAMETER>
 <NAME>Clock Margin </NAME>
 <VALUE>   0.00MHz </VALUE>
 <DESCRIPTION> Additional Clock Margin</DESCRIPTION>
</PARAMETER>
<PARAMETER>
 <NAME>Input Rate </NAME>
 <VALUE>  62.50MHz </VALUE>
 <DESCRIPTION> The sample rate of each channel</DESCRIPTION>
</PARAMETER>
<PARAMETER>
 <NAME>Filter Length </NAME>
 <VALUE> 47 </VALUE>
 <DESCRIPTION> Number of coefficients</DESCRIPTION>
</PARAMETER>
<PARAMETER>
 <NAME>Interpolation </NAME>
 <VALUE> 2 </VALUE>
 <DESCRIPTION> Interpolation Rate</DESCRIPTION>
</PARAMETER>
<PARAMETER>
 <NAME>Channel Count </NAME>
 <VALUE> 2 </VALUE>
 <DESCRIPTION> Number of channels</DESCRIPTION>
</PARAMETER>
<PARAMETER>
 <NAME>Symmetry </NAME>
 <VALUE> YES </VALUE>
 <DESCRIPTION> Symmetry is used to reduce the hardware resources</DESCRIPTION>
</PARAMETER>
<PORTS>
<PORT>
 <NAME>xIn_v</NAME>
 <WIDTH>1</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Qualifying signal to indicate validity of data signals</DESCRIPTION>
</PORT>
<PORT>
 <NAME>xIn_c</NAME>
 <WIDTH>8</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Qualifying signal to indicate channel of data signals</DESCRIPTION>
</PORT>
<PORT>
 <NAME>xIn_0</NAME>
 <WIDTH>14</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>xIn_1</NAME>
 <WIDTH>14</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>bankIn_0</NAME>
 <WIDTH>1</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>bankIn_1</NAME>
 <WIDTH>1</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>busIn_writedata</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Bus Data Signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>busIn_address</NAME>
 <WIDTH>10</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Bus Address Signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>busIn_write</NAME>
 <WIDTH>1</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Bus Write Enable Signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>xOut_v</NAME>
 <WIDTH>1</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Qualifying signal to indicate validity of data signals</DESCRIPTION>
</PORT>
<PORT>
 <NAME>xOut_c</NAME>
 <WIDTH>8</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Qualifying signal to indicate channel of data signals</DESCRIPTION>
</PORT>
<PORT>
 <NAME>xOut_0</NAME>
 <WIDTH>32</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>xOut_1</NAME>
 <WIDTH>32</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>xOut_2</NAME>
 <WIDTH>32</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>xOut_3</NAME>
 <WIDTH>32</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
</PORTS>

<format name="Input" length="1" width="2">
	<wire>
		<!-- channel numbers on each wire -->
		<chan num="0"/>
	</wire>
	<wire>
		<!-- channel numbers on each wire -->
		<chan num="1"/>
	</wire>
</format>
<format name="Output" length="1" width="2">
	<wire>
		<!-- channel numbers on each wire -->
		<chan num="0"/>
	</wire>
	<wire>
		<!-- channel numbers on each wire -->
		<chan num="0"/>
	</wire>
	<wire>
		<!-- channel numbers on each wire -->
		<chan num="1"/>
	</wire>
	<wire>
		<!-- channel numbers on each wire -->
		<chan num="1"/>
	</wire>
</format>
<TIMING>
 <WAVEFORM>
  <NAME>Overview</NAME>
  <PATH>./cic.svg</PATH>
 </WAVEFORM>
</TIMING>
<RESOURCES>
<TOTAL>
 <LUT4>2913</LUT4>
 <MULT>48</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
</TOTAL>
</RESOURCES>

</MODEL>
