
Lab3_STM32F103C6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002ddc  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08002ee8  08002ee8  00012ee8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002f0c  08002f0c  0002008c  2**0
                  CONTENTS
  4 .ARM          00000000  08002f0c  08002f0c  0002008c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002f0c  08002f0c  0002008c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002f0c  08002f0c  00012f0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002f10  08002f10  00012f10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000008c  20000000  08002f14  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000012c  2000008c  08002fa0  0002008c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001b8  08002fa0  000201b8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009bc9  00000000  00000000  000200b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c9e  00000000  00000000  00029c7e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ae8  00000000  00000000  0002b920  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000009b8  00000000  00000000  0002c408  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001742d  00000000  00000000  0002cdc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d93d  00000000  00000000  000441ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008263c  00000000  00000000  00051b2a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d4166  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000029e8  00000000  00000000  000d41bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000008c 	.word	0x2000008c
 8000128:	00000000 	.word	0x00000000
 800012c:	08002ed0 	.word	0x08002ed0

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000090 	.word	0x20000090
 8000148:	08002ed0 	.word	0x08002ed0

0800014c <isButtonPressed>:

GPIO_TypeDef* buttonPort[NUM_OF_BUTTONS] = {Button1_GPIO_Port, Button2_GPIO_Port, Button3_GPIO_Port, Button4_GPIO_Port};
uint16_t buttonPin[NUM_OF_BUTTONS] = {Button1_Pin, Button2_Pin, Button3_Pin, Button4_Pin};

int isButtonPressed(int index)
{
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	if (buttonFlag[index] == 1)
 8000154:	4a09      	ldr	r2, [pc, #36]	; (800017c <isButtonPressed+0x30>)
 8000156:	687b      	ldr	r3, [r7, #4]
 8000158:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800015c:	2b01      	cmp	r3, #1
 800015e:	d106      	bne.n	800016e <isButtonPressed+0x22>
	{
		buttonFlag[index] = 0;
 8000160:	4a06      	ldr	r2, [pc, #24]	; (800017c <isButtonPressed+0x30>)
 8000162:	687b      	ldr	r3, [r7, #4]
 8000164:	2100      	movs	r1, #0
 8000166:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 800016a:	2301      	movs	r3, #1
 800016c:	e000      	b.n	8000170 <isButtonPressed+0x24>
	}
	return 0;
 800016e:	2300      	movs	r3, #0
}
 8000170:	4618      	mov	r0, r3
 8000172:	370c      	adds	r7, #12
 8000174:	46bd      	mov	sp, r7
 8000176:	bc80      	pop	{r7}
 8000178:	4770      	bx	lr
 800017a:	bf00      	nop
 800017c:	200000a8 	.word	0x200000a8

08000180 <readButton>:

void readButton()
{
 8000180:	b580      	push	{r7, lr}
 8000182:	b082      	sub	sp, #8
 8000184:	af00      	add	r7, sp, #0
    for (int i = 0; i < NUM_OF_BUTTONS; i++)
 8000186:	2300      	movs	r3, #0
 8000188:	607b      	str	r3, [r7, #4]
 800018a:	e07a      	b.n	8000282 <readButton+0x102>
    {
        KeyReg0[i] = KeyReg1[i];
 800018c:	4a41      	ldr	r2, [pc, #260]	; (8000294 <readButton+0x114>)
 800018e:	687b      	ldr	r3, [r7, #4]
 8000190:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000194:	4940      	ldr	r1, [pc, #256]	; (8000298 <readButton+0x118>)
 8000196:	687b      	ldr	r3, [r7, #4]
 8000198:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        KeyReg1[i] = KeyReg2[i];
 800019c:	4a3f      	ldr	r2, [pc, #252]	; (800029c <readButton+0x11c>)
 800019e:	687b      	ldr	r3, [r7, #4]
 80001a0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001a4:	493b      	ldr	r1, [pc, #236]	; (8000294 <readButton+0x114>)
 80001a6:	687b      	ldr	r3, [r7, #4]
 80001a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        KeyReg2[i] = HAL_GPIO_ReadPin(buttonPort[i], buttonPin[i]);
 80001ac:	4a3c      	ldr	r2, [pc, #240]	; (80002a0 <readButton+0x120>)
 80001ae:	687b      	ldr	r3, [r7, #4]
 80001b0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001b4:	493b      	ldr	r1, [pc, #236]	; (80002a4 <readButton+0x124>)
 80001b6:	687b      	ldr	r3, [r7, #4]
 80001b8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80001bc:	4619      	mov	r1, r3
 80001be:	4610      	mov	r0, r2
 80001c0:	f001 fe5a 	bl	8001e78 <HAL_GPIO_ReadPin>
 80001c4:	4603      	mov	r3, r0
 80001c6:	4619      	mov	r1, r3
 80001c8:	4a34      	ldr	r2, [pc, #208]	; (800029c <readButton+0x11c>)
 80001ca:	687b      	ldr	r3, [r7, #4]
 80001cc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        if (KeyReg0[i] == KeyReg1[i] && KeyReg1[i] == KeyReg2[i])
 80001d0:	4a31      	ldr	r2, [pc, #196]	; (8000298 <readButton+0x118>)
 80001d2:	687b      	ldr	r3, [r7, #4]
 80001d4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001d8:	492e      	ldr	r1, [pc, #184]	; (8000294 <readButton+0x114>)
 80001da:	687b      	ldr	r3, [r7, #4]
 80001dc:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80001e0:	429a      	cmp	r2, r3
 80001e2:	d14b      	bne.n	800027c <readButton+0xfc>
 80001e4:	4a2b      	ldr	r2, [pc, #172]	; (8000294 <readButton+0x114>)
 80001e6:	687b      	ldr	r3, [r7, #4]
 80001e8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001ec:	492b      	ldr	r1, [pc, #172]	; (800029c <readButton+0x11c>)
 80001ee:	687b      	ldr	r3, [r7, #4]
 80001f0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80001f4:	429a      	cmp	r2, r3
 80001f6:	d141      	bne.n	800027c <readButton+0xfc>
        {
        	if (KeyReg3[i] != KeyReg2[i])
 80001f8:	4a2b      	ldr	r2, [pc, #172]	; (80002a8 <readButton+0x128>)
 80001fa:	687b      	ldr	r3, [r7, #4]
 80001fc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000200:	4926      	ldr	r1, [pc, #152]	; (800029c <readButton+0x11c>)
 8000202:	687b      	ldr	r3, [r7, #4]
 8000204:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000208:	429a      	cmp	r2, r3
 800020a:	d018      	beq.n	800023e <readButton+0xbe>
        	{
        		KeyReg3[i] = KeyReg2[i];
 800020c:	4a23      	ldr	r2, [pc, #140]	; (800029c <readButton+0x11c>)
 800020e:	687b      	ldr	r3, [r7, #4]
 8000210:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000214:	4924      	ldr	r1, [pc, #144]	; (80002a8 <readButton+0x128>)
 8000216:	687b      	ldr	r3, [r7, #4]
 8000218:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        		if (KeyReg2[i] == PRESSED_STATE)
 800021c:	4a1f      	ldr	r2, [pc, #124]	; (800029c <readButton+0x11c>)
 800021e:	687b      	ldr	r3, [r7, #4]
 8000220:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000224:	2b00      	cmp	r3, #0
 8000226:	d129      	bne.n	800027c <readButton+0xfc>
        		{
        			buttonFlag[i] = 1;
 8000228:	4a20      	ldr	r2, [pc, #128]	; (80002ac <readButton+0x12c>)
 800022a:	687b      	ldr	r3, [r7, #4]
 800022c:	2101      	movs	r1, #1
 800022e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        			Timer_For_Key_Press[i] = 200;
 8000232:	4a1f      	ldr	r2, [pc, #124]	; (80002b0 <readButton+0x130>)
 8000234:	687b      	ldr	r3, [r7, #4]
 8000236:	21c8      	movs	r1, #200	; 0xc8
 8000238:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 800023c:	e01e      	b.n	800027c <readButton+0xfc>
        		}
        	}
        	else
        	{
        		if (KeyReg2[i] == PRESSED_STATE)
 800023e:	4a17      	ldr	r2, [pc, #92]	; (800029c <readButton+0x11c>)
 8000240:	687b      	ldr	r3, [r7, #4]
 8000242:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000246:	2b00      	cmp	r3, #0
 8000248:	d118      	bne.n	800027c <readButton+0xfc>
        		{
        			Timer_For_Key_Press[i]--;
 800024a:	4a19      	ldr	r2, [pc, #100]	; (80002b0 <readButton+0x130>)
 800024c:	687b      	ldr	r3, [r7, #4]
 800024e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000252:	1e5a      	subs	r2, r3, #1
 8000254:	4916      	ldr	r1, [pc, #88]	; (80002b0 <readButton+0x130>)
 8000256:	687b      	ldr	r3, [r7, #4]
 8000258:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        			if (Timer_For_Key_Press[i] == 0)
 800025c:	4a14      	ldr	r2, [pc, #80]	; (80002b0 <readButton+0x130>)
 800025e:	687b      	ldr	r3, [r7, #4]
 8000260:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000264:	2b00      	cmp	r3, #0
 8000266:	d109      	bne.n	800027c <readButton+0xfc>
        			{
        				buttonFlag[i] = 1;
 8000268:	4a10      	ldr	r2, [pc, #64]	; (80002ac <readButton+0x12c>)
 800026a:	687b      	ldr	r3, [r7, #4]
 800026c:	2101      	movs	r1, #1
 800026e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        				Timer_For_Key_Press[i] = 200;
 8000272:	4a0f      	ldr	r2, [pc, #60]	; (80002b0 <readButton+0x130>)
 8000274:	687b      	ldr	r3, [r7, #4]
 8000276:	21c8      	movs	r1, #200	; 0xc8
 8000278:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (int i = 0; i < NUM_OF_BUTTONS; i++)
 800027c:	687b      	ldr	r3, [r7, #4]
 800027e:	3301      	adds	r3, #1
 8000280:	607b      	str	r3, [r7, #4]
 8000282:	687b      	ldr	r3, [r7, #4]
 8000284:	2b03      	cmp	r3, #3
 8000286:	dd81      	ble.n	800018c <readButton+0xc>
        			}
        		}
        	}
        }
    }
}
 8000288:	bf00      	nop
 800028a:	bf00      	nop
 800028c:	3708      	adds	r7, #8
 800028e:	46bd      	mov	sp, r7
 8000290:	bd80      	pop	{r7, pc}
 8000292:	bf00      	nop
 8000294:	20000020 	.word	0x20000020
 8000298:	20000010 	.word	0x20000010
 800029c:	20000030 	.word	0x20000030
 80002a0:	20000050 	.word	0x20000050
 80002a4:	20000060 	.word	0x20000060
 80002a8:	20000040 	.word	0x20000040
 80002ac:	200000a8 	.word	0x200000a8
 80002b0:	20000000 	.word	0x20000000

080002b4 <display7SEG1>:
#include "global.h"

int enable7SEG = EN0;

void display7SEG1(int num)
{
 80002b4:	b580      	push	{r7, lr}
 80002b6:	b082      	sub	sp, #8
 80002b8:	af00      	add	r7, sp, #0
 80002ba:	6078      	str	r0, [r7, #4]
 80002bc:	687b      	ldr	r3, [r7, #4]
 80002be:	2b09      	cmp	r3, #9
 80002c0:	f200 8180 	bhi.w	80005c4 <display7SEG1+0x310>
 80002c4:	a201      	add	r2, pc, #4	; (adr r2, 80002cc <display7SEG1+0x18>)
 80002c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80002ca:	bf00      	nop
 80002cc:	080002f5 	.word	0x080002f5
 80002d0:	0800033d 	.word	0x0800033d
 80002d4:	08000385 	.word	0x08000385
 80002d8:	080003cd 	.word	0x080003cd
 80002dc:	08000415 	.word	0x08000415
 80002e0:	0800045d 	.word	0x0800045d
 80002e4:	080004a5 	.word	0x080004a5
 80002e8:	080004ed 	.word	0x080004ed
 80002ec:	08000535 	.word	0x08000535
 80002f0:	0800057d 	.word	0x0800057d
    switch (num)
    {
        case 0:
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, RESET); // a on
 80002f4:	2200      	movs	r2, #0
 80002f6:	2101      	movs	r1, #1
 80002f8:	48b5      	ldr	r0, [pc, #724]	; (80005d0 <display7SEG1+0x31c>)
 80002fa:	f001 fdd4 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, RESET); // b on
 80002fe:	2200      	movs	r2, #0
 8000300:	2102      	movs	r1, #2
 8000302:	48b3      	ldr	r0, [pc, #716]	; (80005d0 <display7SEG1+0x31c>)
 8000304:	f001 fdcf 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, RESET); // c on
 8000308:	2200      	movs	r2, #0
 800030a:	2104      	movs	r1, #4
 800030c:	48b0      	ldr	r0, [pc, #704]	; (80005d0 <display7SEG1+0x31c>)
 800030e:	f001 fdca 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, RESET); // d on
 8000312:	2200      	movs	r2, #0
 8000314:	2108      	movs	r1, #8
 8000316:	48ae      	ldr	r0, [pc, #696]	; (80005d0 <display7SEG1+0x31c>)
 8000318:	f001 fdc5 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, RESET); // e on
 800031c:	2200      	movs	r2, #0
 800031e:	2110      	movs	r1, #16
 8000320:	48ab      	ldr	r0, [pc, #684]	; (80005d0 <display7SEG1+0x31c>)
 8000322:	f001 fdc0 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, RESET); // f on
 8000326:	2200      	movs	r2, #0
 8000328:	2120      	movs	r1, #32
 800032a:	48a9      	ldr	r0, [pc, #676]	; (80005d0 <display7SEG1+0x31c>)
 800032c:	f001 fdbb 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, SET);   // g off
 8000330:	2201      	movs	r2, #1
 8000332:	2140      	movs	r1, #64	; 0x40
 8000334:	48a6      	ldr	r0, [pc, #664]	; (80005d0 <display7SEG1+0x31c>)
 8000336:	f001 fdb6 	bl	8001ea6 <HAL_GPIO_WritePin>
            break;
 800033a:	e144      	b.n	80005c6 <display7SEG1+0x312>
        case 1:
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, SET);   // a off
 800033c:	2201      	movs	r2, #1
 800033e:	2101      	movs	r1, #1
 8000340:	48a3      	ldr	r0, [pc, #652]	; (80005d0 <display7SEG1+0x31c>)
 8000342:	f001 fdb0 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, RESET); // b on
 8000346:	2200      	movs	r2, #0
 8000348:	2102      	movs	r1, #2
 800034a:	48a1      	ldr	r0, [pc, #644]	; (80005d0 <display7SEG1+0x31c>)
 800034c:	f001 fdab 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, RESET); // c on
 8000350:	2200      	movs	r2, #0
 8000352:	2104      	movs	r1, #4
 8000354:	489e      	ldr	r0, [pc, #632]	; (80005d0 <display7SEG1+0x31c>)
 8000356:	f001 fda6 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, SET);   // d off
 800035a:	2201      	movs	r2, #1
 800035c:	2108      	movs	r1, #8
 800035e:	489c      	ldr	r0, [pc, #624]	; (80005d0 <display7SEG1+0x31c>)
 8000360:	f001 fda1 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, SET);   // e off
 8000364:	2201      	movs	r2, #1
 8000366:	2110      	movs	r1, #16
 8000368:	4899      	ldr	r0, [pc, #612]	; (80005d0 <display7SEG1+0x31c>)
 800036a:	f001 fd9c 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, SET);   // f off
 800036e:	2201      	movs	r2, #1
 8000370:	2120      	movs	r1, #32
 8000372:	4897      	ldr	r0, [pc, #604]	; (80005d0 <display7SEG1+0x31c>)
 8000374:	f001 fd97 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, SET);   // g off
 8000378:	2201      	movs	r2, #1
 800037a:	2140      	movs	r1, #64	; 0x40
 800037c:	4894      	ldr	r0, [pc, #592]	; (80005d0 <display7SEG1+0x31c>)
 800037e:	f001 fd92 	bl	8001ea6 <HAL_GPIO_WritePin>
            break;
 8000382:	e120      	b.n	80005c6 <display7SEG1+0x312>
        case 2:
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, RESET); // a on
 8000384:	2200      	movs	r2, #0
 8000386:	2101      	movs	r1, #1
 8000388:	4891      	ldr	r0, [pc, #580]	; (80005d0 <display7SEG1+0x31c>)
 800038a:	f001 fd8c 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, RESET); // b on
 800038e:	2200      	movs	r2, #0
 8000390:	2102      	movs	r1, #2
 8000392:	488f      	ldr	r0, [pc, #572]	; (80005d0 <display7SEG1+0x31c>)
 8000394:	f001 fd87 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, SET);   // c off
 8000398:	2201      	movs	r2, #1
 800039a:	2104      	movs	r1, #4
 800039c:	488c      	ldr	r0, [pc, #560]	; (80005d0 <display7SEG1+0x31c>)
 800039e:	f001 fd82 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, RESET); // d on
 80003a2:	2200      	movs	r2, #0
 80003a4:	2108      	movs	r1, #8
 80003a6:	488a      	ldr	r0, [pc, #552]	; (80005d0 <display7SEG1+0x31c>)
 80003a8:	f001 fd7d 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, RESET); // e on
 80003ac:	2200      	movs	r2, #0
 80003ae:	2110      	movs	r1, #16
 80003b0:	4887      	ldr	r0, [pc, #540]	; (80005d0 <display7SEG1+0x31c>)
 80003b2:	f001 fd78 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, SET);   // f off
 80003b6:	2201      	movs	r2, #1
 80003b8:	2120      	movs	r1, #32
 80003ba:	4885      	ldr	r0, [pc, #532]	; (80005d0 <display7SEG1+0x31c>)
 80003bc:	f001 fd73 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, RESET); // g on
 80003c0:	2200      	movs	r2, #0
 80003c2:	2140      	movs	r1, #64	; 0x40
 80003c4:	4882      	ldr	r0, [pc, #520]	; (80005d0 <display7SEG1+0x31c>)
 80003c6:	f001 fd6e 	bl	8001ea6 <HAL_GPIO_WritePin>
            break;
 80003ca:	e0fc      	b.n	80005c6 <display7SEG1+0x312>
        case 3:
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, RESET); // a on
 80003cc:	2200      	movs	r2, #0
 80003ce:	2101      	movs	r1, #1
 80003d0:	487f      	ldr	r0, [pc, #508]	; (80005d0 <display7SEG1+0x31c>)
 80003d2:	f001 fd68 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, RESET); // b on
 80003d6:	2200      	movs	r2, #0
 80003d8:	2102      	movs	r1, #2
 80003da:	487d      	ldr	r0, [pc, #500]	; (80005d0 <display7SEG1+0x31c>)
 80003dc:	f001 fd63 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, RESET); // c on
 80003e0:	2200      	movs	r2, #0
 80003e2:	2104      	movs	r1, #4
 80003e4:	487a      	ldr	r0, [pc, #488]	; (80005d0 <display7SEG1+0x31c>)
 80003e6:	f001 fd5e 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, RESET); // d on
 80003ea:	2200      	movs	r2, #0
 80003ec:	2108      	movs	r1, #8
 80003ee:	4878      	ldr	r0, [pc, #480]	; (80005d0 <display7SEG1+0x31c>)
 80003f0:	f001 fd59 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, SET);   // e off
 80003f4:	2201      	movs	r2, #1
 80003f6:	2110      	movs	r1, #16
 80003f8:	4875      	ldr	r0, [pc, #468]	; (80005d0 <display7SEG1+0x31c>)
 80003fa:	f001 fd54 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, SET);   // f off
 80003fe:	2201      	movs	r2, #1
 8000400:	2120      	movs	r1, #32
 8000402:	4873      	ldr	r0, [pc, #460]	; (80005d0 <display7SEG1+0x31c>)
 8000404:	f001 fd4f 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, RESET); // g on
 8000408:	2200      	movs	r2, #0
 800040a:	2140      	movs	r1, #64	; 0x40
 800040c:	4870      	ldr	r0, [pc, #448]	; (80005d0 <display7SEG1+0x31c>)
 800040e:	f001 fd4a 	bl	8001ea6 <HAL_GPIO_WritePin>
            break;
 8000412:	e0d8      	b.n	80005c6 <display7SEG1+0x312>
        case 4:
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, SET);   // a off
 8000414:	2201      	movs	r2, #1
 8000416:	2101      	movs	r1, #1
 8000418:	486d      	ldr	r0, [pc, #436]	; (80005d0 <display7SEG1+0x31c>)
 800041a:	f001 fd44 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, RESET); // b on
 800041e:	2200      	movs	r2, #0
 8000420:	2102      	movs	r1, #2
 8000422:	486b      	ldr	r0, [pc, #428]	; (80005d0 <display7SEG1+0x31c>)
 8000424:	f001 fd3f 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, RESET); // c on
 8000428:	2200      	movs	r2, #0
 800042a:	2104      	movs	r1, #4
 800042c:	4868      	ldr	r0, [pc, #416]	; (80005d0 <display7SEG1+0x31c>)
 800042e:	f001 fd3a 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, SET);   // d off
 8000432:	2201      	movs	r2, #1
 8000434:	2108      	movs	r1, #8
 8000436:	4866      	ldr	r0, [pc, #408]	; (80005d0 <display7SEG1+0x31c>)
 8000438:	f001 fd35 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, SET);   // e off
 800043c:	2201      	movs	r2, #1
 800043e:	2110      	movs	r1, #16
 8000440:	4863      	ldr	r0, [pc, #396]	; (80005d0 <display7SEG1+0x31c>)
 8000442:	f001 fd30 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, RESET); // f on
 8000446:	2200      	movs	r2, #0
 8000448:	2120      	movs	r1, #32
 800044a:	4861      	ldr	r0, [pc, #388]	; (80005d0 <display7SEG1+0x31c>)
 800044c:	f001 fd2b 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, RESET); // g on
 8000450:	2200      	movs	r2, #0
 8000452:	2140      	movs	r1, #64	; 0x40
 8000454:	485e      	ldr	r0, [pc, #376]	; (80005d0 <display7SEG1+0x31c>)
 8000456:	f001 fd26 	bl	8001ea6 <HAL_GPIO_WritePin>
            break;
 800045a:	e0b4      	b.n	80005c6 <display7SEG1+0x312>
        case 5:
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, RESET); // a on
 800045c:	2200      	movs	r2, #0
 800045e:	2101      	movs	r1, #1
 8000460:	485b      	ldr	r0, [pc, #364]	; (80005d0 <display7SEG1+0x31c>)
 8000462:	f001 fd20 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, SET);   // b off
 8000466:	2201      	movs	r2, #1
 8000468:	2102      	movs	r1, #2
 800046a:	4859      	ldr	r0, [pc, #356]	; (80005d0 <display7SEG1+0x31c>)
 800046c:	f001 fd1b 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, RESET); // c on
 8000470:	2200      	movs	r2, #0
 8000472:	2104      	movs	r1, #4
 8000474:	4856      	ldr	r0, [pc, #344]	; (80005d0 <display7SEG1+0x31c>)
 8000476:	f001 fd16 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, RESET); // d on
 800047a:	2200      	movs	r2, #0
 800047c:	2108      	movs	r1, #8
 800047e:	4854      	ldr	r0, [pc, #336]	; (80005d0 <display7SEG1+0x31c>)
 8000480:	f001 fd11 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, SET);   // e off
 8000484:	2201      	movs	r2, #1
 8000486:	2110      	movs	r1, #16
 8000488:	4851      	ldr	r0, [pc, #324]	; (80005d0 <display7SEG1+0x31c>)
 800048a:	f001 fd0c 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, RESET); // f on
 800048e:	2200      	movs	r2, #0
 8000490:	2120      	movs	r1, #32
 8000492:	484f      	ldr	r0, [pc, #316]	; (80005d0 <display7SEG1+0x31c>)
 8000494:	f001 fd07 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, RESET); // g on
 8000498:	2200      	movs	r2, #0
 800049a:	2140      	movs	r1, #64	; 0x40
 800049c:	484c      	ldr	r0, [pc, #304]	; (80005d0 <display7SEG1+0x31c>)
 800049e:	f001 fd02 	bl	8001ea6 <HAL_GPIO_WritePin>
            break;
 80004a2:	e090      	b.n	80005c6 <display7SEG1+0x312>
        case 6:
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, RESET); // a on
 80004a4:	2200      	movs	r2, #0
 80004a6:	2101      	movs	r1, #1
 80004a8:	4849      	ldr	r0, [pc, #292]	; (80005d0 <display7SEG1+0x31c>)
 80004aa:	f001 fcfc 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, SET);   // b off
 80004ae:	2201      	movs	r2, #1
 80004b0:	2102      	movs	r1, #2
 80004b2:	4847      	ldr	r0, [pc, #284]	; (80005d0 <display7SEG1+0x31c>)
 80004b4:	f001 fcf7 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, RESET); // c on
 80004b8:	2200      	movs	r2, #0
 80004ba:	2104      	movs	r1, #4
 80004bc:	4844      	ldr	r0, [pc, #272]	; (80005d0 <display7SEG1+0x31c>)
 80004be:	f001 fcf2 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, RESET); // d on
 80004c2:	2200      	movs	r2, #0
 80004c4:	2108      	movs	r1, #8
 80004c6:	4842      	ldr	r0, [pc, #264]	; (80005d0 <display7SEG1+0x31c>)
 80004c8:	f001 fced 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, RESET); // e on
 80004cc:	2200      	movs	r2, #0
 80004ce:	2110      	movs	r1, #16
 80004d0:	483f      	ldr	r0, [pc, #252]	; (80005d0 <display7SEG1+0x31c>)
 80004d2:	f001 fce8 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, RESET); // f on
 80004d6:	2200      	movs	r2, #0
 80004d8:	2120      	movs	r1, #32
 80004da:	483d      	ldr	r0, [pc, #244]	; (80005d0 <display7SEG1+0x31c>)
 80004dc:	f001 fce3 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, RESET); // g on
 80004e0:	2200      	movs	r2, #0
 80004e2:	2140      	movs	r1, #64	; 0x40
 80004e4:	483a      	ldr	r0, [pc, #232]	; (80005d0 <display7SEG1+0x31c>)
 80004e6:	f001 fcde 	bl	8001ea6 <HAL_GPIO_WritePin>
            break;
 80004ea:	e06c      	b.n	80005c6 <display7SEG1+0x312>
        case 7:
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, RESET); // a on
 80004ec:	2200      	movs	r2, #0
 80004ee:	2101      	movs	r1, #1
 80004f0:	4837      	ldr	r0, [pc, #220]	; (80005d0 <display7SEG1+0x31c>)
 80004f2:	f001 fcd8 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, RESET); // b on
 80004f6:	2200      	movs	r2, #0
 80004f8:	2102      	movs	r1, #2
 80004fa:	4835      	ldr	r0, [pc, #212]	; (80005d0 <display7SEG1+0x31c>)
 80004fc:	f001 fcd3 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, RESET); // c on
 8000500:	2200      	movs	r2, #0
 8000502:	2104      	movs	r1, #4
 8000504:	4832      	ldr	r0, [pc, #200]	; (80005d0 <display7SEG1+0x31c>)
 8000506:	f001 fcce 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, SET);   // d off
 800050a:	2201      	movs	r2, #1
 800050c:	2108      	movs	r1, #8
 800050e:	4830      	ldr	r0, [pc, #192]	; (80005d0 <display7SEG1+0x31c>)
 8000510:	f001 fcc9 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, SET);   // e off
 8000514:	2201      	movs	r2, #1
 8000516:	2110      	movs	r1, #16
 8000518:	482d      	ldr	r0, [pc, #180]	; (80005d0 <display7SEG1+0x31c>)
 800051a:	f001 fcc4 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, SET);   // f off
 800051e:	2201      	movs	r2, #1
 8000520:	2120      	movs	r1, #32
 8000522:	482b      	ldr	r0, [pc, #172]	; (80005d0 <display7SEG1+0x31c>)
 8000524:	f001 fcbf 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, SET);   // g off
 8000528:	2201      	movs	r2, #1
 800052a:	2140      	movs	r1, #64	; 0x40
 800052c:	4828      	ldr	r0, [pc, #160]	; (80005d0 <display7SEG1+0x31c>)
 800052e:	f001 fcba 	bl	8001ea6 <HAL_GPIO_WritePin>
            break;
 8000532:	e048      	b.n	80005c6 <display7SEG1+0x312>
        case 8:
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, RESET); // a on
 8000534:	2200      	movs	r2, #0
 8000536:	2101      	movs	r1, #1
 8000538:	4825      	ldr	r0, [pc, #148]	; (80005d0 <display7SEG1+0x31c>)
 800053a:	f001 fcb4 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, RESET); // b on
 800053e:	2200      	movs	r2, #0
 8000540:	2102      	movs	r1, #2
 8000542:	4823      	ldr	r0, [pc, #140]	; (80005d0 <display7SEG1+0x31c>)
 8000544:	f001 fcaf 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, RESET); // c on
 8000548:	2200      	movs	r2, #0
 800054a:	2104      	movs	r1, #4
 800054c:	4820      	ldr	r0, [pc, #128]	; (80005d0 <display7SEG1+0x31c>)
 800054e:	f001 fcaa 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, RESET); // d on
 8000552:	2200      	movs	r2, #0
 8000554:	2108      	movs	r1, #8
 8000556:	481e      	ldr	r0, [pc, #120]	; (80005d0 <display7SEG1+0x31c>)
 8000558:	f001 fca5 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, RESET); // e on
 800055c:	2200      	movs	r2, #0
 800055e:	2110      	movs	r1, #16
 8000560:	481b      	ldr	r0, [pc, #108]	; (80005d0 <display7SEG1+0x31c>)
 8000562:	f001 fca0 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, RESET); // f on
 8000566:	2200      	movs	r2, #0
 8000568:	2120      	movs	r1, #32
 800056a:	4819      	ldr	r0, [pc, #100]	; (80005d0 <display7SEG1+0x31c>)
 800056c:	f001 fc9b 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, RESET); // g on
 8000570:	2200      	movs	r2, #0
 8000572:	2140      	movs	r1, #64	; 0x40
 8000574:	4816      	ldr	r0, [pc, #88]	; (80005d0 <display7SEG1+0x31c>)
 8000576:	f001 fc96 	bl	8001ea6 <HAL_GPIO_WritePin>
            break;
 800057a:	e024      	b.n	80005c6 <display7SEG1+0x312>
        case 9:
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, RESET); // a on
 800057c:	2200      	movs	r2, #0
 800057e:	2101      	movs	r1, #1
 8000580:	4813      	ldr	r0, [pc, #76]	; (80005d0 <display7SEG1+0x31c>)
 8000582:	f001 fc90 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, RESET); // b on
 8000586:	2200      	movs	r2, #0
 8000588:	2102      	movs	r1, #2
 800058a:	4811      	ldr	r0, [pc, #68]	; (80005d0 <display7SEG1+0x31c>)
 800058c:	f001 fc8b 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, RESET); // c on
 8000590:	2200      	movs	r2, #0
 8000592:	2104      	movs	r1, #4
 8000594:	480e      	ldr	r0, [pc, #56]	; (80005d0 <display7SEG1+0x31c>)
 8000596:	f001 fc86 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, RESET); // d on
 800059a:	2200      	movs	r2, #0
 800059c:	2108      	movs	r1, #8
 800059e:	480c      	ldr	r0, [pc, #48]	; (80005d0 <display7SEG1+0x31c>)
 80005a0:	f001 fc81 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, SET);   // e off
 80005a4:	2201      	movs	r2, #1
 80005a6:	2110      	movs	r1, #16
 80005a8:	4809      	ldr	r0, [pc, #36]	; (80005d0 <display7SEG1+0x31c>)
 80005aa:	f001 fc7c 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, RESET); // f on
 80005ae:	2200      	movs	r2, #0
 80005b0:	2120      	movs	r1, #32
 80005b2:	4807      	ldr	r0, [pc, #28]	; (80005d0 <display7SEG1+0x31c>)
 80005b4:	f001 fc77 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, RESET); // g on
 80005b8:	2200      	movs	r2, #0
 80005ba:	2140      	movs	r1, #64	; 0x40
 80005bc:	4804      	ldr	r0, [pc, #16]	; (80005d0 <display7SEG1+0x31c>)
 80005be:	f001 fc72 	bl	8001ea6 <HAL_GPIO_WritePin>
            break;
 80005c2:	e000      	b.n	80005c6 <display7SEG1+0x312>
        default:
            // Do nothing or invalid paramters
            break;
 80005c4:	bf00      	nop
    }
}
 80005c6:	bf00      	nop
 80005c8:	3708      	adds	r7, #8
 80005ca:	46bd      	mov	sp, r7
 80005cc:	bd80      	pop	{r7, pc}
 80005ce:	bf00      	nop
 80005d0:	40010c00 	.word	0x40010c00

080005d4 <display7SEG2>:

void display7SEG2(int num)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b082      	sub	sp, #8
 80005d8:	af00      	add	r7, sp, #0
 80005da:	6078      	str	r0, [r7, #4]
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	2b09      	cmp	r3, #9
 80005e0:	f200 81bc 	bhi.w	800095c <display7SEG2+0x388>
 80005e4:	a201      	add	r2, pc, #4	; (adr r2, 80005ec <display7SEG2+0x18>)
 80005e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80005ea:	bf00      	nop
 80005ec:	08000615 	.word	0x08000615
 80005f0:	08000669 	.word	0x08000669
 80005f4:	080006bd 	.word	0x080006bd
 80005f8:	08000711 	.word	0x08000711
 80005fc:	08000765 	.word	0x08000765
 8000600:	080007b9 	.word	0x080007b9
 8000604:	0800080d 	.word	0x0800080d
 8000608:	08000861 	.word	0x08000861
 800060c:	080008b5 	.word	0x080008b5
 8000610:	08000909 	.word	0x08000909
    switch (num)
    {
        case 0:
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, RESET); // a on
 8000614:	2200      	movs	r2, #0
 8000616:	2180      	movs	r1, #128	; 0x80
 8000618:	48d3      	ldr	r0, [pc, #844]	; (8000968 <display7SEG2+0x394>)
 800061a:	f001 fc44 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, RESET); // b on
 800061e:	2200      	movs	r2, #0
 8000620:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000624:	48d0      	ldr	r0, [pc, #832]	; (8000968 <display7SEG2+0x394>)
 8000626:	f001 fc3e 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, RESET); // c on
 800062a:	2200      	movs	r2, #0
 800062c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000630:	48cd      	ldr	r0, [pc, #820]	; (8000968 <display7SEG2+0x394>)
 8000632:	f001 fc38 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, RESET); // d on
 8000636:	2200      	movs	r2, #0
 8000638:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800063c:	48ca      	ldr	r0, [pc, #808]	; (8000968 <display7SEG2+0x394>)
 800063e:	f001 fc32 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, RESET); // e on
 8000642:	2200      	movs	r2, #0
 8000644:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000648:	48c7      	ldr	r0, [pc, #796]	; (8000968 <display7SEG2+0x394>)
 800064a:	f001 fc2c 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, RESET); // f on
 800064e:	2200      	movs	r2, #0
 8000650:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000654:	48c4      	ldr	r0, [pc, #784]	; (8000968 <display7SEG2+0x394>)
 8000656:	f001 fc26 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, SET);   // g off
 800065a:	2201      	movs	r2, #1
 800065c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000660:	48c1      	ldr	r0, [pc, #772]	; (8000968 <display7SEG2+0x394>)
 8000662:	f001 fc20 	bl	8001ea6 <HAL_GPIO_WritePin>
            break;
 8000666:	e17a      	b.n	800095e <display7SEG2+0x38a>
        case 1:
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, SET);   // a off
 8000668:	2201      	movs	r2, #1
 800066a:	2180      	movs	r1, #128	; 0x80
 800066c:	48be      	ldr	r0, [pc, #760]	; (8000968 <display7SEG2+0x394>)
 800066e:	f001 fc1a 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, RESET); // b on
 8000672:	2200      	movs	r2, #0
 8000674:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000678:	48bb      	ldr	r0, [pc, #748]	; (8000968 <display7SEG2+0x394>)
 800067a:	f001 fc14 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, RESET); // c on
 800067e:	2200      	movs	r2, #0
 8000680:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000684:	48b8      	ldr	r0, [pc, #736]	; (8000968 <display7SEG2+0x394>)
 8000686:	f001 fc0e 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, SET);   // d off
 800068a:	2201      	movs	r2, #1
 800068c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000690:	48b5      	ldr	r0, [pc, #724]	; (8000968 <display7SEG2+0x394>)
 8000692:	f001 fc08 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, SET);   // e off
 8000696:	2201      	movs	r2, #1
 8000698:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800069c:	48b2      	ldr	r0, [pc, #712]	; (8000968 <display7SEG2+0x394>)
 800069e:	f001 fc02 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, SET);   // f off
 80006a2:	2201      	movs	r2, #1
 80006a4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80006a8:	48af      	ldr	r0, [pc, #700]	; (8000968 <display7SEG2+0x394>)
 80006aa:	f001 fbfc 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, SET);   // g off
 80006ae:	2201      	movs	r2, #1
 80006b0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80006b4:	48ac      	ldr	r0, [pc, #688]	; (8000968 <display7SEG2+0x394>)
 80006b6:	f001 fbf6 	bl	8001ea6 <HAL_GPIO_WritePin>
            break;
 80006ba:	e150      	b.n	800095e <display7SEG2+0x38a>
        case 2:
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, RESET); // a on
 80006bc:	2200      	movs	r2, #0
 80006be:	2180      	movs	r1, #128	; 0x80
 80006c0:	48a9      	ldr	r0, [pc, #676]	; (8000968 <display7SEG2+0x394>)
 80006c2:	f001 fbf0 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, RESET); // b on
 80006c6:	2200      	movs	r2, #0
 80006c8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80006cc:	48a6      	ldr	r0, [pc, #664]	; (8000968 <display7SEG2+0x394>)
 80006ce:	f001 fbea 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, SET);   // c off
 80006d2:	2201      	movs	r2, #1
 80006d4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80006d8:	48a3      	ldr	r0, [pc, #652]	; (8000968 <display7SEG2+0x394>)
 80006da:	f001 fbe4 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, RESET); // d on
 80006de:	2200      	movs	r2, #0
 80006e0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80006e4:	48a0      	ldr	r0, [pc, #640]	; (8000968 <display7SEG2+0x394>)
 80006e6:	f001 fbde 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, RESET); // e on
 80006ea:	2200      	movs	r2, #0
 80006ec:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80006f0:	489d      	ldr	r0, [pc, #628]	; (8000968 <display7SEG2+0x394>)
 80006f2:	f001 fbd8 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, SET);   // f off
 80006f6:	2201      	movs	r2, #1
 80006f8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80006fc:	489a      	ldr	r0, [pc, #616]	; (8000968 <display7SEG2+0x394>)
 80006fe:	f001 fbd2 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, RESET); // g on
 8000702:	2200      	movs	r2, #0
 8000704:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000708:	4897      	ldr	r0, [pc, #604]	; (8000968 <display7SEG2+0x394>)
 800070a:	f001 fbcc 	bl	8001ea6 <HAL_GPIO_WritePin>
            break;
 800070e:	e126      	b.n	800095e <display7SEG2+0x38a>
        case 3:
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, RESET); // a on
 8000710:	2200      	movs	r2, #0
 8000712:	2180      	movs	r1, #128	; 0x80
 8000714:	4894      	ldr	r0, [pc, #592]	; (8000968 <display7SEG2+0x394>)
 8000716:	f001 fbc6 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, RESET); // b on
 800071a:	2200      	movs	r2, #0
 800071c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000720:	4891      	ldr	r0, [pc, #580]	; (8000968 <display7SEG2+0x394>)
 8000722:	f001 fbc0 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, RESET); // c on
 8000726:	2200      	movs	r2, #0
 8000728:	f44f 7100 	mov.w	r1, #512	; 0x200
 800072c:	488e      	ldr	r0, [pc, #568]	; (8000968 <display7SEG2+0x394>)
 800072e:	f001 fbba 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, RESET); // d on
 8000732:	2200      	movs	r2, #0
 8000734:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000738:	488b      	ldr	r0, [pc, #556]	; (8000968 <display7SEG2+0x394>)
 800073a:	f001 fbb4 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, SET);   // e off
 800073e:	2201      	movs	r2, #1
 8000740:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000744:	4888      	ldr	r0, [pc, #544]	; (8000968 <display7SEG2+0x394>)
 8000746:	f001 fbae 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, SET);   // f off
 800074a:	2201      	movs	r2, #1
 800074c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000750:	4885      	ldr	r0, [pc, #532]	; (8000968 <display7SEG2+0x394>)
 8000752:	f001 fba8 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, RESET); // g on
 8000756:	2200      	movs	r2, #0
 8000758:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800075c:	4882      	ldr	r0, [pc, #520]	; (8000968 <display7SEG2+0x394>)
 800075e:	f001 fba2 	bl	8001ea6 <HAL_GPIO_WritePin>
            break;
 8000762:	e0fc      	b.n	800095e <display7SEG2+0x38a>
        case 4:
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, SET);   // a off
 8000764:	2201      	movs	r2, #1
 8000766:	2180      	movs	r1, #128	; 0x80
 8000768:	487f      	ldr	r0, [pc, #508]	; (8000968 <display7SEG2+0x394>)
 800076a:	f001 fb9c 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, RESET); // b on
 800076e:	2200      	movs	r2, #0
 8000770:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000774:	487c      	ldr	r0, [pc, #496]	; (8000968 <display7SEG2+0x394>)
 8000776:	f001 fb96 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, RESET); // c on
 800077a:	2200      	movs	r2, #0
 800077c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000780:	4879      	ldr	r0, [pc, #484]	; (8000968 <display7SEG2+0x394>)
 8000782:	f001 fb90 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, SET);   // d off
 8000786:	2201      	movs	r2, #1
 8000788:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800078c:	4876      	ldr	r0, [pc, #472]	; (8000968 <display7SEG2+0x394>)
 800078e:	f001 fb8a 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, SET);   // e off
 8000792:	2201      	movs	r2, #1
 8000794:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000798:	4873      	ldr	r0, [pc, #460]	; (8000968 <display7SEG2+0x394>)
 800079a:	f001 fb84 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, RESET); // f on
 800079e:	2200      	movs	r2, #0
 80007a0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80007a4:	4870      	ldr	r0, [pc, #448]	; (8000968 <display7SEG2+0x394>)
 80007a6:	f001 fb7e 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, RESET); // g on
 80007aa:	2200      	movs	r2, #0
 80007ac:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80007b0:	486d      	ldr	r0, [pc, #436]	; (8000968 <display7SEG2+0x394>)
 80007b2:	f001 fb78 	bl	8001ea6 <HAL_GPIO_WritePin>
            break;
 80007b6:	e0d2      	b.n	800095e <display7SEG2+0x38a>
        case 5:
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, RESET); // a on
 80007b8:	2200      	movs	r2, #0
 80007ba:	2180      	movs	r1, #128	; 0x80
 80007bc:	486a      	ldr	r0, [pc, #424]	; (8000968 <display7SEG2+0x394>)
 80007be:	f001 fb72 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, SET);   // b off
 80007c2:	2201      	movs	r2, #1
 80007c4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80007c8:	4867      	ldr	r0, [pc, #412]	; (8000968 <display7SEG2+0x394>)
 80007ca:	f001 fb6c 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, RESET); // c on
 80007ce:	2200      	movs	r2, #0
 80007d0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80007d4:	4864      	ldr	r0, [pc, #400]	; (8000968 <display7SEG2+0x394>)
 80007d6:	f001 fb66 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, RESET); // d on
 80007da:	2200      	movs	r2, #0
 80007dc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80007e0:	4861      	ldr	r0, [pc, #388]	; (8000968 <display7SEG2+0x394>)
 80007e2:	f001 fb60 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, SET);   // e off
 80007e6:	2201      	movs	r2, #1
 80007e8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80007ec:	485e      	ldr	r0, [pc, #376]	; (8000968 <display7SEG2+0x394>)
 80007ee:	f001 fb5a 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, RESET); // f on
 80007f2:	2200      	movs	r2, #0
 80007f4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80007f8:	485b      	ldr	r0, [pc, #364]	; (8000968 <display7SEG2+0x394>)
 80007fa:	f001 fb54 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, RESET); // g on
 80007fe:	2200      	movs	r2, #0
 8000800:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000804:	4858      	ldr	r0, [pc, #352]	; (8000968 <display7SEG2+0x394>)
 8000806:	f001 fb4e 	bl	8001ea6 <HAL_GPIO_WritePin>
            break;
 800080a:	e0a8      	b.n	800095e <display7SEG2+0x38a>
        case 6:
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, RESET); // a on
 800080c:	2200      	movs	r2, #0
 800080e:	2180      	movs	r1, #128	; 0x80
 8000810:	4855      	ldr	r0, [pc, #340]	; (8000968 <display7SEG2+0x394>)
 8000812:	f001 fb48 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, SET);   // b off
 8000816:	2201      	movs	r2, #1
 8000818:	f44f 7180 	mov.w	r1, #256	; 0x100
 800081c:	4852      	ldr	r0, [pc, #328]	; (8000968 <display7SEG2+0x394>)
 800081e:	f001 fb42 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, RESET); // c on
 8000822:	2200      	movs	r2, #0
 8000824:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000828:	484f      	ldr	r0, [pc, #316]	; (8000968 <display7SEG2+0x394>)
 800082a:	f001 fb3c 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, RESET); // d on
 800082e:	2200      	movs	r2, #0
 8000830:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000834:	484c      	ldr	r0, [pc, #304]	; (8000968 <display7SEG2+0x394>)
 8000836:	f001 fb36 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, RESET); // e on
 800083a:	2200      	movs	r2, #0
 800083c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000840:	4849      	ldr	r0, [pc, #292]	; (8000968 <display7SEG2+0x394>)
 8000842:	f001 fb30 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, RESET); // f on
 8000846:	2200      	movs	r2, #0
 8000848:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800084c:	4846      	ldr	r0, [pc, #280]	; (8000968 <display7SEG2+0x394>)
 800084e:	f001 fb2a 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, RESET); // g on
 8000852:	2200      	movs	r2, #0
 8000854:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000858:	4843      	ldr	r0, [pc, #268]	; (8000968 <display7SEG2+0x394>)
 800085a:	f001 fb24 	bl	8001ea6 <HAL_GPIO_WritePin>
            break;
 800085e:	e07e      	b.n	800095e <display7SEG2+0x38a>
        case 7:
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, RESET); // a on
 8000860:	2200      	movs	r2, #0
 8000862:	2180      	movs	r1, #128	; 0x80
 8000864:	4840      	ldr	r0, [pc, #256]	; (8000968 <display7SEG2+0x394>)
 8000866:	f001 fb1e 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, RESET); // b on
 800086a:	2200      	movs	r2, #0
 800086c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000870:	483d      	ldr	r0, [pc, #244]	; (8000968 <display7SEG2+0x394>)
 8000872:	f001 fb18 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, RESET); // c on
 8000876:	2200      	movs	r2, #0
 8000878:	f44f 7100 	mov.w	r1, #512	; 0x200
 800087c:	483a      	ldr	r0, [pc, #232]	; (8000968 <display7SEG2+0x394>)
 800087e:	f001 fb12 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, SET);   // d off
 8000882:	2201      	movs	r2, #1
 8000884:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000888:	4837      	ldr	r0, [pc, #220]	; (8000968 <display7SEG2+0x394>)
 800088a:	f001 fb0c 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, SET);   // e off
 800088e:	2201      	movs	r2, #1
 8000890:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000894:	4834      	ldr	r0, [pc, #208]	; (8000968 <display7SEG2+0x394>)
 8000896:	f001 fb06 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, SET);   // f off
 800089a:	2201      	movs	r2, #1
 800089c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80008a0:	4831      	ldr	r0, [pc, #196]	; (8000968 <display7SEG2+0x394>)
 80008a2:	f001 fb00 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, SET);   // g off
 80008a6:	2201      	movs	r2, #1
 80008a8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80008ac:	482e      	ldr	r0, [pc, #184]	; (8000968 <display7SEG2+0x394>)
 80008ae:	f001 fafa 	bl	8001ea6 <HAL_GPIO_WritePin>
            break;
 80008b2:	e054      	b.n	800095e <display7SEG2+0x38a>
        case 8:
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, RESET); // a on
 80008b4:	2200      	movs	r2, #0
 80008b6:	2180      	movs	r1, #128	; 0x80
 80008b8:	482b      	ldr	r0, [pc, #172]	; (8000968 <display7SEG2+0x394>)
 80008ba:	f001 faf4 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, RESET); // b on
 80008be:	2200      	movs	r2, #0
 80008c0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80008c4:	4828      	ldr	r0, [pc, #160]	; (8000968 <display7SEG2+0x394>)
 80008c6:	f001 faee 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, RESET); // c on
 80008ca:	2200      	movs	r2, #0
 80008cc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80008d0:	4825      	ldr	r0, [pc, #148]	; (8000968 <display7SEG2+0x394>)
 80008d2:	f001 fae8 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, RESET); // d on
 80008d6:	2200      	movs	r2, #0
 80008d8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80008dc:	4822      	ldr	r0, [pc, #136]	; (8000968 <display7SEG2+0x394>)
 80008de:	f001 fae2 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, RESET); // e on
 80008e2:	2200      	movs	r2, #0
 80008e4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80008e8:	481f      	ldr	r0, [pc, #124]	; (8000968 <display7SEG2+0x394>)
 80008ea:	f001 fadc 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, RESET); // f on
 80008ee:	2200      	movs	r2, #0
 80008f0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80008f4:	481c      	ldr	r0, [pc, #112]	; (8000968 <display7SEG2+0x394>)
 80008f6:	f001 fad6 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, RESET); // g on
 80008fa:	2200      	movs	r2, #0
 80008fc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000900:	4819      	ldr	r0, [pc, #100]	; (8000968 <display7SEG2+0x394>)
 8000902:	f001 fad0 	bl	8001ea6 <HAL_GPIO_WritePin>
            break;
 8000906:	e02a      	b.n	800095e <display7SEG2+0x38a>
        case 9:
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, RESET); // a on
 8000908:	2200      	movs	r2, #0
 800090a:	2180      	movs	r1, #128	; 0x80
 800090c:	4816      	ldr	r0, [pc, #88]	; (8000968 <display7SEG2+0x394>)
 800090e:	f001 faca 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, RESET); // b on
 8000912:	2200      	movs	r2, #0
 8000914:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000918:	4813      	ldr	r0, [pc, #76]	; (8000968 <display7SEG2+0x394>)
 800091a:	f001 fac4 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, RESET); // c on
 800091e:	2200      	movs	r2, #0
 8000920:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000924:	4810      	ldr	r0, [pc, #64]	; (8000968 <display7SEG2+0x394>)
 8000926:	f001 fabe 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, RESET); // d on
 800092a:	2200      	movs	r2, #0
 800092c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000930:	480d      	ldr	r0, [pc, #52]	; (8000968 <display7SEG2+0x394>)
 8000932:	f001 fab8 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, SET);   // e off
 8000936:	2201      	movs	r2, #1
 8000938:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800093c:	480a      	ldr	r0, [pc, #40]	; (8000968 <display7SEG2+0x394>)
 800093e:	f001 fab2 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, RESET); // f on
 8000942:	2200      	movs	r2, #0
 8000944:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000948:	4807      	ldr	r0, [pc, #28]	; (8000968 <display7SEG2+0x394>)
 800094a:	f001 faac 	bl	8001ea6 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, RESET); // g on
 800094e:	2200      	movs	r2, #0
 8000950:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000954:	4804      	ldr	r0, [pc, #16]	; (8000968 <display7SEG2+0x394>)
 8000956:	f001 faa6 	bl	8001ea6 <HAL_GPIO_WritePin>
            break;
 800095a:	e000      	b.n	800095e <display7SEG2+0x38a>
        default:
            // Do nothing or invalid paramters
            break;
 800095c:	bf00      	nop
    }
}
 800095e:	bf00      	nop
 8000960:	3708      	adds	r7, #8
 8000962:	46bd      	mov	sp, r7
 8000964:	bd80      	pop	{r7, pc}
 8000966:	bf00      	nop
 8000968:	40010c00 	.word	0x40010c00

0800096c <display_7SEG_automatic>:

void display_7SEG_automatic()
{
 800096c:	b580      	push	{r7, lr}
 800096e:	af00      	add	r7, sp, #0
	switch(enable7SEG)
 8000970:	4b3a      	ldr	r3, [pc, #232]	; (8000a5c <display_7SEG_automatic+0xf0>)
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	2b00      	cmp	r3, #0
 8000976:	d002      	beq.n	800097e <display_7SEG_automatic+0x12>
 8000978:	2b01      	cmp	r3, #1
 800097a:	d035      	beq.n	80009e8 <display_7SEG_automatic+0x7c>
				setTimer(3, 50);
				enable7SEG = EN0;
			}
			break;
		default:
			break;
 800097c:	e06c      	b.n	8000a58 <display_7SEG_automatic+0xec>
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_RESET);
 800097e:	2200      	movs	r2, #0
 8000980:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000984:	4836      	ldr	r0, [pc, #216]	; (8000a60 <display_7SEG_automatic+0xf4>)
 8000986:	f001 fa8e 	bl	8001ea6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 800098a:	2201      	movs	r2, #1
 800098c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000990:	4833      	ldr	r0, [pc, #204]	; (8000a60 <display_7SEG_automatic+0xf4>)
 8000992:	f001 fa88 	bl	8001ea6 <HAL_GPIO_WritePin>
			display7SEG1(countdown1 / 10);
 8000996:	4b33      	ldr	r3, [pc, #204]	; (8000a64 <display_7SEG_automatic+0xf8>)
 8000998:	681b      	ldr	r3, [r3, #0]
 800099a:	4a33      	ldr	r2, [pc, #204]	; (8000a68 <display_7SEG_automatic+0xfc>)
 800099c:	fb82 1203 	smull	r1, r2, r2, r3
 80009a0:	1092      	asrs	r2, r2, #2
 80009a2:	17db      	asrs	r3, r3, #31
 80009a4:	1ad3      	subs	r3, r2, r3
 80009a6:	4618      	mov	r0, r3
 80009a8:	f7ff fc84 	bl	80002b4 <display7SEG1>
			display7SEG2(countdown1 % 10);
 80009ac:	4b2d      	ldr	r3, [pc, #180]	; (8000a64 <display_7SEG_automatic+0xf8>)
 80009ae:	681a      	ldr	r2, [r3, #0]
 80009b0:	4b2d      	ldr	r3, [pc, #180]	; (8000a68 <display_7SEG_automatic+0xfc>)
 80009b2:	fb83 1302 	smull	r1, r3, r3, r2
 80009b6:	1099      	asrs	r1, r3, #2
 80009b8:	17d3      	asrs	r3, r2, #31
 80009ba:	1ac9      	subs	r1, r1, r3
 80009bc:	460b      	mov	r3, r1
 80009be:	009b      	lsls	r3, r3, #2
 80009c0:	440b      	add	r3, r1
 80009c2:	005b      	lsls	r3, r3, #1
 80009c4:	1ad1      	subs	r1, r2, r3
 80009c6:	4608      	mov	r0, r1
 80009c8:	f7ff fe04 	bl	80005d4 <display7SEG2>
			if(isTimeExpired(3) == 1)
 80009cc:	2003      	movs	r0, #3
 80009ce:	f000 fd8f 	bl	80014f0 <isTimeExpired>
 80009d2:	4603      	mov	r3, r0
 80009d4:	2b01      	cmp	r3, #1
 80009d6:	d13c      	bne.n	8000a52 <display_7SEG_automatic+0xe6>
				setTimer(3, 50);
 80009d8:	2132      	movs	r1, #50	; 0x32
 80009da:	2003      	movs	r0, #3
 80009dc:	f000 fd70 	bl	80014c0 <setTimer>
				enable7SEG = EN1;
 80009e0:	4b1e      	ldr	r3, [pc, #120]	; (8000a5c <display_7SEG_automatic+0xf0>)
 80009e2:	2201      	movs	r2, #1
 80009e4:	601a      	str	r2, [r3, #0]
			break;
 80009e6:	e034      	b.n	8000a52 <display_7SEG_automatic+0xe6>
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_SET);
 80009e8:	2201      	movs	r2, #1
 80009ea:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80009ee:	481c      	ldr	r0, [pc, #112]	; (8000a60 <display_7SEG_automatic+0xf4>)
 80009f0:	f001 fa59 	bl	8001ea6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_RESET);
 80009f4:	2200      	movs	r2, #0
 80009f6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80009fa:	4819      	ldr	r0, [pc, #100]	; (8000a60 <display_7SEG_automatic+0xf4>)
 80009fc:	f001 fa53 	bl	8001ea6 <HAL_GPIO_WritePin>
			display7SEG1(countdown2 / 10);
 8000a00:	4b1a      	ldr	r3, [pc, #104]	; (8000a6c <display_7SEG_automatic+0x100>)
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	4a18      	ldr	r2, [pc, #96]	; (8000a68 <display_7SEG_automatic+0xfc>)
 8000a06:	fb82 1203 	smull	r1, r2, r2, r3
 8000a0a:	1092      	asrs	r2, r2, #2
 8000a0c:	17db      	asrs	r3, r3, #31
 8000a0e:	1ad3      	subs	r3, r2, r3
 8000a10:	4618      	mov	r0, r3
 8000a12:	f7ff fc4f 	bl	80002b4 <display7SEG1>
			display7SEG2(countdown2 % 10);
 8000a16:	4b15      	ldr	r3, [pc, #84]	; (8000a6c <display_7SEG_automatic+0x100>)
 8000a18:	681a      	ldr	r2, [r3, #0]
 8000a1a:	4b13      	ldr	r3, [pc, #76]	; (8000a68 <display_7SEG_automatic+0xfc>)
 8000a1c:	fb83 1302 	smull	r1, r3, r3, r2
 8000a20:	1099      	asrs	r1, r3, #2
 8000a22:	17d3      	asrs	r3, r2, #31
 8000a24:	1ac9      	subs	r1, r1, r3
 8000a26:	460b      	mov	r3, r1
 8000a28:	009b      	lsls	r3, r3, #2
 8000a2a:	440b      	add	r3, r1
 8000a2c:	005b      	lsls	r3, r3, #1
 8000a2e:	1ad1      	subs	r1, r2, r3
 8000a30:	4608      	mov	r0, r1
 8000a32:	f7ff fdcf 	bl	80005d4 <display7SEG2>
			if(isTimeExpired(3) == 1)
 8000a36:	2003      	movs	r0, #3
 8000a38:	f000 fd5a 	bl	80014f0 <isTimeExpired>
 8000a3c:	4603      	mov	r3, r0
 8000a3e:	2b01      	cmp	r3, #1
 8000a40:	d109      	bne.n	8000a56 <display_7SEG_automatic+0xea>
				setTimer(3, 50);
 8000a42:	2132      	movs	r1, #50	; 0x32
 8000a44:	2003      	movs	r0, #3
 8000a46:	f000 fd3b 	bl	80014c0 <setTimer>
				enable7SEG = EN0;
 8000a4a:	4b04      	ldr	r3, [pc, #16]	; (8000a5c <display_7SEG_automatic+0xf0>)
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	601a      	str	r2, [r3, #0]
			break;
 8000a50:	e001      	b.n	8000a56 <display_7SEG_automatic+0xea>
			break;
 8000a52:	bf00      	nop
 8000a54:	e000      	b.n	8000a58 <display_7SEG_automatic+0xec>
			break;
 8000a56:	bf00      	nop
	}
}
 8000a58:	bf00      	nop
 8000a5a:	bd80      	pop	{r7, pc}
 8000a5c:	200000b8 	.word	0x200000b8
 8000a60:	40010800 	.word	0x40010800
 8000a64:	200000c0 	.word	0x200000c0
 8000a68:	66666667 	.word	0x66666667
 8000a6c:	200000c4 	.word	0x200000c4

08000a70 <display_7SEG_manual>:

void display_7SEG_manual()
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	af00      	add	r7, sp, #0
	if (mode == 5)
 8000a74:	4b3c      	ldr	r3, [pc, #240]	; (8000b68 <display_7SEG_manual+0xf8>)
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	2b05      	cmp	r3, #5
 8000a7a:	d112      	bne.n	8000aa2 <display_7SEG_manual+0x32>
	{
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_RESET);
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a82:	483a      	ldr	r0, [pc, #232]	; (8000b6c <display_7SEG_manual+0xfc>)
 8000a84:	f001 fa0f 	bl	8001ea6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 8000a88:	2201      	movs	r2, #1
 8000a8a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a8e:	4837      	ldr	r0, [pc, #220]	; (8000b6c <display_7SEG_manual+0xfc>)
 8000a90:	f001 fa09 	bl	8001ea6 <HAL_GPIO_WritePin>
		display7SEG1(0);
 8000a94:	2000      	movs	r0, #0
 8000a96:	f7ff fc0d 	bl	80002b4 <display7SEG1>
		display7SEG2(5);
 8000a9a:	2005      	movs	r0, #5
 8000a9c:	f7ff fd9a 	bl	80005d4 <display7SEG2>
		return;
 8000aa0:	e060      	b.n	8000b64 <display_7SEG_manual+0xf4>
	}
	switch(enable7SEG)
 8000aa2:	4b33      	ldr	r3, [pc, #204]	; (8000b70 <display_7SEG_manual+0x100>)
 8000aa4:	681b      	ldr	r3, [r3, #0]
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d002      	beq.n	8000ab0 <display_7SEG_manual+0x40>
 8000aaa:	2b01      	cmp	r3, #1
 8000aac:	d022      	beq.n	8000af4 <display_7SEG_manual+0x84>
				setTimer(3, 50);
				enable7SEG = EN0;
			}
			break;
		default:
			break;
 8000aae:	e059      	b.n	8000b64 <display_7SEG_manual+0xf4>
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_RESET);
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ab6:	482d      	ldr	r0, [pc, #180]	; (8000b6c <display_7SEG_manual+0xfc>)
 8000ab8:	f001 f9f5 	bl	8001ea6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 8000abc:	2201      	movs	r2, #1
 8000abe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ac2:	482a      	ldr	r0, [pc, #168]	; (8000b6c <display_7SEG_manual+0xfc>)
 8000ac4:	f001 f9ef 	bl	8001ea6 <HAL_GPIO_WritePin>
			display7SEG1(0);
 8000ac8:	2000      	movs	r0, #0
 8000aca:	f7ff fbf3 	bl	80002b4 <display7SEG1>
			display7SEG2(mode);
 8000ace:	4b26      	ldr	r3, [pc, #152]	; (8000b68 <display_7SEG_manual+0xf8>)
 8000ad0:	681b      	ldr	r3, [r3, #0]
 8000ad2:	4618      	mov	r0, r3
 8000ad4:	f7ff fd7e 	bl	80005d4 <display7SEG2>
			if(isTimeExpired(3) == 1)
 8000ad8:	2003      	movs	r0, #3
 8000ada:	f000 fd09 	bl	80014f0 <isTimeExpired>
 8000ade:	4603      	mov	r3, r0
 8000ae0:	2b01      	cmp	r3, #1
 8000ae2:	d13c      	bne.n	8000b5e <display_7SEG_manual+0xee>
				setTimer(3, 50);
 8000ae4:	2132      	movs	r1, #50	; 0x32
 8000ae6:	2003      	movs	r0, #3
 8000ae8:	f000 fcea 	bl	80014c0 <setTimer>
				enable7SEG = EN1;
 8000aec:	4b20      	ldr	r3, [pc, #128]	; (8000b70 <display_7SEG_manual+0x100>)
 8000aee:	2201      	movs	r2, #1
 8000af0:	601a      	str	r2, [r3, #0]
			break;
 8000af2:	e034      	b.n	8000b5e <display_7SEG_manual+0xee>
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_SET);
 8000af4:	2201      	movs	r2, #1
 8000af6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000afa:	481c      	ldr	r0, [pc, #112]	; (8000b6c <display_7SEG_manual+0xfc>)
 8000afc:	f001 f9d3 	bl	8001ea6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_RESET);
 8000b00:	2200      	movs	r2, #0
 8000b02:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b06:	4819      	ldr	r0, [pc, #100]	; (8000b6c <display_7SEG_manual+0xfc>)
 8000b08:	f001 f9cd 	bl	8001ea6 <HAL_GPIO_WritePin>
			display7SEG1(count / 10);
 8000b0c:	4b19      	ldr	r3, [pc, #100]	; (8000b74 <display_7SEG_manual+0x104>)
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	4a19      	ldr	r2, [pc, #100]	; (8000b78 <display_7SEG_manual+0x108>)
 8000b12:	fb82 1203 	smull	r1, r2, r2, r3
 8000b16:	1092      	asrs	r2, r2, #2
 8000b18:	17db      	asrs	r3, r3, #31
 8000b1a:	1ad3      	subs	r3, r2, r3
 8000b1c:	4618      	mov	r0, r3
 8000b1e:	f7ff fbc9 	bl	80002b4 <display7SEG1>
			display7SEG2(count % 10);
 8000b22:	4b14      	ldr	r3, [pc, #80]	; (8000b74 <display_7SEG_manual+0x104>)
 8000b24:	681a      	ldr	r2, [r3, #0]
 8000b26:	4b14      	ldr	r3, [pc, #80]	; (8000b78 <display_7SEG_manual+0x108>)
 8000b28:	fb83 1302 	smull	r1, r3, r3, r2
 8000b2c:	1099      	asrs	r1, r3, #2
 8000b2e:	17d3      	asrs	r3, r2, #31
 8000b30:	1ac9      	subs	r1, r1, r3
 8000b32:	460b      	mov	r3, r1
 8000b34:	009b      	lsls	r3, r3, #2
 8000b36:	440b      	add	r3, r1
 8000b38:	005b      	lsls	r3, r3, #1
 8000b3a:	1ad1      	subs	r1, r2, r3
 8000b3c:	4608      	mov	r0, r1
 8000b3e:	f7ff fd49 	bl	80005d4 <display7SEG2>
			if(isTimeExpired(3) == 1)
 8000b42:	2003      	movs	r0, #3
 8000b44:	f000 fcd4 	bl	80014f0 <isTimeExpired>
 8000b48:	4603      	mov	r3, r0
 8000b4a:	2b01      	cmp	r3, #1
 8000b4c:	d109      	bne.n	8000b62 <display_7SEG_manual+0xf2>
				setTimer(3, 50);
 8000b4e:	2132      	movs	r1, #50	; 0x32
 8000b50:	2003      	movs	r0, #3
 8000b52:	f000 fcb5 	bl	80014c0 <setTimer>
				enable7SEG = EN0;
 8000b56:	4b06      	ldr	r3, [pc, #24]	; (8000b70 <display_7SEG_manual+0x100>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	601a      	str	r2, [r3, #0]
			break;
 8000b5c:	e001      	b.n	8000b62 <display_7SEG_manual+0xf2>
			break;
 8000b5e:	bf00      	nop
 8000b60:	e000      	b.n	8000b64 <display_7SEG_manual+0xf4>
			break;
 8000b62:	bf00      	nop
	}
}
 8000b64:	bd80      	pop	{r7, pc}
 8000b66:	bf00      	nop
 8000b68:	20000070 	.word	0x20000070
 8000b6c:	40010800 	.word	0x40010800
 8000b70:	200000b8 	.word	0x200000b8
 8000b74:	200000bc 	.word	0x200000bc
 8000b78:	66666667 	.word	0x66666667

08000b7c <fsm_automatic_run>:
 */

#include "fsm_automatic.h"

void fsm_automatic_run()
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	af00      	add	r7, sp, #0
	if (mode != 1) return;
 8000b80:	4ba9      	ldr	r3, [pc, #676]	; (8000e28 <fsm_automatic_run+0x2ac>)
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	2b01      	cmp	r3, #1
 8000b86:	f040 8144 	bne.w	8000e12 <fsm_automatic_run+0x296>
	switch (status1)
 8000b8a:	4ba8      	ldr	r3, [pc, #672]	; (8000e2c <fsm_automatic_run+0x2b0>)
 8000b8c:	681b      	ldr	r3, [r3, #0]
 8000b8e:	3b01      	subs	r3, #1
 8000b90:	2b03      	cmp	r3, #3
 8000b92:	f200 8098 	bhi.w	8000cc6 <fsm_automatic_run+0x14a>
 8000b96:	a201      	add	r2, pc, #4	; (adr r2, 8000b9c <fsm_automatic_run+0x20>)
 8000b98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b9c:	08000bad 	.word	0x08000bad
 8000ba0:	08000bdd 	.word	0x08000bdd
 8000ba4:	08000c2b 	.word	0x08000c2b
 8000ba8:	08000c79 	.word	0x08000c79
	{
		case INIT:
			turnOffRed1();
 8000bac:	f000 fd7e 	bl	80016ac <turnOffRed1>
			turnOffGreen1();
 8000bb0:	f000 fdc0 	bl	8001734 <turnOffGreen1>
			turnOffYellow1();
 8000bb4:	f000 fd9c 	bl	80016f0 <turnOffYellow1>
			status1 = AUTO_RED;
 8000bb8:	4b9c      	ldr	r3, [pc, #624]	; (8000e2c <fsm_automatic_run+0x2b0>)
 8000bba:	2202      	movs	r2, #2
 8000bbc:	601a      	str	r2, [r3, #0]
			countdown1 = timer_red/1000;
 8000bbe:	4b9c      	ldr	r3, [pc, #624]	; (8000e30 <fsm_automatic_run+0x2b4>)
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	4a9c      	ldr	r2, [pc, #624]	; (8000e34 <fsm_automatic_run+0x2b8>)
 8000bc4:	fb82 1203 	smull	r1, r2, r2, r3
 8000bc8:	1192      	asrs	r2, r2, #6
 8000bca:	17db      	asrs	r3, r3, #31
 8000bcc:	1ad3      	subs	r3, r2, r3
 8000bce:	4a9a      	ldr	r2, [pc, #616]	; (8000e38 <fsm_automatic_run+0x2bc>)
 8000bd0:	6013      	str	r3, [r2, #0]
			setTimer(1, 100);
 8000bd2:	2164      	movs	r1, #100	; 0x64
 8000bd4:	2001      	movs	r0, #1
 8000bd6:	f000 fc73 	bl	80014c0 <setTimer>
			break;
 8000bda:	e07b      	b.n	8000cd4 <fsm_automatic_run+0x158>
		case AUTO_RED:
			turnOnRed1();
 8000bdc:	f000 fd5a 	bl	8001694 <turnOnRed1>
			turnOffGreen1();
 8000be0:	f000 fda8 	bl	8001734 <turnOffGreen1>
			turnOffYellow1();
 8000be4:	f000 fd84 	bl	80016f0 <turnOffYellow1>
			if (isTimeExpired(1) == 1)
 8000be8:	2001      	movs	r0, #1
 8000bea:	f000 fc81 	bl	80014f0 <isTimeExpired>
 8000bee:	4603      	mov	r3, r0
 8000bf0:	2b01      	cmp	r3, #1
 8000bf2:	d16a      	bne.n	8000cca <fsm_automatic_run+0x14e>
			{
				countdown1--;
 8000bf4:	4b90      	ldr	r3, [pc, #576]	; (8000e38 <fsm_automatic_run+0x2bc>)
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	3b01      	subs	r3, #1
 8000bfa:	4a8f      	ldr	r2, [pc, #572]	; (8000e38 <fsm_automatic_run+0x2bc>)
 8000bfc:	6013      	str	r3, [r2, #0]
				setTimer(1, 100);
 8000bfe:	2164      	movs	r1, #100	; 0x64
 8000c00:	2001      	movs	r0, #1
 8000c02:	f000 fc5d 	bl	80014c0 <setTimer>
				if (countdown1 <= 0)
 8000c06:	4b8c      	ldr	r3, [pc, #560]	; (8000e38 <fsm_automatic_run+0x2bc>)
 8000c08:	681b      	ldr	r3, [r3, #0]
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	dc5d      	bgt.n	8000cca <fsm_automatic_run+0x14e>
				{
					status1 = AUTO_GREEN;
 8000c0e:	4b87      	ldr	r3, [pc, #540]	; (8000e2c <fsm_automatic_run+0x2b0>)
 8000c10:	2203      	movs	r2, #3
 8000c12:	601a      	str	r2, [r3, #0]
					countdown1 = timer_green/1000;
 8000c14:	4b89      	ldr	r3, [pc, #548]	; (8000e3c <fsm_automatic_run+0x2c0>)
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	4a86      	ldr	r2, [pc, #536]	; (8000e34 <fsm_automatic_run+0x2b8>)
 8000c1a:	fb82 1203 	smull	r1, r2, r2, r3
 8000c1e:	1192      	asrs	r2, r2, #6
 8000c20:	17db      	asrs	r3, r3, #31
 8000c22:	1ad3      	subs	r3, r2, r3
 8000c24:	4a84      	ldr	r2, [pc, #528]	; (8000e38 <fsm_automatic_run+0x2bc>)
 8000c26:	6013      	str	r3, [r2, #0]
				}
			}
			break;
 8000c28:	e04f      	b.n	8000cca <fsm_automatic_run+0x14e>
		case AUTO_GREEN:
			turnOffRed1();
 8000c2a:	f000 fd3f 	bl	80016ac <turnOffRed1>
			turnOnGreen1();
 8000c2e:	f000 fd75 	bl	800171c <turnOnGreen1>
			turnOffYellow1();
 8000c32:	f000 fd5d 	bl	80016f0 <turnOffYellow1>
			if (isTimeExpired(1) == 1)
 8000c36:	2001      	movs	r0, #1
 8000c38:	f000 fc5a 	bl	80014f0 <isTimeExpired>
 8000c3c:	4603      	mov	r3, r0
 8000c3e:	2b01      	cmp	r3, #1
 8000c40:	d145      	bne.n	8000cce <fsm_automatic_run+0x152>
			{
				countdown1--;
 8000c42:	4b7d      	ldr	r3, [pc, #500]	; (8000e38 <fsm_automatic_run+0x2bc>)
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	3b01      	subs	r3, #1
 8000c48:	4a7b      	ldr	r2, [pc, #492]	; (8000e38 <fsm_automatic_run+0x2bc>)
 8000c4a:	6013      	str	r3, [r2, #0]
				setTimer(1, 100);
 8000c4c:	2164      	movs	r1, #100	; 0x64
 8000c4e:	2001      	movs	r0, #1
 8000c50:	f000 fc36 	bl	80014c0 <setTimer>
				if (countdown1 <= 0)
 8000c54:	4b78      	ldr	r3, [pc, #480]	; (8000e38 <fsm_automatic_run+0x2bc>)
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	dc38      	bgt.n	8000cce <fsm_automatic_run+0x152>
				{
					status1 = AUTO_YELLOW;
 8000c5c:	4b73      	ldr	r3, [pc, #460]	; (8000e2c <fsm_automatic_run+0x2b0>)
 8000c5e:	2204      	movs	r2, #4
 8000c60:	601a      	str	r2, [r3, #0]
					countdown1 = timer_yellow/1000;
 8000c62:	4b77      	ldr	r3, [pc, #476]	; (8000e40 <fsm_automatic_run+0x2c4>)
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	4a73      	ldr	r2, [pc, #460]	; (8000e34 <fsm_automatic_run+0x2b8>)
 8000c68:	fb82 1203 	smull	r1, r2, r2, r3
 8000c6c:	1192      	asrs	r2, r2, #6
 8000c6e:	17db      	asrs	r3, r3, #31
 8000c70:	1ad3      	subs	r3, r2, r3
 8000c72:	4a71      	ldr	r2, [pc, #452]	; (8000e38 <fsm_automatic_run+0x2bc>)
 8000c74:	6013      	str	r3, [r2, #0]
				}
			}
			break;
 8000c76:	e02a      	b.n	8000cce <fsm_automatic_run+0x152>
		case AUTO_YELLOW:
			turnOffRed1();
 8000c78:	f000 fd18 	bl	80016ac <turnOffRed1>
			turnOffGreen1();
 8000c7c:	f000 fd5a 	bl	8001734 <turnOffGreen1>
			turnOnYellow1();
 8000c80:	f000 fd2a 	bl	80016d8 <turnOnYellow1>
			if (isTimeExpired(1) == 1)
 8000c84:	2001      	movs	r0, #1
 8000c86:	f000 fc33 	bl	80014f0 <isTimeExpired>
 8000c8a:	4603      	mov	r3, r0
 8000c8c:	2b01      	cmp	r3, #1
 8000c8e:	d120      	bne.n	8000cd2 <fsm_automatic_run+0x156>
			{
				countdown1--;
 8000c90:	4b69      	ldr	r3, [pc, #420]	; (8000e38 <fsm_automatic_run+0x2bc>)
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	3b01      	subs	r3, #1
 8000c96:	4a68      	ldr	r2, [pc, #416]	; (8000e38 <fsm_automatic_run+0x2bc>)
 8000c98:	6013      	str	r3, [r2, #0]
				setTimer(1, 100);
 8000c9a:	2164      	movs	r1, #100	; 0x64
 8000c9c:	2001      	movs	r0, #1
 8000c9e:	f000 fc0f 	bl	80014c0 <setTimer>
				if (countdown1 <= 0)
 8000ca2:	4b65      	ldr	r3, [pc, #404]	; (8000e38 <fsm_automatic_run+0x2bc>)
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	dc13      	bgt.n	8000cd2 <fsm_automatic_run+0x156>
				{
					status1 = AUTO_RED;
 8000caa:	4b60      	ldr	r3, [pc, #384]	; (8000e2c <fsm_automatic_run+0x2b0>)
 8000cac:	2202      	movs	r2, #2
 8000cae:	601a      	str	r2, [r3, #0]
					countdown1 = timer_red/1000;
 8000cb0:	4b5f      	ldr	r3, [pc, #380]	; (8000e30 <fsm_automatic_run+0x2b4>)
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	4a5f      	ldr	r2, [pc, #380]	; (8000e34 <fsm_automatic_run+0x2b8>)
 8000cb6:	fb82 1203 	smull	r1, r2, r2, r3
 8000cba:	1192      	asrs	r2, r2, #6
 8000cbc:	17db      	asrs	r3, r3, #31
 8000cbe:	1ad3      	subs	r3, r2, r3
 8000cc0:	4a5d      	ldr	r2, [pc, #372]	; (8000e38 <fsm_automatic_run+0x2bc>)
 8000cc2:	6013      	str	r3, [r2, #0]
				}
			}
			break;
 8000cc4:	e005      	b.n	8000cd2 <fsm_automatic_run+0x156>
		default:
			break;
 8000cc6:	bf00      	nop
 8000cc8:	e004      	b.n	8000cd4 <fsm_automatic_run+0x158>
			break;
 8000cca:	bf00      	nop
 8000ccc:	e002      	b.n	8000cd4 <fsm_automatic_run+0x158>
			break;
 8000cce:	bf00      	nop
 8000cd0:	e000      	b.n	8000cd4 <fsm_automatic_run+0x158>
			break;
 8000cd2:	bf00      	nop
	}

	switch (status2)
 8000cd4:	4b5b      	ldr	r3, [pc, #364]	; (8000e44 <fsm_automatic_run+0x2c8>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	3b01      	subs	r3, #1
 8000cda:	2b03      	cmp	r3, #3
 8000cdc:	f200 809b 	bhi.w	8000e16 <fsm_automatic_run+0x29a>
 8000ce0:	a201      	add	r2, pc, #4	; (adr r2, 8000ce8 <fsm_automatic_run+0x16c>)
 8000ce2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ce6:	bf00      	nop
 8000ce8:	08000cf9 	.word	0x08000cf9
 8000cec:	08000d29 	.word	0x08000d29
 8000cf0:	08000d77 	.word	0x08000d77
 8000cf4:	08000dc5 	.word	0x08000dc5
		{
			case INIT:
				turnOffRed2();
 8000cf8:	f000 fd3e 	bl	8001778 <turnOffRed2>
				turnOffGreen2();
 8000cfc:	f000 fd84 	bl	8001808 <turnOffGreen2>
				turnOffYellow2();
 8000d00:	f000 fd5e 	bl	80017c0 <turnOffYellow2>
				status2 = AUTO_GREEN;
 8000d04:	4b4f      	ldr	r3, [pc, #316]	; (8000e44 <fsm_automatic_run+0x2c8>)
 8000d06:	2203      	movs	r2, #3
 8000d08:	601a      	str	r2, [r3, #0]
				countdown2 = timer_green/1000;
 8000d0a:	4b4c      	ldr	r3, [pc, #304]	; (8000e3c <fsm_automatic_run+0x2c0>)
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	4a49      	ldr	r2, [pc, #292]	; (8000e34 <fsm_automatic_run+0x2b8>)
 8000d10:	fb82 1203 	smull	r1, r2, r2, r3
 8000d14:	1192      	asrs	r2, r2, #6
 8000d16:	17db      	asrs	r3, r3, #31
 8000d18:	1ad3      	subs	r3, r2, r3
 8000d1a:	4a4b      	ldr	r2, [pc, #300]	; (8000e48 <fsm_automatic_run+0x2cc>)
 8000d1c:	6013      	str	r3, [r2, #0]
				setTimer(2, 100);
 8000d1e:	2164      	movs	r1, #100	; 0x64
 8000d20:	2002      	movs	r0, #2
 8000d22:	f000 fbcd 	bl	80014c0 <setTimer>
				break;
 8000d26:	e07d      	b.n	8000e24 <fsm_automatic_run+0x2a8>
			case AUTO_RED:
				turnOnRed2();
 8000d28:	f000 fd1a 	bl	8001760 <turnOnRed2>
				turnOffGreen2();
 8000d2c:	f000 fd6c 	bl	8001808 <turnOffGreen2>
				turnOffYellow2();
 8000d30:	f000 fd46 	bl	80017c0 <turnOffYellow2>
				if (isTimeExpired(2) == 1)
 8000d34:	2002      	movs	r0, #2
 8000d36:	f000 fbdb 	bl	80014f0 <isTimeExpired>
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	2b01      	cmp	r3, #1
 8000d3e:	d16c      	bne.n	8000e1a <fsm_automatic_run+0x29e>
				{
					countdown2--;
 8000d40:	4b41      	ldr	r3, [pc, #260]	; (8000e48 <fsm_automatic_run+0x2cc>)
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	3b01      	subs	r3, #1
 8000d46:	4a40      	ldr	r2, [pc, #256]	; (8000e48 <fsm_automatic_run+0x2cc>)
 8000d48:	6013      	str	r3, [r2, #0]
					setTimer(2, 100);
 8000d4a:	2164      	movs	r1, #100	; 0x64
 8000d4c:	2002      	movs	r0, #2
 8000d4e:	f000 fbb7 	bl	80014c0 <setTimer>
					if (countdown2 == 0)
 8000d52:	4b3d      	ldr	r3, [pc, #244]	; (8000e48 <fsm_automatic_run+0x2cc>)
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d15f      	bne.n	8000e1a <fsm_automatic_run+0x29e>
					{
						status2 = AUTO_GREEN;
 8000d5a:	4b3a      	ldr	r3, [pc, #232]	; (8000e44 <fsm_automatic_run+0x2c8>)
 8000d5c:	2203      	movs	r2, #3
 8000d5e:	601a      	str	r2, [r3, #0]
						countdown2 = timer_green/1000;
 8000d60:	4b36      	ldr	r3, [pc, #216]	; (8000e3c <fsm_automatic_run+0x2c0>)
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	4a33      	ldr	r2, [pc, #204]	; (8000e34 <fsm_automatic_run+0x2b8>)
 8000d66:	fb82 1203 	smull	r1, r2, r2, r3
 8000d6a:	1192      	asrs	r2, r2, #6
 8000d6c:	17db      	asrs	r3, r3, #31
 8000d6e:	1ad3      	subs	r3, r2, r3
 8000d70:	4a35      	ldr	r2, [pc, #212]	; (8000e48 <fsm_automatic_run+0x2cc>)
 8000d72:	6013      	str	r3, [r2, #0]
					}
				}
				break;
 8000d74:	e051      	b.n	8000e1a <fsm_automatic_run+0x29e>
			case AUTO_GREEN:
				turnOffRed2();
 8000d76:	f000 fcff 	bl	8001778 <turnOffRed2>
				turnOnGreen2();
 8000d7a:	f000 fd39 	bl	80017f0 <turnOnGreen2>
				turnOffYellow2();
 8000d7e:	f000 fd1f 	bl	80017c0 <turnOffYellow2>
				if (isTimeExpired(2) == 1)
 8000d82:	2002      	movs	r0, #2
 8000d84:	f000 fbb4 	bl	80014f0 <isTimeExpired>
 8000d88:	4603      	mov	r3, r0
 8000d8a:	2b01      	cmp	r3, #1
 8000d8c:	d147      	bne.n	8000e1e <fsm_automatic_run+0x2a2>
				{
					countdown2--;
 8000d8e:	4b2e      	ldr	r3, [pc, #184]	; (8000e48 <fsm_automatic_run+0x2cc>)
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	3b01      	subs	r3, #1
 8000d94:	4a2c      	ldr	r2, [pc, #176]	; (8000e48 <fsm_automatic_run+0x2cc>)
 8000d96:	6013      	str	r3, [r2, #0]
					setTimer(2, 100);
 8000d98:	2164      	movs	r1, #100	; 0x64
 8000d9a:	2002      	movs	r0, #2
 8000d9c:	f000 fb90 	bl	80014c0 <setTimer>
					if (countdown2 == 0)
 8000da0:	4b29      	ldr	r3, [pc, #164]	; (8000e48 <fsm_automatic_run+0x2cc>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d13a      	bne.n	8000e1e <fsm_automatic_run+0x2a2>
					{
						status2 = AUTO_YELLOW;
 8000da8:	4b26      	ldr	r3, [pc, #152]	; (8000e44 <fsm_automatic_run+0x2c8>)
 8000daa:	2204      	movs	r2, #4
 8000dac:	601a      	str	r2, [r3, #0]
						countdown2 = timer_yellow/1000;
 8000dae:	4b24      	ldr	r3, [pc, #144]	; (8000e40 <fsm_automatic_run+0x2c4>)
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	4a20      	ldr	r2, [pc, #128]	; (8000e34 <fsm_automatic_run+0x2b8>)
 8000db4:	fb82 1203 	smull	r1, r2, r2, r3
 8000db8:	1192      	asrs	r2, r2, #6
 8000dba:	17db      	asrs	r3, r3, #31
 8000dbc:	1ad3      	subs	r3, r2, r3
 8000dbe:	4a22      	ldr	r2, [pc, #136]	; (8000e48 <fsm_automatic_run+0x2cc>)
 8000dc0:	6013      	str	r3, [r2, #0]
					}
				}
				break;
 8000dc2:	e02c      	b.n	8000e1e <fsm_automatic_run+0x2a2>
			case AUTO_YELLOW:
				turnOffRed2();
 8000dc4:	f000 fcd8 	bl	8001778 <turnOffRed2>
				turnOffGreen2();
 8000dc8:	f000 fd1e 	bl	8001808 <turnOffGreen2>
				turnOnYellow2();
 8000dcc:	f000 fcec 	bl	80017a8 <turnOnYellow2>
				if (isTimeExpired(2) == 1)
 8000dd0:	2002      	movs	r0, #2
 8000dd2:	f000 fb8d 	bl	80014f0 <isTimeExpired>
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	2b01      	cmp	r3, #1
 8000dda:	d122      	bne.n	8000e22 <fsm_automatic_run+0x2a6>
				{
					countdown2--;
 8000ddc:	4b1a      	ldr	r3, [pc, #104]	; (8000e48 <fsm_automatic_run+0x2cc>)
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	3b01      	subs	r3, #1
 8000de2:	4a19      	ldr	r2, [pc, #100]	; (8000e48 <fsm_automatic_run+0x2cc>)
 8000de4:	6013      	str	r3, [r2, #0]
					setTimer(2, 100);
 8000de6:	2164      	movs	r1, #100	; 0x64
 8000de8:	2002      	movs	r0, #2
 8000dea:	f000 fb69 	bl	80014c0 <setTimer>
					if (countdown2 == 0)
 8000dee:	4b16      	ldr	r3, [pc, #88]	; (8000e48 <fsm_automatic_run+0x2cc>)
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d115      	bne.n	8000e22 <fsm_automatic_run+0x2a6>
					{
						status2 = AUTO_RED;
 8000df6:	4b13      	ldr	r3, [pc, #76]	; (8000e44 <fsm_automatic_run+0x2c8>)
 8000df8:	2202      	movs	r2, #2
 8000dfa:	601a      	str	r2, [r3, #0]
						countdown2 = timer_red/1000;
 8000dfc:	4b0c      	ldr	r3, [pc, #48]	; (8000e30 <fsm_automatic_run+0x2b4>)
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	4a0c      	ldr	r2, [pc, #48]	; (8000e34 <fsm_automatic_run+0x2b8>)
 8000e02:	fb82 1203 	smull	r1, r2, r2, r3
 8000e06:	1192      	asrs	r2, r2, #6
 8000e08:	17db      	asrs	r3, r3, #31
 8000e0a:	1ad3      	subs	r3, r2, r3
 8000e0c:	4a0e      	ldr	r2, [pc, #56]	; (8000e48 <fsm_automatic_run+0x2cc>)
 8000e0e:	6013      	str	r3, [r2, #0]
					}
				}
				break;
 8000e10:	e007      	b.n	8000e22 <fsm_automatic_run+0x2a6>
	if (mode != 1) return;
 8000e12:	bf00      	nop
 8000e14:	e006      	b.n	8000e24 <fsm_automatic_run+0x2a8>
			default:
				break;
 8000e16:	bf00      	nop
 8000e18:	e004      	b.n	8000e24 <fsm_automatic_run+0x2a8>
				break;
 8000e1a:	bf00      	nop
 8000e1c:	e002      	b.n	8000e24 <fsm_automatic_run+0x2a8>
				break;
 8000e1e:	bf00      	nop
 8000e20:	e000      	b.n	8000e24 <fsm_automatic_run+0x2a8>
				break;
 8000e22:	bf00      	nop
		}
}
 8000e24:	bd80      	pop	{r7, pc}
 8000e26:	bf00      	nop
 8000e28:	20000070 	.word	0x20000070
 8000e2c:	20000068 	.word	0x20000068
 8000e30:	20000074 	.word	0x20000074
 8000e34:	10624dd3 	.word	0x10624dd3
 8000e38:	200000c0 	.word	0x200000c0
 8000e3c:	2000007c 	.word	0x2000007c
 8000e40:	20000078 	.word	0x20000078
 8000e44:	2000006c 	.word	0x2000006c
 8000e48:	200000c4 	.word	0x200000c4

08000e4c <fsm_config>:
 *      Author: LENOVO
 */
#include <fsm_config.h>

void fsm_config()
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	af00      	add	r7, sp, #0
	switch(mode)
 8000e50:	4bb2      	ldr	r3, [pc, #712]	; (800111c <fsm_config+0x2d0>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	3b01      	subs	r3, #1
 8000e56:	2b04      	cmp	r3, #4
 8000e58:	f200 8150 	bhi.w	80010fc <fsm_config+0x2b0>
 8000e5c:	a201      	add	r2, pc, #4	; (adr r2, 8000e64 <fsm_config+0x18>)
 8000e5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e62:	bf00      	nop
 8000e64:	08000e79 	.word	0x08000e79
 8000e68:	08000ec9 	.word	0x08000ec9
 8000e6c:	08000f77 	.word	0x08000f77
 8000e70:	08001023 	.word	0x08001023
 8000e74:	080010d3 	.word	0x080010d3
	{
	  case 1:  // Autorun
		  display_7SEG_automatic();
 8000e78:	f7ff fd78 	bl	800096c <display_7SEG_automatic>
		  if(isButtonPressed(0) == 1) // Button 1 pressed
 8000e7c:	2000      	movs	r0, #0
 8000e7e:	f7ff f965 	bl	800014c <isButtonPressed>
 8000e82:	4603      	mov	r3, r0
 8000e84:	2b01      	cmp	r3, #1
 8000e86:	d10f      	bne.n	8000ea8 <fsm_config+0x5c>
		  {
			setTimer(4, 50);
 8000e88:	2132      	movs	r1, #50	; 0x32
 8000e8a:	2004      	movs	r0, #4
 8000e8c:	f000 fb18 	bl	80014c0 <setTimer>
			mode = 2;
 8000e90:	4ba2      	ldr	r3, [pc, #648]	; (800111c <fsm_config+0x2d0>)
 8000e92:	2202      	movs	r2, #2
 8000e94:	601a      	str	r2, [r3, #0]
			count = 1;
 8000e96:	4ba2      	ldr	r3, [pc, #648]	; (8001120 <fsm_config+0x2d4>)
 8000e98:	2201      	movs	r2, #1
 8000e9a:	601a      	str	r2, [r3, #0]
			turnOffAll();
 8000e9c:	f000 fccc 	bl	8001838 <turnOffAll>
			setTimer(3, 50);
 8000ea0:	2132      	movs	r1, #50	; 0x32
 8000ea2:	2003      	movs	r0, #3
 8000ea4:	f000 fb0c 	bl	80014c0 <setTimer>
		  }
		  if (isButtonPressed(3) == 1) // Button4 -> manual
 8000ea8:	2003      	movs	r0, #3
 8000eaa:	f7ff f94f 	bl	800014c <isButtonPressed>
 8000eae:	4603      	mov	r3, r0
 8000eb0:	2b01      	cmp	r3, #1
 8000eb2:	f040 8127 	bne.w	8001104 <fsm_config+0x2b8>
		  {
		      mode = 5;
 8000eb6:	4b99      	ldr	r3, [pc, #612]	; (800111c <fsm_config+0x2d0>)
 8000eb8:	2205      	movs	r2, #5
 8000eba:	601a      	str	r2, [r3, #0]
		      manual_status = MANUAL_IDLE;
 8000ebc:	4b99      	ldr	r3, [pc, #612]	; (8001124 <fsm_config+0x2d8>)
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	601a      	str	r2, [r3, #0]
		      turnOffAll();
 8000ec2:	f000 fcb9 	bl	8001838 <turnOffAll>
		  }
		  break;
 8000ec6:	e11d      	b.n	8001104 <fsm_config+0x2b8>
	  case 2:  // Red light
		  if(isTimeExpired(4) == 1)
 8000ec8:	2004      	movs	r0, #4
 8000eca:	f000 fb11 	bl	80014f0 <isTimeExpired>
 8000ece:	4603      	mov	r3, r0
 8000ed0:	2b01      	cmp	r3, #1
 8000ed2:	d107      	bne.n	8000ee4 <fsm_config+0x98>
		  {
			  setTimer(4, 50);
 8000ed4:	2132      	movs	r1, #50	; 0x32
 8000ed6:	2004      	movs	r0, #4
 8000ed8:	f000 faf2 	bl	80014c0 <setTimer>
			  toggleRed1();
 8000edc:	f000 fbf2 	bl	80016c4 <toggleRed1>
			  toggleRed2();
 8000ee0:	f000 fc56 	bl	8001790 <toggleRed2>
		  }
		  if(isButtonPressed(1) == 1) // Button 2 pressed
 8000ee4:	2001      	movs	r0, #1
 8000ee6:	f7ff f931 	bl	800014c <isButtonPressed>
 8000eea:	4603      	mov	r3, r0
 8000eec:	2b01      	cmp	r3, #1
 8000eee:	d10b      	bne.n	8000f08 <fsm_config+0xbc>
		  {
			  count++;
 8000ef0:	4b8b      	ldr	r3, [pc, #556]	; (8001120 <fsm_config+0x2d4>)
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	3301      	adds	r3, #1
 8000ef6:	4a8a      	ldr	r2, [pc, #552]	; (8001120 <fsm_config+0x2d4>)
 8000ef8:	6013      	str	r3, [r2, #0]
			  if (count > 99) count = 0;
 8000efa:	4b89      	ldr	r3, [pc, #548]	; (8001120 <fsm_config+0x2d4>)
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	2b63      	cmp	r3, #99	; 0x63
 8000f00:	dd02      	ble.n	8000f08 <fsm_config+0xbc>
 8000f02:	4b87      	ldr	r3, [pc, #540]	; (8001120 <fsm_config+0x2d4>)
 8000f04:	2200      	movs	r2, #0
 8000f06:	601a      	str	r2, [r3, #0]
		  }
		  if(isButtonPressed(2) == 1) // Button 3 pressed
 8000f08:	2002      	movs	r0, #2
 8000f0a:	f7ff f91f 	bl	800014c <isButtonPressed>
 8000f0e:	4603      	mov	r3, r0
 8000f10:	2b01      	cmp	r3, #1
 8000f12:	d10a      	bne.n	8000f2a <fsm_config+0xde>
		  {
			  timer_red = count * 1000;
 8000f14:	4b82      	ldr	r3, [pc, #520]	; (8001120 <fsm_config+0x2d4>)
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000f1c:	fb02 f303 	mul.w	r3, r2, r3
 8000f20:	4a81      	ldr	r2, [pc, #516]	; (8001128 <fsm_config+0x2dc>)
 8000f22:	6013      	str	r3, [r2, #0]
			  count = 1;
 8000f24:	4b7e      	ldr	r3, [pc, #504]	; (8001120 <fsm_config+0x2d4>)
 8000f26:	2201      	movs	r2, #1
 8000f28:	601a      	str	r2, [r3, #0]
		  }
		  display_7SEG_manual();
 8000f2a:	f7ff fda1 	bl	8000a70 <display_7SEG_manual>
		  if(isButtonPressed(0) == 1) // Button 1 pressed
 8000f2e:	2000      	movs	r0, #0
 8000f30:	f7ff f90c 	bl	800014c <isButtonPressed>
 8000f34:	4603      	mov	r3, r0
 8000f36:	2b01      	cmp	r3, #1
 8000f38:	d10d      	bne.n	8000f56 <fsm_config+0x10a>
		  {
			  setTimer(4, 50);
 8000f3a:	2132      	movs	r1, #50	; 0x32
 8000f3c:	2004      	movs	r0, #4
 8000f3e:	f000 fabf 	bl	80014c0 <setTimer>
			  mode = 3;
 8000f42:	4b76      	ldr	r3, [pc, #472]	; (800111c <fsm_config+0x2d0>)
 8000f44:	2203      	movs	r2, #3
 8000f46:	601a      	str	r2, [r3, #0]
			  count = 1;
 8000f48:	4b75      	ldr	r3, [pc, #468]	; (8001120 <fsm_config+0x2d4>)
 8000f4a:	2201      	movs	r2, #1
 8000f4c:	601a      	str	r2, [r3, #0]
			  turnOffRed1();
 8000f4e:	f000 fbad 	bl	80016ac <turnOffRed1>
			  turnOffRed2();
 8000f52:	f000 fc11 	bl	8001778 <turnOffRed2>
		  }
		  if (isButtonPressed(3) == 1) // Button4 -> manual
 8000f56:	2003      	movs	r0, #3
 8000f58:	f7ff f8f8 	bl	800014c <isButtonPressed>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	2b01      	cmp	r3, #1
 8000f60:	f040 80d2 	bne.w	8001108 <fsm_config+0x2bc>
		  {
		      mode = 5;
 8000f64:	4b6d      	ldr	r3, [pc, #436]	; (800111c <fsm_config+0x2d0>)
 8000f66:	2205      	movs	r2, #5
 8000f68:	601a      	str	r2, [r3, #0]
		      manual_status = MANUAL_IDLE;
 8000f6a:	4b6e      	ldr	r3, [pc, #440]	; (8001124 <fsm_config+0x2d8>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	601a      	str	r2, [r3, #0]
		      turnOffAll();
 8000f70:	f000 fc62 	bl	8001838 <turnOffAll>
		  }
		  break;
 8000f74:	e0c8      	b.n	8001108 <fsm_config+0x2bc>
	  case 3:  // Yellow light
		 if(isTimeExpired(4) == 1)
 8000f76:	2004      	movs	r0, #4
 8000f78:	f000 faba 	bl	80014f0 <isTimeExpired>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	2b01      	cmp	r3, #1
 8000f80:	d107      	bne.n	8000f92 <fsm_config+0x146>
		 {
			 setTimer(4, 50);
 8000f82:	2132      	movs	r1, #50	; 0x32
 8000f84:	2004      	movs	r0, #4
 8000f86:	f000 fa9b 	bl	80014c0 <setTimer>
			 toggleYellow1();
 8000f8a:	f000 fbbd 	bl	8001708 <toggleYellow1>
			 toggleYellow2();
 8000f8e:	f000 fc23 	bl	80017d8 <toggleYellow2>
		 }
		 if(isButtonPressed(1) == 1) // Button 2 pressed
 8000f92:	2001      	movs	r0, #1
 8000f94:	f7ff f8da 	bl	800014c <isButtonPressed>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	2b01      	cmp	r3, #1
 8000f9c:	d10b      	bne.n	8000fb6 <fsm_config+0x16a>
		 {
			 count++;
 8000f9e:	4b60      	ldr	r3, [pc, #384]	; (8001120 <fsm_config+0x2d4>)
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	3301      	adds	r3, #1
 8000fa4:	4a5e      	ldr	r2, [pc, #376]	; (8001120 <fsm_config+0x2d4>)
 8000fa6:	6013      	str	r3, [r2, #0]
			 if (count > 99) { count = 0; }
 8000fa8:	4b5d      	ldr	r3, [pc, #372]	; (8001120 <fsm_config+0x2d4>)
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	2b63      	cmp	r3, #99	; 0x63
 8000fae:	dd02      	ble.n	8000fb6 <fsm_config+0x16a>
 8000fb0:	4b5b      	ldr	r3, [pc, #364]	; (8001120 <fsm_config+0x2d4>)
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	601a      	str	r2, [r3, #0]
		 }
		 if(isButtonPressed(2) == 1) // Button 3 pressed
 8000fb6:	2002      	movs	r0, #2
 8000fb8:	f7ff f8c8 	bl	800014c <isButtonPressed>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	2b01      	cmp	r3, #1
 8000fc0:	d10a      	bne.n	8000fd8 <fsm_config+0x18c>
		 {
			 timer_yellow = count*1000;
 8000fc2:	4b57      	ldr	r3, [pc, #348]	; (8001120 <fsm_config+0x2d4>)
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000fca:	fb02 f303 	mul.w	r3, r2, r3
 8000fce:	4a57      	ldr	r2, [pc, #348]	; (800112c <fsm_config+0x2e0>)
 8000fd0:	6013      	str	r3, [r2, #0]
			 count = 1;
 8000fd2:	4b53      	ldr	r3, [pc, #332]	; (8001120 <fsm_config+0x2d4>)
 8000fd4:	2201      	movs	r2, #1
 8000fd6:	601a      	str	r2, [r3, #0]
		 }
		 display_7SEG_manual();
 8000fd8:	f7ff fd4a 	bl	8000a70 <display_7SEG_manual>
		 if(isButtonPressed(0) == 1) // Button 1 pressed
 8000fdc:	2000      	movs	r0, #0
 8000fde:	f7ff f8b5 	bl	800014c <isButtonPressed>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	2b01      	cmp	r3, #1
 8000fe6:	d10d      	bne.n	8001004 <fsm_config+0x1b8>
		 {
			 setTimer(4, 50);
 8000fe8:	2132      	movs	r1, #50	; 0x32
 8000fea:	2004      	movs	r0, #4
 8000fec:	f000 fa68 	bl	80014c0 <setTimer>
			 mode = 4;
 8000ff0:	4b4a      	ldr	r3, [pc, #296]	; (800111c <fsm_config+0x2d0>)
 8000ff2:	2204      	movs	r2, #4
 8000ff4:	601a      	str	r2, [r3, #0]
			 count = 1;
 8000ff6:	4b4a      	ldr	r3, [pc, #296]	; (8001120 <fsm_config+0x2d4>)
 8000ff8:	2201      	movs	r2, #1
 8000ffa:	601a      	str	r2, [r3, #0]
			 turnOffYellow1();
 8000ffc:	f000 fb78 	bl	80016f0 <turnOffYellow1>
			 turnOffYellow2();
 8001000:	f000 fbde 	bl	80017c0 <turnOffYellow2>
		 }
		 if (isButtonPressed(3) == 1) // Button4 -> manual
 8001004:	2003      	movs	r0, #3
 8001006:	f7ff f8a1 	bl	800014c <isButtonPressed>
 800100a:	4603      	mov	r3, r0
 800100c:	2b01      	cmp	r3, #1
 800100e:	d17d      	bne.n	800110c <fsm_config+0x2c0>
		 {
		     mode = 5;
 8001010:	4b42      	ldr	r3, [pc, #264]	; (800111c <fsm_config+0x2d0>)
 8001012:	2205      	movs	r2, #5
 8001014:	601a      	str	r2, [r3, #0]
		     manual_status = MANUAL_IDLE;
 8001016:	4b43      	ldr	r3, [pc, #268]	; (8001124 <fsm_config+0x2d8>)
 8001018:	2200      	movs	r2, #0
 800101a:	601a      	str	r2, [r3, #0]
		     turnOffAll();
 800101c:	f000 fc0c 	bl	8001838 <turnOffAll>
		 }
		 break;
 8001020:	e074      	b.n	800110c <fsm_config+0x2c0>
	  case 4:  // Green light
		  if(isTimeExpired(4) == 1)
 8001022:	2004      	movs	r0, #4
 8001024:	f000 fa64 	bl	80014f0 <isTimeExpired>
 8001028:	4603      	mov	r3, r0
 800102a:	2b01      	cmp	r3, #1
 800102c:	d107      	bne.n	800103e <fsm_config+0x1f2>
		  {
			  setTimer(4, 50);
 800102e:	2132      	movs	r1, #50	; 0x32
 8001030:	2004      	movs	r0, #4
 8001032:	f000 fa45 	bl	80014c0 <setTimer>
			  toggleGreen1();
 8001036:	f000 fb89 	bl	800174c <toggleGreen1>
			  toggleGreen2();
 800103a:	f000 fbf1 	bl	8001820 <toggleGreen2>
		  }
		  if(isButtonPressed(1) == 1) // Button 2 pressed
 800103e:	2001      	movs	r0, #1
 8001040:	f7ff f884 	bl	800014c <isButtonPressed>
 8001044:	4603      	mov	r3, r0
 8001046:	2b01      	cmp	r3, #1
 8001048:	d10b      	bne.n	8001062 <fsm_config+0x216>
		  {
			  count++;
 800104a:	4b35      	ldr	r3, [pc, #212]	; (8001120 <fsm_config+0x2d4>)
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	3301      	adds	r3, #1
 8001050:	4a33      	ldr	r2, [pc, #204]	; (8001120 <fsm_config+0x2d4>)
 8001052:	6013      	str	r3, [r2, #0]
			  if (count > 99) { count = 0; }
 8001054:	4b32      	ldr	r3, [pc, #200]	; (8001120 <fsm_config+0x2d4>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	2b63      	cmp	r3, #99	; 0x63
 800105a:	dd02      	ble.n	8001062 <fsm_config+0x216>
 800105c:	4b30      	ldr	r3, [pc, #192]	; (8001120 <fsm_config+0x2d4>)
 800105e:	2200      	movs	r2, #0
 8001060:	601a      	str	r2, [r3, #0]
		  }
		  if(isButtonPressed(2) == 1) // Button 3 pressed
 8001062:	2002      	movs	r0, #2
 8001064:	f7ff f872 	bl	800014c <isButtonPressed>
 8001068:	4603      	mov	r3, r0
 800106a:	2b01      	cmp	r3, #1
 800106c:	d10a      	bne.n	8001084 <fsm_config+0x238>
		  {
			  timer_green = count*1000;
 800106e:	4b2c      	ldr	r3, [pc, #176]	; (8001120 <fsm_config+0x2d4>)
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001076:	fb02 f303 	mul.w	r3, r2, r3
 800107a:	4a2d      	ldr	r2, [pc, #180]	; (8001130 <fsm_config+0x2e4>)
 800107c:	6013      	str	r3, [r2, #0]
			  count = 1;
 800107e:	4b28      	ldr	r3, [pc, #160]	; (8001120 <fsm_config+0x2d4>)
 8001080:	2201      	movs	r2, #1
 8001082:	601a      	str	r2, [r3, #0]
		  }
		  display_7SEG_manual();
 8001084:	f7ff fcf4 	bl	8000a70 <display_7SEG_manual>
		  if(isButtonPressed(0) == 1) // Button 1 pressed
 8001088:	2000      	movs	r0, #0
 800108a:	f7ff f85f 	bl	800014c <isButtonPressed>
 800108e:	4603      	mov	r3, r0
 8001090:	2b01      	cmp	r3, #1
 8001092:	d10f      	bne.n	80010b4 <fsm_config+0x268>
		  {
			  mode = 1;
 8001094:	4b21      	ldr	r3, [pc, #132]	; (800111c <fsm_config+0x2d0>)
 8001096:	2201      	movs	r2, #1
 8001098:	601a      	str	r2, [r3, #0]
			  count = 1;
 800109a:	4b21      	ldr	r3, [pc, #132]	; (8001120 <fsm_config+0x2d4>)
 800109c:	2201      	movs	r2, #1
 800109e:	601a      	str	r2, [r3, #0]
			  status1 = INIT;
 80010a0:	4b24      	ldr	r3, [pc, #144]	; (8001134 <fsm_config+0x2e8>)
 80010a2:	2201      	movs	r2, #1
 80010a4:	601a      	str	r2, [r3, #0]
			  status2 = INIT;
 80010a6:	4b24      	ldr	r3, [pc, #144]	; (8001138 <fsm_config+0x2ec>)
 80010a8:	2201      	movs	r2, #1
 80010aa:	601a      	str	r2, [r3, #0]
			  turnOffGreen1();
 80010ac:	f000 fb42 	bl	8001734 <turnOffGreen1>
			  turnOffGreen2();
 80010b0:	f000 fbaa 	bl	8001808 <turnOffGreen2>
		  }
		  if (isButtonPressed(3) == 1) // Button4 -> manual
 80010b4:	2003      	movs	r0, #3
 80010b6:	f7ff f849 	bl	800014c <isButtonPressed>
 80010ba:	4603      	mov	r3, r0
 80010bc:	2b01      	cmp	r3, #1
 80010be:	d127      	bne.n	8001110 <fsm_config+0x2c4>
		  {
		      mode = 5;
 80010c0:	4b16      	ldr	r3, [pc, #88]	; (800111c <fsm_config+0x2d0>)
 80010c2:	2205      	movs	r2, #5
 80010c4:	601a      	str	r2, [r3, #0]
		      manual_status = MANUAL_IDLE;
 80010c6:	4b17      	ldr	r3, [pc, #92]	; (8001124 <fsm_config+0x2d8>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	601a      	str	r2, [r3, #0]
		      turnOffAll();
 80010cc:	f000 fbb4 	bl	8001838 <turnOffAll>
		  }
		  break;
 80010d0:	e01e      	b.n	8001110 <fsm_config+0x2c4>
	  case 5:
		  //fsm_manual_run();
		  if (isButtonPressed(3) == 1)
 80010d2:	2003      	movs	r0, #3
 80010d4:	f7ff f83a 	bl	800014c <isButtonPressed>
 80010d8:	4603      	mov	r3, r0
 80010da:	2b01      	cmp	r3, #1
 80010dc:	d11a      	bne.n	8001114 <fsm_config+0x2c8>
		  {
			  mode = 1;
 80010de:	4b0f      	ldr	r3, [pc, #60]	; (800111c <fsm_config+0x2d0>)
 80010e0:	2201      	movs	r2, #1
 80010e2:	601a      	str	r2, [r3, #0]
			  manual_status = MANUAL_IDLE;
 80010e4:	4b0f      	ldr	r3, [pc, #60]	; (8001124 <fsm_config+0x2d8>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	601a      	str	r2, [r3, #0]
			  status1 = INIT;
 80010ea:	4b12      	ldr	r3, [pc, #72]	; (8001134 <fsm_config+0x2e8>)
 80010ec:	2201      	movs	r2, #1
 80010ee:	601a      	str	r2, [r3, #0]
			  status2 = INIT;
 80010f0:	4b11      	ldr	r3, [pc, #68]	; (8001138 <fsm_config+0x2ec>)
 80010f2:	2201      	movs	r2, #1
 80010f4:	601a      	str	r2, [r3, #0]
			  turnOffAll();
 80010f6:	f000 fb9f 	bl	8001838 <turnOffAll>
		  }
		  break;
 80010fa:	e00b      	b.n	8001114 <fsm_config+0x2c8>
	  default:
		  mode = 1;
 80010fc:	4b07      	ldr	r3, [pc, #28]	; (800111c <fsm_config+0x2d0>)
 80010fe:	2201      	movs	r2, #1
 8001100:	601a      	str	r2, [r3, #0]
		  break;
 8001102:	e008      	b.n	8001116 <fsm_config+0x2ca>
		  break;
 8001104:	bf00      	nop
 8001106:	e006      	b.n	8001116 <fsm_config+0x2ca>
		  break;
 8001108:	bf00      	nop
 800110a:	e004      	b.n	8001116 <fsm_config+0x2ca>
		 break;
 800110c:	bf00      	nop
 800110e:	e002      	b.n	8001116 <fsm_config+0x2ca>
		  break;
 8001110:	bf00      	nop
 8001112:	e000      	b.n	8001116 <fsm_config+0x2ca>
		  break;
 8001114:	bf00      	nop
	}
}
 8001116:	bf00      	nop
 8001118:	bd80      	pop	{r7, pc}
 800111a:	bf00      	nop
 800111c:	20000070 	.word	0x20000070
 8001120:	200000bc 	.word	0x200000bc
 8001124:	200000c8 	.word	0x200000c8
 8001128:	20000074 	.word	0x20000074
 800112c:	20000078 	.word	0x20000078
 8001130:	2000007c 	.word	0x2000007c
 8001134:	20000068 	.word	0x20000068
 8001138:	2000006c 	.word	0x2000006c

0800113c <fsm_manual_run>:
 */

#include "fsm_manual.h"

void fsm_manual_run()
{
 800113c:	b580      	push	{r7, lr}
 800113e:	af00      	add	r7, sp, #0
	if (mode != 5) return;
 8001140:	4b3c      	ldr	r3, [pc, #240]	; (8001234 <fsm_manual_run+0xf8>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	2b05      	cmp	r3, #5
 8001146:	d16d      	bne.n	8001224 <fsm_manual_run+0xe8>
    switch (manual_status)
 8001148:	4b3b      	ldr	r3, [pc, #236]	; (8001238 <fsm_manual_run+0xfc>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	2b02      	cmp	r3, #2
 800114e:	d04d      	beq.n	80011ec <fsm_manual_run+0xb0>
 8001150:	2b02      	cmp	r3, #2
 8001152:	dc63      	bgt.n	800121c <fsm_manual_run+0xe0>
 8001154:	2b00      	cmp	r3, #0
 8001156:	d002      	beq.n	800115e <fsm_manual_run+0x22>
 8001158:	2b01      	cmp	r3, #1
 800115a:	d02f      	beq.n	80011bc <fsm_manual_run+0x80>
 800115c:	e05e      	b.n	800121c <fsm_manual_run+0xe0>
    {
        case MANUAL_IDLE:
            // When enter manual, turn off all
            turnOffAll();
 800115e:	f000 fb6b 	bl	8001838 <turnOffAll>
            display_7SEG_manual();
 8001162:	f7ff fc85 	bl	8000a70 <display_7SEG_manual>

            // Button 2: Red 1 on
            if (isButtonPressed(1) == 1)
 8001166:	2001      	movs	r0, #1
 8001168:	f7fe fff0 	bl	800014c <isButtonPressed>
 800116c:	4603      	mov	r3, r0
 800116e:	2b01      	cmp	r3, #1
 8001170:	d10e      	bne.n	8001190 <fsm_manual_run+0x54>
            {
                manual_status = MANUAL_RED;
 8001172:	4b31      	ldr	r3, [pc, #196]	; (8001238 <fsm_manual_run+0xfc>)
 8001174:	2201      	movs	r2, #1
 8001176:	601a      	str	r2, [r3, #0]
                turnOnRed1();
 8001178:	f000 fa8c 	bl	8001694 <turnOnRed1>
                turnOffGreen1();
 800117c:	f000 fada 	bl	8001734 <turnOffGreen1>
                turnOffYellow1();
 8001180:	f000 fab6 	bl	80016f0 <turnOffYellow1>

                turnOffRed2();
 8001184:	f000 faf8 	bl	8001778 <turnOffRed2>
                turnOnGreen2();
 8001188:	f000 fb32 	bl	80017f0 <turnOnGreen2>
                turnOffYellow2();
 800118c:	f000 fb18 	bl	80017c0 <turnOffYellow2>
            }

            // Button 3: Green 1 on
            if (isButtonPressed(2) == 1)
 8001190:	2002      	movs	r0, #2
 8001192:	f7fe ffdb 	bl	800014c <isButtonPressed>
 8001196:	4603      	mov	r3, r0
 8001198:	2b01      	cmp	r3, #1
 800119a:	d145      	bne.n	8001228 <fsm_manual_run+0xec>
            {
                manual_status = MANUAL_GREEN;
 800119c:	4b26      	ldr	r3, [pc, #152]	; (8001238 <fsm_manual_run+0xfc>)
 800119e:	2202      	movs	r2, #2
 80011a0:	601a      	str	r2, [r3, #0]
                turnOffRed1();
 80011a2:	f000 fa83 	bl	80016ac <turnOffRed1>
                turnOnGreen1();
 80011a6:	f000 fab9 	bl	800171c <turnOnGreen1>
                turnOffYellow1();
 80011aa:	f000 faa1 	bl	80016f0 <turnOffYellow1>

                turnOnRed2();
 80011ae:	f000 fad7 	bl	8001760 <turnOnRed2>
                turnOffGreen2();
 80011b2:	f000 fb29 	bl	8001808 <turnOffGreen2>
                turnOffYellow2();
 80011b6:	f000 fb03 	bl	80017c0 <turnOffYellow2>
            }

            break;
 80011ba:	e035      	b.n	8001228 <fsm_manual_run+0xec>

        case MANUAL_RED:
            display_7SEG_manual();
 80011bc:	f7ff fc58 	bl	8000a70 <display_7SEG_manual>

            if (isButtonPressed(2) == 1)
 80011c0:	2002      	movs	r0, #2
 80011c2:	f7fe ffc3 	bl	800014c <isButtonPressed>
 80011c6:	4603      	mov	r3, r0
 80011c8:	2b01      	cmp	r3, #1
 80011ca:	d12f      	bne.n	800122c <fsm_manual_run+0xf0>
            {
                manual_status = MANUAL_GREEN;
 80011cc:	4b1a      	ldr	r3, [pc, #104]	; (8001238 <fsm_manual_run+0xfc>)
 80011ce:	2202      	movs	r2, #2
 80011d0:	601a      	str	r2, [r3, #0]

                turnOffRed1();
 80011d2:	f000 fa6b 	bl	80016ac <turnOffRed1>
                turnOnGreen1();
 80011d6:	f000 faa1 	bl	800171c <turnOnGreen1>
                turnOffYellow1();
 80011da:	f000 fa89 	bl	80016f0 <turnOffYellow1>

                turnOnRed2();
 80011de:	f000 fabf 	bl	8001760 <turnOnRed2>
                turnOffGreen2();
 80011e2:	f000 fb11 	bl	8001808 <turnOffGreen2>
                turnOffYellow2();
 80011e6:	f000 faeb 	bl	80017c0 <turnOffYellow2>
            }
            break;
 80011ea:	e01f      	b.n	800122c <fsm_manual_run+0xf0>

        case MANUAL_GREEN:
            display_7SEG_manual();
 80011ec:	f7ff fc40 	bl	8000a70 <display_7SEG_manual>

            if (isButtonPressed(1) == 1)
 80011f0:	2001      	movs	r0, #1
 80011f2:	f7fe ffab 	bl	800014c <isButtonPressed>
 80011f6:	4603      	mov	r3, r0
 80011f8:	2b01      	cmp	r3, #1
 80011fa:	d119      	bne.n	8001230 <fsm_manual_run+0xf4>
            {
                manual_status = MANUAL_RED;
 80011fc:	4b0e      	ldr	r3, [pc, #56]	; (8001238 <fsm_manual_run+0xfc>)
 80011fe:	2201      	movs	r2, #1
 8001200:	601a      	str	r2, [r3, #0]

                turnOnRed1();
 8001202:	f000 fa47 	bl	8001694 <turnOnRed1>
                turnOffGreen1();
 8001206:	f000 fa95 	bl	8001734 <turnOffGreen1>
                turnOffYellow1();
 800120a:	f000 fa71 	bl	80016f0 <turnOffYellow1>

                turnOffRed2();
 800120e:	f000 fab3 	bl	8001778 <turnOffRed2>
                turnOnGreen2();
 8001212:	f000 faed 	bl	80017f0 <turnOnGreen2>
                turnOffYellow2();
 8001216:	f000 fad3 	bl	80017c0 <turnOffYellow2>
            }
            break;
 800121a:	e009      	b.n	8001230 <fsm_manual_run+0xf4>

        default:
            manual_status = MANUAL_IDLE;
 800121c:	4b06      	ldr	r3, [pc, #24]	; (8001238 <fsm_manual_run+0xfc>)
 800121e:	2200      	movs	r2, #0
 8001220:	601a      	str	r2, [r3, #0]
            break;
 8001222:	e006      	b.n	8001232 <fsm_manual_run+0xf6>
	if (mode != 5) return;
 8001224:	bf00      	nop
 8001226:	e004      	b.n	8001232 <fsm_manual_run+0xf6>
            break;
 8001228:	bf00      	nop
 800122a:	e002      	b.n	8001232 <fsm_manual_run+0xf6>
            break;
 800122c:	bf00      	nop
 800122e:	e000      	b.n	8001232 <fsm_manual_run+0xf6>
            break;
 8001230:	bf00      	nop
    }
}
 8001232:	bd80      	pop	{r7, pc}
 8001234:	20000070 	.word	0x20000070
 8001238:	200000c8 	.word	0x200000c8

0800123c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001240:	f000 fb30 	bl	80018a4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001244:	f000 f83e 	bl	80012c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001248:	f000 f8c4 	bl	80013d4 <MX_GPIO_Init>
  MX_TIM2_Init();
 800124c:	f000 f876 	bl	800133c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8001250:	4818      	ldr	r0, [pc, #96]	; (80012b4 <main+0x78>)
 8001252:	f001 fa85 	bl	8002760 <HAL_TIM_Base_Start_IT>
  status1 = INIT;
 8001256:	4b18      	ldr	r3, [pc, #96]	; (80012b8 <main+0x7c>)
 8001258:	2201      	movs	r2, #1
 800125a:	601a      	str	r2, [r3, #0]
  status2 = INIT;
 800125c:	4b17      	ldr	r3, [pc, #92]	; (80012bc <main+0x80>)
 800125e:	2201      	movs	r2, #1
 8001260:	601a      	str	r2, [r3, #0]
  setTimer(0, 100); // Blink PA5 LED
 8001262:	2164      	movs	r1, #100	; 0x64
 8001264:	2000      	movs	r0, #0
 8001266:	f000 f92b 	bl	80014c0 <setTimer>
  setTimer(3, 50); // Blink 7SEG and single LEDs when moding
 800126a:	2132      	movs	r1, #50	; 0x32
 800126c:	2003      	movs	r0, #3
 800126e:	f000 f927 	bl	80014c0 <setTimer>
  HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, RESET);
 8001272:	2200      	movs	r2, #0
 8001274:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001278:	4811      	ldr	r0, [pc, #68]	; (80012c0 <main+0x84>)
 800127a:	f000 fe14 	bl	8001ea6 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET);
 800127e:	2200      	movs	r2, #0
 8001280:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001284:	480e      	ldr	r0, [pc, #56]	; (80012c0 <main+0x84>)
 8001286:	f000 fe0e 	bl	8001ea6 <HAL_GPIO_WritePin>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if (isTimeExpired(0) == 1)
 800128a:	2000      	movs	r0, #0
 800128c:	f000 f930 	bl	80014f0 <isTimeExpired>
 8001290:	4603      	mov	r3, r0
 8001292:	2b01      	cmp	r3, #1
 8001294:	d107      	bne.n	80012a6 <main+0x6a>
	  {
		  setTimer(0, 100);
 8001296:	2164      	movs	r1, #100	; 0x64
 8001298:	2000      	movs	r0, #0
 800129a:	f000 f911 	bl	80014c0 <setTimer>
		  HAL_GPIO_TogglePin(LED_RED_GPIO_Port, LED_RED_Pin);
 800129e:	2120      	movs	r1, #32
 80012a0:	4807      	ldr	r0, [pc, #28]	; (80012c0 <main+0x84>)
 80012a2:	f000 fe18 	bl	8001ed6 <HAL_GPIO_TogglePin>
	  }

	  fsm_automatic_run();
 80012a6:	f7ff fc69 	bl	8000b7c <fsm_automatic_run>
	  fsm_manual_run();
 80012aa:	f7ff ff47 	bl	800113c <fsm_manual_run>
	  fsm_config();
 80012ae:	f7ff fdcd 	bl	8000e4c <fsm_config>
	  if (isTimeExpired(0) == 1)
 80012b2:	e7ea      	b.n	800128a <main+0x4e>
 80012b4:	200000cc 	.word	0x200000cc
 80012b8:	20000068 	.word	0x20000068
 80012bc:	2000006c 	.word	0x2000006c
 80012c0:	40010800 	.word	0x40010800

080012c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b090      	sub	sp, #64	; 0x40
 80012c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012ca:	f107 0318 	add.w	r3, r7, #24
 80012ce:	2228      	movs	r2, #40	; 0x28
 80012d0:	2100      	movs	r1, #0
 80012d2:	4618      	mov	r0, r3
 80012d4:	f001 fdf4 	bl	8002ec0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012d8:	1d3b      	adds	r3, r7, #4
 80012da:	2200      	movs	r2, #0
 80012dc:	601a      	str	r2, [r3, #0]
 80012de:	605a      	str	r2, [r3, #4]
 80012e0:	609a      	str	r2, [r3, #8]
 80012e2:	60da      	str	r2, [r3, #12]
 80012e4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80012e6:	2302      	movs	r3, #2
 80012e8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012ea:	2301      	movs	r3, #1
 80012ec:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80012ee:	2310      	movs	r3, #16
 80012f0:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80012f2:	2300      	movs	r3, #0
 80012f4:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012f6:	f107 0318 	add.w	r3, r7, #24
 80012fa:	4618      	mov	r0, r3
 80012fc:	f000 fe04 	bl	8001f08 <HAL_RCC_OscConfig>
 8001300:	4603      	mov	r3, r0
 8001302:	2b00      	cmp	r3, #0
 8001304:	d001      	beq.n	800130a <SystemClock_Config+0x46>
  {
    Error_Handler();
 8001306:	f000 f8d5 	bl	80014b4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800130a:	230f      	movs	r3, #15
 800130c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800130e:	2300      	movs	r3, #0
 8001310:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001312:	2300      	movs	r3, #0
 8001314:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001316:	2300      	movs	r3, #0
 8001318:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800131a:	2300      	movs	r3, #0
 800131c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800131e:	1d3b      	adds	r3, r7, #4
 8001320:	2100      	movs	r1, #0
 8001322:	4618      	mov	r0, r3
 8001324:	f001 f870 	bl	8002408 <HAL_RCC_ClockConfig>
 8001328:	4603      	mov	r3, r0
 800132a:	2b00      	cmp	r3, #0
 800132c:	d001      	beq.n	8001332 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800132e:	f000 f8c1 	bl	80014b4 <Error_Handler>
  }
}
 8001332:	bf00      	nop
 8001334:	3740      	adds	r7, #64	; 0x40
 8001336:	46bd      	mov	sp, r7
 8001338:	bd80      	pop	{r7, pc}
	...

0800133c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b086      	sub	sp, #24
 8001340:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001342:	f107 0308 	add.w	r3, r7, #8
 8001346:	2200      	movs	r2, #0
 8001348:	601a      	str	r2, [r3, #0]
 800134a:	605a      	str	r2, [r3, #4]
 800134c:	609a      	str	r2, [r3, #8]
 800134e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001350:	463b      	mov	r3, r7
 8001352:	2200      	movs	r2, #0
 8001354:	601a      	str	r2, [r3, #0]
 8001356:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001358:	4b1d      	ldr	r3, [pc, #116]	; (80013d0 <MX_TIM2_Init+0x94>)
 800135a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800135e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8001360:	4b1b      	ldr	r3, [pc, #108]	; (80013d0 <MX_TIM2_Init+0x94>)
 8001362:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8001366:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001368:	4b19      	ldr	r3, [pc, #100]	; (80013d0 <MX_TIM2_Init+0x94>)
 800136a:	2200      	movs	r2, #0
 800136c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 800136e:	4b18      	ldr	r3, [pc, #96]	; (80013d0 <MX_TIM2_Init+0x94>)
 8001370:	2209      	movs	r2, #9
 8001372:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001374:	4b16      	ldr	r3, [pc, #88]	; (80013d0 <MX_TIM2_Init+0x94>)
 8001376:	2200      	movs	r2, #0
 8001378:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800137a:	4b15      	ldr	r3, [pc, #84]	; (80013d0 <MX_TIM2_Init+0x94>)
 800137c:	2200      	movs	r2, #0
 800137e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001380:	4813      	ldr	r0, [pc, #76]	; (80013d0 <MX_TIM2_Init+0x94>)
 8001382:	f001 f99d 	bl	80026c0 <HAL_TIM_Base_Init>
 8001386:	4603      	mov	r3, r0
 8001388:	2b00      	cmp	r3, #0
 800138a:	d001      	beq.n	8001390 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800138c:	f000 f892 	bl	80014b4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001390:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001394:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001396:	f107 0308 	add.w	r3, r7, #8
 800139a:	4619      	mov	r1, r3
 800139c:	480c      	ldr	r0, [pc, #48]	; (80013d0 <MX_TIM2_Init+0x94>)
 800139e:	f001 fb1b 	bl	80029d8 <HAL_TIM_ConfigClockSource>
 80013a2:	4603      	mov	r3, r0
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d001      	beq.n	80013ac <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80013a8:	f000 f884 	bl	80014b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013ac:	2300      	movs	r3, #0
 80013ae:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013b0:	2300      	movs	r3, #0
 80013b2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80013b4:	463b      	mov	r3, r7
 80013b6:	4619      	mov	r1, r3
 80013b8:	4805      	ldr	r0, [pc, #20]	; (80013d0 <MX_TIM2_Init+0x94>)
 80013ba:	f001 fcf3 	bl	8002da4 <HAL_TIMEx_MasterConfigSynchronization>
 80013be:	4603      	mov	r3, r0
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d001      	beq.n	80013c8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80013c4:	f000 f876 	bl	80014b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80013c8:	bf00      	nop
 80013ca:	3718      	adds	r7, #24
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bd80      	pop	{r7, pc}
 80013d0:	200000cc 	.word	0x200000cc

080013d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b086      	sub	sp, #24
 80013d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013da:	f107 0308 	add.w	r3, r7, #8
 80013de:	2200      	movs	r2, #0
 80013e0:	601a      	str	r2, [r3, #0]
 80013e2:	605a      	str	r2, [r3, #4]
 80013e4:	609a      	str	r2, [r3, #8]
 80013e6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013e8:	4b29      	ldr	r3, [pc, #164]	; (8001490 <MX_GPIO_Init+0xbc>)
 80013ea:	699b      	ldr	r3, [r3, #24]
 80013ec:	4a28      	ldr	r2, [pc, #160]	; (8001490 <MX_GPIO_Init+0xbc>)
 80013ee:	f043 0304 	orr.w	r3, r3, #4
 80013f2:	6193      	str	r3, [r2, #24]
 80013f4:	4b26      	ldr	r3, [pc, #152]	; (8001490 <MX_GPIO_Init+0xbc>)
 80013f6:	699b      	ldr	r3, [r3, #24]
 80013f8:	f003 0304 	and.w	r3, r3, #4
 80013fc:	607b      	str	r3, [r7, #4]
 80013fe:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001400:	4b23      	ldr	r3, [pc, #140]	; (8001490 <MX_GPIO_Init+0xbc>)
 8001402:	699b      	ldr	r3, [r3, #24]
 8001404:	4a22      	ldr	r2, [pc, #136]	; (8001490 <MX_GPIO_Init+0xbc>)
 8001406:	f043 0308 	orr.w	r3, r3, #8
 800140a:	6193      	str	r3, [r2, #24]
 800140c:	4b20      	ldr	r3, [pc, #128]	; (8001490 <MX_GPIO_Init+0xbc>)
 800140e:	699b      	ldr	r3, [r3, #24]
 8001410:	f003 0308 	and.w	r3, r3, #8
 8001414:	603b      	str	r3, [r7, #0]
 8001416:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_RED1_Pin|LED_YELLOW1_Pin|LED_GREEN1_Pin|LED_RED_Pin
 8001418:	2200      	movs	r2, #0
 800141a:	f643 613c 	movw	r1, #15932	; 0x3e3c
 800141e:	481d      	ldr	r0, [pc, #116]	; (8001494 <MX_GPIO_Init+0xc0>)
 8001420:	f000 fd41 	bl	8001ea6 <HAL_GPIO_WritePin>
                          |LED_RED2_Pin|LED_YELLOW2_Pin|LED_GREEN2_Pin|EN0_Pin
                          |EN1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, a_1_Pin|b_1_Pin|c_1_Pin|d_2_Pin
 8001424:	2200      	movs	r2, #0
 8001426:	f643 71ff 	movw	r1, #16383	; 0x3fff
 800142a:	481b      	ldr	r0, [pc, #108]	; (8001498 <MX_GPIO_Init+0xc4>)
 800142c:	f000 fd3b 	bl	8001ea6 <HAL_GPIO_WritePin>
                          |b_2_Pin|c_2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : LED_RED1_Pin LED_YELLOW1_Pin LED_GREEN1_Pin LED_RED_Pin
                           LED_RED2_Pin LED_YELLOW2_Pin LED_GREEN2_Pin EN0_Pin
                           EN1_Pin */
  GPIO_InitStruct.Pin = LED_RED1_Pin|LED_YELLOW1_Pin|LED_GREEN1_Pin|LED_RED_Pin
 8001430:	f643 633c 	movw	r3, #15932	; 0x3e3c
 8001434:	60bb      	str	r3, [r7, #8]
                          |LED_RED2_Pin|LED_YELLOW2_Pin|LED_GREEN2_Pin|EN0_Pin
                          |EN1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001436:	2301      	movs	r3, #1
 8001438:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800143a:	2300      	movs	r3, #0
 800143c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800143e:	2302      	movs	r3, #2
 8001440:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001442:	f107 0308 	add.w	r3, r7, #8
 8001446:	4619      	mov	r1, r3
 8001448:	4812      	ldr	r0, [pc, #72]	; (8001494 <MX_GPIO_Init+0xc0>)
 800144a:	f000 fb9b 	bl	8001b84 <HAL_GPIO_Init>

  /*Configure GPIO pins : Button1_Pin Button2_Pin Button3_Pin Button4_Pin */
  GPIO_InitStruct.Pin = Button1_Pin|Button2_Pin|Button3_Pin|Button4_Pin;
 800144e:	f244 13c0 	movw	r3, #16832	; 0x41c0
 8001452:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001454:	2300      	movs	r3, #0
 8001456:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001458:	2301      	movs	r3, #1
 800145a:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800145c:	f107 0308 	add.w	r3, r7, #8
 8001460:	4619      	mov	r1, r3
 8001462:	480c      	ldr	r0, [pc, #48]	; (8001494 <MX_GPIO_Init+0xc0>)
 8001464:	f000 fb8e 	bl	8001b84 <HAL_GPIO_Init>

  /*Configure GPIO pins : a_1_Pin b_1_Pin c_1_Pin d_2_Pin
                           e_2_Pin f_2_Pin g_2_Pin d_1_Pin
                           e_1_Pin f_1_Pin g_1_Pin a_2_Pin
                           b_2_Pin c_2_Pin */
  GPIO_InitStruct.Pin = a_1_Pin|b_1_Pin|c_1_Pin|d_2_Pin
 8001468:	f643 73ff 	movw	r3, #16383	; 0x3fff
 800146c:	60bb      	str	r3, [r7, #8]
                          |e_2_Pin|f_2_Pin|g_2_Pin|d_1_Pin
                          |e_1_Pin|f_1_Pin|g_1_Pin|a_2_Pin
                          |b_2_Pin|c_2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800146e:	2301      	movs	r3, #1
 8001470:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001472:	2300      	movs	r3, #0
 8001474:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001476:	2302      	movs	r3, #2
 8001478:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800147a:	f107 0308 	add.w	r3, r7, #8
 800147e:	4619      	mov	r1, r3
 8001480:	4805      	ldr	r0, [pc, #20]	; (8001498 <MX_GPIO_Init+0xc4>)
 8001482:	f000 fb7f 	bl	8001b84 <HAL_GPIO_Init>

}
 8001486:	bf00      	nop
 8001488:	3718      	adds	r7, #24
 800148a:	46bd      	mov	sp, r7
 800148c:	bd80      	pop	{r7, pc}
 800148e:	bf00      	nop
 8001490:	40021000 	.word	0x40021000
 8001494:	40010800 	.word	0x40010800
 8001498:	40010c00 	.word	0x40010c00

0800149c <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b082      	sub	sp, #8
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
	timerRun();
 80014a4:	f000 f838 	bl	8001518 <timerRun>
	readButton();
 80014a8:	f7fe fe6a 	bl	8000180 <readButton>
}
 80014ac:	bf00      	nop
 80014ae:	3708      	adds	r7, #8
 80014b0:	46bd      	mov	sp, r7
 80014b2:	bd80      	pop	{r7, pc}

080014b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014b4:	b480      	push	{r7}
 80014b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014b8:	b672      	cpsid	i
}
 80014ba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014bc:	e7fe      	b.n	80014bc <Error_Handler+0x8>
	...

080014c0 <setTimer>:

int timer_counter[MAX_TIMER];
int timer_flag[MAX_TIMER];

void setTimer(int index, int duration)
{
 80014c0:	b480      	push	{r7}
 80014c2:	b083      	sub	sp, #12
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
 80014c8:	6039      	str	r1, [r7, #0]
	timer_counter[index] = duration;
 80014ca:	4907      	ldr	r1, [pc, #28]	; (80014e8 <setTimer+0x28>)
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	683a      	ldr	r2, [r7, #0]
 80014d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	timer_flag[index] = 0;
 80014d4:	4a05      	ldr	r2, [pc, #20]	; (80014ec <setTimer+0x2c>)
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	2100      	movs	r1, #0
 80014da:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 80014de:	bf00      	nop
 80014e0:	370c      	adds	r7, #12
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bc80      	pop	{r7}
 80014e6:	4770      	bx	lr
 80014e8:	20000114 	.word	0x20000114
 80014ec:	20000164 	.word	0x20000164

080014f0 <isTimeExpired>:

int isTimeExpired(int index)
{
 80014f0:	b480      	push	{r7}
 80014f2:	b083      	sub	sp, #12
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
	if (timer_flag[index] == 1) return 1;
 80014f8:	4a06      	ldr	r2, [pc, #24]	; (8001514 <isTimeExpired+0x24>)
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001500:	2b01      	cmp	r3, #1
 8001502:	d101      	bne.n	8001508 <isTimeExpired+0x18>
 8001504:	2301      	movs	r3, #1
 8001506:	e000      	b.n	800150a <isTimeExpired+0x1a>
	return 0;
 8001508:	2300      	movs	r3, #0
}
 800150a:	4618      	mov	r0, r3
 800150c:	370c      	adds	r7, #12
 800150e:	46bd      	mov	sp, r7
 8001510:	bc80      	pop	{r7}
 8001512:	4770      	bx	lr
 8001514:	20000164 	.word	0x20000164

08001518 <timerRun>:

void timerRun()
{
 8001518:	b480      	push	{r7}
 800151a:	b083      	sub	sp, #12
 800151c:	af00      	add	r7, sp, #0
	for (int i = 0; i < MAX_TIMER; i++)
 800151e:	2300      	movs	r3, #0
 8001520:	607b      	str	r3, [r7, #4]
 8001522:	e01c      	b.n	800155e <timerRun+0x46>
	{
		if (timer_counter[i] > 0)
 8001524:	4a12      	ldr	r2, [pc, #72]	; (8001570 <timerRun+0x58>)
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800152c:	2b00      	cmp	r3, #0
 800152e:	dd13      	ble.n	8001558 <timerRun+0x40>
		{
			timer_counter[i]--;
 8001530:	4a0f      	ldr	r2, [pc, #60]	; (8001570 <timerRun+0x58>)
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001538:	1e5a      	subs	r2, r3, #1
 800153a:	490d      	ldr	r1, [pc, #52]	; (8001570 <timerRun+0x58>)
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if (timer_counter[i] <= 0) timer_flag[i] = 1;
 8001542:	4a0b      	ldr	r2, [pc, #44]	; (8001570 <timerRun+0x58>)
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800154a:	2b00      	cmp	r3, #0
 800154c:	dc04      	bgt.n	8001558 <timerRun+0x40>
 800154e:	4a09      	ldr	r2, [pc, #36]	; (8001574 <timerRun+0x5c>)
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	2101      	movs	r1, #1
 8001554:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < MAX_TIMER; i++)
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	3301      	adds	r3, #1
 800155c:	607b      	str	r3, [r7, #4]
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	2b13      	cmp	r3, #19
 8001562:	dddf      	ble.n	8001524 <timerRun+0xc>
		}
	}
}
 8001564:	bf00      	nop
 8001566:	bf00      	nop
 8001568:	370c      	adds	r7, #12
 800156a:	46bd      	mov	sp, r7
 800156c:	bc80      	pop	{r7}
 800156e:	4770      	bx	lr
 8001570:	20000114 	.word	0x20000114
 8001574:	20000164 	.word	0x20000164

08001578 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001578:	b480      	push	{r7}
 800157a:	b085      	sub	sp, #20
 800157c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800157e:	4b15      	ldr	r3, [pc, #84]	; (80015d4 <HAL_MspInit+0x5c>)
 8001580:	699b      	ldr	r3, [r3, #24]
 8001582:	4a14      	ldr	r2, [pc, #80]	; (80015d4 <HAL_MspInit+0x5c>)
 8001584:	f043 0301 	orr.w	r3, r3, #1
 8001588:	6193      	str	r3, [r2, #24]
 800158a:	4b12      	ldr	r3, [pc, #72]	; (80015d4 <HAL_MspInit+0x5c>)
 800158c:	699b      	ldr	r3, [r3, #24]
 800158e:	f003 0301 	and.w	r3, r3, #1
 8001592:	60bb      	str	r3, [r7, #8]
 8001594:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001596:	4b0f      	ldr	r3, [pc, #60]	; (80015d4 <HAL_MspInit+0x5c>)
 8001598:	69db      	ldr	r3, [r3, #28]
 800159a:	4a0e      	ldr	r2, [pc, #56]	; (80015d4 <HAL_MspInit+0x5c>)
 800159c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015a0:	61d3      	str	r3, [r2, #28]
 80015a2:	4b0c      	ldr	r3, [pc, #48]	; (80015d4 <HAL_MspInit+0x5c>)
 80015a4:	69db      	ldr	r3, [r3, #28]
 80015a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015aa:	607b      	str	r3, [r7, #4]
 80015ac:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80015ae:	4b0a      	ldr	r3, [pc, #40]	; (80015d8 <HAL_MspInit+0x60>)
 80015b0:	685b      	ldr	r3, [r3, #4]
 80015b2:	60fb      	str	r3, [r7, #12]
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80015ba:	60fb      	str	r3, [r7, #12]
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80015c2:	60fb      	str	r3, [r7, #12]
 80015c4:	4a04      	ldr	r2, [pc, #16]	; (80015d8 <HAL_MspInit+0x60>)
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015ca:	bf00      	nop
 80015cc:	3714      	adds	r7, #20
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bc80      	pop	{r7}
 80015d2:	4770      	bx	lr
 80015d4:	40021000 	.word	0x40021000
 80015d8:	40010000 	.word	0x40010000

080015dc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b084      	sub	sp, #16
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80015ec:	d113      	bne.n	8001616 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80015ee:	4b0c      	ldr	r3, [pc, #48]	; (8001620 <HAL_TIM_Base_MspInit+0x44>)
 80015f0:	69db      	ldr	r3, [r3, #28]
 80015f2:	4a0b      	ldr	r2, [pc, #44]	; (8001620 <HAL_TIM_Base_MspInit+0x44>)
 80015f4:	f043 0301 	orr.w	r3, r3, #1
 80015f8:	61d3      	str	r3, [r2, #28]
 80015fa:	4b09      	ldr	r3, [pc, #36]	; (8001620 <HAL_TIM_Base_MspInit+0x44>)
 80015fc:	69db      	ldr	r3, [r3, #28]
 80015fe:	f003 0301 	and.w	r3, r3, #1
 8001602:	60fb      	str	r3, [r7, #12]
 8001604:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001606:	2200      	movs	r2, #0
 8001608:	2100      	movs	r1, #0
 800160a:	201c      	movs	r0, #28
 800160c:	f000 fa83 	bl	8001b16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001610:	201c      	movs	r0, #28
 8001612:	f000 fa9c 	bl	8001b4e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001616:	bf00      	nop
 8001618:	3710      	adds	r7, #16
 800161a:	46bd      	mov	sp, r7
 800161c:	bd80      	pop	{r7, pc}
 800161e:	bf00      	nop
 8001620:	40021000 	.word	0x40021000

08001624 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001624:	b480      	push	{r7}
 8001626:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001628:	e7fe      	b.n	8001628 <NMI_Handler+0x4>

0800162a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800162a:	b480      	push	{r7}
 800162c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800162e:	e7fe      	b.n	800162e <HardFault_Handler+0x4>

08001630 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001630:	b480      	push	{r7}
 8001632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001634:	e7fe      	b.n	8001634 <MemManage_Handler+0x4>

08001636 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001636:	b480      	push	{r7}
 8001638:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800163a:	e7fe      	b.n	800163a <BusFault_Handler+0x4>

0800163c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800163c:	b480      	push	{r7}
 800163e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001640:	e7fe      	b.n	8001640 <UsageFault_Handler+0x4>

08001642 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001642:	b480      	push	{r7}
 8001644:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001646:	bf00      	nop
 8001648:	46bd      	mov	sp, r7
 800164a:	bc80      	pop	{r7}
 800164c:	4770      	bx	lr

0800164e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800164e:	b480      	push	{r7}
 8001650:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001652:	bf00      	nop
 8001654:	46bd      	mov	sp, r7
 8001656:	bc80      	pop	{r7}
 8001658:	4770      	bx	lr

0800165a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800165a:	b480      	push	{r7}
 800165c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800165e:	bf00      	nop
 8001660:	46bd      	mov	sp, r7
 8001662:	bc80      	pop	{r7}
 8001664:	4770      	bx	lr

08001666 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001666:	b580      	push	{r7, lr}
 8001668:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800166a:	f000 f961 	bl	8001930 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800166e:	bf00      	nop
 8001670:	bd80      	pop	{r7, pc}
	...

08001674 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001678:	4802      	ldr	r0, [pc, #8]	; (8001684 <TIM2_IRQHandler+0x10>)
 800167a:	f001 f8bd 	bl	80027f8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800167e:	bf00      	nop
 8001680:	bd80      	pop	{r7, pc}
 8001682:	bf00      	nop
 8001684:	200000cc 	.word	0x200000cc

08001688 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001688:	b480      	push	{r7}
 800168a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800168c:	bf00      	nop
 800168e:	46bd      	mov	sp, r7
 8001690:	bc80      	pop	{r7}
 8001692:	4770      	bx	lr

08001694 <turnOnRed1>:
 *      Author: LENOVO
 */
#include "traffic.h"

// ======= LED SET 1 =======
void turnOnRed1(void) {
 8001694:	b580      	push	{r7, lr}
 8001696:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, GPIO_PIN_RESET);
 8001698:	2200      	movs	r2, #0
 800169a:	2104      	movs	r1, #4
 800169c:	4802      	ldr	r0, [pc, #8]	; (80016a8 <turnOnRed1+0x14>)
 800169e:	f000 fc02 	bl	8001ea6 <HAL_GPIO_WritePin>
}
 80016a2:	bf00      	nop
 80016a4:	bd80      	pop	{r7, pc}
 80016a6:	bf00      	nop
 80016a8:	40010800 	.word	0x40010800

080016ac <turnOffRed1>:
void turnOffRed1(void) {
 80016ac:	b580      	push	{r7, lr}
 80016ae:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, GPIO_PIN_SET);
 80016b0:	2201      	movs	r2, #1
 80016b2:	2104      	movs	r1, #4
 80016b4:	4802      	ldr	r0, [pc, #8]	; (80016c0 <turnOffRed1+0x14>)
 80016b6:	f000 fbf6 	bl	8001ea6 <HAL_GPIO_WritePin>
}
 80016ba:	bf00      	nop
 80016bc:	bd80      	pop	{r7, pc}
 80016be:	bf00      	nop
 80016c0:	40010800 	.word	0x40010800

080016c4 <toggleRed1>:
void toggleRed1(void) {
 80016c4:	b580      	push	{r7, lr}
 80016c6:	af00      	add	r7, sp, #0
    HAL_GPIO_TogglePin(LED_RED1_GPIO_Port, LED_RED1_Pin);
 80016c8:	2104      	movs	r1, #4
 80016ca:	4802      	ldr	r0, [pc, #8]	; (80016d4 <toggleRed1+0x10>)
 80016cc:	f000 fc03 	bl	8001ed6 <HAL_GPIO_TogglePin>
}
 80016d0:	bf00      	nop
 80016d2:	bd80      	pop	{r7, pc}
 80016d4:	40010800 	.word	0x40010800

080016d8 <turnOnYellow1>:

void turnOnYellow1(void) {
 80016d8:	b580      	push	{r7, lr}
 80016da:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, GPIO_PIN_RESET);
 80016dc:	2200      	movs	r2, #0
 80016de:	2108      	movs	r1, #8
 80016e0:	4802      	ldr	r0, [pc, #8]	; (80016ec <turnOnYellow1+0x14>)
 80016e2:	f000 fbe0 	bl	8001ea6 <HAL_GPIO_WritePin>
}
 80016e6:	bf00      	nop
 80016e8:	bd80      	pop	{r7, pc}
 80016ea:	bf00      	nop
 80016ec:	40010800 	.word	0x40010800

080016f0 <turnOffYellow1>:
void turnOffYellow1(void) {
 80016f0:	b580      	push	{r7, lr}
 80016f2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, GPIO_PIN_SET);
 80016f4:	2201      	movs	r2, #1
 80016f6:	2108      	movs	r1, #8
 80016f8:	4802      	ldr	r0, [pc, #8]	; (8001704 <turnOffYellow1+0x14>)
 80016fa:	f000 fbd4 	bl	8001ea6 <HAL_GPIO_WritePin>
}
 80016fe:	bf00      	nop
 8001700:	bd80      	pop	{r7, pc}
 8001702:	bf00      	nop
 8001704:	40010800 	.word	0x40010800

08001708 <toggleYellow1>:
void toggleYellow1(void) {
 8001708:	b580      	push	{r7, lr}
 800170a:	af00      	add	r7, sp, #0
    HAL_GPIO_TogglePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin);
 800170c:	2108      	movs	r1, #8
 800170e:	4802      	ldr	r0, [pc, #8]	; (8001718 <toggleYellow1+0x10>)
 8001710:	f000 fbe1 	bl	8001ed6 <HAL_GPIO_TogglePin>
}
 8001714:	bf00      	nop
 8001716:	bd80      	pop	{r7, pc}
 8001718:	40010800 	.word	0x40010800

0800171c <turnOnGreen1>:

void turnOnGreen1(void) {
 800171c:	b580      	push	{r7, lr}
 800171e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, GPIO_PIN_RESET);
 8001720:	2200      	movs	r2, #0
 8001722:	2110      	movs	r1, #16
 8001724:	4802      	ldr	r0, [pc, #8]	; (8001730 <turnOnGreen1+0x14>)
 8001726:	f000 fbbe 	bl	8001ea6 <HAL_GPIO_WritePin>
}
 800172a:	bf00      	nop
 800172c:	bd80      	pop	{r7, pc}
 800172e:	bf00      	nop
 8001730:	40010800 	.word	0x40010800

08001734 <turnOffGreen1>:
void turnOffGreen1(void) {
 8001734:	b580      	push	{r7, lr}
 8001736:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, GPIO_PIN_SET);
 8001738:	2201      	movs	r2, #1
 800173a:	2110      	movs	r1, #16
 800173c:	4802      	ldr	r0, [pc, #8]	; (8001748 <turnOffGreen1+0x14>)
 800173e:	f000 fbb2 	bl	8001ea6 <HAL_GPIO_WritePin>
}
 8001742:	bf00      	nop
 8001744:	bd80      	pop	{r7, pc}
 8001746:	bf00      	nop
 8001748:	40010800 	.word	0x40010800

0800174c <toggleGreen1>:
void toggleGreen1(void) {
 800174c:	b580      	push	{r7, lr}
 800174e:	af00      	add	r7, sp, #0
    HAL_GPIO_TogglePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin);
 8001750:	2110      	movs	r1, #16
 8001752:	4802      	ldr	r0, [pc, #8]	; (800175c <toggleGreen1+0x10>)
 8001754:	f000 fbbf 	bl	8001ed6 <HAL_GPIO_TogglePin>
}
 8001758:	bf00      	nop
 800175a:	bd80      	pop	{r7, pc}
 800175c:	40010800 	.word	0x40010800

08001760 <turnOnRed2>:


// ======= LED SET 2 =======
void turnOnRed2(void) {
 8001760:	b580      	push	{r7, lr}
 8001762:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, GPIO_PIN_RESET);
 8001764:	2200      	movs	r2, #0
 8001766:	f44f 7100 	mov.w	r1, #512	; 0x200
 800176a:	4802      	ldr	r0, [pc, #8]	; (8001774 <turnOnRed2+0x14>)
 800176c:	f000 fb9b 	bl	8001ea6 <HAL_GPIO_WritePin>
}
 8001770:	bf00      	nop
 8001772:	bd80      	pop	{r7, pc}
 8001774:	40010800 	.word	0x40010800

08001778 <turnOffRed2>:
void turnOffRed2(void) {
 8001778:	b580      	push	{r7, lr}
 800177a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, GPIO_PIN_SET);
 800177c:	2201      	movs	r2, #1
 800177e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001782:	4802      	ldr	r0, [pc, #8]	; (800178c <turnOffRed2+0x14>)
 8001784:	f000 fb8f 	bl	8001ea6 <HAL_GPIO_WritePin>
}
 8001788:	bf00      	nop
 800178a:	bd80      	pop	{r7, pc}
 800178c:	40010800 	.word	0x40010800

08001790 <toggleRed2>:
void toggleRed2(void) {
 8001790:	b580      	push	{r7, lr}
 8001792:	af00      	add	r7, sp, #0
    HAL_GPIO_TogglePin(LED_RED2_GPIO_Port, LED_RED2_Pin);
 8001794:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001798:	4802      	ldr	r0, [pc, #8]	; (80017a4 <toggleRed2+0x14>)
 800179a:	f000 fb9c 	bl	8001ed6 <HAL_GPIO_TogglePin>
}
 800179e:	bf00      	nop
 80017a0:	bd80      	pop	{r7, pc}
 80017a2:	bf00      	nop
 80017a4:	40010800 	.word	0x40010800

080017a8 <turnOnYellow2>:

void turnOnYellow2(void) {
 80017a8:	b580      	push	{r7, lr}
 80017aa:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin, GPIO_PIN_RESET);
 80017ac:	2200      	movs	r2, #0
 80017ae:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80017b2:	4802      	ldr	r0, [pc, #8]	; (80017bc <turnOnYellow2+0x14>)
 80017b4:	f000 fb77 	bl	8001ea6 <HAL_GPIO_WritePin>
}
 80017b8:	bf00      	nop
 80017ba:	bd80      	pop	{r7, pc}
 80017bc:	40010800 	.word	0x40010800

080017c0 <turnOffYellow2>:
void turnOffYellow2(void) {
 80017c0:	b580      	push	{r7, lr}
 80017c2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin, GPIO_PIN_SET);
 80017c4:	2201      	movs	r2, #1
 80017c6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80017ca:	4802      	ldr	r0, [pc, #8]	; (80017d4 <turnOffYellow2+0x14>)
 80017cc:	f000 fb6b 	bl	8001ea6 <HAL_GPIO_WritePin>
}
 80017d0:	bf00      	nop
 80017d2:	bd80      	pop	{r7, pc}
 80017d4:	40010800 	.word	0x40010800

080017d8 <toggleYellow2>:
void toggleYellow2(void) {
 80017d8:	b580      	push	{r7, lr}
 80017da:	af00      	add	r7, sp, #0
    HAL_GPIO_TogglePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin);
 80017dc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80017e0:	4802      	ldr	r0, [pc, #8]	; (80017ec <toggleYellow2+0x14>)
 80017e2:	f000 fb78 	bl	8001ed6 <HAL_GPIO_TogglePin>
}
 80017e6:	bf00      	nop
 80017e8:	bd80      	pop	{r7, pc}
 80017ea:	bf00      	nop
 80017ec:	40010800 	.word	0x40010800

080017f0 <turnOnGreen2>:

void turnOnGreen2(void) {
 80017f0:	b580      	push	{r7, lr}
 80017f2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, GPIO_PIN_RESET);
 80017f4:	2200      	movs	r2, #0
 80017f6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80017fa:	4802      	ldr	r0, [pc, #8]	; (8001804 <turnOnGreen2+0x14>)
 80017fc:	f000 fb53 	bl	8001ea6 <HAL_GPIO_WritePin>
}
 8001800:	bf00      	nop
 8001802:	bd80      	pop	{r7, pc}
 8001804:	40010800 	.word	0x40010800

08001808 <turnOffGreen2>:
void turnOffGreen2(void) {
 8001808:	b580      	push	{r7, lr}
 800180a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, GPIO_PIN_SET);
 800180c:	2201      	movs	r2, #1
 800180e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001812:	4802      	ldr	r0, [pc, #8]	; (800181c <turnOffGreen2+0x14>)
 8001814:	f000 fb47 	bl	8001ea6 <HAL_GPIO_WritePin>
}
 8001818:	bf00      	nop
 800181a:	bd80      	pop	{r7, pc}
 800181c:	40010800 	.word	0x40010800

08001820 <toggleGreen2>:
void toggleGreen2(void) {
 8001820:	b580      	push	{r7, lr}
 8001822:	af00      	add	r7, sp, #0
    HAL_GPIO_TogglePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin);
 8001824:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001828:	4802      	ldr	r0, [pc, #8]	; (8001834 <toggleGreen2+0x14>)
 800182a:	f000 fb54 	bl	8001ed6 <HAL_GPIO_TogglePin>
}
 800182e:	bf00      	nop
 8001830:	bd80      	pop	{r7, pc}
 8001832:	bf00      	nop
 8001834:	40010800 	.word	0x40010800

08001838 <turnOffAll>:

void turnOffAll(void)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	af00      	add	r7, sp, #0
	turnOffGreen1();
 800183c:	f7ff ff7a 	bl	8001734 <turnOffGreen1>
	turnOffRed1();
 8001840:	f7ff ff34 	bl	80016ac <turnOffRed1>
	turnOffYellow1();
 8001844:	f7ff ff54 	bl	80016f0 <turnOffYellow1>

	turnOffGreen2();
 8001848:	f7ff ffde 	bl	8001808 <turnOffGreen2>
	turnOffRed2();
 800184c:	f7ff ff94 	bl	8001778 <turnOffRed2>
	turnOffYellow2();
 8001850:	f7ff ffb6 	bl	80017c0 <turnOffYellow2>
}
 8001854:	bf00      	nop
 8001856:	bd80      	pop	{r7, pc}

08001858 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001858:	f7ff ff16 	bl	8001688 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800185c:	480b      	ldr	r0, [pc, #44]	; (800188c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800185e:	490c      	ldr	r1, [pc, #48]	; (8001890 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001860:	4a0c      	ldr	r2, [pc, #48]	; (8001894 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001862:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001864:	e002      	b.n	800186c <LoopCopyDataInit>

08001866 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001866:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001868:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800186a:	3304      	adds	r3, #4

0800186c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800186c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800186e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001870:	d3f9      	bcc.n	8001866 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001872:	4a09      	ldr	r2, [pc, #36]	; (8001898 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001874:	4c09      	ldr	r4, [pc, #36]	; (800189c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001876:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001878:	e001      	b.n	800187e <LoopFillZerobss>

0800187a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800187a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800187c:	3204      	adds	r2, #4

0800187e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800187e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001880:	d3fb      	bcc.n	800187a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001882:	f001 faf9 	bl	8002e78 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001886:	f7ff fcd9 	bl	800123c <main>
  bx lr
 800188a:	4770      	bx	lr
  ldr r0, =_sdata
 800188c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001890:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 8001894:	08002f14 	.word	0x08002f14
  ldr r2, =_sbss
 8001898:	2000008c 	.word	0x2000008c
  ldr r4, =_ebss
 800189c:	200001b8 	.word	0x200001b8

080018a0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80018a0:	e7fe      	b.n	80018a0 <ADC1_2_IRQHandler>
	...

080018a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80018a8:	4b08      	ldr	r3, [pc, #32]	; (80018cc <HAL_Init+0x28>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	4a07      	ldr	r2, [pc, #28]	; (80018cc <HAL_Init+0x28>)
 80018ae:	f043 0310 	orr.w	r3, r3, #16
 80018b2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80018b4:	2003      	movs	r0, #3
 80018b6:	f000 f923 	bl	8001b00 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80018ba:	200f      	movs	r0, #15
 80018bc:	f000 f808 	bl	80018d0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80018c0:	f7ff fe5a 	bl	8001578 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80018c4:	2300      	movs	r3, #0
}
 80018c6:	4618      	mov	r0, r3
 80018c8:	bd80      	pop	{r7, pc}
 80018ca:	bf00      	nop
 80018cc:	40022000 	.word	0x40022000

080018d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b082      	sub	sp, #8
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80018d8:	4b12      	ldr	r3, [pc, #72]	; (8001924 <HAL_InitTick+0x54>)
 80018da:	681a      	ldr	r2, [r3, #0]
 80018dc:	4b12      	ldr	r3, [pc, #72]	; (8001928 <HAL_InitTick+0x58>)
 80018de:	781b      	ldrb	r3, [r3, #0]
 80018e0:	4619      	mov	r1, r3
 80018e2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80018e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80018ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80018ee:	4618      	mov	r0, r3
 80018f0:	f000 f93b 	bl	8001b6a <HAL_SYSTICK_Config>
 80018f4:	4603      	mov	r3, r0
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d001      	beq.n	80018fe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80018fa:	2301      	movs	r3, #1
 80018fc:	e00e      	b.n	800191c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	2b0f      	cmp	r3, #15
 8001902:	d80a      	bhi.n	800191a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001904:	2200      	movs	r2, #0
 8001906:	6879      	ldr	r1, [r7, #4]
 8001908:	f04f 30ff 	mov.w	r0, #4294967295
 800190c:	f000 f903 	bl	8001b16 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001910:	4a06      	ldr	r2, [pc, #24]	; (800192c <HAL_InitTick+0x5c>)
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001916:	2300      	movs	r3, #0
 8001918:	e000      	b.n	800191c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800191a:	2301      	movs	r3, #1
}
 800191c:	4618      	mov	r0, r3
 800191e:	3708      	adds	r7, #8
 8001920:	46bd      	mov	sp, r7
 8001922:	bd80      	pop	{r7, pc}
 8001924:	20000080 	.word	0x20000080
 8001928:	20000088 	.word	0x20000088
 800192c:	20000084 	.word	0x20000084

08001930 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001930:	b480      	push	{r7}
 8001932:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001934:	4b05      	ldr	r3, [pc, #20]	; (800194c <HAL_IncTick+0x1c>)
 8001936:	781b      	ldrb	r3, [r3, #0]
 8001938:	461a      	mov	r2, r3
 800193a:	4b05      	ldr	r3, [pc, #20]	; (8001950 <HAL_IncTick+0x20>)
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	4413      	add	r3, r2
 8001940:	4a03      	ldr	r2, [pc, #12]	; (8001950 <HAL_IncTick+0x20>)
 8001942:	6013      	str	r3, [r2, #0]
}
 8001944:	bf00      	nop
 8001946:	46bd      	mov	sp, r7
 8001948:	bc80      	pop	{r7}
 800194a:	4770      	bx	lr
 800194c:	20000088 	.word	0x20000088
 8001950:	200001b4 	.word	0x200001b4

08001954 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001954:	b480      	push	{r7}
 8001956:	af00      	add	r7, sp, #0
  return uwTick;
 8001958:	4b02      	ldr	r3, [pc, #8]	; (8001964 <HAL_GetTick+0x10>)
 800195a:	681b      	ldr	r3, [r3, #0]
}
 800195c:	4618      	mov	r0, r3
 800195e:	46bd      	mov	sp, r7
 8001960:	bc80      	pop	{r7}
 8001962:	4770      	bx	lr
 8001964:	200001b4 	.word	0x200001b4

08001968 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001968:	b480      	push	{r7}
 800196a:	b085      	sub	sp, #20
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	f003 0307 	and.w	r3, r3, #7
 8001976:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001978:	4b0c      	ldr	r3, [pc, #48]	; (80019ac <__NVIC_SetPriorityGrouping+0x44>)
 800197a:	68db      	ldr	r3, [r3, #12]
 800197c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800197e:	68ba      	ldr	r2, [r7, #8]
 8001980:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001984:	4013      	ands	r3, r2
 8001986:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800198c:	68bb      	ldr	r3, [r7, #8]
 800198e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001990:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001994:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001998:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800199a:	4a04      	ldr	r2, [pc, #16]	; (80019ac <__NVIC_SetPriorityGrouping+0x44>)
 800199c:	68bb      	ldr	r3, [r7, #8]
 800199e:	60d3      	str	r3, [r2, #12]
}
 80019a0:	bf00      	nop
 80019a2:	3714      	adds	r7, #20
 80019a4:	46bd      	mov	sp, r7
 80019a6:	bc80      	pop	{r7}
 80019a8:	4770      	bx	lr
 80019aa:	bf00      	nop
 80019ac:	e000ed00 	.word	0xe000ed00

080019b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80019b0:	b480      	push	{r7}
 80019b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019b4:	4b04      	ldr	r3, [pc, #16]	; (80019c8 <__NVIC_GetPriorityGrouping+0x18>)
 80019b6:	68db      	ldr	r3, [r3, #12]
 80019b8:	0a1b      	lsrs	r3, r3, #8
 80019ba:	f003 0307 	and.w	r3, r3, #7
}
 80019be:	4618      	mov	r0, r3
 80019c0:	46bd      	mov	sp, r7
 80019c2:	bc80      	pop	{r7}
 80019c4:	4770      	bx	lr
 80019c6:	bf00      	nop
 80019c8:	e000ed00 	.word	0xe000ed00

080019cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019cc:	b480      	push	{r7}
 80019ce:	b083      	sub	sp, #12
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	4603      	mov	r3, r0
 80019d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019da:	2b00      	cmp	r3, #0
 80019dc:	db0b      	blt.n	80019f6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80019de:	79fb      	ldrb	r3, [r7, #7]
 80019e0:	f003 021f 	and.w	r2, r3, #31
 80019e4:	4906      	ldr	r1, [pc, #24]	; (8001a00 <__NVIC_EnableIRQ+0x34>)
 80019e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019ea:	095b      	lsrs	r3, r3, #5
 80019ec:	2001      	movs	r0, #1
 80019ee:	fa00 f202 	lsl.w	r2, r0, r2
 80019f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80019f6:	bf00      	nop
 80019f8:	370c      	adds	r7, #12
 80019fa:	46bd      	mov	sp, r7
 80019fc:	bc80      	pop	{r7}
 80019fe:	4770      	bx	lr
 8001a00:	e000e100 	.word	0xe000e100

08001a04 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a04:	b480      	push	{r7}
 8001a06:	b083      	sub	sp, #12
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	6039      	str	r1, [r7, #0]
 8001a0e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	db0a      	blt.n	8001a2e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a18:	683b      	ldr	r3, [r7, #0]
 8001a1a:	b2da      	uxtb	r2, r3
 8001a1c:	490c      	ldr	r1, [pc, #48]	; (8001a50 <__NVIC_SetPriority+0x4c>)
 8001a1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a22:	0112      	lsls	r2, r2, #4
 8001a24:	b2d2      	uxtb	r2, r2
 8001a26:	440b      	add	r3, r1
 8001a28:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a2c:	e00a      	b.n	8001a44 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a2e:	683b      	ldr	r3, [r7, #0]
 8001a30:	b2da      	uxtb	r2, r3
 8001a32:	4908      	ldr	r1, [pc, #32]	; (8001a54 <__NVIC_SetPriority+0x50>)
 8001a34:	79fb      	ldrb	r3, [r7, #7]
 8001a36:	f003 030f 	and.w	r3, r3, #15
 8001a3a:	3b04      	subs	r3, #4
 8001a3c:	0112      	lsls	r2, r2, #4
 8001a3e:	b2d2      	uxtb	r2, r2
 8001a40:	440b      	add	r3, r1
 8001a42:	761a      	strb	r2, [r3, #24]
}
 8001a44:	bf00      	nop
 8001a46:	370c      	adds	r7, #12
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	bc80      	pop	{r7}
 8001a4c:	4770      	bx	lr
 8001a4e:	bf00      	nop
 8001a50:	e000e100 	.word	0xe000e100
 8001a54:	e000ed00 	.word	0xe000ed00

08001a58 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	b089      	sub	sp, #36	; 0x24
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	60f8      	str	r0, [r7, #12]
 8001a60:	60b9      	str	r1, [r7, #8]
 8001a62:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	f003 0307 	and.w	r3, r3, #7
 8001a6a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a6c:	69fb      	ldr	r3, [r7, #28]
 8001a6e:	f1c3 0307 	rsb	r3, r3, #7
 8001a72:	2b04      	cmp	r3, #4
 8001a74:	bf28      	it	cs
 8001a76:	2304      	movcs	r3, #4
 8001a78:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a7a:	69fb      	ldr	r3, [r7, #28]
 8001a7c:	3304      	adds	r3, #4
 8001a7e:	2b06      	cmp	r3, #6
 8001a80:	d902      	bls.n	8001a88 <NVIC_EncodePriority+0x30>
 8001a82:	69fb      	ldr	r3, [r7, #28]
 8001a84:	3b03      	subs	r3, #3
 8001a86:	e000      	b.n	8001a8a <NVIC_EncodePriority+0x32>
 8001a88:	2300      	movs	r3, #0
 8001a8a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a8c:	f04f 32ff 	mov.w	r2, #4294967295
 8001a90:	69bb      	ldr	r3, [r7, #24]
 8001a92:	fa02 f303 	lsl.w	r3, r2, r3
 8001a96:	43da      	mvns	r2, r3
 8001a98:	68bb      	ldr	r3, [r7, #8]
 8001a9a:	401a      	ands	r2, r3
 8001a9c:	697b      	ldr	r3, [r7, #20]
 8001a9e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001aa0:	f04f 31ff 	mov.w	r1, #4294967295
 8001aa4:	697b      	ldr	r3, [r7, #20]
 8001aa6:	fa01 f303 	lsl.w	r3, r1, r3
 8001aaa:	43d9      	mvns	r1, r3
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ab0:	4313      	orrs	r3, r2
         );
}
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	3724      	adds	r7, #36	; 0x24
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bc80      	pop	{r7}
 8001aba:	4770      	bx	lr

08001abc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b082      	sub	sp, #8
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	3b01      	subs	r3, #1
 8001ac8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001acc:	d301      	bcc.n	8001ad2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001ace:	2301      	movs	r3, #1
 8001ad0:	e00f      	b.n	8001af2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001ad2:	4a0a      	ldr	r2, [pc, #40]	; (8001afc <SysTick_Config+0x40>)
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	3b01      	subs	r3, #1
 8001ad8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001ada:	210f      	movs	r1, #15
 8001adc:	f04f 30ff 	mov.w	r0, #4294967295
 8001ae0:	f7ff ff90 	bl	8001a04 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ae4:	4b05      	ldr	r3, [pc, #20]	; (8001afc <SysTick_Config+0x40>)
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001aea:	4b04      	ldr	r3, [pc, #16]	; (8001afc <SysTick_Config+0x40>)
 8001aec:	2207      	movs	r2, #7
 8001aee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001af0:	2300      	movs	r3, #0
}
 8001af2:	4618      	mov	r0, r3
 8001af4:	3708      	adds	r7, #8
 8001af6:	46bd      	mov	sp, r7
 8001af8:	bd80      	pop	{r7, pc}
 8001afa:	bf00      	nop
 8001afc:	e000e010 	.word	0xe000e010

08001b00 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b082      	sub	sp, #8
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b08:	6878      	ldr	r0, [r7, #4]
 8001b0a:	f7ff ff2d 	bl	8001968 <__NVIC_SetPriorityGrouping>
}
 8001b0e:	bf00      	nop
 8001b10:	3708      	adds	r7, #8
 8001b12:	46bd      	mov	sp, r7
 8001b14:	bd80      	pop	{r7, pc}

08001b16 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b16:	b580      	push	{r7, lr}
 8001b18:	b086      	sub	sp, #24
 8001b1a:	af00      	add	r7, sp, #0
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	60b9      	str	r1, [r7, #8]
 8001b20:	607a      	str	r2, [r7, #4]
 8001b22:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001b24:	2300      	movs	r3, #0
 8001b26:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b28:	f7ff ff42 	bl	80019b0 <__NVIC_GetPriorityGrouping>
 8001b2c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b2e:	687a      	ldr	r2, [r7, #4]
 8001b30:	68b9      	ldr	r1, [r7, #8]
 8001b32:	6978      	ldr	r0, [r7, #20]
 8001b34:	f7ff ff90 	bl	8001a58 <NVIC_EncodePriority>
 8001b38:	4602      	mov	r2, r0
 8001b3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b3e:	4611      	mov	r1, r2
 8001b40:	4618      	mov	r0, r3
 8001b42:	f7ff ff5f 	bl	8001a04 <__NVIC_SetPriority>
}
 8001b46:	bf00      	nop
 8001b48:	3718      	adds	r7, #24
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bd80      	pop	{r7, pc}

08001b4e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b4e:	b580      	push	{r7, lr}
 8001b50:	b082      	sub	sp, #8
 8001b52:	af00      	add	r7, sp, #0
 8001b54:	4603      	mov	r3, r0
 8001b56:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	f7ff ff35 	bl	80019cc <__NVIC_EnableIRQ>
}
 8001b62:	bf00      	nop
 8001b64:	3708      	adds	r7, #8
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bd80      	pop	{r7, pc}

08001b6a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b6a:	b580      	push	{r7, lr}
 8001b6c:	b082      	sub	sp, #8
 8001b6e:	af00      	add	r7, sp, #0
 8001b70:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b72:	6878      	ldr	r0, [r7, #4]
 8001b74:	f7ff ffa2 	bl	8001abc <SysTick_Config>
 8001b78:	4603      	mov	r3, r0
}
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	3708      	adds	r7, #8
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bd80      	pop	{r7, pc}
	...

08001b84 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b84:	b480      	push	{r7}
 8001b86:	b08b      	sub	sp, #44	; 0x2c
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
 8001b8c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b8e:	2300      	movs	r3, #0
 8001b90:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001b92:	2300      	movs	r3, #0
 8001b94:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b96:	e148      	b.n	8001e2a <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001b98:	2201      	movs	r2, #1
 8001b9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001ba2:	683b      	ldr	r3, [r7, #0]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	69fa      	ldr	r2, [r7, #28]
 8001ba8:	4013      	ands	r3, r2
 8001baa:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001bac:	69ba      	ldr	r2, [r7, #24]
 8001bae:	69fb      	ldr	r3, [r7, #28]
 8001bb0:	429a      	cmp	r2, r3
 8001bb2:	f040 8137 	bne.w	8001e24 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001bb6:	683b      	ldr	r3, [r7, #0]
 8001bb8:	685b      	ldr	r3, [r3, #4]
 8001bba:	4aa3      	ldr	r2, [pc, #652]	; (8001e48 <HAL_GPIO_Init+0x2c4>)
 8001bbc:	4293      	cmp	r3, r2
 8001bbe:	d05e      	beq.n	8001c7e <HAL_GPIO_Init+0xfa>
 8001bc0:	4aa1      	ldr	r2, [pc, #644]	; (8001e48 <HAL_GPIO_Init+0x2c4>)
 8001bc2:	4293      	cmp	r3, r2
 8001bc4:	d875      	bhi.n	8001cb2 <HAL_GPIO_Init+0x12e>
 8001bc6:	4aa1      	ldr	r2, [pc, #644]	; (8001e4c <HAL_GPIO_Init+0x2c8>)
 8001bc8:	4293      	cmp	r3, r2
 8001bca:	d058      	beq.n	8001c7e <HAL_GPIO_Init+0xfa>
 8001bcc:	4a9f      	ldr	r2, [pc, #636]	; (8001e4c <HAL_GPIO_Init+0x2c8>)
 8001bce:	4293      	cmp	r3, r2
 8001bd0:	d86f      	bhi.n	8001cb2 <HAL_GPIO_Init+0x12e>
 8001bd2:	4a9f      	ldr	r2, [pc, #636]	; (8001e50 <HAL_GPIO_Init+0x2cc>)
 8001bd4:	4293      	cmp	r3, r2
 8001bd6:	d052      	beq.n	8001c7e <HAL_GPIO_Init+0xfa>
 8001bd8:	4a9d      	ldr	r2, [pc, #628]	; (8001e50 <HAL_GPIO_Init+0x2cc>)
 8001bda:	4293      	cmp	r3, r2
 8001bdc:	d869      	bhi.n	8001cb2 <HAL_GPIO_Init+0x12e>
 8001bde:	4a9d      	ldr	r2, [pc, #628]	; (8001e54 <HAL_GPIO_Init+0x2d0>)
 8001be0:	4293      	cmp	r3, r2
 8001be2:	d04c      	beq.n	8001c7e <HAL_GPIO_Init+0xfa>
 8001be4:	4a9b      	ldr	r2, [pc, #620]	; (8001e54 <HAL_GPIO_Init+0x2d0>)
 8001be6:	4293      	cmp	r3, r2
 8001be8:	d863      	bhi.n	8001cb2 <HAL_GPIO_Init+0x12e>
 8001bea:	4a9b      	ldr	r2, [pc, #620]	; (8001e58 <HAL_GPIO_Init+0x2d4>)
 8001bec:	4293      	cmp	r3, r2
 8001bee:	d046      	beq.n	8001c7e <HAL_GPIO_Init+0xfa>
 8001bf0:	4a99      	ldr	r2, [pc, #612]	; (8001e58 <HAL_GPIO_Init+0x2d4>)
 8001bf2:	4293      	cmp	r3, r2
 8001bf4:	d85d      	bhi.n	8001cb2 <HAL_GPIO_Init+0x12e>
 8001bf6:	2b12      	cmp	r3, #18
 8001bf8:	d82a      	bhi.n	8001c50 <HAL_GPIO_Init+0xcc>
 8001bfa:	2b12      	cmp	r3, #18
 8001bfc:	d859      	bhi.n	8001cb2 <HAL_GPIO_Init+0x12e>
 8001bfe:	a201      	add	r2, pc, #4	; (adr r2, 8001c04 <HAL_GPIO_Init+0x80>)
 8001c00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c04:	08001c7f 	.word	0x08001c7f
 8001c08:	08001c59 	.word	0x08001c59
 8001c0c:	08001c6b 	.word	0x08001c6b
 8001c10:	08001cad 	.word	0x08001cad
 8001c14:	08001cb3 	.word	0x08001cb3
 8001c18:	08001cb3 	.word	0x08001cb3
 8001c1c:	08001cb3 	.word	0x08001cb3
 8001c20:	08001cb3 	.word	0x08001cb3
 8001c24:	08001cb3 	.word	0x08001cb3
 8001c28:	08001cb3 	.word	0x08001cb3
 8001c2c:	08001cb3 	.word	0x08001cb3
 8001c30:	08001cb3 	.word	0x08001cb3
 8001c34:	08001cb3 	.word	0x08001cb3
 8001c38:	08001cb3 	.word	0x08001cb3
 8001c3c:	08001cb3 	.word	0x08001cb3
 8001c40:	08001cb3 	.word	0x08001cb3
 8001c44:	08001cb3 	.word	0x08001cb3
 8001c48:	08001c61 	.word	0x08001c61
 8001c4c:	08001c75 	.word	0x08001c75
 8001c50:	4a82      	ldr	r2, [pc, #520]	; (8001e5c <HAL_GPIO_Init+0x2d8>)
 8001c52:	4293      	cmp	r3, r2
 8001c54:	d013      	beq.n	8001c7e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001c56:	e02c      	b.n	8001cb2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001c58:	683b      	ldr	r3, [r7, #0]
 8001c5a:	68db      	ldr	r3, [r3, #12]
 8001c5c:	623b      	str	r3, [r7, #32]
          break;
 8001c5e:	e029      	b.n	8001cb4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001c60:	683b      	ldr	r3, [r7, #0]
 8001c62:	68db      	ldr	r3, [r3, #12]
 8001c64:	3304      	adds	r3, #4
 8001c66:	623b      	str	r3, [r7, #32]
          break;
 8001c68:	e024      	b.n	8001cb4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001c6a:	683b      	ldr	r3, [r7, #0]
 8001c6c:	68db      	ldr	r3, [r3, #12]
 8001c6e:	3308      	adds	r3, #8
 8001c70:	623b      	str	r3, [r7, #32]
          break;
 8001c72:	e01f      	b.n	8001cb4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001c74:	683b      	ldr	r3, [r7, #0]
 8001c76:	68db      	ldr	r3, [r3, #12]
 8001c78:	330c      	adds	r3, #12
 8001c7a:	623b      	str	r3, [r7, #32]
          break;
 8001c7c:	e01a      	b.n	8001cb4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001c7e:	683b      	ldr	r3, [r7, #0]
 8001c80:	689b      	ldr	r3, [r3, #8]
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d102      	bne.n	8001c8c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001c86:	2304      	movs	r3, #4
 8001c88:	623b      	str	r3, [r7, #32]
          break;
 8001c8a:	e013      	b.n	8001cb4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001c8c:	683b      	ldr	r3, [r7, #0]
 8001c8e:	689b      	ldr	r3, [r3, #8]
 8001c90:	2b01      	cmp	r3, #1
 8001c92:	d105      	bne.n	8001ca0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001c94:	2308      	movs	r3, #8
 8001c96:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	69fa      	ldr	r2, [r7, #28]
 8001c9c:	611a      	str	r2, [r3, #16]
          break;
 8001c9e:	e009      	b.n	8001cb4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001ca0:	2308      	movs	r3, #8
 8001ca2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	69fa      	ldr	r2, [r7, #28]
 8001ca8:	615a      	str	r2, [r3, #20]
          break;
 8001caa:	e003      	b.n	8001cb4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001cac:	2300      	movs	r3, #0
 8001cae:	623b      	str	r3, [r7, #32]
          break;
 8001cb0:	e000      	b.n	8001cb4 <HAL_GPIO_Init+0x130>
          break;
 8001cb2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001cb4:	69bb      	ldr	r3, [r7, #24]
 8001cb6:	2bff      	cmp	r3, #255	; 0xff
 8001cb8:	d801      	bhi.n	8001cbe <HAL_GPIO_Init+0x13a>
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	e001      	b.n	8001cc2 <HAL_GPIO_Init+0x13e>
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	3304      	adds	r3, #4
 8001cc2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001cc4:	69bb      	ldr	r3, [r7, #24]
 8001cc6:	2bff      	cmp	r3, #255	; 0xff
 8001cc8:	d802      	bhi.n	8001cd0 <HAL_GPIO_Init+0x14c>
 8001cca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ccc:	009b      	lsls	r3, r3, #2
 8001cce:	e002      	b.n	8001cd6 <HAL_GPIO_Init+0x152>
 8001cd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cd2:	3b08      	subs	r3, #8
 8001cd4:	009b      	lsls	r3, r3, #2
 8001cd6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001cd8:	697b      	ldr	r3, [r7, #20]
 8001cda:	681a      	ldr	r2, [r3, #0]
 8001cdc:	210f      	movs	r1, #15
 8001cde:	693b      	ldr	r3, [r7, #16]
 8001ce0:	fa01 f303 	lsl.w	r3, r1, r3
 8001ce4:	43db      	mvns	r3, r3
 8001ce6:	401a      	ands	r2, r3
 8001ce8:	6a39      	ldr	r1, [r7, #32]
 8001cea:	693b      	ldr	r3, [r7, #16]
 8001cec:	fa01 f303 	lsl.w	r3, r1, r3
 8001cf0:	431a      	orrs	r2, r3
 8001cf2:	697b      	ldr	r3, [r7, #20]
 8001cf4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001cf6:	683b      	ldr	r3, [r7, #0]
 8001cf8:	685b      	ldr	r3, [r3, #4]
 8001cfa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	f000 8090 	beq.w	8001e24 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001d04:	4b56      	ldr	r3, [pc, #344]	; (8001e60 <HAL_GPIO_Init+0x2dc>)
 8001d06:	699b      	ldr	r3, [r3, #24]
 8001d08:	4a55      	ldr	r2, [pc, #340]	; (8001e60 <HAL_GPIO_Init+0x2dc>)
 8001d0a:	f043 0301 	orr.w	r3, r3, #1
 8001d0e:	6193      	str	r3, [r2, #24]
 8001d10:	4b53      	ldr	r3, [pc, #332]	; (8001e60 <HAL_GPIO_Init+0x2dc>)
 8001d12:	699b      	ldr	r3, [r3, #24]
 8001d14:	f003 0301 	and.w	r3, r3, #1
 8001d18:	60bb      	str	r3, [r7, #8]
 8001d1a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001d1c:	4a51      	ldr	r2, [pc, #324]	; (8001e64 <HAL_GPIO_Init+0x2e0>)
 8001d1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d20:	089b      	lsrs	r3, r3, #2
 8001d22:	3302      	adds	r3, #2
 8001d24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d28:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001d2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d2c:	f003 0303 	and.w	r3, r3, #3
 8001d30:	009b      	lsls	r3, r3, #2
 8001d32:	220f      	movs	r2, #15
 8001d34:	fa02 f303 	lsl.w	r3, r2, r3
 8001d38:	43db      	mvns	r3, r3
 8001d3a:	68fa      	ldr	r2, [r7, #12]
 8001d3c:	4013      	ands	r3, r2
 8001d3e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	4a49      	ldr	r2, [pc, #292]	; (8001e68 <HAL_GPIO_Init+0x2e4>)
 8001d44:	4293      	cmp	r3, r2
 8001d46:	d00d      	beq.n	8001d64 <HAL_GPIO_Init+0x1e0>
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	4a48      	ldr	r2, [pc, #288]	; (8001e6c <HAL_GPIO_Init+0x2e8>)
 8001d4c:	4293      	cmp	r3, r2
 8001d4e:	d007      	beq.n	8001d60 <HAL_GPIO_Init+0x1dc>
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	4a47      	ldr	r2, [pc, #284]	; (8001e70 <HAL_GPIO_Init+0x2ec>)
 8001d54:	4293      	cmp	r3, r2
 8001d56:	d101      	bne.n	8001d5c <HAL_GPIO_Init+0x1d8>
 8001d58:	2302      	movs	r3, #2
 8001d5a:	e004      	b.n	8001d66 <HAL_GPIO_Init+0x1e2>
 8001d5c:	2303      	movs	r3, #3
 8001d5e:	e002      	b.n	8001d66 <HAL_GPIO_Init+0x1e2>
 8001d60:	2301      	movs	r3, #1
 8001d62:	e000      	b.n	8001d66 <HAL_GPIO_Init+0x1e2>
 8001d64:	2300      	movs	r3, #0
 8001d66:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d68:	f002 0203 	and.w	r2, r2, #3
 8001d6c:	0092      	lsls	r2, r2, #2
 8001d6e:	4093      	lsls	r3, r2
 8001d70:	68fa      	ldr	r2, [r7, #12]
 8001d72:	4313      	orrs	r3, r2
 8001d74:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001d76:	493b      	ldr	r1, [pc, #236]	; (8001e64 <HAL_GPIO_Init+0x2e0>)
 8001d78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d7a:	089b      	lsrs	r3, r3, #2
 8001d7c:	3302      	adds	r3, #2
 8001d7e:	68fa      	ldr	r2, [r7, #12]
 8001d80:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001d84:	683b      	ldr	r3, [r7, #0]
 8001d86:	685b      	ldr	r3, [r3, #4]
 8001d88:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d006      	beq.n	8001d9e <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001d90:	4b38      	ldr	r3, [pc, #224]	; (8001e74 <HAL_GPIO_Init+0x2f0>)
 8001d92:	689a      	ldr	r2, [r3, #8]
 8001d94:	4937      	ldr	r1, [pc, #220]	; (8001e74 <HAL_GPIO_Init+0x2f0>)
 8001d96:	69bb      	ldr	r3, [r7, #24]
 8001d98:	4313      	orrs	r3, r2
 8001d9a:	608b      	str	r3, [r1, #8]
 8001d9c:	e006      	b.n	8001dac <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001d9e:	4b35      	ldr	r3, [pc, #212]	; (8001e74 <HAL_GPIO_Init+0x2f0>)
 8001da0:	689a      	ldr	r2, [r3, #8]
 8001da2:	69bb      	ldr	r3, [r7, #24]
 8001da4:	43db      	mvns	r3, r3
 8001da6:	4933      	ldr	r1, [pc, #204]	; (8001e74 <HAL_GPIO_Init+0x2f0>)
 8001da8:	4013      	ands	r3, r2
 8001daa:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	685b      	ldr	r3, [r3, #4]
 8001db0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d006      	beq.n	8001dc6 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001db8:	4b2e      	ldr	r3, [pc, #184]	; (8001e74 <HAL_GPIO_Init+0x2f0>)
 8001dba:	68da      	ldr	r2, [r3, #12]
 8001dbc:	492d      	ldr	r1, [pc, #180]	; (8001e74 <HAL_GPIO_Init+0x2f0>)
 8001dbe:	69bb      	ldr	r3, [r7, #24]
 8001dc0:	4313      	orrs	r3, r2
 8001dc2:	60cb      	str	r3, [r1, #12]
 8001dc4:	e006      	b.n	8001dd4 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001dc6:	4b2b      	ldr	r3, [pc, #172]	; (8001e74 <HAL_GPIO_Init+0x2f0>)
 8001dc8:	68da      	ldr	r2, [r3, #12]
 8001dca:	69bb      	ldr	r3, [r7, #24]
 8001dcc:	43db      	mvns	r3, r3
 8001dce:	4929      	ldr	r1, [pc, #164]	; (8001e74 <HAL_GPIO_Init+0x2f0>)
 8001dd0:	4013      	ands	r3, r2
 8001dd2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	685b      	ldr	r3, [r3, #4]
 8001dd8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d006      	beq.n	8001dee <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001de0:	4b24      	ldr	r3, [pc, #144]	; (8001e74 <HAL_GPIO_Init+0x2f0>)
 8001de2:	685a      	ldr	r2, [r3, #4]
 8001de4:	4923      	ldr	r1, [pc, #140]	; (8001e74 <HAL_GPIO_Init+0x2f0>)
 8001de6:	69bb      	ldr	r3, [r7, #24]
 8001de8:	4313      	orrs	r3, r2
 8001dea:	604b      	str	r3, [r1, #4]
 8001dec:	e006      	b.n	8001dfc <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001dee:	4b21      	ldr	r3, [pc, #132]	; (8001e74 <HAL_GPIO_Init+0x2f0>)
 8001df0:	685a      	ldr	r2, [r3, #4]
 8001df2:	69bb      	ldr	r3, [r7, #24]
 8001df4:	43db      	mvns	r3, r3
 8001df6:	491f      	ldr	r1, [pc, #124]	; (8001e74 <HAL_GPIO_Init+0x2f0>)
 8001df8:	4013      	ands	r3, r2
 8001dfa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001dfc:	683b      	ldr	r3, [r7, #0]
 8001dfe:	685b      	ldr	r3, [r3, #4]
 8001e00:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d006      	beq.n	8001e16 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001e08:	4b1a      	ldr	r3, [pc, #104]	; (8001e74 <HAL_GPIO_Init+0x2f0>)
 8001e0a:	681a      	ldr	r2, [r3, #0]
 8001e0c:	4919      	ldr	r1, [pc, #100]	; (8001e74 <HAL_GPIO_Init+0x2f0>)
 8001e0e:	69bb      	ldr	r3, [r7, #24]
 8001e10:	4313      	orrs	r3, r2
 8001e12:	600b      	str	r3, [r1, #0]
 8001e14:	e006      	b.n	8001e24 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001e16:	4b17      	ldr	r3, [pc, #92]	; (8001e74 <HAL_GPIO_Init+0x2f0>)
 8001e18:	681a      	ldr	r2, [r3, #0]
 8001e1a:	69bb      	ldr	r3, [r7, #24]
 8001e1c:	43db      	mvns	r3, r3
 8001e1e:	4915      	ldr	r1, [pc, #84]	; (8001e74 <HAL_GPIO_Init+0x2f0>)
 8001e20:	4013      	ands	r3, r2
 8001e22:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001e24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e26:	3301      	adds	r3, #1
 8001e28:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e2a:	683b      	ldr	r3, [r7, #0]
 8001e2c:	681a      	ldr	r2, [r3, #0]
 8001e2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e30:	fa22 f303 	lsr.w	r3, r2, r3
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	f47f aeaf 	bne.w	8001b98 <HAL_GPIO_Init+0x14>
  }
}
 8001e3a:	bf00      	nop
 8001e3c:	bf00      	nop
 8001e3e:	372c      	adds	r7, #44	; 0x2c
 8001e40:	46bd      	mov	sp, r7
 8001e42:	bc80      	pop	{r7}
 8001e44:	4770      	bx	lr
 8001e46:	bf00      	nop
 8001e48:	10320000 	.word	0x10320000
 8001e4c:	10310000 	.word	0x10310000
 8001e50:	10220000 	.word	0x10220000
 8001e54:	10210000 	.word	0x10210000
 8001e58:	10120000 	.word	0x10120000
 8001e5c:	10110000 	.word	0x10110000
 8001e60:	40021000 	.word	0x40021000
 8001e64:	40010000 	.word	0x40010000
 8001e68:	40010800 	.word	0x40010800
 8001e6c:	40010c00 	.word	0x40010c00
 8001e70:	40011000 	.word	0x40011000
 8001e74:	40010400 	.word	0x40010400

08001e78 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	b085      	sub	sp, #20
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
 8001e80:	460b      	mov	r3, r1
 8001e82:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	689a      	ldr	r2, [r3, #8]
 8001e88:	887b      	ldrh	r3, [r7, #2]
 8001e8a:	4013      	ands	r3, r2
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d002      	beq.n	8001e96 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001e90:	2301      	movs	r3, #1
 8001e92:	73fb      	strb	r3, [r7, #15]
 8001e94:	e001      	b.n	8001e9a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001e96:	2300      	movs	r3, #0
 8001e98:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001e9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	3714      	adds	r7, #20
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	bc80      	pop	{r7}
 8001ea4:	4770      	bx	lr

08001ea6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ea6:	b480      	push	{r7}
 8001ea8:	b083      	sub	sp, #12
 8001eaa:	af00      	add	r7, sp, #0
 8001eac:	6078      	str	r0, [r7, #4]
 8001eae:	460b      	mov	r3, r1
 8001eb0:	807b      	strh	r3, [r7, #2]
 8001eb2:	4613      	mov	r3, r2
 8001eb4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001eb6:	787b      	ldrb	r3, [r7, #1]
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d003      	beq.n	8001ec4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001ebc:	887a      	ldrh	r2, [r7, #2]
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001ec2:	e003      	b.n	8001ecc <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001ec4:	887b      	ldrh	r3, [r7, #2]
 8001ec6:	041a      	lsls	r2, r3, #16
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	611a      	str	r2, [r3, #16]
}
 8001ecc:	bf00      	nop
 8001ece:	370c      	adds	r7, #12
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	bc80      	pop	{r7}
 8001ed4:	4770      	bx	lr

08001ed6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001ed6:	b480      	push	{r7}
 8001ed8:	b085      	sub	sp, #20
 8001eda:	af00      	add	r7, sp, #0
 8001edc:	6078      	str	r0, [r7, #4]
 8001ede:	460b      	mov	r3, r1
 8001ee0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	68db      	ldr	r3, [r3, #12]
 8001ee6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001ee8:	887a      	ldrh	r2, [r7, #2]
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	4013      	ands	r3, r2
 8001eee:	041a      	lsls	r2, r3, #16
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	43d9      	mvns	r1, r3
 8001ef4:	887b      	ldrh	r3, [r7, #2]
 8001ef6:	400b      	ands	r3, r1
 8001ef8:	431a      	orrs	r2, r3
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	611a      	str	r2, [r3, #16]
}
 8001efe:	bf00      	nop
 8001f00:	3714      	adds	r7, #20
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bc80      	pop	{r7}
 8001f06:	4770      	bx	lr

08001f08 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b086      	sub	sp, #24
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d101      	bne.n	8001f1a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001f16:	2301      	movs	r3, #1
 8001f18:	e26c      	b.n	80023f4 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f003 0301 	and.w	r3, r3, #1
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	f000 8087 	beq.w	8002036 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001f28:	4b92      	ldr	r3, [pc, #584]	; (8002174 <HAL_RCC_OscConfig+0x26c>)
 8001f2a:	685b      	ldr	r3, [r3, #4]
 8001f2c:	f003 030c 	and.w	r3, r3, #12
 8001f30:	2b04      	cmp	r3, #4
 8001f32:	d00c      	beq.n	8001f4e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001f34:	4b8f      	ldr	r3, [pc, #572]	; (8002174 <HAL_RCC_OscConfig+0x26c>)
 8001f36:	685b      	ldr	r3, [r3, #4]
 8001f38:	f003 030c 	and.w	r3, r3, #12
 8001f3c:	2b08      	cmp	r3, #8
 8001f3e:	d112      	bne.n	8001f66 <HAL_RCC_OscConfig+0x5e>
 8001f40:	4b8c      	ldr	r3, [pc, #560]	; (8002174 <HAL_RCC_OscConfig+0x26c>)
 8001f42:	685b      	ldr	r3, [r3, #4]
 8001f44:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f48:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f4c:	d10b      	bne.n	8001f66 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f4e:	4b89      	ldr	r3, [pc, #548]	; (8002174 <HAL_RCC_OscConfig+0x26c>)
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d06c      	beq.n	8002034 <HAL_RCC_OscConfig+0x12c>
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	685b      	ldr	r3, [r3, #4]
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d168      	bne.n	8002034 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001f62:	2301      	movs	r3, #1
 8001f64:	e246      	b.n	80023f4 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	685b      	ldr	r3, [r3, #4]
 8001f6a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f6e:	d106      	bne.n	8001f7e <HAL_RCC_OscConfig+0x76>
 8001f70:	4b80      	ldr	r3, [pc, #512]	; (8002174 <HAL_RCC_OscConfig+0x26c>)
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	4a7f      	ldr	r2, [pc, #508]	; (8002174 <HAL_RCC_OscConfig+0x26c>)
 8001f76:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f7a:	6013      	str	r3, [r2, #0]
 8001f7c:	e02e      	b.n	8001fdc <HAL_RCC_OscConfig+0xd4>
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	685b      	ldr	r3, [r3, #4]
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d10c      	bne.n	8001fa0 <HAL_RCC_OscConfig+0x98>
 8001f86:	4b7b      	ldr	r3, [pc, #492]	; (8002174 <HAL_RCC_OscConfig+0x26c>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	4a7a      	ldr	r2, [pc, #488]	; (8002174 <HAL_RCC_OscConfig+0x26c>)
 8001f8c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f90:	6013      	str	r3, [r2, #0]
 8001f92:	4b78      	ldr	r3, [pc, #480]	; (8002174 <HAL_RCC_OscConfig+0x26c>)
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	4a77      	ldr	r2, [pc, #476]	; (8002174 <HAL_RCC_OscConfig+0x26c>)
 8001f98:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f9c:	6013      	str	r3, [r2, #0]
 8001f9e:	e01d      	b.n	8001fdc <HAL_RCC_OscConfig+0xd4>
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	685b      	ldr	r3, [r3, #4]
 8001fa4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001fa8:	d10c      	bne.n	8001fc4 <HAL_RCC_OscConfig+0xbc>
 8001faa:	4b72      	ldr	r3, [pc, #456]	; (8002174 <HAL_RCC_OscConfig+0x26c>)
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	4a71      	ldr	r2, [pc, #452]	; (8002174 <HAL_RCC_OscConfig+0x26c>)
 8001fb0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001fb4:	6013      	str	r3, [r2, #0]
 8001fb6:	4b6f      	ldr	r3, [pc, #444]	; (8002174 <HAL_RCC_OscConfig+0x26c>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	4a6e      	ldr	r2, [pc, #440]	; (8002174 <HAL_RCC_OscConfig+0x26c>)
 8001fbc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001fc0:	6013      	str	r3, [r2, #0]
 8001fc2:	e00b      	b.n	8001fdc <HAL_RCC_OscConfig+0xd4>
 8001fc4:	4b6b      	ldr	r3, [pc, #428]	; (8002174 <HAL_RCC_OscConfig+0x26c>)
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	4a6a      	ldr	r2, [pc, #424]	; (8002174 <HAL_RCC_OscConfig+0x26c>)
 8001fca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001fce:	6013      	str	r3, [r2, #0]
 8001fd0:	4b68      	ldr	r3, [pc, #416]	; (8002174 <HAL_RCC_OscConfig+0x26c>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	4a67      	ldr	r2, [pc, #412]	; (8002174 <HAL_RCC_OscConfig+0x26c>)
 8001fd6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001fda:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	685b      	ldr	r3, [r3, #4]
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d013      	beq.n	800200c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fe4:	f7ff fcb6 	bl	8001954 <HAL_GetTick>
 8001fe8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fea:	e008      	b.n	8001ffe <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001fec:	f7ff fcb2 	bl	8001954 <HAL_GetTick>
 8001ff0:	4602      	mov	r2, r0
 8001ff2:	693b      	ldr	r3, [r7, #16]
 8001ff4:	1ad3      	subs	r3, r2, r3
 8001ff6:	2b64      	cmp	r3, #100	; 0x64
 8001ff8:	d901      	bls.n	8001ffe <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001ffa:	2303      	movs	r3, #3
 8001ffc:	e1fa      	b.n	80023f4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ffe:	4b5d      	ldr	r3, [pc, #372]	; (8002174 <HAL_RCC_OscConfig+0x26c>)
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002006:	2b00      	cmp	r3, #0
 8002008:	d0f0      	beq.n	8001fec <HAL_RCC_OscConfig+0xe4>
 800200a:	e014      	b.n	8002036 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800200c:	f7ff fca2 	bl	8001954 <HAL_GetTick>
 8002010:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002012:	e008      	b.n	8002026 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002014:	f7ff fc9e 	bl	8001954 <HAL_GetTick>
 8002018:	4602      	mov	r2, r0
 800201a:	693b      	ldr	r3, [r7, #16]
 800201c:	1ad3      	subs	r3, r2, r3
 800201e:	2b64      	cmp	r3, #100	; 0x64
 8002020:	d901      	bls.n	8002026 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002022:	2303      	movs	r3, #3
 8002024:	e1e6      	b.n	80023f4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002026:	4b53      	ldr	r3, [pc, #332]	; (8002174 <HAL_RCC_OscConfig+0x26c>)
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800202e:	2b00      	cmp	r3, #0
 8002030:	d1f0      	bne.n	8002014 <HAL_RCC_OscConfig+0x10c>
 8002032:	e000      	b.n	8002036 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002034:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	f003 0302 	and.w	r3, r3, #2
 800203e:	2b00      	cmp	r3, #0
 8002040:	d063      	beq.n	800210a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002042:	4b4c      	ldr	r3, [pc, #304]	; (8002174 <HAL_RCC_OscConfig+0x26c>)
 8002044:	685b      	ldr	r3, [r3, #4]
 8002046:	f003 030c 	and.w	r3, r3, #12
 800204a:	2b00      	cmp	r3, #0
 800204c:	d00b      	beq.n	8002066 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800204e:	4b49      	ldr	r3, [pc, #292]	; (8002174 <HAL_RCC_OscConfig+0x26c>)
 8002050:	685b      	ldr	r3, [r3, #4]
 8002052:	f003 030c 	and.w	r3, r3, #12
 8002056:	2b08      	cmp	r3, #8
 8002058:	d11c      	bne.n	8002094 <HAL_RCC_OscConfig+0x18c>
 800205a:	4b46      	ldr	r3, [pc, #280]	; (8002174 <HAL_RCC_OscConfig+0x26c>)
 800205c:	685b      	ldr	r3, [r3, #4]
 800205e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002062:	2b00      	cmp	r3, #0
 8002064:	d116      	bne.n	8002094 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002066:	4b43      	ldr	r3, [pc, #268]	; (8002174 <HAL_RCC_OscConfig+0x26c>)
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f003 0302 	and.w	r3, r3, #2
 800206e:	2b00      	cmp	r3, #0
 8002070:	d005      	beq.n	800207e <HAL_RCC_OscConfig+0x176>
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	691b      	ldr	r3, [r3, #16]
 8002076:	2b01      	cmp	r3, #1
 8002078:	d001      	beq.n	800207e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800207a:	2301      	movs	r3, #1
 800207c:	e1ba      	b.n	80023f4 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800207e:	4b3d      	ldr	r3, [pc, #244]	; (8002174 <HAL_RCC_OscConfig+0x26c>)
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	695b      	ldr	r3, [r3, #20]
 800208a:	00db      	lsls	r3, r3, #3
 800208c:	4939      	ldr	r1, [pc, #228]	; (8002174 <HAL_RCC_OscConfig+0x26c>)
 800208e:	4313      	orrs	r3, r2
 8002090:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002092:	e03a      	b.n	800210a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	691b      	ldr	r3, [r3, #16]
 8002098:	2b00      	cmp	r3, #0
 800209a:	d020      	beq.n	80020de <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800209c:	4b36      	ldr	r3, [pc, #216]	; (8002178 <HAL_RCC_OscConfig+0x270>)
 800209e:	2201      	movs	r2, #1
 80020a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020a2:	f7ff fc57 	bl	8001954 <HAL_GetTick>
 80020a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020a8:	e008      	b.n	80020bc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020aa:	f7ff fc53 	bl	8001954 <HAL_GetTick>
 80020ae:	4602      	mov	r2, r0
 80020b0:	693b      	ldr	r3, [r7, #16]
 80020b2:	1ad3      	subs	r3, r2, r3
 80020b4:	2b02      	cmp	r3, #2
 80020b6:	d901      	bls.n	80020bc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80020b8:	2303      	movs	r3, #3
 80020ba:	e19b      	b.n	80023f4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020bc:	4b2d      	ldr	r3, [pc, #180]	; (8002174 <HAL_RCC_OscConfig+0x26c>)
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	f003 0302 	and.w	r3, r3, #2
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d0f0      	beq.n	80020aa <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020c8:	4b2a      	ldr	r3, [pc, #168]	; (8002174 <HAL_RCC_OscConfig+0x26c>)
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	695b      	ldr	r3, [r3, #20]
 80020d4:	00db      	lsls	r3, r3, #3
 80020d6:	4927      	ldr	r1, [pc, #156]	; (8002174 <HAL_RCC_OscConfig+0x26c>)
 80020d8:	4313      	orrs	r3, r2
 80020da:	600b      	str	r3, [r1, #0]
 80020dc:	e015      	b.n	800210a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80020de:	4b26      	ldr	r3, [pc, #152]	; (8002178 <HAL_RCC_OscConfig+0x270>)
 80020e0:	2200      	movs	r2, #0
 80020e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020e4:	f7ff fc36 	bl	8001954 <HAL_GetTick>
 80020e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020ea:	e008      	b.n	80020fe <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020ec:	f7ff fc32 	bl	8001954 <HAL_GetTick>
 80020f0:	4602      	mov	r2, r0
 80020f2:	693b      	ldr	r3, [r7, #16]
 80020f4:	1ad3      	subs	r3, r2, r3
 80020f6:	2b02      	cmp	r3, #2
 80020f8:	d901      	bls.n	80020fe <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80020fa:	2303      	movs	r3, #3
 80020fc:	e17a      	b.n	80023f4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020fe:	4b1d      	ldr	r3, [pc, #116]	; (8002174 <HAL_RCC_OscConfig+0x26c>)
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f003 0302 	and.w	r3, r3, #2
 8002106:	2b00      	cmp	r3, #0
 8002108:	d1f0      	bne.n	80020ec <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f003 0308 	and.w	r3, r3, #8
 8002112:	2b00      	cmp	r3, #0
 8002114:	d03a      	beq.n	800218c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	699b      	ldr	r3, [r3, #24]
 800211a:	2b00      	cmp	r3, #0
 800211c:	d019      	beq.n	8002152 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800211e:	4b17      	ldr	r3, [pc, #92]	; (800217c <HAL_RCC_OscConfig+0x274>)
 8002120:	2201      	movs	r2, #1
 8002122:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002124:	f7ff fc16 	bl	8001954 <HAL_GetTick>
 8002128:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800212a:	e008      	b.n	800213e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800212c:	f7ff fc12 	bl	8001954 <HAL_GetTick>
 8002130:	4602      	mov	r2, r0
 8002132:	693b      	ldr	r3, [r7, #16]
 8002134:	1ad3      	subs	r3, r2, r3
 8002136:	2b02      	cmp	r3, #2
 8002138:	d901      	bls.n	800213e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800213a:	2303      	movs	r3, #3
 800213c:	e15a      	b.n	80023f4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800213e:	4b0d      	ldr	r3, [pc, #52]	; (8002174 <HAL_RCC_OscConfig+0x26c>)
 8002140:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002142:	f003 0302 	and.w	r3, r3, #2
 8002146:	2b00      	cmp	r3, #0
 8002148:	d0f0      	beq.n	800212c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800214a:	2001      	movs	r0, #1
 800214c:	f000 fa9a 	bl	8002684 <RCC_Delay>
 8002150:	e01c      	b.n	800218c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002152:	4b0a      	ldr	r3, [pc, #40]	; (800217c <HAL_RCC_OscConfig+0x274>)
 8002154:	2200      	movs	r2, #0
 8002156:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002158:	f7ff fbfc 	bl	8001954 <HAL_GetTick>
 800215c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800215e:	e00f      	b.n	8002180 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002160:	f7ff fbf8 	bl	8001954 <HAL_GetTick>
 8002164:	4602      	mov	r2, r0
 8002166:	693b      	ldr	r3, [r7, #16]
 8002168:	1ad3      	subs	r3, r2, r3
 800216a:	2b02      	cmp	r3, #2
 800216c:	d908      	bls.n	8002180 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800216e:	2303      	movs	r3, #3
 8002170:	e140      	b.n	80023f4 <HAL_RCC_OscConfig+0x4ec>
 8002172:	bf00      	nop
 8002174:	40021000 	.word	0x40021000
 8002178:	42420000 	.word	0x42420000
 800217c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002180:	4b9e      	ldr	r3, [pc, #632]	; (80023fc <HAL_RCC_OscConfig+0x4f4>)
 8002182:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002184:	f003 0302 	and.w	r3, r3, #2
 8002188:	2b00      	cmp	r3, #0
 800218a:	d1e9      	bne.n	8002160 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f003 0304 	and.w	r3, r3, #4
 8002194:	2b00      	cmp	r3, #0
 8002196:	f000 80a6 	beq.w	80022e6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800219a:	2300      	movs	r3, #0
 800219c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800219e:	4b97      	ldr	r3, [pc, #604]	; (80023fc <HAL_RCC_OscConfig+0x4f4>)
 80021a0:	69db      	ldr	r3, [r3, #28]
 80021a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d10d      	bne.n	80021c6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80021aa:	4b94      	ldr	r3, [pc, #592]	; (80023fc <HAL_RCC_OscConfig+0x4f4>)
 80021ac:	69db      	ldr	r3, [r3, #28]
 80021ae:	4a93      	ldr	r2, [pc, #588]	; (80023fc <HAL_RCC_OscConfig+0x4f4>)
 80021b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80021b4:	61d3      	str	r3, [r2, #28]
 80021b6:	4b91      	ldr	r3, [pc, #580]	; (80023fc <HAL_RCC_OscConfig+0x4f4>)
 80021b8:	69db      	ldr	r3, [r3, #28]
 80021ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021be:	60bb      	str	r3, [r7, #8]
 80021c0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80021c2:	2301      	movs	r3, #1
 80021c4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021c6:	4b8e      	ldr	r3, [pc, #568]	; (8002400 <HAL_RCC_OscConfig+0x4f8>)
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d118      	bne.n	8002204 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80021d2:	4b8b      	ldr	r3, [pc, #556]	; (8002400 <HAL_RCC_OscConfig+0x4f8>)
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	4a8a      	ldr	r2, [pc, #552]	; (8002400 <HAL_RCC_OscConfig+0x4f8>)
 80021d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021dc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80021de:	f7ff fbb9 	bl	8001954 <HAL_GetTick>
 80021e2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021e4:	e008      	b.n	80021f8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021e6:	f7ff fbb5 	bl	8001954 <HAL_GetTick>
 80021ea:	4602      	mov	r2, r0
 80021ec:	693b      	ldr	r3, [r7, #16]
 80021ee:	1ad3      	subs	r3, r2, r3
 80021f0:	2b64      	cmp	r3, #100	; 0x64
 80021f2:	d901      	bls.n	80021f8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80021f4:	2303      	movs	r3, #3
 80021f6:	e0fd      	b.n	80023f4 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021f8:	4b81      	ldr	r3, [pc, #516]	; (8002400 <HAL_RCC_OscConfig+0x4f8>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002200:	2b00      	cmp	r3, #0
 8002202:	d0f0      	beq.n	80021e6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	68db      	ldr	r3, [r3, #12]
 8002208:	2b01      	cmp	r3, #1
 800220a:	d106      	bne.n	800221a <HAL_RCC_OscConfig+0x312>
 800220c:	4b7b      	ldr	r3, [pc, #492]	; (80023fc <HAL_RCC_OscConfig+0x4f4>)
 800220e:	6a1b      	ldr	r3, [r3, #32]
 8002210:	4a7a      	ldr	r2, [pc, #488]	; (80023fc <HAL_RCC_OscConfig+0x4f4>)
 8002212:	f043 0301 	orr.w	r3, r3, #1
 8002216:	6213      	str	r3, [r2, #32]
 8002218:	e02d      	b.n	8002276 <HAL_RCC_OscConfig+0x36e>
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	68db      	ldr	r3, [r3, #12]
 800221e:	2b00      	cmp	r3, #0
 8002220:	d10c      	bne.n	800223c <HAL_RCC_OscConfig+0x334>
 8002222:	4b76      	ldr	r3, [pc, #472]	; (80023fc <HAL_RCC_OscConfig+0x4f4>)
 8002224:	6a1b      	ldr	r3, [r3, #32]
 8002226:	4a75      	ldr	r2, [pc, #468]	; (80023fc <HAL_RCC_OscConfig+0x4f4>)
 8002228:	f023 0301 	bic.w	r3, r3, #1
 800222c:	6213      	str	r3, [r2, #32]
 800222e:	4b73      	ldr	r3, [pc, #460]	; (80023fc <HAL_RCC_OscConfig+0x4f4>)
 8002230:	6a1b      	ldr	r3, [r3, #32]
 8002232:	4a72      	ldr	r2, [pc, #456]	; (80023fc <HAL_RCC_OscConfig+0x4f4>)
 8002234:	f023 0304 	bic.w	r3, r3, #4
 8002238:	6213      	str	r3, [r2, #32]
 800223a:	e01c      	b.n	8002276 <HAL_RCC_OscConfig+0x36e>
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	68db      	ldr	r3, [r3, #12]
 8002240:	2b05      	cmp	r3, #5
 8002242:	d10c      	bne.n	800225e <HAL_RCC_OscConfig+0x356>
 8002244:	4b6d      	ldr	r3, [pc, #436]	; (80023fc <HAL_RCC_OscConfig+0x4f4>)
 8002246:	6a1b      	ldr	r3, [r3, #32]
 8002248:	4a6c      	ldr	r2, [pc, #432]	; (80023fc <HAL_RCC_OscConfig+0x4f4>)
 800224a:	f043 0304 	orr.w	r3, r3, #4
 800224e:	6213      	str	r3, [r2, #32]
 8002250:	4b6a      	ldr	r3, [pc, #424]	; (80023fc <HAL_RCC_OscConfig+0x4f4>)
 8002252:	6a1b      	ldr	r3, [r3, #32]
 8002254:	4a69      	ldr	r2, [pc, #420]	; (80023fc <HAL_RCC_OscConfig+0x4f4>)
 8002256:	f043 0301 	orr.w	r3, r3, #1
 800225a:	6213      	str	r3, [r2, #32]
 800225c:	e00b      	b.n	8002276 <HAL_RCC_OscConfig+0x36e>
 800225e:	4b67      	ldr	r3, [pc, #412]	; (80023fc <HAL_RCC_OscConfig+0x4f4>)
 8002260:	6a1b      	ldr	r3, [r3, #32]
 8002262:	4a66      	ldr	r2, [pc, #408]	; (80023fc <HAL_RCC_OscConfig+0x4f4>)
 8002264:	f023 0301 	bic.w	r3, r3, #1
 8002268:	6213      	str	r3, [r2, #32]
 800226a:	4b64      	ldr	r3, [pc, #400]	; (80023fc <HAL_RCC_OscConfig+0x4f4>)
 800226c:	6a1b      	ldr	r3, [r3, #32]
 800226e:	4a63      	ldr	r2, [pc, #396]	; (80023fc <HAL_RCC_OscConfig+0x4f4>)
 8002270:	f023 0304 	bic.w	r3, r3, #4
 8002274:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	68db      	ldr	r3, [r3, #12]
 800227a:	2b00      	cmp	r3, #0
 800227c:	d015      	beq.n	80022aa <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800227e:	f7ff fb69 	bl	8001954 <HAL_GetTick>
 8002282:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002284:	e00a      	b.n	800229c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002286:	f7ff fb65 	bl	8001954 <HAL_GetTick>
 800228a:	4602      	mov	r2, r0
 800228c:	693b      	ldr	r3, [r7, #16]
 800228e:	1ad3      	subs	r3, r2, r3
 8002290:	f241 3288 	movw	r2, #5000	; 0x1388
 8002294:	4293      	cmp	r3, r2
 8002296:	d901      	bls.n	800229c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002298:	2303      	movs	r3, #3
 800229a:	e0ab      	b.n	80023f4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800229c:	4b57      	ldr	r3, [pc, #348]	; (80023fc <HAL_RCC_OscConfig+0x4f4>)
 800229e:	6a1b      	ldr	r3, [r3, #32]
 80022a0:	f003 0302 	and.w	r3, r3, #2
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d0ee      	beq.n	8002286 <HAL_RCC_OscConfig+0x37e>
 80022a8:	e014      	b.n	80022d4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022aa:	f7ff fb53 	bl	8001954 <HAL_GetTick>
 80022ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80022b0:	e00a      	b.n	80022c8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022b2:	f7ff fb4f 	bl	8001954 <HAL_GetTick>
 80022b6:	4602      	mov	r2, r0
 80022b8:	693b      	ldr	r3, [r7, #16]
 80022ba:	1ad3      	subs	r3, r2, r3
 80022bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80022c0:	4293      	cmp	r3, r2
 80022c2:	d901      	bls.n	80022c8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80022c4:	2303      	movs	r3, #3
 80022c6:	e095      	b.n	80023f4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80022c8:	4b4c      	ldr	r3, [pc, #304]	; (80023fc <HAL_RCC_OscConfig+0x4f4>)
 80022ca:	6a1b      	ldr	r3, [r3, #32]
 80022cc:	f003 0302 	and.w	r3, r3, #2
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d1ee      	bne.n	80022b2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80022d4:	7dfb      	ldrb	r3, [r7, #23]
 80022d6:	2b01      	cmp	r3, #1
 80022d8:	d105      	bne.n	80022e6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80022da:	4b48      	ldr	r3, [pc, #288]	; (80023fc <HAL_RCC_OscConfig+0x4f4>)
 80022dc:	69db      	ldr	r3, [r3, #28]
 80022de:	4a47      	ldr	r2, [pc, #284]	; (80023fc <HAL_RCC_OscConfig+0x4f4>)
 80022e0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80022e4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	69db      	ldr	r3, [r3, #28]
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	f000 8081 	beq.w	80023f2 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80022f0:	4b42      	ldr	r3, [pc, #264]	; (80023fc <HAL_RCC_OscConfig+0x4f4>)
 80022f2:	685b      	ldr	r3, [r3, #4]
 80022f4:	f003 030c 	and.w	r3, r3, #12
 80022f8:	2b08      	cmp	r3, #8
 80022fa:	d061      	beq.n	80023c0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	69db      	ldr	r3, [r3, #28]
 8002300:	2b02      	cmp	r3, #2
 8002302:	d146      	bne.n	8002392 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002304:	4b3f      	ldr	r3, [pc, #252]	; (8002404 <HAL_RCC_OscConfig+0x4fc>)
 8002306:	2200      	movs	r2, #0
 8002308:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800230a:	f7ff fb23 	bl	8001954 <HAL_GetTick>
 800230e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002310:	e008      	b.n	8002324 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002312:	f7ff fb1f 	bl	8001954 <HAL_GetTick>
 8002316:	4602      	mov	r2, r0
 8002318:	693b      	ldr	r3, [r7, #16]
 800231a:	1ad3      	subs	r3, r2, r3
 800231c:	2b02      	cmp	r3, #2
 800231e:	d901      	bls.n	8002324 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002320:	2303      	movs	r3, #3
 8002322:	e067      	b.n	80023f4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002324:	4b35      	ldr	r3, [pc, #212]	; (80023fc <HAL_RCC_OscConfig+0x4f4>)
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800232c:	2b00      	cmp	r3, #0
 800232e:	d1f0      	bne.n	8002312 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	6a1b      	ldr	r3, [r3, #32]
 8002334:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002338:	d108      	bne.n	800234c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800233a:	4b30      	ldr	r3, [pc, #192]	; (80023fc <HAL_RCC_OscConfig+0x4f4>)
 800233c:	685b      	ldr	r3, [r3, #4]
 800233e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	689b      	ldr	r3, [r3, #8]
 8002346:	492d      	ldr	r1, [pc, #180]	; (80023fc <HAL_RCC_OscConfig+0x4f4>)
 8002348:	4313      	orrs	r3, r2
 800234a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800234c:	4b2b      	ldr	r3, [pc, #172]	; (80023fc <HAL_RCC_OscConfig+0x4f4>)
 800234e:	685b      	ldr	r3, [r3, #4]
 8002350:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	6a19      	ldr	r1, [r3, #32]
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800235c:	430b      	orrs	r3, r1
 800235e:	4927      	ldr	r1, [pc, #156]	; (80023fc <HAL_RCC_OscConfig+0x4f4>)
 8002360:	4313      	orrs	r3, r2
 8002362:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002364:	4b27      	ldr	r3, [pc, #156]	; (8002404 <HAL_RCC_OscConfig+0x4fc>)
 8002366:	2201      	movs	r2, #1
 8002368:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800236a:	f7ff faf3 	bl	8001954 <HAL_GetTick>
 800236e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002370:	e008      	b.n	8002384 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002372:	f7ff faef 	bl	8001954 <HAL_GetTick>
 8002376:	4602      	mov	r2, r0
 8002378:	693b      	ldr	r3, [r7, #16]
 800237a:	1ad3      	subs	r3, r2, r3
 800237c:	2b02      	cmp	r3, #2
 800237e:	d901      	bls.n	8002384 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002380:	2303      	movs	r3, #3
 8002382:	e037      	b.n	80023f4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002384:	4b1d      	ldr	r3, [pc, #116]	; (80023fc <HAL_RCC_OscConfig+0x4f4>)
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800238c:	2b00      	cmp	r3, #0
 800238e:	d0f0      	beq.n	8002372 <HAL_RCC_OscConfig+0x46a>
 8002390:	e02f      	b.n	80023f2 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002392:	4b1c      	ldr	r3, [pc, #112]	; (8002404 <HAL_RCC_OscConfig+0x4fc>)
 8002394:	2200      	movs	r2, #0
 8002396:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002398:	f7ff fadc 	bl	8001954 <HAL_GetTick>
 800239c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800239e:	e008      	b.n	80023b2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023a0:	f7ff fad8 	bl	8001954 <HAL_GetTick>
 80023a4:	4602      	mov	r2, r0
 80023a6:	693b      	ldr	r3, [r7, #16]
 80023a8:	1ad3      	subs	r3, r2, r3
 80023aa:	2b02      	cmp	r3, #2
 80023ac:	d901      	bls.n	80023b2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80023ae:	2303      	movs	r3, #3
 80023b0:	e020      	b.n	80023f4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80023b2:	4b12      	ldr	r3, [pc, #72]	; (80023fc <HAL_RCC_OscConfig+0x4f4>)
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d1f0      	bne.n	80023a0 <HAL_RCC_OscConfig+0x498>
 80023be:	e018      	b.n	80023f2 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	69db      	ldr	r3, [r3, #28]
 80023c4:	2b01      	cmp	r3, #1
 80023c6:	d101      	bne.n	80023cc <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80023c8:	2301      	movs	r3, #1
 80023ca:	e013      	b.n	80023f4 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80023cc:	4b0b      	ldr	r3, [pc, #44]	; (80023fc <HAL_RCC_OscConfig+0x4f4>)
 80023ce:	685b      	ldr	r3, [r3, #4]
 80023d0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	6a1b      	ldr	r3, [r3, #32]
 80023dc:	429a      	cmp	r2, r3
 80023de:	d106      	bne.n	80023ee <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80023ea:	429a      	cmp	r2, r3
 80023ec:	d001      	beq.n	80023f2 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80023ee:	2301      	movs	r3, #1
 80023f0:	e000      	b.n	80023f4 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80023f2:	2300      	movs	r3, #0
}
 80023f4:	4618      	mov	r0, r3
 80023f6:	3718      	adds	r7, #24
 80023f8:	46bd      	mov	sp, r7
 80023fa:	bd80      	pop	{r7, pc}
 80023fc:	40021000 	.word	0x40021000
 8002400:	40007000 	.word	0x40007000
 8002404:	42420060 	.word	0x42420060

08002408 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b084      	sub	sp, #16
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
 8002410:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	2b00      	cmp	r3, #0
 8002416:	d101      	bne.n	800241c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002418:	2301      	movs	r3, #1
 800241a:	e0d0      	b.n	80025be <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800241c:	4b6a      	ldr	r3, [pc, #424]	; (80025c8 <HAL_RCC_ClockConfig+0x1c0>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f003 0307 	and.w	r3, r3, #7
 8002424:	683a      	ldr	r2, [r7, #0]
 8002426:	429a      	cmp	r2, r3
 8002428:	d910      	bls.n	800244c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800242a:	4b67      	ldr	r3, [pc, #412]	; (80025c8 <HAL_RCC_ClockConfig+0x1c0>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f023 0207 	bic.w	r2, r3, #7
 8002432:	4965      	ldr	r1, [pc, #404]	; (80025c8 <HAL_RCC_ClockConfig+0x1c0>)
 8002434:	683b      	ldr	r3, [r7, #0]
 8002436:	4313      	orrs	r3, r2
 8002438:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800243a:	4b63      	ldr	r3, [pc, #396]	; (80025c8 <HAL_RCC_ClockConfig+0x1c0>)
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f003 0307 	and.w	r3, r3, #7
 8002442:	683a      	ldr	r2, [r7, #0]
 8002444:	429a      	cmp	r2, r3
 8002446:	d001      	beq.n	800244c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002448:	2301      	movs	r3, #1
 800244a:	e0b8      	b.n	80025be <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f003 0302 	and.w	r3, r3, #2
 8002454:	2b00      	cmp	r3, #0
 8002456:	d020      	beq.n	800249a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f003 0304 	and.w	r3, r3, #4
 8002460:	2b00      	cmp	r3, #0
 8002462:	d005      	beq.n	8002470 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002464:	4b59      	ldr	r3, [pc, #356]	; (80025cc <HAL_RCC_ClockConfig+0x1c4>)
 8002466:	685b      	ldr	r3, [r3, #4]
 8002468:	4a58      	ldr	r2, [pc, #352]	; (80025cc <HAL_RCC_ClockConfig+0x1c4>)
 800246a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800246e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f003 0308 	and.w	r3, r3, #8
 8002478:	2b00      	cmp	r3, #0
 800247a:	d005      	beq.n	8002488 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800247c:	4b53      	ldr	r3, [pc, #332]	; (80025cc <HAL_RCC_ClockConfig+0x1c4>)
 800247e:	685b      	ldr	r3, [r3, #4]
 8002480:	4a52      	ldr	r2, [pc, #328]	; (80025cc <HAL_RCC_ClockConfig+0x1c4>)
 8002482:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002486:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002488:	4b50      	ldr	r3, [pc, #320]	; (80025cc <HAL_RCC_ClockConfig+0x1c4>)
 800248a:	685b      	ldr	r3, [r3, #4]
 800248c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	689b      	ldr	r3, [r3, #8]
 8002494:	494d      	ldr	r1, [pc, #308]	; (80025cc <HAL_RCC_ClockConfig+0x1c4>)
 8002496:	4313      	orrs	r3, r2
 8002498:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f003 0301 	and.w	r3, r3, #1
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d040      	beq.n	8002528 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	685b      	ldr	r3, [r3, #4]
 80024aa:	2b01      	cmp	r3, #1
 80024ac:	d107      	bne.n	80024be <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024ae:	4b47      	ldr	r3, [pc, #284]	; (80025cc <HAL_RCC_ClockConfig+0x1c4>)
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d115      	bne.n	80024e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024ba:	2301      	movs	r3, #1
 80024bc:	e07f      	b.n	80025be <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	685b      	ldr	r3, [r3, #4]
 80024c2:	2b02      	cmp	r3, #2
 80024c4:	d107      	bne.n	80024d6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80024c6:	4b41      	ldr	r3, [pc, #260]	; (80025cc <HAL_RCC_ClockConfig+0x1c4>)
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d109      	bne.n	80024e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024d2:	2301      	movs	r3, #1
 80024d4:	e073      	b.n	80025be <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024d6:	4b3d      	ldr	r3, [pc, #244]	; (80025cc <HAL_RCC_ClockConfig+0x1c4>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f003 0302 	and.w	r3, r3, #2
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d101      	bne.n	80024e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024e2:	2301      	movs	r3, #1
 80024e4:	e06b      	b.n	80025be <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80024e6:	4b39      	ldr	r3, [pc, #228]	; (80025cc <HAL_RCC_ClockConfig+0x1c4>)
 80024e8:	685b      	ldr	r3, [r3, #4]
 80024ea:	f023 0203 	bic.w	r2, r3, #3
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	685b      	ldr	r3, [r3, #4]
 80024f2:	4936      	ldr	r1, [pc, #216]	; (80025cc <HAL_RCC_ClockConfig+0x1c4>)
 80024f4:	4313      	orrs	r3, r2
 80024f6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80024f8:	f7ff fa2c 	bl	8001954 <HAL_GetTick>
 80024fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024fe:	e00a      	b.n	8002516 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002500:	f7ff fa28 	bl	8001954 <HAL_GetTick>
 8002504:	4602      	mov	r2, r0
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	1ad3      	subs	r3, r2, r3
 800250a:	f241 3288 	movw	r2, #5000	; 0x1388
 800250e:	4293      	cmp	r3, r2
 8002510:	d901      	bls.n	8002516 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002512:	2303      	movs	r3, #3
 8002514:	e053      	b.n	80025be <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002516:	4b2d      	ldr	r3, [pc, #180]	; (80025cc <HAL_RCC_ClockConfig+0x1c4>)
 8002518:	685b      	ldr	r3, [r3, #4]
 800251a:	f003 020c 	and.w	r2, r3, #12
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	685b      	ldr	r3, [r3, #4]
 8002522:	009b      	lsls	r3, r3, #2
 8002524:	429a      	cmp	r2, r3
 8002526:	d1eb      	bne.n	8002500 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002528:	4b27      	ldr	r3, [pc, #156]	; (80025c8 <HAL_RCC_ClockConfig+0x1c0>)
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f003 0307 	and.w	r3, r3, #7
 8002530:	683a      	ldr	r2, [r7, #0]
 8002532:	429a      	cmp	r2, r3
 8002534:	d210      	bcs.n	8002558 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002536:	4b24      	ldr	r3, [pc, #144]	; (80025c8 <HAL_RCC_ClockConfig+0x1c0>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f023 0207 	bic.w	r2, r3, #7
 800253e:	4922      	ldr	r1, [pc, #136]	; (80025c8 <HAL_RCC_ClockConfig+0x1c0>)
 8002540:	683b      	ldr	r3, [r7, #0]
 8002542:	4313      	orrs	r3, r2
 8002544:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002546:	4b20      	ldr	r3, [pc, #128]	; (80025c8 <HAL_RCC_ClockConfig+0x1c0>)
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f003 0307 	and.w	r3, r3, #7
 800254e:	683a      	ldr	r2, [r7, #0]
 8002550:	429a      	cmp	r2, r3
 8002552:	d001      	beq.n	8002558 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002554:	2301      	movs	r3, #1
 8002556:	e032      	b.n	80025be <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f003 0304 	and.w	r3, r3, #4
 8002560:	2b00      	cmp	r3, #0
 8002562:	d008      	beq.n	8002576 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002564:	4b19      	ldr	r3, [pc, #100]	; (80025cc <HAL_RCC_ClockConfig+0x1c4>)
 8002566:	685b      	ldr	r3, [r3, #4]
 8002568:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	68db      	ldr	r3, [r3, #12]
 8002570:	4916      	ldr	r1, [pc, #88]	; (80025cc <HAL_RCC_ClockConfig+0x1c4>)
 8002572:	4313      	orrs	r3, r2
 8002574:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f003 0308 	and.w	r3, r3, #8
 800257e:	2b00      	cmp	r3, #0
 8002580:	d009      	beq.n	8002596 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002582:	4b12      	ldr	r3, [pc, #72]	; (80025cc <HAL_RCC_ClockConfig+0x1c4>)
 8002584:	685b      	ldr	r3, [r3, #4]
 8002586:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	691b      	ldr	r3, [r3, #16]
 800258e:	00db      	lsls	r3, r3, #3
 8002590:	490e      	ldr	r1, [pc, #56]	; (80025cc <HAL_RCC_ClockConfig+0x1c4>)
 8002592:	4313      	orrs	r3, r2
 8002594:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002596:	f000 f821 	bl	80025dc <HAL_RCC_GetSysClockFreq>
 800259a:	4602      	mov	r2, r0
 800259c:	4b0b      	ldr	r3, [pc, #44]	; (80025cc <HAL_RCC_ClockConfig+0x1c4>)
 800259e:	685b      	ldr	r3, [r3, #4]
 80025a0:	091b      	lsrs	r3, r3, #4
 80025a2:	f003 030f 	and.w	r3, r3, #15
 80025a6:	490a      	ldr	r1, [pc, #40]	; (80025d0 <HAL_RCC_ClockConfig+0x1c8>)
 80025a8:	5ccb      	ldrb	r3, [r1, r3]
 80025aa:	fa22 f303 	lsr.w	r3, r2, r3
 80025ae:	4a09      	ldr	r2, [pc, #36]	; (80025d4 <HAL_RCC_ClockConfig+0x1cc>)
 80025b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80025b2:	4b09      	ldr	r3, [pc, #36]	; (80025d8 <HAL_RCC_ClockConfig+0x1d0>)
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	4618      	mov	r0, r3
 80025b8:	f7ff f98a 	bl	80018d0 <HAL_InitTick>

  return HAL_OK;
 80025bc:	2300      	movs	r3, #0
}
 80025be:	4618      	mov	r0, r3
 80025c0:	3710      	adds	r7, #16
 80025c2:	46bd      	mov	sp, r7
 80025c4:	bd80      	pop	{r7, pc}
 80025c6:	bf00      	nop
 80025c8:	40022000 	.word	0x40022000
 80025cc:	40021000 	.word	0x40021000
 80025d0:	08002ee8 	.word	0x08002ee8
 80025d4:	20000080 	.word	0x20000080
 80025d8:	20000084 	.word	0x20000084

080025dc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80025dc:	b480      	push	{r7}
 80025de:	b087      	sub	sp, #28
 80025e0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80025e2:	2300      	movs	r3, #0
 80025e4:	60fb      	str	r3, [r7, #12]
 80025e6:	2300      	movs	r3, #0
 80025e8:	60bb      	str	r3, [r7, #8]
 80025ea:	2300      	movs	r3, #0
 80025ec:	617b      	str	r3, [r7, #20]
 80025ee:	2300      	movs	r3, #0
 80025f0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80025f2:	2300      	movs	r3, #0
 80025f4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80025f6:	4b1e      	ldr	r3, [pc, #120]	; (8002670 <HAL_RCC_GetSysClockFreq+0x94>)
 80025f8:	685b      	ldr	r3, [r3, #4]
 80025fa:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	f003 030c 	and.w	r3, r3, #12
 8002602:	2b04      	cmp	r3, #4
 8002604:	d002      	beq.n	800260c <HAL_RCC_GetSysClockFreq+0x30>
 8002606:	2b08      	cmp	r3, #8
 8002608:	d003      	beq.n	8002612 <HAL_RCC_GetSysClockFreq+0x36>
 800260a:	e027      	b.n	800265c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800260c:	4b19      	ldr	r3, [pc, #100]	; (8002674 <HAL_RCC_GetSysClockFreq+0x98>)
 800260e:	613b      	str	r3, [r7, #16]
      break;
 8002610:	e027      	b.n	8002662 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	0c9b      	lsrs	r3, r3, #18
 8002616:	f003 030f 	and.w	r3, r3, #15
 800261a:	4a17      	ldr	r2, [pc, #92]	; (8002678 <HAL_RCC_GetSysClockFreq+0x9c>)
 800261c:	5cd3      	ldrb	r3, [r2, r3]
 800261e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002626:	2b00      	cmp	r3, #0
 8002628:	d010      	beq.n	800264c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800262a:	4b11      	ldr	r3, [pc, #68]	; (8002670 <HAL_RCC_GetSysClockFreq+0x94>)
 800262c:	685b      	ldr	r3, [r3, #4]
 800262e:	0c5b      	lsrs	r3, r3, #17
 8002630:	f003 0301 	and.w	r3, r3, #1
 8002634:	4a11      	ldr	r2, [pc, #68]	; (800267c <HAL_RCC_GetSysClockFreq+0xa0>)
 8002636:	5cd3      	ldrb	r3, [r2, r3]
 8002638:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	4a0d      	ldr	r2, [pc, #52]	; (8002674 <HAL_RCC_GetSysClockFreq+0x98>)
 800263e:	fb02 f203 	mul.w	r2, r2, r3
 8002642:	68bb      	ldr	r3, [r7, #8]
 8002644:	fbb2 f3f3 	udiv	r3, r2, r3
 8002648:	617b      	str	r3, [r7, #20]
 800264a:	e004      	b.n	8002656 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	4a0c      	ldr	r2, [pc, #48]	; (8002680 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002650:	fb02 f303 	mul.w	r3, r2, r3
 8002654:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002656:	697b      	ldr	r3, [r7, #20]
 8002658:	613b      	str	r3, [r7, #16]
      break;
 800265a:	e002      	b.n	8002662 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800265c:	4b05      	ldr	r3, [pc, #20]	; (8002674 <HAL_RCC_GetSysClockFreq+0x98>)
 800265e:	613b      	str	r3, [r7, #16]
      break;
 8002660:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002662:	693b      	ldr	r3, [r7, #16]
}
 8002664:	4618      	mov	r0, r3
 8002666:	371c      	adds	r7, #28
 8002668:	46bd      	mov	sp, r7
 800266a:	bc80      	pop	{r7}
 800266c:	4770      	bx	lr
 800266e:	bf00      	nop
 8002670:	40021000 	.word	0x40021000
 8002674:	007a1200 	.word	0x007a1200
 8002678:	08002ef8 	.word	0x08002ef8
 800267c:	08002f08 	.word	0x08002f08
 8002680:	003d0900 	.word	0x003d0900

08002684 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002684:	b480      	push	{r7}
 8002686:	b085      	sub	sp, #20
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800268c:	4b0a      	ldr	r3, [pc, #40]	; (80026b8 <RCC_Delay+0x34>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	4a0a      	ldr	r2, [pc, #40]	; (80026bc <RCC_Delay+0x38>)
 8002692:	fba2 2303 	umull	r2, r3, r2, r3
 8002696:	0a5b      	lsrs	r3, r3, #9
 8002698:	687a      	ldr	r2, [r7, #4]
 800269a:	fb02 f303 	mul.w	r3, r2, r3
 800269e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80026a0:	bf00      	nop
  }
  while (Delay --);
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	1e5a      	subs	r2, r3, #1
 80026a6:	60fa      	str	r2, [r7, #12]
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d1f9      	bne.n	80026a0 <RCC_Delay+0x1c>
}
 80026ac:	bf00      	nop
 80026ae:	bf00      	nop
 80026b0:	3714      	adds	r7, #20
 80026b2:	46bd      	mov	sp, r7
 80026b4:	bc80      	pop	{r7}
 80026b6:	4770      	bx	lr
 80026b8:	20000080 	.word	0x20000080
 80026bc:	10624dd3 	.word	0x10624dd3

080026c0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b082      	sub	sp, #8
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d101      	bne.n	80026d2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80026ce:	2301      	movs	r3, #1
 80026d0:	e041      	b.n	8002756 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80026d8:	b2db      	uxtb	r3, r3
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d106      	bne.n	80026ec <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	2200      	movs	r2, #0
 80026e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80026e6:	6878      	ldr	r0, [r7, #4]
 80026e8:	f7fe ff78 	bl	80015dc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	2202      	movs	r2, #2
 80026f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681a      	ldr	r2, [r3, #0]
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	3304      	adds	r3, #4
 80026fc:	4619      	mov	r1, r3
 80026fe:	4610      	mov	r0, r2
 8002700:	f000 fa56 	bl	8002bb0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	2201      	movs	r2, #1
 8002708:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	2201      	movs	r2, #1
 8002710:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2201      	movs	r2, #1
 8002718:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	2201      	movs	r2, #1
 8002720:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	2201      	movs	r2, #1
 8002728:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	2201      	movs	r2, #1
 8002730:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2201      	movs	r2, #1
 8002738:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	2201      	movs	r2, #1
 8002740:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	2201      	movs	r2, #1
 8002748:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	2201      	movs	r2, #1
 8002750:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002754:	2300      	movs	r3, #0
}
 8002756:	4618      	mov	r0, r3
 8002758:	3708      	adds	r7, #8
 800275a:	46bd      	mov	sp, r7
 800275c:	bd80      	pop	{r7, pc}
	...

08002760 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002760:	b480      	push	{r7}
 8002762:	b085      	sub	sp, #20
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800276e:	b2db      	uxtb	r3, r3
 8002770:	2b01      	cmp	r3, #1
 8002772:	d001      	beq.n	8002778 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002774:	2301      	movs	r3, #1
 8002776:	e035      	b.n	80027e4 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	2202      	movs	r2, #2
 800277c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	68da      	ldr	r2, [r3, #12]
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f042 0201 	orr.w	r2, r2, #1
 800278e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	4a16      	ldr	r2, [pc, #88]	; (80027f0 <HAL_TIM_Base_Start_IT+0x90>)
 8002796:	4293      	cmp	r3, r2
 8002798:	d009      	beq.n	80027ae <HAL_TIM_Base_Start_IT+0x4e>
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80027a2:	d004      	beq.n	80027ae <HAL_TIM_Base_Start_IT+0x4e>
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	4a12      	ldr	r2, [pc, #72]	; (80027f4 <HAL_TIM_Base_Start_IT+0x94>)
 80027aa:	4293      	cmp	r3, r2
 80027ac:	d111      	bne.n	80027d2 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	689b      	ldr	r3, [r3, #8]
 80027b4:	f003 0307 	and.w	r3, r3, #7
 80027b8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	2b06      	cmp	r3, #6
 80027be:	d010      	beq.n	80027e2 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	681a      	ldr	r2, [r3, #0]
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f042 0201 	orr.w	r2, r2, #1
 80027ce:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80027d0:	e007      	b.n	80027e2 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	681a      	ldr	r2, [r3, #0]
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f042 0201 	orr.w	r2, r2, #1
 80027e0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80027e2:	2300      	movs	r3, #0
}
 80027e4:	4618      	mov	r0, r3
 80027e6:	3714      	adds	r7, #20
 80027e8:	46bd      	mov	sp, r7
 80027ea:	bc80      	pop	{r7}
 80027ec:	4770      	bx	lr
 80027ee:	bf00      	nop
 80027f0:	40012c00 	.word	0x40012c00
 80027f4:	40000400 	.word	0x40000400

080027f8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b084      	sub	sp, #16
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	68db      	ldr	r3, [r3, #12]
 8002806:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	691b      	ldr	r3, [r3, #16]
 800280e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002810:	68bb      	ldr	r3, [r7, #8]
 8002812:	f003 0302 	and.w	r3, r3, #2
 8002816:	2b00      	cmp	r3, #0
 8002818:	d020      	beq.n	800285c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	f003 0302 	and.w	r3, r3, #2
 8002820:	2b00      	cmp	r3, #0
 8002822:	d01b      	beq.n	800285c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f06f 0202 	mvn.w	r2, #2
 800282c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	2201      	movs	r2, #1
 8002832:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	699b      	ldr	r3, [r3, #24]
 800283a:	f003 0303 	and.w	r3, r3, #3
 800283e:	2b00      	cmp	r3, #0
 8002840:	d003      	beq.n	800284a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002842:	6878      	ldr	r0, [r7, #4]
 8002844:	f000 f998 	bl	8002b78 <HAL_TIM_IC_CaptureCallback>
 8002848:	e005      	b.n	8002856 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800284a:	6878      	ldr	r0, [r7, #4]
 800284c:	f000 f98b 	bl	8002b66 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002850:	6878      	ldr	r0, [r7, #4]
 8002852:	f000 f99a 	bl	8002b8a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	2200      	movs	r2, #0
 800285a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800285c:	68bb      	ldr	r3, [r7, #8]
 800285e:	f003 0304 	and.w	r3, r3, #4
 8002862:	2b00      	cmp	r3, #0
 8002864:	d020      	beq.n	80028a8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	f003 0304 	and.w	r3, r3, #4
 800286c:	2b00      	cmp	r3, #0
 800286e:	d01b      	beq.n	80028a8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f06f 0204 	mvn.w	r2, #4
 8002878:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	2202      	movs	r2, #2
 800287e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	699b      	ldr	r3, [r3, #24]
 8002886:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800288a:	2b00      	cmp	r3, #0
 800288c:	d003      	beq.n	8002896 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800288e:	6878      	ldr	r0, [r7, #4]
 8002890:	f000 f972 	bl	8002b78 <HAL_TIM_IC_CaptureCallback>
 8002894:	e005      	b.n	80028a2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002896:	6878      	ldr	r0, [r7, #4]
 8002898:	f000 f965 	bl	8002b66 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800289c:	6878      	ldr	r0, [r7, #4]
 800289e:	f000 f974 	bl	8002b8a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	2200      	movs	r2, #0
 80028a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80028a8:	68bb      	ldr	r3, [r7, #8]
 80028aa:	f003 0308 	and.w	r3, r3, #8
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d020      	beq.n	80028f4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	f003 0308 	and.w	r3, r3, #8
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d01b      	beq.n	80028f4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f06f 0208 	mvn.w	r2, #8
 80028c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	2204      	movs	r2, #4
 80028ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	69db      	ldr	r3, [r3, #28]
 80028d2:	f003 0303 	and.w	r3, r3, #3
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d003      	beq.n	80028e2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80028da:	6878      	ldr	r0, [r7, #4]
 80028dc:	f000 f94c 	bl	8002b78 <HAL_TIM_IC_CaptureCallback>
 80028e0:	e005      	b.n	80028ee <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80028e2:	6878      	ldr	r0, [r7, #4]
 80028e4:	f000 f93f 	bl	8002b66 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80028e8:	6878      	ldr	r0, [r7, #4]
 80028ea:	f000 f94e 	bl	8002b8a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	2200      	movs	r2, #0
 80028f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80028f4:	68bb      	ldr	r3, [r7, #8]
 80028f6:	f003 0310 	and.w	r3, r3, #16
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d020      	beq.n	8002940 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	f003 0310 	and.w	r3, r3, #16
 8002904:	2b00      	cmp	r3, #0
 8002906:	d01b      	beq.n	8002940 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f06f 0210 	mvn.w	r2, #16
 8002910:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	2208      	movs	r2, #8
 8002916:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	69db      	ldr	r3, [r3, #28]
 800291e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002922:	2b00      	cmp	r3, #0
 8002924:	d003      	beq.n	800292e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002926:	6878      	ldr	r0, [r7, #4]
 8002928:	f000 f926 	bl	8002b78 <HAL_TIM_IC_CaptureCallback>
 800292c:	e005      	b.n	800293a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800292e:	6878      	ldr	r0, [r7, #4]
 8002930:	f000 f919 	bl	8002b66 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002934:	6878      	ldr	r0, [r7, #4]
 8002936:	f000 f928 	bl	8002b8a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	2200      	movs	r2, #0
 800293e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002940:	68bb      	ldr	r3, [r7, #8]
 8002942:	f003 0301 	and.w	r3, r3, #1
 8002946:	2b00      	cmp	r3, #0
 8002948:	d00c      	beq.n	8002964 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	f003 0301 	and.w	r3, r3, #1
 8002950:	2b00      	cmp	r3, #0
 8002952:	d007      	beq.n	8002964 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f06f 0201 	mvn.w	r2, #1
 800295c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800295e:	6878      	ldr	r0, [r7, #4]
 8002960:	f7fe fd9c 	bl	800149c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002964:	68bb      	ldr	r3, [r7, #8]
 8002966:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800296a:	2b00      	cmp	r3, #0
 800296c:	d00c      	beq.n	8002988 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002974:	2b00      	cmp	r3, #0
 8002976:	d007      	beq.n	8002988 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002980:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002982:	6878      	ldr	r0, [r7, #4]
 8002984:	f000 fa6f 	bl	8002e66 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002988:	68bb      	ldr	r3, [r7, #8]
 800298a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800298e:	2b00      	cmp	r3, #0
 8002990:	d00c      	beq.n	80029ac <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002998:	2b00      	cmp	r3, #0
 800299a:	d007      	beq.n	80029ac <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80029a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80029a6:	6878      	ldr	r0, [r7, #4]
 80029a8:	f000 f8f8 	bl	8002b9c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80029ac:	68bb      	ldr	r3, [r7, #8]
 80029ae:	f003 0320 	and.w	r3, r3, #32
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d00c      	beq.n	80029d0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	f003 0320 	and.w	r3, r3, #32
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d007      	beq.n	80029d0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f06f 0220 	mvn.w	r2, #32
 80029c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80029ca:	6878      	ldr	r0, [r7, #4]
 80029cc:	f000 fa42 	bl	8002e54 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80029d0:	bf00      	nop
 80029d2:	3710      	adds	r7, #16
 80029d4:	46bd      	mov	sp, r7
 80029d6:	bd80      	pop	{r7, pc}

080029d8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b084      	sub	sp, #16
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
 80029e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80029e2:	2300      	movs	r3, #0
 80029e4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80029ec:	2b01      	cmp	r3, #1
 80029ee:	d101      	bne.n	80029f4 <HAL_TIM_ConfigClockSource+0x1c>
 80029f0:	2302      	movs	r3, #2
 80029f2:	e0b4      	b.n	8002b5e <HAL_TIM_ConfigClockSource+0x186>
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	2201      	movs	r2, #1
 80029f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2202      	movs	r2, #2
 8002a00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	689b      	ldr	r3, [r3, #8]
 8002a0a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002a0c:	68bb      	ldr	r3, [r7, #8]
 8002a0e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002a12:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002a14:	68bb      	ldr	r3, [r7, #8]
 8002a16:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002a1a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	68ba      	ldr	r2, [r7, #8]
 8002a22:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002a24:	683b      	ldr	r3, [r7, #0]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002a2c:	d03e      	beq.n	8002aac <HAL_TIM_ConfigClockSource+0xd4>
 8002a2e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002a32:	f200 8087 	bhi.w	8002b44 <HAL_TIM_ConfigClockSource+0x16c>
 8002a36:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002a3a:	f000 8086 	beq.w	8002b4a <HAL_TIM_ConfigClockSource+0x172>
 8002a3e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002a42:	d87f      	bhi.n	8002b44 <HAL_TIM_ConfigClockSource+0x16c>
 8002a44:	2b70      	cmp	r3, #112	; 0x70
 8002a46:	d01a      	beq.n	8002a7e <HAL_TIM_ConfigClockSource+0xa6>
 8002a48:	2b70      	cmp	r3, #112	; 0x70
 8002a4a:	d87b      	bhi.n	8002b44 <HAL_TIM_ConfigClockSource+0x16c>
 8002a4c:	2b60      	cmp	r3, #96	; 0x60
 8002a4e:	d050      	beq.n	8002af2 <HAL_TIM_ConfigClockSource+0x11a>
 8002a50:	2b60      	cmp	r3, #96	; 0x60
 8002a52:	d877      	bhi.n	8002b44 <HAL_TIM_ConfigClockSource+0x16c>
 8002a54:	2b50      	cmp	r3, #80	; 0x50
 8002a56:	d03c      	beq.n	8002ad2 <HAL_TIM_ConfigClockSource+0xfa>
 8002a58:	2b50      	cmp	r3, #80	; 0x50
 8002a5a:	d873      	bhi.n	8002b44 <HAL_TIM_ConfigClockSource+0x16c>
 8002a5c:	2b40      	cmp	r3, #64	; 0x40
 8002a5e:	d058      	beq.n	8002b12 <HAL_TIM_ConfigClockSource+0x13a>
 8002a60:	2b40      	cmp	r3, #64	; 0x40
 8002a62:	d86f      	bhi.n	8002b44 <HAL_TIM_ConfigClockSource+0x16c>
 8002a64:	2b30      	cmp	r3, #48	; 0x30
 8002a66:	d064      	beq.n	8002b32 <HAL_TIM_ConfigClockSource+0x15a>
 8002a68:	2b30      	cmp	r3, #48	; 0x30
 8002a6a:	d86b      	bhi.n	8002b44 <HAL_TIM_ConfigClockSource+0x16c>
 8002a6c:	2b20      	cmp	r3, #32
 8002a6e:	d060      	beq.n	8002b32 <HAL_TIM_ConfigClockSource+0x15a>
 8002a70:	2b20      	cmp	r3, #32
 8002a72:	d867      	bhi.n	8002b44 <HAL_TIM_ConfigClockSource+0x16c>
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d05c      	beq.n	8002b32 <HAL_TIM_ConfigClockSource+0x15a>
 8002a78:	2b10      	cmp	r3, #16
 8002a7a:	d05a      	beq.n	8002b32 <HAL_TIM_ConfigClockSource+0x15a>
 8002a7c:	e062      	b.n	8002b44 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6818      	ldr	r0, [r3, #0]
 8002a82:	683b      	ldr	r3, [r7, #0]
 8002a84:	6899      	ldr	r1, [r3, #8]
 8002a86:	683b      	ldr	r3, [r7, #0]
 8002a88:	685a      	ldr	r2, [r3, #4]
 8002a8a:	683b      	ldr	r3, [r7, #0]
 8002a8c:	68db      	ldr	r3, [r3, #12]
 8002a8e:	f000 f96a 	bl	8002d66 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	689b      	ldr	r3, [r3, #8]
 8002a98:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002a9a:	68bb      	ldr	r3, [r7, #8]
 8002a9c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002aa0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	68ba      	ldr	r2, [r7, #8]
 8002aa8:	609a      	str	r2, [r3, #8]
      break;
 8002aaa:	e04f      	b.n	8002b4c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6818      	ldr	r0, [r3, #0]
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	6899      	ldr	r1, [r3, #8]
 8002ab4:	683b      	ldr	r3, [r7, #0]
 8002ab6:	685a      	ldr	r2, [r3, #4]
 8002ab8:	683b      	ldr	r3, [r7, #0]
 8002aba:	68db      	ldr	r3, [r3, #12]
 8002abc:	f000 f953 	bl	8002d66 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	689a      	ldr	r2, [r3, #8]
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002ace:	609a      	str	r2, [r3, #8]
      break;
 8002ad0:	e03c      	b.n	8002b4c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	6818      	ldr	r0, [r3, #0]
 8002ad6:	683b      	ldr	r3, [r7, #0]
 8002ad8:	6859      	ldr	r1, [r3, #4]
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	68db      	ldr	r3, [r3, #12]
 8002ade:	461a      	mov	r2, r3
 8002ae0:	f000 f8ca 	bl	8002c78 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	2150      	movs	r1, #80	; 0x50
 8002aea:	4618      	mov	r0, r3
 8002aec:	f000 f921 	bl	8002d32 <TIM_ITRx_SetConfig>
      break;
 8002af0:	e02c      	b.n	8002b4c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	6818      	ldr	r0, [r3, #0]
 8002af6:	683b      	ldr	r3, [r7, #0]
 8002af8:	6859      	ldr	r1, [r3, #4]
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	68db      	ldr	r3, [r3, #12]
 8002afe:	461a      	mov	r2, r3
 8002b00:	f000 f8e8 	bl	8002cd4 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	2160      	movs	r1, #96	; 0x60
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	f000 f911 	bl	8002d32 <TIM_ITRx_SetConfig>
      break;
 8002b10:	e01c      	b.n	8002b4c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6818      	ldr	r0, [r3, #0]
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	6859      	ldr	r1, [r3, #4]
 8002b1a:	683b      	ldr	r3, [r7, #0]
 8002b1c:	68db      	ldr	r3, [r3, #12]
 8002b1e:	461a      	mov	r2, r3
 8002b20:	f000 f8aa 	bl	8002c78 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	2140      	movs	r1, #64	; 0x40
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	f000 f901 	bl	8002d32 <TIM_ITRx_SetConfig>
      break;
 8002b30:	e00c      	b.n	8002b4c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681a      	ldr	r2, [r3, #0]
 8002b36:	683b      	ldr	r3, [r7, #0]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	4619      	mov	r1, r3
 8002b3c:	4610      	mov	r0, r2
 8002b3e:	f000 f8f8 	bl	8002d32 <TIM_ITRx_SetConfig>
      break;
 8002b42:	e003      	b.n	8002b4c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002b44:	2301      	movs	r3, #1
 8002b46:	73fb      	strb	r3, [r7, #15]
      break;
 8002b48:	e000      	b.n	8002b4c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002b4a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	2201      	movs	r2, #1
 8002b50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	2200      	movs	r2, #0
 8002b58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002b5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b5e:	4618      	mov	r0, r3
 8002b60:	3710      	adds	r7, #16
 8002b62:	46bd      	mov	sp, r7
 8002b64:	bd80      	pop	{r7, pc}

08002b66 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002b66:	b480      	push	{r7}
 8002b68:	b083      	sub	sp, #12
 8002b6a:	af00      	add	r7, sp, #0
 8002b6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002b6e:	bf00      	nop
 8002b70:	370c      	adds	r7, #12
 8002b72:	46bd      	mov	sp, r7
 8002b74:	bc80      	pop	{r7}
 8002b76:	4770      	bx	lr

08002b78 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002b78:	b480      	push	{r7}
 8002b7a:	b083      	sub	sp, #12
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002b80:	bf00      	nop
 8002b82:	370c      	adds	r7, #12
 8002b84:	46bd      	mov	sp, r7
 8002b86:	bc80      	pop	{r7}
 8002b88:	4770      	bx	lr

08002b8a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002b8a:	b480      	push	{r7}
 8002b8c:	b083      	sub	sp, #12
 8002b8e:	af00      	add	r7, sp, #0
 8002b90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002b92:	bf00      	nop
 8002b94:	370c      	adds	r7, #12
 8002b96:	46bd      	mov	sp, r7
 8002b98:	bc80      	pop	{r7}
 8002b9a:	4770      	bx	lr

08002b9c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002b9c:	b480      	push	{r7}
 8002b9e:	b083      	sub	sp, #12
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002ba4:	bf00      	nop
 8002ba6:	370c      	adds	r7, #12
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	bc80      	pop	{r7}
 8002bac:	4770      	bx	lr
	...

08002bb0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002bb0:	b480      	push	{r7}
 8002bb2:	b085      	sub	sp, #20
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
 8002bb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	4a2b      	ldr	r2, [pc, #172]	; (8002c70 <TIM_Base_SetConfig+0xc0>)
 8002bc4:	4293      	cmp	r3, r2
 8002bc6:	d007      	beq.n	8002bd8 <TIM_Base_SetConfig+0x28>
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002bce:	d003      	beq.n	8002bd8 <TIM_Base_SetConfig+0x28>
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	4a28      	ldr	r2, [pc, #160]	; (8002c74 <TIM_Base_SetConfig+0xc4>)
 8002bd4:	4293      	cmp	r3, r2
 8002bd6:	d108      	bne.n	8002bea <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002bde:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	685b      	ldr	r3, [r3, #4]
 8002be4:	68fa      	ldr	r2, [r7, #12]
 8002be6:	4313      	orrs	r3, r2
 8002be8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	4a20      	ldr	r2, [pc, #128]	; (8002c70 <TIM_Base_SetConfig+0xc0>)
 8002bee:	4293      	cmp	r3, r2
 8002bf0:	d007      	beq.n	8002c02 <TIM_Base_SetConfig+0x52>
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002bf8:	d003      	beq.n	8002c02 <TIM_Base_SetConfig+0x52>
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	4a1d      	ldr	r2, [pc, #116]	; (8002c74 <TIM_Base_SetConfig+0xc4>)
 8002bfe:	4293      	cmp	r3, r2
 8002c00:	d108      	bne.n	8002c14 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002c08:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	68db      	ldr	r3, [r3, #12]
 8002c0e:	68fa      	ldr	r2, [r7, #12]
 8002c10:	4313      	orrs	r3, r2
 8002c12:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002c1a:	683b      	ldr	r3, [r7, #0]
 8002c1c:	695b      	ldr	r3, [r3, #20]
 8002c1e:	4313      	orrs	r3, r2
 8002c20:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	68fa      	ldr	r2, [r7, #12]
 8002c26:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	689a      	ldr	r2, [r3, #8]
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	681a      	ldr	r2, [r3, #0]
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	4a0d      	ldr	r2, [pc, #52]	; (8002c70 <TIM_Base_SetConfig+0xc0>)
 8002c3c:	4293      	cmp	r3, r2
 8002c3e:	d103      	bne.n	8002c48 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	691a      	ldr	r2, [r3, #16]
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	2201      	movs	r2, #1
 8002c4c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	691b      	ldr	r3, [r3, #16]
 8002c52:	f003 0301 	and.w	r3, r3, #1
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d005      	beq.n	8002c66 <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	691b      	ldr	r3, [r3, #16]
 8002c5e:	f023 0201 	bic.w	r2, r3, #1
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	611a      	str	r2, [r3, #16]
  }
}
 8002c66:	bf00      	nop
 8002c68:	3714      	adds	r7, #20
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	bc80      	pop	{r7}
 8002c6e:	4770      	bx	lr
 8002c70:	40012c00 	.word	0x40012c00
 8002c74:	40000400 	.word	0x40000400

08002c78 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002c78:	b480      	push	{r7}
 8002c7a:	b087      	sub	sp, #28
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	60f8      	str	r0, [r7, #12]
 8002c80:	60b9      	str	r1, [r7, #8]
 8002c82:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	6a1b      	ldr	r3, [r3, #32]
 8002c88:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	6a1b      	ldr	r3, [r3, #32]
 8002c8e:	f023 0201 	bic.w	r2, r3, #1
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	699b      	ldr	r3, [r3, #24]
 8002c9a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002c9c:	693b      	ldr	r3, [r7, #16]
 8002c9e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002ca2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	011b      	lsls	r3, r3, #4
 8002ca8:	693a      	ldr	r2, [r7, #16]
 8002caa:	4313      	orrs	r3, r2
 8002cac:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002cae:	697b      	ldr	r3, [r7, #20]
 8002cb0:	f023 030a 	bic.w	r3, r3, #10
 8002cb4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002cb6:	697a      	ldr	r2, [r7, #20]
 8002cb8:	68bb      	ldr	r3, [r7, #8]
 8002cba:	4313      	orrs	r3, r2
 8002cbc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	693a      	ldr	r2, [r7, #16]
 8002cc2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	697a      	ldr	r2, [r7, #20]
 8002cc8:	621a      	str	r2, [r3, #32]
}
 8002cca:	bf00      	nop
 8002ccc:	371c      	adds	r7, #28
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	bc80      	pop	{r7}
 8002cd2:	4770      	bx	lr

08002cd4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002cd4:	b480      	push	{r7}
 8002cd6:	b087      	sub	sp, #28
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	60f8      	str	r0, [r7, #12]
 8002cdc:	60b9      	str	r1, [r7, #8]
 8002cde:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	6a1b      	ldr	r3, [r3, #32]
 8002ce4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	6a1b      	ldr	r3, [r3, #32]
 8002cea:	f023 0210 	bic.w	r2, r3, #16
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	699b      	ldr	r3, [r3, #24]
 8002cf6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002cf8:	693b      	ldr	r3, [r7, #16]
 8002cfa:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002cfe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	031b      	lsls	r3, r3, #12
 8002d04:	693a      	ldr	r2, [r7, #16]
 8002d06:	4313      	orrs	r3, r2
 8002d08:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002d0a:	697b      	ldr	r3, [r7, #20]
 8002d0c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002d10:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002d12:	68bb      	ldr	r3, [r7, #8]
 8002d14:	011b      	lsls	r3, r3, #4
 8002d16:	697a      	ldr	r2, [r7, #20]
 8002d18:	4313      	orrs	r3, r2
 8002d1a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	693a      	ldr	r2, [r7, #16]
 8002d20:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	697a      	ldr	r2, [r7, #20]
 8002d26:	621a      	str	r2, [r3, #32]
}
 8002d28:	bf00      	nop
 8002d2a:	371c      	adds	r7, #28
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	bc80      	pop	{r7}
 8002d30:	4770      	bx	lr

08002d32 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002d32:	b480      	push	{r7}
 8002d34:	b085      	sub	sp, #20
 8002d36:	af00      	add	r7, sp, #0
 8002d38:	6078      	str	r0, [r7, #4]
 8002d3a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	689b      	ldr	r3, [r3, #8]
 8002d40:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002d48:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002d4a:	683a      	ldr	r2, [r7, #0]
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	4313      	orrs	r3, r2
 8002d50:	f043 0307 	orr.w	r3, r3, #7
 8002d54:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	68fa      	ldr	r2, [r7, #12]
 8002d5a:	609a      	str	r2, [r3, #8]
}
 8002d5c:	bf00      	nop
 8002d5e:	3714      	adds	r7, #20
 8002d60:	46bd      	mov	sp, r7
 8002d62:	bc80      	pop	{r7}
 8002d64:	4770      	bx	lr

08002d66 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002d66:	b480      	push	{r7}
 8002d68:	b087      	sub	sp, #28
 8002d6a:	af00      	add	r7, sp, #0
 8002d6c:	60f8      	str	r0, [r7, #12]
 8002d6e:	60b9      	str	r1, [r7, #8]
 8002d70:	607a      	str	r2, [r7, #4]
 8002d72:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	689b      	ldr	r3, [r3, #8]
 8002d78:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002d7a:	697b      	ldr	r3, [r7, #20]
 8002d7c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002d80:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002d82:	683b      	ldr	r3, [r7, #0]
 8002d84:	021a      	lsls	r2, r3, #8
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	431a      	orrs	r2, r3
 8002d8a:	68bb      	ldr	r3, [r7, #8]
 8002d8c:	4313      	orrs	r3, r2
 8002d8e:	697a      	ldr	r2, [r7, #20]
 8002d90:	4313      	orrs	r3, r2
 8002d92:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	697a      	ldr	r2, [r7, #20]
 8002d98:	609a      	str	r2, [r3, #8]
}
 8002d9a:	bf00      	nop
 8002d9c:	371c      	adds	r7, #28
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	bc80      	pop	{r7}
 8002da2:	4770      	bx	lr

08002da4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002da4:	b480      	push	{r7}
 8002da6:	b085      	sub	sp, #20
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
 8002dac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002db4:	2b01      	cmp	r3, #1
 8002db6:	d101      	bne.n	8002dbc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002db8:	2302      	movs	r3, #2
 8002dba:	e041      	b.n	8002e40 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	2201      	movs	r2, #1
 8002dc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	2202      	movs	r2, #2
 8002dc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	685b      	ldr	r3, [r3, #4]
 8002dd2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	689b      	ldr	r3, [r3, #8]
 8002dda:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002de2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	68fa      	ldr	r2, [r7, #12]
 8002dea:	4313      	orrs	r3, r2
 8002dec:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	68fa      	ldr	r2, [r7, #12]
 8002df4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	4a14      	ldr	r2, [pc, #80]	; (8002e4c <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002dfc:	4293      	cmp	r3, r2
 8002dfe:	d009      	beq.n	8002e14 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e08:	d004      	beq.n	8002e14 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	4a10      	ldr	r2, [pc, #64]	; (8002e50 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002e10:	4293      	cmp	r3, r2
 8002e12:	d10c      	bne.n	8002e2e <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002e14:	68bb      	ldr	r3, [r7, #8]
 8002e16:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002e1a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	68ba      	ldr	r2, [r7, #8]
 8002e22:	4313      	orrs	r3, r2
 8002e24:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	68ba      	ldr	r2, [r7, #8]
 8002e2c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	2201      	movs	r2, #1
 8002e32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	2200      	movs	r2, #0
 8002e3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002e3e:	2300      	movs	r3, #0
}
 8002e40:	4618      	mov	r0, r3
 8002e42:	3714      	adds	r7, #20
 8002e44:	46bd      	mov	sp, r7
 8002e46:	bc80      	pop	{r7}
 8002e48:	4770      	bx	lr
 8002e4a:	bf00      	nop
 8002e4c:	40012c00 	.word	0x40012c00
 8002e50:	40000400 	.word	0x40000400

08002e54 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002e54:	b480      	push	{r7}
 8002e56:	b083      	sub	sp, #12
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002e5c:	bf00      	nop
 8002e5e:	370c      	adds	r7, #12
 8002e60:	46bd      	mov	sp, r7
 8002e62:	bc80      	pop	{r7}
 8002e64:	4770      	bx	lr

08002e66 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002e66:	b480      	push	{r7}
 8002e68:	b083      	sub	sp, #12
 8002e6a:	af00      	add	r7, sp, #0
 8002e6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002e6e:	bf00      	nop
 8002e70:	370c      	adds	r7, #12
 8002e72:	46bd      	mov	sp, r7
 8002e74:	bc80      	pop	{r7}
 8002e76:	4770      	bx	lr

08002e78 <__libc_init_array>:
 8002e78:	b570      	push	{r4, r5, r6, lr}
 8002e7a:	2600      	movs	r6, #0
 8002e7c:	4d0c      	ldr	r5, [pc, #48]	; (8002eb0 <__libc_init_array+0x38>)
 8002e7e:	4c0d      	ldr	r4, [pc, #52]	; (8002eb4 <__libc_init_array+0x3c>)
 8002e80:	1b64      	subs	r4, r4, r5
 8002e82:	10a4      	asrs	r4, r4, #2
 8002e84:	42a6      	cmp	r6, r4
 8002e86:	d109      	bne.n	8002e9c <__libc_init_array+0x24>
 8002e88:	f000 f822 	bl	8002ed0 <_init>
 8002e8c:	2600      	movs	r6, #0
 8002e8e:	4d0a      	ldr	r5, [pc, #40]	; (8002eb8 <__libc_init_array+0x40>)
 8002e90:	4c0a      	ldr	r4, [pc, #40]	; (8002ebc <__libc_init_array+0x44>)
 8002e92:	1b64      	subs	r4, r4, r5
 8002e94:	10a4      	asrs	r4, r4, #2
 8002e96:	42a6      	cmp	r6, r4
 8002e98:	d105      	bne.n	8002ea6 <__libc_init_array+0x2e>
 8002e9a:	bd70      	pop	{r4, r5, r6, pc}
 8002e9c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ea0:	4798      	blx	r3
 8002ea2:	3601      	adds	r6, #1
 8002ea4:	e7ee      	b.n	8002e84 <__libc_init_array+0xc>
 8002ea6:	f855 3b04 	ldr.w	r3, [r5], #4
 8002eaa:	4798      	blx	r3
 8002eac:	3601      	adds	r6, #1
 8002eae:	e7f2      	b.n	8002e96 <__libc_init_array+0x1e>
 8002eb0:	08002f0c 	.word	0x08002f0c
 8002eb4:	08002f0c 	.word	0x08002f0c
 8002eb8:	08002f0c 	.word	0x08002f0c
 8002ebc:	08002f10 	.word	0x08002f10

08002ec0 <memset>:
 8002ec0:	4603      	mov	r3, r0
 8002ec2:	4402      	add	r2, r0
 8002ec4:	4293      	cmp	r3, r2
 8002ec6:	d100      	bne.n	8002eca <memset+0xa>
 8002ec8:	4770      	bx	lr
 8002eca:	f803 1b01 	strb.w	r1, [r3], #1
 8002ece:	e7f9      	b.n	8002ec4 <memset+0x4>

08002ed0 <_init>:
 8002ed0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ed2:	bf00      	nop
 8002ed4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002ed6:	bc08      	pop	{r3}
 8002ed8:	469e      	mov	lr, r3
 8002eda:	4770      	bx	lr

08002edc <_fini>:
 8002edc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ede:	bf00      	nop
 8002ee0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002ee2:	bc08      	pop	{r3}
 8002ee4:	469e      	mov	lr, r3
 8002ee6:	4770      	bx	lr
