// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.1
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dct_HH_
#define _dct_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dct_dct_2d.h"
#include "dct_dct_2d_row_outbuf.h"

namespace ap_rtl {

struct dct : public sc_module {
    // Port declarations 13
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<6> > input_r_address0;
    sc_out< sc_logic > input_r_ce0;
    sc_in< sc_lv<16> > input_r_q0;
    sc_out< sc_lv<6> > output_r_address0;
    sc_out< sc_logic > output_r_ce0;
    sc_out< sc_logic > output_r_we0;
    sc_out< sc_lv<16> > output_r_d0;


    // Module declarations
    dct(sc_module_name name);
    SC_HAS_PROCESS(dct);

    ~dct();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    dct_dct_2d_row_outbuf* buf_2d_in_U;
    dct_dct_2d_row_outbuf* buf_2d_out_U;
    dct_dct_2d* grp_dct_dct_2d_fu_186;
    sc_signal< sc_lv<6> > ap_CS_fsm;
    sc_signal< sc_logic > ap_sig_cseq_ST_st1_fsm_0;
    sc_signal< bool > ap_sig_21;
    sc_signal< sc_lv<7> > indvar_flatten_reg_120;
    sc_signal< sc_lv<4> > r_i_reg_131;
    sc_signal< sc_lv<4> > c_i_reg_142;
    sc_signal< sc_lv<7> > indvar_flatten2_reg_153;
    sc_signal< sc_lv<4> > r_i2_reg_164;
    sc_signal< sc_lv<4> > c_i6_reg_175;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_194_p2;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_391;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg0_fsm_1;
    sc_signal< bool > ap_sig_60;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it0;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it1;
    sc_signal< sc_lv<7> > indvar_flatten_next_fu_200_p2;
    sc_signal< sc_lv<4> > c_i_mid2_fu_218_p3;
    sc_signal< sc_lv<4> > c_i_mid2_reg_400;
    sc_signal< sc_lv<4> > tmp_i_mid2_v_v_fu_226_p3;
    sc_signal< sc_lv<4> > tmp_i_mid2_v_v_reg_405;
    sc_signal< sc_lv<4> > c_fu_261_p2;
    sc_signal< sc_lv<1> > exitcond_flatten2_fu_292_p2;
    sc_signal< sc_lv<1> > exitcond_flatten2_reg_421;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp1_stg0_fsm_4;
    sc_signal< bool > ap_sig_88;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it0;
    sc_signal< sc_logic > ap_reg_ppiten_pp1_it1;
    sc_signal< sc_lv<7> > indvar_flatten_next2_fu_298_p2;
    sc_signal< sc_lv<4> > tmp_i4_mid2_v_fu_324_p3;
    sc_signal< sc_lv<4> > tmp_i4_mid2_v_reg_430;
    sc_signal< sc_lv<6> > tmp_4_i_fu_375_p2;
    sc_signal< sc_lv<6> > tmp_4_i_reg_440;
    sc_signal< sc_lv<4> > c_1_fu_381_p2;
    sc_signal< sc_logic > ap_sig_cseq_ST_st5_fsm_3;
    sc_signal< bool > ap_sig_119;
    sc_signal< sc_logic > grp_dct_dct_2d_fu_186_ap_done;
    sc_signal< sc_lv<6> > buf_2d_in_address0;
    sc_signal< sc_logic > buf_2d_in_ce0;
    sc_signal< sc_logic > buf_2d_in_we0;
    sc_signal< sc_lv<16> > buf_2d_in_q0;
    sc_signal< sc_lv<6> > buf_2d_out_address0;
    sc_signal< sc_logic > buf_2d_out_ce0;
    sc_signal< sc_logic > buf_2d_out_we0;
    sc_signal< sc_lv<16> > buf_2d_out_q0;
    sc_signal< sc_logic > grp_dct_dct_2d_fu_186_ap_start;
    sc_signal< sc_logic > grp_dct_dct_2d_fu_186_ap_idle;
    sc_signal< sc_logic > grp_dct_dct_2d_fu_186_ap_ready;
    sc_signal< sc_lv<6> > grp_dct_dct_2d_fu_186_in_block_address0;
    sc_signal< sc_logic > grp_dct_dct_2d_fu_186_in_block_ce0;
    sc_signal< sc_lv<6> > grp_dct_dct_2d_fu_186_out_block_address0;
    sc_signal< sc_logic > grp_dct_dct_2d_fu_186_out_block_ce0;
    sc_signal< sc_logic > grp_dct_dct_2d_fu_186_out_block_we0;
    sc_signal< sc_lv<16> > grp_dct_dct_2d_fu_186_out_block_d0;
    sc_signal< sc_lv<4> > r_i_phi_fu_135_p4;
    sc_signal< sc_lv<4> > r_i2_phi_fu_168_p4;
    sc_signal< sc_logic > ap_reg_grp_dct_dct_2d_fu_186_ap_start;
    sc_signal< sc_logic > ap_sig_cseq_ST_st4_fsm_2;
    sc_signal< bool > ap_sig_180;
    sc_signal< sc_lv<64> > tmp_i_fu_256_p1;
    sc_signal< sc_lv<64> > tmp_28_cast_fu_287_p1;
    sc_signal< sc_lv<64> > tmp_32_cast_fu_370_p1;
    sc_signal< sc_lv<64> > tmp_5_i_fu_387_p1;
    sc_signal< sc_lv<1> > exitcond_i_fu_212_p2;
    sc_signal< sc_lv<4> > r_fu_206_p2;
    sc_signal< sc_lv<3> > tmp_fu_234_p1;
    sc_signal< sc_lv<6> > c_i_cast6_fu_246_p1;
    sc_signal< sc_lv<6> > tmp_i_mid2_fu_238_p3;
    sc_signal< sc_lv<6> > tmp_9_i_fu_250_p2;
    sc_signal< sc_lv<7> > tmp_s_fu_267_p3;
    sc_signal< sc_lv<8> > tmp_27_cast_fu_274_p1;
    sc_signal< sc_lv<8> > tmp_1_i_cast_fu_278_p1;
    sc_signal< sc_lv<8> > tmp_13_fu_281_p2;
    sc_signal< sc_lv<1> > exitcond_i1_fu_310_p2;
    sc_signal< sc_lv<4> > r_1_fu_304_p2;
    sc_signal< sc_lv<7> > tmp_14_fu_332_p3;
    sc_signal< sc_lv<3> > tmp_4_fu_344_p1;
    sc_signal< sc_lv<4> > c_i6_mid2_fu_316_p3;
    sc_signal< sc_lv<8> > tmp_30_cast_fu_340_p1;
    sc_signal< sc_lv<8> > tmp_3_i_cast_fu_360_p1;
    sc_signal< sc_lv<8> > tmp_15_fu_364_p2;
    sc_signal< sc_lv<6> > c_i6_cast2_fu_356_p1;
    sc_signal< sc_lv<6> > tmp_1_i5_mid2_fu_348_p3;
    sc_signal< sc_logic > ap_sig_cseq_ST_st8_fsm_5;
    sc_signal< bool > ap_sig_322;
    sc_signal< sc_lv<6> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<6> ap_ST_st1_fsm_0;
    static const sc_lv<6> ap_ST_pp0_stg0_fsm_1;
    static const sc_lv<6> ap_ST_st4_fsm_2;
    static const sc_lv<6> ap_ST_st5_fsm_3;
    static const sc_lv<6> ap_ST_pp1_stg0_fsm_4;
    static const sc_lv<6> ap_ST_st8_fsm_5;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<7> ap_const_lv7_40;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_5;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sig_119();
    void thread_ap_sig_180();
    void thread_ap_sig_21();
    void thread_ap_sig_322();
    void thread_ap_sig_60();
    void thread_ap_sig_88();
    void thread_ap_sig_cseq_ST_pp0_stg0_fsm_1();
    void thread_ap_sig_cseq_ST_pp1_stg0_fsm_4();
    void thread_ap_sig_cseq_ST_st1_fsm_0();
    void thread_ap_sig_cseq_ST_st4_fsm_2();
    void thread_ap_sig_cseq_ST_st5_fsm_3();
    void thread_ap_sig_cseq_ST_st8_fsm_5();
    void thread_buf_2d_in_address0();
    void thread_buf_2d_in_ce0();
    void thread_buf_2d_in_we0();
    void thread_buf_2d_out_address0();
    void thread_buf_2d_out_ce0();
    void thread_buf_2d_out_we0();
    void thread_c_1_fu_381_p2();
    void thread_c_fu_261_p2();
    void thread_c_i6_cast2_fu_356_p1();
    void thread_c_i6_mid2_fu_316_p3();
    void thread_c_i_cast6_fu_246_p1();
    void thread_c_i_mid2_fu_218_p3();
    void thread_exitcond_flatten2_fu_292_p2();
    void thread_exitcond_flatten_fu_194_p2();
    void thread_exitcond_i1_fu_310_p2();
    void thread_exitcond_i_fu_212_p2();
    void thread_grp_dct_dct_2d_fu_186_ap_start();
    void thread_indvar_flatten_next2_fu_298_p2();
    void thread_indvar_flatten_next_fu_200_p2();
    void thread_input_r_address0();
    void thread_input_r_ce0();
    void thread_output_r_address0();
    void thread_output_r_ce0();
    void thread_output_r_d0();
    void thread_output_r_we0();
    void thread_r_1_fu_304_p2();
    void thread_r_fu_206_p2();
    void thread_r_i2_phi_fu_168_p4();
    void thread_r_i_phi_fu_135_p4();
    void thread_tmp_13_fu_281_p2();
    void thread_tmp_14_fu_332_p3();
    void thread_tmp_15_fu_364_p2();
    void thread_tmp_1_i5_mid2_fu_348_p3();
    void thread_tmp_1_i_cast_fu_278_p1();
    void thread_tmp_27_cast_fu_274_p1();
    void thread_tmp_28_cast_fu_287_p1();
    void thread_tmp_30_cast_fu_340_p1();
    void thread_tmp_32_cast_fu_370_p1();
    void thread_tmp_3_i_cast_fu_360_p1();
    void thread_tmp_4_fu_344_p1();
    void thread_tmp_4_i_fu_375_p2();
    void thread_tmp_5_i_fu_387_p1();
    void thread_tmp_9_i_fu_250_p2();
    void thread_tmp_fu_234_p1();
    void thread_tmp_i4_mid2_v_fu_324_p3();
    void thread_tmp_i_fu_256_p1();
    void thread_tmp_i_mid2_fu_238_p3();
    void thread_tmp_i_mid2_v_v_fu_226_p3();
    void thread_tmp_s_fu_267_p3();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
