<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">, 13947, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll,    861, user unroll pragmas are applied</column>
            <column name="">(2) simplification,    632, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,    600, user inline pragmas are applied</column>
            <column name="">(4) simplification,    239, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition,    239, user array partition pragmas are applied</column>
            <column name="">(2) simplification,    239, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,    239, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,    239, apply array reshape pragmas</column>
            <column name="">(5) access patterns,    243, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,    243, loop and instruction simplification</column>
            <column name="">(2) parallelization,    240, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,    239, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,    239, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,    244, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations,    251, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="dFFT" col1="posit_lib.cpp:1325" col2="13947" col3="239" col4="243" col5="239" col6="251">
                    <row id="6" col0="dAccumulateFC" col1="posit_lib.cpp:1212" col2="13922" col3="" col4="" col5="" col6="">
                        <row id="11" col0="dEuler" col1="posit_lib.cpp:1173" col2="13877" col3="" col4="" col5="" col6="">
                            <row id="9" col0="dTailorCos" col1="posit_lib.cpp:822" col2="6943" col3="" col4="" col5="" col6="">
                                <row id="3" col0="dReduceAngle" col1="posit_lib.cpp:798" col2="6922" col3="" col4="" col5="" col6="">
                                    <row id="1" col0="fmod" col1="fmoddouble.cpp:6" col2="6895" col3="" col4="" col5="" col6="">
                                        <row id="8" col0="generic_fmod&lt;double&gt;" col1="hls_fmod_rem_quo.h:225" col2="6893" col3="" col4="" col5="" col6="">
                                            <row id="7" col0="fp_struct" col1="x_hls_utils.h:456" col2="638" col2_disp="  638 (2 calls)" col3="" col4="" col5="" col6=""/>
                                            <row id="4" col0="fp_struct" col1="x_hls_utils.h:454" col2="4" col3="" col4="" col5="" col6=""/>
                                            <row id="13" col0="to_ieee" col1="x_hls_utils.h:509" col2="1818" col2_disp="1,818 (6 calls)" col3="" col4="" col5="" col6="">
                                                <row id="10" col0="to_double" col1="x_hls_utils.h:494" col2="1806" col2_disp="1,806 (6 calls)" col3="" col4="" col5="" col6="">
                                                    <row id="12" col0="data" col1="x_hls_utils.h:475" col2="1674" col2_disp="1,674 (6 calls)" col3="" col4="" col5="" col6=""/>
                                                </row>
                                            </row>
                                        </row>
                                    </row>
                                </row>
                            </row>
                            <row id="5" col0="dTailorSin" col1="posit_lib.cpp:1023" col2="6929" col3="" col4="" col5="" col6="">
                                <row id="2" col0="dNAngle" col1="posit_lib.cpp:1006" col2="6919" col3="" col4="" col5="" col6="">
                                    <row id="1" col0="fmod" col1="fmoddouble.cpp:6" col2="6895" col3="" col4="" col5="" col6="">
                                        <row id="8" col0="generic_fmod&lt;double&gt;" col1="hls_fmod_rem_quo.h:225" col2="6893" col3="" col4="" col5="" col6="">
                                            <row id="7" col0="fp_struct" col1="x_hls_utils.h:456" col2="638" col2_disp="  638 (2 calls)" col3="" col4="" col5="" col6=""/>
                                            <row id="4" col0="fp_struct" col1="x_hls_utils.h:454" col2="4" col3="" col4="" col5="" col6=""/>
                                            <row id="13" col0="to_ieee" col1="x_hls_utils.h:509" col2="1818" col2_disp="1,818 (6 calls)" col3="" col4="" col5="" col6="">
                                                <row id="10" col0="to_double" col1="x_hls_utils.h:494" col2="1806" col2_disp="1,806 (6 calls)" col3="" col4="" col5="" col6="">
                                                    <row id="12" col0="data" col1="x_hls_utils.h:475" col2="1674" col2_disp="1,674 (6 calls)" col3="" col4="" col5="" col6=""/>
                                                </row>
                                            </row>
                                        </row>
                                    </row>
                                </row>
                            </row>
                        </row>
                    </row>
                    <row id="8" col0="generic_fmod&lt;double&gt;" col1="hls_fmod_rem_quo.h:225" col2="" col3="146" col4="147" col5="146" col6="149"/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

