// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="test_test,hls_ip_2023_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu9eg-ffvb1156-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=83,HLS_SYN_TPT=none,HLS_SYN_MEM=8,HLS_SYN_DSP=0,HLS_SYN_FF=8680,HLS_SYN_LUT=15224,HLS_VERSION=2023_1_1}" *)

module test (
        ap_clk,
        ap_rst_n,
        m_axi_mem_AWVALID,
        m_axi_mem_AWREADY,
        m_axi_mem_AWADDR,
        m_axi_mem_AWID,
        m_axi_mem_AWLEN,
        m_axi_mem_AWSIZE,
        m_axi_mem_AWBURST,
        m_axi_mem_AWLOCK,
        m_axi_mem_AWCACHE,
        m_axi_mem_AWPROT,
        m_axi_mem_AWQOS,
        m_axi_mem_AWREGION,
        m_axi_mem_AWUSER,
        m_axi_mem_WVALID,
        m_axi_mem_WREADY,
        m_axi_mem_WDATA,
        m_axi_mem_WSTRB,
        m_axi_mem_WLAST,
        m_axi_mem_WID,
        m_axi_mem_WUSER,
        m_axi_mem_ARVALID,
        m_axi_mem_ARREADY,
        m_axi_mem_ARADDR,
        m_axi_mem_ARID,
        m_axi_mem_ARLEN,
        m_axi_mem_ARSIZE,
        m_axi_mem_ARBURST,
        m_axi_mem_ARLOCK,
        m_axi_mem_ARCACHE,
        m_axi_mem_ARPROT,
        m_axi_mem_ARQOS,
        m_axi_mem_ARREGION,
        m_axi_mem_ARUSER,
        m_axi_mem_RVALID,
        m_axi_mem_RREADY,
        m_axi_mem_RDATA,
        m_axi_mem_RLAST,
        m_axi_mem_RID,
        m_axi_mem_RUSER,
        m_axi_mem_RRESP,
        m_axi_mem_BVALID,
        m_axi_mem_BREADY,
        m_axi_mem_BRESP,
        m_axi_mem_BID,
        m_axi_mem_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 34'd1;
parameter    ap_ST_fsm_state2 = 34'd2;
parameter    ap_ST_fsm_state3 = 34'd4;
parameter    ap_ST_fsm_state4 = 34'd8;
parameter    ap_ST_fsm_state5 = 34'd16;
parameter    ap_ST_fsm_state6 = 34'd32;
parameter    ap_ST_fsm_state7 = 34'd64;
parameter    ap_ST_fsm_state8 = 34'd128;
parameter    ap_ST_fsm_state9 = 34'd256;
parameter    ap_ST_fsm_state10 = 34'd512;
parameter    ap_ST_fsm_state11 = 34'd1024;
parameter    ap_ST_fsm_state12 = 34'd2048;
parameter    ap_ST_fsm_state13 = 34'd4096;
parameter    ap_ST_fsm_state14 = 34'd8192;
parameter    ap_ST_fsm_state15 = 34'd16384;
parameter    ap_ST_fsm_state16 = 34'd32768;
parameter    ap_ST_fsm_state17 = 34'd65536;
parameter    ap_ST_fsm_state18 = 34'd131072;
parameter    ap_ST_fsm_state19 = 34'd262144;
parameter    ap_ST_fsm_state20 = 34'd524288;
parameter    ap_ST_fsm_state21 = 34'd1048576;
parameter    ap_ST_fsm_state22 = 34'd2097152;
parameter    ap_ST_fsm_state23 = 34'd4194304;
parameter    ap_ST_fsm_state24 = 34'd8388608;
parameter    ap_ST_fsm_state25 = 34'd16777216;
parameter    ap_ST_fsm_state26 = 34'd33554432;
parameter    ap_ST_fsm_state27 = 34'd67108864;
parameter    ap_ST_fsm_state28 = 34'd134217728;
parameter    ap_ST_fsm_state29 = 34'd268435456;
parameter    ap_ST_fsm_state30 = 34'd536870912;
parameter    ap_ST_fsm_state31 = 34'd1073741824;
parameter    ap_ST_fsm_state32 = 34'd2147483648;
parameter    ap_ST_fsm_state33 = 34'd4294967296;
parameter    ap_ST_fsm_state34 = 34'd8589934592;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_MEM_ID_WIDTH = 1;
parameter    C_M_AXI_MEM_ADDR_WIDTH = 64;
parameter    C_M_AXI_MEM_DATA_WIDTH = 64;
parameter    C_M_AXI_MEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_USER_VALUE = 0;
parameter    C_M_AXI_MEM_PROT_VALUE = 0;
parameter    C_M_AXI_MEM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_MEM_WSTRB_WIDTH = (64 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_mem_AWVALID;
input   m_axi_mem_AWREADY;
output  [C_M_AXI_MEM_ADDR_WIDTH - 1:0] m_axi_mem_AWADDR;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_AWID;
output  [7:0] m_axi_mem_AWLEN;
output  [2:0] m_axi_mem_AWSIZE;
output  [1:0] m_axi_mem_AWBURST;
output  [1:0] m_axi_mem_AWLOCK;
output  [3:0] m_axi_mem_AWCACHE;
output  [2:0] m_axi_mem_AWPROT;
output  [3:0] m_axi_mem_AWQOS;
output  [3:0] m_axi_mem_AWREGION;
output  [C_M_AXI_MEM_AWUSER_WIDTH - 1:0] m_axi_mem_AWUSER;
output   m_axi_mem_WVALID;
input   m_axi_mem_WREADY;
output  [C_M_AXI_MEM_DATA_WIDTH - 1:0] m_axi_mem_WDATA;
output  [C_M_AXI_MEM_WSTRB_WIDTH - 1:0] m_axi_mem_WSTRB;
output   m_axi_mem_WLAST;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_WID;
output  [C_M_AXI_MEM_WUSER_WIDTH - 1:0] m_axi_mem_WUSER;
output   m_axi_mem_ARVALID;
input   m_axi_mem_ARREADY;
output  [C_M_AXI_MEM_ADDR_WIDTH - 1:0] m_axi_mem_ARADDR;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_ARID;
output  [7:0] m_axi_mem_ARLEN;
output  [2:0] m_axi_mem_ARSIZE;
output  [1:0] m_axi_mem_ARBURST;
output  [1:0] m_axi_mem_ARLOCK;
output  [3:0] m_axi_mem_ARCACHE;
output  [2:0] m_axi_mem_ARPROT;
output  [3:0] m_axi_mem_ARQOS;
output  [3:0] m_axi_mem_ARREGION;
output  [C_M_AXI_MEM_ARUSER_WIDTH - 1:0] m_axi_mem_ARUSER;
input   m_axi_mem_RVALID;
output   m_axi_mem_RREADY;
input  [C_M_AXI_MEM_DATA_WIDTH - 1:0] m_axi_mem_RDATA;
input   m_axi_mem_RLAST;
input  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_RID;
input  [C_M_AXI_MEM_RUSER_WIDTH - 1:0] m_axi_mem_RUSER;
input  [1:0] m_axi_mem_RRESP;
input   m_axi_mem_BVALID;
output   m_axi_mem_BREADY;
input  [1:0] m_axi_mem_BRESP;
input  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_BID;
input  [C_M_AXI_MEM_BUSER_WIDTH - 1:0] m_axi_mem_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [33:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] out1;
wire   [63:0] arg1;
wire   [63:0] arg2;
reg    mem_blk_n_AR;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state12;
reg    mem_blk_n_AW;
wire    ap_CS_fsm_state27;
reg    mem_blk_n_B;
wire    ap_CS_fsm_state34;
reg   [60:0] trunc_ln22_1_reg_1256;
reg   [60:0] trunc_ln29_1_reg_1262;
reg   [60:0] trunc_ln91_1_reg_1268;
wire   [62:0] empty_32_fu_500_p1;
reg   [62:0] empty_32_reg_1332;
wire    ap_CS_fsm_state22;
wire   [62:0] empty_33_fu_505_p1;
reg   [62:0] empty_33_reg_1337;
wire   [62:0] empty_34_fu_510_p1;
reg   [62:0] empty_34_reg_1342;
wire   [62:0] empty_35_fu_515_p1;
reg   [62:0] empty_35_reg_1347;
wire   [62:0] empty_36_fu_520_p1;
reg   [62:0] empty_36_reg_1352;
wire   [62:0] empty_37_fu_525_p1;
reg   [62:0] empty_37_reg_1357;
wire   [62:0] empty_38_fu_530_p1;
reg   [62:0] empty_38_reg_1362;
wire   [62:0] empty_39_fu_535_p1;
reg   [62:0] empty_39_reg_1367;
wire   [63:0] empty_40_fu_540_p2;
reg   [63:0] empty_40_reg_1372;
wire   [57:0] trunc_ln79_fu_596_p1;
reg   [57:0] trunc_ln79_reg_1407;
wire    ap_CS_fsm_state26;
reg   [69:0] trunc_ln79_4_reg_1413;
wire   [57:0] add_ln80_1_fu_664_p2;
reg   [57:0] add_ln80_1_reg_1418;
wire   [57:0] add_ln81_1_fu_684_p2;
reg   [57:0] add_ln81_1_reg_1424;
reg   [57:0] trunc_ln82_1_reg_1429;
reg   [69:0] trunc_ln79_8_reg_1434;
wire   [57:0] out1_w_3_fu_795_p2;
reg   [57:0] out1_w_3_reg_1439;
wire   [57:0] out1_w_4_fu_814_p2;
reg   [57:0] out1_w_4_reg_1444;
wire   [57:0] out1_w_5_fu_834_p2;
reg   [57:0] out1_w_5_reg_1449;
wire   [57:0] out1_w_6_fu_854_p2;
reg   [57:0] out1_w_6_reg_1454;
reg   [57:0] trunc_ln86_1_reg_1459;
wire   [57:0] out1_w_fu_925_p2;
reg   [57:0] out1_w_reg_1469;
wire    ap_CS_fsm_state28;
wire   [57:0] out1_w_1_fu_972_p2;
reg   [57:0] out1_w_1_reg_1474;
wire   [58:0] out1_w_2_fu_1008_p2;
reg   [58:0] out1_w_2_reg_1479;
wire   [57:0] out1_w_7_fu_1019_p2;
reg   [57:0] out1_w_7_reg_1484;
wire   [56:0] out1_w_8_fu_1039_p2;
reg   [56:0] out1_w_8_reg_1489;
wire    grp_test_Pipeline_ARRAY_1_READ_fu_278_ap_start;
wire    grp_test_Pipeline_ARRAY_1_READ_fu_278_ap_done;
wire    grp_test_Pipeline_ARRAY_1_READ_fu_278_ap_idle;
wire    grp_test_Pipeline_ARRAY_1_READ_fu_278_ap_ready;
wire    grp_test_Pipeline_ARRAY_1_READ_fu_278_m_axi_mem_AWVALID;
wire   [63:0] grp_test_Pipeline_ARRAY_1_READ_fu_278_m_axi_mem_AWADDR;
wire   [0:0] grp_test_Pipeline_ARRAY_1_READ_fu_278_m_axi_mem_AWID;
wire   [31:0] grp_test_Pipeline_ARRAY_1_READ_fu_278_m_axi_mem_AWLEN;
wire   [2:0] grp_test_Pipeline_ARRAY_1_READ_fu_278_m_axi_mem_AWSIZE;
wire   [1:0] grp_test_Pipeline_ARRAY_1_READ_fu_278_m_axi_mem_AWBURST;
wire   [1:0] grp_test_Pipeline_ARRAY_1_READ_fu_278_m_axi_mem_AWLOCK;
wire   [3:0] grp_test_Pipeline_ARRAY_1_READ_fu_278_m_axi_mem_AWCACHE;
wire   [2:0] grp_test_Pipeline_ARRAY_1_READ_fu_278_m_axi_mem_AWPROT;
wire   [3:0] grp_test_Pipeline_ARRAY_1_READ_fu_278_m_axi_mem_AWQOS;
wire   [3:0] grp_test_Pipeline_ARRAY_1_READ_fu_278_m_axi_mem_AWREGION;
wire   [0:0] grp_test_Pipeline_ARRAY_1_READ_fu_278_m_axi_mem_AWUSER;
wire    grp_test_Pipeline_ARRAY_1_READ_fu_278_m_axi_mem_WVALID;
wire   [63:0] grp_test_Pipeline_ARRAY_1_READ_fu_278_m_axi_mem_WDATA;
wire   [7:0] grp_test_Pipeline_ARRAY_1_READ_fu_278_m_axi_mem_WSTRB;
wire    grp_test_Pipeline_ARRAY_1_READ_fu_278_m_axi_mem_WLAST;
wire   [0:0] grp_test_Pipeline_ARRAY_1_READ_fu_278_m_axi_mem_WID;
wire   [0:0] grp_test_Pipeline_ARRAY_1_READ_fu_278_m_axi_mem_WUSER;
wire    grp_test_Pipeline_ARRAY_1_READ_fu_278_m_axi_mem_ARVALID;
wire   [63:0] grp_test_Pipeline_ARRAY_1_READ_fu_278_m_axi_mem_ARADDR;
wire   [0:0] grp_test_Pipeline_ARRAY_1_READ_fu_278_m_axi_mem_ARID;
wire   [31:0] grp_test_Pipeline_ARRAY_1_READ_fu_278_m_axi_mem_ARLEN;
wire   [2:0] grp_test_Pipeline_ARRAY_1_READ_fu_278_m_axi_mem_ARSIZE;
wire   [1:0] grp_test_Pipeline_ARRAY_1_READ_fu_278_m_axi_mem_ARBURST;
wire   [1:0] grp_test_Pipeline_ARRAY_1_READ_fu_278_m_axi_mem_ARLOCK;
wire   [3:0] grp_test_Pipeline_ARRAY_1_READ_fu_278_m_axi_mem_ARCACHE;
wire   [2:0] grp_test_Pipeline_ARRAY_1_READ_fu_278_m_axi_mem_ARPROT;
wire   [3:0] grp_test_Pipeline_ARRAY_1_READ_fu_278_m_axi_mem_ARQOS;
wire   [3:0] grp_test_Pipeline_ARRAY_1_READ_fu_278_m_axi_mem_ARREGION;
wire   [0:0] grp_test_Pipeline_ARRAY_1_READ_fu_278_m_axi_mem_ARUSER;
wire    grp_test_Pipeline_ARRAY_1_READ_fu_278_m_axi_mem_RREADY;
wire    grp_test_Pipeline_ARRAY_1_READ_fu_278_m_axi_mem_BREADY;
wire   [63:0] grp_test_Pipeline_ARRAY_1_READ_fu_278_arg1_r_8_out;
wire    grp_test_Pipeline_ARRAY_1_READ_fu_278_arg1_r_8_out_ap_vld;
wire   [63:0] grp_test_Pipeline_ARRAY_1_READ_fu_278_arg1_r_7_out;
wire    grp_test_Pipeline_ARRAY_1_READ_fu_278_arg1_r_7_out_ap_vld;
wire   [63:0] grp_test_Pipeline_ARRAY_1_READ_fu_278_arg1_r_6_out;
wire    grp_test_Pipeline_ARRAY_1_READ_fu_278_arg1_r_6_out_ap_vld;
wire   [63:0] grp_test_Pipeline_ARRAY_1_READ_fu_278_arg1_r_5_out;
wire    grp_test_Pipeline_ARRAY_1_READ_fu_278_arg1_r_5_out_ap_vld;
wire   [63:0] grp_test_Pipeline_ARRAY_1_READ_fu_278_arg1_r_4_out;
wire    grp_test_Pipeline_ARRAY_1_READ_fu_278_arg1_r_4_out_ap_vld;
wire   [63:0] grp_test_Pipeline_ARRAY_1_READ_fu_278_arg1_r_3_out;
wire    grp_test_Pipeline_ARRAY_1_READ_fu_278_arg1_r_3_out_ap_vld;
wire   [63:0] grp_test_Pipeline_ARRAY_1_READ_fu_278_arg1_r_2_out;
wire    grp_test_Pipeline_ARRAY_1_READ_fu_278_arg1_r_2_out_ap_vld;
wire   [63:0] grp_test_Pipeline_ARRAY_1_READ_fu_278_arg1_r_1_out;
wire    grp_test_Pipeline_ARRAY_1_READ_fu_278_arg1_r_1_out_ap_vld;
wire   [63:0] grp_test_Pipeline_ARRAY_1_READ_fu_278_arg1_r_out;
wire    grp_test_Pipeline_ARRAY_1_READ_fu_278_arg1_r_out_ap_vld;
wire    grp_test_Pipeline_ARRAY_2_READ_fu_294_ap_start;
wire    grp_test_Pipeline_ARRAY_2_READ_fu_294_ap_done;
wire    grp_test_Pipeline_ARRAY_2_READ_fu_294_ap_idle;
wire    grp_test_Pipeline_ARRAY_2_READ_fu_294_ap_ready;
wire    grp_test_Pipeline_ARRAY_2_READ_fu_294_m_axi_mem_AWVALID;
wire   [63:0] grp_test_Pipeline_ARRAY_2_READ_fu_294_m_axi_mem_AWADDR;
wire   [0:0] grp_test_Pipeline_ARRAY_2_READ_fu_294_m_axi_mem_AWID;
wire   [31:0] grp_test_Pipeline_ARRAY_2_READ_fu_294_m_axi_mem_AWLEN;
wire   [2:0] grp_test_Pipeline_ARRAY_2_READ_fu_294_m_axi_mem_AWSIZE;
wire   [1:0] grp_test_Pipeline_ARRAY_2_READ_fu_294_m_axi_mem_AWBURST;
wire   [1:0] grp_test_Pipeline_ARRAY_2_READ_fu_294_m_axi_mem_AWLOCK;
wire   [3:0] grp_test_Pipeline_ARRAY_2_READ_fu_294_m_axi_mem_AWCACHE;
wire   [2:0] grp_test_Pipeline_ARRAY_2_READ_fu_294_m_axi_mem_AWPROT;
wire   [3:0] grp_test_Pipeline_ARRAY_2_READ_fu_294_m_axi_mem_AWQOS;
wire   [3:0] grp_test_Pipeline_ARRAY_2_READ_fu_294_m_axi_mem_AWREGION;
wire   [0:0] grp_test_Pipeline_ARRAY_2_READ_fu_294_m_axi_mem_AWUSER;
wire    grp_test_Pipeline_ARRAY_2_READ_fu_294_m_axi_mem_WVALID;
wire   [63:0] grp_test_Pipeline_ARRAY_2_READ_fu_294_m_axi_mem_WDATA;
wire   [7:0] grp_test_Pipeline_ARRAY_2_READ_fu_294_m_axi_mem_WSTRB;
wire    grp_test_Pipeline_ARRAY_2_READ_fu_294_m_axi_mem_WLAST;
wire   [0:0] grp_test_Pipeline_ARRAY_2_READ_fu_294_m_axi_mem_WID;
wire   [0:0] grp_test_Pipeline_ARRAY_2_READ_fu_294_m_axi_mem_WUSER;
wire    grp_test_Pipeline_ARRAY_2_READ_fu_294_m_axi_mem_ARVALID;
wire   [63:0] grp_test_Pipeline_ARRAY_2_READ_fu_294_m_axi_mem_ARADDR;
wire   [0:0] grp_test_Pipeline_ARRAY_2_READ_fu_294_m_axi_mem_ARID;
wire   [31:0] grp_test_Pipeline_ARRAY_2_READ_fu_294_m_axi_mem_ARLEN;
wire   [2:0] grp_test_Pipeline_ARRAY_2_READ_fu_294_m_axi_mem_ARSIZE;
wire   [1:0] grp_test_Pipeline_ARRAY_2_READ_fu_294_m_axi_mem_ARBURST;
wire   [1:0] grp_test_Pipeline_ARRAY_2_READ_fu_294_m_axi_mem_ARLOCK;
wire   [3:0] grp_test_Pipeline_ARRAY_2_READ_fu_294_m_axi_mem_ARCACHE;
wire   [2:0] grp_test_Pipeline_ARRAY_2_READ_fu_294_m_axi_mem_ARPROT;
wire   [3:0] grp_test_Pipeline_ARRAY_2_READ_fu_294_m_axi_mem_ARQOS;
wire   [3:0] grp_test_Pipeline_ARRAY_2_READ_fu_294_m_axi_mem_ARREGION;
wire   [0:0] grp_test_Pipeline_ARRAY_2_READ_fu_294_m_axi_mem_ARUSER;
wire    grp_test_Pipeline_ARRAY_2_READ_fu_294_m_axi_mem_RREADY;
wire    grp_test_Pipeline_ARRAY_2_READ_fu_294_m_axi_mem_BREADY;
wire   [63:0] grp_test_Pipeline_ARRAY_2_READ_fu_294_arg2_r_8_out;
wire    grp_test_Pipeline_ARRAY_2_READ_fu_294_arg2_r_8_out_ap_vld;
wire   [63:0] grp_test_Pipeline_ARRAY_2_READ_fu_294_arg2_r_7_out;
wire    grp_test_Pipeline_ARRAY_2_READ_fu_294_arg2_r_7_out_ap_vld;
wire   [63:0] grp_test_Pipeline_ARRAY_2_READ_fu_294_arg2_r_6_out;
wire    grp_test_Pipeline_ARRAY_2_READ_fu_294_arg2_r_6_out_ap_vld;
wire   [63:0] grp_test_Pipeline_ARRAY_2_READ_fu_294_arg2_r_5_out;
wire    grp_test_Pipeline_ARRAY_2_READ_fu_294_arg2_r_5_out_ap_vld;
wire   [63:0] grp_test_Pipeline_ARRAY_2_READ_fu_294_arg2_r_4_out;
wire    grp_test_Pipeline_ARRAY_2_READ_fu_294_arg2_r_4_out_ap_vld;
wire   [63:0] grp_test_Pipeline_ARRAY_2_READ_fu_294_arg2_r_3_out;
wire    grp_test_Pipeline_ARRAY_2_READ_fu_294_arg2_r_3_out_ap_vld;
wire   [63:0] grp_test_Pipeline_ARRAY_2_READ_fu_294_arg2_r_2_out;
wire    grp_test_Pipeline_ARRAY_2_READ_fu_294_arg2_r_2_out_ap_vld;
wire   [63:0] grp_test_Pipeline_ARRAY_2_READ_fu_294_arg2_r_1_out;
wire    grp_test_Pipeline_ARRAY_2_READ_fu_294_arg2_r_1_out_ap_vld;
wire   [63:0] grp_test_Pipeline_ARRAY_2_READ_fu_294_arg2_r_out;
wire    grp_test_Pipeline_ARRAY_2_READ_fu_294_arg2_r_out_ap_vld;
wire    grp_test_Pipeline_VITIS_LOOP_36_1_fu_310_ap_start;
wire    grp_test_Pipeline_VITIS_LOOP_36_1_fu_310_ap_done;
wire    grp_test_Pipeline_VITIS_LOOP_36_1_fu_310_ap_idle;
wire    grp_test_Pipeline_VITIS_LOOP_36_1_fu_310_ap_ready;
wire   [127:0] grp_test_Pipeline_VITIS_LOOP_36_1_fu_310_add_3_1106_out;
wire    grp_test_Pipeline_VITIS_LOOP_36_1_fu_310_add_3_1106_out_ap_vld;
wire   [127:0] grp_test_Pipeline_VITIS_LOOP_36_1_fu_310_add_3105_out;
wire    grp_test_Pipeline_VITIS_LOOP_36_1_fu_310_add_3105_out_ap_vld;
wire   [127:0] grp_test_Pipeline_VITIS_LOOP_36_1_fu_310_add_2_1104_out;
wire    grp_test_Pipeline_VITIS_LOOP_36_1_fu_310_add_2_1104_out_ap_vld;
wire   [127:0] grp_test_Pipeline_VITIS_LOOP_36_1_fu_310_add_2103_out;
wire    grp_test_Pipeline_VITIS_LOOP_36_1_fu_310_add_2103_out_ap_vld;
wire   [127:0] grp_test_Pipeline_VITIS_LOOP_36_1_fu_310_add_1_1102_out;
wire    grp_test_Pipeline_VITIS_LOOP_36_1_fu_310_add_1_1102_out_ap_vld;
wire   [127:0] grp_test_Pipeline_VITIS_LOOP_36_1_fu_310_add_1101_out;
wire    grp_test_Pipeline_VITIS_LOOP_36_1_fu_310_add_1101_out_ap_vld;
wire   [127:0] grp_test_Pipeline_VITIS_LOOP_36_1_fu_310_add_162100_out;
wire    grp_test_Pipeline_VITIS_LOOP_36_1_fu_310_add_162100_out_ap_vld;
wire   [127:0] grp_test_Pipeline_VITIS_LOOP_36_1_fu_310_add99_out;
wire    grp_test_Pipeline_VITIS_LOOP_36_1_fu_310_add99_out_ap_vld;
wire    grp_test_Pipeline_VITIS_LOOP_56_5_fu_339_ap_start;
wire    grp_test_Pipeline_VITIS_LOOP_56_5_fu_339_ap_done;
wire    grp_test_Pipeline_VITIS_LOOP_56_5_fu_339_ap_idle;
wire    grp_test_Pipeline_VITIS_LOOP_56_5_fu_339_ap_ready;
wire   [127:0] grp_test_Pipeline_VITIS_LOOP_56_5_fu_339_add114_798_out;
wire    grp_test_Pipeline_VITIS_LOOP_56_5_fu_339_add114_798_out_ap_vld;
wire   [127:0] grp_test_Pipeline_VITIS_LOOP_56_5_fu_339_add114_697_out;
wire    grp_test_Pipeline_VITIS_LOOP_56_5_fu_339_add114_697_out_ap_vld;
wire   [127:0] grp_test_Pipeline_VITIS_LOOP_56_5_fu_339_add114_596_out;
wire    grp_test_Pipeline_VITIS_LOOP_56_5_fu_339_add114_596_out_ap_vld;
wire   [127:0] grp_test_Pipeline_VITIS_LOOP_56_5_fu_339_add114_495_out;
wire    grp_test_Pipeline_VITIS_LOOP_56_5_fu_339_add114_495_out_ap_vld;
wire   [127:0] grp_test_Pipeline_VITIS_LOOP_56_5_fu_339_add114_394_out;
wire    grp_test_Pipeline_VITIS_LOOP_56_5_fu_339_add114_394_out_ap_vld;
wire   [127:0] grp_test_Pipeline_VITIS_LOOP_56_5_fu_339_add114_24593_out;
wire    grp_test_Pipeline_VITIS_LOOP_56_5_fu_339_add114_24593_out_ap_vld;
wire   [127:0] grp_test_Pipeline_VITIS_LOOP_56_5_fu_339_add114_12792_out;
wire    grp_test_Pipeline_VITIS_LOOP_56_5_fu_339_add114_12792_out_ap_vld;
wire   [127:0] grp_test_Pipeline_VITIS_LOOP_56_5_fu_339_add11491_out;
wire    grp_test_Pipeline_VITIS_LOOP_56_5_fu_339_add11491_out_ap_vld;
wire   [127:0] grp_test_Pipeline_VITIS_LOOP_56_5_fu_339_add87_290_out;
wire    grp_test_Pipeline_VITIS_LOOP_56_5_fu_339_add87_290_out_ap_vld;
wire    grp_test_Pipeline_ARRAY_WRITE_fu_378_ap_start;
wire    grp_test_Pipeline_ARRAY_WRITE_fu_378_ap_done;
wire    grp_test_Pipeline_ARRAY_WRITE_fu_378_ap_idle;
wire    grp_test_Pipeline_ARRAY_WRITE_fu_378_ap_ready;
wire    grp_test_Pipeline_ARRAY_WRITE_fu_378_m_axi_mem_AWVALID;
wire   [63:0] grp_test_Pipeline_ARRAY_WRITE_fu_378_m_axi_mem_AWADDR;
wire   [0:0] grp_test_Pipeline_ARRAY_WRITE_fu_378_m_axi_mem_AWID;
wire   [31:0] grp_test_Pipeline_ARRAY_WRITE_fu_378_m_axi_mem_AWLEN;
wire   [2:0] grp_test_Pipeline_ARRAY_WRITE_fu_378_m_axi_mem_AWSIZE;
wire   [1:0] grp_test_Pipeline_ARRAY_WRITE_fu_378_m_axi_mem_AWBURST;
wire   [1:0] grp_test_Pipeline_ARRAY_WRITE_fu_378_m_axi_mem_AWLOCK;
wire   [3:0] grp_test_Pipeline_ARRAY_WRITE_fu_378_m_axi_mem_AWCACHE;
wire   [2:0] grp_test_Pipeline_ARRAY_WRITE_fu_378_m_axi_mem_AWPROT;
wire   [3:0] grp_test_Pipeline_ARRAY_WRITE_fu_378_m_axi_mem_AWQOS;
wire   [3:0] grp_test_Pipeline_ARRAY_WRITE_fu_378_m_axi_mem_AWREGION;
wire   [0:0] grp_test_Pipeline_ARRAY_WRITE_fu_378_m_axi_mem_AWUSER;
wire    grp_test_Pipeline_ARRAY_WRITE_fu_378_m_axi_mem_WVALID;
wire   [63:0] grp_test_Pipeline_ARRAY_WRITE_fu_378_m_axi_mem_WDATA;
wire   [7:0] grp_test_Pipeline_ARRAY_WRITE_fu_378_m_axi_mem_WSTRB;
wire    grp_test_Pipeline_ARRAY_WRITE_fu_378_m_axi_mem_WLAST;
wire   [0:0] grp_test_Pipeline_ARRAY_WRITE_fu_378_m_axi_mem_WID;
wire   [0:0] grp_test_Pipeline_ARRAY_WRITE_fu_378_m_axi_mem_WUSER;
wire    grp_test_Pipeline_ARRAY_WRITE_fu_378_m_axi_mem_ARVALID;
wire   [63:0] grp_test_Pipeline_ARRAY_WRITE_fu_378_m_axi_mem_ARADDR;
wire   [0:0] grp_test_Pipeline_ARRAY_WRITE_fu_378_m_axi_mem_ARID;
wire   [31:0] grp_test_Pipeline_ARRAY_WRITE_fu_378_m_axi_mem_ARLEN;
wire   [2:0] grp_test_Pipeline_ARRAY_WRITE_fu_378_m_axi_mem_ARSIZE;
wire   [1:0] grp_test_Pipeline_ARRAY_WRITE_fu_378_m_axi_mem_ARBURST;
wire   [1:0] grp_test_Pipeline_ARRAY_WRITE_fu_378_m_axi_mem_ARLOCK;
wire   [3:0] grp_test_Pipeline_ARRAY_WRITE_fu_378_m_axi_mem_ARCACHE;
wire   [2:0] grp_test_Pipeline_ARRAY_WRITE_fu_378_m_axi_mem_ARPROT;
wire   [3:0] grp_test_Pipeline_ARRAY_WRITE_fu_378_m_axi_mem_ARQOS;
wire   [3:0] grp_test_Pipeline_ARRAY_WRITE_fu_378_m_axi_mem_ARREGION;
wire   [0:0] grp_test_Pipeline_ARRAY_WRITE_fu_378_m_axi_mem_ARUSER;
wire    grp_test_Pipeline_ARRAY_WRITE_fu_378_m_axi_mem_RREADY;
wire    grp_test_Pipeline_ARRAY_WRITE_fu_378_m_axi_mem_BREADY;
reg    mem_AWVALID;
wire    mem_AWREADY;
reg   [63:0] mem_AWADDR;
reg   [31:0] mem_AWLEN;
reg    mem_WVALID;
wire    mem_WREADY;
reg    mem_ARVALID;
wire    mem_ARREADY;
reg   [63:0] mem_ARADDR;
reg   [31:0] mem_ARLEN;
wire    mem_RVALID;
reg    mem_RREADY;
wire   [63:0] mem_RDATA;
wire   [8:0] mem_RFIFONUM;
wire    mem_BVALID;
reg    mem_BREADY;
reg    grp_test_Pipeline_ARRAY_1_READ_fu_278_ap_start_reg;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
reg    grp_test_Pipeline_ARRAY_2_READ_fu_294_ap_start_reg;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
reg    grp_test_Pipeline_VITIS_LOOP_36_1_fu_310_ap_start_reg;
wire    ap_CS_fsm_state23;
reg    grp_test_Pipeline_VITIS_LOOP_56_5_fu_339_ap_start_reg;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state25;
reg    grp_test_Pipeline_ARRAY_WRITE_fu_378_ap_start_reg;
wire    ap_CS_fsm_state29;
wire  signed [63:0] sext_ln22_fu_424_p1;
wire  signed [63:0] sext_ln29_fu_434_p1;
wire  signed [63:0] sext_ln91_fu_870_p1;
wire   [69:0] trunc_ln79_2_fu_600_p4;
wire  signed [127:0] sext_ln79_fu_610_p1;
wire   [127:0] add_ln79_fu_614_p2;
wire   [69:0] trunc_ln79_3_fu_620_p4;
wire  signed [127:0] sext_ln79_1_fu_630_p1;
wire   [127:0] add_ln79_1_fu_634_p2;
wire   [57:0] trunc_ln80_3_fu_654_p4;
wire   [57:0] trunc_ln80_fu_650_p1;
wire   [57:0] trunc_ln81_2_fu_674_p4;
wire   [57:0] trunc_ln81_fu_670_p1;
wire  signed [127:0] sext_ln79_2_fu_712_p1;
wire   [127:0] add_ln79_2_fu_715_p2;
wire   [69:0] trunc_ln79_5_fu_721_p4;
wire  signed [127:0] sext_ln79_3_fu_731_p1;
wire   [127:0] add_ln79_3_fu_735_p2;
wire   [69:0] trunc_ln79_6_fu_741_p4;
wire  signed [127:0] sext_ln79_4_fu_751_p1;
wire   [127:0] add_ln79_4_fu_755_p2;
wire   [69:0] trunc_ln79_7_fu_761_p4;
wire  signed [127:0] sext_ln79_5_fu_771_p1;
wire   [127:0] add_ln79_5_fu_775_p2;
wire   [57:0] trunc_ln82_fu_791_p1;
wire   [57:0] trunc_ln83_1_fu_804_p4;
wire   [57:0] trunc_ln83_fu_800_p1;
wire   [57:0] trunc_ln84_1_fu_824_p4;
wire   [57:0] trunc_ln84_fu_820_p1;
wire   [57:0] trunc_ln85_1_fu_844_p4;
wire   [57:0] trunc_ln85_fu_840_p1;
wire  signed [127:0] sext_ln79_6_fu_886_p1;
wire   [127:0] add_ln79_6_fu_889_p2;
wire   [69:0] trunc_ln79_9_fu_895_p4;
wire  signed [127:0] sext_ln79_7_fu_905_p1;
wire   [127:0] add_ln79_7_fu_909_p2;
wire   [57:0] trunc_ln79_1_fu_915_p4;
wire   [70:0] trunc_ln4_fu_934_p4;
wire  signed [71:0] sext_ln80_fu_944_p1;
wire   [71:0] zext_ln80_fu_931_p1;
wire   [71:0] add_ln80_fu_948_p2;
wire  signed [13:0] trunc_ln80_1_fu_954_p4;
wire  signed [57:0] sext_ln80_2_fu_968_p1;
wire  signed [59:0] sext_ln80_1_fu_964_p1;
wire   [59:0] zext_ln81_fu_978_p1;
wire   [59:0] add_ln81_fu_981_p2;
wire   [1:0] tmp_fu_987_p4;
wire  signed [5:0] sext_ln81_fu_997_p1;
wire   [58:0] zext_ln81_2_fu_1005_p1;
wire   [58:0] zext_ln81_1_fu_1001_p1;
wire   [57:0] trunc_ln86_fu_1015_p1;
wire   [56:0] trunc_ln87_1_fu_1029_p4;
wire   [56:0] trunc_ln87_fu_1025_p1;
reg   [33:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
reg    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
reg    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
reg    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
reg    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
reg    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
reg    ap_ST_fsm_state34_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 34'd1;
#0 grp_test_Pipeline_ARRAY_1_READ_fu_278_ap_start_reg = 1'b0;
#0 grp_test_Pipeline_ARRAY_2_READ_fu_294_ap_start_reg = 1'b0;
#0 grp_test_Pipeline_VITIS_LOOP_36_1_fu_310_ap_start_reg = 1'b0;
#0 grp_test_Pipeline_VITIS_LOOP_56_5_fu_339_ap_start_reg = 1'b0;
#0 grp_test_Pipeline_ARRAY_WRITE_fu_378_ap_start_reg = 1'b0;
end

test_test_Pipeline_ARRAY_1_READ grp_test_Pipeline_ARRAY_1_READ_fu_278(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_test_Pipeline_ARRAY_1_READ_fu_278_ap_start),
    .ap_done(grp_test_Pipeline_ARRAY_1_READ_fu_278_ap_done),
    .ap_idle(grp_test_Pipeline_ARRAY_1_READ_fu_278_ap_idle),
    .ap_ready(grp_test_Pipeline_ARRAY_1_READ_fu_278_ap_ready),
    .m_axi_mem_AWVALID(grp_test_Pipeline_ARRAY_1_READ_fu_278_m_axi_mem_AWVALID),
    .m_axi_mem_AWREADY(1'b0),
    .m_axi_mem_AWADDR(grp_test_Pipeline_ARRAY_1_READ_fu_278_m_axi_mem_AWADDR),
    .m_axi_mem_AWID(grp_test_Pipeline_ARRAY_1_READ_fu_278_m_axi_mem_AWID),
    .m_axi_mem_AWLEN(grp_test_Pipeline_ARRAY_1_READ_fu_278_m_axi_mem_AWLEN),
    .m_axi_mem_AWSIZE(grp_test_Pipeline_ARRAY_1_READ_fu_278_m_axi_mem_AWSIZE),
    .m_axi_mem_AWBURST(grp_test_Pipeline_ARRAY_1_READ_fu_278_m_axi_mem_AWBURST),
    .m_axi_mem_AWLOCK(grp_test_Pipeline_ARRAY_1_READ_fu_278_m_axi_mem_AWLOCK),
    .m_axi_mem_AWCACHE(grp_test_Pipeline_ARRAY_1_READ_fu_278_m_axi_mem_AWCACHE),
    .m_axi_mem_AWPROT(grp_test_Pipeline_ARRAY_1_READ_fu_278_m_axi_mem_AWPROT),
    .m_axi_mem_AWQOS(grp_test_Pipeline_ARRAY_1_READ_fu_278_m_axi_mem_AWQOS),
    .m_axi_mem_AWREGION(grp_test_Pipeline_ARRAY_1_READ_fu_278_m_axi_mem_AWREGION),
    .m_axi_mem_AWUSER(grp_test_Pipeline_ARRAY_1_READ_fu_278_m_axi_mem_AWUSER),
    .m_axi_mem_WVALID(grp_test_Pipeline_ARRAY_1_READ_fu_278_m_axi_mem_WVALID),
    .m_axi_mem_WREADY(1'b0),
    .m_axi_mem_WDATA(grp_test_Pipeline_ARRAY_1_READ_fu_278_m_axi_mem_WDATA),
    .m_axi_mem_WSTRB(grp_test_Pipeline_ARRAY_1_READ_fu_278_m_axi_mem_WSTRB),
    .m_axi_mem_WLAST(grp_test_Pipeline_ARRAY_1_READ_fu_278_m_axi_mem_WLAST),
    .m_axi_mem_WID(grp_test_Pipeline_ARRAY_1_READ_fu_278_m_axi_mem_WID),
    .m_axi_mem_WUSER(grp_test_Pipeline_ARRAY_1_READ_fu_278_m_axi_mem_WUSER),
    .m_axi_mem_ARVALID(grp_test_Pipeline_ARRAY_1_READ_fu_278_m_axi_mem_ARVALID),
    .m_axi_mem_ARREADY(mem_ARREADY),
    .m_axi_mem_ARADDR(grp_test_Pipeline_ARRAY_1_READ_fu_278_m_axi_mem_ARADDR),
    .m_axi_mem_ARID(grp_test_Pipeline_ARRAY_1_READ_fu_278_m_axi_mem_ARID),
    .m_axi_mem_ARLEN(grp_test_Pipeline_ARRAY_1_READ_fu_278_m_axi_mem_ARLEN),
    .m_axi_mem_ARSIZE(grp_test_Pipeline_ARRAY_1_READ_fu_278_m_axi_mem_ARSIZE),
    .m_axi_mem_ARBURST(grp_test_Pipeline_ARRAY_1_READ_fu_278_m_axi_mem_ARBURST),
    .m_axi_mem_ARLOCK(grp_test_Pipeline_ARRAY_1_READ_fu_278_m_axi_mem_ARLOCK),
    .m_axi_mem_ARCACHE(grp_test_Pipeline_ARRAY_1_READ_fu_278_m_axi_mem_ARCACHE),
    .m_axi_mem_ARPROT(grp_test_Pipeline_ARRAY_1_READ_fu_278_m_axi_mem_ARPROT),
    .m_axi_mem_ARQOS(grp_test_Pipeline_ARRAY_1_READ_fu_278_m_axi_mem_ARQOS),
    .m_axi_mem_ARREGION(grp_test_Pipeline_ARRAY_1_READ_fu_278_m_axi_mem_ARREGION),
    .m_axi_mem_ARUSER(grp_test_Pipeline_ARRAY_1_READ_fu_278_m_axi_mem_ARUSER),
    .m_axi_mem_RVALID(mem_RVALID),
    .m_axi_mem_RREADY(grp_test_Pipeline_ARRAY_1_READ_fu_278_m_axi_mem_RREADY),
    .m_axi_mem_RDATA(mem_RDATA),
    .m_axi_mem_RLAST(1'b0),
    .m_axi_mem_RID(1'd0),
    .m_axi_mem_RFIFONUM(mem_RFIFONUM),
    .m_axi_mem_RUSER(1'd0),
    .m_axi_mem_RRESP(2'd0),
    .m_axi_mem_BVALID(1'b0),
    .m_axi_mem_BREADY(grp_test_Pipeline_ARRAY_1_READ_fu_278_m_axi_mem_BREADY),
    .m_axi_mem_BRESP(2'd0),
    .m_axi_mem_BID(1'd0),
    .m_axi_mem_BUSER(1'd0),
    .sext_ln22(trunc_ln22_1_reg_1256),
    .arg1_r_8_out(grp_test_Pipeline_ARRAY_1_READ_fu_278_arg1_r_8_out),
    .arg1_r_8_out_ap_vld(grp_test_Pipeline_ARRAY_1_READ_fu_278_arg1_r_8_out_ap_vld),
    .arg1_r_7_out(grp_test_Pipeline_ARRAY_1_READ_fu_278_arg1_r_7_out),
    .arg1_r_7_out_ap_vld(grp_test_Pipeline_ARRAY_1_READ_fu_278_arg1_r_7_out_ap_vld),
    .arg1_r_6_out(grp_test_Pipeline_ARRAY_1_READ_fu_278_arg1_r_6_out),
    .arg1_r_6_out_ap_vld(grp_test_Pipeline_ARRAY_1_READ_fu_278_arg1_r_6_out_ap_vld),
    .arg1_r_5_out(grp_test_Pipeline_ARRAY_1_READ_fu_278_arg1_r_5_out),
    .arg1_r_5_out_ap_vld(grp_test_Pipeline_ARRAY_1_READ_fu_278_arg1_r_5_out_ap_vld),
    .arg1_r_4_out(grp_test_Pipeline_ARRAY_1_READ_fu_278_arg1_r_4_out),
    .arg1_r_4_out_ap_vld(grp_test_Pipeline_ARRAY_1_READ_fu_278_arg1_r_4_out_ap_vld),
    .arg1_r_3_out(grp_test_Pipeline_ARRAY_1_READ_fu_278_arg1_r_3_out),
    .arg1_r_3_out_ap_vld(grp_test_Pipeline_ARRAY_1_READ_fu_278_arg1_r_3_out_ap_vld),
    .arg1_r_2_out(grp_test_Pipeline_ARRAY_1_READ_fu_278_arg1_r_2_out),
    .arg1_r_2_out_ap_vld(grp_test_Pipeline_ARRAY_1_READ_fu_278_arg1_r_2_out_ap_vld),
    .arg1_r_1_out(grp_test_Pipeline_ARRAY_1_READ_fu_278_arg1_r_1_out),
    .arg1_r_1_out_ap_vld(grp_test_Pipeline_ARRAY_1_READ_fu_278_arg1_r_1_out_ap_vld),
    .arg1_r_out(grp_test_Pipeline_ARRAY_1_READ_fu_278_arg1_r_out),
    .arg1_r_out_ap_vld(grp_test_Pipeline_ARRAY_1_READ_fu_278_arg1_r_out_ap_vld)
);

test_test_Pipeline_ARRAY_2_READ grp_test_Pipeline_ARRAY_2_READ_fu_294(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_test_Pipeline_ARRAY_2_READ_fu_294_ap_start),
    .ap_done(grp_test_Pipeline_ARRAY_2_READ_fu_294_ap_done),
    .ap_idle(grp_test_Pipeline_ARRAY_2_READ_fu_294_ap_idle),
    .ap_ready(grp_test_Pipeline_ARRAY_2_READ_fu_294_ap_ready),
    .m_axi_mem_AWVALID(grp_test_Pipeline_ARRAY_2_READ_fu_294_m_axi_mem_AWVALID),
    .m_axi_mem_AWREADY(1'b0),
    .m_axi_mem_AWADDR(grp_test_Pipeline_ARRAY_2_READ_fu_294_m_axi_mem_AWADDR),
    .m_axi_mem_AWID(grp_test_Pipeline_ARRAY_2_READ_fu_294_m_axi_mem_AWID),
    .m_axi_mem_AWLEN(grp_test_Pipeline_ARRAY_2_READ_fu_294_m_axi_mem_AWLEN),
    .m_axi_mem_AWSIZE(grp_test_Pipeline_ARRAY_2_READ_fu_294_m_axi_mem_AWSIZE),
    .m_axi_mem_AWBURST(grp_test_Pipeline_ARRAY_2_READ_fu_294_m_axi_mem_AWBURST),
    .m_axi_mem_AWLOCK(grp_test_Pipeline_ARRAY_2_READ_fu_294_m_axi_mem_AWLOCK),
    .m_axi_mem_AWCACHE(grp_test_Pipeline_ARRAY_2_READ_fu_294_m_axi_mem_AWCACHE),
    .m_axi_mem_AWPROT(grp_test_Pipeline_ARRAY_2_READ_fu_294_m_axi_mem_AWPROT),
    .m_axi_mem_AWQOS(grp_test_Pipeline_ARRAY_2_READ_fu_294_m_axi_mem_AWQOS),
    .m_axi_mem_AWREGION(grp_test_Pipeline_ARRAY_2_READ_fu_294_m_axi_mem_AWREGION),
    .m_axi_mem_AWUSER(grp_test_Pipeline_ARRAY_2_READ_fu_294_m_axi_mem_AWUSER),
    .m_axi_mem_WVALID(grp_test_Pipeline_ARRAY_2_READ_fu_294_m_axi_mem_WVALID),
    .m_axi_mem_WREADY(1'b0),
    .m_axi_mem_WDATA(grp_test_Pipeline_ARRAY_2_READ_fu_294_m_axi_mem_WDATA),
    .m_axi_mem_WSTRB(grp_test_Pipeline_ARRAY_2_READ_fu_294_m_axi_mem_WSTRB),
    .m_axi_mem_WLAST(grp_test_Pipeline_ARRAY_2_READ_fu_294_m_axi_mem_WLAST),
    .m_axi_mem_WID(grp_test_Pipeline_ARRAY_2_READ_fu_294_m_axi_mem_WID),
    .m_axi_mem_WUSER(grp_test_Pipeline_ARRAY_2_READ_fu_294_m_axi_mem_WUSER),
    .m_axi_mem_ARVALID(grp_test_Pipeline_ARRAY_2_READ_fu_294_m_axi_mem_ARVALID),
    .m_axi_mem_ARREADY(mem_ARREADY),
    .m_axi_mem_ARADDR(grp_test_Pipeline_ARRAY_2_READ_fu_294_m_axi_mem_ARADDR),
    .m_axi_mem_ARID(grp_test_Pipeline_ARRAY_2_READ_fu_294_m_axi_mem_ARID),
    .m_axi_mem_ARLEN(grp_test_Pipeline_ARRAY_2_READ_fu_294_m_axi_mem_ARLEN),
    .m_axi_mem_ARSIZE(grp_test_Pipeline_ARRAY_2_READ_fu_294_m_axi_mem_ARSIZE),
    .m_axi_mem_ARBURST(grp_test_Pipeline_ARRAY_2_READ_fu_294_m_axi_mem_ARBURST),
    .m_axi_mem_ARLOCK(grp_test_Pipeline_ARRAY_2_READ_fu_294_m_axi_mem_ARLOCK),
    .m_axi_mem_ARCACHE(grp_test_Pipeline_ARRAY_2_READ_fu_294_m_axi_mem_ARCACHE),
    .m_axi_mem_ARPROT(grp_test_Pipeline_ARRAY_2_READ_fu_294_m_axi_mem_ARPROT),
    .m_axi_mem_ARQOS(grp_test_Pipeline_ARRAY_2_READ_fu_294_m_axi_mem_ARQOS),
    .m_axi_mem_ARREGION(grp_test_Pipeline_ARRAY_2_READ_fu_294_m_axi_mem_ARREGION),
    .m_axi_mem_ARUSER(grp_test_Pipeline_ARRAY_2_READ_fu_294_m_axi_mem_ARUSER),
    .m_axi_mem_RVALID(mem_RVALID),
    .m_axi_mem_RREADY(grp_test_Pipeline_ARRAY_2_READ_fu_294_m_axi_mem_RREADY),
    .m_axi_mem_RDATA(mem_RDATA),
    .m_axi_mem_RLAST(1'b0),
    .m_axi_mem_RID(1'd0),
    .m_axi_mem_RFIFONUM(mem_RFIFONUM),
    .m_axi_mem_RUSER(1'd0),
    .m_axi_mem_RRESP(2'd0),
    .m_axi_mem_BVALID(1'b0),
    .m_axi_mem_BREADY(grp_test_Pipeline_ARRAY_2_READ_fu_294_m_axi_mem_BREADY),
    .m_axi_mem_BRESP(2'd0),
    .m_axi_mem_BID(1'd0),
    .m_axi_mem_BUSER(1'd0),
    .sext_ln29(trunc_ln29_1_reg_1262),
    .arg2_r_8_out(grp_test_Pipeline_ARRAY_2_READ_fu_294_arg2_r_8_out),
    .arg2_r_8_out_ap_vld(grp_test_Pipeline_ARRAY_2_READ_fu_294_arg2_r_8_out_ap_vld),
    .arg2_r_7_out(grp_test_Pipeline_ARRAY_2_READ_fu_294_arg2_r_7_out),
    .arg2_r_7_out_ap_vld(grp_test_Pipeline_ARRAY_2_READ_fu_294_arg2_r_7_out_ap_vld),
    .arg2_r_6_out(grp_test_Pipeline_ARRAY_2_READ_fu_294_arg2_r_6_out),
    .arg2_r_6_out_ap_vld(grp_test_Pipeline_ARRAY_2_READ_fu_294_arg2_r_6_out_ap_vld),
    .arg2_r_5_out(grp_test_Pipeline_ARRAY_2_READ_fu_294_arg2_r_5_out),
    .arg2_r_5_out_ap_vld(grp_test_Pipeline_ARRAY_2_READ_fu_294_arg2_r_5_out_ap_vld),
    .arg2_r_4_out(grp_test_Pipeline_ARRAY_2_READ_fu_294_arg2_r_4_out),
    .arg2_r_4_out_ap_vld(grp_test_Pipeline_ARRAY_2_READ_fu_294_arg2_r_4_out_ap_vld),
    .arg2_r_3_out(grp_test_Pipeline_ARRAY_2_READ_fu_294_arg2_r_3_out),
    .arg2_r_3_out_ap_vld(grp_test_Pipeline_ARRAY_2_READ_fu_294_arg2_r_3_out_ap_vld),
    .arg2_r_2_out(grp_test_Pipeline_ARRAY_2_READ_fu_294_arg2_r_2_out),
    .arg2_r_2_out_ap_vld(grp_test_Pipeline_ARRAY_2_READ_fu_294_arg2_r_2_out_ap_vld),
    .arg2_r_1_out(grp_test_Pipeline_ARRAY_2_READ_fu_294_arg2_r_1_out),
    .arg2_r_1_out_ap_vld(grp_test_Pipeline_ARRAY_2_READ_fu_294_arg2_r_1_out_ap_vld),
    .arg2_r_out(grp_test_Pipeline_ARRAY_2_READ_fu_294_arg2_r_out),
    .arg2_r_out_ap_vld(grp_test_Pipeline_ARRAY_2_READ_fu_294_arg2_r_out_ap_vld)
);

test_test_Pipeline_VITIS_LOOP_36_1 grp_test_Pipeline_VITIS_LOOP_36_1_fu_310(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_test_Pipeline_VITIS_LOOP_36_1_fu_310_ap_start),
    .ap_done(grp_test_Pipeline_VITIS_LOOP_36_1_fu_310_ap_done),
    .ap_idle(grp_test_Pipeline_VITIS_LOOP_36_1_fu_310_ap_idle),
    .ap_ready(grp_test_Pipeline_VITIS_LOOP_36_1_fu_310_ap_ready),
    .arg1_r_1_reload(grp_test_Pipeline_ARRAY_1_READ_fu_278_arg1_r_1_out),
    .arg1_r_2_reload(grp_test_Pipeline_ARRAY_1_READ_fu_278_arg1_r_2_out),
    .arg1_r_3_reload(grp_test_Pipeline_ARRAY_1_READ_fu_278_arg1_r_3_out),
    .arg1_r_4_reload(grp_test_Pipeline_ARRAY_1_READ_fu_278_arg1_r_4_out),
    .arg1_r_5_reload(grp_test_Pipeline_ARRAY_1_READ_fu_278_arg1_r_5_out),
    .arg1_r_6_reload(grp_test_Pipeline_ARRAY_1_READ_fu_278_arg1_r_6_out),
    .arg1_r_7_reload(grp_test_Pipeline_ARRAY_1_READ_fu_278_arg1_r_7_out),
    .arg1_r_8_reload(grp_test_Pipeline_ARRAY_1_READ_fu_278_arg1_r_8_out),
    .conv34(empty_40_reg_1372),
    .arg2_r_7_cast(empty_39_reg_1367),
    .arg2_r_8_cast(empty_38_reg_1362),
    .arg2_r_6_cast(empty_37_reg_1357),
    .arg2_r_5_cast(empty_36_reg_1352),
    .arg2_r_4_cast(empty_35_reg_1347),
    .arg2_r_3_cast(empty_34_reg_1342),
    .arg2_r_2_cast(empty_33_reg_1337),
    .arg2_r_1_cast(empty_32_reg_1332),
    .add_3_1106_out(grp_test_Pipeline_VITIS_LOOP_36_1_fu_310_add_3_1106_out),
    .add_3_1106_out_ap_vld(grp_test_Pipeline_VITIS_LOOP_36_1_fu_310_add_3_1106_out_ap_vld),
    .add_3105_out(grp_test_Pipeline_VITIS_LOOP_36_1_fu_310_add_3105_out),
    .add_3105_out_ap_vld(grp_test_Pipeline_VITIS_LOOP_36_1_fu_310_add_3105_out_ap_vld),
    .add_2_1104_out(grp_test_Pipeline_VITIS_LOOP_36_1_fu_310_add_2_1104_out),
    .add_2_1104_out_ap_vld(grp_test_Pipeline_VITIS_LOOP_36_1_fu_310_add_2_1104_out_ap_vld),
    .add_2103_out(grp_test_Pipeline_VITIS_LOOP_36_1_fu_310_add_2103_out),
    .add_2103_out_ap_vld(grp_test_Pipeline_VITIS_LOOP_36_1_fu_310_add_2103_out_ap_vld),
    .add_1_1102_out(grp_test_Pipeline_VITIS_LOOP_36_1_fu_310_add_1_1102_out),
    .add_1_1102_out_ap_vld(grp_test_Pipeline_VITIS_LOOP_36_1_fu_310_add_1_1102_out_ap_vld),
    .add_1101_out(grp_test_Pipeline_VITIS_LOOP_36_1_fu_310_add_1101_out),
    .add_1101_out_ap_vld(grp_test_Pipeline_VITIS_LOOP_36_1_fu_310_add_1101_out_ap_vld),
    .add_162100_out(grp_test_Pipeline_VITIS_LOOP_36_1_fu_310_add_162100_out),
    .add_162100_out_ap_vld(grp_test_Pipeline_VITIS_LOOP_36_1_fu_310_add_162100_out_ap_vld),
    .add99_out(grp_test_Pipeline_VITIS_LOOP_36_1_fu_310_add99_out),
    .add99_out_ap_vld(grp_test_Pipeline_VITIS_LOOP_36_1_fu_310_add99_out_ap_vld)
);

test_test_Pipeline_VITIS_LOOP_56_5 grp_test_Pipeline_VITIS_LOOP_56_5_fu_339(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_test_Pipeline_VITIS_LOOP_56_5_fu_339_ap_start),
    .ap_done(grp_test_Pipeline_VITIS_LOOP_56_5_fu_339_ap_done),
    .ap_idle(grp_test_Pipeline_VITIS_LOOP_56_5_fu_339_ap_idle),
    .ap_ready(grp_test_Pipeline_VITIS_LOOP_56_5_fu_339_ap_ready),
    .add_3_1106_reload(grp_test_Pipeline_VITIS_LOOP_36_1_fu_310_add_3_1106_out),
    .add_3105_reload(grp_test_Pipeline_VITIS_LOOP_36_1_fu_310_add_3105_out),
    .add_2_1104_reload(grp_test_Pipeline_VITIS_LOOP_36_1_fu_310_add_2_1104_out),
    .add_2103_reload(grp_test_Pipeline_VITIS_LOOP_36_1_fu_310_add_2103_out),
    .add_1_1102_reload(grp_test_Pipeline_VITIS_LOOP_36_1_fu_310_add_1_1102_out),
    .add_1101_reload(grp_test_Pipeline_VITIS_LOOP_36_1_fu_310_add_1101_out),
    .add_162100_reload(grp_test_Pipeline_VITIS_LOOP_36_1_fu_310_add_162100_out),
    .add99_reload(grp_test_Pipeline_VITIS_LOOP_36_1_fu_310_add99_out),
    .arg1_r_2_reload(grp_test_Pipeline_ARRAY_1_READ_fu_278_arg1_r_2_out),
    .arg1_r_3_reload(grp_test_Pipeline_ARRAY_1_READ_fu_278_arg1_r_3_out),
    .arg1_r_4_reload(grp_test_Pipeline_ARRAY_1_READ_fu_278_arg1_r_4_out),
    .arg1_r_5_reload(grp_test_Pipeline_ARRAY_1_READ_fu_278_arg1_r_5_out),
    .arg1_r_6_reload(grp_test_Pipeline_ARRAY_1_READ_fu_278_arg1_r_6_out),
    .arg1_r_7_reload(grp_test_Pipeline_ARRAY_1_READ_fu_278_arg1_r_7_out),
    .arg1_r_8_reload(grp_test_Pipeline_ARRAY_1_READ_fu_278_arg1_r_8_out),
    .arg2_r_reload(grp_test_Pipeline_ARRAY_2_READ_fu_294_arg2_r_out),
    .arg2_r_1_reload(grp_test_Pipeline_ARRAY_2_READ_fu_294_arg2_r_1_out),
    .arg2_r_2_reload(grp_test_Pipeline_ARRAY_2_READ_fu_294_arg2_r_2_out),
    .arg2_r_3_reload(grp_test_Pipeline_ARRAY_2_READ_fu_294_arg2_r_3_out),
    .arg2_r_4_reload(grp_test_Pipeline_ARRAY_2_READ_fu_294_arg2_r_4_out),
    .arg2_r_5_reload(grp_test_Pipeline_ARRAY_2_READ_fu_294_arg2_r_5_out),
    .arg2_r_6_reload(grp_test_Pipeline_ARRAY_2_READ_fu_294_arg2_r_6_out),
    .arg2_r_7_reload(grp_test_Pipeline_ARRAY_2_READ_fu_294_arg2_r_7_out),
    .arg2_r_8_reload(grp_test_Pipeline_ARRAY_2_READ_fu_294_arg2_r_8_out),
    .arg1_r_1_reload(grp_test_Pipeline_ARRAY_1_READ_fu_278_arg1_r_1_out),
    .arg1_r_reload(grp_test_Pipeline_ARRAY_1_READ_fu_278_arg1_r_out),
    .add114_798_out(grp_test_Pipeline_VITIS_LOOP_56_5_fu_339_add114_798_out),
    .add114_798_out_ap_vld(grp_test_Pipeline_VITIS_LOOP_56_5_fu_339_add114_798_out_ap_vld),
    .add114_697_out(grp_test_Pipeline_VITIS_LOOP_56_5_fu_339_add114_697_out),
    .add114_697_out_ap_vld(grp_test_Pipeline_VITIS_LOOP_56_5_fu_339_add114_697_out_ap_vld),
    .add114_596_out(grp_test_Pipeline_VITIS_LOOP_56_5_fu_339_add114_596_out),
    .add114_596_out_ap_vld(grp_test_Pipeline_VITIS_LOOP_56_5_fu_339_add114_596_out_ap_vld),
    .add114_495_out(grp_test_Pipeline_VITIS_LOOP_56_5_fu_339_add114_495_out),
    .add114_495_out_ap_vld(grp_test_Pipeline_VITIS_LOOP_56_5_fu_339_add114_495_out_ap_vld),
    .add114_394_out(grp_test_Pipeline_VITIS_LOOP_56_5_fu_339_add114_394_out),
    .add114_394_out_ap_vld(grp_test_Pipeline_VITIS_LOOP_56_5_fu_339_add114_394_out_ap_vld),
    .add114_24593_out(grp_test_Pipeline_VITIS_LOOP_56_5_fu_339_add114_24593_out),
    .add114_24593_out_ap_vld(grp_test_Pipeline_VITIS_LOOP_56_5_fu_339_add114_24593_out_ap_vld),
    .add114_12792_out(grp_test_Pipeline_VITIS_LOOP_56_5_fu_339_add114_12792_out),
    .add114_12792_out_ap_vld(grp_test_Pipeline_VITIS_LOOP_56_5_fu_339_add114_12792_out_ap_vld),
    .add11491_out(grp_test_Pipeline_VITIS_LOOP_56_5_fu_339_add11491_out),
    .add11491_out_ap_vld(grp_test_Pipeline_VITIS_LOOP_56_5_fu_339_add11491_out_ap_vld),
    .add87_290_out(grp_test_Pipeline_VITIS_LOOP_56_5_fu_339_add87_290_out),
    .add87_290_out_ap_vld(grp_test_Pipeline_VITIS_LOOP_56_5_fu_339_add87_290_out_ap_vld)
);

test_test_Pipeline_ARRAY_WRITE grp_test_Pipeline_ARRAY_WRITE_fu_378(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_test_Pipeline_ARRAY_WRITE_fu_378_ap_start),
    .ap_done(grp_test_Pipeline_ARRAY_WRITE_fu_378_ap_done),
    .ap_idle(grp_test_Pipeline_ARRAY_WRITE_fu_378_ap_idle),
    .ap_ready(grp_test_Pipeline_ARRAY_WRITE_fu_378_ap_ready),
    .m_axi_mem_AWVALID(grp_test_Pipeline_ARRAY_WRITE_fu_378_m_axi_mem_AWVALID),
    .m_axi_mem_AWREADY(mem_AWREADY),
    .m_axi_mem_AWADDR(grp_test_Pipeline_ARRAY_WRITE_fu_378_m_axi_mem_AWADDR),
    .m_axi_mem_AWID(grp_test_Pipeline_ARRAY_WRITE_fu_378_m_axi_mem_AWID),
    .m_axi_mem_AWLEN(grp_test_Pipeline_ARRAY_WRITE_fu_378_m_axi_mem_AWLEN),
    .m_axi_mem_AWSIZE(grp_test_Pipeline_ARRAY_WRITE_fu_378_m_axi_mem_AWSIZE),
    .m_axi_mem_AWBURST(grp_test_Pipeline_ARRAY_WRITE_fu_378_m_axi_mem_AWBURST),
    .m_axi_mem_AWLOCK(grp_test_Pipeline_ARRAY_WRITE_fu_378_m_axi_mem_AWLOCK),
    .m_axi_mem_AWCACHE(grp_test_Pipeline_ARRAY_WRITE_fu_378_m_axi_mem_AWCACHE),
    .m_axi_mem_AWPROT(grp_test_Pipeline_ARRAY_WRITE_fu_378_m_axi_mem_AWPROT),
    .m_axi_mem_AWQOS(grp_test_Pipeline_ARRAY_WRITE_fu_378_m_axi_mem_AWQOS),
    .m_axi_mem_AWREGION(grp_test_Pipeline_ARRAY_WRITE_fu_378_m_axi_mem_AWREGION),
    .m_axi_mem_AWUSER(grp_test_Pipeline_ARRAY_WRITE_fu_378_m_axi_mem_AWUSER),
    .m_axi_mem_WVALID(grp_test_Pipeline_ARRAY_WRITE_fu_378_m_axi_mem_WVALID),
    .m_axi_mem_WREADY(mem_WREADY),
    .m_axi_mem_WDATA(grp_test_Pipeline_ARRAY_WRITE_fu_378_m_axi_mem_WDATA),
    .m_axi_mem_WSTRB(grp_test_Pipeline_ARRAY_WRITE_fu_378_m_axi_mem_WSTRB),
    .m_axi_mem_WLAST(grp_test_Pipeline_ARRAY_WRITE_fu_378_m_axi_mem_WLAST),
    .m_axi_mem_WID(grp_test_Pipeline_ARRAY_WRITE_fu_378_m_axi_mem_WID),
    .m_axi_mem_WUSER(grp_test_Pipeline_ARRAY_WRITE_fu_378_m_axi_mem_WUSER),
    .m_axi_mem_ARVALID(grp_test_Pipeline_ARRAY_WRITE_fu_378_m_axi_mem_ARVALID),
    .m_axi_mem_ARREADY(1'b0),
    .m_axi_mem_ARADDR(grp_test_Pipeline_ARRAY_WRITE_fu_378_m_axi_mem_ARADDR),
    .m_axi_mem_ARID(grp_test_Pipeline_ARRAY_WRITE_fu_378_m_axi_mem_ARID),
    .m_axi_mem_ARLEN(grp_test_Pipeline_ARRAY_WRITE_fu_378_m_axi_mem_ARLEN),
    .m_axi_mem_ARSIZE(grp_test_Pipeline_ARRAY_WRITE_fu_378_m_axi_mem_ARSIZE),
    .m_axi_mem_ARBURST(grp_test_Pipeline_ARRAY_WRITE_fu_378_m_axi_mem_ARBURST),
    .m_axi_mem_ARLOCK(grp_test_Pipeline_ARRAY_WRITE_fu_378_m_axi_mem_ARLOCK),
    .m_axi_mem_ARCACHE(grp_test_Pipeline_ARRAY_WRITE_fu_378_m_axi_mem_ARCACHE),
    .m_axi_mem_ARPROT(grp_test_Pipeline_ARRAY_WRITE_fu_378_m_axi_mem_ARPROT),
    .m_axi_mem_ARQOS(grp_test_Pipeline_ARRAY_WRITE_fu_378_m_axi_mem_ARQOS),
    .m_axi_mem_ARREGION(grp_test_Pipeline_ARRAY_WRITE_fu_378_m_axi_mem_ARREGION),
    .m_axi_mem_ARUSER(grp_test_Pipeline_ARRAY_WRITE_fu_378_m_axi_mem_ARUSER),
    .m_axi_mem_RVALID(1'b0),
    .m_axi_mem_RREADY(grp_test_Pipeline_ARRAY_WRITE_fu_378_m_axi_mem_RREADY),
    .m_axi_mem_RDATA(64'd0),
    .m_axi_mem_RLAST(1'b0),
    .m_axi_mem_RID(1'd0),
    .m_axi_mem_RFIFONUM(9'd0),
    .m_axi_mem_RUSER(1'd0),
    .m_axi_mem_RRESP(2'd0),
    .m_axi_mem_BVALID(mem_BVALID),
    .m_axi_mem_BREADY(grp_test_Pipeline_ARRAY_WRITE_fu_378_m_axi_mem_BREADY),
    .m_axi_mem_BRESP(2'd0),
    .m_axi_mem_BID(1'd0),
    .m_axi_mem_BUSER(1'd0),
    .sext_ln91(trunc_ln91_1_reg_1268),
    .zext_ln80(out1_w_reg_1469),
    .zext_ln81(out1_w_1_reg_1474),
    .out1_w_2(out1_w_2_reg_1479),
    .zext_ln83(out1_w_3_reg_1439),
    .zext_ln84(out1_w_4_reg_1444),
    .zext_ln85(out1_w_5_reg_1449),
    .zext_ln86(out1_w_6_reg_1454),
    .zext_ln87(out1_w_7_reg_1484),
    .zext_ln13(out1_w_8_reg_1489)
);

test_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .out1(out1),
    .arg1(arg1),
    .arg2(arg2),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

test_mem_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_MEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_MEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_MEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_MEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_MEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_MEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_MEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_MEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_MEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_MEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_MEM_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .USER_DW( 64 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
mem_m_axi_U(
    .AWVALID(m_axi_mem_AWVALID),
    .AWREADY(m_axi_mem_AWREADY),
    .AWADDR(m_axi_mem_AWADDR),
    .AWID(m_axi_mem_AWID),
    .AWLEN(m_axi_mem_AWLEN),
    .AWSIZE(m_axi_mem_AWSIZE),
    .AWBURST(m_axi_mem_AWBURST),
    .AWLOCK(m_axi_mem_AWLOCK),
    .AWCACHE(m_axi_mem_AWCACHE),
    .AWPROT(m_axi_mem_AWPROT),
    .AWQOS(m_axi_mem_AWQOS),
    .AWREGION(m_axi_mem_AWREGION),
    .AWUSER(m_axi_mem_AWUSER),
    .WVALID(m_axi_mem_WVALID),
    .WREADY(m_axi_mem_WREADY),
    .WDATA(m_axi_mem_WDATA),
    .WSTRB(m_axi_mem_WSTRB),
    .WLAST(m_axi_mem_WLAST),
    .WID(m_axi_mem_WID),
    .WUSER(m_axi_mem_WUSER),
    .ARVALID(m_axi_mem_ARVALID),
    .ARREADY(m_axi_mem_ARREADY),
    .ARADDR(m_axi_mem_ARADDR),
    .ARID(m_axi_mem_ARID),
    .ARLEN(m_axi_mem_ARLEN),
    .ARSIZE(m_axi_mem_ARSIZE),
    .ARBURST(m_axi_mem_ARBURST),
    .ARLOCK(m_axi_mem_ARLOCK),
    .ARCACHE(m_axi_mem_ARCACHE),
    .ARPROT(m_axi_mem_ARPROT),
    .ARQOS(m_axi_mem_ARQOS),
    .ARREGION(m_axi_mem_ARREGION),
    .ARUSER(m_axi_mem_ARUSER),
    .RVALID(m_axi_mem_RVALID),
    .RREADY(m_axi_mem_RREADY),
    .RDATA(m_axi_mem_RDATA),
    .RLAST(m_axi_mem_RLAST),
    .RID(m_axi_mem_RID),
    .RUSER(m_axi_mem_RUSER),
    .RRESP(m_axi_mem_RRESP),
    .BVALID(m_axi_mem_BVALID),
    .BREADY(m_axi_mem_BREADY),
    .BRESP(m_axi_mem_BRESP),
    .BID(m_axi_mem_BID),
    .BUSER(m_axi_mem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(mem_ARVALID),
    .I_ARREADY(mem_ARREADY),
    .I_ARADDR(mem_ARADDR),
    .I_ARLEN(mem_ARLEN),
    .I_RVALID(mem_RVALID),
    .I_RREADY(mem_RREADY),
    .I_RDATA(mem_RDATA),
    .I_RFIFONUM(mem_RFIFONUM),
    .I_AWVALID(mem_AWVALID),
    .I_AWREADY(mem_AWREADY),
    .I_AWADDR(mem_AWADDR),
    .I_AWLEN(mem_AWLEN),
    .I_WVALID(mem_WVALID),
    .I_WREADY(mem_WREADY),
    .I_WDATA(grp_test_Pipeline_ARRAY_WRITE_fu_378_m_axi_mem_WDATA),
    .I_WSTRB(grp_test_Pipeline_ARRAY_WRITE_fu_378_m_axi_mem_WSTRB),
    .I_BVALID(mem_BVALID),
    .I_BREADY(mem_BREADY)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_test_Pipeline_ARRAY_1_READ_fu_278_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_test_Pipeline_ARRAY_1_READ_fu_278_ap_start_reg <= 1'b1;
        end else if ((grp_test_Pipeline_ARRAY_1_READ_fu_278_ap_ready == 1'b1)) begin
            grp_test_Pipeline_ARRAY_1_READ_fu_278_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_test_Pipeline_ARRAY_2_READ_fu_294_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state20)) begin
            grp_test_Pipeline_ARRAY_2_READ_fu_294_ap_start_reg <= 1'b1;
        end else if ((grp_test_Pipeline_ARRAY_2_READ_fu_294_ap_ready == 1'b1)) begin
            grp_test_Pipeline_ARRAY_2_READ_fu_294_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_test_Pipeline_ARRAY_WRITE_fu_378_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state28)) begin
            grp_test_Pipeline_ARRAY_WRITE_fu_378_ap_start_reg <= 1'b1;
        end else if ((grp_test_Pipeline_ARRAY_WRITE_fu_378_ap_ready == 1'b1)) begin
            grp_test_Pipeline_ARRAY_WRITE_fu_378_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_test_Pipeline_VITIS_LOOP_36_1_fu_310_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state22)) begin
            grp_test_Pipeline_VITIS_LOOP_36_1_fu_310_ap_start_reg <= 1'b1;
        end else if ((grp_test_Pipeline_VITIS_LOOP_36_1_fu_310_ap_ready == 1'b1)) begin
            grp_test_Pipeline_VITIS_LOOP_36_1_fu_310_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_test_Pipeline_VITIS_LOOP_56_5_fu_339_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state24)) begin
            grp_test_Pipeline_VITIS_LOOP_56_5_fu_339_ap_start_reg <= 1'b1;
        end else if ((grp_test_Pipeline_VITIS_LOOP_56_5_fu_339_ap_ready == 1'b1)) begin
            grp_test_Pipeline_VITIS_LOOP_56_5_fu_339_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        add_ln80_1_reg_1418 <= add_ln80_1_fu_664_p2;
        add_ln81_1_reg_1424 <= add_ln81_1_fu_684_p2;
        trunc_ln79_4_reg_1413 <= {{add_ln79_1_fu_634_p2[127:58]}};
        trunc_ln79_reg_1407 <= trunc_ln79_fu_596_p1;
        trunc_ln82_1_reg_1429 <= {{add_ln79_1_fu_634_p2[115:58]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        empty_32_reg_1332 <= empty_32_fu_500_p1;
        empty_33_reg_1337 <= empty_33_fu_505_p1;
        empty_34_reg_1342 <= empty_34_fu_510_p1;
        empty_35_reg_1347 <= empty_35_fu_515_p1;
        empty_36_reg_1352 <= empty_36_fu_520_p1;
        empty_37_reg_1357 <= empty_37_fu_525_p1;
        empty_38_reg_1362 <= empty_38_fu_530_p1;
        empty_39_reg_1367 <= empty_39_fu_535_p1;
        empty_40_reg_1372[63 : 1] <= empty_40_fu_540_p2[63 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        out1_w_1_reg_1474 <= out1_w_1_fu_972_p2;
        out1_w_2_reg_1479 <= out1_w_2_fu_1008_p2;
        out1_w_7_reg_1484 <= out1_w_7_fu_1019_p2;
        out1_w_8_reg_1489 <= out1_w_8_fu_1039_p2;
        out1_w_reg_1469 <= out1_w_fu_925_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        out1_w_3_reg_1439 <= out1_w_3_fu_795_p2;
        out1_w_4_reg_1444 <= out1_w_4_fu_814_p2;
        out1_w_5_reg_1449 <= out1_w_5_fu_834_p2;
        out1_w_6_reg_1454 <= out1_w_6_fu_854_p2;
        trunc_ln79_8_reg_1434 <= {{add_ln79_5_fu_775_p2[127:58]}};
        trunc_ln86_1_reg_1459 <= {{add_ln79_5_fu_775_p2[115:58]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        trunc_ln22_1_reg_1256 <= {{arg1[63:3]}};
        trunc_ln29_1_reg_1262 <= {{arg2[63:3]}};
        trunc_ln91_1_reg_1268 <= {{out1[63:3]}};
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((grp_test_Pipeline_ARRAY_1_READ_fu_278_ap_done == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

always @ (*) begin
    if ((mem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

always @ (*) begin
    if ((grp_test_Pipeline_ARRAY_2_READ_fu_294_ap_done == 1'b0)) begin
        ap_ST_fsm_state21_blk = 1'b1;
    end else begin
        ap_ST_fsm_state21_blk = 1'b0;
    end
end

assign ap_ST_fsm_state22_blk = 1'b0;

always @ (*) begin
    if ((grp_test_Pipeline_VITIS_LOOP_36_1_fu_310_ap_done == 1'b0)) begin
        ap_ST_fsm_state23_blk = 1'b1;
    end else begin
        ap_ST_fsm_state23_blk = 1'b0;
    end
end

assign ap_ST_fsm_state24_blk = 1'b0;

always @ (*) begin
    if ((grp_test_Pipeline_VITIS_LOOP_56_5_fu_339_ap_done == 1'b0)) begin
        ap_ST_fsm_state25_blk = 1'b1;
    end else begin
        ap_ST_fsm_state25_blk = 1'b0;
    end
end

assign ap_ST_fsm_state26_blk = 1'b0;

always @ (*) begin
    if ((mem_AWREADY == 1'b0)) begin
        ap_ST_fsm_state27_blk = 1'b1;
    end else begin
        ap_ST_fsm_state27_blk = 1'b0;
    end
end

assign ap_ST_fsm_state28_blk = 1'b0;

always @ (*) begin
    if ((grp_test_Pipeline_ARRAY_WRITE_fu_378_ap_done == 1'b0)) begin
        ap_ST_fsm_state29_blk = 1'b1;
    end else begin
        ap_ST_fsm_state29_blk = 1'b0;
    end
end

always @ (*) begin
    if ((mem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

always @ (*) begin
    if ((mem_BVALID == 1'b0)) begin
        ap_ST_fsm_state34_blk = 1'b1;
    end else begin
        ap_ST_fsm_state34_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state34))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state34))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        mem_ARADDR = sext_ln29_fu_434_p1;
    end else if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        mem_ARADDR = sext_ln22_fu_424_p1;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        mem_ARADDR = grp_test_Pipeline_ARRAY_2_READ_fu_294_m_axi_mem_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARADDR = grp_test_Pipeline_ARRAY_1_READ_fu_278_m_axi_mem_ARADDR;
    end else begin
        mem_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
        mem_ARLEN = 32'd9;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        mem_ARLEN = grp_test_Pipeline_ARRAY_2_READ_fu_294_m_axi_mem_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARLEN = grp_test_Pipeline_ARRAY_1_READ_fu_278_m_axi_mem_ARLEN;
    end else begin
        mem_ARLEN = 'bx;
    end
end

always @ (*) begin
    if ((((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
        mem_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        mem_ARVALID = grp_test_Pipeline_ARRAY_2_READ_fu_294_m_axi_mem_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARVALID = grp_test_Pipeline_ARRAY_1_READ_fu_278_m_axi_mem_ARVALID;
    end else begin
        mem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state27))) begin
        mem_AWADDR = sext_ln91_fu_870_p1;
    end else if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28))) begin
        mem_AWADDR = grp_test_Pipeline_ARRAY_WRITE_fu_378_m_axi_mem_AWADDR;
    end else begin
        mem_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state27))) begin
        mem_AWLEN = 32'd9;
    end else if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28))) begin
        mem_AWLEN = grp_test_Pipeline_ARRAY_WRITE_fu_378_m_axi_mem_AWLEN;
    end else begin
        mem_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state27))) begin
        mem_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28))) begin
        mem_AWVALID = grp_test_Pipeline_ARRAY_WRITE_fu_378_m_axi_mem_AWVALID;
    end else begin
        mem_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state34))) begin
        mem_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28))) begin
        mem_BREADY = grp_test_Pipeline_ARRAY_WRITE_fu_378_m_axi_mem_BREADY;
    end else begin
        mem_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        mem_RREADY = grp_test_Pipeline_ARRAY_2_READ_fu_294_m_axi_mem_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_RREADY = grp_test_Pipeline_ARRAY_1_READ_fu_278_m_axi_mem_RREADY;
    end else begin
        mem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28))) begin
        mem_WVALID = grp_test_Pipeline_ARRAY_WRITE_fu_378_m_axi_mem_WVALID;
    end else begin
        mem_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state2))) begin
        mem_blk_n_AR = m_axi_mem_ARREADY;
    end else begin
        mem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        mem_blk_n_AW = m_axi_mem_AWREADY;
    end else begin
        mem_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        mem_blk_n_B = m_axi_mem_BVALID;
    end else begin
        mem_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((grp_test_Pipeline_ARRAY_1_READ_fu_278_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            if (((grp_test_Pipeline_ARRAY_2_READ_fu_294_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            if (((grp_test_Pipeline_VITIS_LOOP_36_1_fu_310_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            if (((grp_test_Pipeline_VITIS_LOOP_56_5_fu_339_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state27))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            if (((grp_test_Pipeline_ARRAY_WRITE_fu_378_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state34))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln79_1_fu_634_p2 = ($signed(grp_test_Pipeline_VITIS_LOOP_56_5_fu_339_add114_596_out) + $signed(sext_ln79_1_fu_630_p1));

assign add_ln79_2_fu_715_p2 = ($signed(grp_test_Pipeline_VITIS_LOOP_56_5_fu_339_add114_495_out) + $signed(sext_ln79_2_fu_712_p1));

assign add_ln79_3_fu_735_p2 = ($signed(grp_test_Pipeline_VITIS_LOOP_56_5_fu_339_add114_394_out) + $signed(sext_ln79_3_fu_731_p1));

assign add_ln79_4_fu_755_p2 = ($signed(grp_test_Pipeline_VITIS_LOOP_56_5_fu_339_add114_24593_out) + $signed(sext_ln79_4_fu_751_p1));

assign add_ln79_5_fu_775_p2 = ($signed(grp_test_Pipeline_VITIS_LOOP_56_5_fu_339_add114_12792_out) + $signed(sext_ln79_5_fu_771_p1));

assign add_ln79_6_fu_889_p2 = ($signed(grp_test_Pipeline_VITIS_LOOP_56_5_fu_339_add11491_out) + $signed(sext_ln79_6_fu_886_p1));

assign add_ln79_7_fu_909_p2 = ($signed(grp_test_Pipeline_VITIS_LOOP_56_5_fu_339_add87_290_out) + $signed(sext_ln79_7_fu_905_p1));

assign add_ln79_fu_614_p2 = ($signed(grp_test_Pipeline_VITIS_LOOP_56_5_fu_339_add114_697_out) + $signed(sext_ln79_fu_610_p1));

assign add_ln80_1_fu_664_p2 = (trunc_ln80_3_fu_654_p4 + trunc_ln80_fu_650_p1);

assign add_ln80_fu_948_p2 = ($signed(sext_ln80_fu_944_p1) + $signed(zext_ln80_fu_931_p1));

assign add_ln81_1_fu_684_p2 = (trunc_ln81_2_fu_674_p4 + trunc_ln81_fu_670_p1);

assign add_ln81_fu_981_p2 = ($signed(sext_ln80_1_fu_964_p1) + $signed(zext_ln81_fu_978_p1));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign empty_32_fu_500_p1 = grp_test_Pipeline_ARRAY_2_READ_fu_294_arg2_r_1_out[62:0];

assign empty_33_fu_505_p1 = grp_test_Pipeline_ARRAY_2_READ_fu_294_arg2_r_2_out[62:0];

assign empty_34_fu_510_p1 = grp_test_Pipeline_ARRAY_2_READ_fu_294_arg2_r_3_out[62:0];

assign empty_35_fu_515_p1 = grp_test_Pipeline_ARRAY_2_READ_fu_294_arg2_r_4_out[62:0];

assign empty_36_fu_520_p1 = grp_test_Pipeline_ARRAY_2_READ_fu_294_arg2_r_5_out[62:0];

assign empty_37_fu_525_p1 = grp_test_Pipeline_ARRAY_2_READ_fu_294_arg2_r_6_out[62:0];

assign empty_38_fu_530_p1 = grp_test_Pipeline_ARRAY_2_READ_fu_294_arg2_r_8_out[62:0];

assign empty_39_fu_535_p1 = grp_test_Pipeline_ARRAY_2_READ_fu_294_arg2_r_7_out[62:0];

assign empty_40_fu_540_p2 = grp_test_Pipeline_ARRAY_2_READ_fu_294_arg2_r_8_out << 64'd1;

assign grp_test_Pipeline_ARRAY_1_READ_fu_278_ap_start = grp_test_Pipeline_ARRAY_1_READ_fu_278_ap_start_reg;

assign grp_test_Pipeline_ARRAY_2_READ_fu_294_ap_start = grp_test_Pipeline_ARRAY_2_READ_fu_294_ap_start_reg;

assign grp_test_Pipeline_ARRAY_WRITE_fu_378_ap_start = grp_test_Pipeline_ARRAY_WRITE_fu_378_ap_start_reg;

assign grp_test_Pipeline_VITIS_LOOP_36_1_fu_310_ap_start = grp_test_Pipeline_VITIS_LOOP_36_1_fu_310_ap_start_reg;

assign grp_test_Pipeline_VITIS_LOOP_56_5_fu_339_ap_start = grp_test_Pipeline_VITIS_LOOP_56_5_fu_339_ap_start_reg;

assign out1_w_1_fu_972_p2 = ($signed(sext_ln80_2_fu_968_p1) + $signed(add_ln80_1_reg_1418));

assign out1_w_2_fu_1008_p2 = (zext_ln81_2_fu_1005_p1 + zext_ln81_1_fu_1001_p1);

assign out1_w_3_fu_795_p2 = (trunc_ln82_1_reg_1429 + trunc_ln82_fu_791_p1);

assign out1_w_4_fu_814_p2 = (trunc_ln83_1_fu_804_p4 + trunc_ln83_fu_800_p1);

assign out1_w_5_fu_834_p2 = (trunc_ln84_1_fu_824_p4 + trunc_ln84_fu_820_p1);

assign out1_w_6_fu_854_p2 = (trunc_ln85_1_fu_844_p4 + trunc_ln85_fu_840_p1);

assign out1_w_7_fu_1019_p2 = (trunc_ln86_1_reg_1459 + trunc_ln86_fu_1015_p1);

assign out1_w_8_fu_1039_p2 = (trunc_ln87_1_fu_1029_p4 + trunc_ln87_fu_1025_p1);

assign out1_w_fu_925_p2 = (trunc_ln79_1_fu_915_p4 + trunc_ln79_reg_1407);

assign sext_ln22_fu_424_p1 = $signed(trunc_ln22_1_reg_1256);

assign sext_ln29_fu_434_p1 = $signed(trunc_ln29_1_reg_1262);

assign sext_ln79_1_fu_630_p1 = $signed(trunc_ln79_3_fu_620_p4);

assign sext_ln79_2_fu_712_p1 = $signed(trunc_ln79_4_reg_1413);

assign sext_ln79_3_fu_731_p1 = $signed(trunc_ln79_5_fu_721_p4);

assign sext_ln79_4_fu_751_p1 = $signed(trunc_ln79_6_fu_741_p4);

assign sext_ln79_5_fu_771_p1 = $signed(trunc_ln79_7_fu_761_p4);

assign sext_ln79_6_fu_886_p1 = $signed(trunc_ln79_8_reg_1434);

assign sext_ln79_7_fu_905_p1 = $signed(trunc_ln79_9_fu_895_p4);

assign sext_ln79_fu_610_p1 = $signed(trunc_ln79_2_fu_600_p4);

assign sext_ln80_1_fu_964_p1 = trunc_ln80_1_fu_954_p4;

assign sext_ln80_2_fu_968_p1 = trunc_ln80_1_fu_954_p4;

assign sext_ln80_fu_944_p1 = $signed(trunc_ln4_fu_934_p4);

assign sext_ln81_fu_997_p1 = $signed(tmp_fu_987_p4);

assign sext_ln91_fu_870_p1 = $signed(trunc_ln91_1_reg_1268);

assign tmp_fu_987_p4 = {{add_ln81_fu_981_p2[59:58]}};

assign trunc_ln4_fu_934_p4 = {{add_ln79_7_fu_909_p2[127:57]}};

assign trunc_ln79_1_fu_915_p4 = {{add_ln79_7_fu_909_p2[114:57]}};

assign trunc_ln79_2_fu_600_p4 = {{grp_test_Pipeline_VITIS_LOOP_56_5_fu_339_add114_798_out[127:58]}};

assign trunc_ln79_3_fu_620_p4 = {{add_ln79_fu_614_p2[127:58]}};

assign trunc_ln79_5_fu_721_p4 = {{add_ln79_2_fu_715_p2[127:58]}};

assign trunc_ln79_6_fu_741_p4 = {{add_ln79_3_fu_735_p2[127:58]}};

assign trunc_ln79_7_fu_761_p4 = {{add_ln79_4_fu_755_p2[127:58]}};

assign trunc_ln79_9_fu_895_p4 = {{add_ln79_6_fu_889_p2[127:58]}};

assign trunc_ln79_fu_596_p1 = grp_test_Pipeline_VITIS_LOOP_56_5_fu_339_add114_798_out[57:0];

assign trunc_ln80_1_fu_954_p4 = {{add_ln80_fu_948_p2[71:58]}};

assign trunc_ln80_3_fu_654_p4 = {{grp_test_Pipeline_VITIS_LOOP_56_5_fu_339_add114_798_out[115:58]}};

assign trunc_ln80_fu_650_p1 = grp_test_Pipeline_VITIS_LOOP_56_5_fu_339_add114_697_out[57:0];

assign trunc_ln81_2_fu_674_p4 = {{add_ln79_fu_614_p2[115:58]}};

assign trunc_ln81_fu_670_p1 = grp_test_Pipeline_VITIS_LOOP_56_5_fu_339_add114_596_out[57:0];

assign trunc_ln82_fu_791_p1 = grp_test_Pipeline_VITIS_LOOP_56_5_fu_339_add114_495_out[57:0];

assign trunc_ln83_1_fu_804_p4 = {{add_ln79_2_fu_715_p2[115:58]}};

assign trunc_ln83_fu_800_p1 = grp_test_Pipeline_VITIS_LOOP_56_5_fu_339_add114_394_out[57:0];

assign trunc_ln84_1_fu_824_p4 = {{add_ln79_3_fu_735_p2[115:58]}};

assign trunc_ln84_fu_820_p1 = grp_test_Pipeline_VITIS_LOOP_56_5_fu_339_add114_24593_out[57:0];

assign trunc_ln85_1_fu_844_p4 = {{add_ln79_4_fu_755_p2[115:58]}};

assign trunc_ln85_fu_840_p1 = grp_test_Pipeline_VITIS_LOOP_56_5_fu_339_add114_12792_out[57:0];

assign trunc_ln86_fu_1015_p1 = grp_test_Pipeline_VITIS_LOOP_56_5_fu_339_add11491_out[57:0];

assign trunc_ln87_1_fu_1029_p4 = {{add_ln79_6_fu_889_p2[114:58]}};

assign trunc_ln87_fu_1025_p1 = grp_test_Pipeline_VITIS_LOOP_56_5_fu_339_add87_290_out[56:0];

assign zext_ln80_fu_931_p1 = trunc_ln79_reg_1407;

assign zext_ln81_1_fu_1001_p1 = $unsigned(sext_ln81_fu_997_p1);

assign zext_ln81_2_fu_1005_p1 = add_ln81_1_reg_1424;

assign zext_ln81_fu_978_p1 = add_ln80_1_reg_1418;

always @ (posedge ap_clk) begin
    empty_40_reg_1372[0] <= 1'b0;
end

endmodule //test
