// Seed: 2093878981
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5;
endmodule
module module_1 (
    output wor id_0,
    input wire id_1,
    input supply0 id_2,
    output supply0 id_3,
    input supply1 id_4,
    output supply1 id_5,
    input wire id_6,
    input tri0 id_7,
    output supply0 id_8,
    output tri0 id_9,
    output wire id_10,
    output tri id_11,
    output wire id_12,
    output tri id_13,
    input tri0 id_14,
    output tri id_15,
    input wor id_16,
    output tri1 id_17,
    input wor id_18,
    input tri0 id_19,
    output tri0 id_20,
    input tri id_21,
    output supply0 id_22,
    input wor id_23,
    input wor id_24,
    input supply1 id_25,
    input tri1 id_26,
    input uwire id_27,
    input wor id_28
);
  wire id_30;
  wire id_31;
  wor  id_32 = id_26;
  module_0(
      id_30, id_31, id_31, id_30
  );
endmodule
