--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 30189 paths analyzed, 1927 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.544ns.
--------------------------------------------------------------------------------
Slack:                  9.456ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_0 (FF)
  Destination:          dm/M_tmr_q_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.509ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_0 to dm/M_tmr_q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.DMUX    Tshcko                0.576   M_question_read_data[2]
                                                       question/read_data_0
    SLICE_X16Y21.A2      net (fanout=42)       4.051   M_question_read_data[0]
    SLICE_X16Y21.A       Tilo                  0.254   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10211
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10215
    SLICE_X15Y21.A1      net (fanout=1)        0.743   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10215
    SLICE_X15Y21.A       Tilo                  0.259   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10212
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10216
    SLICE_X9Y21.A2       net (fanout=2)        1.382   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1021
    SLICE_X9Y21.A        Tilo                  0.259   dm/M_tmr_q[30]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT544
    SLICE_X15Y22.B5      net (fanout=16)       1.401   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1027
    SLICE_X15Y22.B       Tilo                  0.259   dm/M_tmr_q_29_3
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1327
    SLICE_X9Y21.AX       net (fanout=3)        1.211   dm/data[4]_GND_20_o_wide_mux_371_OUT[29]
    SLICE_X9Y21.CLK      Tdick                 0.114   dm/M_tmr_q[30]
                                                       dm/M_tmr_q_29
    -------------------------------------------------  ---------------------------
    Total                                     10.509ns (1.721ns logic, 8.788ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack:                  9.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_0 (FF)
  Destination:          dm/M_tmr_q_27_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.389ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.681 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_0 to dm/M_tmr_q_27_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.DMUX    Tshcko                0.576   M_question_read_data[2]
                                                       question/read_data_0
    SLICE_X16Y21.A2      net (fanout=42)       4.051   M_question_read_data[0]
    SLICE_X16Y21.A       Tilo                  0.254   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10211
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10215
    SLICE_X15Y21.A1      net (fanout=1)        0.743   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10215
    SLICE_X15Y21.A       Tilo                  0.259   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10212
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10216
    SLICE_X9Y21.A2       net (fanout=2)        1.382   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1021
    SLICE_X9Y21.A        Tilo                  0.259   dm/M_tmr_q[30]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT544
    SLICE_X8Y24.D2       net (fanout=16)       1.278   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1027
    SLICE_X8Y24.D        Tilo                  0.254   dm/M_tmr_q[27]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1207
    SLICE_X12Y21.AX      net (fanout=1)        1.248   dm/data[4]_GND_20_o_wide_mux_371_OUT[27]
    SLICE_X12Y21.CLK     Tdick                 0.085   dm/M_tmr_q_28_1
                                                       dm/M_tmr_q_27_1
    -------------------------------------------------  ---------------------------
    Total                                     10.389ns (1.687ns logic, 8.702ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack:                  9.590ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_0 (FF)
  Destination:          dm/M_tmr_q_26_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.346ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.681 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_0 to dm/M_tmr_q_26_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.DMUX    Tshcko                0.576   M_question_read_data[2]
                                                       question/read_data_0
    SLICE_X16Y21.A2      net (fanout=42)       4.051   M_question_read_data[0]
    SLICE_X16Y21.A       Tilo                  0.254   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10211
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10215
    SLICE_X15Y21.A1      net (fanout=1)        0.743   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10215
    SLICE_X15Y21.A       Tilo                  0.259   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10212
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10216
    SLICE_X9Y21.A2       net (fanout=2)        1.382   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1021
    SLICE_X9Y21.A        Tilo                  0.259   dm/M_tmr_q[30]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT544
    SLICE_X8Y24.C1       net (fanout=16)       1.040   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1027
    SLICE_X8Y24.C        Tilo                  0.255   dm/M_tmr_q[27]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1147
    SLICE_X12Y21.CX      net (fanout=3)        1.442   dm/data[4]_GND_20_o_wide_mux_371_OUT[26]
    SLICE_X12Y21.CLK     Tdick                 0.085   dm/M_tmr_q_28_1
                                                       dm/M_tmr_q_26_3
    -------------------------------------------------  ---------------------------
    Total                                     10.346ns (1.688ns logic, 8.658ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack:                  9.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_0 (FF)
  Destination:          dm/M_tmr_q_26_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.203ns (Levels of Logic = 5)
  Clock Path Skew:      -0.029ns (0.681 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_0 to dm/M_tmr_q_26_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.DMUX    Tshcko                0.576   M_question_read_data[2]
                                                       question/read_data_0
    SLICE_X16Y21.A2      net (fanout=42)       4.051   M_question_read_data[0]
    SLICE_X16Y21.A       Tilo                  0.254   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10211
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10215
    SLICE_X15Y21.A1      net (fanout=1)        0.743   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10215
    SLICE_X15Y21.A       Tilo                  0.259   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10212
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10216
    SLICE_X9Y21.A2       net (fanout=2)        1.382   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1021
    SLICE_X9Y21.A        Tilo                  0.259   dm/M_tmr_q[30]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT544
    SLICE_X8Y24.C1       net (fanout=16)       1.040   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1027
    SLICE_X8Y24.C        Tilo                  0.255   dm/M_tmr_q[27]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1147
    SLICE_X12Y21.A5      net (fanout=3)        1.184   dm/data[4]_GND_20_o_wide_mux_371_OUT[26]
    SLICE_X12Y21.CLK     Tas                   0.200   dm/M_tmr_q_28_1
                                                       dm/data[4]_GND_20_o_wide_mux_371_OUT[26]_rt
                                                       dm/M_tmr_q_26_1
    -------------------------------------------------  ---------------------------
    Total                                     10.203ns (1.803ns logic, 8.400ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack:                  9.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_0 (FF)
  Destination:          dm/M_tmr_q_26_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.147ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.681 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_0 to dm/M_tmr_q_26_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.DMUX    Tshcko                0.576   M_question_read_data[2]
                                                       question/read_data_0
    SLICE_X16Y21.A2      net (fanout=42)       4.051   M_question_read_data[0]
    SLICE_X16Y21.A       Tilo                  0.254   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10211
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10215
    SLICE_X15Y21.A1      net (fanout=1)        0.743   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10215
    SLICE_X15Y21.A       Tilo                  0.259   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10212
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10216
    SLICE_X9Y21.A2       net (fanout=2)        1.382   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1021
    SLICE_X9Y21.A        Tilo                  0.259   dm/M_tmr_q[30]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT544
    SLICE_X8Y24.C1       net (fanout=16)       1.040   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1027
    SLICE_X8Y24.C        Tilo                  0.255   dm/M_tmr_q[27]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1147
    SLICE_X12Y21.BX      net (fanout=3)        1.243   dm/data[4]_GND_20_o_wide_mux_371_OUT[26]
    SLICE_X12Y21.CLK     Tdick                 0.085   dm/M_tmr_q_28_1
                                                       dm/M_tmr_q_26_2
    -------------------------------------------------  ---------------------------
    Total                                     10.147ns (1.688ns logic, 8.459ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack:                  9.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_0 (FF)
  Destination:          dm/M_tmr_q_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.164ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_0 to dm/M_tmr_q_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.DMUX    Tshcko                0.576   M_question_read_data[2]
                                                       question/read_data_0
    SLICE_X16Y21.A2      net (fanout=42)       4.051   M_question_read_data[0]
    SLICE_X16Y21.A       Tilo                  0.254   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10211
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10215
    SLICE_X15Y21.A1      net (fanout=1)        0.743   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10215
    SLICE_X15Y21.A       Tilo                  0.259   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10212
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10216
    SLICE_X9Y21.A2       net (fanout=2)        1.382   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1021
    SLICE_X9Y21.A        Tilo                  0.259   dm/M_tmr_q[30]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT544
    SLICE_X12Y22.A4      net (fanout=16)       1.272   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1027
    SLICE_X12Y22.A       Tilo                  0.254   dm/M_tmr_q_30_3
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1447
    SLICE_X9Y21.CX       net (fanout=3)        1.000   dm/data[4]_GND_20_o_wide_mux_371_OUT[30]
    SLICE_X9Y21.CLK      Tdick                 0.114   dm/M_tmr_q[30]
                                                       dm/M_tmr_q_30
    -------------------------------------------------  ---------------------------
    Total                                     10.164ns (1.716ns logic, 8.448ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack:                  9.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_0 (FF)
  Destination:          dm/M_tmr_q_29_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.979ns (Levels of Logic = 4)
  Clock Path Skew:      -0.032ns (0.678 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_0 to dm/M_tmr_q_29_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.DMUX    Tshcko                0.576   M_question_read_data[2]
                                                       question/read_data_0
    SLICE_X16Y21.A2      net (fanout=42)       4.051   M_question_read_data[0]
    SLICE_X16Y21.A       Tilo                  0.254   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10211
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10215
    SLICE_X15Y21.A1      net (fanout=1)        0.743   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10215
    SLICE_X15Y21.A       Tilo                  0.259   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10212
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10216
    SLICE_X9Y21.A2       net (fanout=2)        1.382   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1021
    SLICE_X9Y21.A        Tilo                  0.259   dm/M_tmr_q[30]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT544
    SLICE_X15Y22.B5      net (fanout=16)       1.401   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1027
    SLICE_X15Y22.B       Tilo                  0.259   dm/M_tmr_q_29_3
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1327
    SLICE_X15Y22.AX      net (fanout=3)        0.681   dm/data[4]_GND_20_o_wide_mux_371_OUT[29]
    SLICE_X15Y22.CLK     Tdick                 0.114   dm/M_tmr_q_29_3
                                                       dm/M_tmr_q_29_1
    -------------------------------------------------  ---------------------------
    Total                                      9.979ns (1.721ns logic, 8.258ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack:                  10.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_0 (FF)
  Destination:          dm/M_tmr_q_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.953ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_0 to dm/M_tmr_q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.DMUX    Tshcko                0.576   M_question_read_data[2]
                                                       question/read_data_0
    SLICE_X15Y21.B2      net (fanout=42)       4.003   M_question_read_data[0]
    SLICE_X15Y21.B       Tilo                  0.259   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10212
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10213
    SLICE_X15Y21.A5      net (fanout=1)        0.230   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10213
    SLICE_X15Y21.A       Tilo                  0.259   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10212
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10216
    SLICE_X9Y21.A2       net (fanout=2)        1.382   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1021
    SLICE_X9Y21.A        Tilo                  0.259   dm/M_tmr_q[30]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT544
    SLICE_X15Y22.B5      net (fanout=16)       1.401   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1027
    SLICE_X15Y22.B       Tilo                  0.259   dm/M_tmr_q_29_3
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1327
    SLICE_X9Y21.AX       net (fanout=3)        1.211   dm/data[4]_GND_20_o_wide_mux_371_OUT[29]
    SLICE_X9Y21.CLK      Tdick                 0.114   dm/M_tmr_q[30]
                                                       dm/M_tmr_q_29
    -------------------------------------------------  ---------------------------
    Total                                      9.953ns (1.726ns logic, 8.227ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack:                  10.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_0 (FF)
  Destination:          dm/M_tmr_q_27_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.833ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.681 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_0 to dm/M_tmr_q_27_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.DMUX    Tshcko                0.576   M_question_read_data[2]
                                                       question/read_data_0
    SLICE_X15Y21.B2      net (fanout=42)       4.003   M_question_read_data[0]
    SLICE_X15Y21.B       Tilo                  0.259   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10212
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10213
    SLICE_X15Y21.A5      net (fanout=1)        0.230   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10213
    SLICE_X15Y21.A       Tilo                  0.259   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10212
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10216
    SLICE_X9Y21.A2       net (fanout=2)        1.382   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1021
    SLICE_X9Y21.A        Tilo                  0.259   dm/M_tmr_q[30]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT544
    SLICE_X8Y24.D2       net (fanout=16)       1.278   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1027
    SLICE_X8Y24.D        Tilo                  0.254   dm/M_tmr_q[27]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1207
    SLICE_X12Y21.AX      net (fanout=1)        1.248   dm/data[4]_GND_20_o_wide_mux_371_OUT[27]
    SLICE_X12Y21.CLK     Tdick                 0.085   dm/M_tmr_q_28_1
                                                       dm/M_tmr_q_27_1
    -------------------------------------------------  ---------------------------
    Total                                      9.833ns (1.692ns logic, 8.141ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack:                  10.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_0 (FF)
  Destination:          dm/M_tmr_q_30_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.819ns (Levels of Logic = 4)
  Clock Path Skew:      -0.032ns (0.678 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_0 to dm/M_tmr_q_30_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.DMUX    Tshcko                0.576   M_question_read_data[2]
                                                       question/read_data_0
    SLICE_X16Y21.A2      net (fanout=42)       4.051   M_question_read_data[0]
    SLICE_X16Y21.A       Tilo                  0.254   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10211
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10215
    SLICE_X15Y21.A1      net (fanout=1)        0.743   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10215
    SLICE_X15Y21.A       Tilo                  0.259   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10212
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10216
    SLICE_X9Y21.A2       net (fanout=2)        1.382   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1021
    SLICE_X9Y21.A        Tilo                  0.259   dm/M_tmr_q[30]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT544
    SLICE_X12Y22.A4      net (fanout=16)       1.272   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1027
    SLICE_X12Y22.A       Tilo                  0.254   dm/M_tmr_q_30_3
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1447
    SLICE_X12Y22.CX      net (fanout=3)        0.684   dm/data[4]_GND_20_o_wide_mux_371_OUT[30]
    SLICE_X12Y22.CLK     Tdick                 0.085   dm/M_tmr_q_30_3
                                                       dm/M_tmr_q_30_3
    -------------------------------------------------  ---------------------------
    Total                                      9.819ns (1.687ns logic, 8.132ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack:                  10.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_0 (FF)
  Destination:          dm/M_tmr_q_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.844ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_0 to dm/M_tmr_q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.DMUX    Tshcko                0.576   M_question_read_data[2]
                                                       question/read_data_0
    SLICE_X14Y22.A1      net (fanout=42)       3.821   M_question_read_data[0]
    SLICE_X14Y22.A       Tilo                  0.235   dm/_n0504_inv1
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10214
    SLICE_X15Y21.A6      net (fanout=1)        0.327   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10214
    SLICE_X15Y21.A       Tilo                  0.259   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10212
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10216
    SLICE_X9Y21.A2       net (fanout=2)        1.382   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1021
    SLICE_X9Y21.A        Tilo                  0.259   dm/M_tmr_q[30]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT544
    SLICE_X15Y22.B5      net (fanout=16)       1.401   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1027
    SLICE_X15Y22.B       Tilo                  0.259   dm/M_tmr_q_29_3
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1327
    SLICE_X9Y21.AX       net (fanout=3)        1.211   dm/data[4]_GND_20_o_wide_mux_371_OUT[29]
    SLICE_X9Y21.CLK      Tdick                 0.114   dm/M_tmr_q[30]
                                                       dm/M_tmr_q_29
    -------------------------------------------------  ---------------------------
    Total                                      9.844ns (1.702ns logic, 8.142ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack:                  10.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_0 (FF)
  Destination:          dm/M_tmr_q_26_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.790ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.681 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_0 to dm/M_tmr_q_26_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.DMUX    Tshcko                0.576   M_question_read_data[2]
                                                       question/read_data_0
    SLICE_X15Y21.B2      net (fanout=42)       4.003   M_question_read_data[0]
    SLICE_X15Y21.B       Tilo                  0.259   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10212
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10213
    SLICE_X15Y21.A5      net (fanout=1)        0.230   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10213
    SLICE_X15Y21.A       Tilo                  0.259   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10212
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10216
    SLICE_X9Y21.A2       net (fanout=2)        1.382   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1021
    SLICE_X9Y21.A        Tilo                  0.259   dm/M_tmr_q[30]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT544
    SLICE_X8Y24.C1       net (fanout=16)       1.040   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1027
    SLICE_X8Y24.C        Tilo                  0.255   dm/M_tmr_q[27]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1147
    SLICE_X12Y21.CX      net (fanout=3)        1.442   dm/data[4]_GND_20_o_wide_mux_371_OUT[26]
    SLICE_X12Y21.CLK     Tdick                 0.085   dm/M_tmr_q_28_1
                                                       dm/M_tmr_q_26_3
    -------------------------------------------------  ---------------------------
    Total                                      9.790ns (1.693ns logic, 8.097ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack:                  10.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_0 (FF)
  Destination:          dm/M_tmr_q_29_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.778ns (Levels of Logic = 4)
  Clock Path Skew:      -0.032ns (0.678 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_0 to dm/M_tmr_q_29_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.DMUX    Tshcko                0.576   M_question_read_data[2]
                                                       question/read_data_0
    SLICE_X16Y21.A2      net (fanout=42)       4.051   M_question_read_data[0]
    SLICE_X16Y21.A       Tilo                  0.254   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10211
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10215
    SLICE_X15Y21.A1      net (fanout=1)        0.743   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10215
    SLICE_X15Y21.A       Tilo                  0.259   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10212
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10216
    SLICE_X9Y21.A2       net (fanout=2)        1.382   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1021
    SLICE_X9Y21.A        Tilo                  0.259   dm/M_tmr_q[30]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT544
    SLICE_X15Y22.B5      net (fanout=16)       1.401   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1027
    SLICE_X15Y22.B       Tilo                  0.259   dm/M_tmr_q_29_3
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1327
    SLICE_X15Y22.CX      net (fanout=3)        0.480   dm/data[4]_GND_20_o_wide_mux_371_OUT[29]
    SLICE_X15Y22.CLK     Tdick                 0.114   dm/M_tmr_q_29_3
                                                       dm/M_tmr_q_29_3
    -------------------------------------------------  ---------------------------
    Total                                      9.778ns (1.721ns logic, 8.057ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack:                  10.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_0 (FF)
  Destination:          dm/M_tmr_q_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.808ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_0 to dm/M_tmr_q_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.DMUX    Tshcko                0.576   M_question_read_data[2]
                                                       question/read_data_0
    SLICE_X16Y21.B6      net (fanout=42)       3.347   M_question_read_data[0]
    SLICE_X16Y21.B       Tilo                  0.254   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10211
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10211
    SLICE_X15Y21.A2      net (fanout=1)        0.746   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10211
    SLICE_X15Y21.A       Tilo                  0.259   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10212
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10216
    SLICE_X9Y21.A2       net (fanout=2)        1.382   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1021
    SLICE_X9Y21.A        Tilo                  0.259   dm/M_tmr_q[30]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT544
    SLICE_X15Y22.B5      net (fanout=16)       1.401   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1027
    SLICE_X15Y22.B       Tilo                  0.259   dm/M_tmr_q_29_3
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1327
    SLICE_X9Y21.AX       net (fanout=3)        1.211   dm/data[4]_GND_20_o_wide_mux_371_OUT[29]
    SLICE_X9Y21.CLK      Tdick                 0.114   dm/M_tmr_q[30]
                                                       dm/M_tmr_q_29
    -------------------------------------------------  ---------------------------
    Total                                      9.808ns (1.721ns logic, 8.087ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack:                  10.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_0 (FF)
  Destination:          dm/M_tmr_q_26_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.751ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.681 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_0 to dm/M_tmr_q_26_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.DMUX    Tshcko                0.576   M_question_read_data[2]
                                                       question/read_data_0
    SLICE_X16Y22.D2      net (fanout=42)       3.976   M_question_read_data[0]
    SLICE_X16Y22.CMUX    Topdc                 0.456   dm/M_tmr_q[30]_GND_20_o_equal_357_o_mmx_out3
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1022_F
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1022
    SLICE_X16Y21.D2      net (fanout=2)        0.992   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1022
    SLICE_X16Y21.CMUX    Topdc                 0.456   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10211
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT546_F
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT546
    SLICE_X8Y24.C5       net (fanout=31)       1.513   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1029
    SLICE_X8Y24.C        Tilo                  0.255   dm/M_tmr_q[27]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1147
    SLICE_X12Y21.CX      net (fanout=3)        1.442   dm/data[4]_GND_20_o_wide_mux_371_OUT[26]
    SLICE_X12Y21.CLK     Tdick                 0.085   dm/M_tmr_q_28_1
                                                       dm/M_tmr_q_26_3
    -------------------------------------------------  ---------------------------
    Total                                      9.751ns (1.828ns logic, 7.923ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  10.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_0 (FF)
  Destination:          dm/M_tmr_q_27_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.724ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.681 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_0 to dm/M_tmr_q_27_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.DMUX    Tshcko                0.576   M_question_read_data[2]
                                                       question/read_data_0
    SLICE_X14Y22.A1      net (fanout=42)       3.821   M_question_read_data[0]
    SLICE_X14Y22.A       Tilo                  0.235   dm/_n0504_inv1
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10214
    SLICE_X15Y21.A6      net (fanout=1)        0.327   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10214
    SLICE_X15Y21.A       Tilo                  0.259   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10212
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10216
    SLICE_X9Y21.A2       net (fanout=2)        1.382   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1021
    SLICE_X9Y21.A        Tilo                  0.259   dm/M_tmr_q[30]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT544
    SLICE_X8Y24.D2       net (fanout=16)       1.278   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1027
    SLICE_X8Y24.D        Tilo                  0.254   dm/M_tmr_q[27]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1207
    SLICE_X12Y21.AX      net (fanout=1)        1.248   dm/data[4]_GND_20_o_wide_mux_371_OUT[27]
    SLICE_X12Y21.CLK     Tdick                 0.085   dm/M_tmr_q_28_1
                                                       dm/M_tmr_q_27_1
    -------------------------------------------------  ---------------------------
    Total                                      9.724ns (1.668ns logic, 8.056ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack:                  10.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_0 (FF)
  Destination:          dm/M_tmr_q_27_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.688ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.681 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_0 to dm/M_tmr_q_27_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.DMUX    Tshcko                0.576   M_question_read_data[2]
                                                       question/read_data_0
    SLICE_X16Y21.B6      net (fanout=42)       3.347   M_question_read_data[0]
    SLICE_X16Y21.B       Tilo                  0.254   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10211
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10211
    SLICE_X15Y21.A2      net (fanout=1)        0.746   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10211
    SLICE_X15Y21.A       Tilo                  0.259   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10212
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10216
    SLICE_X9Y21.A2       net (fanout=2)        1.382   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1021
    SLICE_X9Y21.A        Tilo                  0.259   dm/M_tmr_q[30]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT544
    SLICE_X8Y24.D2       net (fanout=16)       1.278   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1027
    SLICE_X8Y24.D        Tilo                  0.254   dm/M_tmr_q[27]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1207
    SLICE_X12Y21.AX      net (fanout=1)        1.248   dm/data[4]_GND_20_o_wide_mux_371_OUT[27]
    SLICE_X12Y21.CLK     Tdick                 0.085   dm/M_tmr_q_28_1
                                                       dm/M_tmr_q_27_1
    -------------------------------------------------  ---------------------------
    Total                                      9.688ns (1.687ns logic, 8.001ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack:                  10.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_0 (FF)
  Destination:          dm/M_tmr_q_26_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.681ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.681 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_0 to dm/M_tmr_q_26_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.DMUX    Tshcko                0.576   M_question_read_data[2]
                                                       question/read_data_0
    SLICE_X14Y22.A1      net (fanout=42)       3.821   M_question_read_data[0]
    SLICE_X14Y22.A       Tilo                  0.235   dm/_n0504_inv1
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10214
    SLICE_X15Y21.A6      net (fanout=1)        0.327   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10214
    SLICE_X15Y21.A       Tilo                  0.259   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10212
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10216
    SLICE_X9Y21.A2       net (fanout=2)        1.382   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1021
    SLICE_X9Y21.A        Tilo                  0.259   dm/M_tmr_q[30]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT544
    SLICE_X8Y24.C1       net (fanout=16)       1.040   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1027
    SLICE_X8Y24.C        Tilo                  0.255   dm/M_tmr_q[27]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1147
    SLICE_X12Y21.CX      net (fanout=3)        1.442   dm/data[4]_GND_20_o_wide_mux_371_OUT[26]
    SLICE_X12Y21.CLK     Tdick                 0.085   dm/M_tmr_q_28_1
                                                       dm/M_tmr_q_26_3
    -------------------------------------------------  ---------------------------
    Total                                      9.681ns (1.669ns logic, 8.012ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack:                  10.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_0 (FF)
  Destination:          dm/M_tmr_q_30_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.651ns (Levels of Logic = 4)
  Clock Path Skew:      -0.032ns (0.678 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_0 to dm/M_tmr_q_30_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.DMUX    Tshcko                0.576   M_question_read_data[2]
                                                       question/read_data_0
    SLICE_X16Y21.A2      net (fanout=42)       4.051   M_question_read_data[0]
    SLICE_X16Y21.A       Tilo                  0.254   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10211
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10215
    SLICE_X15Y21.A1      net (fanout=1)        0.743   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10215
    SLICE_X15Y21.A       Tilo                  0.259   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10212
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10216
    SLICE_X9Y21.A2       net (fanout=2)        1.382   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1021
    SLICE_X9Y21.A        Tilo                  0.259   dm/M_tmr_q[30]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT544
    SLICE_X12Y22.A4      net (fanout=16)       1.272   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1027
    SLICE_X12Y22.A       Tilo                  0.254   dm/M_tmr_q_30_3
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1447
    SLICE_X12Y22.BX      net (fanout=3)        0.516   dm/data[4]_GND_20_o_wide_mux_371_OUT[30]
    SLICE_X12Y22.CLK     Tdick                 0.085   dm/M_tmr_q_30_3
                                                       dm/M_tmr_q_30_2
    -------------------------------------------------  ---------------------------
    Total                                      9.651ns (1.687ns logic, 7.964ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack:                  10.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_0 (FF)
  Destination:          dm/M_tmr_q_26_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.647ns (Levels of Logic = 5)
  Clock Path Skew:      -0.029ns (0.681 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_0 to dm/M_tmr_q_26_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.DMUX    Tshcko                0.576   M_question_read_data[2]
                                                       question/read_data_0
    SLICE_X15Y21.B2      net (fanout=42)       4.003   M_question_read_data[0]
    SLICE_X15Y21.B       Tilo                  0.259   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10212
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10213
    SLICE_X15Y21.A5      net (fanout=1)        0.230   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10213
    SLICE_X15Y21.A       Tilo                  0.259   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10212
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10216
    SLICE_X9Y21.A2       net (fanout=2)        1.382   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1021
    SLICE_X9Y21.A        Tilo                  0.259   dm/M_tmr_q[30]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT544
    SLICE_X8Y24.C1       net (fanout=16)       1.040   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1027
    SLICE_X8Y24.C        Tilo                  0.255   dm/M_tmr_q[27]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1147
    SLICE_X12Y21.A5      net (fanout=3)        1.184   dm/data[4]_GND_20_o_wide_mux_371_OUT[26]
    SLICE_X12Y21.CLK     Tas                   0.200   dm/M_tmr_q_28_1
                                                       dm/data[4]_GND_20_o_wide_mux_371_OUT[26]_rt
                                                       dm/M_tmr_q_26_1
    -------------------------------------------------  ---------------------------
    Total                                      9.647ns (1.808ns logic, 7.839ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  10.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_0 (FF)
  Destination:          dm/M_tmr_q_26_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.645ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.681 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_0 to dm/M_tmr_q_26_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.DMUX    Tshcko                0.576   M_question_read_data[2]
                                                       question/read_data_0
    SLICE_X16Y21.B6      net (fanout=42)       3.347   M_question_read_data[0]
    SLICE_X16Y21.B       Tilo                  0.254   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10211
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10211
    SLICE_X15Y21.A2      net (fanout=1)        0.746   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10211
    SLICE_X15Y21.A       Tilo                  0.259   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10212
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10216
    SLICE_X9Y21.A2       net (fanout=2)        1.382   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1021
    SLICE_X9Y21.A        Tilo                  0.259   dm/M_tmr_q[30]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT544
    SLICE_X8Y24.C1       net (fanout=16)       1.040   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1027
    SLICE_X8Y24.C        Tilo                  0.255   dm/M_tmr_q[27]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1147
    SLICE_X12Y21.CX      net (fanout=3)        1.442   dm/data[4]_GND_20_o_wide_mux_371_OUT[26]
    SLICE_X12Y21.CLK     Tdick                 0.085   dm/M_tmr_q_28_1
                                                       dm/M_tmr_q_26_3
    -------------------------------------------------  ---------------------------
    Total                                      9.645ns (1.688ns logic, 7.957ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack:                  10.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_0 (FF)
  Destination:          dm/M_tmr_q_26_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.608ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.681 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_0 to dm/M_tmr_q_26_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.DMUX    Tshcko                0.576   M_question_read_data[2]
                                                       question/read_data_0
    SLICE_X16Y22.D2      net (fanout=42)       3.976   M_question_read_data[0]
    SLICE_X16Y22.CMUX    Topdc                 0.456   dm/M_tmr_q[30]_GND_20_o_equal_357_o_mmx_out3
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1022_F
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1022
    SLICE_X16Y21.D2      net (fanout=2)        0.992   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1022
    SLICE_X16Y21.CMUX    Topdc                 0.456   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10211
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT546_F
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT546
    SLICE_X8Y24.C5       net (fanout=31)       1.513   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1029
    SLICE_X8Y24.C        Tilo                  0.255   dm/M_tmr_q[27]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1147
    SLICE_X12Y21.A5      net (fanout=3)        1.184   dm/data[4]_GND_20_o_wide_mux_371_OUT[26]
    SLICE_X12Y21.CLK     Tas                   0.200   dm/M_tmr_q_28_1
                                                       dm/data[4]_GND_20_o_wide_mux_371_OUT[26]_rt
                                                       dm/M_tmr_q_26_1
    -------------------------------------------------  ---------------------------
    Total                                      9.608ns (1.943ns logic, 7.665ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack:                  10.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_0 (FF)
  Destination:          dm/M_tmr_q_26_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.591ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.681 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_0 to dm/M_tmr_q_26_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.DMUX    Tshcko                0.576   M_question_read_data[2]
                                                       question/read_data_0
    SLICE_X15Y21.B2      net (fanout=42)       4.003   M_question_read_data[0]
    SLICE_X15Y21.B       Tilo                  0.259   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10212
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10213
    SLICE_X15Y21.A5      net (fanout=1)        0.230   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10213
    SLICE_X15Y21.A       Tilo                  0.259   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10212
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10216
    SLICE_X9Y21.A2       net (fanout=2)        1.382   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1021
    SLICE_X9Y21.A        Tilo                  0.259   dm/M_tmr_q[30]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT544
    SLICE_X8Y24.C1       net (fanout=16)       1.040   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1027
    SLICE_X8Y24.C        Tilo                  0.255   dm/M_tmr_q[27]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1147
    SLICE_X12Y21.BX      net (fanout=3)        1.243   dm/data[4]_GND_20_o_wide_mux_371_OUT[26]
    SLICE_X12Y21.CLK     Tdick                 0.085   dm/M_tmr_q_28_1
                                                       dm/M_tmr_q_26_2
    -------------------------------------------------  ---------------------------
    Total                                      9.591ns (1.693ns logic, 7.898ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack:                  10.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_0 (FF)
  Destination:          dm/M_tmr_q_27_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.582ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.681 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_0 to dm/M_tmr_q_27_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.DMUX    Tshcko                0.576   M_question_read_data[2]
                                                       question/read_data_0
    SLICE_X16Y22.D2      net (fanout=42)       3.976   M_question_read_data[0]
    SLICE_X16Y22.CMUX    Topdc                 0.456   dm/M_tmr_q[30]_GND_20_o_equal_357_o_mmx_out3
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1022_F
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1022
    SLICE_X16Y21.D2      net (fanout=2)        0.992   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1022
    SLICE_X16Y21.CMUX    Topdc                 0.456   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10211
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT546_F
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT546
    SLICE_X8Y24.D5       net (fanout=31)       1.539   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1029
    SLICE_X8Y24.D        Tilo                  0.254   dm/M_tmr_q[27]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1207
    SLICE_X12Y21.AX      net (fanout=1)        1.248   dm/data[4]_GND_20_o_wide_mux_371_OUT[27]
    SLICE_X12Y21.CLK     Tdick                 0.085   dm/M_tmr_q_28_1
                                                       dm/M_tmr_q_27_1
    -------------------------------------------------  ---------------------------
    Total                                      9.582ns (1.827ns logic, 7.755ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  10.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_0 (FF)
  Destination:          dm/M_tmr_q_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.608ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_0 to dm/M_tmr_q_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.DMUX    Tshcko                0.576   M_question_read_data[2]
                                                       question/read_data_0
    SLICE_X15Y21.B2      net (fanout=42)       4.003   M_question_read_data[0]
    SLICE_X15Y21.B       Tilo                  0.259   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10212
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10213
    SLICE_X15Y21.A5      net (fanout=1)        0.230   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10213
    SLICE_X15Y21.A       Tilo                  0.259   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10212
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10216
    SLICE_X9Y21.A2       net (fanout=2)        1.382   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1021
    SLICE_X9Y21.A        Tilo                  0.259   dm/M_tmr_q[30]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT544
    SLICE_X12Y22.A4      net (fanout=16)       1.272   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1027
    SLICE_X12Y22.A       Tilo                  0.254   dm/M_tmr_q_30_3
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1447
    SLICE_X9Y21.CX       net (fanout=3)        1.000   dm/data[4]_GND_20_o_wide_mux_371_OUT[30]
    SLICE_X9Y21.CLK      Tdick                 0.114   dm/M_tmr_q[30]
                                                       dm/M_tmr_q_30
    -------------------------------------------------  ---------------------------
    Total                                      9.608ns (1.721ns logic, 7.887ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack:                  10.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_0 (FF)
  Destination:          dm/M_tmr_q_26_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.552ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.681 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_0 to dm/M_tmr_q_26_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.DMUX    Tshcko                0.576   M_question_read_data[2]
                                                       question/read_data_0
    SLICE_X16Y22.D2      net (fanout=42)       3.976   M_question_read_data[0]
    SLICE_X16Y22.CMUX    Topdc                 0.456   dm/M_tmr_q[30]_GND_20_o_equal_357_o_mmx_out3
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1022_F
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1022
    SLICE_X16Y21.D2      net (fanout=2)        0.992   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1022
    SLICE_X16Y21.CMUX    Topdc                 0.456   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10211
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT546_F
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT546
    SLICE_X8Y24.C5       net (fanout=31)       1.513   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1029
    SLICE_X8Y24.C        Tilo                  0.255   dm/M_tmr_q[27]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1147
    SLICE_X12Y21.BX      net (fanout=3)        1.243   dm/data[4]_GND_20_o_wide_mux_371_OUT[26]
    SLICE_X12Y21.CLK     Tdick                 0.085   dm/M_tmr_q_28_1
                                                       dm/M_tmr_q_26_2
    -------------------------------------------------  ---------------------------
    Total                                      9.552ns (1.828ns logic, 7.724ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  10.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_0 (FF)
  Destination:          dm/M_tmr_q_26_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.538ns (Levels of Logic = 5)
  Clock Path Skew:      -0.029ns (0.681 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_0 to dm/M_tmr_q_26_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.DMUX    Tshcko                0.576   M_question_read_data[2]
                                                       question/read_data_0
    SLICE_X14Y22.A1      net (fanout=42)       3.821   M_question_read_data[0]
    SLICE_X14Y22.A       Tilo                  0.235   dm/_n0504_inv1
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10214
    SLICE_X15Y21.A6      net (fanout=1)        0.327   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10214
    SLICE_X15Y21.A       Tilo                  0.259   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10212
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10216
    SLICE_X9Y21.A2       net (fanout=2)        1.382   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1021
    SLICE_X9Y21.A        Tilo                  0.259   dm/M_tmr_q[30]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT544
    SLICE_X8Y24.C1       net (fanout=16)       1.040   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1027
    SLICE_X8Y24.C        Tilo                  0.255   dm/M_tmr_q[27]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1147
    SLICE_X12Y21.A5      net (fanout=3)        1.184   dm/data[4]_GND_20_o_wide_mux_371_OUT[26]
    SLICE_X12Y21.CLK     Tas                   0.200   dm/M_tmr_q_28_1
                                                       dm/data[4]_GND_20_o_wide_mux_371_OUT[26]_rt
                                                       dm/M_tmr_q_26_1
    -------------------------------------------------  ---------------------------
    Total                                      9.538ns (1.784ns logic, 7.754ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  10.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_0 (FF)
  Destination:          dm/M_tmr_q_26_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.522ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.681 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_0 to dm/M_tmr_q_26_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.DMUX    Tshcko                0.576   M_question_read_data[2]
                                                       question/read_data_0
    SLICE_X16Y22.C3      net (fanout=42)       3.773   M_question_read_data[0]
    SLICE_X16Y22.CMUX    Tilo                  0.430   dm/M_tmr_q[30]_GND_20_o_equal_357_o_mmx_out3
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1022_G
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1022
    SLICE_X16Y21.D2      net (fanout=2)        0.992   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1022
    SLICE_X16Y21.CMUX    Topdc                 0.456   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10211
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT546_F
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT546
    SLICE_X8Y24.C5       net (fanout=31)       1.513   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1029
    SLICE_X8Y24.C        Tilo                  0.255   dm/M_tmr_q[27]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1147
    SLICE_X12Y21.CX      net (fanout=3)        1.442   dm/data[4]_GND_20_o_wide_mux_371_OUT[26]
    SLICE_X12Y21.CLK     Tdick                 0.085   dm/M_tmr_q_28_1
                                                       dm/M_tmr_q_26_3
    -------------------------------------------------  ---------------------------
    Total                                      9.522ns (1.802ns logic, 7.720ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack:                  10.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_0 (FF)
  Destination:          dm/M_tmr_q_26_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.502ns (Levels of Logic = 5)
  Clock Path Skew:      -0.029ns (0.681 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_0 to dm/M_tmr_q_26_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.DMUX    Tshcko                0.576   M_question_read_data[2]
                                                       question/read_data_0
    SLICE_X16Y21.B6      net (fanout=42)       3.347   M_question_read_data[0]
    SLICE_X16Y21.B       Tilo                  0.254   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10211
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10211
    SLICE_X15Y21.A2      net (fanout=1)        0.746   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10211
    SLICE_X15Y21.A       Tilo                  0.259   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10212
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10216
    SLICE_X9Y21.A2       net (fanout=2)        1.382   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1021
    SLICE_X9Y21.A        Tilo                  0.259   dm/M_tmr_q[30]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT544
    SLICE_X8Y24.C1       net (fanout=16)       1.040   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1027
    SLICE_X8Y24.C        Tilo                  0.255   dm/M_tmr_q[27]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1147
    SLICE_X12Y21.A5      net (fanout=3)        1.184   dm/data[4]_GND_20_o_wide_mux_371_OUT[26]
    SLICE_X12Y21.CLK     Tas                   0.200   dm/M_tmr_q_28_1
                                                       dm/data[4]_GND_20_o_wide_mux_371_OUT[26]_rt
                                                       dm/M_tmr_q_26_1
    -------------------------------------------------  ---------------------------
    Total                                      9.502ns (1.803ns logic, 7.699ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack:                  10.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_0 (FF)
  Destination:          dm/M_tmr_q_26_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.482ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.681 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_0 to dm/M_tmr_q_26_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.DMUX    Tshcko                0.576   M_question_read_data[2]
                                                       question/read_data_0
    SLICE_X14Y22.A1      net (fanout=42)       3.821   M_question_read_data[0]
    SLICE_X14Y22.A       Tilo                  0.235   dm/_n0504_inv1
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10214
    SLICE_X15Y21.A6      net (fanout=1)        0.327   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10214
    SLICE_X15Y21.A       Tilo                  0.259   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10212
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT10216
    SLICE_X9Y21.A2       net (fanout=2)        1.382   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1021
    SLICE_X9Y21.A        Tilo                  0.259   dm/M_tmr_q[30]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT544
    SLICE_X8Y24.C1       net (fanout=16)       1.040   dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1027
    SLICE_X8Y24.C        Tilo                  0.255   dm/M_tmr_q[27]
                                                       dm/Mmux_data[4]_GND_20_o_wide_mux_371_OUT1147
    SLICE_X12Y21.BX      net (fanout=3)        1.243   dm/data[4]_GND_20_o_wide_mux_371_OUT[26]
    SLICE_X12Y21.CLK     Tdick                 0.085   dm/M_tmr_q_28_1
                                                       dm/M_tmr_q_26_2
    -------------------------------------------------  ---------------------------
    Total                                      9.482ns (1.669ns logic, 7.813ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: lth_btn_down/M_sync_out/CLK
  Logical resource: lth_btn_up/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: lth_btn_down/M_sync_out/CLK
  Logical resource: spd_btn_up/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: lth_btn_down/M_sync_out/CLK
  Logical resource: start_btn/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: lth_btn_down/M_sync_out/CLK
  Logical resource: spd_btn_down/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: lth_btn_down/M_sync_out/CLK
  Logical resource: lth_btn_down/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: M_question_read_data[2]/CLK
  Logical resource: question/Mram_ram4/CLK
  Location pin: SLICE_X16Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: M_question_read_data[2]/CLK
  Logical resource: question/Mram_ram5/CLK
  Location pin: SLICE_X16Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: M_question_read_data[2]/CLK
  Logical resource: question/Mram_ram2/CLK
  Location pin: SLICE_X16Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: M_question_read_data[2]/CLK
  Logical resource: question/Mram_ram1/CLK
  Location pin: SLICE_X16Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: M_question_read_data[2]/CLK
  Logical resource: question/Mram_ram3/CLK
  Location pin: SLICE_X16Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: M_answer_read_data[2]/CLK
  Logical resource: answer/Mram_ram5/CLK
  Location pin: SLICE_X16Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: M_answer_read_data[2]/CLK
  Logical resource: answer/Mram_ram2/CLK
  Location pin: SLICE_X16Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: M_answer_read_data[2]/CLK
  Logical resource: answer/Mram_ram1/CLK
  Location pin: SLICE_X16Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: M_answer_read_data[2]/CLK
  Logical resource: answer/Mram_ram4/CLK
  Location pin: SLICE_X16Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: M_answer_read_data[2]/CLK
  Logical resource: answer/Mram_ram3/CLK
  Location pin: SLICE_X16Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X8Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X8Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X8Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X8Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X8Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X8Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X8Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X8Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X8Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X8Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X8Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X8Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X8Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_13/CK
  Location pin: SLICE_X8Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.544|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 30189 paths, 0 nets, and 2859 connections

Design statistics:
   Minimum period:  10.544ns{1}   (Maximum frequency:  94.841MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec 07 06:13:48 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 176 MB



