/*                                                                         */
/* Generated by Semifore, Inc. csrCompile                                  */
/*    Version: 2017.12 Build: 338 Linux 64-bit                             */
/*    C Header output                                                      */
/*                                                                         */
/* Command Line:                                                           */
/*    csrCompile -w -c                                                     */
/*    /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/ctype.css -t h  */
/*    /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr       */
/*    -I/home/kinjal/pen_src/asic/capri/verif/common/csr_gen               */
/*    -I/home/kinjal/pen_src/asic/capri/design/common -O                   */
/*                                                                         */
/* Input files:                                                            */
/*    /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr       */
/*                                                                         */
/* Included files:                                                         */
/*    /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr         */
/*    /home/kinjal/pen_src/asic/capri/design/common/csr_scratch.csr.pp     */
/*                                                                         */
/* Configuration files:                                                    */
/*    /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/ctype.css       */
/*                                                                         */
/* Generated on: Fri Jan  5 11:43:31 2018                                  */
/*           by: kinjal                                                    */
/*                                                                         */

#ifndef _MPNS_H_
#define _MPNS_H_



/* ####################################################################### */
/*        ADDRESS MACROS                                                   */
/* ####################################################################### */

/* Address Space for Addressmap: cap_mpns_csr                              */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 589 */
/* Memory: cap_mpns_csr.dhs_crypto_ctl                                     */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_ADDRESS 0x0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_BYTE_ADDRESS 0x0
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp0_ring_base_w0                 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_RING_BASE_W0_ADDRESS 0x0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_RING_BASE_W0_BYTE_ADDRESS 0x0
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp0_ring_base_w1                 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_RING_BASE_W1_ADDRESS 0x1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_RING_BASE_W1_BYTE_ADDRESS 0x4
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp0_ring_size                    */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_RING_SIZE_ADDRESS 0x2
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_RING_SIZE_BYTE_ADDRESS 0x8
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp0_producer_idx                 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_PRODUCER_IDX_ADDRESS 0x3
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_PRODUCER_IDX_BYTE_ADDRESS 0xc
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp0_opa_tag_addr_w0              */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_OPA_TAG_ADDR_W0_ADDRESS 0x4
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_OPA_TAG_ADDR_W0_BYTE_ADDRESS 0x10
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp0_opa_tag_addr_w1              */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_OPA_TAG_ADDR_W1_ADDRESS 0x5
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_OPA_TAG_ADDR_W1_BYTE_ADDRESS 0x14
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp0_soft_rst                     */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_SOFT_RST_ADDRESS 0x6
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_SOFT_RST_BYTE_ADDRESS 0x18
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp0_ci_addr_w0                   */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_CI_ADDR_W0_ADDRESS 0x7
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_CI_ADDR_W0_BYTE_ADDRESS 0x1c
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp0_ci_addr_w1                   */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_CI_ADDR_W1_ADDRESS 0x8
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_CI_ADDR_W1_BYTE_ADDRESS 0x20
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp0_consumer_idx                 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_CONSUMER_IDX_ADDRESS 0x20
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_CONSUMER_IDX_BYTE_ADDRESS 0x80
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp0_status                       */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_STATUS_ADDRESS 0x21
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_STATUS_BYTE_ADDRESS 0x84
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp0_error_idx                    */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_ERROR_IDX_ADDRESS 0x22
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_ERROR_IDX_BYTE_ADDRESS 0x88
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp1_ring_base_w0                 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_RING_BASE_W0_ADDRESS 0x40
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_RING_BASE_W0_BYTE_ADDRESS 0x100
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp1_ring_base_w1                 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_RING_BASE_W1_ADDRESS 0x41
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_RING_BASE_W1_BYTE_ADDRESS 0x104
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp1_ring_size                    */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_RING_SIZE_ADDRESS 0x42
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_RING_SIZE_BYTE_ADDRESS 0x108
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp1_producer_idx                 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_PRODUCER_IDX_ADDRESS 0x43
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_PRODUCER_IDX_BYTE_ADDRESS 0x10c
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp1_opa_tag_addr_w0              */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_OPA_TAG_ADDR_W0_ADDRESS 0x44
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_OPA_TAG_ADDR_W0_BYTE_ADDRESS 0x110
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp1_opa_tag_addr_w1              */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_OPA_TAG_ADDR_W1_ADDRESS 0x45
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_OPA_TAG_ADDR_W1_BYTE_ADDRESS 0x114
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp1_soft_rst                     */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_SOFT_RST_ADDRESS 0x46
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_SOFT_RST_BYTE_ADDRESS 0x118
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp1_ci_addr_w0                   */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_CI_ADDR_W0_ADDRESS 0x47
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_CI_ADDR_W0_BYTE_ADDRESS 0x11c
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp1_ci_addr_w1                   */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_CI_ADDR_W1_ADDRESS 0x48
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_CI_ADDR_W1_BYTE_ADDRESS 0x120
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp1_consumer_idx                 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_CONSUMER_IDX_ADDRESS 0x60
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_CONSUMER_IDX_BYTE_ADDRESS 0x180
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp1_status                       */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_STATUS_ADDRESS 0x61
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_STATUS_BYTE_ADDRESS 0x184
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp1_error_idx                    */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_ERROR_IDX_ADDRESS 0x62
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_ERROR_IDX_BYTE_ADDRESS 0x188
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp2_ring_base_w0                 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_RING_BASE_W0_ADDRESS 0x80
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_RING_BASE_W0_BYTE_ADDRESS 0x200
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp2_ring_base_w1                 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_RING_BASE_W1_ADDRESS 0x81
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_RING_BASE_W1_BYTE_ADDRESS 0x204
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp2_ring_size                    */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_RING_SIZE_ADDRESS 0x82
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_RING_SIZE_BYTE_ADDRESS 0x208
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp2_producer_idx                 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_PRODUCER_IDX_ADDRESS 0x83
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_PRODUCER_IDX_BYTE_ADDRESS 0x20c
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp2_opa_tag_addr_w0              */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_OPA_TAG_ADDR_W0_ADDRESS 0x84
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_OPA_TAG_ADDR_W0_BYTE_ADDRESS 0x210
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp2_opa_tag_addr_w1              */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_OPA_TAG_ADDR_W1_ADDRESS 0x85
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_OPA_TAG_ADDR_W1_BYTE_ADDRESS 0x214
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp2_soft_rst                     */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_SOFT_RST_ADDRESS 0x86
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_SOFT_RST_BYTE_ADDRESS 0x218
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp2_ci_addr_w0                   */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_CI_ADDR_W0_ADDRESS 0x87
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_CI_ADDR_W0_BYTE_ADDRESS 0x21c
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp2_ci_addr_w1                   */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_CI_ADDR_W1_ADDRESS 0x88
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_CI_ADDR_W1_BYTE_ADDRESS 0x220
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp2_consumer_idx                 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_CONSUMER_IDX_ADDRESS 0xa0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_CONSUMER_IDX_BYTE_ADDRESS 0x280
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp2_status                       */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_STATUS_ADDRESS 0xa1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_STATUS_BYTE_ADDRESS 0x284
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp2_error_idx                    */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_ERROR_IDX_ADDRESS 0xa2
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_ERROR_IDX_BYTE_ADDRESS 0x288
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp3_ring_base_w0                 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_RING_BASE_W0_ADDRESS 0xc0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_RING_BASE_W0_BYTE_ADDRESS 0x300
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp3_ring_base_w1                 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_RING_BASE_W1_ADDRESS 0xc1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_RING_BASE_W1_BYTE_ADDRESS 0x304
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp3_ring_size                    */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_RING_SIZE_ADDRESS 0xc2
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_RING_SIZE_BYTE_ADDRESS 0x308
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp3_producer_idx                 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_PRODUCER_IDX_ADDRESS 0xc3
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_PRODUCER_IDX_BYTE_ADDRESS 0x30c
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp3_opa_tag_addr_w0              */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_OPA_TAG_ADDR_W0_ADDRESS 0xc4
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_OPA_TAG_ADDR_W0_BYTE_ADDRESS 0x310
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp3_opa_tag_addr_w1              */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_OPA_TAG_ADDR_W1_ADDRESS 0xc5
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_OPA_TAG_ADDR_W1_BYTE_ADDRESS 0x314
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp3_soft_rst                     */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_SOFT_RST_ADDRESS 0xc6
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_SOFT_RST_BYTE_ADDRESS 0x318
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp3_ci_addr_w0                   */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_CI_ADDR_W0_ADDRESS 0xc7
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_CI_ADDR_W0_BYTE_ADDRESS 0x31c
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp3_ci_addr_w1                   */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_CI_ADDR_W1_ADDRESS 0xc8
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_CI_ADDR_W1_BYTE_ADDRESS 0x320
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp3_consumer_idx                 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_CONSUMER_IDX_ADDRESS 0xe0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_CONSUMER_IDX_BYTE_ADDRESS 0x380
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp3_status                       */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_STATUS_ADDRESS 0xe1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_STATUS_BYTE_ADDRESS 0x384
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp3_error_idx                    */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_ERROR_IDX_ADDRESS 0xe2
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_ERROR_IDX_BYTE_ADDRESS 0x388
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp4_ring_base_w0                 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_RING_BASE_W0_ADDRESS 0x100
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_RING_BASE_W0_BYTE_ADDRESS 0x400
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp4_ring_base_w1                 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_RING_BASE_W1_ADDRESS 0x101
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_RING_BASE_W1_BYTE_ADDRESS 0x404
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp4_ring_size                    */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_RING_SIZE_ADDRESS 0x102
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_RING_SIZE_BYTE_ADDRESS 0x408
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp4_producer_idx                 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_PRODUCER_IDX_ADDRESS 0x103
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_PRODUCER_IDX_BYTE_ADDRESS 0x40c
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp4_opa_tag_addr_w0              */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_OPA_TAG_ADDR_W0_ADDRESS 0x104
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_OPA_TAG_ADDR_W0_BYTE_ADDRESS 0x410
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp4_opa_tag_addr_w1              */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_OPA_TAG_ADDR_W1_ADDRESS 0x105
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_OPA_TAG_ADDR_W1_BYTE_ADDRESS 0x414
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp4_soft_rst                     */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_SOFT_RST_ADDRESS 0x106
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_SOFT_RST_BYTE_ADDRESS 0x418
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp4_ci_addr_w0                   */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_CI_ADDR_W0_ADDRESS 0x107
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_CI_ADDR_W0_BYTE_ADDRESS 0x41c
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp4_ci_addr_w1                   */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_CI_ADDR_W1_ADDRESS 0x108
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_CI_ADDR_W1_BYTE_ADDRESS 0x420
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp4_consumer_idx                 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_CONSUMER_IDX_ADDRESS 0x120
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_CONSUMER_IDX_BYTE_ADDRESS 0x480
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp4_status                       */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_STATUS_ADDRESS 0x121
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_STATUS_BYTE_ADDRESS 0x484
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp4_error_idx                    */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_ERROR_IDX_ADDRESS 0x122
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_ERROR_IDX_BYTE_ADDRESS 0x488
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp5_ring_base_w0                 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_RING_BASE_W0_ADDRESS 0x140
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_RING_BASE_W0_BYTE_ADDRESS 0x500
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp5_ring_base_w1                 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_RING_BASE_W1_ADDRESS 0x141
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_RING_BASE_W1_BYTE_ADDRESS 0x504
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp5_ring_size                    */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_RING_SIZE_ADDRESS 0x142
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_RING_SIZE_BYTE_ADDRESS 0x508
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp5_producer_idx                 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_PRODUCER_IDX_ADDRESS 0x143
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_PRODUCER_IDX_BYTE_ADDRESS 0x50c
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp5_opa_tag_addr_w0              */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_OPA_TAG_ADDR_W0_ADDRESS 0x144
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_OPA_TAG_ADDR_W0_BYTE_ADDRESS 0x510
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp5_opa_tag_addr_w1              */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_OPA_TAG_ADDR_W1_ADDRESS 0x145
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_OPA_TAG_ADDR_W1_BYTE_ADDRESS 0x514
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp5_soft_rst                     */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_SOFT_RST_ADDRESS 0x146
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_SOFT_RST_BYTE_ADDRESS 0x518
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp5_ci_addr_w0                   */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_CI_ADDR_W0_ADDRESS 0x147
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_CI_ADDR_W0_BYTE_ADDRESS 0x51c
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp5_ci_addr_w1                   */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_CI_ADDR_W1_ADDRESS 0x148
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_CI_ADDR_W1_BYTE_ADDRESS 0x520
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp5_consumer_idx                 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_CONSUMER_IDX_ADDRESS 0x160
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_CONSUMER_IDX_BYTE_ADDRESS 0x580
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp5_status                       */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_STATUS_ADDRESS 0x161
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_STATUS_BYTE_ADDRESS 0x584
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp5_error_idx                    */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_ERROR_IDX_ADDRESS 0x162
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_ERROR_IDX_BYTE_ADDRESS 0x588
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp6_ring_base_w0                 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_RING_BASE_W0_ADDRESS 0x180
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_RING_BASE_W0_BYTE_ADDRESS 0x600
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp6_ring_base_w1                 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_RING_BASE_W1_ADDRESS 0x181
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_RING_BASE_W1_BYTE_ADDRESS 0x604
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp6_ring_size                    */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_RING_SIZE_ADDRESS 0x182
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_RING_SIZE_BYTE_ADDRESS 0x608
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp6_producer_idx                 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_PRODUCER_IDX_ADDRESS 0x183
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_PRODUCER_IDX_BYTE_ADDRESS 0x60c
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp6_opa_tag_addr_w0              */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_OPA_TAG_ADDR_W0_ADDRESS 0x184
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_OPA_TAG_ADDR_W0_BYTE_ADDRESS 0x610
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp6_opa_tag_addr_w1              */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_OPA_TAG_ADDR_W1_ADDRESS 0x185
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_OPA_TAG_ADDR_W1_BYTE_ADDRESS 0x614
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp6_soft_rst                     */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_SOFT_RST_ADDRESS 0x186
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_SOFT_RST_BYTE_ADDRESS 0x618
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp6_ci_addr_w0                   */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_CI_ADDR_W0_ADDRESS 0x187
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_CI_ADDR_W0_BYTE_ADDRESS 0x61c
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp6_ci_addr_w1                   */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_CI_ADDR_W1_ADDRESS 0x188
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_CI_ADDR_W1_BYTE_ADDRESS 0x620
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp6_consumer_idx                 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_CONSUMER_IDX_ADDRESS 0x1a0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_CONSUMER_IDX_BYTE_ADDRESS 0x680
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp6_status                       */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_STATUS_ADDRESS 0x1a1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_STATUS_BYTE_ADDRESS 0x684
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp6_error_idx                    */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_ERROR_IDX_ADDRESS 0x1a2
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_ERROR_IDX_BYTE_ADDRESS 0x688
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp7_ring_base_w0                 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_RING_BASE_W0_ADDRESS 0x1c0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_RING_BASE_W0_BYTE_ADDRESS 0x700
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp7_ring_base_w1                 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_RING_BASE_W1_ADDRESS 0x1c1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_RING_BASE_W1_BYTE_ADDRESS 0x704
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp7_ring_size                    */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_RING_SIZE_ADDRESS 0x1c2
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_RING_SIZE_BYTE_ADDRESS 0x708
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp7_producer_idx                 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_PRODUCER_IDX_ADDRESS 0x1c3
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_PRODUCER_IDX_BYTE_ADDRESS 0x70c
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp7_opa_tag_addr_w0              */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_OPA_TAG_ADDR_W0_ADDRESS 0x1c4
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_OPA_TAG_ADDR_W0_BYTE_ADDRESS 0x710
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp7_opa_tag_addr_w1              */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_OPA_TAG_ADDR_W1_ADDRESS 0x1c5
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_OPA_TAG_ADDR_W1_BYTE_ADDRESS 0x714
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp7_soft_rst                     */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_SOFT_RST_ADDRESS 0x1c6
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_SOFT_RST_BYTE_ADDRESS 0x718
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp7_ci_addr_w0                   */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_CI_ADDR_W0_ADDRESS 0x1c7
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_CI_ADDR_W0_BYTE_ADDRESS 0x71c
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp7_ci_addr_w1                   */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_CI_ADDR_W1_ADDRESS 0x1c8
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_CI_ADDR_W1_BYTE_ADDRESS 0x720
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp7_consumer_idx                 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_CONSUMER_IDX_ADDRESS 0x1e0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_CONSUMER_IDX_BYTE_ADDRESS 0x780
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp7_status                       */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_STATUS_ADDRESS 0x1e1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_STATUS_BYTE_ADDRESS 0x784
/* Register: cap_mpns_csr.dhs_crypto_ctl.mpp7_error_idx                    */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_ERROR_IDX_ADDRESS 0x1e2
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_ERROR_IDX_BYTE_ADDRESS 0x788
/* Register: cap_mpns_csr.cfg_mp_ctl                                       */
#define CAP_MPNS_CSR_CFG_MP_CTL_ADDRESS 0x1000
#define CAP_MPNS_CSR_CFG_MP_CTL_BYTE_ADDRESS 0x4000
/* Register: cap_mpns_csr.cfg_bist_mpp0                                    */
#define CAP_MPNS_CSR_CFG_BIST_MPP0_ADDRESS 0x1001
#define CAP_MPNS_CSR_CFG_BIST_MPP0_BYTE_ADDRESS 0x4004
/* Register: cap_mpns_csr.cfg_bist_mpp1                                    */
#define CAP_MPNS_CSR_CFG_BIST_MPP1_ADDRESS 0x1002
#define CAP_MPNS_CSR_CFG_BIST_MPP1_BYTE_ADDRESS 0x4008
/* Register: cap_mpns_csr.cfg_bist_mpp2                                    */
#define CAP_MPNS_CSR_CFG_BIST_MPP2_ADDRESS 0x1003
#define CAP_MPNS_CSR_CFG_BIST_MPP2_BYTE_ADDRESS 0x400c
/* Register: cap_mpns_csr.cfg_bist_mpp3                                    */
#define CAP_MPNS_CSR_CFG_BIST_MPP3_ADDRESS 0x1004
#define CAP_MPNS_CSR_CFG_BIST_MPP3_BYTE_ADDRESS 0x4010
/* Register: cap_mpns_csr.cfg_bist_mpp4                                    */
#define CAP_MPNS_CSR_CFG_BIST_MPP4_ADDRESS 0x1005
#define CAP_MPNS_CSR_CFG_BIST_MPP4_BYTE_ADDRESS 0x4014
/* Register: cap_mpns_csr.cfg_bist_mpp5                                    */
#define CAP_MPNS_CSR_CFG_BIST_MPP5_ADDRESS 0x1006
#define CAP_MPNS_CSR_CFG_BIST_MPP5_BYTE_ADDRESS 0x4018
/* Register: cap_mpns_csr.cfg_bist_mpp6                                    */
#define CAP_MPNS_CSR_CFG_BIST_MPP6_ADDRESS 0x1007
#define CAP_MPNS_CSR_CFG_BIST_MPP6_BYTE_ADDRESS 0x401c
/* Register: cap_mpns_csr.cfg_bist_mpp7                                    */
#define CAP_MPNS_CSR_CFG_BIST_MPP7_ADDRESS 0x1008
#define CAP_MPNS_CSR_CFG_BIST_MPP7_BYTE_ADDRESS 0x4020
/* Register: cap_mpns_csr.sta_crypto_mpp0                                  */
#define CAP_MPNS_CSR_STA_CRYPTO_MPP0_ADDRESS 0x1009
#define CAP_MPNS_CSR_STA_CRYPTO_MPP0_BYTE_ADDRESS 0x4024
/* Register: cap_mpns_csr.sta_crypto_mpp1                                  */
#define CAP_MPNS_CSR_STA_CRYPTO_MPP1_ADDRESS 0x100a
#define CAP_MPNS_CSR_STA_CRYPTO_MPP1_BYTE_ADDRESS 0x4028
/* Register: cap_mpns_csr.sta_crypto_mpp2                                  */
#define CAP_MPNS_CSR_STA_CRYPTO_MPP2_ADDRESS 0x100b
#define CAP_MPNS_CSR_STA_CRYPTO_MPP2_BYTE_ADDRESS 0x402c
/* Register: cap_mpns_csr.sta_crypto_mpp3                                  */
#define CAP_MPNS_CSR_STA_CRYPTO_MPP3_ADDRESS 0x100c
#define CAP_MPNS_CSR_STA_CRYPTO_MPP3_BYTE_ADDRESS 0x4030
/* Register: cap_mpns_csr.sta_crypto_mpp4                                  */
#define CAP_MPNS_CSR_STA_CRYPTO_MPP4_ADDRESS 0x100d
#define CAP_MPNS_CSR_STA_CRYPTO_MPP4_BYTE_ADDRESS 0x4034
/* Register: cap_mpns_csr.sta_crypto_mpp5                                  */
#define CAP_MPNS_CSR_STA_CRYPTO_MPP5_ADDRESS 0x100e
#define CAP_MPNS_CSR_STA_CRYPTO_MPP5_BYTE_ADDRESS 0x4038
/* Register: cap_mpns_csr.sta_crypto_mpp6                                  */
#define CAP_MPNS_CSR_STA_CRYPTO_MPP6_ADDRESS 0x100f
#define CAP_MPNS_CSR_STA_CRYPTO_MPP6_BYTE_ADDRESS 0x403c
/* Register: cap_mpns_csr.sta_crypto_mpp7                                  */
#define CAP_MPNS_CSR_STA_CRYPTO_MPP7_ADDRESS 0x1010
#define CAP_MPNS_CSR_STA_CRYPTO_MPP7_BYTE_ADDRESS 0x4040
/* Register: cap_mpns_csr.sta_bist_mpp0                                    */
#define CAP_MPNS_CSR_STA_BIST_MPP0_ADDRESS 0x1011
#define CAP_MPNS_CSR_STA_BIST_MPP0_BYTE_ADDRESS 0x4044
/* Register: cap_mpns_csr.sta_bist_mpp1                                    */
#define CAP_MPNS_CSR_STA_BIST_MPP1_ADDRESS 0x1012
#define CAP_MPNS_CSR_STA_BIST_MPP1_BYTE_ADDRESS 0x4048
/* Register: cap_mpns_csr.sta_bist_mpp2                                    */
#define CAP_MPNS_CSR_STA_BIST_MPP2_ADDRESS 0x1013
#define CAP_MPNS_CSR_STA_BIST_MPP2_BYTE_ADDRESS 0x404c
/* Register: cap_mpns_csr.sta_bist_mpp3                                    */
#define CAP_MPNS_CSR_STA_BIST_MPP3_ADDRESS 0x1014
#define CAP_MPNS_CSR_STA_BIST_MPP3_BYTE_ADDRESS 0x4050
/* Register: cap_mpns_csr.sta_bist_mpp4                                    */
#define CAP_MPNS_CSR_STA_BIST_MPP4_ADDRESS 0x1015
#define CAP_MPNS_CSR_STA_BIST_MPP4_BYTE_ADDRESS 0x4054
/* Register: cap_mpns_csr.sta_bist_mpp5                                    */
#define CAP_MPNS_CSR_STA_BIST_MPP5_ADDRESS 0x1016
#define CAP_MPNS_CSR_STA_BIST_MPP5_BYTE_ADDRESS 0x4058
/* Register: cap_mpns_csr.sta_bist_mpp6                                    */
#define CAP_MPNS_CSR_STA_BIST_MPP6_ADDRESS 0x1017
#define CAP_MPNS_CSR_STA_BIST_MPP6_BYTE_ADDRESS 0x405c
/* Register: cap_mpns_csr.sta_bist_mpp7                                    */
#define CAP_MPNS_CSR_STA_BIST_MPP7_ADDRESS 0x1018
#define CAP_MPNS_CSR_STA_BIST_MPP7_BYTE_ADDRESS 0x4060
/* Wide Register: cap_mpns_csr.cnt_doorbell_mpp0                           */
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP0_ADDRESS 0x101a
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP0_BYTE_ADDRESS 0x4068
/* Register: cap_mpns_csr.cnt_doorbell_mpp0.cnt_doorbell_mpp0_0_2          */
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP0_CNT_DOORBELL_MPP0_0_2_ADDRESS 0x101a
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP0_CNT_DOORBELL_MPP0_0_2_BYTE_ADDRESS 0x4068
/* Register: cap_mpns_csr.cnt_doorbell_mpp0.cnt_doorbell_mpp0_1_2          */
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP0_CNT_DOORBELL_MPP0_1_2_ADDRESS 0x101b
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP0_CNT_DOORBELL_MPP0_1_2_BYTE_ADDRESS 0x406c
/* Wide Register: cap_mpns_csr.cnt_doorbell_mpp1                           */
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP1_ADDRESS 0x101c
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP1_BYTE_ADDRESS 0x4070
/* Register: cap_mpns_csr.cnt_doorbell_mpp1.cnt_doorbell_mpp1_0_2          */
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP1_CNT_DOORBELL_MPP1_0_2_ADDRESS 0x101c
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP1_CNT_DOORBELL_MPP1_0_2_BYTE_ADDRESS 0x4070
/* Register: cap_mpns_csr.cnt_doorbell_mpp1.cnt_doorbell_mpp1_1_2          */
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP1_CNT_DOORBELL_MPP1_1_2_ADDRESS 0x101d
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP1_CNT_DOORBELL_MPP1_1_2_BYTE_ADDRESS 0x4074
/* Wide Register: cap_mpns_csr.cnt_doorbell_mpp2                           */
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP2_ADDRESS 0x101e
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP2_BYTE_ADDRESS 0x4078
/* Register: cap_mpns_csr.cnt_doorbell_mpp2.cnt_doorbell_mpp2_0_2          */
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP2_CNT_DOORBELL_MPP2_0_2_ADDRESS 0x101e
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP2_CNT_DOORBELL_MPP2_0_2_BYTE_ADDRESS 0x4078
/* Register: cap_mpns_csr.cnt_doorbell_mpp2.cnt_doorbell_mpp2_1_2          */
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP2_CNT_DOORBELL_MPP2_1_2_ADDRESS 0x101f
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP2_CNT_DOORBELL_MPP2_1_2_BYTE_ADDRESS 0x407c
/* Wide Register: cap_mpns_csr.cnt_doorbell_mpp3                           */
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP3_ADDRESS 0x1020
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP3_BYTE_ADDRESS 0x4080
/* Register: cap_mpns_csr.cnt_doorbell_mpp3.cnt_doorbell_mpp3_0_2          */
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP3_CNT_DOORBELL_MPP3_0_2_ADDRESS 0x1020
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP3_CNT_DOORBELL_MPP3_0_2_BYTE_ADDRESS 0x4080
/* Register: cap_mpns_csr.cnt_doorbell_mpp3.cnt_doorbell_mpp3_1_2          */
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP3_CNT_DOORBELL_MPP3_1_2_ADDRESS 0x1021
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP3_CNT_DOORBELL_MPP3_1_2_BYTE_ADDRESS 0x4084
/* Wide Register: cap_mpns_csr.cnt_doorbell_mpp4                           */
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP4_ADDRESS 0x1022
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP4_BYTE_ADDRESS 0x4088
/* Register: cap_mpns_csr.cnt_doorbell_mpp4.cnt_doorbell_mpp4_0_2          */
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP4_CNT_DOORBELL_MPP4_0_2_ADDRESS 0x1022
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP4_CNT_DOORBELL_MPP4_0_2_BYTE_ADDRESS 0x4088
/* Register: cap_mpns_csr.cnt_doorbell_mpp4.cnt_doorbell_mpp4_1_2          */
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP4_CNT_DOORBELL_MPP4_1_2_ADDRESS 0x1023
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP4_CNT_DOORBELL_MPP4_1_2_BYTE_ADDRESS 0x408c
/* Wide Register: cap_mpns_csr.cnt_doorbell_mpp5                           */
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP5_ADDRESS 0x1024
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP5_BYTE_ADDRESS 0x4090
/* Register: cap_mpns_csr.cnt_doorbell_mpp5.cnt_doorbell_mpp5_0_2          */
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP5_CNT_DOORBELL_MPP5_0_2_ADDRESS 0x1024
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP5_CNT_DOORBELL_MPP5_0_2_BYTE_ADDRESS 0x4090
/* Register: cap_mpns_csr.cnt_doorbell_mpp5.cnt_doorbell_mpp5_1_2          */
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP5_CNT_DOORBELL_MPP5_1_2_ADDRESS 0x1025
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP5_CNT_DOORBELL_MPP5_1_2_BYTE_ADDRESS 0x4094
/* Wide Register: cap_mpns_csr.cnt_doorbell_mpp6                           */
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP6_ADDRESS 0x1026
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP6_BYTE_ADDRESS 0x4098
/* Register: cap_mpns_csr.cnt_doorbell_mpp6.cnt_doorbell_mpp6_0_2          */
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP6_CNT_DOORBELL_MPP6_0_2_ADDRESS 0x1026
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP6_CNT_DOORBELL_MPP6_0_2_BYTE_ADDRESS 0x4098
/* Register: cap_mpns_csr.cnt_doorbell_mpp6.cnt_doorbell_mpp6_1_2          */
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP6_CNT_DOORBELL_MPP6_1_2_ADDRESS 0x1027
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP6_CNT_DOORBELL_MPP6_1_2_BYTE_ADDRESS 0x409c
/* Wide Register: cap_mpns_csr.cnt_doorbell_mpp7                           */
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP7_ADDRESS 0x1028
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP7_BYTE_ADDRESS 0x40a0
/* Register: cap_mpns_csr.cnt_doorbell_mpp7.cnt_doorbell_mpp7_0_2          */
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP7_CNT_DOORBELL_MPP7_0_2_ADDRESS 0x1028
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP7_CNT_DOORBELL_MPP7_0_2_BYTE_ADDRESS 0x40a0
/* Register: cap_mpns_csr.cnt_doorbell_mpp7.cnt_doorbell_mpp7_1_2          */
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP7_CNT_DOORBELL_MPP7_1_2_ADDRESS 0x1029
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP7_CNT_DOORBELL_MPP7_1_2_BYTE_ADDRESS 0x40a4
/* Register: cap_mpns_csr.csr_intr                                         */
#define CAP_MPNS_CSR_CSR_INTR_ADDRESS 0x102a
#define CAP_MPNS_CSR_CSR_INTR_BYTE_ADDRESS 0x40a8
/* Group: cap_mpns_csr.int_groups                                          */
#define CAP_MPNS_CSR_INT_GROUPS_ADDRESS 0x102c
#define CAP_MPNS_CSR_INT_GROUPS_BYTE_ADDRESS 0x40b0
/* Register: cap_mpns_csr.int_groups.intreg                                */
#define CAP_MPNS_CSR_INT_GROUPS_INTREG_ADDRESS 0x102c
#define CAP_MPNS_CSR_INT_GROUPS_INTREG_BYTE_ADDRESS 0x40b0
/* Register: cap_mpns_csr.int_groups.int_enable_rw_reg                     */
#define CAP_MPNS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_ADDRESS 0x102d
#define CAP_MPNS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_BYTE_ADDRESS 0x40b4
/* Register: cap_mpns_csr.int_groups.int_rw_reg                            */
#define CAP_MPNS_CSR_INT_GROUPS_INT_RW_REG_ADDRESS 0x102e
#define CAP_MPNS_CSR_INT_GROUPS_INT_RW_REG_BYTE_ADDRESS 0x40b8
/* Group: cap_mpns_csr.int_crypto                                          */
#define CAP_MPNS_CSR_INT_CRYPTO_ADDRESS 0x1030
#define CAP_MPNS_CSR_INT_CRYPTO_BYTE_ADDRESS 0x40c0
/* Register: cap_mpns_csr.int_crypto.intreg                                */
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_ADDRESS 0x1030
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_BYTE_ADDRESS 0x40c0
/* Register: cap_mpns_csr.int_crypto.int_test_set                          */
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_ADDRESS 0x1031
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_BYTE_ADDRESS 0x40c4
/* Register: cap_mpns_csr.int_crypto.int_enable_set                        */
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_ADDRESS 0x1032
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_BYTE_ADDRESS 0x40c8
/* Register: cap_mpns_csr.int_crypto.int_enable_clear                      */
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_ADDRESS 0x1033
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x40cc
/* Register: cap_mpns_csr.cfg_debug                                        */
#define CAP_MPNS_CSR_CFG_DEBUG_ADDRESS 0x1034
#define CAP_MPNS_CSR_CFG_DEBUG_BYTE_ADDRESS 0x40d0
/* Register: cap_mpns_csr.base                                             */
#define CAP_MPNS_CSR_BASE_ADDRESS 0x1035
#define CAP_MPNS_CSR_BASE_BYTE_ADDRESS 0x40d4


/* ####################################################################### */
/*        TEMPLATE MACROS                                                  */
/* ####################################################################### */

/* Addressmap type: cap_mpns_csr                                           */
/* Addressmap template: cap_mpns_csr                                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 9 */
#define CAP_MPNS_CSR_SIZE 0x2000
#define CAP_MPNS_CSR_BYTE_SIZE 0x8000
/* Memory member: cap_mpns_csr.dhs_crypto_ctl                              */
/* Memory type referenced: cap_mpns_csr::dhs_crypto_ctl                    */
/* Memory template referenced: cap_mpns_csr::dhs_crypto_ctl                */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_OFFSET 0x0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_BYTE_OFFSET 0x0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr.cfg_mp_ctl                                */
/* Register type referenced: cap_mpns_csr::cfg_mp_ctl                      */
/* Register template referenced: cap_mpns_csr::cfg_mp_ctl                  */
#define CAP_MPNS_CSR_CFG_MP_CTL_OFFSET 0x1000
#define CAP_MPNS_CSR_CFG_MP_CTL_BYTE_OFFSET 0x4000
#define CAP_MPNS_CSR_CFG_MP_CTL_READ_ACCESS 1
#define CAP_MPNS_CSR_CFG_MP_CTL_WRITE_ACCESS 1
#define CAP_MPNS_CSR_CFG_MP_CTL_RESET_VALUE 0x000000ff
#define CAP_MPNS_CSR_CFG_MP_CTL_RESET_MASK 0xffffffff
#define CAP_MPNS_CSR_CFG_MP_CTL_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_CFG_MP_CTL_WRITE_MASK 0x0003ffff
/* Register member: cap_mpns_csr.cfg_bist_mpp0                             */
/* Register type referenced: cap_mpns_csr::cfg_bist_mpp0                   */
/* Register template referenced: cap_mpns_csr::cfg_bist_mpp0               */
#define CAP_MPNS_CSR_CFG_BIST_MPP0_OFFSET 0x1001
#define CAP_MPNS_CSR_CFG_BIST_MPP0_BYTE_OFFSET 0x4004
#define CAP_MPNS_CSR_CFG_BIST_MPP0_READ_ACCESS 1
#define CAP_MPNS_CSR_CFG_BIST_MPP0_WRITE_ACCESS 1
#define CAP_MPNS_CSR_CFG_BIST_MPP0_RESET_VALUE 0x00000000
#define CAP_MPNS_CSR_CFG_BIST_MPP0_RESET_MASK 0xffffffff
#define CAP_MPNS_CSR_CFG_BIST_MPP0_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_CFG_BIST_MPP0_WRITE_MASK 0x000003ff
/* Register member: cap_mpns_csr.cfg_bist_mpp1                             */
/* Register type referenced: cap_mpns_csr::cfg_bist_mpp1                   */
/* Register template referenced: cap_mpns_csr::cfg_bist_mpp1               */
#define CAP_MPNS_CSR_CFG_BIST_MPP1_OFFSET 0x1002
#define CAP_MPNS_CSR_CFG_BIST_MPP1_BYTE_OFFSET 0x4008
#define CAP_MPNS_CSR_CFG_BIST_MPP1_READ_ACCESS 1
#define CAP_MPNS_CSR_CFG_BIST_MPP1_WRITE_ACCESS 1
#define CAP_MPNS_CSR_CFG_BIST_MPP1_RESET_VALUE 0x00000000
#define CAP_MPNS_CSR_CFG_BIST_MPP1_RESET_MASK 0xffffffff
#define CAP_MPNS_CSR_CFG_BIST_MPP1_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_CFG_BIST_MPP1_WRITE_MASK 0x000003ff
/* Register member: cap_mpns_csr.cfg_bist_mpp2                             */
/* Register type referenced: cap_mpns_csr::cfg_bist_mpp2                   */
/* Register template referenced: cap_mpns_csr::cfg_bist_mpp2               */
#define CAP_MPNS_CSR_CFG_BIST_MPP2_OFFSET 0x1003
#define CAP_MPNS_CSR_CFG_BIST_MPP2_BYTE_OFFSET 0x400c
#define CAP_MPNS_CSR_CFG_BIST_MPP2_READ_ACCESS 1
#define CAP_MPNS_CSR_CFG_BIST_MPP2_WRITE_ACCESS 1
#define CAP_MPNS_CSR_CFG_BIST_MPP2_RESET_VALUE 0x00000000
#define CAP_MPNS_CSR_CFG_BIST_MPP2_RESET_MASK 0xffffffff
#define CAP_MPNS_CSR_CFG_BIST_MPP2_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_CFG_BIST_MPP2_WRITE_MASK 0x000003ff
/* Register member: cap_mpns_csr.cfg_bist_mpp3                             */
/* Register type referenced: cap_mpns_csr::cfg_bist_mpp3                   */
/* Register template referenced: cap_mpns_csr::cfg_bist_mpp3               */
#define CAP_MPNS_CSR_CFG_BIST_MPP3_OFFSET 0x1004
#define CAP_MPNS_CSR_CFG_BIST_MPP3_BYTE_OFFSET 0x4010
#define CAP_MPNS_CSR_CFG_BIST_MPP3_READ_ACCESS 1
#define CAP_MPNS_CSR_CFG_BIST_MPP3_WRITE_ACCESS 1
#define CAP_MPNS_CSR_CFG_BIST_MPP3_RESET_VALUE 0x00000000
#define CAP_MPNS_CSR_CFG_BIST_MPP3_RESET_MASK 0xffffffff
#define CAP_MPNS_CSR_CFG_BIST_MPP3_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_CFG_BIST_MPP3_WRITE_MASK 0x000003ff
/* Register member: cap_mpns_csr.cfg_bist_mpp4                             */
/* Register type referenced: cap_mpns_csr::cfg_bist_mpp4                   */
/* Register template referenced: cap_mpns_csr::cfg_bist_mpp4               */
#define CAP_MPNS_CSR_CFG_BIST_MPP4_OFFSET 0x1005
#define CAP_MPNS_CSR_CFG_BIST_MPP4_BYTE_OFFSET 0x4014
#define CAP_MPNS_CSR_CFG_BIST_MPP4_READ_ACCESS 1
#define CAP_MPNS_CSR_CFG_BIST_MPP4_WRITE_ACCESS 1
#define CAP_MPNS_CSR_CFG_BIST_MPP4_RESET_VALUE 0x00000000
#define CAP_MPNS_CSR_CFG_BIST_MPP4_RESET_MASK 0xffffffff
#define CAP_MPNS_CSR_CFG_BIST_MPP4_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_CFG_BIST_MPP4_WRITE_MASK 0x000003ff
/* Register member: cap_mpns_csr.cfg_bist_mpp5                             */
/* Register type referenced: cap_mpns_csr::cfg_bist_mpp5                   */
/* Register template referenced: cap_mpns_csr::cfg_bist_mpp5               */
#define CAP_MPNS_CSR_CFG_BIST_MPP5_OFFSET 0x1006
#define CAP_MPNS_CSR_CFG_BIST_MPP5_BYTE_OFFSET 0x4018
#define CAP_MPNS_CSR_CFG_BIST_MPP5_READ_ACCESS 1
#define CAP_MPNS_CSR_CFG_BIST_MPP5_WRITE_ACCESS 1
#define CAP_MPNS_CSR_CFG_BIST_MPP5_RESET_VALUE 0x00000000
#define CAP_MPNS_CSR_CFG_BIST_MPP5_RESET_MASK 0xffffffff
#define CAP_MPNS_CSR_CFG_BIST_MPP5_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_CFG_BIST_MPP5_WRITE_MASK 0x000003ff
/* Register member: cap_mpns_csr.cfg_bist_mpp6                             */
/* Register type referenced: cap_mpns_csr::cfg_bist_mpp6                   */
/* Register template referenced: cap_mpns_csr::cfg_bist_mpp6               */
#define CAP_MPNS_CSR_CFG_BIST_MPP6_OFFSET 0x1007
#define CAP_MPNS_CSR_CFG_BIST_MPP6_BYTE_OFFSET 0x401c
#define CAP_MPNS_CSR_CFG_BIST_MPP6_READ_ACCESS 1
#define CAP_MPNS_CSR_CFG_BIST_MPP6_WRITE_ACCESS 1
#define CAP_MPNS_CSR_CFG_BIST_MPP6_RESET_VALUE 0x00000000
#define CAP_MPNS_CSR_CFG_BIST_MPP6_RESET_MASK 0xffffffff
#define CAP_MPNS_CSR_CFG_BIST_MPP6_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_CFG_BIST_MPP6_WRITE_MASK 0x000003ff
/* Register member: cap_mpns_csr.cfg_bist_mpp7                             */
/* Register type referenced: cap_mpns_csr::cfg_bist_mpp7                   */
/* Register template referenced: cap_mpns_csr::cfg_bist_mpp7               */
#define CAP_MPNS_CSR_CFG_BIST_MPP7_OFFSET 0x1008
#define CAP_MPNS_CSR_CFG_BIST_MPP7_BYTE_OFFSET 0x4020
#define CAP_MPNS_CSR_CFG_BIST_MPP7_READ_ACCESS 1
#define CAP_MPNS_CSR_CFG_BIST_MPP7_WRITE_ACCESS 1
#define CAP_MPNS_CSR_CFG_BIST_MPP7_RESET_VALUE 0x00000000
#define CAP_MPNS_CSR_CFG_BIST_MPP7_RESET_MASK 0xffffffff
#define CAP_MPNS_CSR_CFG_BIST_MPP7_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_CFG_BIST_MPP7_WRITE_MASK 0x000003ff
/* Register member: cap_mpns_csr.sta_crypto_mpp0                           */
/* Register type referenced: cap_mpns_csr::sta_crypto_mpp0                 */
/* Register template referenced: cap_mpns_csr::sta_crypto_mpp0             */
#define CAP_MPNS_CSR_STA_CRYPTO_MPP0_OFFSET 0x1009
#define CAP_MPNS_CSR_STA_CRYPTO_MPP0_BYTE_OFFSET 0x4024
#define CAP_MPNS_CSR_STA_CRYPTO_MPP0_READ_ACCESS 1
#define CAP_MPNS_CSR_STA_CRYPTO_MPP0_WRITE_ACCESS 0
#define CAP_MPNS_CSR_STA_CRYPTO_MPP0_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_STA_CRYPTO_MPP0_WRITE_MASK 0x00000000
/* Register member: cap_mpns_csr.sta_crypto_mpp1                           */
/* Register type referenced: cap_mpns_csr::sta_crypto_mpp1                 */
/* Register template referenced: cap_mpns_csr::sta_crypto_mpp1             */
#define CAP_MPNS_CSR_STA_CRYPTO_MPP1_OFFSET 0x100a
#define CAP_MPNS_CSR_STA_CRYPTO_MPP1_BYTE_OFFSET 0x4028
#define CAP_MPNS_CSR_STA_CRYPTO_MPP1_READ_ACCESS 1
#define CAP_MPNS_CSR_STA_CRYPTO_MPP1_WRITE_ACCESS 0
#define CAP_MPNS_CSR_STA_CRYPTO_MPP1_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_STA_CRYPTO_MPP1_WRITE_MASK 0x00000000
/* Register member: cap_mpns_csr.sta_crypto_mpp2                           */
/* Register type referenced: cap_mpns_csr::sta_crypto_mpp2                 */
/* Register template referenced: cap_mpns_csr::sta_crypto_mpp2             */
#define CAP_MPNS_CSR_STA_CRYPTO_MPP2_OFFSET 0x100b
#define CAP_MPNS_CSR_STA_CRYPTO_MPP2_BYTE_OFFSET 0x402c
#define CAP_MPNS_CSR_STA_CRYPTO_MPP2_READ_ACCESS 1
#define CAP_MPNS_CSR_STA_CRYPTO_MPP2_WRITE_ACCESS 0
#define CAP_MPNS_CSR_STA_CRYPTO_MPP2_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_STA_CRYPTO_MPP2_WRITE_MASK 0x00000000
/* Register member: cap_mpns_csr.sta_crypto_mpp3                           */
/* Register type referenced: cap_mpns_csr::sta_crypto_mpp3                 */
/* Register template referenced: cap_mpns_csr::sta_crypto_mpp3             */
#define CAP_MPNS_CSR_STA_CRYPTO_MPP3_OFFSET 0x100c
#define CAP_MPNS_CSR_STA_CRYPTO_MPP3_BYTE_OFFSET 0x4030
#define CAP_MPNS_CSR_STA_CRYPTO_MPP3_READ_ACCESS 1
#define CAP_MPNS_CSR_STA_CRYPTO_MPP3_WRITE_ACCESS 0
#define CAP_MPNS_CSR_STA_CRYPTO_MPP3_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_STA_CRYPTO_MPP3_WRITE_MASK 0x00000000
/* Register member: cap_mpns_csr.sta_crypto_mpp4                           */
/* Register type referenced: cap_mpns_csr::sta_crypto_mpp4                 */
/* Register template referenced: cap_mpns_csr::sta_crypto_mpp4             */
#define CAP_MPNS_CSR_STA_CRYPTO_MPP4_OFFSET 0x100d
#define CAP_MPNS_CSR_STA_CRYPTO_MPP4_BYTE_OFFSET 0x4034
#define CAP_MPNS_CSR_STA_CRYPTO_MPP4_READ_ACCESS 1
#define CAP_MPNS_CSR_STA_CRYPTO_MPP4_WRITE_ACCESS 0
#define CAP_MPNS_CSR_STA_CRYPTO_MPP4_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_STA_CRYPTO_MPP4_WRITE_MASK 0x00000000
/* Register member: cap_mpns_csr.sta_crypto_mpp5                           */
/* Register type referenced: cap_mpns_csr::sta_crypto_mpp5                 */
/* Register template referenced: cap_mpns_csr::sta_crypto_mpp5             */
#define CAP_MPNS_CSR_STA_CRYPTO_MPP5_OFFSET 0x100e
#define CAP_MPNS_CSR_STA_CRYPTO_MPP5_BYTE_OFFSET 0x4038
#define CAP_MPNS_CSR_STA_CRYPTO_MPP5_READ_ACCESS 1
#define CAP_MPNS_CSR_STA_CRYPTO_MPP5_WRITE_ACCESS 0
#define CAP_MPNS_CSR_STA_CRYPTO_MPP5_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_STA_CRYPTO_MPP5_WRITE_MASK 0x00000000
/* Register member: cap_mpns_csr.sta_crypto_mpp6                           */
/* Register type referenced: cap_mpns_csr::sta_crypto_mpp6                 */
/* Register template referenced: cap_mpns_csr::sta_crypto_mpp6             */
#define CAP_MPNS_CSR_STA_CRYPTO_MPP6_OFFSET 0x100f
#define CAP_MPNS_CSR_STA_CRYPTO_MPP6_BYTE_OFFSET 0x403c
#define CAP_MPNS_CSR_STA_CRYPTO_MPP6_READ_ACCESS 1
#define CAP_MPNS_CSR_STA_CRYPTO_MPP6_WRITE_ACCESS 0
#define CAP_MPNS_CSR_STA_CRYPTO_MPP6_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_STA_CRYPTO_MPP6_WRITE_MASK 0x00000000
/* Register member: cap_mpns_csr.sta_crypto_mpp7                           */
/* Register type referenced: cap_mpns_csr::sta_crypto_mpp7                 */
/* Register template referenced: cap_mpns_csr::sta_crypto_mpp7             */
#define CAP_MPNS_CSR_STA_CRYPTO_MPP7_OFFSET 0x1010
#define CAP_MPNS_CSR_STA_CRYPTO_MPP7_BYTE_OFFSET 0x4040
#define CAP_MPNS_CSR_STA_CRYPTO_MPP7_READ_ACCESS 1
#define CAP_MPNS_CSR_STA_CRYPTO_MPP7_WRITE_ACCESS 0
#define CAP_MPNS_CSR_STA_CRYPTO_MPP7_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_STA_CRYPTO_MPP7_WRITE_MASK 0x00000000
/* Register member: cap_mpns_csr.sta_bist_mpp0                             */
/* Register type referenced: cap_mpns_csr::sta_bist_mpp0                   */
/* Register template referenced: cap_mpns_csr::sta_bist_mpp0               */
#define CAP_MPNS_CSR_STA_BIST_MPP0_OFFSET 0x1011
#define CAP_MPNS_CSR_STA_BIST_MPP0_BYTE_OFFSET 0x4044
#define CAP_MPNS_CSR_STA_BIST_MPP0_READ_ACCESS 1
#define CAP_MPNS_CSR_STA_BIST_MPP0_WRITE_ACCESS 0
#define CAP_MPNS_CSR_STA_BIST_MPP0_RESET_VALUE 0x00000000
#define CAP_MPNS_CSR_STA_BIST_MPP0_RESET_MASK 0xfff00000
#define CAP_MPNS_CSR_STA_BIST_MPP0_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_STA_BIST_MPP0_WRITE_MASK 0x00000000
/* Register member: cap_mpns_csr.sta_bist_mpp1                             */
/* Register type referenced: cap_mpns_csr::sta_bist_mpp1                   */
/* Register template referenced: cap_mpns_csr::sta_bist_mpp1               */
#define CAP_MPNS_CSR_STA_BIST_MPP1_OFFSET 0x1012
#define CAP_MPNS_CSR_STA_BIST_MPP1_BYTE_OFFSET 0x4048
#define CAP_MPNS_CSR_STA_BIST_MPP1_READ_ACCESS 1
#define CAP_MPNS_CSR_STA_BIST_MPP1_WRITE_ACCESS 0
#define CAP_MPNS_CSR_STA_BIST_MPP1_RESET_VALUE 0x00000000
#define CAP_MPNS_CSR_STA_BIST_MPP1_RESET_MASK 0xfff00000
#define CAP_MPNS_CSR_STA_BIST_MPP1_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_STA_BIST_MPP1_WRITE_MASK 0x00000000
/* Register member: cap_mpns_csr.sta_bist_mpp2                             */
/* Register type referenced: cap_mpns_csr::sta_bist_mpp2                   */
/* Register template referenced: cap_mpns_csr::sta_bist_mpp2               */
#define CAP_MPNS_CSR_STA_BIST_MPP2_OFFSET 0x1013
#define CAP_MPNS_CSR_STA_BIST_MPP2_BYTE_OFFSET 0x404c
#define CAP_MPNS_CSR_STA_BIST_MPP2_READ_ACCESS 1
#define CAP_MPNS_CSR_STA_BIST_MPP2_WRITE_ACCESS 0
#define CAP_MPNS_CSR_STA_BIST_MPP2_RESET_VALUE 0x00000000
#define CAP_MPNS_CSR_STA_BIST_MPP2_RESET_MASK 0xfff00000
#define CAP_MPNS_CSR_STA_BIST_MPP2_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_STA_BIST_MPP2_WRITE_MASK 0x00000000
/* Register member: cap_mpns_csr.sta_bist_mpp3                             */
/* Register type referenced: cap_mpns_csr::sta_bist_mpp3                   */
/* Register template referenced: cap_mpns_csr::sta_bist_mpp3               */
#define CAP_MPNS_CSR_STA_BIST_MPP3_OFFSET 0x1014
#define CAP_MPNS_CSR_STA_BIST_MPP3_BYTE_OFFSET 0x4050
#define CAP_MPNS_CSR_STA_BIST_MPP3_READ_ACCESS 1
#define CAP_MPNS_CSR_STA_BIST_MPP3_WRITE_ACCESS 0
#define CAP_MPNS_CSR_STA_BIST_MPP3_RESET_VALUE 0x00000000
#define CAP_MPNS_CSR_STA_BIST_MPP3_RESET_MASK 0xfff00000
#define CAP_MPNS_CSR_STA_BIST_MPP3_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_STA_BIST_MPP3_WRITE_MASK 0x00000000
/* Register member: cap_mpns_csr.sta_bist_mpp4                             */
/* Register type referenced: cap_mpns_csr::sta_bist_mpp4                   */
/* Register template referenced: cap_mpns_csr::sta_bist_mpp4               */
#define CAP_MPNS_CSR_STA_BIST_MPP4_OFFSET 0x1015
#define CAP_MPNS_CSR_STA_BIST_MPP4_BYTE_OFFSET 0x4054
#define CAP_MPNS_CSR_STA_BIST_MPP4_READ_ACCESS 1
#define CAP_MPNS_CSR_STA_BIST_MPP4_WRITE_ACCESS 0
#define CAP_MPNS_CSR_STA_BIST_MPP4_RESET_VALUE 0x00000000
#define CAP_MPNS_CSR_STA_BIST_MPP4_RESET_MASK 0xfff00000
#define CAP_MPNS_CSR_STA_BIST_MPP4_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_STA_BIST_MPP4_WRITE_MASK 0x00000000
/* Register member: cap_mpns_csr.sta_bist_mpp5                             */
/* Register type referenced: cap_mpns_csr::sta_bist_mpp5                   */
/* Register template referenced: cap_mpns_csr::sta_bist_mpp5               */
#define CAP_MPNS_CSR_STA_BIST_MPP5_OFFSET 0x1016
#define CAP_MPNS_CSR_STA_BIST_MPP5_BYTE_OFFSET 0x4058
#define CAP_MPNS_CSR_STA_BIST_MPP5_READ_ACCESS 1
#define CAP_MPNS_CSR_STA_BIST_MPP5_WRITE_ACCESS 0
#define CAP_MPNS_CSR_STA_BIST_MPP5_RESET_VALUE 0x00000000
#define CAP_MPNS_CSR_STA_BIST_MPP5_RESET_MASK 0xfff00000
#define CAP_MPNS_CSR_STA_BIST_MPP5_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_STA_BIST_MPP5_WRITE_MASK 0x00000000
/* Register member: cap_mpns_csr.sta_bist_mpp6                             */
/* Register type referenced: cap_mpns_csr::sta_bist_mpp6                   */
/* Register template referenced: cap_mpns_csr::sta_bist_mpp6               */
#define CAP_MPNS_CSR_STA_BIST_MPP6_OFFSET 0x1017
#define CAP_MPNS_CSR_STA_BIST_MPP6_BYTE_OFFSET 0x405c
#define CAP_MPNS_CSR_STA_BIST_MPP6_READ_ACCESS 1
#define CAP_MPNS_CSR_STA_BIST_MPP6_WRITE_ACCESS 0
#define CAP_MPNS_CSR_STA_BIST_MPP6_RESET_VALUE 0x00000000
#define CAP_MPNS_CSR_STA_BIST_MPP6_RESET_MASK 0xfff00000
#define CAP_MPNS_CSR_STA_BIST_MPP6_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_STA_BIST_MPP6_WRITE_MASK 0x00000000
/* Register member: cap_mpns_csr.sta_bist_mpp7                             */
/* Register type referenced: cap_mpns_csr::sta_bist_mpp7                   */
/* Register template referenced: cap_mpns_csr::sta_bist_mpp7               */
#define CAP_MPNS_CSR_STA_BIST_MPP7_OFFSET 0x1018
#define CAP_MPNS_CSR_STA_BIST_MPP7_BYTE_OFFSET 0x4060
#define CAP_MPNS_CSR_STA_BIST_MPP7_READ_ACCESS 1
#define CAP_MPNS_CSR_STA_BIST_MPP7_WRITE_ACCESS 0
#define CAP_MPNS_CSR_STA_BIST_MPP7_RESET_VALUE 0x00000000
#define CAP_MPNS_CSR_STA_BIST_MPP7_RESET_MASK 0xfff00000
#define CAP_MPNS_CSR_STA_BIST_MPP7_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_STA_BIST_MPP7_WRITE_MASK 0x00000000
/* Wide Register member: cap_mpns_csr.cnt_doorbell_mpp0                    */
/* Wide Register type referenced: cap_mpns_csr::cnt_doorbell_mpp0          */
/* Wide Register template referenced: cap_mpns_csr::cnt_doorbell_mpp0      */
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP0_OFFSET 0x101a
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP0_BYTE_OFFSET 0x4068
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP0_READ_ACCESS 1
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP0_WRITE_ACCESS 1
/* Register member: cap_mpns_csr::cnt_doorbell_mpp0.cnt_doorbell_mpp0_0_2  */
/* Register type referenced: cap_mpns_csr::cnt_doorbell_mpp0::cnt_doorbell_mpp0_0_2 */
/* Register template referenced: cap_mpns_csr::cnt_doorbell_mpp0::cnt_doorbell_mpp0_0_2 */
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP0_CNT_DOORBELL_MPP0_0_2_OFFSET 0x101a
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP0_CNT_DOORBELL_MPP0_0_2_BYTE_OFFSET 0x4068
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP0_CNT_DOORBELL_MPP0_0_2_READ_ACCESS 1
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP0_CNT_DOORBELL_MPP0_0_2_WRITE_ACCESS 1
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP0_CNT_DOORBELL_MPP0_0_2_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP0_CNT_DOORBELL_MPP0_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::cnt_doorbell_mpp0.cnt_doorbell_mpp0_1_2  */
/* Register type referenced: cap_mpns_csr::cnt_doorbell_mpp0::cnt_doorbell_mpp0_1_2 */
/* Register template referenced: cap_mpns_csr::cnt_doorbell_mpp0::cnt_doorbell_mpp0_1_2 */
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP0_CNT_DOORBELL_MPP0_1_2_OFFSET 0x101b
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP0_CNT_DOORBELL_MPP0_1_2_BYTE_OFFSET 0x406c
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP0_CNT_DOORBELL_MPP0_1_2_READ_ACCESS 1
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP0_CNT_DOORBELL_MPP0_1_2_WRITE_ACCESS 1
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP0_CNT_DOORBELL_MPP0_1_2_RESET_VALUE 0x00000000
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP0_CNT_DOORBELL_MPP0_1_2_RESET_MASK 0xffffff00
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP0_CNT_DOORBELL_MPP0_1_2_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP0_CNT_DOORBELL_MPP0_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_mpns_csr.cnt_doorbell_mpp1                    */
/* Wide Register type referenced: cap_mpns_csr::cnt_doorbell_mpp1          */
/* Wide Register template referenced: cap_mpns_csr::cnt_doorbell_mpp1      */
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP1_OFFSET 0x101c
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP1_BYTE_OFFSET 0x4070
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP1_READ_ACCESS 1
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP1_WRITE_ACCESS 1
/* Register member: cap_mpns_csr::cnt_doorbell_mpp1.cnt_doorbell_mpp1_0_2  */
/* Register type referenced: cap_mpns_csr::cnt_doorbell_mpp1::cnt_doorbell_mpp1_0_2 */
/* Register template referenced: cap_mpns_csr::cnt_doorbell_mpp1::cnt_doorbell_mpp1_0_2 */
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP1_CNT_DOORBELL_MPP1_0_2_OFFSET 0x101c
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP1_CNT_DOORBELL_MPP1_0_2_BYTE_OFFSET 0x4070
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP1_CNT_DOORBELL_MPP1_0_2_READ_ACCESS 1
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP1_CNT_DOORBELL_MPP1_0_2_WRITE_ACCESS 1
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP1_CNT_DOORBELL_MPP1_0_2_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP1_CNT_DOORBELL_MPP1_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::cnt_doorbell_mpp1.cnt_doorbell_mpp1_1_2  */
/* Register type referenced: cap_mpns_csr::cnt_doorbell_mpp1::cnt_doorbell_mpp1_1_2 */
/* Register template referenced: cap_mpns_csr::cnt_doorbell_mpp1::cnt_doorbell_mpp1_1_2 */
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP1_CNT_DOORBELL_MPP1_1_2_OFFSET 0x101d
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP1_CNT_DOORBELL_MPP1_1_2_BYTE_OFFSET 0x4074
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP1_CNT_DOORBELL_MPP1_1_2_READ_ACCESS 1
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP1_CNT_DOORBELL_MPP1_1_2_WRITE_ACCESS 1
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP1_CNT_DOORBELL_MPP1_1_2_RESET_VALUE 0x00000000
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP1_CNT_DOORBELL_MPP1_1_2_RESET_MASK 0xffffff00
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP1_CNT_DOORBELL_MPP1_1_2_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP1_CNT_DOORBELL_MPP1_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_mpns_csr.cnt_doorbell_mpp2                    */
/* Wide Register type referenced: cap_mpns_csr::cnt_doorbell_mpp2          */
/* Wide Register template referenced: cap_mpns_csr::cnt_doorbell_mpp2      */
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP2_OFFSET 0x101e
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP2_BYTE_OFFSET 0x4078
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP2_READ_ACCESS 1
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP2_WRITE_ACCESS 1
/* Register member: cap_mpns_csr::cnt_doorbell_mpp2.cnt_doorbell_mpp2_0_2  */
/* Register type referenced: cap_mpns_csr::cnt_doorbell_mpp2::cnt_doorbell_mpp2_0_2 */
/* Register template referenced: cap_mpns_csr::cnt_doorbell_mpp2::cnt_doorbell_mpp2_0_2 */
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP2_CNT_DOORBELL_MPP2_0_2_OFFSET 0x101e
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP2_CNT_DOORBELL_MPP2_0_2_BYTE_OFFSET 0x4078
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP2_CNT_DOORBELL_MPP2_0_2_READ_ACCESS 1
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP2_CNT_DOORBELL_MPP2_0_2_WRITE_ACCESS 1
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP2_CNT_DOORBELL_MPP2_0_2_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP2_CNT_DOORBELL_MPP2_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::cnt_doorbell_mpp2.cnt_doorbell_mpp2_1_2  */
/* Register type referenced: cap_mpns_csr::cnt_doorbell_mpp2::cnt_doorbell_mpp2_1_2 */
/* Register template referenced: cap_mpns_csr::cnt_doorbell_mpp2::cnt_doorbell_mpp2_1_2 */
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP2_CNT_DOORBELL_MPP2_1_2_OFFSET 0x101f
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP2_CNT_DOORBELL_MPP2_1_2_BYTE_OFFSET 0x407c
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP2_CNT_DOORBELL_MPP2_1_2_READ_ACCESS 1
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP2_CNT_DOORBELL_MPP2_1_2_WRITE_ACCESS 1
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP2_CNT_DOORBELL_MPP2_1_2_RESET_VALUE 0x00000000
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP2_CNT_DOORBELL_MPP2_1_2_RESET_MASK 0xffffff00
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP2_CNT_DOORBELL_MPP2_1_2_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP2_CNT_DOORBELL_MPP2_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_mpns_csr.cnt_doorbell_mpp3                    */
/* Wide Register type referenced: cap_mpns_csr::cnt_doorbell_mpp3          */
/* Wide Register template referenced: cap_mpns_csr::cnt_doorbell_mpp3      */
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP3_OFFSET 0x1020
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP3_BYTE_OFFSET 0x4080
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP3_READ_ACCESS 1
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP3_WRITE_ACCESS 1
/* Register member: cap_mpns_csr::cnt_doorbell_mpp3.cnt_doorbell_mpp3_0_2  */
/* Register type referenced: cap_mpns_csr::cnt_doorbell_mpp3::cnt_doorbell_mpp3_0_2 */
/* Register template referenced: cap_mpns_csr::cnt_doorbell_mpp3::cnt_doorbell_mpp3_0_2 */
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP3_CNT_DOORBELL_MPP3_0_2_OFFSET 0x1020
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP3_CNT_DOORBELL_MPP3_0_2_BYTE_OFFSET 0x4080
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP3_CNT_DOORBELL_MPP3_0_2_READ_ACCESS 1
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP3_CNT_DOORBELL_MPP3_0_2_WRITE_ACCESS 1
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP3_CNT_DOORBELL_MPP3_0_2_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP3_CNT_DOORBELL_MPP3_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::cnt_doorbell_mpp3.cnt_doorbell_mpp3_1_2  */
/* Register type referenced: cap_mpns_csr::cnt_doorbell_mpp3::cnt_doorbell_mpp3_1_2 */
/* Register template referenced: cap_mpns_csr::cnt_doorbell_mpp3::cnt_doorbell_mpp3_1_2 */
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP3_CNT_DOORBELL_MPP3_1_2_OFFSET 0x1021
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP3_CNT_DOORBELL_MPP3_1_2_BYTE_OFFSET 0x4084
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP3_CNT_DOORBELL_MPP3_1_2_READ_ACCESS 1
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP3_CNT_DOORBELL_MPP3_1_2_WRITE_ACCESS 1
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP3_CNT_DOORBELL_MPP3_1_2_RESET_VALUE 0x00000000
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP3_CNT_DOORBELL_MPP3_1_2_RESET_MASK 0xffffff00
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP3_CNT_DOORBELL_MPP3_1_2_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP3_CNT_DOORBELL_MPP3_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_mpns_csr.cnt_doorbell_mpp4                    */
/* Wide Register type referenced: cap_mpns_csr::cnt_doorbell_mpp4          */
/* Wide Register template referenced: cap_mpns_csr::cnt_doorbell_mpp4      */
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP4_OFFSET 0x1022
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP4_BYTE_OFFSET 0x4088
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP4_READ_ACCESS 1
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP4_WRITE_ACCESS 1
/* Register member: cap_mpns_csr::cnt_doorbell_mpp4.cnt_doorbell_mpp4_0_2  */
/* Register type referenced: cap_mpns_csr::cnt_doorbell_mpp4::cnt_doorbell_mpp4_0_2 */
/* Register template referenced: cap_mpns_csr::cnt_doorbell_mpp4::cnt_doorbell_mpp4_0_2 */
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP4_CNT_DOORBELL_MPP4_0_2_OFFSET 0x1022
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP4_CNT_DOORBELL_MPP4_0_2_BYTE_OFFSET 0x4088
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP4_CNT_DOORBELL_MPP4_0_2_READ_ACCESS 1
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP4_CNT_DOORBELL_MPP4_0_2_WRITE_ACCESS 1
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP4_CNT_DOORBELL_MPP4_0_2_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP4_CNT_DOORBELL_MPP4_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::cnt_doorbell_mpp4.cnt_doorbell_mpp4_1_2  */
/* Register type referenced: cap_mpns_csr::cnt_doorbell_mpp4::cnt_doorbell_mpp4_1_2 */
/* Register template referenced: cap_mpns_csr::cnt_doorbell_mpp4::cnt_doorbell_mpp4_1_2 */
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP4_CNT_DOORBELL_MPP4_1_2_OFFSET 0x1023
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP4_CNT_DOORBELL_MPP4_1_2_BYTE_OFFSET 0x408c
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP4_CNT_DOORBELL_MPP4_1_2_READ_ACCESS 1
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP4_CNT_DOORBELL_MPP4_1_2_WRITE_ACCESS 1
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP4_CNT_DOORBELL_MPP4_1_2_RESET_VALUE 0x00000000
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP4_CNT_DOORBELL_MPP4_1_2_RESET_MASK 0xffffff00
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP4_CNT_DOORBELL_MPP4_1_2_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP4_CNT_DOORBELL_MPP4_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_mpns_csr.cnt_doorbell_mpp5                    */
/* Wide Register type referenced: cap_mpns_csr::cnt_doorbell_mpp5          */
/* Wide Register template referenced: cap_mpns_csr::cnt_doorbell_mpp5      */
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP5_OFFSET 0x1024
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP5_BYTE_OFFSET 0x4090
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP5_READ_ACCESS 1
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP5_WRITE_ACCESS 1
/* Register member: cap_mpns_csr::cnt_doorbell_mpp5.cnt_doorbell_mpp5_0_2  */
/* Register type referenced: cap_mpns_csr::cnt_doorbell_mpp5::cnt_doorbell_mpp5_0_2 */
/* Register template referenced: cap_mpns_csr::cnt_doorbell_mpp5::cnt_doorbell_mpp5_0_2 */
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP5_CNT_DOORBELL_MPP5_0_2_OFFSET 0x1024
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP5_CNT_DOORBELL_MPP5_0_2_BYTE_OFFSET 0x4090
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP5_CNT_DOORBELL_MPP5_0_2_READ_ACCESS 1
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP5_CNT_DOORBELL_MPP5_0_2_WRITE_ACCESS 1
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP5_CNT_DOORBELL_MPP5_0_2_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP5_CNT_DOORBELL_MPP5_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::cnt_doorbell_mpp5.cnt_doorbell_mpp5_1_2  */
/* Register type referenced: cap_mpns_csr::cnt_doorbell_mpp5::cnt_doorbell_mpp5_1_2 */
/* Register template referenced: cap_mpns_csr::cnt_doorbell_mpp5::cnt_doorbell_mpp5_1_2 */
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP5_CNT_DOORBELL_MPP5_1_2_OFFSET 0x1025
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP5_CNT_DOORBELL_MPP5_1_2_BYTE_OFFSET 0x4094
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP5_CNT_DOORBELL_MPP5_1_2_READ_ACCESS 1
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP5_CNT_DOORBELL_MPP5_1_2_WRITE_ACCESS 1
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP5_CNT_DOORBELL_MPP5_1_2_RESET_VALUE 0x00000000
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP5_CNT_DOORBELL_MPP5_1_2_RESET_MASK 0xffffff00
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP5_CNT_DOORBELL_MPP5_1_2_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP5_CNT_DOORBELL_MPP5_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_mpns_csr.cnt_doorbell_mpp6                    */
/* Wide Register type referenced: cap_mpns_csr::cnt_doorbell_mpp6          */
/* Wide Register template referenced: cap_mpns_csr::cnt_doorbell_mpp6      */
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP6_OFFSET 0x1026
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP6_BYTE_OFFSET 0x4098
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP6_READ_ACCESS 1
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP6_WRITE_ACCESS 1
/* Register member: cap_mpns_csr::cnt_doorbell_mpp6.cnt_doorbell_mpp6_0_2  */
/* Register type referenced: cap_mpns_csr::cnt_doorbell_mpp6::cnt_doorbell_mpp6_0_2 */
/* Register template referenced: cap_mpns_csr::cnt_doorbell_mpp6::cnt_doorbell_mpp6_0_2 */
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP6_CNT_DOORBELL_MPP6_0_2_OFFSET 0x1026
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP6_CNT_DOORBELL_MPP6_0_2_BYTE_OFFSET 0x4098
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP6_CNT_DOORBELL_MPP6_0_2_READ_ACCESS 1
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP6_CNT_DOORBELL_MPP6_0_2_WRITE_ACCESS 1
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP6_CNT_DOORBELL_MPP6_0_2_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP6_CNT_DOORBELL_MPP6_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::cnt_doorbell_mpp6.cnt_doorbell_mpp6_1_2  */
/* Register type referenced: cap_mpns_csr::cnt_doorbell_mpp6::cnt_doorbell_mpp6_1_2 */
/* Register template referenced: cap_mpns_csr::cnt_doorbell_mpp6::cnt_doorbell_mpp6_1_2 */
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP6_CNT_DOORBELL_MPP6_1_2_OFFSET 0x1027
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP6_CNT_DOORBELL_MPP6_1_2_BYTE_OFFSET 0x409c
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP6_CNT_DOORBELL_MPP6_1_2_READ_ACCESS 1
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP6_CNT_DOORBELL_MPP6_1_2_WRITE_ACCESS 1
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP6_CNT_DOORBELL_MPP6_1_2_RESET_VALUE 0x00000000
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP6_CNT_DOORBELL_MPP6_1_2_RESET_MASK 0xffffff00
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP6_CNT_DOORBELL_MPP6_1_2_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP6_CNT_DOORBELL_MPP6_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_mpns_csr.cnt_doorbell_mpp7                    */
/* Wide Register type referenced: cap_mpns_csr::cnt_doorbell_mpp7          */
/* Wide Register template referenced: cap_mpns_csr::cnt_doorbell_mpp7      */
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP7_OFFSET 0x1028
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP7_BYTE_OFFSET 0x40a0
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP7_READ_ACCESS 1
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP7_WRITE_ACCESS 1
/* Register member: cap_mpns_csr::cnt_doorbell_mpp7.cnt_doorbell_mpp7_0_2  */
/* Register type referenced: cap_mpns_csr::cnt_doorbell_mpp7::cnt_doorbell_mpp7_0_2 */
/* Register template referenced: cap_mpns_csr::cnt_doorbell_mpp7::cnt_doorbell_mpp7_0_2 */
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP7_CNT_DOORBELL_MPP7_0_2_OFFSET 0x1028
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP7_CNT_DOORBELL_MPP7_0_2_BYTE_OFFSET 0x40a0
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP7_CNT_DOORBELL_MPP7_0_2_READ_ACCESS 1
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP7_CNT_DOORBELL_MPP7_0_2_WRITE_ACCESS 1
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP7_CNT_DOORBELL_MPP7_0_2_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP7_CNT_DOORBELL_MPP7_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::cnt_doorbell_mpp7.cnt_doorbell_mpp7_1_2  */
/* Register type referenced: cap_mpns_csr::cnt_doorbell_mpp7::cnt_doorbell_mpp7_1_2 */
/* Register template referenced: cap_mpns_csr::cnt_doorbell_mpp7::cnt_doorbell_mpp7_1_2 */
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP7_CNT_DOORBELL_MPP7_1_2_OFFSET 0x1029
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP7_CNT_DOORBELL_MPP7_1_2_BYTE_OFFSET 0x40a4
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP7_CNT_DOORBELL_MPP7_1_2_READ_ACCESS 1
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP7_CNT_DOORBELL_MPP7_1_2_WRITE_ACCESS 1
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP7_CNT_DOORBELL_MPP7_1_2_RESET_VALUE 0x00000000
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP7_CNT_DOORBELL_MPP7_1_2_RESET_MASK 0xffffff00
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP7_CNT_DOORBELL_MPP7_1_2_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP7_CNT_DOORBELL_MPP7_1_2_WRITE_MASK 0x000000ff
/* Register member: cap_mpns_csr.csr_intr                                  */
/* Register type referenced: cap_mpns_csr::csr_intr                        */
/* Register template referenced: cap_mpns_csr::csr_intr                    */
#define CAP_MPNS_CSR_CSR_INTR_OFFSET 0x102a
#define CAP_MPNS_CSR_CSR_INTR_BYTE_OFFSET 0x40a8
#define CAP_MPNS_CSR_CSR_INTR_READ_ACCESS 1
#define CAP_MPNS_CSR_CSR_INTR_WRITE_ACCESS 1
#define CAP_MPNS_CSR_CSR_INTR_RESET_VALUE 0x00000000
#define CAP_MPNS_CSR_CSR_INTR_RESET_MASK 0xfffffffe
#define CAP_MPNS_CSR_CSR_INTR_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_CSR_INTR_WRITE_MASK 0x00000002
/* Group member: cap_mpns_csr.int_groups                                   */
/* Group type referenced: cap_mpns_csr::int_groups                         */
/* Group template referenced: cap_mpns_csr::intgrp_status                  */
#define CAP_MPNS_CSR_INT_GROUPS_OFFSET 0x102c
#define CAP_MPNS_CSR_INT_GROUPS_BYTE_OFFSET 0x40b0
#define CAP_MPNS_CSR_INT_GROUPS_READ_ACCESS 1
#define CAP_MPNS_CSR_INT_GROUPS_WRITE_ACCESS 1
/* Group member: cap_mpns_csr.int_crypto                                   */
/* Group type referenced: cap_mpns_csr::int_crypto                         */
/* Group template referenced: cap_mpns_csr::intgrp                         */
#define CAP_MPNS_CSR_INT_CRYPTO_OFFSET 0x1030
#define CAP_MPNS_CSR_INT_CRYPTO_BYTE_OFFSET 0x40c0
#define CAP_MPNS_CSR_INT_CRYPTO_READ_ACCESS 1
#define CAP_MPNS_CSR_INT_CRYPTO_WRITE_ACCESS 1
/* Register member: cap_mpns_csr.cfg_debug                                 */
/* Register type referenced: cap_mpns_csr::cfg_debug                       */
/* Register template referenced: cap_mpns_csr::cfg_debug                   */
#define CAP_MPNS_CSR_CFG_DEBUG_OFFSET 0x1034
#define CAP_MPNS_CSR_CFG_DEBUG_BYTE_OFFSET 0x40d0
#define CAP_MPNS_CSR_CFG_DEBUG_READ_ACCESS 1
#define CAP_MPNS_CSR_CFG_DEBUG_WRITE_ACCESS 1
#define CAP_MPNS_CSR_CFG_DEBUG_RESET_VALUE 0x00000000
#define CAP_MPNS_CSR_CFG_DEBUG_RESET_MASK 0xffffffff
#define CAP_MPNS_CSR_CFG_DEBUG_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_CFG_DEBUG_WRITE_MASK 0x0000001f
/* Register member: cap_mpns_csr.base                                      */
/* Register type referenced: cap_mpns_csr::base                            */
/* Register template referenced: cap_mpns_csr::base                        */
#define CAP_MPNS_CSR_BASE_OFFSET 0x1035
#define CAP_MPNS_CSR_BASE_BYTE_OFFSET 0x40d4
#define CAP_MPNS_CSR_BASE_READ_ACCESS 1
#define CAP_MPNS_CSR_BASE_WRITE_ACCESS 1
#define CAP_MPNS_CSR_BASE_RESET_VALUE 0x00000001
#define CAP_MPNS_CSR_BASE_RESET_MASK 0xffffffff
#define CAP_MPNS_CSR_BASE_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_BASE_WRITE_MASK 0xffffffff

/* Memory type: cap_mpns_csr::dhs_crypto_ctl                               */
/* Memory template: cap_mpns_csr::dhs_crypto_ctl                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 15 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_SIZE 0x1000
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_BYTE_SIZE 0x4000
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_ENTRIES 0x1000
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_GET(x) ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_SET(x) ((x) & 0xffffffff)
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp0_ring_base_w0         */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp0_ring_base_w0 */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp0_ring_base_w0 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_RING_BASE_W0_OFFSET 0x0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_RING_BASE_W0_BYTE_OFFSET 0x0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_RING_BASE_W0_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_RING_BASE_W0_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_RING_BASE_W0_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_RING_BASE_W0_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp0_ring_base_w1         */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp0_ring_base_w1 */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp0_ring_base_w1 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_RING_BASE_W1_OFFSET 0x1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_RING_BASE_W1_BYTE_OFFSET 0x4
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_RING_BASE_W1_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_RING_BASE_W1_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_RING_BASE_W1_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_RING_BASE_W1_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp0_ring_size            */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp0_ring_size  */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp0_ring_size */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_RING_SIZE_OFFSET 0x2
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_RING_SIZE_BYTE_OFFSET 0x8
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_RING_SIZE_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_RING_SIZE_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_RING_SIZE_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_RING_SIZE_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp0_producer_idx         */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp0_producer_idx */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp0_producer_idx */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_PRODUCER_IDX_OFFSET 0x3
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_PRODUCER_IDX_BYTE_OFFSET 0xc
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_PRODUCER_IDX_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_PRODUCER_IDX_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_PRODUCER_IDX_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_PRODUCER_IDX_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp0_opa_tag_addr_w0      */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp0_opa_tag_addr_w0 */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp0_opa_tag_addr_w0 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_OPA_TAG_ADDR_W0_OFFSET 0x4
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_OPA_TAG_ADDR_W0_BYTE_OFFSET 0x10
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_OPA_TAG_ADDR_W0_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_OPA_TAG_ADDR_W0_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_OPA_TAG_ADDR_W0_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_OPA_TAG_ADDR_W0_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp0_opa_tag_addr_w1      */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp0_opa_tag_addr_w1 */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp0_opa_tag_addr_w1 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_OPA_TAG_ADDR_W1_OFFSET 0x5
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_OPA_TAG_ADDR_W1_BYTE_OFFSET 0x14
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_OPA_TAG_ADDR_W1_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_OPA_TAG_ADDR_W1_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_OPA_TAG_ADDR_W1_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_OPA_TAG_ADDR_W1_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp0_soft_rst             */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp0_soft_rst   */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp0_soft_rst */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_SOFT_RST_OFFSET 0x6
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_SOFT_RST_BYTE_OFFSET 0x18
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_SOFT_RST_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_SOFT_RST_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_SOFT_RST_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_SOFT_RST_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp0_ci_addr_w0           */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp0_ci_addr_w0 */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp0_ci_addr_w0 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_CI_ADDR_W0_OFFSET 0x7
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_CI_ADDR_W0_BYTE_OFFSET 0x1c
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_CI_ADDR_W0_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_CI_ADDR_W0_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_CI_ADDR_W0_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_CI_ADDR_W0_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp0_ci_addr_w1           */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp0_ci_addr_w1 */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp0_ci_addr_w1 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_CI_ADDR_W1_OFFSET 0x8
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_CI_ADDR_W1_BYTE_OFFSET 0x20
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_CI_ADDR_W1_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_CI_ADDR_W1_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_CI_ADDR_W1_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_CI_ADDR_W1_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp0_consumer_idx         */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp0_consumer_idx */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp0_consumer_idx */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_CONSUMER_IDX_OFFSET 0x20
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_CONSUMER_IDX_BYTE_OFFSET 0x80
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_CONSUMER_IDX_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_CONSUMER_IDX_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_CONSUMER_IDX_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_CONSUMER_IDX_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp0_status               */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp0_status     */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp0_status */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_STATUS_OFFSET 0x21
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_STATUS_BYTE_OFFSET 0x84
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_STATUS_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_STATUS_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_STATUS_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_STATUS_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp0_error_idx            */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp0_error_idx  */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp0_error_idx */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_ERROR_IDX_OFFSET 0x22
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_ERROR_IDX_BYTE_OFFSET 0x88
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_ERROR_IDX_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_ERROR_IDX_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_ERROR_IDX_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_ERROR_IDX_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp1_ring_base_w0         */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp1_ring_base_w0 */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp1_ring_base_w0 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_RING_BASE_W0_OFFSET 0x40
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_RING_BASE_W0_BYTE_OFFSET 0x100
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_RING_BASE_W0_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_RING_BASE_W0_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_RING_BASE_W0_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_RING_BASE_W0_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp1_ring_base_w1         */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp1_ring_base_w1 */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp1_ring_base_w1 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_RING_BASE_W1_OFFSET 0x41
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_RING_BASE_W1_BYTE_OFFSET 0x104
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_RING_BASE_W1_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_RING_BASE_W1_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_RING_BASE_W1_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_RING_BASE_W1_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp1_ring_size            */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp1_ring_size  */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp1_ring_size */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_RING_SIZE_OFFSET 0x42
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_RING_SIZE_BYTE_OFFSET 0x108
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_RING_SIZE_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_RING_SIZE_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_RING_SIZE_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_RING_SIZE_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp1_producer_idx         */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp1_producer_idx */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp1_producer_idx */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_PRODUCER_IDX_OFFSET 0x43
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_PRODUCER_IDX_BYTE_OFFSET 0x10c
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_PRODUCER_IDX_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_PRODUCER_IDX_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_PRODUCER_IDX_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_PRODUCER_IDX_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp1_opa_tag_addr_w0      */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp1_opa_tag_addr_w0 */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp1_opa_tag_addr_w0 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_OPA_TAG_ADDR_W0_OFFSET 0x44
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_OPA_TAG_ADDR_W0_BYTE_OFFSET 0x110
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_OPA_TAG_ADDR_W0_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_OPA_TAG_ADDR_W0_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_OPA_TAG_ADDR_W0_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_OPA_TAG_ADDR_W0_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp1_opa_tag_addr_w1      */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp1_opa_tag_addr_w1 */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp1_opa_tag_addr_w1 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_OPA_TAG_ADDR_W1_OFFSET 0x45
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_OPA_TAG_ADDR_W1_BYTE_OFFSET 0x114
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_OPA_TAG_ADDR_W1_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_OPA_TAG_ADDR_W1_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_OPA_TAG_ADDR_W1_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_OPA_TAG_ADDR_W1_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp1_soft_rst             */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp1_soft_rst   */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp1_soft_rst */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_SOFT_RST_OFFSET 0x46
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_SOFT_RST_BYTE_OFFSET 0x118
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_SOFT_RST_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_SOFT_RST_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_SOFT_RST_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_SOFT_RST_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp1_ci_addr_w0           */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp1_ci_addr_w0 */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp1_ci_addr_w0 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_CI_ADDR_W0_OFFSET 0x47
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_CI_ADDR_W0_BYTE_OFFSET 0x11c
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_CI_ADDR_W0_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_CI_ADDR_W0_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_CI_ADDR_W0_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_CI_ADDR_W0_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp1_ci_addr_w1           */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp1_ci_addr_w1 */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp1_ci_addr_w1 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_CI_ADDR_W1_OFFSET 0x48
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_CI_ADDR_W1_BYTE_OFFSET 0x120
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_CI_ADDR_W1_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_CI_ADDR_W1_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_CI_ADDR_W1_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_CI_ADDR_W1_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp1_consumer_idx         */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp1_consumer_idx */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp1_consumer_idx */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_CONSUMER_IDX_OFFSET 0x60
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_CONSUMER_IDX_BYTE_OFFSET 0x180
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_CONSUMER_IDX_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_CONSUMER_IDX_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_CONSUMER_IDX_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_CONSUMER_IDX_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp1_status               */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp1_status     */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp1_status */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_STATUS_OFFSET 0x61
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_STATUS_BYTE_OFFSET 0x184
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_STATUS_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_STATUS_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_STATUS_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_STATUS_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp1_error_idx            */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp1_error_idx  */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp1_error_idx */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_ERROR_IDX_OFFSET 0x62
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_ERROR_IDX_BYTE_OFFSET 0x188
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_ERROR_IDX_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_ERROR_IDX_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_ERROR_IDX_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_ERROR_IDX_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp2_ring_base_w0         */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp2_ring_base_w0 */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp2_ring_base_w0 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_RING_BASE_W0_OFFSET 0x80
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_RING_BASE_W0_BYTE_OFFSET 0x200
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_RING_BASE_W0_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_RING_BASE_W0_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_RING_BASE_W0_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_RING_BASE_W0_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp2_ring_base_w1         */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp2_ring_base_w1 */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp2_ring_base_w1 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_RING_BASE_W1_OFFSET 0x81
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_RING_BASE_W1_BYTE_OFFSET 0x204
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_RING_BASE_W1_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_RING_BASE_W1_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_RING_BASE_W1_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_RING_BASE_W1_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp2_ring_size            */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp2_ring_size  */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp2_ring_size */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_RING_SIZE_OFFSET 0x82
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_RING_SIZE_BYTE_OFFSET 0x208
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_RING_SIZE_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_RING_SIZE_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_RING_SIZE_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_RING_SIZE_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp2_producer_idx         */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp2_producer_idx */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp2_producer_idx */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_PRODUCER_IDX_OFFSET 0x83
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_PRODUCER_IDX_BYTE_OFFSET 0x20c
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_PRODUCER_IDX_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_PRODUCER_IDX_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_PRODUCER_IDX_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_PRODUCER_IDX_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp2_opa_tag_addr_w0      */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp2_opa_tag_addr_w0 */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp2_opa_tag_addr_w0 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_OPA_TAG_ADDR_W0_OFFSET 0x84
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_OPA_TAG_ADDR_W0_BYTE_OFFSET 0x210
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_OPA_TAG_ADDR_W0_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_OPA_TAG_ADDR_W0_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_OPA_TAG_ADDR_W0_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_OPA_TAG_ADDR_W0_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp2_opa_tag_addr_w1      */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp2_opa_tag_addr_w1 */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp2_opa_tag_addr_w1 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_OPA_TAG_ADDR_W1_OFFSET 0x85
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_OPA_TAG_ADDR_W1_BYTE_OFFSET 0x214
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_OPA_TAG_ADDR_W1_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_OPA_TAG_ADDR_W1_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_OPA_TAG_ADDR_W1_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_OPA_TAG_ADDR_W1_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp2_soft_rst             */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp2_soft_rst   */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp2_soft_rst */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_SOFT_RST_OFFSET 0x86
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_SOFT_RST_BYTE_OFFSET 0x218
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_SOFT_RST_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_SOFT_RST_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_SOFT_RST_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_SOFT_RST_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp2_ci_addr_w0           */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp2_ci_addr_w0 */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp2_ci_addr_w0 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_CI_ADDR_W0_OFFSET 0x87
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_CI_ADDR_W0_BYTE_OFFSET 0x21c
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_CI_ADDR_W0_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_CI_ADDR_W0_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_CI_ADDR_W0_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_CI_ADDR_W0_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp2_ci_addr_w1           */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp2_ci_addr_w1 */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp2_ci_addr_w1 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_CI_ADDR_W1_OFFSET 0x88
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_CI_ADDR_W1_BYTE_OFFSET 0x220
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_CI_ADDR_W1_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_CI_ADDR_W1_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_CI_ADDR_W1_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_CI_ADDR_W1_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp2_consumer_idx         */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp2_consumer_idx */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp2_consumer_idx */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_CONSUMER_IDX_OFFSET 0xa0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_CONSUMER_IDX_BYTE_OFFSET 0x280
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_CONSUMER_IDX_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_CONSUMER_IDX_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_CONSUMER_IDX_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_CONSUMER_IDX_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp2_status               */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp2_status     */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp2_status */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_STATUS_OFFSET 0xa1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_STATUS_BYTE_OFFSET 0x284
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_STATUS_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_STATUS_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_STATUS_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_STATUS_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp2_error_idx            */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp2_error_idx  */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp2_error_idx */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_ERROR_IDX_OFFSET 0xa2
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_ERROR_IDX_BYTE_OFFSET 0x288
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_ERROR_IDX_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_ERROR_IDX_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_ERROR_IDX_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_ERROR_IDX_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp3_ring_base_w0         */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp3_ring_base_w0 */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp3_ring_base_w0 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_RING_BASE_W0_OFFSET 0xc0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_RING_BASE_W0_BYTE_OFFSET 0x300
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_RING_BASE_W0_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_RING_BASE_W0_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_RING_BASE_W0_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_RING_BASE_W0_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp3_ring_base_w1         */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp3_ring_base_w1 */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp3_ring_base_w1 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_RING_BASE_W1_OFFSET 0xc1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_RING_BASE_W1_BYTE_OFFSET 0x304
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_RING_BASE_W1_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_RING_BASE_W1_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_RING_BASE_W1_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_RING_BASE_W1_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp3_ring_size            */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp3_ring_size  */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp3_ring_size */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_RING_SIZE_OFFSET 0xc2
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_RING_SIZE_BYTE_OFFSET 0x308
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_RING_SIZE_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_RING_SIZE_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_RING_SIZE_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_RING_SIZE_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp3_producer_idx         */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp3_producer_idx */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp3_producer_idx */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_PRODUCER_IDX_OFFSET 0xc3
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_PRODUCER_IDX_BYTE_OFFSET 0x30c
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_PRODUCER_IDX_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_PRODUCER_IDX_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_PRODUCER_IDX_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_PRODUCER_IDX_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp3_opa_tag_addr_w0      */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp3_opa_tag_addr_w0 */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp3_opa_tag_addr_w0 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_OPA_TAG_ADDR_W0_OFFSET 0xc4
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_OPA_TAG_ADDR_W0_BYTE_OFFSET 0x310
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_OPA_TAG_ADDR_W0_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_OPA_TAG_ADDR_W0_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_OPA_TAG_ADDR_W0_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_OPA_TAG_ADDR_W0_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp3_opa_tag_addr_w1      */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp3_opa_tag_addr_w1 */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp3_opa_tag_addr_w1 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_OPA_TAG_ADDR_W1_OFFSET 0xc5
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_OPA_TAG_ADDR_W1_BYTE_OFFSET 0x314
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_OPA_TAG_ADDR_W1_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_OPA_TAG_ADDR_W1_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_OPA_TAG_ADDR_W1_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_OPA_TAG_ADDR_W1_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp3_soft_rst             */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp3_soft_rst   */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp3_soft_rst */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_SOFT_RST_OFFSET 0xc6
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_SOFT_RST_BYTE_OFFSET 0x318
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_SOFT_RST_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_SOFT_RST_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_SOFT_RST_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_SOFT_RST_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp3_ci_addr_w0           */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp3_ci_addr_w0 */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp3_ci_addr_w0 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_CI_ADDR_W0_OFFSET 0xc7
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_CI_ADDR_W0_BYTE_OFFSET 0x31c
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_CI_ADDR_W0_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_CI_ADDR_W0_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_CI_ADDR_W0_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_CI_ADDR_W0_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp3_ci_addr_w1           */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp3_ci_addr_w1 */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp3_ci_addr_w1 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_CI_ADDR_W1_OFFSET 0xc8
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_CI_ADDR_W1_BYTE_OFFSET 0x320
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_CI_ADDR_W1_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_CI_ADDR_W1_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_CI_ADDR_W1_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_CI_ADDR_W1_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp3_consumer_idx         */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp3_consumer_idx */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp3_consumer_idx */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_CONSUMER_IDX_OFFSET 0xe0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_CONSUMER_IDX_BYTE_OFFSET 0x380
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_CONSUMER_IDX_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_CONSUMER_IDX_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_CONSUMER_IDX_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_CONSUMER_IDX_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp3_status               */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp3_status     */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp3_status */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_STATUS_OFFSET 0xe1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_STATUS_BYTE_OFFSET 0x384
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_STATUS_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_STATUS_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_STATUS_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_STATUS_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp3_error_idx            */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp3_error_idx  */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp3_error_idx */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_ERROR_IDX_OFFSET 0xe2
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_ERROR_IDX_BYTE_OFFSET 0x388
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_ERROR_IDX_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_ERROR_IDX_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_ERROR_IDX_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_ERROR_IDX_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp4_ring_base_w0         */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp4_ring_base_w0 */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp4_ring_base_w0 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_RING_BASE_W0_OFFSET 0x100
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_RING_BASE_W0_BYTE_OFFSET 0x400
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_RING_BASE_W0_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_RING_BASE_W0_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_RING_BASE_W0_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_RING_BASE_W0_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp4_ring_base_w1         */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp4_ring_base_w1 */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp4_ring_base_w1 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_RING_BASE_W1_OFFSET 0x101
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_RING_BASE_W1_BYTE_OFFSET 0x404
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_RING_BASE_W1_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_RING_BASE_W1_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_RING_BASE_W1_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_RING_BASE_W1_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp4_ring_size            */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp4_ring_size  */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp4_ring_size */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_RING_SIZE_OFFSET 0x102
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_RING_SIZE_BYTE_OFFSET 0x408
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_RING_SIZE_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_RING_SIZE_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_RING_SIZE_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_RING_SIZE_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp4_producer_idx         */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp4_producer_idx */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp4_producer_idx */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_PRODUCER_IDX_OFFSET 0x103
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_PRODUCER_IDX_BYTE_OFFSET 0x40c
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_PRODUCER_IDX_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_PRODUCER_IDX_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_PRODUCER_IDX_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_PRODUCER_IDX_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp4_opa_tag_addr_w0      */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp4_opa_tag_addr_w0 */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp4_opa_tag_addr_w0 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_OPA_TAG_ADDR_W0_OFFSET 0x104
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_OPA_TAG_ADDR_W0_BYTE_OFFSET 0x410
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_OPA_TAG_ADDR_W0_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_OPA_TAG_ADDR_W0_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_OPA_TAG_ADDR_W0_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_OPA_TAG_ADDR_W0_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp4_opa_tag_addr_w1      */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp4_opa_tag_addr_w1 */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp4_opa_tag_addr_w1 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_OPA_TAG_ADDR_W1_OFFSET 0x105
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_OPA_TAG_ADDR_W1_BYTE_OFFSET 0x414
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_OPA_TAG_ADDR_W1_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_OPA_TAG_ADDR_W1_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_OPA_TAG_ADDR_W1_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_OPA_TAG_ADDR_W1_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp4_soft_rst             */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp4_soft_rst   */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp4_soft_rst */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_SOFT_RST_OFFSET 0x106
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_SOFT_RST_BYTE_OFFSET 0x418
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_SOFT_RST_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_SOFT_RST_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_SOFT_RST_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_SOFT_RST_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp4_ci_addr_w0           */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp4_ci_addr_w0 */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp4_ci_addr_w0 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_CI_ADDR_W0_OFFSET 0x107
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_CI_ADDR_W0_BYTE_OFFSET 0x41c
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_CI_ADDR_W0_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_CI_ADDR_W0_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_CI_ADDR_W0_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_CI_ADDR_W0_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp4_ci_addr_w1           */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp4_ci_addr_w1 */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp4_ci_addr_w1 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_CI_ADDR_W1_OFFSET 0x108
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_CI_ADDR_W1_BYTE_OFFSET 0x420
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_CI_ADDR_W1_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_CI_ADDR_W1_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_CI_ADDR_W1_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_CI_ADDR_W1_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp4_consumer_idx         */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp4_consumer_idx */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp4_consumer_idx */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_CONSUMER_IDX_OFFSET 0x120
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_CONSUMER_IDX_BYTE_OFFSET 0x480
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_CONSUMER_IDX_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_CONSUMER_IDX_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_CONSUMER_IDX_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_CONSUMER_IDX_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp4_status               */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp4_status     */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp4_status */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_STATUS_OFFSET 0x121
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_STATUS_BYTE_OFFSET 0x484
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_STATUS_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_STATUS_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_STATUS_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_STATUS_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp4_error_idx            */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp4_error_idx  */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp4_error_idx */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_ERROR_IDX_OFFSET 0x122
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_ERROR_IDX_BYTE_OFFSET 0x488
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_ERROR_IDX_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_ERROR_IDX_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_ERROR_IDX_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_ERROR_IDX_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp5_ring_base_w0         */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp5_ring_base_w0 */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp5_ring_base_w0 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_RING_BASE_W0_OFFSET 0x140
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_RING_BASE_W0_BYTE_OFFSET 0x500
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_RING_BASE_W0_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_RING_BASE_W0_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_RING_BASE_W0_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_RING_BASE_W0_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp5_ring_base_w1         */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp5_ring_base_w1 */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp5_ring_base_w1 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_RING_BASE_W1_OFFSET 0x141
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_RING_BASE_W1_BYTE_OFFSET 0x504
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_RING_BASE_W1_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_RING_BASE_W1_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_RING_BASE_W1_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_RING_BASE_W1_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp5_ring_size            */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp5_ring_size  */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp5_ring_size */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_RING_SIZE_OFFSET 0x142
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_RING_SIZE_BYTE_OFFSET 0x508
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_RING_SIZE_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_RING_SIZE_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_RING_SIZE_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_RING_SIZE_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp5_producer_idx         */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp5_producer_idx */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp5_producer_idx */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_PRODUCER_IDX_OFFSET 0x143
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_PRODUCER_IDX_BYTE_OFFSET 0x50c
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_PRODUCER_IDX_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_PRODUCER_IDX_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_PRODUCER_IDX_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_PRODUCER_IDX_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp5_opa_tag_addr_w0      */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp5_opa_tag_addr_w0 */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp5_opa_tag_addr_w0 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_OPA_TAG_ADDR_W0_OFFSET 0x144
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_OPA_TAG_ADDR_W0_BYTE_OFFSET 0x510
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_OPA_TAG_ADDR_W0_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_OPA_TAG_ADDR_W0_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_OPA_TAG_ADDR_W0_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_OPA_TAG_ADDR_W0_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp5_opa_tag_addr_w1      */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp5_opa_tag_addr_w1 */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp5_opa_tag_addr_w1 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_OPA_TAG_ADDR_W1_OFFSET 0x145
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_OPA_TAG_ADDR_W1_BYTE_OFFSET 0x514
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_OPA_TAG_ADDR_W1_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_OPA_TAG_ADDR_W1_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_OPA_TAG_ADDR_W1_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_OPA_TAG_ADDR_W1_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp5_soft_rst             */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp5_soft_rst   */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp5_soft_rst */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_SOFT_RST_OFFSET 0x146
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_SOFT_RST_BYTE_OFFSET 0x518
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_SOFT_RST_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_SOFT_RST_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_SOFT_RST_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_SOFT_RST_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp5_ci_addr_w0           */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp5_ci_addr_w0 */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp5_ci_addr_w0 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_CI_ADDR_W0_OFFSET 0x147
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_CI_ADDR_W0_BYTE_OFFSET 0x51c
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_CI_ADDR_W0_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_CI_ADDR_W0_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_CI_ADDR_W0_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_CI_ADDR_W0_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp5_ci_addr_w1           */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp5_ci_addr_w1 */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp5_ci_addr_w1 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_CI_ADDR_W1_OFFSET 0x148
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_CI_ADDR_W1_BYTE_OFFSET 0x520
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_CI_ADDR_W1_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_CI_ADDR_W1_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_CI_ADDR_W1_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_CI_ADDR_W1_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp5_consumer_idx         */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp5_consumer_idx */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp5_consumer_idx */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_CONSUMER_IDX_OFFSET 0x160
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_CONSUMER_IDX_BYTE_OFFSET 0x580
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_CONSUMER_IDX_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_CONSUMER_IDX_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_CONSUMER_IDX_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_CONSUMER_IDX_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp5_status               */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp5_status     */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp5_status */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_STATUS_OFFSET 0x161
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_STATUS_BYTE_OFFSET 0x584
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_STATUS_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_STATUS_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_STATUS_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_STATUS_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp5_error_idx            */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp5_error_idx  */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp5_error_idx */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_ERROR_IDX_OFFSET 0x162
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_ERROR_IDX_BYTE_OFFSET 0x588
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_ERROR_IDX_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_ERROR_IDX_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_ERROR_IDX_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_ERROR_IDX_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp6_ring_base_w0         */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp6_ring_base_w0 */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp6_ring_base_w0 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_RING_BASE_W0_OFFSET 0x180
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_RING_BASE_W0_BYTE_OFFSET 0x600
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_RING_BASE_W0_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_RING_BASE_W0_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_RING_BASE_W0_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_RING_BASE_W0_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp6_ring_base_w1         */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp6_ring_base_w1 */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp6_ring_base_w1 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_RING_BASE_W1_OFFSET 0x181
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_RING_BASE_W1_BYTE_OFFSET 0x604
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_RING_BASE_W1_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_RING_BASE_W1_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_RING_BASE_W1_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_RING_BASE_W1_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp6_ring_size            */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp6_ring_size  */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp6_ring_size */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_RING_SIZE_OFFSET 0x182
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_RING_SIZE_BYTE_OFFSET 0x608
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_RING_SIZE_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_RING_SIZE_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_RING_SIZE_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_RING_SIZE_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp6_producer_idx         */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp6_producer_idx */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp6_producer_idx */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_PRODUCER_IDX_OFFSET 0x183
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_PRODUCER_IDX_BYTE_OFFSET 0x60c
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_PRODUCER_IDX_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_PRODUCER_IDX_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_PRODUCER_IDX_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_PRODUCER_IDX_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp6_opa_tag_addr_w0      */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp6_opa_tag_addr_w0 */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp6_opa_tag_addr_w0 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_OPA_TAG_ADDR_W0_OFFSET 0x184
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_OPA_TAG_ADDR_W0_BYTE_OFFSET 0x610
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_OPA_TAG_ADDR_W0_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_OPA_TAG_ADDR_W0_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_OPA_TAG_ADDR_W0_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_OPA_TAG_ADDR_W0_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp6_opa_tag_addr_w1      */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp6_opa_tag_addr_w1 */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp6_opa_tag_addr_w1 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_OPA_TAG_ADDR_W1_OFFSET 0x185
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_OPA_TAG_ADDR_W1_BYTE_OFFSET 0x614
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_OPA_TAG_ADDR_W1_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_OPA_TAG_ADDR_W1_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_OPA_TAG_ADDR_W1_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_OPA_TAG_ADDR_W1_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp6_soft_rst             */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp6_soft_rst   */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp6_soft_rst */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_SOFT_RST_OFFSET 0x186
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_SOFT_RST_BYTE_OFFSET 0x618
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_SOFT_RST_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_SOFT_RST_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_SOFT_RST_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_SOFT_RST_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp6_ci_addr_w0           */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp6_ci_addr_w0 */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp6_ci_addr_w0 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_CI_ADDR_W0_OFFSET 0x187
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_CI_ADDR_W0_BYTE_OFFSET 0x61c
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_CI_ADDR_W0_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_CI_ADDR_W0_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_CI_ADDR_W0_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_CI_ADDR_W0_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp6_ci_addr_w1           */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp6_ci_addr_w1 */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp6_ci_addr_w1 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_CI_ADDR_W1_OFFSET 0x188
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_CI_ADDR_W1_BYTE_OFFSET 0x620
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_CI_ADDR_W1_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_CI_ADDR_W1_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_CI_ADDR_W1_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_CI_ADDR_W1_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp6_consumer_idx         */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp6_consumer_idx */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp6_consumer_idx */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_CONSUMER_IDX_OFFSET 0x1a0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_CONSUMER_IDX_BYTE_OFFSET 0x680
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_CONSUMER_IDX_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_CONSUMER_IDX_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_CONSUMER_IDX_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_CONSUMER_IDX_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp6_status               */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp6_status     */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp6_status */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_STATUS_OFFSET 0x1a1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_STATUS_BYTE_OFFSET 0x684
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_STATUS_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_STATUS_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_STATUS_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_STATUS_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp6_error_idx            */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp6_error_idx  */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp6_error_idx */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_ERROR_IDX_OFFSET 0x1a2
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_ERROR_IDX_BYTE_OFFSET 0x688
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_ERROR_IDX_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_ERROR_IDX_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_ERROR_IDX_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_ERROR_IDX_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp7_ring_base_w0         */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp7_ring_base_w0 */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp7_ring_base_w0 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_RING_BASE_W0_OFFSET 0x1c0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_RING_BASE_W0_BYTE_OFFSET 0x700
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_RING_BASE_W0_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_RING_BASE_W0_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_RING_BASE_W0_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_RING_BASE_W0_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp7_ring_base_w1         */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp7_ring_base_w1 */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp7_ring_base_w1 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_RING_BASE_W1_OFFSET 0x1c1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_RING_BASE_W1_BYTE_OFFSET 0x704
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_RING_BASE_W1_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_RING_BASE_W1_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_RING_BASE_W1_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_RING_BASE_W1_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp7_ring_size            */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp7_ring_size  */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp7_ring_size */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_RING_SIZE_OFFSET 0x1c2
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_RING_SIZE_BYTE_OFFSET 0x708
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_RING_SIZE_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_RING_SIZE_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_RING_SIZE_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_RING_SIZE_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp7_producer_idx         */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp7_producer_idx */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp7_producer_idx */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_PRODUCER_IDX_OFFSET 0x1c3
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_PRODUCER_IDX_BYTE_OFFSET 0x70c
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_PRODUCER_IDX_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_PRODUCER_IDX_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_PRODUCER_IDX_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_PRODUCER_IDX_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp7_opa_tag_addr_w0      */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp7_opa_tag_addr_w0 */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp7_opa_tag_addr_w0 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_OPA_TAG_ADDR_W0_OFFSET 0x1c4
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_OPA_TAG_ADDR_W0_BYTE_OFFSET 0x710
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_OPA_TAG_ADDR_W0_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_OPA_TAG_ADDR_W0_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_OPA_TAG_ADDR_W0_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_OPA_TAG_ADDR_W0_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp7_opa_tag_addr_w1      */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp7_opa_tag_addr_w1 */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp7_opa_tag_addr_w1 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_OPA_TAG_ADDR_W1_OFFSET 0x1c5
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_OPA_TAG_ADDR_W1_BYTE_OFFSET 0x714
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_OPA_TAG_ADDR_W1_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_OPA_TAG_ADDR_W1_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_OPA_TAG_ADDR_W1_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_OPA_TAG_ADDR_W1_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp7_soft_rst             */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp7_soft_rst   */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp7_soft_rst */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_SOFT_RST_OFFSET 0x1c6
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_SOFT_RST_BYTE_OFFSET 0x718
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_SOFT_RST_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_SOFT_RST_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_SOFT_RST_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_SOFT_RST_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp7_ci_addr_w0           */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp7_ci_addr_w0 */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp7_ci_addr_w0 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_CI_ADDR_W0_OFFSET 0x1c7
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_CI_ADDR_W0_BYTE_OFFSET 0x71c
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_CI_ADDR_W0_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_CI_ADDR_W0_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_CI_ADDR_W0_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_CI_ADDR_W0_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp7_ci_addr_w1           */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp7_ci_addr_w1 */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp7_ci_addr_w1 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_CI_ADDR_W1_OFFSET 0x1c8
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_CI_ADDR_W1_BYTE_OFFSET 0x720
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_CI_ADDR_W1_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_CI_ADDR_W1_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_CI_ADDR_W1_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_CI_ADDR_W1_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp7_consumer_idx         */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp7_consumer_idx */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp7_consumer_idx */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_CONSUMER_IDX_OFFSET 0x1e0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_CONSUMER_IDX_BYTE_OFFSET 0x780
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_CONSUMER_IDX_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_CONSUMER_IDX_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_CONSUMER_IDX_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_CONSUMER_IDX_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp7_status               */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp7_status     */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp7_status */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_STATUS_OFFSET 0x1e1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_STATUS_BYTE_OFFSET 0x784
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_STATUS_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_STATUS_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_STATUS_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_STATUS_WRITE_MASK 0xffffffff
/* Register member: cap_mpns_csr::dhs_crypto_ctl.mpp7_error_idx            */
/* Register type referenced: cap_mpns_csr::dhs_crypto_ctl::mpp7_error_idx  */
/* Register template referenced: cap_mpns_csr::dhs_crypto_ctl::mpp7_error_idx */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_ERROR_IDX_OFFSET 0x1e2
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_ERROR_IDX_BYTE_OFFSET 0x788
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_ERROR_IDX_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_ERROR_IDX_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_ERROR_IDX_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_ERROR_IDX_WRITE_MASK 0xffffffff

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp0_ring_base_w0          */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp0_ring_base_w0      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 28 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp0_ring_base_w0.fld       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 28 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_RING_BASE_W0_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_RING_BASE_W0_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_RING_BASE_W0_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_RING_BASE_W0_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_RING_BASE_W0_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_RING_BASE_W0_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_RING_BASE_W0_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_RING_BASE_W0_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_RING_BASE_W0_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp0_ring_base_w1          */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp0_ring_base_w1      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 29 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp0_ring_base_w1.fld       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 29 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_RING_BASE_W1_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_RING_BASE_W1_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_RING_BASE_W1_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_RING_BASE_W1_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_RING_BASE_W1_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_RING_BASE_W1_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_RING_BASE_W1_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_RING_BASE_W1_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_RING_BASE_W1_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp0_ring_size             */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp0_ring_size         */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 30 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp0_ring_size.fld          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 30 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_RING_SIZE_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_RING_SIZE_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_RING_SIZE_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_RING_SIZE_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_RING_SIZE_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_RING_SIZE_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_RING_SIZE_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_RING_SIZE_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_RING_SIZE_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp0_producer_idx          */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp0_producer_idx      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 31 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp0_producer_idx.fld       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 31 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_PRODUCER_IDX_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_PRODUCER_IDX_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_PRODUCER_IDX_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_PRODUCER_IDX_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_PRODUCER_IDX_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_PRODUCER_IDX_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_PRODUCER_IDX_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_PRODUCER_IDX_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_PRODUCER_IDX_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp0_opa_tag_addr_w0       */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp0_opa_tag_addr_w0   */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 32 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp0_opa_tag_addr_w0.fld    */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 32 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_OPA_TAG_ADDR_W0_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_OPA_TAG_ADDR_W0_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_OPA_TAG_ADDR_W0_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_OPA_TAG_ADDR_W0_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_OPA_TAG_ADDR_W0_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_OPA_TAG_ADDR_W0_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_OPA_TAG_ADDR_W0_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_OPA_TAG_ADDR_W0_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_OPA_TAG_ADDR_W0_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp0_opa_tag_addr_w1       */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp0_opa_tag_addr_w1   */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 33 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp0_opa_tag_addr_w1.fld    */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 33 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_OPA_TAG_ADDR_W1_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_OPA_TAG_ADDR_W1_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_OPA_TAG_ADDR_W1_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_OPA_TAG_ADDR_W1_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_OPA_TAG_ADDR_W1_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_OPA_TAG_ADDR_W1_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_OPA_TAG_ADDR_W1_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_OPA_TAG_ADDR_W1_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_OPA_TAG_ADDR_W1_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp0_soft_rst              */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp0_soft_rst          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 34 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp0_soft_rst.fld           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 34 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_SOFT_RST_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_SOFT_RST_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_SOFT_RST_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_SOFT_RST_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_SOFT_RST_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_SOFT_RST_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_SOFT_RST_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_SOFT_RST_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_SOFT_RST_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp0_ci_addr_w0            */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp0_ci_addr_w0        */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 35 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp0_ci_addr_w0.fld         */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 35 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_CI_ADDR_W0_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_CI_ADDR_W0_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_CI_ADDR_W0_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_CI_ADDR_W0_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_CI_ADDR_W0_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_CI_ADDR_W0_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_CI_ADDR_W0_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_CI_ADDR_W0_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_CI_ADDR_W0_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp0_ci_addr_w1            */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp0_ci_addr_w1        */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 36 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp0_ci_addr_w1.fld         */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 36 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_CI_ADDR_W1_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_CI_ADDR_W1_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_CI_ADDR_W1_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_CI_ADDR_W1_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_CI_ADDR_W1_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_CI_ADDR_W1_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_CI_ADDR_W1_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_CI_ADDR_W1_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_CI_ADDR_W1_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp0_consumer_idx          */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp0_consumer_idx      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 39 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp0_consumer_idx.fld       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 39 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_CONSUMER_IDX_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_CONSUMER_IDX_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_CONSUMER_IDX_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_CONSUMER_IDX_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_CONSUMER_IDX_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_CONSUMER_IDX_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_CONSUMER_IDX_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_CONSUMER_IDX_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_CONSUMER_IDX_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp0_status                */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp0_status            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 40 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp0_status.fld             */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 40 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_STATUS_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_STATUS_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_STATUS_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_STATUS_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_STATUS_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_STATUS_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_STATUS_FLD_GET(x) ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_STATUS_FLD_SET(x) ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_STATUS_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp0_error_idx             */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp0_error_idx         */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 41 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp0_error_idx.fld          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 41 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_ERROR_IDX_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_ERROR_IDX_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_ERROR_IDX_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_ERROR_IDX_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_ERROR_IDX_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_ERROR_IDX_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_ERROR_IDX_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_ERROR_IDX_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP0_ERROR_IDX_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp1_ring_base_w0          */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp1_ring_base_w0      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 43 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp1_ring_base_w0.fld       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 43 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_RING_BASE_W0_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_RING_BASE_W0_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_RING_BASE_W0_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_RING_BASE_W0_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_RING_BASE_W0_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_RING_BASE_W0_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_RING_BASE_W0_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_RING_BASE_W0_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_RING_BASE_W0_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp1_ring_base_w1          */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp1_ring_base_w1      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 44 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp1_ring_base_w1.fld       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 44 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_RING_BASE_W1_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_RING_BASE_W1_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_RING_BASE_W1_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_RING_BASE_W1_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_RING_BASE_W1_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_RING_BASE_W1_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_RING_BASE_W1_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_RING_BASE_W1_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_RING_BASE_W1_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp1_ring_size             */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp1_ring_size         */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 45 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp1_ring_size.fld          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 45 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_RING_SIZE_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_RING_SIZE_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_RING_SIZE_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_RING_SIZE_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_RING_SIZE_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_RING_SIZE_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_RING_SIZE_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_RING_SIZE_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_RING_SIZE_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp1_producer_idx          */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp1_producer_idx      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 46 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp1_producer_idx.fld       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 46 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_PRODUCER_IDX_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_PRODUCER_IDX_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_PRODUCER_IDX_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_PRODUCER_IDX_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_PRODUCER_IDX_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_PRODUCER_IDX_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_PRODUCER_IDX_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_PRODUCER_IDX_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_PRODUCER_IDX_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp1_opa_tag_addr_w0       */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp1_opa_tag_addr_w0   */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 47 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp1_opa_tag_addr_w0.fld    */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 47 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_OPA_TAG_ADDR_W0_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_OPA_TAG_ADDR_W0_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_OPA_TAG_ADDR_W0_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_OPA_TAG_ADDR_W0_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_OPA_TAG_ADDR_W0_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_OPA_TAG_ADDR_W0_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_OPA_TAG_ADDR_W0_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_OPA_TAG_ADDR_W0_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_OPA_TAG_ADDR_W0_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp1_opa_tag_addr_w1       */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp1_opa_tag_addr_w1   */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 48 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp1_opa_tag_addr_w1.fld    */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 48 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_OPA_TAG_ADDR_W1_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_OPA_TAG_ADDR_W1_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_OPA_TAG_ADDR_W1_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_OPA_TAG_ADDR_W1_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_OPA_TAG_ADDR_W1_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_OPA_TAG_ADDR_W1_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_OPA_TAG_ADDR_W1_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_OPA_TAG_ADDR_W1_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_OPA_TAG_ADDR_W1_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp1_soft_rst              */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp1_soft_rst          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 49 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp1_soft_rst.fld           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 49 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_SOFT_RST_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_SOFT_RST_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_SOFT_RST_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_SOFT_RST_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_SOFT_RST_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_SOFT_RST_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_SOFT_RST_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_SOFT_RST_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_SOFT_RST_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp1_ci_addr_w0            */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp1_ci_addr_w0        */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 50 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp1_ci_addr_w0.fld         */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 50 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_CI_ADDR_W0_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_CI_ADDR_W0_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_CI_ADDR_W0_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_CI_ADDR_W0_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_CI_ADDR_W0_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_CI_ADDR_W0_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_CI_ADDR_W0_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_CI_ADDR_W0_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_CI_ADDR_W0_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp1_ci_addr_w1            */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp1_ci_addr_w1        */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 51 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp1_ci_addr_w1.fld         */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 51 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_CI_ADDR_W1_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_CI_ADDR_W1_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_CI_ADDR_W1_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_CI_ADDR_W1_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_CI_ADDR_W1_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_CI_ADDR_W1_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_CI_ADDR_W1_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_CI_ADDR_W1_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_CI_ADDR_W1_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp1_consumer_idx          */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp1_consumer_idx      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 54 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp1_consumer_idx.fld       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 54 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_CONSUMER_IDX_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_CONSUMER_IDX_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_CONSUMER_IDX_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_CONSUMER_IDX_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_CONSUMER_IDX_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_CONSUMER_IDX_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_CONSUMER_IDX_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_CONSUMER_IDX_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_CONSUMER_IDX_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp1_status                */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp1_status            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 55 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp1_status.fld             */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 55 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_STATUS_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_STATUS_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_STATUS_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_STATUS_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_STATUS_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_STATUS_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_STATUS_FLD_GET(x) ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_STATUS_FLD_SET(x) ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_STATUS_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp1_error_idx             */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp1_error_idx         */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 56 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp1_error_idx.fld          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 56 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_ERROR_IDX_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_ERROR_IDX_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_ERROR_IDX_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_ERROR_IDX_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_ERROR_IDX_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_ERROR_IDX_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_ERROR_IDX_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_ERROR_IDX_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP1_ERROR_IDX_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp2_ring_base_w0          */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp2_ring_base_w0      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 58 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp2_ring_base_w0.fld       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 58 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_RING_BASE_W0_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_RING_BASE_W0_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_RING_BASE_W0_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_RING_BASE_W0_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_RING_BASE_W0_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_RING_BASE_W0_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_RING_BASE_W0_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_RING_BASE_W0_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_RING_BASE_W0_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp2_ring_base_w1          */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp2_ring_base_w1      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 59 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp2_ring_base_w1.fld       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 59 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_RING_BASE_W1_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_RING_BASE_W1_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_RING_BASE_W1_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_RING_BASE_W1_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_RING_BASE_W1_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_RING_BASE_W1_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_RING_BASE_W1_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_RING_BASE_W1_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_RING_BASE_W1_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp2_ring_size             */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp2_ring_size         */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 60 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp2_ring_size.fld          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 60 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_RING_SIZE_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_RING_SIZE_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_RING_SIZE_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_RING_SIZE_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_RING_SIZE_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_RING_SIZE_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_RING_SIZE_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_RING_SIZE_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_RING_SIZE_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp2_producer_idx          */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp2_producer_idx      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 61 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp2_producer_idx.fld       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 61 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_PRODUCER_IDX_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_PRODUCER_IDX_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_PRODUCER_IDX_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_PRODUCER_IDX_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_PRODUCER_IDX_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_PRODUCER_IDX_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_PRODUCER_IDX_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_PRODUCER_IDX_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_PRODUCER_IDX_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp2_opa_tag_addr_w0       */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp2_opa_tag_addr_w0   */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 62 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp2_opa_tag_addr_w0.fld    */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 62 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_OPA_TAG_ADDR_W0_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_OPA_TAG_ADDR_W0_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_OPA_TAG_ADDR_W0_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_OPA_TAG_ADDR_W0_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_OPA_TAG_ADDR_W0_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_OPA_TAG_ADDR_W0_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_OPA_TAG_ADDR_W0_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_OPA_TAG_ADDR_W0_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_OPA_TAG_ADDR_W0_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp2_opa_tag_addr_w1       */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp2_opa_tag_addr_w1   */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 63 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp2_opa_tag_addr_w1.fld    */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 63 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_OPA_TAG_ADDR_W1_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_OPA_TAG_ADDR_W1_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_OPA_TAG_ADDR_W1_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_OPA_TAG_ADDR_W1_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_OPA_TAG_ADDR_W1_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_OPA_TAG_ADDR_W1_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_OPA_TAG_ADDR_W1_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_OPA_TAG_ADDR_W1_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_OPA_TAG_ADDR_W1_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp2_soft_rst              */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp2_soft_rst          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 64 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp2_soft_rst.fld           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 64 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_SOFT_RST_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_SOFT_RST_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_SOFT_RST_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_SOFT_RST_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_SOFT_RST_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_SOFT_RST_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_SOFT_RST_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_SOFT_RST_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_SOFT_RST_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp2_ci_addr_w0            */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp2_ci_addr_w0        */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 65 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp2_ci_addr_w0.fld         */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 65 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_CI_ADDR_W0_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_CI_ADDR_W0_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_CI_ADDR_W0_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_CI_ADDR_W0_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_CI_ADDR_W0_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_CI_ADDR_W0_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_CI_ADDR_W0_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_CI_ADDR_W0_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_CI_ADDR_W0_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp2_ci_addr_w1            */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp2_ci_addr_w1        */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 66 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp2_ci_addr_w1.fld         */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 66 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_CI_ADDR_W1_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_CI_ADDR_W1_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_CI_ADDR_W1_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_CI_ADDR_W1_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_CI_ADDR_W1_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_CI_ADDR_W1_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_CI_ADDR_W1_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_CI_ADDR_W1_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_CI_ADDR_W1_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp2_consumer_idx          */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp2_consumer_idx      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 69 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp2_consumer_idx.fld       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 69 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_CONSUMER_IDX_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_CONSUMER_IDX_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_CONSUMER_IDX_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_CONSUMER_IDX_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_CONSUMER_IDX_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_CONSUMER_IDX_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_CONSUMER_IDX_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_CONSUMER_IDX_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_CONSUMER_IDX_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp2_status                */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp2_status            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 70 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp2_status.fld             */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 70 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_STATUS_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_STATUS_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_STATUS_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_STATUS_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_STATUS_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_STATUS_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_STATUS_FLD_GET(x) ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_STATUS_FLD_SET(x) ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_STATUS_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp2_error_idx             */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp2_error_idx         */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 71 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp2_error_idx.fld          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 71 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_ERROR_IDX_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_ERROR_IDX_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_ERROR_IDX_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_ERROR_IDX_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_ERROR_IDX_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_ERROR_IDX_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_ERROR_IDX_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_ERROR_IDX_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP2_ERROR_IDX_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp3_ring_base_w0          */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp3_ring_base_w0      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 73 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp3_ring_base_w0.fld       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 73 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_RING_BASE_W0_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_RING_BASE_W0_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_RING_BASE_W0_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_RING_BASE_W0_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_RING_BASE_W0_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_RING_BASE_W0_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_RING_BASE_W0_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_RING_BASE_W0_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_RING_BASE_W0_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp3_ring_base_w1          */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp3_ring_base_w1      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 74 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp3_ring_base_w1.fld       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 74 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_RING_BASE_W1_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_RING_BASE_W1_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_RING_BASE_W1_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_RING_BASE_W1_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_RING_BASE_W1_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_RING_BASE_W1_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_RING_BASE_W1_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_RING_BASE_W1_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_RING_BASE_W1_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp3_ring_size             */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp3_ring_size         */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 75 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp3_ring_size.fld          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 75 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_RING_SIZE_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_RING_SIZE_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_RING_SIZE_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_RING_SIZE_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_RING_SIZE_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_RING_SIZE_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_RING_SIZE_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_RING_SIZE_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_RING_SIZE_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp3_producer_idx          */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp3_producer_idx      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 76 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp3_producer_idx.fld       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 76 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_PRODUCER_IDX_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_PRODUCER_IDX_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_PRODUCER_IDX_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_PRODUCER_IDX_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_PRODUCER_IDX_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_PRODUCER_IDX_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_PRODUCER_IDX_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_PRODUCER_IDX_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_PRODUCER_IDX_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp3_opa_tag_addr_w0       */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp3_opa_tag_addr_w0   */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 77 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp3_opa_tag_addr_w0.fld    */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 77 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_OPA_TAG_ADDR_W0_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_OPA_TAG_ADDR_W0_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_OPA_TAG_ADDR_W0_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_OPA_TAG_ADDR_W0_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_OPA_TAG_ADDR_W0_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_OPA_TAG_ADDR_W0_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_OPA_TAG_ADDR_W0_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_OPA_TAG_ADDR_W0_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_OPA_TAG_ADDR_W0_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp3_opa_tag_addr_w1       */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp3_opa_tag_addr_w1   */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 78 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp3_opa_tag_addr_w1.fld    */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 78 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_OPA_TAG_ADDR_W1_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_OPA_TAG_ADDR_W1_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_OPA_TAG_ADDR_W1_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_OPA_TAG_ADDR_W1_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_OPA_TAG_ADDR_W1_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_OPA_TAG_ADDR_W1_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_OPA_TAG_ADDR_W1_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_OPA_TAG_ADDR_W1_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_OPA_TAG_ADDR_W1_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp3_soft_rst              */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp3_soft_rst          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 79 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp3_soft_rst.fld           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 79 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_SOFT_RST_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_SOFT_RST_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_SOFT_RST_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_SOFT_RST_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_SOFT_RST_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_SOFT_RST_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_SOFT_RST_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_SOFT_RST_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_SOFT_RST_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp3_ci_addr_w0            */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp3_ci_addr_w0        */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 80 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp3_ci_addr_w0.fld         */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 80 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_CI_ADDR_W0_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_CI_ADDR_W0_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_CI_ADDR_W0_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_CI_ADDR_W0_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_CI_ADDR_W0_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_CI_ADDR_W0_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_CI_ADDR_W0_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_CI_ADDR_W0_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_CI_ADDR_W0_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp3_ci_addr_w1            */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp3_ci_addr_w1        */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 81 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp3_ci_addr_w1.fld         */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 81 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_CI_ADDR_W1_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_CI_ADDR_W1_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_CI_ADDR_W1_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_CI_ADDR_W1_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_CI_ADDR_W1_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_CI_ADDR_W1_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_CI_ADDR_W1_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_CI_ADDR_W1_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_CI_ADDR_W1_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp3_consumer_idx          */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp3_consumer_idx      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 84 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp3_consumer_idx.fld       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 84 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_CONSUMER_IDX_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_CONSUMER_IDX_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_CONSUMER_IDX_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_CONSUMER_IDX_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_CONSUMER_IDX_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_CONSUMER_IDX_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_CONSUMER_IDX_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_CONSUMER_IDX_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_CONSUMER_IDX_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp3_status                */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp3_status            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 85 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp3_status.fld             */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 85 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_STATUS_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_STATUS_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_STATUS_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_STATUS_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_STATUS_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_STATUS_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_STATUS_FLD_GET(x) ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_STATUS_FLD_SET(x) ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_STATUS_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp3_error_idx             */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp3_error_idx         */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 86 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp3_error_idx.fld          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 86 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_ERROR_IDX_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_ERROR_IDX_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_ERROR_IDX_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_ERROR_IDX_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_ERROR_IDX_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_ERROR_IDX_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_ERROR_IDX_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_ERROR_IDX_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP3_ERROR_IDX_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp4_ring_base_w0          */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp4_ring_base_w0      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 88 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp4_ring_base_w0.fld       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 88 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_RING_BASE_W0_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_RING_BASE_W0_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_RING_BASE_W0_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_RING_BASE_W0_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_RING_BASE_W0_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_RING_BASE_W0_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_RING_BASE_W0_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_RING_BASE_W0_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_RING_BASE_W0_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp4_ring_base_w1          */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp4_ring_base_w1      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 89 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp4_ring_base_w1.fld       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 89 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_RING_BASE_W1_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_RING_BASE_W1_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_RING_BASE_W1_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_RING_BASE_W1_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_RING_BASE_W1_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_RING_BASE_W1_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_RING_BASE_W1_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_RING_BASE_W1_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_RING_BASE_W1_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp4_ring_size             */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp4_ring_size         */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 90 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp4_ring_size.fld          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 90 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_RING_SIZE_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_RING_SIZE_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_RING_SIZE_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_RING_SIZE_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_RING_SIZE_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_RING_SIZE_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_RING_SIZE_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_RING_SIZE_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_RING_SIZE_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp4_producer_idx          */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp4_producer_idx      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 91 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp4_producer_idx.fld       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 91 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_PRODUCER_IDX_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_PRODUCER_IDX_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_PRODUCER_IDX_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_PRODUCER_IDX_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_PRODUCER_IDX_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_PRODUCER_IDX_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_PRODUCER_IDX_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_PRODUCER_IDX_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_PRODUCER_IDX_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp4_opa_tag_addr_w0       */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp4_opa_tag_addr_w0   */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 92 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp4_opa_tag_addr_w0.fld    */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 92 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_OPA_TAG_ADDR_W0_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_OPA_TAG_ADDR_W0_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_OPA_TAG_ADDR_W0_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_OPA_TAG_ADDR_W0_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_OPA_TAG_ADDR_W0_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_OPA_TAG_ADDR_W0_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_OPA_TAG_ADDR_W0_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_OPA_TAG_ADDR_W0_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_OPA_TAG_ADDR_W0_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp4_opa_tag_addr_w1       */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp4_opa_tag_addr_w1   */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 93 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp4_opa_tag_addr_w1.fld    */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 93 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_OPA_TAG_ADDR_W1_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_OPA_TAG_ADDR_W1_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_OPA_TAG_ADDR_W1_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_OPA_TAG_ADDR_W1_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_OPA_TAG_ADDR_W1_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_OPA_TAG_ADDR_W1_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_OPA_TAG_ADDR_W1_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_OPA_TAG_ADDR_W1_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_OPA_TAG_ADDR_W1_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp4_soft_rst              */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp4_soft_rst          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 94 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp4_soft_rst.fld           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 94 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_SOFT_RST_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_SOFT_RST_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_SOFT_RST_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_SOFT_RST_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_SOFT_RST_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_SOFT_RST_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_SOFT_RST_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_SOFT_RST_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_SOFT_RST_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp4_ci_addr_w0            */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp4_ci_addr_w0        */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 95 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp4_ci_addr_w0.fld         */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 95 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_CI_ADDR_W0_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_CI_ADDR_W0_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_CI_ADDR_W0_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_CI_ADDR_W0_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_CI_ADDR_W0_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_CI_ADDR_W0_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_CI_ADDR_W0_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_CI_ADDR_W0_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_CI_ADDR_W0_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp4_ci_addr_w1            */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp4_ci_addr_w1        */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 96 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp4_ci_addr_w1.fld         */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 96 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_CI_ADDR_W1_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_CI_ADDR_W1_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_CI_ADDR_W1_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_CI_ADDR_W1_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_CI_ADDR_W1_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_CI_ADDR_W1_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_CI_ADDR_W1_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_CI_ADDR_W1_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_CI_ADDR_W1_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp4_consumer_idx          */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp4_consumer_idx      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 99 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp4_consumer_idx.fld       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 99 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_CONSUMER_IDX_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_CONSUMER_IDX_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_CONSUMER_IDX_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_CONSUMER_IDX_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_CONSUMER_IDX_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_CONSUMER_IDX_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_CONSUMER_IDX_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_CONSUMER_IDX_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_CONSUMER_IDX_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp4_status                */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp4_status            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 100 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp4_status.fld             */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 100 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_STATUS_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_STATUS_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_STATUS_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_STATUS_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_STATUS_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_STATUS_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_STATUS_FLD_GET(x) ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_STATUS_FLD_SET(x) ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_STATUS_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp4_error_idx             */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp4_error_idx         */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 101 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp4_error_idx.fld          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 101 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_ERROR_IDX_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_ERROR_IDX_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_ERROR_IDX_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_ERROR_IDX_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_ERROR_IDX_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_ERROR_IDX_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_ERROR_IDX_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_ERROR_IDX_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP4_ERROR_IDX_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp5_ring_base_w0          */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp5_ring_base_w0      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 103 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp5_ring_base_w0.fld       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 103 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_RING_BASE_W0_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_RING_BASE_W0_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_RING_BASE_W0_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_RING_BASE_W0_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_RING_BASE_W0_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_RING_BASE_W0_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_RING_BASE_W0_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_RING_BASE_W0_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_RING_BASE_W0_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp5_ring_base_w1          */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp5_ring_base_w1      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 104 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp5_ring_base_w1.fld       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 104 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_RING_BASE_W1_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_RING_BASE_W1_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_RING_BASE_W1_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_RING_BASE_W1_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_RING_BASE_W1_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_RING_BASE_W1_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_RING_BASE_W1_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_RING_BASE_W1_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_RING_BASE_W1_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp5_ring_size             */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp5_ring_size         */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 105 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp5_ring_size.fld          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 105 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_RING_SIZE_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_RING_SIZE_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_RING_SIZE_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_RING_SIZE_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_RING_SIZE_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_RING_SIZE_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_RING_SIZE_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_RING_SIZE_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_RING_SIZE_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp5_producer_idx          */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp5_producer_idx      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 106 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp5_producer_idx.fld       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 106 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_PRODUCER_IDX_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_PRODUCER_IDX_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_PRODUCER_IDX_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_PRODUCER_IDX_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_PRODUCER_IDX_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_PRODUCER_IDX_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_PRODUCER_IDX_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_PRODUCER_IDX_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_PRODUCER_IDX_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp5_opa_tag_addr_w0       */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp5_opa_tag_addr_w0   */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 107 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp5_opa_tag_addr_w0.fld    */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 107 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_OPA_TAG_ADDR_W0_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_OPA_TAG_ADDR_W0_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_OPA_TAG_ADDR_W0_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_OPA_TAG_ADDR_W0_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_OPA_TAG_ADDR_W0_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_OPA_TAG_ADDR_W0_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_OPA_TAG_ADDR_W0_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_OPA_TAG_ADDR_W0_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_OPA_TAG_ADDR_W0_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp5_opa_tag_addr_w1       */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp5_opa_tag_addr_w1   */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 108 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp5_opa_tag_addr_w1.fld    */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 108 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_OPA_TAG_ADDR_W1_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_OPA_TAG_ADDR_W1_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_OPA_TAG_ADDR_W1_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_OPA_TAG_ADDR_W1_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_OPA_TAG_ADDR_W1_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_OPA_TAG_ADDR_W1_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_OPA_TAG_ADDR_W1_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_OPA_TAG_ADDR_W1_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_OPA_TAG_ADDR_W1_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp5_soft_rst              */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp5_soft_rst          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 109 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp5_soft_rst.fld           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 109 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_SOFT_RST_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_SOFT_RST_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_SOFT_RST_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_SOFT_RST_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_SOFT_RST_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_SOFT_RST_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_SOFT_RST_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_SOFT_RST_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_SOFT_RST_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp5_ci_addr_w0            */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp5_ci_addr_w0        */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 110 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp5_ci_addr_w0.fld         */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 110 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_CI_ADDR_W0_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_CI_ADDR_W0_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_CI_ADDR_W0_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_CI_ADDR_W0_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_CI_ADDR_W0_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_CI_ADDR_W0_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_CI_ADDR_W0_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_CI_ADDR_W0_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_CI_ADDR_W0_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp5_ci_addr_w1            */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp5_ci_addr_w1        */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 111 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp5_ci_addr_w1.fld         */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 111 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_CI_ADDR_W1_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_CI_ADDR_W1_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_CI_ADDR_W1_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_CI_ADDR_W1_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_CI_ADDR_W1_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_CI_ADDR_W1_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_CI_ADDR_W1_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_CI_ADDR_W1_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_CI_ADDR_W1_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp5_consumer_idx          */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp5_consumer_idx      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 114 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp5_consumer_idx.fld       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 114 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_CONSUMER_IDX_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_CONSUMER_IDX_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_CONSUMER_IDX_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_CONSUMER_IDX_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_CONSUMER_IDX_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_CONSUMER_IDX_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_CONSUMER_IDX_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_CONSUMER_IDX_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_CONSUMER_IDX_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp5_status                */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp5_status            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 115 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp5_status.fld             */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 115 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_STATUS_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_STATUS_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_STATUS_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_STATUS_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_STATUS_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_STATUS_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_STATUS_FLD_GET(x) ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_STATUS_FLD_SET(x) ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_STATUS_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp5_error_idx             */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp5_error_idx         */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 116 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp5_error_idx.fld          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 116 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_ERROR_IDX_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_ERROR_IDX_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_ERROR_IDX_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_ERROR_IDX_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_ERROR_IDX_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_ERROR_IDX_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_ERROR_IDX_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_ERROR_IDX_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP5_ERROR_IDX_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp6_ring_base_w0          */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp6_ring_base_w0      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 118 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp6_ring_base_w0.fld       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 118 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_RING_BASE_W0_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_RING_BASE_W0_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_RING_BASE_W0_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_RING_BASE_W0_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_RING_BASE_W0_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_RING_BASE_W0_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_RING_BASE_W0_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_RING_BASE_W0_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_RING_BASE_W0_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp6_ring_base_w1          */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp6_ring_base_w1      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 119 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp6_ring_base_w1.fld       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 119 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_RING_BASE_W1_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_RING_BASE_W1_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_RING_BASE_W1_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_RING_BASE_W1_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_RING_BASE_W1_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_RING_BASE_W1_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_RING_BASE_W1_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_RING_BASE_W1_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_RING_BASE_W1_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp6_ring_size             */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp6_ring_size         */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 120 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp6_ring_size.fld          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 120 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_RING_SIZE_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_RING_SIZE_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_RING_SIZE_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_RING_SIZE_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_RING_SIZE_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_RING_SIZE_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_RING_SIZE_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_RING_SIZE_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_RING_SIZE_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp6_producer_idx          */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp6_producer_idx      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 121 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp6_producer_idx.fld       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 121 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_PRODUCER_IDX_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_PRODUCER_IDX_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_PRODUCER_IDX_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_PRODUCER_IDX_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_PRODUCER_IDX_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_PRODUCER_IDX_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_PRODUCER_IDX_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_PRODUCER_IDX_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_PRODUCER_IDX_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp6_opa_tag_addr_w0       */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp6_opa_tag_addr_w0   */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 122 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp6_opa_tag_addr_w0.fld    */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 122 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_OPA_TAG_ADDR_W0_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_OPA_TAG_ADDR_W0_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_OPA_TAG_ADDR_W0_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_OPA_TAG_ADDR_W0_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_OPA_TAG_ADDR_W0_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_OPA_TAG_ADDR_W0_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_OPA_TAG_ADDR_W0_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_OPA_TAG_ADDR_W0_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_OPA_TAG_ADDR_W0_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp6_opa_tag_addr_w1       */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp6_opa_tag_addr_w1   */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 123 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp6_opa_tag_addr_w1.fld    */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 123 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_OPA_TAG_ADDR_W1_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_OPA_TAG_ADDR_W1_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_OPA_TAG_ADDR_W1_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_OPA_TAG_ADDR_W1_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_OPA_TAG_ADDR_W1_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_OPA_TAG_ADDR_W1_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_OPA_TAG_ADDR_W1_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_OPA_TAG_ADDR_W1_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_OPA_TAG_ADDR_W1_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp6_soft_rst              */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp6_soft_rst          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 124 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp6_soft_rst.fld           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 124 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_SOFT_RST_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_SOFT_RST_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_SOFT_RST_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_SOFT_RST_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_SOFT_RST_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_SOFT_RST_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_SOFT_RST_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_SOFT_RST_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_SOFT_RST_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp6_ci_addr_w0            */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp6_ci_addr_w0        */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 125 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp6_ci_addr_w0.fld         */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 125 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_CI_ADDR_W0_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_CI_ADDR_W0_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_CI_ADDR_W0_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_CI_ADDR_W0_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_CI_ADDR_W0_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_CI_ADDR_W0_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_CI_ADDR_W0_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_CI_ADDR_W0_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_CI_ADDR_W0_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp6_ci_addr_w1            */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp6_ci_addr_w1        */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 126 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp6_ci_addr_w1.fld         */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 126 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_CI_ADDR_W1_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_CI_ADDR_W1_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_CI_ADDR_W1_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_CI_ADDR_W1_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_CI_ADDR_W1_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_CI_ADDR_W1_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_CI_ADDR_W1_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_CI_ADDR_W1_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_CI_ADDR_W1_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp6_consumer_idx          */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp6_consumer_idx      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 129 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp6_consumer_idx.fld       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 129 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_CONSUMER_IDX_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_CONSUMER_IDX_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_CONSUMER_IDX_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_CONSUMER_IDX_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_CONSUMER_IDX_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_CONSUMER_IDX_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_CONSUMER_IDX_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_CONSUMER_IDX_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_CONSUMER_IDX_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp6_status                */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp6_status            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 130 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp6_status.fld             */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 130 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_STATUS_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_STATUS_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_STATUS_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_STATUS_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_STATUS_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_STATUS_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_STATUS_FLD_GET(x) ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_STATUS_FLD_SET(x) ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_STATUS_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp6_error_idx             */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp6_error_idx         */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 131 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp6_error_idx.fld          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 131 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_ERROR_IDX_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_ERROR_IDX_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_ERROR_IDX_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_ERROR_IDX_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_ERROR_IDX_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_ERROR_IDX_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_ERROR_IDX_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_ERROR_IDX_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP6_ERROR_IDX_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp7_ring_base_w0          */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp7_ring_base_w0      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 133 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp7_ring_base_w0.fld       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 133 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_RING_BASE_W0_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_RING_BASE_W0_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_RING_BASE_W0_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_RING_BASE_W0_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_RING_BASE_W0_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_RING_BASE_W0_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_RING_BASE_W0_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_RING_BASE_W0_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_RING_BASE_W0_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp7_ring_base_w1          */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp7_ring_base_w1      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 134 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp7_ring_base_w1.fld       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 134 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_RING_BASE_W1_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_RING_BASE_W1_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_RING_BASE_W1_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_RING_BASE_W1_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_RING_BASE_W1_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_RING_BASE_W1_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_RING_BASE_W1_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_RING_BASE_W1_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_RING_BASE_W1_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp7_ring_size             */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp7_ring_size         */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 135 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp7_ring_size.fld          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 135 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_RING_SIZE_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_RING_SIZE_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_RING_SIZE_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_RING_SIZE_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_RING_SIZE_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_RING_SIZE_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_RING_SIZE_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_RING_SIZE_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_RING_SIZE_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp7_producer_idx          */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp7_producer_idx      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 136 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp7_producer_idx.fld       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 136 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_PRODUCER_IDX_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_PRODUCER_IDX_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_PRODUCER_IDX_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_PRODUCER_IDX_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_PRODUCER_IDX_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_PRODUCER_IDX_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_PRODUCER_IDX_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_PRODUCER_IDX_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_PRODUCER_IDX_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp7_opa_tag_addr_w0       */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp7_opa_tag_addr_w0   */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 137 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp7_opa_tag_addr_w0.fld    */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 137 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_OPA_TAG_ADDR_W0_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_OPA_TAG_ADDR_W0_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_OPA_TAG_ADDR_W0_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_OPA_TAG_ADDR_W0_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_OPA_TAG_ADDR_W0_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_OPA_TAG_ADDR_W0_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_OPA_TAG_ADDR_W0_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_OPA_TAG_ADDR_W0_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_OPA_TAG_ADDR_W0_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp7_opa_tag_addr_w1       */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp7_opa_tag_addr_w1   */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 138 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp7_opa_tag_addr_w1.fld    */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 138 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_OPA_TAG_ADDR_W1_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_OPA_TAG_ADDR_W1_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_OPA_TAG_ADDR_W1_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_OPA_TAG_ADDR_W1_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_OPA_TAG_ADDR_W1_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_OPA_TAG_ADDR_W1_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_OPA_TAG_ADDR_W1_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_OPA_TAG_ADDR_W1_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_OPA_TAG_ADDR_W1_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp7_soft_rst              */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp7_soft_rst          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 139 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp7_soft_rst.fld           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 139 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_SOFT_RST_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_SOFT_RST_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_SOFT_RST_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_SOFT_RST_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_SOFT_RST_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_SOFT_RST_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_SOFT_RST_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_SOFT_RST_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_SOFT_RST_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp7_ci_addr_w0            */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp7_ci_addr_w0        */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 140 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp7_ci_addr_w0.fld         */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 140 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_CI_ADDR_W0_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_CI_ADDR_W0_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_CI_ADDR_W0_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_CI_ADDR_W0_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_CI_ADDR_W0_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_CI_ADDR_W0_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_CI_ADDR_W0_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_CI_ADDR_W0_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_CI_ADDR_W0_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp7_ci_addr_w1            */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp7_ci_addr_w1        */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 141 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp7_ci_addr_w1.fld         */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 141 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_CI_ADDR_W1_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_CI_ADDR_W1_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_CI_ADDR_W1_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_CI_ADDR_W1_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_CI_ADDR_W1_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_CI_ADDR_W1_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_CI_ADDR_W1_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_CI_ADDR_W1_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_CI_ADDR_W1_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp7_consumer_idx          */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp7_consumer_idx      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 144 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp7_consumer_idx.fld       */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 144 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_CONSUMER_IDX_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_CONSUMER_IDX_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_CONSUMER_IDX_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_CONSUMER_IDX_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_CONSUMER_IDX_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_CONSUMER_IDX_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_CONSUMER_IDX_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_CONSUMER_IDX_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_CONSUMER_IDX_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp7_status                */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp7_status            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 145 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp7_status.fld             */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 145 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_STATUS_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_STATUS_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_STATUS_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_STATUS_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_STATUS_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_STATUS_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_STATUS_FLD_GET(x) ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_STATUS_FLD_SET(x) ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_STATUS_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::dhs_crypto_ctl::mpp7_error_idx             */
/* Register template: cap_mpns_csr::dhs_crypto_ctl::mpp7_error_idx         */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 146 */
/* Field member: cap_mpns_csr::dhs_crypto_ctl::mpp7_error_idx.fld          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 146 */
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_ERROR_IDX_FLD_MSB 31
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_ERROR_IDX_FLD_LSB 0
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_ERROR_IDX_FLD_WIDTH 32
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_ERROR_IDX_FLD_READ_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_ERROR_IDX_FLD_WRITE_ACCESS 1
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_ERROR_IDX_FLD_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_ERROR_IDX_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_ERROR_IDX_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_DHS_CRYPTO_CTL_MPP7_ERROR_IDX_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::cfg_mp_ctl                                 */
/* Register template: cap_mpns_csr::cfg_mp_ctl                             */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 152 */
/* Field member: cap_mpns_csr::cfg_mp_ctl.crypto_apb_mux_mode              */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MPNS_CSR_CFG_MP_CTL_CRYPTO_APB_MUX_MODE_MSB 17
#define CAP_MPNS_CSR_CFG_MP_CTL_CRYPTO_APB_MUX_MODE_LSB 16
#define CAP_MPNS_CSR_CFG_MP_CTL_CRYPTO_APB_MUX_MODE_WIDTH 2
#define CAP_MPNS_CSR_CFG_MP_CTL_CRYPTO_APB_MUX_MODE_READ_ACCESS 1
#define CAP_MPNS_CSR_CFG_MP_CTL_CRYPTO_APB_MUX_MODE_WRITE_ACCESS 1
#define CAP_MPNS_CSR_CFG_MP_CTL_CRYPTO_APB_MUX_MODE_RESET 0x0
#define CAP_MPNS_CSR_CFG_MP_CTL_CRYPTO_APB_MUX_MODE_FIELD_MASK 0x00030000
#define CAP_MPNS_CSR_CFG_MP_CTL_CRYPTO_APB_MUX_MODE_GET(x) \
   (((x) & 0x00030000) >> 16)
#define CAP_MPNS_CSR_CFG_MP_CTL_CRYPTO_APB_MUX_MODE_SET(x) \
   (((x) << 16) & 0x00030000)
#define CAP_MPNS_CSR_CFG_MP_CTL_CRYPTO_APB_MUX_MODE_MODIFY(r, x) \
   ((((x) << 16) & 0x00030000) | ((r) & 0xfffcffff))
/* Field member: cap_mpns_csr::cfg_mp_ctl.clk_en                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MPNS_CSR_CFG_MP_CTL_CLK_EN_MSB 15
#define CAP_MPNS_CSR_CFG_MP_CTL_CLK_EN_LSB 8
#define CAP_MPNS_CSR_CFG_MP_CTL_CLK_EN_WIDTH 8
#define CAP_MPNS_CSR_CFG_MP_CTL_CLK_EN_READ_ACCESS 1
#define CAP_MPNS_CSR_CFG_MP_CTL_CLK_EN_WRITE_ACCESS 1
#define CAP_MPNS_CSR_CFG_MP_CTL_CLK_EN_RESET 0x00
#define CAP_MPNS_CSR_CFG_MP_CTL_CLK_EN_FIELD_MASK 0x0000ff00
#define CAP_MPNS_CSR_CFG_MP_CTL_CLK_EN_GET(x) (((x) & 0x0000ff00) >> 8)
#define CAP_MPNS_CSR_CFG_MP_CTL_CLK_EN_SET(x) (((x) << 8) & 0x0000ff00)
#define CAP_MPNS_CSR_CFG_MP_CTL_CLK_EN_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_mpns_csr::cfg_mp_ctl.sw_rst                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MPNS_CSR_CFG_MP_CTL_SW_RST_MSB 7
#define CAP_MPNS_CSR_CFG_MP_CTL_SW_RST_LSB 0
#define CAP_MPNS_CSR_CFG_MP_CTL_SW_RST_WIDTH 8
#define CAP_MPNS_CSR_CFG_MP_CTL_SW_RST_READ_ACCESS 1
#define CAP_MPNS_CSR_CFG_MP_CTL_SW_RST_WRITE_ACCESS 1
#define CAP_MPNS_CSR_CFG_MP_CTL_SW_RST_RESET 0xff
#define CAP_MPNS_CSR_CFG_MP_CTL_SW_RST_FIELD_MASK 0x000000ff
#define CAP_MPNS_CSR_CFG_MP_CTL_SW_RST_GET(x) ((x) & 0x000000ff)
#define CAP_MPNS_CSR_CFG_MP_CTL_SW_RST_SET(x) ((x) & 0x000000ff)
#define CAP_MPNS_CSR_CFG_MP_CTL_SW_RST_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_mpns_csr::cfg_bist_mpp0                              */
/* Register template: cap_mpns_csr::cfg_bist_mpp0                          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 170 */
/* Field member: cap_mpns_csr::cfg_bist_mpp0.run                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MPNS_CSR_CFG_BIST_MPP0_RUN_MSB 9
#define CAP_MPNS_CSR_CFG_BIST_MPP0_RUN_LSB 0
#define CAP_MPNS_CSR_CFG_BIST_MPP0_RUN_WIDTH 10
#define CAP_MPNS_CSR_CFG_BIST_MPP0_RUN_READ_ACCESS 1
#define CAP_MPNS_CSR_CFG_BIST_MPP0_RUN_WRITE_ACCESS 1
#define CAP_MPNS_CSR_CFG_BIST_MPP0_RUN_RESET 0x000
#define CAP_MPNS_CSR_CFG_BIST_MPP0_RUN_FIELD_MASK 0x000003ff
#define CAP_MPNS_CSR_CFG_BIST_MPP0_RUN_GET(x) ((x) & 0x000003ff)
#define CAP_MPNS_CSR_CFG_BIST_MPP0_RUN_SET(x) ((x) & 0x000003ff)
#define CAP_MPNS_CSR_CFG_BIST_MPP0_RUN_MODIFY(r, x) \
   (((x) & 0x000003ff) | ((r) & 0xfffffc00))

/* Register type: cap_mpns_csr::cfg_bist_mpp1                              */
/* Register template: cap_mpns_csr::cfg_bist_mpp1                          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 178 */
/* Field member: cap_mpns_csr::cfg_bist_mpp1.run                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MPNS_CSR_CFG_BIST_MPP1_RUN_MSB 9
#define CAP_MPNS_CSR_CFG_BIST_MPP1_RUN_LSB 0
#define CAP_MPNS_CSR_CFG_BIST_MPP1_RUN_WIDTH 10
#define CAP_MPNS_CSR_CFG_BIST_MPP1_RUN_READ_ACCESS 1
#define CAP_MPNS_CSR_CFG_BIST_MPP1_RUN_WRITE_ACCESS 1
#define CAP_MPNS_CSR_CFG_BIST_MPP1_RUN_RESET 0x000
#define CAP_MPNS_CSR_CFG_BIST_MPP1_RUN_FIELD_MASK 0x000003ff
#define CAP_MPNS_CSR_CFG_BIST_MPP1_RUN_GET(x) ((x) & 0x000003ff)
#define CAP_MPNS_CSR_CFG_BIST_MPP1_RUN_SET(x) ((x) & 0x000003ff)
#define CAP_MPNS_CSR_CFG_BIST_MPP1_RUN_MODIFY(r, x) \
   (((x) & 0x000003ff) | ((r) & 0xfffffc00))

/* Register type: cap_mpns_csr::cfg_bist_mpp2                              */
/* Register template: cap_mpns_csr::cfg_bist_mpp2                          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 186 */
/* Field member: cap_mpns_csr::cfg_bist_mpp2.run                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MPNS_CSR_CFG_BIST_MPP2_RUN_MSB 9
#define CAP_MPNS_CSR_CFG_BIST_MPP2_RUN_LSB 0
#define CAP_MPNS_CSR_CFG_BIST_MPP2_RUN_WIDTH 10
#define CAP_MPNS_CSR_CFG_BIST_MPP2_RUN_READ_ACCESS 1
#define CAP_MPNS_CSR_CFG_BIST_MPP2_RUN_WRITE_ACCESS 1
#define CAP_MPNS_CSR_CFG_BIST_MPP2_RUN_RESET 0x000
#define CAP_MPNS_CSR_CFG_BIST_MPP2_RUN_FIELD_MASK 0x000003ff
#define CAP_MPNS_CSR_CFG_BIST_MPP2_RUN_GET(x) ((x) & 0x000003ff)
#define CAP_MPNS_CSR_CFG_BIST_MPP2_RUN_SET(x) ((x) & 0x000003ff)
#define CAP_MPNS_CSR_CFG_BIST_MPP2_RUN_MODIFY(r, x) \
   (((x) & 0x000003ff) | ((r) & 0xfffffc00))

/* Register type: cap_mpns_csr::cfg_bist_mpp3                              */
/* Register template: cap_mpns_csr::cfg_bist_mpp3                          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 194 */
/* Field member: cap_mpns_csr::cfg_bist_mpp3.run                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MPNS_CSR_CFG_BIST_MPP3_RUN_MSB 9
#define CAP_MPNS_CSR_CFG_BIST_MPP3_RUN_LSB 0
#define CAP_MPNS_CSR_CFG_BIST_MPP3_RUN_WIDTH 10
#define CAP_MPNS_CSR_CFG_BIST_MPP3_RUN_READ_ACCESS 1
#define CAP_MPNS_CSR_CFG_BIST_MPP3_RUN_WRITE_ACCESS 1
#define CAP_MPNS_CSR_CFG_BIST_MPP3_RUN_RESET 0x000
#define CAP_MPNS_CSR_CFG_BIST_MPP3_RUN_FIELD_MASK 0x000003ff
#define CAP_MPNS_CSR_CFG_BIST_MPP3_RUN_GET(x) ((x) & 0x000003ff)
#define CAP_MPNS_CSR_CFG_BIST_MPP3_RUN_SET(x) ((x) & 0x000003ff)
#define CAP_MPNS_CSR_CFG_BIST_MPP3_RUN_MODIFY(r, x) \
   (((x) & 0x000003ff) | ((r) & 0xfffffc00))

/* Register type: cap_mpns_csr::cfg_bist_mpp4                              */
/* Register template: cap_mpns_csr::cfg_bist_mpp4                          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 202 */
/* Field member: cap_mpns_csr::cfg_bist_mpp4.run                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MPNS_CSR_CFG_BIST_MPP4_RUN_MSB 9
#define CAP_MPNS_CSR_CFG_BIST_MPP4_RUN_LSB 0
#define CAP_MPNS_CSR_CFG_BIST_MPP4_RUN_WIDTH 10
#define CAP_MPNS_CSR_CFG_BIST_MPP4_RUN_READ_ACCESS 1
#define CAP_MPNS_CSR_CFG_BIST_MPP4_RUN_WRITE_ACCESS 1
#define CAP_MPNS_CSR_CFG_BIST_MPP4_RUN_RESET 0x000
#define CAP_MPNS_CSR_CFG_BIST_MPP4_RUN_FIELD_MASK 0x000003ff
#define CAP_MPNS_CSR_CFG_BIST_MPP4_RUN_GET(x) ((x) & 0x000003ff)
#define CAP_MPNS_CSR_CFG_BIST_MPP4_RUN_SET(x) ((x) & 0x000003ff)
#define CAP_MPNS_CSR_CFG_BIST_MPP4_RUN_MODIFY(r, x) \
   (((x) & 0x000003ff) | ((r) & 0xfffffc00))

/* Register type: cap_mpns_csr::cfg_bist_mpp5                              */
/* Register template: cap_mpns_csr::cfg_bist_mpp5                          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 210 */
/* Field member: cap_mpns_csr::cfg_bist_mpp5.run                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MPNS_CSR_CFG_BIST_MPP5_RUN_MSB 9
#define CAP_MPNS_CSR_CFG_BIST_MPP5_RUN_LSB 0
#define CAP_MPNS_CSR_CFG_BIST_MPP5_RUN_WIDTH 10
#define CAP_MPNS_CSR_CFG_BIST_MPP5_RUN_READ_ACCESS 1
#define CAP_MPNS_CSR_CFG_BIST_MPP5_RUN_WRITE_ACCESS 1
#define CAP_MPNS_CSR_CFG_BIST_MPP5_RUN_RESET 0x000
#define CAP_MPNS_CSR_CFG_BIST_MPP5_RUN_FIELD_MASK 0x000003ff
#define CAP_MPNS_CSR_CFG_BIST_MPP5_RUN_GET(x) ((x) & 0x000003ff)
#define CAP_MPNS_CSR_CFG_BIST_MPP5_RUN_SET(x) ((x) & 0x000003ff)
#define CAP_MPNS_CSR_CFG_BIST_MPP5_RUN_MODIFY(r, x) \
   (((x) & 0x000003ff) | ((r) & 0xfffffc00))

/* Register type: cap_mpns_csr::cfg_bist_mpp6                              */
/* Register template: cap_mpns_csr::cfg_bist_mpp6                          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 218 */
/* Field member: cap_mpns_csr::cfg_bist_mpp6.run                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MPNS_CSR_CFG_BIST_MPP6_RUN_MSB 9
#define CAP_MPNS_CSR_CFG_BIST_MPP6_RUN_LSB 0
#define CAP_MPNS_CSR_CFG_BIST_MPP6_RUN_WIDTH 10
#define CAP_MPNS_CSR_CFG_BIST_MPP6_RUN_READ_ACCESS 1
#define CAP_MPNS_CSR_CFG_BIST_MPP6_RUN_WRITE_ACCESS 1
#define CAP_MPNS_CSR_CFG_BIST_MPP6_RUN_RESET 0x000
#define CAP_MPNS_CSR_CFG_BIST_MPP6_RUN_FIELD_MASK 0x000003ff
#define CAP_MPNS_CSR_CFG_BIST_MPP6_RUN_GET(x) ((x) & 0x000003ff)
#define CAP_MPNS_CSR_CFG_BIST_MPP6_RUN_SET(x) ((x) & 0x000003ff)
#define CAP_MPNS_CSR_CFG_BIST_MPP6_RUN_MODIFY(r, x) \
   (((x) & 0x000003ff) | ((r) & 0xfffffc00))

/* Register type: cap_mpns_csr::cfg_bist_mpp7                              */
/* Register template: cap_mpns_csr::cfg_bist_mpp7                          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 226 */
/* Field member: cap_mpns_csr::cfg_bist_mpp7.run                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MPNS_CSR_CFG_BIST_MPP7_RUN_MSB 9
#define CAP_MPNS_CSR_CFG_BIST_MPP7_RUN_LSB 0
#define CAP_MPNS_CSR_CFG_BIST_MPP7_RUN_WIDTH 10
#define CAP_MPNS_CSR_CFG_BIST_MPP7_RUN_READ_ACCESS 1
#define CAP_MPNS_CSR_CFG_BIST_MPP7_RUN_WRITE_ACCESS 1
#define CAP_MPNS_CSR_CFG_BIST_MPP7_RUN_RESET 0x000
#define CAP_MPNS_CSR_CFG_BIST_MPP7_RUN_FIELD_MASK 0x000003ff
#define CAP_MPNS_CSR_CFG_BIST_MPP7_RUN_GET(x) ((x) & 0x000003ff)
#define CAP_MPNS_CSR_CFG_BIST_MPP7_RUN_SET(x) ((x) & 0x000003ff)
#define CAP_MPNS_CSR_CFG_BIST_MPP7_RUN_MODIFY(r, x) \
   (((x) & 0x000003ff) | ((r) & 0xfffffc00))

/* Register type: cap_mpns_csr::sta_crypto_mpp0                            */
/* Register template: cap_mpns_csr::sta_crypto_mpp0                        */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 234 */
/* Field member: cap_mpns_csr::sta_crypto_mpp0.busy                        */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPNS_CSR_STA_CRYPTO_MPP0_BUSY_MSB 31
#define CAP_MPNS_CSR_STA_CRYPTO_MPP0_BUSY_LSB 0
#define CAP_MPNS_CSR_STA_CRYPTO_MPP0_BUSY_WIDTH 32
#define CAP_MPNS_CSR_STA_CRYPTO_MPP0_BUSY_READ_ACCESS 1
#define CAP_MPNS_CSR_STA_CRYPTO_MPP0_BUSY_WRITE_ACCESS 0
#define CAP_MPNS_CSR_STA_CRYPTO_MPP0_BUSY_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_STA_CRYPTO_MPP0_BUSY_GET(x) ((x) & 0xffffffff)
#define CAP_MPNS_CSR_STA_CRYPTO_MPP0_BUSY_SET(x) ((x) & 0xffffffff)
#define CAP_MPNS_CSR_STA_CRYPTO_MPP0_BUSY_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::sta_crypto_mpp1                            */
/* Register template: cap_mpns_csr::sta_crypto_mpp1                        */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 242 */
/* Field member: cap_mpns_csr::sta_crypto_mpp1.busy                        */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPNS_CSR_STA_CRYPTO_MPP1_BUSY_MSB 31
#define CAP_MPNS_CSR_STA_CRYPTO_MPP1_BUSY_LSB 0
#define CAP_MPNS_CSR_STA_CRYPTO_MPP1_BUSY_WIDTH 32
#define CAP_MPNS_CSR_STA_CRYPTO_MPP1_BUSY_READ_ACCESS 1
#define CAP_MPNS_CSR_STA_CRYPTO_MPP1_BUSY_WRITE_ACCESS 0
#define CAP_MPNS_CSR_STA_CRYPTO_MPP1_BUSY_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_STA_CRYPTO_MPP1_BUSY_GET(x) ((x) & 0xffffffff)
#define CAP_MPNS_CSR_STA_CRYPTO_MPP1_BUSY_SET(x) ((x) & 0xffffffff)
#define CAP_MPNS_CSR_STA_CRYPTO_MPP1_BUSY_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::sta_crypto_mpp2                            */
/* Register template: cap_mpns_csr::sta_crypto_mpp2                        */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 250 */
/* Field member: cap_mpns_csr::sta_crypto_mpp2.busy                        */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPNS_CSR_STA_CRYPTO_MPP2_BUSY_MSB 31
#define CAP_MPNS_CSR_STA_CRYPTO_MPP2_BUSY_LSB 0
#define CAP_MPNS_CSR_STA_CRYPTO_MPP2_BUSY_WIDTH 32
#define CAP_MPNS_CSR_STA_CRYPTO_MPP2_BUSY_READ_ACCESS 1
#define CAP_MPNS_CSR_STA_CRYPTO_MPP2_BUSY_WRITE_ACCESS 0
#define CAP_MPNS_CSR_STA_CRYPTO_MPP2_BUSY_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_STA_CRYPTO_MPP2_BUSY_GET(x) ((x) & 0xffffffff)
#define CAP_MPNS_CSR_STA_CRYPTO_MPP2_BUSY_SET(x) ((x) & 0xffffffff)
#define CAP_MPNS_CSR_STA_CRYPTO_MPP2_BUSY_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::sta_crypto_mpp3                            */
/* Register template: cap_mpns_csr::sta_crypto_mpp3                        */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 258 */
/* Field member: cap_mpns_csr::sta_crypto_mpp3.busy                        */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPNS_CSR_STA_CRYPTO_MPP3_BUSY_MSB 31
#define CAP_MPNS_CSR_STA_CRYPTO_MPP3_BUSY_LSB 0
#define CAP_MPNS_CSR_STA_CRYPTO_MPP3_BUSY_WIDTH 32
#define CAP_MPNS_CSR_STA_CRYPTO_MPP3_BUSY_READ_ACCESS 1
#define CAP_MPNS_CSR_STA_CRYPTO_MPP3_BUSY_WRITE_ACCESS 0
#define CAP_MPNS_CSR_STA_CRYPTO_MPP3_BUSY_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_STA_CRYPTO_MPP3_BUSY_GET(x) ((x) & 0xffffffff)
#define CAP_MPNS_CSR_STA_CRYPTO_MPP3_BUSY_SET(x) ((x) & 0xffffffff)
#define CAP_MPNS_CSR_STA_CRYPTO_MPP3_BUSY_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::sta_crypto_mpp4                            */
/* Register template: cap_mpns_csr::sta_crypto_mpp4                        */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 266 */
/* Field member: cap_mpns_csr::sta_crypto_mpp4.busy                        */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPNS_CSR_STA_CRYPTO_MPP4_BUSY_MSB 31
#define CAP_MPNS_CSR_STA_CRYPTO_MPP4_BUSY_LSB 0
#define CAP_MPNS_CSR_STA_CRYPTO_MPP4_BUSY_WIDTH 32
#define CAP_MPNS_CSR_STA_CRYPTO_MPP4_BUSY_READ_ACCESS 1
#define CAP_MPNS_CSR_STA_CRYPTO_MPP4_BUSY_WRITE_ACCESS 0
#define CAP_MPNS_CSR_STA_CRYPTO_MPP4_BUSY_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_STA_CRYPTO_MPP4_BUSY_GET(x) ((x) & 0xffffffff)
#define CAP_MPNS_CSR_STA_CRYPTO_MPP4_BUSY_SET(x) ((x) & 0xffffffff)
#define CAP_MPNS_CSR_STA_CRYPTO_MPP4_BUSY_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::sta_crypto_mpp5                            */
/* Register template: cap_mpns_csr::sta_crypto_mpp5                        */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 274 */
/* Field member: cap_mpns_csr::sta_crypto_mpp5.busy                        */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPNS_CSR_STA_CRYPTO_MPP5_BUSY_MSB 31
#define CAP_MPNS_CSR_STA_CRYPTO_MPP5_BUSY_LSB 0
#define CAP_MPNS_CSR_STA_CRYPTO_MPP5_BUSY_WIDTH 32
#define CAP_MPNS_CSR_STA_CRYPTO_MPP5_BUSY_READ_ACCESS 1
#define CAP_MPNS_CSR_STA_CRYPTO_MPP5_BUSY_WRITE_ACCESS 0
#define CAP_MPNS_CSR_STA_CRYPTO_MPP5_BUSY_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_STA_CRYPTO_MPP5_BUSY_GET(x) ((x) & 0xffffffff)
#define CAP_MPNS_CSR_STA_CRYPTO_MPP5_BUSY_SET(x) ((x) & 0xffffffff)
#define CAP_MPNS_CSR_STA_CRYPTO_MPP5_BUSY_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::sta_crypto_mpp6                            */
/* Register template: cap_mpns_csr::sta_crypto_mpp6                        */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 282 */
/* Field member: cap_mpns_csr::sta_crypto_mpp6.busy                        */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPNS_CSR_STA_CRYPTO_MPP6_BUSY_MSB 31
#define CAP_MPNS_CSR_STA_CRYPTO_MPP6_BUSY_LSB 0
#define CAP_MPNS_CSR_STA_CRYPTO_MPP6_BUSY_WIDTH 32
#define CAP_MPNS_CSR_STA_CRYPTO_MPP6_BUSY_READ_ACCESS 1
#define CAP_MPNS_CSR_STA_CRYPTO_MPP6_BUSY_WRITE_ACCESS 0
#define CAP_MPNS_CSR_STA_CRYPTO_MPP6_BUSY_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_STA_CRYPTO_MPP6_BUSY_GET(x) ((x) & 0xffffffff)
#define CAP_MPNS_CSR_STA_CRYPTO_MPP6_BUSY_SET(x) ((x) & 0xffffffff)
#define CAP_MPNS_CSR_STA_CRYPTO_MPP6_BUSY_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::sta_crypto_mpp7                            */
/* Register template: cap_mpns_csr::sta_crypto_mpp7                        */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 290 */
/* Field member: cap_mpns_csr::sta_crypto_mpp7.busy                        */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPNS_CSR_STA_CRYPTO_MPP7_BUSY_MSB 31
#define CAP_MPNS_CSR_STA_CRYPTO_MPP7_BUSY_LSB 0
#define CAP_MPNS_CSR_STA_CRYPTO_MPP7_BUSY_WIDTH 32
#define CAP_MPNS_CSR_STA_CRYPTO_MPP7_BUSY_READ_ACCESS 1
#define CAP_MPNS_CSR_STA_CRYPTO_MPP7_BUSY_WRITE_ACCESS 0
#define CAP_MPNS_CSR_STA_CRYPTO_MPP7_BUSY_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_STA_CRYPTO_MPP7_BUSY_GET(x) ((x) & 0xffffffff)
#define CAP_MPNS_CSR_STA_CRYPTO_MPP7_BUSY_SET(x) ((x) & 0xffffffff)
#define CAP_MPNS_CSR_STA_CRYPTO_MPP7_BUSY_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::sta_bist_mpp0                              */
/* Register template: cap_mpns_csr::sta_bist_mpp0                          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 298 */
/* Field member: cap_mpns_csr::sta_bist_mpp0.fail                          */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPNS_CSR_STA_BIST_MPP0_FAIL_MSB 19
#define CAP_MPNS_CSR_STA_BIST_MPP0_FAIL_LSB 10
#define CAP_MPNS_CSR_STA_BIST_MPP0_FAIL_WIDTH 10
#define CAP_MPNS_CSR_STA_BIST_MPP0_FAIL_READ_ACCESS 1
#define CAP_MPNS_CSR_STA_BIST_MPP0_FAIL_WRITE_ACCESS 0
#define CAP_MPNS_CSR_STA_BIST_MPP0_FAIL_FIELD_MASK 0x000ffc00
#define CAP_MPNS_CSR_STA_BIST_MPP0_FAIL_GET(x) (((x) & 0x000ffc00) >> 10)
#define CAP_MPNS_CSR_STA_BIST_MPP0_FAIL_SET(x) (((x) << 10) & 0x000ffc00)
#define CAP_MPNS_CSR_STA_BIST_MPP0_FAIL_MODIFY(r, x) \
   ((((x) << 10) & 0x000ffc00) | ((r) & 0xfff003ff))
/* Field member: cap_mpns_csr::sta_bist_mpp0.pass                          */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPNS_CSR_STA_BIST_MPP0_PASS_MSB 9
#define CAP_MPNS_CSR_STA_BIST_MPP0_PASS_LSB 0
#define CAP_MPNS_CSR_STA_BIST_MPP0_PASS_WIDTH 10
#define CAP_MPNS_CSR_STA_BIST_MPP0_PASS_READ_ACCESS 1
#define CAP_MPNS_CSR_STA_BIST_MPP0_PASS_WRITE_ACCESS 0
#define CAP_MPNS_CSR_STA_BIST_MPP0_PASS_FIELD_MASK 0x000003ff
#define CAP_MPNS_CSR_STA_BIST_MPP0_PASS_GET(x) ((x) & 0x000003ff)
#define CAP_MPNS_CSR_STA_BIST_MPP0_PASS_SET(x) ((x) & 0x000003ff)
#define CAP_MPNS_CSR_STA_BIST_MPP0_PASS_MODIFY(r, x) \
   (((x) & 0x000003ff) | ((r) & 0xfffffc00))

/* Register type: cap_mpns_csr::sta_bist_mpp1                              */
/* Register template: cap_mpns_csr::sta_bist_mpp1                          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 308 */
/* Field member: cap_mpns_csr::sta_bist_mpp1.fail                          */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPNS_CSR_STA_BIST_MPP1_FAIL_MSB 19
#define CAP_MPNS_CSR_STA_BIST_MPP1_FAIL_LSB 10
#define CAP_MPNS_CSR_STA_BIST_MPP1_FAIL_WIDTH 10
#define CAP_MPNS_CSR_STA_BIST_MPP1_FAIL_READ_ACCESS 1
#define CAP_MPNS_CSR_STA_BIST_MPP1_FAIL_WRITE_ACCESS 0
#define CAP_MPNS_CSR_STA_BIST_MPP1_FAIL_FIELD_MASK 0x000ffc00
#define CAP_MPNS_CSR_STA_BIST_MPP1_FAIL_GET(x) (((x) & 0x000ffc00) >> 10)
#define CAP_MPNS_CSR_STA_BIST_MPP1_FAIL_SET(x) (((x) << 10) & 0x000ffc00)
#define CAP_MPNS_CSR_STA_BIST_MPP1_FAIL_MODIFY(r, x) \
   ((((x) << 10) & 0x000ffc00) | ((r) & 0xfff003ff))
/* Field member: cap_mpns_csr::sta_bist_mpp1.pass                          */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPNS_CSR_STA_BIST_MPP1_PASS_MSB 9
#define CAP_MPNS_CSR_STA_BIST_MPP1_PASS_LSB 0
#define CAP_MPNS_CSR_STA_BIST_MPP1_PASS_WIDTH 10
#define CAP_MPNS_CSR_STA_BIST_MPP1_PASS_READ_ACCESS 1
#define CAP_MPNS_CSR_STA_BIST_MPP1_PASS_WRITE_ACCESS 0
#define CAP_MPNS_CSR_STA_BIST_MPP1_PASS_FIELD_MASK 0x000003ff
#define CAP_MPNS_CSR_STA_BIST_MPP1_PASS_GET(x) ((x) & 0x000003ff)
#define CAP_MPNS_CSR_STA_BIST_MPP1_PASS_SET(x) ((x) & 0x000003ff)
#define CAP_MPNS_CSR_STA_BIST_MPP1_PASS_MODIFY(r, x) \
   (((x) & 0x000003ff) | ((r) & 0xfffffc00))

/* Register type: cap_mpns_csr::sta_bist_mpp2                              */
/* Register template: cap_mpns_csr::sta_bist_mpp2                          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 318 */
/* Field member: cap_mpns_csr::sta_bist_mpp2.fail                          */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPNS_CSR_STA_BIST_MPP2_FAIL_MSB 19
#define CAP_MPNS_CSR_STA_BIST_MPP2_FAIL_LSB 10
#define CAP_MPNS_CSR_STA_BIST_MPP2_FAIL_WIDTH 10
#define CAP_MPNS_CSR_STA_BIST_MPP2_FAIL_READ_ACCESS 1
#define CAP_MPNS_CSR_STA_BIST_MPP2_FAIL_WRITE_ACCESS 0
#define CAP_MPNS_CSR_STA_BIST_MPP2_FAIL_FIELD_MASK 0x000ffc00
#define CAP_MPNS_CSR_STA_BIST_MPP2_FAIL_GET(x) (((x) & 0x000ffc00) >> 10)
#define CAP_MPNS_CSR_STA_BIST_MPP2_FAIL_SET(x) (((x) << 10) & 0x000ffc00)
#define CAP_MPNS_CSR_STA_BIST_MPP2_FAIL_MODIFY(r, x) \
   ((((x) << 10) & 0x000ffc00) | ((r) & 0xfff003ff))
/* Field member: cap_mpns_csr::sta_bist_mpp2.pass                          */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPNS_CSR_STA_BIST_MPP2_PASS_MSB 9
#define CAP_MPNS_CSR_STA_BIST_MPP2_PASS_LSB 0
#define CAP_MPNS_CSR_STA_BIST_MPP2_PASS_WIDTH 10
#define CAP_MPNS_CSR_STA_BIST_MPP2_PASS_READ_ACCESS 1
#define CAP_MPNS_CSR_STA_BIST_MPP2_PASS_WRITE_ACCESS 0
#define CAP_MPNS_CSR_STA_BIST_MPP2_PASS_FIELD_MASK 0x000003ff
#define CAP_MPNS_CSR_STA_BIST_MPP2_PASS_GET(x) ((x) & 0x000003ff)
#define CAP_MPNS_CSR_STA_BIST_MPP2_PASS_SET(x) ((x) & 0x000003ff)
#define CAP_MPNS_CSR_STA_BIST_MPP2_PASS_MODIFY(r, x) \
   (((x) & 0x000003ff) | ((r) & 0xfffffc00))

/* Register type: cap_mpns_csr::sta_bist_mpp3                              */
/* Register template: cap_mpns_csr::sta_bist_mpp3                          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 328 */
/* Field member: cap_mpns_csr::sta_bist_mpp3.fail                          */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPNS_CSR_STA_BIST_MPP3_FAIL_MSB 19
#define CAP_MPNS_CSR_STA_BIST_MPP3_FAIL_LSB 10
#define CAP_MPNS_CSR_STA_BIST_MPP3_FAIL_WIDTH 10
#define CAP_MPNS_CSR_STA_BIST_MPP3_FAIL_READ_ACCESS 1
#define CAP_MPNS_CSR_STA_BIST_MPP3_FAIL_WRITE_ACCESS 0
#define CAP_MPNS_CSR_STA_BIST_MPP3_FAIL_FIELD_MASK 0x000ffc00
#define CAP_MPNS_CSR_STA_BIST_MPP3_FAIL_GET(x) (((x) & 0x000ffc00) >> 10)
#define CAP_MPNS_CSR_STA_BIST_MPP3_FAIL_SET(x) (((x) << 10) & 0x000ffc00)
#define CAP_MPNS_CSR_STA_BIST_MPP3_FAIL_MODIFY(r, x) \
   ((((x) << 10) & 0x000ffc00) | ((r) & 0xfff003ff))
/* Field member: cap_mpns_csr::sta_bist_mpp3.pass                          */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPNS_CSR_STA_BIST_MPP3_PASS_MSB 9
#define CAP_MPNS_CSR_STA_BIST_MPP3_PASS_LSB 0
#define CAP_MPNS_CSR_STA_BIST_MPP3_PASS_WIDTH 10
#define CAP_MPNS_CSR_STA_BIST_MPP3_PASS_READ_ACCESS 1
#define CAP_MPNS_CSR_STA_BIST_MPP3_PASS_WRITE_ACCESS 0
#define CAP_MPNS_CSR_STA_BIST_MPP3_PASS_FIELD_MASK 0x000003ff
#define CAP_MPNS_CSR_STA_BIST_MPP3_PASS_GET(x) ((x) & 0x000003ff)
#define CAP_MPNS_CSR_STA_BIST_MPP3_PASS_SET(x) ((x) & 0x000003ff)
#define CAP_MPNS_CSR_STA_BIST_MPP3_PASS_MODIFY(r, x) \
   (((x) & 0x000003ff) | ((r) & 0xfffffc00))

/* Register type: cap_mpns_csr::sta_bist_mpp4                              */
/* Register template: cap_mpns_csr::sta_bist_mpp4                          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 338 */
/* Field member: cap_mpns_csr::sta_bist_mpp4.fail                          */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPNS_CSR_STA_BIST_MPP4_FAIL_MSB 19
#define CAP_MPNS_CSR_STA_BIST_MPP4_FAIL_LSB 10
#define CAP_MPNS_CSR_STA_BIST_MPP4_FAIL_WIDTH 10
#define CAP_MPNS_CSR_STA_BIST_MPP4_FAIL_READ_ACCESS 1
#define CAP_MPNS_CSR_STA_BIST_MPP4_FAIL_WRITE_ACCESS 0
#define CAP_MPNS_CSR_STA_BIST_MPP4_FAIL_FIELD_MASK 0x000ffc00
#define CAP_MPNS_CSR_STA_BIST_MPP4_FAIL_GET(x) (((x) & 0x000ffc00) >> 10)
#define CAP_MPNS_CSR_STA_BIST_MPP4_FAIL_SET(x) (((x) << 10) & 0x000ffc00)
#define CAP_MPNS_CSR_STA_BIST_MPP4_FAIL_MODIFY(r, x) \
   ((((x) << 10) & 0x000ffc00) | ((r) & 0xfff003ff))
/* Field member: cap_mpns_csr::sta_bist_mpp4.pass                          */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPNS_CSR_STA_BIST_MPP4_PASS_MSB 9
#define CAP_MPNS_CSR_STA_BIST_MPP4_PASS_LSB 0
#define CAP_MPNS_CSR_STA_BIST_MPP4_PASS_WIDTH 10
#define CAP_MPNS_CSR_STA_BIST_MPP4_PASS_READ_ACCESS 1
#define CAP_MPNS_CSR_STA_BIST_MPP4_PASS_WRITE_ACCESS 0
#define CAP_MPNS_CSR_STA_BIST_MPP4_PASS_FIELD_MASK 0x000003ff
#define CAP_MPNS_CSR_STA_BIST_MPP4_PASS_GET(x) ((x) & 0x000003ff)
#define CAP_MPNS_CSR_STA_BIST_MPP4_PASS_SET(x) ((x) & 0x000003ff)
#define CAP_MPNS_CSR_STA_BIST_MPP4_PASS_MODIFY(r, x) \
   (((x) & 0x000003ff) | ((r) & 0xfffffc00))

/* Register type: cap_mpns_csr::sta_bist_mpp5                              */
/* Register template: cap_mpns_csr::sta_bist_mpp5                          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 348 */
/* Field member: cap_mpns_csr::sta_bist_mpp5.fail                          */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPNS_CSR_STA_BIST_MPP5_FAIL_MSB 19
#define CAP_MPNS_CSR_STA_BIST_MPP5_FAIL_LSB 10
#define CAP_MPNS_CSR_STA_BIST_MPP5_FAIL_WIDTH 10
#define CAP_MPNS_CSR_STA_BIST_MPP5_FAIL_READ_ACCESS 1
#define CAP_MPNS_CSR_STA_BIST_MPP5_FAIL_WRITE_ACCESS 0
#define CAP_MPNS_CSR_STA_BIST_MPP5_FAIL_FIELD_MASK 0x000ffc00
#define CAP_MPNS_CSR_STA_BIST_MPP5_FAIL_GET(x) (((x) & 0x000ffc00) >> 10)
#define CAP_MPNS_CSR_STA_BIST_MPP5_FAIL_SET(x) (((x) << 10) & 0x000ffc00)
#define CAP_MPNS_CSR_STA_BIST_MPP5_FAIL_MODIFY(r, x) \
   ((((x) << 10) & 0x000ffc00) | ((r) & 0xfff003ff))
/* Field member: cap_mpns_csr::sta_bist_mpp5.pass                          */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPNS_CSR_STA_BIST_MPP5_PASS_MSB 9
#define CAP_MPNS_CSR_STA_BIST_MPP5_PASS_LSB 0
#define CAP_MPNS_CSR_STA_BIST_MPP5_PASS_WIDTH 10
#define CAP_MPNS_CSR_STA_BIST_MPP5_PASS_READ_ACCESS 1
#define CAP_MPNS_CSR_STA_BIST_MPP5_PASS_WRITE_ACCESS 0
#define CAP_MPNS_CSR_STA_BIST_MPP5_PASS_FIELD_MASK 0x000003ff
#define CAP_MPNS_CSR_STA_BIST_MPP5_PASS_GET(x) ((x) & 0x000003ff)
#define CAP_MPNS_CSR_STA_BIST_MPP5_PASS_SET(x) ((x) & 0x000003ff)
#define CAP_MPNS_CSR_STA_BIST_MPP5_PASS_MODIFY(r, x) \
   (((x) & 0x000003ff) | ((r) & 0xfffffc00))

/* Register type: cap_mpns_csr::sta_bist_mpp6                              */
/* Register template: cap_mpns_csr::sta_bist_mpp6                          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 358 */
/* Field member: cap_mpns_csr::sta_bist_mpp6.fail                          */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPNS_CSR_STA_BIST_MPP6_FAIL_MSB 19
#define CAP_MPNS_CSR_STA_BIST_MPP6_FAIL_LSB 10
#define CAP_MPNS_CSR_STA_BIST_MPP6_FAIL_WIDTH 10
#define CAP_MPNS_CSR_STA_BIST_MPP6_FAIL_READ_ACCESS 1
#define CAP_MPNS_CSR_STA_BIST_MPP6_FAIL_WRITE_ACCESS 0
#define CAP_MPNS_CSR_STA_BIST_MPP6_FAIL_FIELD_MASK 0x000ffc00
#define CAP_MPNS_CSR_STA_BIST_MPP6_FAIL_GET(x) (((x) & 0x000ffc00) >> 10)
#define CAP_MPNS_CSR_STA_BIST_MPP6_FAIL_SET(x) (((x) << 10) & 0x000ffc00)
#define CAP_MPNS_CSR_STA_BIST_MPP6_FAIL_MODIFY(r, x) \
   ((((x) << 10) & 0x000ffc00) | ((r) & 0xfff003ff))
/* Field member: cap_mpns_csr::sta_bist_mpp6.pass                          */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPNS_CSR_STA_BIST_MPP6_PASS_MSB 9
#define CAP_MPNS_CSR_STA_BIST_MPP6_PASS_LSB 0
#define CAP_MPNS_CSR_STA_BIST_MPP6_PASS_WIDTH 10
#define CAP_MPNS_CSR_STA_BIST_MPP6_PASS_READ_ACCESS 1
#define CAP_MPNS_CSR_STA_BIST_MPP6_PASS_WRITE_ACCESS 0
#define CAP_MPNS_CSR_STA_BIST_MPP6_PASS_FIELD_MASK 0x000003ff
#define CAP_MPNS_CSR_STA_BIST_MPP6_PASS_GET(x) ((x) & 0x000003ff)
#define CAP_MPNS_CSR_STA_BIST_MPP6_PASS_SET(x) ((x) & 0x000003ff)
#define CAP_MPNS_CSR_STA_BIST_MPP6_PASS_MODIFY(r, x) \
   (((x) & 0x000003ff) | ((r) & 0xfffffc00))

/* Register type: cap_mpns_csr::sta_bist_mpp7                              */
/* Register template: cap_mpns_csr::sta_bist_mpp7                          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 368 */
/* Field member: cap_mpns_csr::sta_bist_mpp7.fail                          */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPNS_CSR_STA_BIST_MPP7_FAIL_MSB 19
#define CAP_MPNS_CSR_STA_BIST_MPP7_FAIL_LSB 10
#define CAP_MPNS_CSR_STA_BIST_MPP7_FAIL_WIDTH 10
#define CAP_MPNS_CSR_STA_BIST_MPP7_FAIL_READ_ACCESS 1
#define CAP_MPNS_CSR_STA_BIST_MPP7_FAIL_WRITE_ACCESS 0
#define CAP_MPNS_CSR_STA_BIST_MPP7_FAIL_FIELD_MASK 0x000ffc00
#define CAP_MPNS_CSR_STA_BIST_MPP7_FAIL_GET(x) (((x) & 0x000ffc00) >> 10)
#define CAP_MPNS_CSR_STA_BIST_MPP7_FAIL_SET(x) (((x) << 10) & 0x000ffc00)
#define CAP_MPNS_CSR_STA_BIST_MPP7_FAIL_MODIFY(r, x) \
   ((((x) << 10) & 0x000ffc00) | ((r) & 0xfff003ff))
/* Field member: cap_mpns_csr::sta_bist_mpp7.pass                          */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_MPNS_CSR_STA_BIST_MPP7_PASS_MSB 9
#define CAP_MPNS_CSR_STA_BIST_MPP7_PASS_LSB 0
#define CAP_MPNS_CSR_STA_BIST_MPP7_PASS_WIDTH 10
#define CAP_MPNS_CSR_STA_BIST_MPP7_PASS_READ_ACCESS 1
#define CAP_MPNS_CSR_STA_BIST_MPP7_PASS_WRITE_ACCESS 0
#define CAP_MPNS_CSR_STA_BIST_MPP7_PASS_FIELD_MASK 0x000003ff
#define CAP_MPNS_CSR_STA_BIST_MPP7_PASS_GET(x) ((x) & 0x000003ff)
#define CAP_MPNS_CSR_STA_BIST_MPP7_PASS_SET(x) ((x) & 0x000003ff)
#define CAP_MPNS_CSR_STA_BIST_MPP7_PASS_MODIFY(r, x) \
   (((x) & 0x000003ff) | ((r) & 0xfffffc00))

/* Wide Register type: cap_mpns_csr::cnt_doorbell_mpp0                     */
/* Wide Register template: cap_mpns_csr::cnt_doorbell_mpp0                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 378 */
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP0_SIZE 0x2
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP0_BYTE_SIZE 0x8

/* Register type: cap_mpns_csr::cnt_doorbell_mpp0::cnt_doorbell_mpp0_0_2   */
/* Register template: cap_mpns_csr::cnt_doorbell_mpp0::cnt_doorbell_mpp0_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 378 */
/* Field member: cap_mpns_csr::cnt_doorbell_mpp0::cnt_doorbell_mpp0_0_2.fld_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP0_CNT_DOORBELL_MPP0_0_2_FLD_31_0_MSB 31
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP0_CNT_DOORBELL_MPP0_0_2_FLD_31_0_LSB 0
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP0_CNT_DOORBELL_MPP0_0_2_FLD_31_0_WIDTH 32
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP0_CNT_DOORBELL_MPP0_0_2_FLD_31_0_READ_ACCESS 1
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP0_CNT_DOORBELL_MPP0_0_2_FLD_31_0_WRITE_ACCESS 1
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP0_CNT_DOORBELL_MPP0_0_2_FLD_31_0_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP0_CNT_DOORBELL_MPP0_0_2_FLD_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP0_CNT_DOORBELL_MPP0_0_2_FLD_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP0_CNT_DOORBELL_MPP0_0_2_FLD_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::cnt_doorbell_mpp0::cnt_doorbell_mpp0_1_2   */
/* Register template: cap_mpns_csr::cnt_doorbell_mpp0::cnt_doorbell_mpp0_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 378 */
/* Field member: cap_mpns_csr::cnt_doorbell_mpp0::cnt_doorbell_mpp0_1_2.fld_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP0_CNT_DOORBELL_MPP0_1_2_FLD_39_32_MSB 7
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP0_CNT_DOORBELL_MPP0_1_2_FLD_39_32_LSB 0
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP0_CNT_DOORBELL_MPP0_1_2_FLD_39_32_WIDTH 8
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP0_CNT_DOORBELL_MPP0_1_2_FLD_39_32_READ_ACCESS 1
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP0_CNT_DOORBELL_MPP0_1_2_FLD_39_32_WRITE_ACCESS 1
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP0_CNT_DOORBELL_MPP0_1_2_FLD_39_32_FIELD_MASK 0x000000ff
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP0_CNT_DOORBELL_MPP0_1_2_FLD_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP0_CNT_DOORBELL_MPP0_1_2_FLD_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP0_CNT_DOORBELL_MPP0_1_2_FLD_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_mpns_csr::cnt_doorbell_mpp1                     */
/* Wide Register template: cap_mpns_csr::cnt_doorbell_mpp1                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 387 */
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP1_SIZE 0x2
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP1_BYTE_SIZE 0x8

/* Register type: cap_mpns_csr::cnt_doorbell_mpp1::cnt_doorbell_mpp1_0_2   */
/* Register template: cap_mpns_csr::cnt_doorbell_mpp1::cnt_doorbell_mpp1_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 387 */
/* Field member: cap_mpns_csr::cnt_doorbell_mpp1::cnt_doorbell_mpp1_0_2.fld_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP1_CNT_DOORBELL_MPP1_0_2_FLD_31_0_MSB 31
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP1_CNT_DOORBELL_MPP1_0_2_FLD_31_0_LSB 0
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP1_CNT_DOORBELL_MPP1_0_2_FLD_31_0_WIDTH 32
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP1_CNT_DOORBELL_MPP1_0_2_FLD_31_0_READ_ACCESS 1
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP1_CNT_DOORBELL_MPP1_0_2_FLD_31_0_WRITE_ACCESS 1
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP1_CNT_DOORBELL_MPP1_0_2_FLD_31_0_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP1_CNT_DOORBELL_MPP1_0_2_FLD_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP1_CNT_DOORBELL_MPP1_0_2_FLD_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP1_CNT_DOORBELL_MPP1_0_2_FLD_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::cnt_doorbell_mpp1::cnt_doorbell_mpp1_1_2   */
/* Register template: cap_mpns_csr::cnt_doorbell_mpp1::cnt_doorbell_mpp1_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 387 */
/* Field member: cap_mpns_csr::cnt_doorbell_mpp1::cnt_doorbell_mpp1_1_2.fld_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP1_CNT_DOORBELL_MPP1_1_2_FLD_39_32_MSB 7
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP1_CNT_DOORBELL_MPP1_1_2_FLD_39_32_LSB 0
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP1_CNT_DOORBELL_MPP1_1_2_FLD_39_32_WIDTH 8
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP1_CNT_DOORBELL_MPP1_1_2_FLD_39_32_READ_ACCESS 1
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP1_CNT_DOORBELL_MPP1_1_2_FLD_39_32_WRITE_ACCESS 1
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP1_CNT_DOORBELL_MPP1_1_2_FLD_39_32_FIELD_MASK 0x000000ff
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP1_CNT_DOORBELL_MPP1_1_2_FLD_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP1_CNT_DOORBELL_MPP1_1_2_FLD_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP1_CNT_DOORBELL_MPP1_1_2_FLD_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_mpns_csr::cnt_doorbell_mpp2                     */
/* Wide Register template: cap_mpns_csr::cnt_doorbell_mpp2                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 396 */
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP2_SIZE 0x2
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP2_BYTE_SIZE 0x8

/* Register type: cap_mpns_csr::cnt_doorbell_mpp2::cnt_doorbell_mpp2_0_2   */
/* Register template: cap_mpns_csr::cnt_doorbell_mpp2::cnt_doorbell_mpp2_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 396 */
/* Field member: cap_mpns_csr::cnt_doorbell_mpp2::cnt_doorbell_mpp2_0_2.fld_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP2_CNT_DOORBELL_MPP2_0_2_FLD_31_0_MSB 31
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP2_CNT_DOORBELL_MPP2_0_2_FLD_31_0_LSB 0
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP2_CNT_DOORBELL_MPP2_0_2_FLD_31_0_WIDTH 32
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP2_CNT_DOORBELL_MPP2_0_2_FLD_31_0_READ_ACCESS 1
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP2_CNT_DOORBELL_MPP2_0_2_FLD_31_0_WRITE_ACCESS 1
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP2_CNT_DOORBELL_MPP2_0_2_FLD_31_0_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP2_CNT_DOORBELL_MPP2_0_2_FLD_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP2_CNT_DOORBELL_MPP2_0_2_FLD_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP2_CNT_DOORBELL_MPP2_0_2_FLD_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::cnt_doorbell_mpp2::cnt_doorbell_mpp2_1_2   */
/* Register template: cap_mpns_csr::cnt_doorbell_mpp2::cnt_doorbell_mpp2_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 396 */
/* Field member: cap_mpns_csr::cnt_doorbell_mpp2::cnt_doorbell_mpp2_1_2.fld_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP2_CNT_DOORBELL_MPP2_1_2_FLD_39_32_MSB 7
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP2_CNT_DOORBELL_MPP2_1_2_FLD_39_32_LSB 0
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP2_CNT_DOORBELL_MPP2_1_2_FLD_39_32_WIDTH 8
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP2_CNT_DOORBELL_MPP2_1_2_FLD_39_32_READ_ACCESS 1
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP2_CNT_DOORBELL_MPP2_1_2_FLD_39_32_WRITE_ACCESS 1
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP2_CNT_DOORBELL_MPP2_1_2_FLD_39_32_FIELD_MASK 0x000000ff
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP2_CNT_DOORBELL_MPP2_1_2_FLD_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP2_CNT_DOORBELL_MPP2_1_2_FLD_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP2_CNT_DOORBELL_MPP2_1_2_FLD_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_mpns_csr::cnt_doorbell_mpp3                     */
/* Wide Register template: cap_mpns_csr::cnt_doorbell_mpp3                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 405 */
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP3_SIZE 0x2
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP3_BYTE_SIZE 0x8

/* Register type: cap_mpns_csr::cnt_doorbell_mpp3::cnt_doorbell_mpp3_0_2   */
/* Register template: cap_mpns_csr::cnt_doorbell_mpp3::cnt_doorbell_mpp3_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 405 */
/* Field member: cap_mpns_csr::cnt_doorbell_mpp3::cnt_doorbell_mpp3_0_2.fld_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP3_CNT_DOORBELL_MPP3_0_2_FLD_31_0_MSB 31
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP3_CNT_DOORBELL_MPP3_0_2_FLD_31_0_LSB 0
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP3_CNT_DOORBELL_MPP3_0_2_FLD_31_0_WIDTH 32
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP3_CNT_DOORBELL_MPP3_0_2_FLD_31_0_READ_ACCESS 1
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP3_CNT_DOORBELL_MPP3_0_2_FLD_31_0_WRITE_ACCESS 1
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP3_CNT_DOORBELL_MPP3_0_2_FLD_31_0_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP3_CNT_DOORBELL_MPP3_0_2_FLD_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP3_CNT_DOORBELL_MPP3_0_2_FLD_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP3_CNT_DOORBELL_MPP3_0_2_FLD_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::cnt_doorbell_mpp3::cnt_doorbell_mpp3_1_2   */
/* Register template: cap_mpns_csr::cnt_doorbell_mpp3::cnt_doorbell_mpp3_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 405 */
/* Field member: cap_mpns_csr::cnt_doorbell_mpp3::cnt_doorbell_mpp3_1_2.fld_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP3_CNT_DOORBELL_MPP3_1_2_FLD_39_32_MSB 7
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP3_CNT_DOORBELL_MPP3_1_2_FLD_39_32_LSB 0
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP3_CNT_DOORBELL_MPP3_1_2_FLD_39_32_WIDTH 8
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP3_CNT_DOORBELL_MPP3_1_2_FLD_39_32_READ_ACCESS 1
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP3_CNT_DOORBELL_MPP3_1_2_FLD_39_32_WRITE_ACCESS 1
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP3_CNT_DOORBELL_MPP3_1_2_FLD_39_32_FIELD_MASK 0x000000ff
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP3_CNT_DOORBELL_MPP3_1_2_FLD_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP3_CNT_DOORBELL_MPP3_1_2_FLD_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP3_CNT_DOORBELL_MPP3_1_2_FLD_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_mpns_csr::cnt_doorbell_mpp4                     */
/* Wide Register template: cap_mpns_csr::cnt_doorbell_mpp4                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 414 */
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP4_SIZE 0x2
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP4_BYTE_SIZE 0x8

/* Register type: cap_mpns_csr::cnt_doorbell_mpp4::cnt_doorbell_mpp4_0_2   */
/* Register template: cap_mpns_csr::cnt_doorbell_mpp4::cnt_doorbell_mpp4_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 414 */
/* Field member: cap_mpns_csr::cnt_doorbell_mpp4::cnt_doorbell_mpp4_0_2.fld_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP4_CNT_DOORBELL_MPP4_0_2_FLD_31_0_MSB 31
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP4_CNT_DOORBELL_MPP4_0_2_FLD_31_0_LSB 0
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP4_CNT_DOORBELL_MPP4_0_2_FLD_31_0_WIDTH 32
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP4_CNT_DOORBELL_MPP4_0_2_FLD_31_0_READ_ACCESS 1
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP4_CNT_DOORBELL_MPP4_0_2_FLD_31_0_WRITE_ACCESS 1
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP4_CNT_DOORBELL_MPP4_0_2_FLD_31_0_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP4_CNT_DOORBELL_MPP4_0_2_FLD_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP4_CNT_DOORBELL_MPP4_0_2_FLD_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP4_CNT_DOORBELL_MPP4_0_2_FLD_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::cnt_doorbell_mpp4::cnt_doorbell_mpp4_1_2   */
/* Register template: cap_mpns_csr::cnt_doorbell_mpp4::cnt_doorbell_mpp4_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 414 */
/* Field member: cap_mpns_csr::cnt_doorbell_mpp4::cnt_doorbell_mpp4_1_2.fld_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP4_CNT_DOORBELL_MPP4_1_2_FLD_39_32_MSB 7
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP4_CNT_DOORBELL_MPP4_1_2_FLD_39_32_LSB 0
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP4_CNT_DOORBELL_MPP4_1_2_FLD_39_32_WIDTH 8
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP4_CNT_DOORBELL_MPP4_1_2_FLD_39_32_READ_ACCESS 1
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP4_CNT_DOORBELL_MPP4_1_2_FLD_39_32_WRITE_ACCESS 1
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP4_CNT_DOORBELL_MPP4_1_2_FLD_39_32_FIELD_MASK 0x000000ff
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP4_CNT_DOORBELL_MPP4_1_2_FLD_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP4_CNT_DOORBELL_MPP4_1_2_FLD_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP4_CNT_DOORBELL_MPP4_1_2_FLD_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_mpns_csr::cnt_doorbell_mpp5                     */
/* Wide Register template: cap_mpns_csr::cnt_doorbell_mpp5                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 423 */
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP5_SIZE 0x2
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP5_BYTE_SIZE 0x8

/* Register type: cap_mpns_csr::cnt_doorbell_mpp5::cnt_doorbell_mpp5_0_2   */
/* Register template: cap_mpns_csr::cnt_doorbell_mpp5::cnt_doorbell_mpp5_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 423 */
/* Field member: cap_mpns_csr::cnt_doorbell_mpp5::cnt_doorbell_mpp5_0_2.fld_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP5_CNT_DOORBELL_MPP5_0_2_FLD_31_0_MSB 31
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP5_CNT_DOORBELL_MPP5_0_2_FLD_31_0_LSB 0
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP5_CNT_DOORBELL_MPP5_0_2_FLD_31_0_WIDTH 32
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP5_CNT_DOORBELL_MPP5_0_2_FLD_31_0_READ_ACCESS 1
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP5_CNT_DOORBELL_MPP5_0_2_FLD_31_0_WRITE_ACCESS 1
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP5_CNT_DOORBELL_MPP5_0_2_FLD_31_0_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP5_CNT_DOORBELL_MPP5_0_2_FLD_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP5_CNT_DOORBELL_MPP5_0_2_FLD_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP5_CNT_DOORBELL_MPP5_0_2_FLD_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::cnt_doorbell_mpp5::cnt_doorbell_mpp5_1_2   */
/* Register template: cap_mpns_csr::cnt_doorbell_mpp5::cnt_doorbell_mpp5_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 423 */
/* Field member: cap_mpns_csr::cnt_doorbell_mpp5::cnt_doorbell_mpp5_1_2.fld_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP5_CNT_DOORBELL_MPP5_1_2_FLD_39_32_MSB 7
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP5_CNT_DOORBELL_MPP5_1_2_FLD_39_32_LSB 0
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP5_CNT_DOORBELL_MPP5_1_2_FLD_39_32_WIDTH 8
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP5_CNT_DOORBELL_MPP5_1_2_FLD_39_32_READ_ACCESS 1
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP5_CNT_DOORBELL_MPP5_1_2_FLD_39_32_WRITE_ACCESS 1
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP5_CNT_DOORBELL_MPP5_1_2_FLD_39_32_FIELD_MASK 0x000000ff
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP5_CNT_DOORBELL_MPP5_1_2_FLD_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP5_CNT_DOORBELL_MPP5_1_2_FLD_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP5_CNT_DOORBELL_MPP5_1_2_FLD_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_mpns_csr::cnt_doorbell_mpp6                     */
/* Wide Register template: cap_mpns_csr::cnt_doorbell_mpp6                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 432 */
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP6_SIZE 0x2
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP6_BYTE_SIZE 0x8

/* Register type: cap_mpns_csr::cnt_doorbell_mpp6::cnt_doorbell_mpp6_0_2   */
/* Register template: cap_mpns_csr::cnt_doorbell_mpp6::cnt_doorbell_mpp6_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 432 */
/* Field member: cap_mpns_csr::cnt_doorbell_mpp6::cnt_doorbell_mpp6_0_2.fld_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP6_CNT_DOORBELL_MPP6_0_2_FLD_31_0_MSB 31
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP6_CNT_DOORBELL_MPP6_0_2_FLD_31_0_LSB 0
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP6_CNT_DOORBELL_MPP6_0_2_FLD_31_0_WIDTH 32
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP6_CNT_DOORBELL_MPP6_0_2_FLD_31_0_READ_ACCESS 1
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP6_CNT_DOORBELL_MPP6_0_2_FLD_31_0_WRITE_ACCESS 1
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP6_CNT_DOORBELL_MPP6_0_2_FLD_31_0_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP6_CNT_DOORBELL_MPP6_0_2_FLD_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP6_CNT_DOORBELL_MPP6_0_2_FLD_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP6_CNT_DOORBELL_MPP6_0_2_FLD_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::cnt_doorbell_mpp6::cnt_doorbell_mpp6_1_2   */
/* Register template: cap_mpns_csr::cnt_doorbell_mpp6::cnt_doorbell_mpp6_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 432 */
/* Field member: cap_mpns_csr::cnt_doorbell_mpp6::cnt_doorbell_mpp6_1_2.fld_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP6_CNT_DOORBELL_MPP6_1_2_FLD_39_32_MSB 7
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP6_CNT_DOORBELL_MPP6_1_2_FLD_39_32_LSB 0
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP6_CNT_DOORBELL_MPP6_1_2_FLD_39_32_WIDTH 8
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP6_CNT_DOORBELL_MPP6_1_2_FLD_39_32_READ_ACCESS 1
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP6_CNT_DOORBELL_MPP6_1_2_FLD_39_32_WRITE_ACCESS 1
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP6_CNT_DOORBELL_MPP6_1_2_FLD_39_32_FIELD_MASK 0x000000ff
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP6_CNT_DOORBELL_MPP6_1_2_FLD_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP6_CNT_DOORBELL_MPP6_1_2_FLD_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP6_CNT_DOORBELL_MPP6_1_2_FLD_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_mpns_csr::cnt_doorbell_mpp7                     */
/* Wide Register template: cap_mpns_csr::cnt_doorbell_mpp7                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 441 */
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP7_SIZE 0x2
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP7_BYTE_SIZE 0x8

/* Register type: cap_mpns_csr::cnt_doorbell_mpp7::cnt_doorbell_mpp7_0_2   */
/* Register template: cap_mpns_csr::cnt_doorbell_mpp7::cnt_doorbell_mpp7_0_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 441 */
/* Field member: cap_mpns_csr::cnt_doorbell_mpp7::cnt_doorbell_mpp7_0_2.fld_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP7_CNT_DOORBELL_MPP7_0_2_FLD_31_0_MSB 31
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP7_CNT_DOORBELL_MPP7_0_2_FLD_31_0_LSB 0
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP7_CNT_DOORBELL_MPP7_0_2_FLD_31_0_WIDTH 32
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP7_CNT_DOORBELL_MPP7_0_2_FLD_31_0_READ_ACCESS 1
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP7_CNT_DOORBELL_MPP7_0_2_FLD_31_0_WRITE_ACCESS 1
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP7_CNT_DOORBELL_MPP7_0_2_FLD_31_0_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP7_CNT_DOORBELL_MPP7_0_2_FLD_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP7_CNT_DOORBELL_MPP7_0_2_FLD_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP7_CNT_DOORBELL_MPP7_0_2_FLD_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_mpns_csr::cnt_doorbell_mpp7::cnt_doorbell_mpp7_1_2   */
/* Register template: cap_mpns_csr::cnt_doorbell_mpp7::cnt_doorbell_mpp7_1_2 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 441 */
/* Field member: cap_mpns_csr::cnt_doorbell_mpp7::cnt_doorbell_mpp7_1_2.fld_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP7_CNT_DOORBELL_MPP7_1_2_FLD_39_32_MSB 7
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP7_CNT_DOORBELL_MPP7_1_2_FLD_39_32_LSB 0
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP7_CNT_DOORBELL_MPP7_1_2_FLD_39_32_WIDTH 8
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP7_CNT_DOORBELL_MPP7_1_2_FLD_39_32_READ_ACCESS 1
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP7_CNT_DOORBELL_MPP7_1_2_FLD_39_32_WRITE_ACCESS 1
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP7_CNT_DOORBELL_MPP7_1_2_FLD_39_32_FIELD_MASK 0x000000ff
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP7_CNT_DOORBELL_MPP7_1_2_FLD_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP7_CNT_DOORBELL_MPP7_1_2_FLD_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_MPNS_CSR_CNT_DOORBELL_MPP7_CNT_DOORBELL_MPP7_1_2_FLD_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_mpns_csr::csr_intr                                   */
/* Register template: cap_mpns_csr::csr_intr                               */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 558 */
/* Field member: cap_mpns_csr::csr_intr.dowstream_enable                   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPNS_CSR_CSR_INTR_DOWSTREAM_ENABLE_MSB 1
#define CAP_MPNS_CSR_CSR_INTR_DOWSTREAM_ENABLE_LSB 1
#define CAP_MPNS_CSR_CSR_INTR_DOWSTREAM_ENABLE_WIDTH 1
#define CAP_MPNS_CSR_CSR_INTR_DOWSTREAM_ENABLE_READ_ACCESS 1
#define CAP_MPNS_CSR_CSR_INTR_DOWSTREAM_ENABLE_WRITE_ACCESS 1
#define CAP_MPNS_CSR_CSR_INTR_DOWSTREAM_ENABLE_RESET 0x0
#define CAP_MPNS_CSR_CSR_INTR_DOWSTREAM_ENABLE_FIELD_MASK 0x00000002
#define CAP_MPNS_CSR_CSR_INTR_DOWSTREAM_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MPNS_CSR_CSR_INTR_DOWSTREAM_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MPNS_CSR_CSR_INTR_DOWSTREAM_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_mpns_csr::csr_intr.dowstream                          */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MPNS_CSR_CSR_INTR_DOWSTREAM_MSB 0
#define CAP_MPNS_CSR_CSR_INTR_DOWSTREAM_LSB 0
#define CAP_MPNS_CSR_CSR_INTR_DOWSTREAM_WIDTH 1
#define CAP_MPNS_CSR_CSR_INTR_DOWSTREAM_READ_ACCESS 1
#define CAP_MPNS_CSR_CSR_INTR_DOWSTREAM_WRITE_ACCESS 0
#define CAP_MPNS_CSR_CSR_INTR_DOWSTREAM_FIELD_MASK 0x00000001
#define CAP_MPNS_CSR_CSR_INTR_DOWSTREAM_GET(x) ((x) & 0x00000001)
#define CAP_MPNS_CSR_CSR_INTR_DOWSTREAM_SET(x) ((x) & 0x00000001)
#define CAP_MPNS_CSR_CSR_INTR_DOWSTREAM_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_mpns_csr::int_groups                                    */
/* Group template: cap_mpns_csr::intgrp_status                             */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 542 */
#define CAP_MPNS_CSR_INT_GROUPS_SIZE 0x4
#define CAP_MPNS_CSR_INT_GROUPS_BYTE_SIZE 0x10
/* Register member: cap_mpns_csr::intgrp_status.intreg                     */
/* Register type referenced: cap_mpns_csr::int_groups::intreg              */
/* Register template referenced: cap_mpns_csr::intreg_status               */
#define CAP_MPNS_CSR_INT_GROUPS_INTREG_OFFSET 0x0
#define CAP_MPNS_CSR_INT_GROUPS_INTREG_BYTE_OFFSET 0x0
#define CAP_MPNS_CSR_INT_GROUPS_INTREG_READ_ACCESS 1
#define CAP_MPNS_CSR_INT_GROUPS_INTREG_WRITE_ACCESS 0
#define CAP_MPNS_CSR_INT_GROUPS_INTREG_RESET_VALUE 0x00000000
#define CAP_MPNS_CSR_INT_GROUPS_INTREG_RESET_MASK 0xfffffffe
#define CAP_MPNS_CSR_INT_GROUPS_INTREG_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_INT_GROUPS_INTREG_WRITE_MASK 0x00000000
/* Register member: cap_mpns_csr::intgrp_status.int_enable_rw_reg          */
/* Register type referenced: cap_mpns_csr::int_groups::int_enable_rw_reg   */
/* Register template referenced: cap_mpns_csr::intreg_enable               */
#define CAP_MPNS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_OFFSET 0x1
#define CAP_MPNS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_BYTE_OFFSET 0x4
#define CAP_MPNS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_READ_ACCESS 1
#define CAP_MPNS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_WRITE_ACCESS 1
#define CAP_MPNS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_RESET_VALUE 0x00000000
#define CAP_MPNS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_RESET_MASK 0xffffffff
#define CAP_MPNS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_WRITE_MASK 0x00000001
/* Register member: cap_mpns_csr::intgrp_status.int_rw_reg                 */
/* Register type referenced: cap_mpns_csr::int_groups::int_rw_reg          */
/* Register template referenced: cap_mpns_csr::intreg_status               */
#define CAP_MPNS_CSR_INT_GROUPS_INT_RW_REG_OFFSET 0x2
#define CAP_MPNS_CSR_INT_GROUPS_INT_RW_REG_BYTE_OFFSET 0x8
#define CAP_MPNS_CSR_INT_GROUPS_INT_RW_REG_READ_ACCESS 1
#define CAP_MPNS_CSR_INT_GROUPS_INT_RW_REG_WRITE_ACCESS 0
#define CAP_MPNS_CSR_INT_GROUPS_INT_RW_REG_RESET_VALUE 0x00000000
#define CAP_MPNS_CSR_INT_GROUPS_INT_RW_REG_RESET_MASK 0xfffffffe
#define CAP_MPNS_CSR_INT_GROUPS_INT_RW_REG_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_INT_GROUPS_INT_RW_REG_WRITE_MASK 0x00000000

/* Register type: cap_mpns_csr::int_groups::intreg                         */
/* Register template: cap_mpns_csr::intreg_status                          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 492 */
/* Field member: cap_mpns_csr::intreg_status.int_crypto_interrupt          */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MPNS_CSR_INT_GROUPS_INTREG_INT_CRYPTO_INTERRUPT_MSB 0
#define CAP_MPNS_CSR_INT_GROUPS_INTREG_INT_CRYPTO_INTERRUPT_LSB 0
#define CAP_MPNS_CSR_INT_GROUPS_INTREG_INT_CRYPTO_INTERRUPT_WIDTH 1
#define CAP_MPNS_CSR_INT_GROUPS_INTREG_INT_CRYPTO_INTERRUPT_READ_ACCESS 1
#define CAP_MPNS_CSR_INT_GROUPS_INTREG_INT_CRYPTO_INTERRUPT_WRITE_ACCESS 0
#define CAP_MPNS_CSR_INT_GROUPS_INTREG_INT_CRYPTO_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MPNS_CSR_INT_GROUPS_INTREG_INT_CRYPTO_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MPNS_CSR_INT_GROUPS_INTREG_INT_CRYPTO_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MPNS_CSR_INT_GROUPS_INTREG_INT_CRYPTO_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_mpns_csr::int_groups::int_enable_rw_reg              */
/* Register template: cap_mpns_csr::intreg_enable                          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 480 */
/* Field member: cap_mpns_csr::intreg_enable.int_crypto_enable             */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPNS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_CRYPTO_ENABLE_MSB 0
#define CAP_MPNS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_CRYPTO_ENABLE_LSB 0
#define CAP_MPNS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_CRYPTO_ENABLE_WIDTH 1
#define CAP_MPNS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_CRYPTO_ENABLE_READ_ACCESS 1
#define CAP_MPNS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_CRYPTO_ENABLE_WRITE_ACCESS 1
#define CAP_MPNS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_CRYPTO_ENABLE_RESET 0x0
#define CAP_MPNS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_CRYPTO_ENABLE_FIELD_MASK 0x00000001
#define CAP_MPNS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_CRYPTO_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MPNS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_CRYPTO_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MPNS_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_CRYPTO_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_mpns_csr::int_groups::int_rw_reg                     */
/* Register template: cap_mpns_csr::intreg_status                          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 492 */
/* Field member: cap_mpns_csr::intreg_status.int_crypto_interrupt          */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_MPNS_CSR_INT_GROUPS_INT_RW_REG_INT_CRYPTO_INTERRUPT_MSB 0
#define CAP_MPNS_CSR_INT_GROUPS_INT_RW_REG_INT_CRYPTO_INTERRUPT_LSB 0
#define CAP_MPNS_CSR_INT_GROUPS_INT_RW_REG_INT_CRYPTO_INTERRUPT_WIDTH 1
#define CAP_MPNS_CSR_INT_GROUPS_INT_RW_REG_INT_CRYPTO_INTERRUPT_READ_ACCESS 1
#define CAP_MPNS_CSR_INT_GROUPS_INT_RW_REG_INT_CRYPTO_INTERRUPT_WRITE_ACCESS 0
#define CAP_MPNS_CSR_INT_GROUPS_INT_RW_REG_INT_CRYPTO_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MPNS_CSR_INT_GROUPS_INT_RW_REG_INT_CRYPTO_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MPNS_CSR_INT_GROUPS_INT_RW_REG_INT_CRYPTO_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MPNS_CSR_INT_GROUPS_INT_RW_REG_INT_CRYPTO_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_mpns_csr::int_crypto                                    */
/* Group template: cap_mpns_csr::intgrp                                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 521 */
#define CAP_MPNS_CSR_INT_CRYPTO_SIZE 0x4
#define CAP_MPNS_CSR_INT_CRYPTO_BYTE_SIZE 0x10
/* Register member: cap_mpns_csr::intgrp.intreg                            */
/* Register type referenced: cap_mpns_csr::int_crypto::intreg              */
/* Register template referenced: cap_mpns_csr::intreg                      */
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_OFFSET 0x0
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_BYTE_OFFSET 0x0
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_READ_ACCESS 1
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_WRITE_ACCESS 1
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_RESET_VALUE 0x00000000
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_RESET_MASK 0xffffffff
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_WRITE_MASK 0x000000ff
/* Register member: cap_mpns_csr::intgrp.int_test_set                      */
/* Register type referenced: cap_mpns_csr::int_crypto::int_test_set        */
/* Register template referenced: cap_mpns_csr::intreg                      */
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_OFFSET 0x1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_READ_ACCESS 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_WRITE_MASK 0x000000ff
/* Register member: cap_mpns_csr::intgrp.int_enable_set                    */
/* Register type referenced: cap_mpns_csr::int_crypto::int_enable_set      */
/* Register template referenced: cap_mpns_csr::intreg_enable               */
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_OFFSET 0x2
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_WRITE_MASK 0x000000ff
/* Register member: cap_mpns_csr::intgrp.int_enable_clear                  */
/* Register type referenced: cap_mpns_csr::int_crypto::int_enable_clear    */
/* Register template referenced: cap_mpns_csr::intreg_enable               */
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_WRITE_MASK 0x000000ff

/* Register type: cap_mpns_csr::int_crypto::intreg                         */
/* Register template: cap_mpns_csr::intreg                                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 457 */
/* Field member: cap_mpns_csr::intreg.mpp7_interrupt                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP7_INTERRUPT_MSB 7
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP7_INTERRUPT_LSB 7
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP7_INTERRUPT_WIDTH 1
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP7_INTERRUPT_READ_ACCESS 1
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP7_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP7_INTERRUPT_RESET 0x0
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP7_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP7_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP7_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP7_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_mpns_csr::intreg.mpp6_interrupt                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP6_INTERRUPT_MSB 6
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP6_INTERRUPT_LSB 6
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP6_INTERRUPT_WIDTH 1
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP6_INTERRUPT_READ_ACCESS 1
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP6_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP6_INTERRUPT_RESET 0x0
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP6_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP6_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP6_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP6_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_mpns_csr::intreg.mpp5_interrupt                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP5_INTERRUPT_MSB 5
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP5_INTERRUPT_LSB 5
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP5_INTERRUPT_WIDTH 1
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP5_INTERRUPT_READ_ACCESS 1
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP5_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP5_INTERRUPT_RESET 0x0
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP5_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP5_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP5_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP5_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_mpns_csr::intreg.mpp4_interrupt                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP4_INTERRUPT_MSB 4
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP4_INTERRUPT_LSB 4
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP4_INTERRUPT_WIDTH 1
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP4_INTERRUPT_READ_ACCESS 1
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP4_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP4_INTERRUPT_RESET 0x0
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP4_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP4_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP4_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP4_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_mpns_csr::intreg.mpp3_interrupt                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP3_INTERRUPT_MSB 3
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP3_INTERRUPT_LSB 3
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP3_INTERRUPT_WIDTH 1
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP3_INTERRUPT_READ_ACCESS 1
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP3_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP3_INTERRUPT_RESET 0x0
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP3_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP3_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP3_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP3_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_mpns_csr::intreg.mpp2_interrupt                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP2_INTERRUPT_MSB 2
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP2_INTERRUPT_LSB 2
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP2_INTERRUPT_WIDTH 1
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP2_INTERRUPT_READ_ACCESS 1
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP2_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP2_INTERRUPT_RESET 0x0
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP2_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP2_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP2_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP2_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_mpns_csr::intreg.mpp1_interrupt                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP1_INTERRUPT_MSB 1
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP1_INTERRUPT_LSB 1
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP1_INTERRUPT_WIDTH 1
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP1_INTERRUPT_READ_ACCESS 1
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP1_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP1_INTERRUPT_RESET 0x0
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP1_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP1_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP1_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP1_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_mpns_csr::intreg.mpp0_interrupt                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP0_INTERRUPT_MSB 0
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP0_INTERRUPT_LSB 0
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP0_INTERRUPT_WIDTH 1
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP0_INTERRUPT_READ_ACCESS 1
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP0_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP0_INTERRUPT_RESET 0x0
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP0_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP0_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP0_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MPNS_CSR_INT_CRYPTO_INTREG_MPP0_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_mpns_csr::int_crypto::int_test_set                   */
/* Register template: cap_mpns_csr::intreg                                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 457 */
/* Field member: cap_mpns_csr::intreg.mpp7_interrupt                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP7_INTERRUPT_MSB 7
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP7_INTERRUPT_LSB 7
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP7_INTERRUPT_WIDTH 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP7_INTERRUPT_READ_ACCESS 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP7_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP7_INTERRUPT_RESET 0x0
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP7_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP7_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP7_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP7_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_mpns_csr::intreg.mpp6_interrupt                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP6_INTERRUPT_MSB 6
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP6_INTERRUPT_LSB 6
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP6_INTERRUPT_WIDTH 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP6_INTERRUPT_READ_ACCESS 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP6_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP6_INTERRUPT_RESET 0x0
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP6_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP6_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP6_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP6_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_mpns_csr::intreg.mpp5_interrupt                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP5_INTERRUPT_MSB 5
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP5_INTERRUPT_LSB 5
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP5_INTERRUPT_WIDTH 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP5_INTERRUPT_READ_ACCESS 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP5_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP5_INTERRUPT_RESET 0x0
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP5_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP5_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP5_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP5_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_mpns_csr::intreg.mpp4_interrupt                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP4_INTERRUPT_MSB 4
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP4_INTERRUPT_LSB 4
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP4_INTERRUPT_WIDTH 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP4_INTERRUPT_READ_ACCESS 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP4_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP4_INTERRUPT_RESET 0x0
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP4_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP4_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP4_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP4_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_mpns_csr::intreg.mpp3_interrupt                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP3_INTERRUPT_MSB 3
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP3_INTERRUPT_LSB 3
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP3_INTERRUPT_WIDTH 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP3_INTERRUPT_READ_ACCESS 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP3_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP3_INTERRUPT_RESET 0x0
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP3_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP3_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP3_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP3_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_mpns_csr::intreg.mpp2_interrupt                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP2_INTERRUPT_MSB 2
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP2_INTERRUPT_LSB 2
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP2_INTERRUPT_WIDTH 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP2_INTERRUPT_READ_ACCESS 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP2_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP2_INTERRUPT_RESET 0x0
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP2_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP2_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP2_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP2_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_mpns_csr::intreg.mpp1_interrupt                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP1_INTERRUPT_MSB 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP1_INTERRUPT_LSB 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP1_INTERRUPT_WIDTH 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP1_INTERRUPT_READ_ACCESS 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP1_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP1_INTERRUPT_RESET 0x0
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP1_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP1_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP1_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP1_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_mpns_csr::intreg.mpp0_interrupt                       */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP0_INTERRUPT_MSB 0
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP0_INTERRUPT_LSB 0
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP0_INTERRUPT_WIDTH 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP0_INTERRUPT_READ_ACCESS 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP0_INTERRUPT_WRITE_ACCESS 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP0_INTERRUPT_RESET 0x0
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP0_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP0_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP0_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_MPNS_CSR_INT_CRYPTO_INT_TEST_SET_MPP0_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_mpns_csr::int_crypto::int_enable_set                 */
/* Register template: cap_mpns_csr::intreg_enable                          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 480 */
/* Field member: cap_mpns_csr::intreg_enable.mpp7_enable                   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP7_ENABLE_MSB 7
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP7_ENABLE_LSB 7
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP7_ENABLE_WIDTH 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP7_ENABLE_READ_ACCESS 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP7_ENABLE_WRITE_ACCESS 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP7_ENABLE_RESET 0x0
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP7_ENABLE_FIELD_MASK 0x00000080
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP7_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP7_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP7_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_mpns_csr::intreg_enable.mpp6_enable                   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP6_ENABLE_MSB 6
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP6_ENABLE_LSB 6
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP6_ENABLE_WIDTH 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP6_ENABLE_READ_ACCESS 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP6_ENABLE_WRITE_ACCESS 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP6_ENABLE_RESET 0x0
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP6_ENABLE_FIELD_MASK 0x00000040
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP6_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP6_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP6_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_mpns_csr::intreg_enable.mpp5_enable                   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP5_ENABLE_MSB 5
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP5_ENABLE_LSB 5
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP5_ENABLE_WIDTH 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP5_ENABLE_READ_ACCESS 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP5_ENABLE_WRITE_ACCESS 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP5_ENABLE_RESET 0x0
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP5_ENABLE_FIELD_MASK 0x00000020
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP5_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP5_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP5_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_mpns_csr::intreg_enable.mpp4_enable                   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP4_ENABLE_MSB 4
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP4_ENABLE_LSB 4
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP4_ENABLE_WIDTH 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP4_ENABLE_READ_ACCESS 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP4_ENABLE_WRITE_ACCESS 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP4_ENABLE_RESET 0x0
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP4_ENABLE_FIELD_MASK 0x00000010
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP4_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP4_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP4_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_mpns_csr::intreg_enable.mpp3_enable                   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP3_ENABLE_MSB 3
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP3_ENABLE_LSB 3
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP3_ENABLE_WIDTH 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP3_ENABLE_READ_ACCESS 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP3_ENABLE_WRITE_ACCESS 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP3_ENABLE_RESET 0x0
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP3_ENABLE_FIELD_MASK 0x00000008
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP3_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP3_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP3_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_mpns_csr::intreg_enable.mpp2_enable                   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP2_ENABLE_MSB 2
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP2_ENABLE_LSB 2
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP2_ENABLE_WIDTH 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP2_ENABLE_READ_ACCESS 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP2_ENABLE_WRITE_ACCESS 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP2_ENABLE_RESET 0x0
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP2_ENABLE_FIELD_MASK 0x00000004
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP2_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP2_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP2_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_mpns_csr::intreg_enable.mpp1_enable                   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP1_ENABLE_MSB 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP1_ENABLE_LSB 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP1_ENABLE_WIDTH 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP1_ENABLE_READ_ACCESS 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP1_ENABLE_WRITE_ACCESS 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP1_ENABLE_RESET 0x0
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP1_ENABLE_FIELD_MASK 0x00000002
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP1_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP1_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP1_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_mpns_csr::intreg_enable.mpp0_enable                   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP0_ENABLE_MSB 0
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP0_ENABLE_LSB 0
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP0_ENABLE_WIDTH 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP0_ENABLE_READ_ACCESS 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP0_ENABLE_WRITE_ACCESS 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP0_ENABLE_RESET 0x0
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP0_ENABLE_FIELD_MASK 0x00000001
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP0_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP0_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_SET_MPP0_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_mpns_csr::int_crypto::int_enable_clear               */
/* Register template: cap_mpns_csr::intreg_enable                          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 480 */
/* Field member: cap_mpns_csr::intreg_enable.mpp7_enable                   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP7_ENABLE_MSB 7
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP7_ENABLE_LSB 7
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP7_ENABLE_WIDTH 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP7_ENABLE_READ_ACCESS 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP7_ENABLE_WRITE_ACCESS 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP7_ENABLE_RESET 0x0
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP7_ENABLE_FIELD_MASK 0x00000080
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP7_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP7_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP7_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_mpns_csr::intreg_enable.mpp6_enable                   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP6_ENABLE_MSB 6
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP6_ENABLE_LSB 6
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP6_ENABLE_WIDTH 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP6_ENABLE_READ_ACCESS 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP6_ENABLE_WRITE_ACCESS 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP6_ENABLE_RESET 0x0
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP6_ENABLE_FIELD_MASK 0x00000040
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP6_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP6_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP6_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_mpns_csr::intreg_enable.mpp5_enable                   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP5_ENABLE_MSB 5
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP5_ENABLE_LSB 5
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP5_ENABLE_WIDTH 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP5_ENABLE_READ_ACCESS 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP5_ENABLE_WRITE_ACCESS 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP5_ENABLE_RESET 0x0
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP5_ENABLE_FIELD_MASK 0x00000020
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP5_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP5_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP5_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_mpns_csr::intreg_enable.mpp4_enable                   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP4_ENABLE_MSB 4
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP4_ENABLE_LSB 4
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP4_ENABLE_WIDTH 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP4_ENABLE_READ_ACCESS 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP4_ENABLE_WRITE_ACCESS 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP4_ENABLE_RESET 0x0
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP4_ENABLE_FIELD_MASK 0x00000010
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP4_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP4_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP4_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_mpns_csr::intreg_enable.mpp3_enable                   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP3_ENABLE_MSB 3
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP3_ENABLE_LSB 3
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP3_ENABLE_WIDTH 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP3_ENABLE_READ_ACCESS 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP3_ENABLE_WRITE_ACCESS 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP3_ENABLE_RESET 0x0
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP3_ENABLE_FIELD_MASK 0x00000008
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP3_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP3_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP3_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_mpns_csr::intreg_enable.mpp2_enable                   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP2_ENABLE_MSB 2
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP2_ENABLE_LSB 2
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP2_ENABLE_WIDTH 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP2_ENABLE_READ_ACCESS 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP2_ENABLE_WRITE_ACCESS 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP2_ENABLE_RESET 0x0
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP2_ENABLE_FIELD_MASK 0x00000004
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP2_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP2_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP2_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_mpns_csr::intreg_enable.mpp1_enable                   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP1_ENABLE_MSB 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP1_ENABLE_LSB 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP1_ENABLE_WIDTH 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP1_ENABLE_READ_ACCESS 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP1_ENABLE_WRITE_ACCESS 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP1_ENABLE_RESET 0x0
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP1_ENABLE_FIELD_MASK 0x00000002
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP1_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP1_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP1_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_mpns_csr::intreg_enable.mpp0_enable                   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP0_ENABLE_MSB 0
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP0_ENABLE_LSB 0
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP0_ENABLE_WIDTH 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP0_ENABLE_READ_ACCESS 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP0_ENABLE_WRITE_ACCESS 1
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP0_ENABLE_RESET 0x0
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP0_ENABLE_FIELD_MASK 0x00000001
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP0_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP0_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_MPNS_CSR_INT_CRYPTO_INT_ENABLE_CLEAR_MPP0_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_mpns_csr::cfg_debug                                  */
/* Register template: cap_mpns_csr::cfg_debug                              */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 582 */
/* Field member: cap_mpns_csr::cfg_debug.dport                             */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MPNS_CSR_CFG_DEBUG_DPORT_MSB 4
#define CAP_MPNS_CSR_CFG_DEBUG_DPORT_LSB 1
#define CAP_MPNS_CSR_CFG_DEBUG_DPORT_WIDTH 4
#define CAP_MPNS_CSR_CFG_DEBUG_DPORT_READ_ACCESS 1
#define CAP_MPNS_CSR_CFG_DEBUG_DPORT_WRITE_ACCESS 1
#define CAP_MPNS_CSR_CFG_DEBUG_DPORT_RESET 0x0
#define CAP_MPNS_CSR_CFG_DEBUG_DPORT_FIELD_MASK 0x0000001e
#define CAP_MPNS_CSR_CFG_DEBUG_DPORT_GET(x) (((x) & 0x0000001e) >> 1)
#define CAP_MPNS_CSR_CFG_DEBUG_DPORT_SET(x) (((x) << 1) & 0x0000001e)
#define CAP_MPNS_CSR_CFG_DEBUG_DPORT_MODIFY(r, x) \
   ((((x) << 1) & 0x0000001e) | ((r) & 0xffffffe1))
/* Field member: cap_mpns_csr::cfg_debug.en                                */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MPNS_CSR_CFG_DEBUG_EN_MSB 0
#define CAP_MPNS_CSR_CFG_DEBUG_EN_LSB 0
#define CAP_MPNS_CSR_CFG_DEBUG_EN_WIDTH 1
#define CAP_MPNS_CSR_CFG_DEBUG_EN_READ_ACCESS 1
#define CAP_MPNS_CSR_CFG_DEBUG_EN_WRITE_ACCESS 1
#define CAP_MPNS_CSR_CFG_DEBUG_EN_RESET 0x0
#define CAP_MPNS_CSR_CFG_DEBUG_EN_FIELD_MASK 0x00000001
#define CAP_MPNS_CSR_CFG_DEBUG_EN_GET(x) ((x) & 0x00000001)
#define CAP_MPNS_CSR_CFG_DEBUG_EN_SET(x) ((x) & 0x00000001)
#define CAP_MPNS_CSR_CFG_DEBUG_EN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_mpns_csr::base                                       */
/* Register template: cap_mpns_csr::base                                   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/csr_scratch.csr.pp, line: 2 */
/* Field member: cap_mpns_csr::base.scratch_reg                            */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_MPNS_CSR_BASE_SCRATCH_REG_MSB 31
#define CAP_MPNS_CSR_BASE_SCRATCH_REG_LSB 0
#define CAP_MPNS_CSR_BASE_SCRATCH_REG_WIDTH 32
#define CAP_MPNS_CSR_BASE_SCRATCH_REG_READ_ACCESS 1
#define CAP_MPNS_CSR_BASE_SCRATCH_REG_WRITE_ACCESS 1
#define CAP_MPNS_CSR_BASE_SCRATCH_REG_RESET 0x00000001
#define CAP_MPNS_CSR_BASE_SCRATCH_REG_FIELD_MASK 0xffffffff
#define CAP_MPNS_CSR_BASE_SCRATCH_REG_GET(x) ((x) & 0xffffffff)
#define CAP_MPNS_CSR_BASE_SCRATCH_REG_SET(x) ((x) & 0xffffffff)
#define CAP_MPNS_CSR_BASE_SCRATCH_REG_MODIFY(r, x) ((x) & 0xffffffff)

/* ####################################################################### */
/*        TYPE DEFINITIONS                                                 */
/* ####################################################################### */
#ifndef __ASSEMBLY__

/* Typedef for Memory: cap_mpns_csr::dhs_crypto_ctl                        */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 15 */
typedef struct {
   volatile uint32_t mpp0_ring_base_w0; /**< Offset 0x0 (R/W) */
   volatile uint32_t mpp0_ring_base_w1; /**< Offset 0x4 (R/W) */
   volatile uint32_t mpp0_ring_size; /**< Offset 0x8 (R/W) */
   volatile uint32_t mpp0_producer_idx; /**< Offset 0xc (R/W) */
   volatile uint32_t mpp0_opa_tag_addr_w0; /**< Offset 0x10 (R/W) */
   volatile uint32_t mpp0_opa_tag_addr_w1; /**< Offset 0x14 (R/W) */
   volatile uint32_t mpp0_soft_rst; /**< Offset 0x18 (R/W) */
   volatile uint32_t mpp0_ci_addr_w0; /**< Offset 0x1c (R/W) */
   volatile uint32_t mpp0_ci_addr_w1; /**< Offset 0x20 (R/W) */
   uint8_t _pad0[0x5c];
   volatile uint32_t mpp0_consumer_idx; /**< Offset 0x80 (R/W) */
   volatile uint32_t mpp0_status; /**< Offset 0x84 (R/W) */
   volatile uint32_t mpp0_error_idx; /**< Offset 0x88 (R/W) */
   uint8_t _pad1[0x74];
   volatile uint32_t mpp1_ring_base_w0; /**< Offset 0x100 (R/W) */
   volatile uint32_t mpp1_ring_base_w1; /**< Offset 0x104 (R/W) */
   volatile uint32_t mpp1_ring_size; /**< Offset 0x108 (R/W) */
   volatile uint32_t mpp1_producer_idx; /**< Offset 0x10c (R/W) */
   volatile uint32_t mpp1_opa_tag_addr_w0; /**< Offset 0x110 (R/W) */
   volatile uint32_t mpp1_opa_tag_addr_w1; /**< Offset 0x114 (R/W) */
   volatile uint32_t mpp1_soft_rst; /**< Offset 0x118 (R/W) */
   volatile uint32_t mpp1_ci_addr_w0; /**< Offset 0x11c (R/W) */
   volatile uint32_t mpp1_ci_addr_w1; /**< Offset 0x120 (R/W) */
   uint8_t _pad2[0x5c];
   volatile uint32_t mpp1_consumer_idx; /**< Offset 0x180 (R/W) */
   volatile uint32_t mpp1_status; /**< Offset 0x184 (R/W) */
   volatile uint32_t mpp1_error_idx; /**< Offset 0x188 (R/W) */
   uint8_t _pad3[0x74];
   volatile uint32_t mpp2_ring_base_w0; /**< Offset 0x200 (R/W) */
   volatile uint32_t mpp2_ring_base_w1; /**< Offset 0x204 (R/W) */
   volatile uint32_t mpp2_ring_size; /**< Offset 0x208 (R/W) */
   volatile uint32_t mpp2_producer_idx; /**< Offset 0x20c (R/W) */
   volatile uint32_t mpp2_opa_tag_addr_w0; /**< Offset 0x210 (R/W) */
   volatile uint32_t mpp2_opa_tag_addr_w1; /**< Offset 0x214 (R/W) */
   volatile uint32_t mpp2_soft_rst; /**< Offset 0x218 (R/W) */
   volatile uint32_t mpp2_ci_addr_w0; /**< Offset 0x21c (R/W) */
   volatile uint32_t mpp2_ci_addr_w1; /**< Offset 0x220 (R/W) */
   uint8_t _pad4[0x5c];
   volatile uint32_t mpp2_consumer_idx; /**< Offset 0x280 (R/W) */
   volatile uint32_t mpp2_status; /**< Offset 0x284 (R/W) */
   volatile uint32_t mpp2_error_idx; /**< Offset 0x288 (R/W) */
   uint8_t _pad5[0x74];
   volatile uint32_t mpp3_ring_base_w0; /**< Offset 0x300 (R/W) */
   volatile uint32_t mpp3_ring_base_w1; /**< Offset 0x304 (R/W) */
   volatile uint32_t mpp3_ring_size; /**< Offset 0x308 (R/W) */
   volatile uint32_t mpp3_producer_idx; /**< Offset 0x30c (R/W) */
   volatile uint32_t mpp3_opa_tag_addr_w0; /**< Offset 0x310 (R/W) */
   volatile uint32_t mpp3_opa_tag_addr_w1; /**< Offset 0x314 (R/W) */
   volatile uint32_t mpp3_soft_rst; /**< Offset 0x318 (R/W) */
   volatile uint32_t mpp3_ci_addr_w0; /**< Offset 0x31c (R/W) */
   volatile uint32_t mpp3_ci_addr_w1; /**< Offset 0x320 (R/W) */
   uint8_t _pad6[0x5c];
   volatile uint32_t mpp3_consumer_idx; /**< Offset 0x380 (R/W) */
   volatile uint32_t mpp3_status; /**< Offset 0x384 (R/W) */
   volatile uint32_t mpp3_error_idx; /**< Offset 0x388 (R/W) */
   uint8_t _pad7[0x74];
   volatile uint32_t mpp4_ring_base_w0; /**< Offset 0x400 (R/W) */
   volatile uint32_t mpp4_ring_base_w1; /**< Offset 0x404 (R/W) */
   volatile uint32_t mpp4_ring_size; /**< Offset 0x408 (R/W) */
   volatile uint32_t mpp4_producer_idx; /**< Offset 0x40c (R/W) */
   volatile uint32_t mpp4_opa_tag_addr_w0; /**< Offset 0x410 (R/W) */
   volatile uint32_t mpp4_opa_tag_addr_w1; /**< Offset 0x414 (R/W) */
   volatile uint32_t mpp4_soft_rst; /**< Offset 0x418 (R/W) */
   volatile uint32_t mpp4_ci_addr_w0; /**< Offset 0x41c (R/W) */
   volatile uint32_t mpp4_ci_addr_w1; /**< Offset 0x420 (R/W) */
   uint8_t _pad8[0x5c];
   volatile uint32_t mpp4_consumer_idx; /**< Offset 0x480 (R/W) */
   volatile uint32_t mpp4_status; /**< Offset 0x484 (R/W) */
   volatile uint32_t mpp4_error_idx; /**< Offset 0x488 (R/W) */
   uint8_t _pad9[0x74];
   volatile uint32_t mpp5_ring_base_w0; /**< Offset 0x500 (R/W) */
   volatile uint32_t mpp5_ring_base_w1; /**< Offset 0x504 (R/W) */
   volatile uint32_t mpp5_ring_size; /**< Offset 0x508 (R/W) */
   volatile uint32_t mpp5_producer_idx; /**< Offset 0x50c (R/W) */
   volatile uint32_t mpp5_opa_tag_addr_w0; /**< Offset 0x510 (R/W) */
   volatile uint32_t mpp5_opa_tag_addr_w1; /**< Offset 0x514 (R/W) */
   volatile uint32_t mpp5_soft_rst; /**< Offset 0x518 (R/W) */
   volatile uint32_t mpp5_ci_addr_w0; /**< Offset 0x51c (R/W) */
   volatile uint32_t mpp5_ci_addr_w1; /**< Offset 0x520 (R/W) */
   uint8_t _pad10[0x5c];
   volatile uint32_t mpp5_consumer_idx; /**< Offset 0x580 (R/W) */
   volatile uint32_t mpp5_status; /**< Offset 0x584 (R/W) */
   volatile uint32_t mpp5_error_idx; /**< Offset 0x588 (R/W) */
   uint8_t _pad11[0x74];
   volatile uint32_t mpp6_ring_base_w0; /**< Offset 0x600 (R/W) */
   volatile uint32_t mpp6_ring_base_w1; /**< Offset 0x604 (R/W) */
   volatile uint32_t mpp6_ring_size; /**< Offset 0x608 (R/W) */
   volatile uint32_t mpp6_producer_idx; /**< Offset 0x60c (R/W) */
   volatile uint32_t mpp6_opa_tag_addr_w0; /**< Offset 0x610 (R/W) */
   volatile uint32_t mpp6_opa_tag_addr_w1; /**< Offset 0x614 (R/W) */
   volatile uint32_t mpp6_soft_rst; /**< Offset 0x618 (R/W) */
   volatile uint32_t mpp6_ci_addr_w0; /**< Offset 0x61c (R/W) */
   volatile uint32_t mpp6_ci_addr_w1; /**< Offset 0x620 (R/W) */
   uint8_t _pad12[0x5c];
   volatile uint32_t mpp6_consumer_idx; /**< Offset 0x680 (R/W) */
   volatile uint32_t mpp6_status; /**< Offset 0x684 (R/W) */
   volatile uint32_t mpp6_error_idx; /**< Offset 0x688 (R/W) */
   uint8_t _pad13[0x74];
   volatile uint32_t mpp7_ring_base_w0; /**< Offset 0x700 (R/W) */
   volatile uint32_t mpp7_ring_base_w1; /**< Offset 0x704 (R/W) */
   volatile uint32_t mpp7_ring_size; /**< Offset 0x708 (R/W) */
   volatile uint32_t mpp7_producer_idx; /**< Offset 0x70c (R/W) */
   volatile uint32_t mpp7_opa_tag_addr_w0; /**< Offset 0x710 (R/W) */
   volatile uint32_t mpp7_opa_tag_addr_w1; /**< Offset 0x714 (R/W) */
   volatile uint32_t mpp7_soft_rst; /**< Offset 0x718 (R/W) */
   volatile uint32_t mpp7_ci_addr_w0; /**< Offset 0x71c (R/W) */
   volatile uint32_t mpp7_ci_addr_w1; /**< Offset 0x720 (R/W) */
   uint8_t _pad14[0x5c];
   volatile uint32_t mpp7_consumer_idx; /**< Offset 0x780 (R/W) */
   volatile uint32_t mpp7_status; /**< Offset 0x784 (R/W) */
   volatile uint32_t mpp7_error_idx; /**< Offset 0x788 (R/W) */
   uint8_t _pad15[0x3874];
} Cap_mpns_csr_dhs_crypto_ctl, *PTR_Cap_mpns_csr_dhs_crypto_ctl;

/* Typedef for Wide Register: cap_mpns_csr::cnt_doorbell_mpp0              */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 378 */
typedef struct {
   volatile uint32_t cnt_doorbell_mpp0_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_doorbell_mpp0_1_2; /**< Offset 0x4 (R/W) */
} Cap_mpns_csr_cnt_doorbell_mpp0, *PTR_Cap_mpns_csr_cnt_doorbell_mpp0;

/* Typedef for Wide Register: cap_mpns_csr::cnt_doorbell_mpp1              */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 387 */
typedef struct {
   volatile uint32_t cnt_doorbell_mpp1_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_doorbell_mpp1_1_2; /**< Offset 0x4 (R/W) */
} Cap_mpns_csr_cnt_doorbell_mpp1, *PTR_Cap_mpns_csr_cnt_doorbell_mpp1;

/* Typedef for Wide Register: cap_mpns_csr::cnt_doorbell_mpp2              */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 396 */
typedef struct {
   volatile uint32_t cnt_doorbell_mpp2_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_doorbell_mpp2_1_2; /**< Offset 0x4 (R/W) */
} Cap_mpns_csr_cnt_doorbell_mpp2, *PTR_Cap_mpns_csr_cnt_doorbell_mpp2;

/* Typedef for Wide Register: cap_mpns_csr::cnt_doorbell_mpp3              */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 405 */
typedef struct {
   volatile uint32_t cnt_doorbell_mpp3_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_doorbell_mpp3_1_2; /**< Offset 0x4 (R/W) */
} Cap_mpns_csr_cnt_doorbell_mpp3, *PTR_Cap_mpns_csr_cnt_doorbell_mpp3;

/* Typedef for Wide Register: cap_mpns_csr::cnt_doorbell_mpp4              */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 414 */
typedef struct {
   volatile uint32_t cnt_doorbell_mpp4_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_doorbell_mpp4_1_2; /**< Offset 0x4 (R/W) */
} Cap_mpns_csr_cnt_doorbell_mpp4, *PTR_Cap_mpns_csr_cnt_doorbell_mpp4;

/* Typedef for Wide Register: cap_mpns_csr::cnt_doorbell_mpp5              */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 423 */
typedef struct {
   volatile uint32_t cnt_doorbell_mpp5_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_doorbell_mpp5_1_2; /**< Offset 0x4 (R/W) */
} Cap_mpns_csr_cnt_doorbell_mpp5, *PTR_Cap_mpns_csr_cnt_doorbell_mpp5;

/* Typedef for Wide Register: cap_mpns_csr::cnt_doorbell_mpp6              */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 432 */
typedef struct {
   volatile uint32_t cnt_doorbell_mpp6_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_doorbell_mpp6_1_2; /**< Offset 0x4 (R/W) */
} Cap_mpns_csr_cnt_doorbell_mpp6, *PTR_Cap_mpns_csr_cnt_doorbell_mpp6;

/* Typedef for Wide Register: cap_mpns_csr::cnt_doorbell_mpp7              */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 441 */
typedef struct {
   volatile uint32_t cnt_doorbell_mpp7_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_doorbell_mpp7_1_2; /**< Offset 0x4 (R/W) */
} Cap_mpns_csr_cnt_doorbell_mpp7, *PTR_Cap_mpns_csr_cnt_doorbell_mpp7;

/* Typedef for Group: cap_mpns_csr::int_groups                             */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 571 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R) */
   volatile uint32_t int_enable_rw_reg; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_rw_reg; /**< Offset 0x8 (R) */
   uint8_t _pad0[0x4];
} Cap_mpns_csr_int_groups, *PTR_Cap_mpns_csr_int_groups;

/* Typedef for Group: cap_mpns_csr::int_crypto                             */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 572 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_mpns_csr_int_crypto, *PTR_Cap_mpns_csr_int_crypto;

/* Typedef for Addressmap: cap_mpns_csr                                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/mpns.gcsr, line: 589 */
typedef struct {
   Cap_mpns_csr_dhs_crypto_ctl dhs_crypto_ctl; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_mp_ctl; /**< Offset 0x4000 (R/W) */
   volatile uint32_t cfg_bist_mpp0; /**< Offset 0x4004 (R/W) */
   volatile uint32_t cfg_bist_mpp1; /**< Offset 0x4008 (R/W) */
   volatile uint32_t cfg_bist_mpp2; /**< Offset 0x400c (R/W) */
   volatile uint32_t cfg_bist_mpp3; /**< Offset 0x4010 (R/W) */
   volatile uint32_t cfg_bist_mpp4; /**< Offset 0x4014 (R/W) */
   volatile uint32_t cfg_bist_mpp5; /**< Offset 0x4018 (R/W) */
   volatile uint32_t cfg_bist_mpp6; /**< Offset 0x401c (R/W) */
   volatile uint32_t cfg_bist_mpp7; /**< Offset 0x4020 (R/W) */
   volatile uint32_t sta_crypto_mpp0; /**< Offset 0x4024 (R) */
   volatile uint32_t sta_crypto_mpp1; /**< Offset 0x4028 (R) */
   volatile uint32_t sta_crypto_mpp2; /**< Offset 0x402c (R) */
   volatile uint32_t sta_crypto_mpp3; /**< Offset 0x4030 (R) */
   volatile uint32_t sta_crypto_mpp4; /**< Offset 0x4034 (R) */
   volatile uint32_t sta_crypto_mpp5; /**< Offset 0x4038 (R) */
   volatile uint32_t sta_crypto_mpp6; /**< Offset 0x403c (R) */
   volatile uint32_t sta_crypto_mpp7; /**< Offset 0x4040 (R) */
   volatile uint32_t sta_bist_mpp0; /**< Offset 0x4044 (R) */
   volatile uint32_t sta_bist_mpp1; /**< Offset 0x4048 (R) */
   volatile uint32_t sta_bist_mpp2; /**< Offset 0x404c (R) */
   volatile uint32_t sta_bist_mpp3; /**< Offset 0x4050 (R) */
   volatile uint32_t sta_bist_mpp4; /**< Offset 0x4054 (R) */
   volatile uint32_t sta_bist_mpp5; /**< Offset 0x4058 (R) */
   volatile uint32_t sta_bist_mpp6; /**< Offset 0x405c (R) */
   volatile uint32_t sta_bist_mpp7; /**< Offset 0x4060 (R) */
   uint8_t _pad0[0x4];
   volatile Cap_mpns_csr_cnt_doorbell_mpp0 cnt_doorbell_mpp0; /**< Offset 0x4068 (R/W) */
   volatile Cap_mpns_csr_cnt_doorbell_mpp1 cnt_doorbell_mpp1; /**< Offset 0x4070 (R/W) */
   volatile Cap_mpns_csr_cnt_doorbell_mpp2 cnt_doorbell_mpp2; /**< Offset 0x4078 (R/W) */
   volatile Cap_mpns_csr_cnt_doorbell_mpp3 cnt_doorbell_mpp3; /**< Offset 0x4080 (R/W) */
   volatile Cap_mpns_csr_cnt_doorbell_mpp4 cnt_doorbell_mpp4; /**< Offset 0x4088 (R/W) */
   volatile Cap_mpns_csr_cnt_doorbell_mpp5 cnt_doorbell_mpp5; /**< Offset 0x4090 (R/W) */
   volatile Cap_mpns_csr_cnt_doorbell_mpp6 cnt_doorbell_mpp6; /**< Offset 0x4098 (R/W) */
   volatile Cap_mpns_csr_cnt_doorbell_mpp7 cnt_doorbell_mpp7; /**< Offset 0x40a0 (R/W) */
   volatile uint32_t csr_intr; /**< Offset 0x40a8 (R/W) */
   uint8_t _pad1[0x4];
   Cap_mpns_csr_int_groups int_groups; /**< Offset 0x40b0 (R/W) */
   Cap_mpns_csr_int_crypto int_crypto; /**< Offset 0x40c0 (R/W) */
   volatile uint32_t cfg_debug; /**< Offset 0x40d0 (R/W) */
   volatile uint32_t base; /**< Offset 0x40d4 (R/W) */
   uint8_t _pad2[0x3f28];
} Cap_mpns_csr, *PTR_Cap_mpns_csr;
#endif

#endif
