Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (lin64) Build 2644227 Wed Sep  4 09:44:18 MDT 2019
| Date         : Thu Nov 11 19:45:33 2021
| Host         : ls12-nvm-oma1 running 64-bit Debian GNU/Linux 10 (buster)
| Command      : report_methodology -file linux_qmtech_wrapper_methodology_drc_routed.rpt -pb linux_qmtech_wrapper_methodology_drc_routed.pb -rpx linux_qmtech_wrapper_methodology_drc_routed.rpx
| Design       : linux_qmtech_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_linux_qmtech_wrapper
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 1
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 1          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on led_h17_d4_tri_o[0] relative to clock(s) clk_fpga_0
Related violations: <none>


