Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date              : Sun Nov 10 10:35:14 2024
| Host              : DESKTOP-HTVV1N1 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file zynq_wrapper_timing_summary_routed.rpt -pb zynq_wrapper_timing_summary_routed.pb -rpx zynq_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : zynq_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.136        0.000                      0                   59        0.081        0.000                      0                   59        3.500        0.000                       0                    52  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         
clk_pl_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            8.136        0.000                      0                   59        0.081        0.000                      0                   59        3.500        0.000                       0                    52  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_pl_0                    
(none)                      clk_pl_0      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.136ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.136ns  (required time - arrival time)
  Source:                 zynq_i/led_fade_blink_0/inst/fade_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/led_fade_blink_0/inst/duty_cycle_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.604ns  (logic 0.532ns (33.163%)  route 1.072ns (66.837%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.148ns = ( 12.148 - 10.000 ) 
    Source Clock Delay      (SCD):    2.426ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.159ns (routing 1.045ns, distribution 1.114ns)
  Clock Net Delay (Destination): 1.932ns (routing 0.955ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    zynq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52, routed)          2.159     2.426    zynq_i/led_fade_blink_0/inst/clk
    SLICE_X8Y163         FDCE                                         r  zynq_i/led_fade_blink_0/inst/fade_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y163         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     2.544 f  zynq_i/led_fade_blink_0/inst/fade_counter_reg[1]/Q
                         net (fo=9, routed)           0.306     2.850    zynq_i/led_fade_blink_0/inst/fade_counter[1]
    SLICE_X8Y163         LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.220     3.070 f  zynq_i/led_fade_blink_0/inst/fade_counter[4]_i_4/O
                         net (fo=1, routed)           0.265     3.335    zynq_i/led_fade_blink_0/inst/fade_counter[4]_i_4_n_0
    SLICE_X8Y163         LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.138     3.473 f  zynq_i/led_fade_blink_0/inst/fade_counter[4]_i_2/O
                         net (fo=3, routed)           0.231     3.704    zynq_i/led_fade_blink_0/inst/fade_counter[4]_i_2_n_0
    SLICE_X8Y158         LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.056     3.760 r  zynq_i/led_fade_blink_0/inst/duty_cycle[7]_i_1/O
                         net (fo=8, routed)           0.270     4.030    zynq_i/led_fade_blink_0/inst/duty_cycle
    SLICE_X8Y157         FDCE                                         r  zynq_i/led_fade_blink_0/inst/duty_cycle_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    zynq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52, routed)          1.932    12.148    zynq_i/led_fade_blink_0/inst/clk
    SLICE_X8Y157         FDCE                                         r  zynq_i/led_fade_blink_0/inst/duty_cycle_reg[1]/C
                         clock pessimism              0.228    12.376    
                         clock uncertainty           -0.130    12.246    
    SLICE_X8Y157         FDCE (Setup_AFF_SLICEM_C_CE)
                                                     -0.080    12.166    zynq_i/led_fade_blink_0/inst/duty_cycle_reg[1]
  -------------------------------------------------------------------
                         required time                         12.166    
                         arrival time                          -4.030    
  -------------------------------------------------------------------
                         slack                                  8.136    

Slack (MET) :             8.136ns  (required time - arrival time)
  Source:                 zynq_i/led_fade_blink_0/inst/fade_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/led_fade_blink_0/inst/duty_cycle_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.604ns  (logic 0.532ns (33.163%)  route 1.072ns (66.837%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.148ns = ( 12.148 - 10.000 ) 
    Source Clock Delay      (SCD):    2.426ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.159ns (routing 1.045ns, distribution 1.114ns)
  Clock Net Delay (Destination): 1.932ns (routing 0.955ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    zynq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52, routed)          2.159     2.426    zynq_i/led_fade_blink_0/inst/clk
    SLICE_X8Y163         FDCE                                         r  zynq_i/led_fade_blink_0/inst/fade_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y163         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     2.544 f  zynq_i/led_fade_blink_0/inst/fade_counter_reg[1]/Q
                         net (fo=9, routed)           0.306     2.850    zynq_i/led_fade_blink_0/inst/fade_counter[1]
    SLICE_X8Y163         LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.220     3.070 f  zynq_i/led_fade_blink_0/inst/fade_counter[4]_i_4/O
                         net (fo=1, routed)           0.265     3.335    zynq_i/led_fade_blink_0/inst/fade_counter[4]_i_4_n_0
    SLICE_X8Y163         LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.138     3.473 f  zynq_i/led_fade_blink_0/inst/fade_counter[4]_i_2/O
                         net (fo=3, routed)           0.231     3.704    zynq_i/led_fade_blink_0/inst/fade_counter[4]_i_2_n_0
    SLICE_X8Y158         LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.056     3.760 r  zynq_i/led_fade_blink_0/inst/duty_cycle[7]_i_1/O
                         net (fo=8, routed)           0.270     4.030    zynq_i/led_fade_blink_0/inst/duty_cycle
    SLICE_X8Y157         FDCE                                         r  zynq_i/led_fade_blink_0/inst/duty_cycle_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    zynq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52, routed)          1.932    12.148    zynq_i/led_fade_blink_0/inst/clk
    SLICE_X8Y157         FDCE                                         r  zynq_i/led_fade_blink_0/inst/duty_cycle_reg[2]/C
                         clock pessimism              0.228    12.376    
                         clock uncertainty           -0.130    12.246    
    SLICE_X8Y157         FDCE (Setup_BFF_SLICEM_C_CE)
                                                     -0.080    12.166    zynq_i/led_fade_blink_0/inst/duty_cycle_reg[2]
  -------------------------------------------------------------------
                         required time                         12.166    
                         arrival time                          -4.030    
  -------------------------------------------------------------------
                         slack                                  8.136    

Slack (MET) :             8.136ns  (required time - arrival time)
  Source:                 zynq_i/led_fade_blink_0/inst/fade_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/led_fade_blink_0/inst/duty_cycle_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.604ns  (logic 0.532ns (33.163%)  route 1.072ns (66.837%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.148ns = ( 12.148 - 10.000 ) 
    Source Clock Delay      (SCD):    2.426ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.159ns (routing 1.045ns, distribution 1.114ns)
  Clock Net Delay (Destination): 1.932ns (routing 0.955ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    zynq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52, routed)          2.159     2.426    zynq_i/led_fade_blink_0/inst/clk
    SLICE_X8Y163         FDCE                                         r  zynq_i/led_fade_blink_0/inst/fade_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y163         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     2.544 f  zynq_i/led_fade_blink_0/inst/fade_counter_reg[1]/Q
                         net (fo=9, routed)           0.306     2.850    zynq_i/led_fade_blink_0/inst/fade_counter[1]
    SLICE_X8Y163         LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.220     3.070 f  zynq_i/led_fade_blink_0/inst/fade_counter[4]_i_4/O
                         net (fo=1, routed)           0.265     3.335    zynq_i/led_fade_blink_0/inst/fade_counter[4]_i_4_n_0
    SLICE_X8Y163         LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.138     3.473 f  zynq_i/led_fade_blink_0/inst/fade_counter[4]_i_2/O
                         net (fo=3, routed)           0.231     3.704    zynq_i/led_fade_blink_0/inst/fade_counter[4]_i_2_n_0
    SLICE_X8Y158         LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.056     3.760 r  zynq_i/led_fade_blink_0/inst/duty_cycle[7]_i_1/O
                         net (fo=8, routed)           0.270     4.030    zynq_i/led_fade_blink_0/inst/duty_cycle
    SLICE_X8Y157         FDCE                                         r  zynq_i/led_fade_blink_0/inst/duty_cycle_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    zynq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52, routed)          1.932    12.148    zynq_i/led_fade_blink_0/inst/clk
    SLICE_X8Y157         FDCE                                         r  zynq_i/led_fade_blink_0/inst/duty_cycle_reg[3]/C
                         clock pessimism              0.228    12.376    
                         clock uncertainty           -0.130    12.246    
    SLICE_X8Y157         FDCE (Setup_CFF_SLICEM_C_CE)
                                                     -0.080    12.166    zynq_i/led_fade_blink_0/inst/duty_cycle_reg[3]
  -------------------------------------------------------------------
                         required time                         12.166    
                         arrival time                          -4.030    
  -------------------------------------------------------------------
                         slack                                  8.136    

Slack (MET) :             8.136ns  (required time - arrival time)
  Source:                 zynq_i/led_fade_blink_0/inst/fade_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/led_fade_blink_0/inst/duty_cycle_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.604ns  (logic 0.532ns (33.163%)  route 1.072ns (66.837%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.148ns = ( 12.148 - 10.000 ) 
    Source Clock Delay      (SCD):    2.426ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.159ns (routing 1.045ns, distribution 1.114ns)
  Clock Net Delay (Destination): 1.932ns (routing 0.955ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    zynq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52, routed)          2.159     2.426    zynq_i/led_fade_blink_0/inst/clk
    SLICE_X8Y163         FDCE                                         r  zynq_i/led_fade_blink_0/inst/fade_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y163         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     2.544 f  zynq_i/led_fade_blink_0/inst/fade_counter_reg[1]/Q
                         net (fo=9, routed)           0.306     2.850    zynq_i/led_fade_blink_0/inst/fade_counter[1]
    SLICE_X8Y163         LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.220     3.070 f  zynq_i/led_fade_blink_0/inst/fade_counter[4]_i_4/O
                         net (fo=1, routed)           0.265     3.335    zynq_i/led_fade_blink_0/inst/fade_counter[4]_i_4_n_0
    SLICE_X8Y163         LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.138     3.473 f  zynq_i/led_fade_blink_0/inst/fade_counter[4]_i_2/O
                         net (fo=3, routed)           0.231     3.704    zynq_i/led_fade_blink_0/inst/fade_counter[4]_i_2_n_0
    SLICE_X8Y158         LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.056     3.760 r  zynq_i/led_fade_blink_0/inst/duty_cycle[7]_i_1/O
                         net (fo=8, routed)           0.270     4.030    zynq_i/led_fade_blink_0/inst/duty_cycle
    SLICE_X8Y157         FDCE                                         r  zynq_i/led_fade_blink_0/inst/duty_cycle_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    zynq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52, routed)          1.932    12.148    zynq_i/led_fade_blink_0/inst/clk
    SLICE_X8Y157         FDCE                                         r  zynq_i/led_fade_blink_0/inst/duty_cycle_reg[4]/C
                         clock pessimism              0.228    12.376    
                         clock uncertainty           -0.130    12.246    
    SLICE_X8Y157         FDCE (Setup_DFF_SLICEM_C_CE)
                                                     -0.080    12.166    zynq_i/led_fade_blink_0/inst/duty_cycle_reg[4]
  -------------------------------------------------------------------
                         required time                         12.166    
                         arrival time                          -4.030    
  -------------------------------------------------------------------
                         slack                                  8.136    

Slack (MET) :             8.162ns  (required time - arrival time)
  Source:                 zynq_i/led_fade_blink_0/inst/fade_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/led_fade_blink_0/inst/duty_cycle_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.577ns  (logic 0.532ns (33.735%)  route 1.045ns (66.265%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.148ns = ( 12.148 - 10.000 ) 
    Source Clock Delay      (SCD):    2.426ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.159ns (routing 1.045ns, distribution 1.114ns)
  Clock Net Delay (Destination): 1.932ns (routing 0.955ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    zynq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52, routed)          2.159     2.426    zynq_i/led_fade_blink_0/inst/clk
    SLICE_X8Y163         FDCE                                         r  zynq_i/led_fade_blink_0/inst/fade_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y163         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     2.544 f  zynq_i/led_fade_blink_0/inst/fade_counter_reg[1]/Q
                         net (fo=9, routed)           0.306     2.850    zynq_i/led_fade_blink_0/inst/fade_counter[1]
    SLICE_X8Y163         LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.220     3.070 f  zynq_i/led_fade_blink_0/inst/fade_counter[4]_i_4/O
                         net (fo=1, routed)           0.265     3.335    zynq_i/led_fade_blink_0/inst/fade_counter[4]_i_4_n_0
    SLICE_X8Y163         LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.138     3.473 f  zynq_i/led_fade_blink_0/inst/fade_counter[4]_i_2/O
                         net (fo=3, routed)           0.231     3.704    zynq_i/led_fade_blink_0/inst/fade_counter[4]_i_2_n_0
    SLICE_X8Y158         LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.056     3.760 r  zynq_i/led_fade_blink_0/inst/duty_cycle[7]_i_1/O
                         net (fo=8, routed)           0.242     4.003    zynq_i/led_fade_blink_0/inst/duty_cycle
    SLICE_X8Y157         FDCE                                         r  zynq_i/led_fade_blink_0/inst/duty_cycle_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    zynq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52, routed)          1.932    12.148    zynq_i/led_fade_blink_0/inst/clk
    SLICE_X8Y157         FDCE                                         r  zynq_i/led_fade_blink_0/inst/duty_cycle_reg[5]/C
                         clock pessimism              0.228    12.376    
                         clock uncertainty           -0.130    12.246    
    SLICE_X8Y157         FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.081    12.165    zynq_i/led_fade_blink_0/inst/duty_cycle_reg[5]
  -------------------------------------------------------------------
                         required time                         12.165    
                         arrival time                          -4.003    
  -------------------------------------------------------------------
                         slack                                  8.162    

Slack (MET) :             8.162ns  (required time - arrival time)
  Source:                 zynq_i/led_fade_blink_0/inst/fade_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/led_fade_blink_0/inst/duty_cycle_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.577ns  (logic 0.532ns (33.735%)  route 1.045ns (66.265%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.148ns = ( 12.148 - 10.000 ) 
    Source Clock Delay      (SCD):    2.426ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.159ns (routing 1.045ns, distribution 1.114ns)
  Clock Net Delay (Destination): 1.932ns (routing 0.955ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    zynq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52, routed)          2.159     2.426    zynq_i/led_fade_blink_0/inst/clk
    SLICE_X8Y163         FDCE                                         r  zynq_i/led_fade_blink_0/inst/fade_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y163         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     2.544 f  zynq_i/led_fade_blink_0/inst/fade_counter_reg[1]/Q
                         net (fo=9, routed)           0.306     2.850    zynq_i/led_fade_blink_0/inst/fade_counter[1]
    SLICE_X8Y163         LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.220     3.070 f  zynq_i/led_fade_blink_0/inst/fade_counter[4]_i_4/O
                         net (fo=1, routed)           0.265     3.335    zynq_i/led_fade_blink_0/inst/fade_counter[4]_i_4_n_0
    SLICE_X8Y163         LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.138     3.473 f  zynq_i/led_fade_blink_0/inst/fade_counter[4]_i_2/O
                         net (fo=3, routed)           0.231     3.704    zynq_i/led_fade_blink_0/inst/fade_counter[4]_i_2_n_0
    SLICE_X8Y158         LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.056     3.760 r  zynq_i/led_fade_blink_0/inst/duty_cycle[7]_i_1/O
                         net (fo=8, routed)           0.242     4.003    zynq_i/led_fade_blink_0/inst/duty_cycle
    SLICE_X8Y157         FDCE                                         r  zynq_i/led_fade_blink_0/inst/duty_cycle_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    zynq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52, routed)          1.932    12.148    zynq_i/led_fade_blink_0/inst/clk
    SLICE_X8Y157         FDCE                                         r  zynq_i/led_fade_blink_0/inst/duty_cycle_reg[6]/C
                         clock pessimism              0.228    12.376    
                         clock uncertainty           -0.130    12.246    
    SLICE_X8Y157         FDCE (Setup_FFF_SLICEM_C_CE)
                                                     -0.081    12.165    zynq_i/led_fade_blink_0/inst/duty_cycle_reg[6]
  -------------------------------------------------------------------
                         required time                         12.165    
                         arrival time                          -4.003    
  -------------------------------------------------------------------
                         slack                                  8.162    

Slack (MET) :             8.162ns  (required time - arrival time)
  Source:                 zynq_i/led_fade_blink_0/inst/fade_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/led_fade_blink_0/inst/duty_cycle_reg[7]/CE
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.577ns  (logic 0.532ns (33.735%)  route 1.045ns (66.265%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.148ns = ( 12.148 - 10.000 ) 
    Source Clock Delay      (SCD):    2.426ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.159ns (routing 1.045ns, distribution 1.114ns)
  Clock Net Delay (Destination): 1.932ns (routing 0.955ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    zynq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52, routed)          2.159     2.426    zynq_i/led_fade_blink_0/inst/clk
    SLICE_X8Y163         FDCE                                         r  zynq_i/led_fade_blink_0/inst/fade_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y163         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     2.544 f  zynq_i/led_fade_blink_0/inst/fade_counter_reg[1]/Q
                         net (fo=9, routed)           0.306     2.850    zynq_i/led_fade_blink_0/inst/fade_counter[1]
    SLICE_X8Y163         LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.220     3.070 f  zynq_i/led_fade_blink_0/inst/fade_counter[4]_i_4/O
                         net (fo=1, routed)           0.265     3.335    zynq_i/led_fade_blink_0/inst/fade_counter[4]_i_4_n_0
    SLICE_X8Y163         LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.138     3.473 f  zynq_i/led_fade_blink_0/inst/fade_counter[4]_i_2/O
                         net (fo=3, routed)           0.231     3.704    zynq_i/led_fade_blink_0/inst/fade_counter[4]_i_2_n_0
    SLICE_X8Y158         LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.056     3.760 r  zynq_i/led_fade_blink_0/inst/duty_cycle[7]_i_1/O
                         net (fo=8, routed)           0.242     4.003    zynq_i/led_fade_blink_0/inst/duty_cycle
    SLICE_X8Y157         FDPE                                         r  zynq_i/led_fade_blink_0/inst/duty_cycle_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    zynq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52, routed)          1.932    12.148    zynq_i/led_fade_blink_0/inst/clk
    SLICE_X8Y157         FDPE                                         r  zynq_i/led_fade_blink_0/inst/duty_cycle_reg[7]/C
                         clock pessimism              0.228    12.376    
                         clock uncertainty           -0.130    12.246    
    SLICE_X8Y157         FDPE (Setup_GFF_SLICEM_C_CE)
                                                     -0.081    12.165    zynq_i/led_fade_blink_0/inst/duty_cycle_reg[7]
  -------------------------------------------------------------------
                         required time                         12.165    
                         arrival time                          -4.003    
  -------------------------------------------------------------------
                         slack                                  8.162    

Slack (MET) :             8.212ns  (required time - arrival time)
  Source:                 zynq_i/led_fade_blink_0/inst/fade_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/led_fade_blink_0/inst/fade_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.690ns  (logic 0.612ns (36.218%)  route 1.078ns (63.782%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.148ns = ( 12.148 - 10.000 ) 
    Source Clock Delay      (SCD):    2.426ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.159ns (routing 1.045ns, distribution 1.114ns)
  Clock Net Delay (Destination): 1.932ns (routing 0.955ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    zynq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52, routed)          2.159     2.426    zynq_i/led_fade_blink_0/inst/clk
    SLICE_X8Y163         FDCE                                         r  zynq_i/led_fade_blink_0/inst/fade_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y163         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     2.544 r  zynq_i/led_fade_blink_0/inst/fade_counter_reg[1]/Q
                         net (fo=9, routed)           0.305     2.849    zynq_i/led_fade_blink_0/inst/fade_counter[1]
    SLICE_X8Y162         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.189     3.038 f  zynq_i/led_fade_blink_0/inst/fade_counter[12]_i_3/O
                         net (fo=6, routed)           0.161     3.199    zynq_i/led_fade_blink_0/inst/fade_counter[12]_i_3_n_0
    SLICE_X9Y162         LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.082     3.281 r  zynq_i/led_fade_blink_0/inst/fade_counter[14]_i_2/O
                         net (fo=3, routed)           0.244     3.525    zynq_i/led_fade_blink_0/inst/fade_counter[14]_i_2_n_0
    SLICE_X8Y163         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.223     3.748 r  zynq_i/led_fade_blink_0/inst/fade_counter[11]_i_1/O
                         net (fo=1, routed)           0.367     4.115    zynq_i/led_fade_blink_0/inst/fade_counter_0[11]
    SLICE_X8Y163         FDCE                                         r  zynq_i/led_fade_blink_0/inst/fade_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    zynq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52, routed)          1.932    12.148    zynq_i/led_fade_blink_0/inst/clk
    SLICE_X8Y163         FDCE                                         r  zynq_i/led_fade_blink_0/inst/fade_counter_reg[11]/C
                         clock pessimism              0.266    12.414    
                         clock uncertainty           -0.130    12.284    
    SLICE_X8Y163         FDCE (Setup_EFF_SLICEM_C_D)
                                                      0.044    12.328    zynq_i/led_fade_blink_0/inst/fade_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         12.328    
                         arrival time                          -4.115    
  -------------------------------------------------------------------
                         slack                                  8.212    

Slack (MET) :             8.222ns  (required time - arrival time)
  Source:                 zynq_i/led_fade_blink_0/inst/fade_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/led_fade_blink_0/inst/duty_cycle_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.507ns  (logic 0.532ns (35.314%)  route 0.975ns (64.686%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.137ns = ( 12.137 - 10.000 ) 
    Source Clock Delay      (SCD):    2.426ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.159ns (routing 1.045ns, distribution 1.114ns)
  Clock Net Delay (Destination): 1.921ns (routing 0.955ns, distribution 0.966ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    zynq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52, routed)          2.159     2.426    zynq_i/led_fade_blink_0/inst/clk
    SLICE_X8Y163         FDCE                                         r  zynq_i/led_fade_blink_0/inst/fade_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y163         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     2.544 f  zynq_i/led_fade_blink_0/inst/fade_counter_reg[1]/Q
                         net (fo=9, routed)           0.306     2.850    zynq_i/led_fade_blink_0/inst/fade_counter[1]
    SLICE_X8Y163         LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.220     3.070 f  zynq_i/led_fade_blink_0/inst/fade_counter[4]_i_4/O
                         net (fo=1, routed)           0.265     3.335    zynq_i/led_fade_blink_0/inst/fade_counter[4]_i_4_n_0
    SLICE_X8Y163         LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.138     3.473 f  zynq_i/led_fade_blink_0/inst/fade_counter[4]_i_2/O
                         net (fo=3, routed)           0.231     3.704    zynq_i/led_fade_blink_0/inst/fade_counter[4]_i_2_n_0
    SLICE_X8Y158         LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.056     3.760 r  zynq_i/led_fade_blink_0/inst/duty_cycle[7]_i_1/O
                         net (fo=8, routed)           0.172     3.932    zynq_i/led_fade_blink_0/inst/duty_cycle
    SLICE_X8Y158         FDCE                                         r  zynq_i/led_fade_blink_0/inst/duty_cycle_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    zynq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52, routed)          1.921    12.137    zynq_i/led_fade_blink_0/inst/clk
    SLICE_X8Y158         FDCE                                         r  zynq_i/led_fade_blink_0/inst/duty_cycle_reg[0]/C
                         clock pessimism              0.228    12.365    
                         clock uncertainty           -0.130    12.235    
    SLICE_X8Y158         FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.081    12.154    zynq_i/led_fade_blink_0/inst/duty_cycle_reg[0]
  -------------------------------------------------------------------
                         required time                         12.154    
                         arrival time                          -3.932    
  -------------------------------------------------------------------
                         slack                                  8.222    

Slack (MET) :             8.279ns  (required time - arrival time)
  Source:                 zynq_i/led_fade_blink_0/inst/fade_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/led_fade_blink_0/inst/fade_up_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.576ns  (logic 0.630ns (39.985%)  route 0.946ns (60.015%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.137ns = ( 12.137 - 10.000 ) 
    Source Clock Delay      (SCD):    2.426ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.159ns (routing 1.045ns, distribution 1.114ns)
  Clock Net Delay (Destination): 1.921ns (routing 0.955ns, distribution 0.966ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    zynq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52, routed)          2.159     2.426    zynq_i/led_fade_blink_0/inst/clk
    SLICE_X8Y163         FDCE                                         r  zynq_i/led_fade_blink_0/inst/fade_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y163         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     2.544 r  zynq_i/led_fade_blink_0/inst/fade_counter_reg[1]/Q
                         net (fo=9, routed)           0.306     2.850    zynq_i/led_fade_blink_0/inst/fade_counter[1]
    SLICE_X8Y163         LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.220     3.070 r  zynq_i/led_fade_blink_0/inst/fade_counter[4]_i_4/O
                         net (fo=1, routed)           0.265     3.335    zynq_i/led_fade_blink_0/inst/fade_counter[4]_i_4_n_0
    SLICE_X8Y163         LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.138     3.473 r  zynq_i/led_fade_blink_0/inst/fade_counter[4]_i_2/O
                         net (fo=3, routed)           0.335     3.808    zynq_i/led_fade_blink_0/inst/fade_counter[4]_i_2_n_0
    SLICE_X8Y158         LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.154     3.962 r  zynq_i/led_fade_blink_0/inst/fade_up_i_1/O
                         net (fo=1, routed)           0.039     4.001    zynq_i/led_fade_blink_0/inst/fade_up_i_1_n_0
    SLICE_X8Y158         FDPE                                         r  zynq_i/led_fade_blink_0/inst/fade_up_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    zynq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52, routed)          1.921    12.137    zynq_i/led_fade_blink_0/inst/clk
    SLICE_X8Y158         FDPE                                         r  zynq_i/led_fade_blink_0/inst/fade_up_reg/C
                         clock pessimism              0.228    12.365    
                         clock uncertainty           -0.130    12.235    
    SLICE_X8Y158         FDPE (Setup_CFF2_SLICEM_C_D)
                                                      0.045    12.280    zynq_i/led_fade_blink_0/inst/fade_up_reg
  -------------------------------------------------------------------
                         required time                         12.280    
                         arrival time                          -4.001    
  -------------------------------------------------------------------
                         slack                                  8.279    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 zynq_i/led_fade_blink_0/inst/blink_counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/led_fade_blink_0/inst/blink_counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.113%)  route 0.128ns (43.888%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    2.129ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Net Delay (Source):      1.913ns (routing 0.955ns, distribution 0.958ns)
  Clock Net Delay (Destination): 2.149ns (routing 1.045ns, distribution 1.104ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    zynq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52, routed)          1.913     2.129    zynq_i/led_fade_blink_0/inst/clk
    SLICE_X9Y160         FDCE                                         r  zynq_i/led_fade_blink_0/inst/blink_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y160         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.112     2.241 f  zynq_i/led_fade_blink_0/inst/blink_counter_reg[23]/Q
                         net (fo=27, routed)          0.090     2.331    zynq_i/led_fade_blink_0/inst/blink_counter[23]
    SLICE_X10Y160        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.052     2.383 r  zynq_i/led_fade_blink_0/inst/blink_counter[21]_i_1/O
                         net (fo=1, routed)           0.038     2.421    zynq_i/led_fade_blink_0/inst/p_0_in[21]
    SLICE_X10Y160        FDCE                                         r  zynq_i/led_fade_blink_0/inst/blink_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    zynq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52, routed)          2.149     2.416    zynq_i/led_fade_blink_0/inst/clk
    SLICE_X10Y160        FDCE                                         r  zynq_i/led_fade_blink_0/inst/blink_counter_reg[21]/C
                         clock pessimism             -0.176     2.240    
    SLICE_X10Y160        FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.101     2.341    zynq_i/led_fade_blink_0/inst/blink_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.341    
                         arrival time                           2.421    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 zynq_i/led_fade_blink_0/inst/fade_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/led_fade_blink_0/inst/fade_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.105ns (70.404%)  route 0.044ns (29.596%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.468ns
    Source Clock Delay      (SCD):    1.321ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      1.170ns (routing 0.572ns, distribution 0.598ns)
  Clock Net Delay (Destination): 1.281ns (routing 0.623ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zynq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52, routed)          1.170     1.321    zynq_i/led_fade_blink_0/inst/clk
    SLICE_X9Y161         FDCE                                         r  zynq_i/led_fade_blink_0/inst/fade_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y161         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.405 r  zynq_i/led_fade_blink_0/inst/fade_counter_reg[4]/Q
                         net (fo=10, routed)          0.025     1.430    zynq_i/led_fade_blink_0/inst/fade_counter[4]
    SLICE_X9Y161         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.021     1.451 r  zynq_i/led_fade_blink_0/inst/fade_counter[4]_i_1/O
                         net (fo=1, routed)           0.019     1.470    zynq_i/led_fade_blink_0/inst/fade_counter_0[4]
    SLICE_X9Y161         FDCE                                         r  zynq_i/led_fade_blink_0/inst/fade_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    zynq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52, routed)          1.281     1.468    zynq_i/led_fade_blink_0/inst/clk
    SLICE_X9Y161         FDCE                                         r  zynq_i/led_fade_blink_0/inst/fade_counter_reg[4]/C
                         clock pessimism             -0.142     1.327    
    SLICE_X9Y161         FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.044     1.371    zynq_i/led_fade_blink_0/inst/fade_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.371    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 zynq_i/led_fade_blink_0/inst/blink_counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/led_fade_blink_0/inst/blink_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.145ns (46.800%)  route 0.165ns (53.200%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    2.129ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Net Delay (Source):      1.913ns (routing 0.955ns, distribution 0.958ns)
  Clock Net Delay (Destination): 2.147ns (routing 1.045ns, distribution 1.102ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    zynq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52, routed)          1.913     2.129    zynq_i/led_fade_blink_0/inst/clk
    SLICE_X9Y160         FDCE                                         r  zynq_i/led_fade_blink_0/inst/blink_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y160         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.112     2.241 f  zynq_i/led_fade_blink_0/inst/blink_counter_reg[23]/Q
                         net (fo=27, routed)          0.127     2.368    zynq_i/led_fade_blink_0/inst/blink_counter[23]
    SLICE_X10Y160        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.033     2.401 r  zynq_i/led_fade_blink_0/inst/blink_counter[18]_i_1/O
                         net (fo=1, routed)           0.038     2.439    zynq_i/led_fade_blink_0/inst/p_0_in[18]
    SLICE_X10Y160        FDCE                                         r  zynq_i/led_fade_blink_0/inst/blink_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    zynq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52, routed)          2.147     2.414    zynq_i/led_fade_blink_0/inst/clk
    SLICE_X10Y160        FDCE                                         r  zynq_i/led_fade_blink_0/inst/blink_counter_reg[18]/C
                         clock pessimism             -0.176     2.238    
    SLICE_X10Y160        FDCE (Hold_GFF_SLICEM_C_D)
                                                      0.100     2.338    zynq_i/led_fade_blink_0/inst/blink_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.338    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 zynq_i/led_fade_blink_0/inst/fade_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/led_fade_blink_0/inst/fade_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.105ns (68.795%)  route 0.048ns (31.205%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.469ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      1.171ns (routing 0.572ns, distribution 0.599ns)
  Clock Net Delay (Destination): 1.282ns (routing 0.623ns, distribution 0.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zynq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52, routed)          1.171     1.322    zynq_i/led_fade_blink_0/inst/clk
    SLICE_X9Y162         FDCE                                         r  zynq_i/led_fade_blink_0/inst/fade_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y162         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.406 r  zynq_i/led_fade_blink_0/inst/fade_counter_reg[10]/Q
                         net (fo=7, routed)           0.029     1.434    zynq_i/led_fade_blink_0/inst/fade_counter[10]
    SLICE_X9Y162         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.021     1.455 r  zynq_i/led_fade_blink_0/inst/fade_counter[10]_i_1/O
                         net (fo=1, routed)           0.019     1.474    zynq_i/led_fade_blink_0/inst/fade_counter_0[10]
    SLICE_X9Y162         FDCE                                         r  zynq_i/led_fade_blink_0/inst/fade_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    zynq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52, routed)          1.282     1.469    zynq_i/led_fade_blink_0/inst/clk
    SLICE_X9Y162         FDCE                                         r  zynq_i/led_fade_blink_0/inst/fade_counter_reg[10]/C
                         clock pessimism             -0.142     1.328    
    SLICE_X9Y162         FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.044     1.372    zynq_i/led_fade_blink_0/inst/fade_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.372    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 zynq_i/led_fade_blink_0/inst/blink_counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/led_fade_blink_0/inst/blink_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.147ns (46.841%)  route 0.167ns (53.159%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    2.129ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Net Delay (Source):      1.913ns (routing 0.955ns, distribution 0.958ns)
  Clock Net Delay (Destination): 2.147ns (routing 1.045ns, distribution 1.102ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    zynq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52, routed)          1.913     2.129    zynq_i/led_fade_blink_0/inst/clk
    SLICE_X9Y160         FDCE                                         r  zynq_i/led_fade_blink_0/inst/blink_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y160         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.112     2.241 f  zynq_i/led_fade_blink_0/inst/blink_counter_reg[23]/Q
                         net (fo=27, routed)          0.129     2.370    zynq_i/led_fade_blink_0/inst/blink_counter[23]
    SLICE_X10Y160        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.035     2.405 r  zynq_i/led_fade_blink_0/inst/blink_counter[17]_i_1/O
                         net (fo=1, routed)           0.038     2.443    zynq_i/led_fade_blink_0/inst/p_0_in[17]
    SLICE_X10Y160        FDCE                                         r  zynq_i/led_fade_blink_0/inst/blink_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    zynq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52, routed)          2.147     2.414    zynq_i/led_fade_blink_0/inst/clk
    SLICE_X10Y160        FDCE                                         r  zynq_i/led_fade_blink_0/inst/blink_counter_reg[17]/C
                         clock pessimism             -0.176     2.238    
    SLICE_X10Y160        FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.101     2.339    zynq_i/led_fade_blink_0/inst/blink_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.339    
                         arrival time                           2.443    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 zynq_i/led_fade_blink_0/inst/fade_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/led_fade_blink_0/inst/fade_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.105ns (68.347%)  route 0.049ns (31.653%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.471ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      1.173ns (routing 0.572ns, distribution 0.601ns)
  Clock Net Delay (Destination): 1.284ns (routing 0.623ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zynq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52, routed)          1.173     1.324    zynq_i/led_fade_blink_0/inst/clk
    SLICE_X9Y163         FDCE                                         r  zynq_i/led_fade_blink_0/inst/fade_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y163         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     1.408 r  zynq_i/led_fade_blink_0/inst/fade_counter_reg[15]/Q
                         net (fo=3, routed)           0.030     1.438    zynq_i/led_fade_blink_0/inst/fade_counter[15]
    SLICE_X9Y163         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.021     1.459 r  zynq_i/led_fade_blink_0/inst/fade_counter[15]_i_1/O
                         net (fo=1, routed)           0.019     1.478    zynq_i/led_fade_blink_0/inst/fade_counter_0[15]
    SLICE_X9Y163         FDCE                                         r  zynq_i/led_fade_blink_0/inst/fade_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    zynq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52, routed)          1.284     1.471    zynq_i/led_fade_blink_0/inst/clk
    SLICE_X9Y163         FDCE                                         r  zynq_i/led_fade_blink_0/inst/fade_counter_reg[15]/C
                         clock pessimism             -0.142     1.329    
    SLICE_X9Y163         FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.044     1.373    zynq_i/led_fade_blink_0/inst/fade_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.373    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 zynq_i/led_fade_blink_0/inst/fade_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/led_fade_blink_0/inst/fade_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.105ns (68.194%)  route 0.049ns (31.806%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.465ns
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      1.169ns (routing 0.572ns, distribution 0.597ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.623ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zynq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52, routed)          1.169     1.320    zynq_i/led_fade_blink_0/inst/clk
    SLICE_X9Y162         FDCE                                         r  zynq_i/led_fade_blink_0/inst/fade_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y162         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     1.404 r  zynq_i/led_fade_blink_0/inst/fade_counter_reg[6]/Q
                         net (fo=8, routed)           0.030     1.433    zynq_i/led_fade_blink_0/inst/fade_counter[6]
    SLICE_X9Y162         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.021     1.454 r  zynq_i/led_fade_blink_0/inst/fade_counter[6]_i_1/O
                         net (fo=1, routed)           0.019     1.473    zynq_i/led_fade_blink_0/inst/fade_counter_0[6]
    SLICE_X9Y162         FDCE                                         r  zynq_i/led_fade_blink_0/inst/fade_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    zynq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52, routed)          1.278     1.465    zynq_i/led_fade_blink_0/inst/clk
    SLICE_X9Y162         FDCE                                         r  zynq_i/led_fade_blink_0/inst/fade_counter_reg[6]/C
                         clock pessimism             -0.141     1.325    
    SLICE_X9Y162         FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.044     1.369    zynq_i/led_fade_blink_0/inst/fade_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.473    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 zynq_i/led_fade_blink_0/inst/blink_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/led_fade_blink_0/inst/blink_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.105ns (67.909%)  route 0.050ns (32.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.459ns
    Source Clock Delay      (SCD):    1.314ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      1.163ns (routing 0.572ns, distribution 0.591ns)
  Clock Net Delay (Destination): 1.272ns (routing 0.623ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zynq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52, routed)          1.163     1.314    zynq_i/led_fade_blink_0/inst/clk
    SLICE_X9Y160         FDCE                                         r  zynq_i/led_fade_blink_0/inst/blink_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y160         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     1.398 f  zynq_i/led_fade_blink_0/inst/blink_counter_reg[20]/Q
                         net (fo=27, routed)          0.032     1.430    zynq_i/led_fade_blink_0/inst/blink_counter[20]
    SLICE_X9Y160         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.021     1.451 r  zynq_i/led_fade_blink_0/inst/blink_counter[13]_i_1/O
                         net (fo=1, routed)           0.018     1.469    zynq_i/led_fade_blink_0/inst/p_0_in[13]
    SLICE_X9Y160         FDCE                                         r  zynq_i/led_fade_blink_0/inst/blink_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    zynq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52, routed)          1.272     1.459    zynq_i/led_fade_blink_0/inst/clk
    SLICE_X9Y160         FDCE                                         r  zynq_i/led_fade_blink_0/inst/blink_counter_reg[13]/C
                         clock pessimism             -0.140     1.319    
    SLICE_X9Y160         FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.044     1.363    zynq_i/led_fade_blink_0/inst/blink_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 zynq_i/led_fade_blink_0/inst/blink_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/led_fade_blink_0/inst/blink_counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.105ns (67.473%)  route 0.051ns (32.527%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.459ns
    Source Clock Delay      (SCD):    1.314ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      1.163ns (routing 0.572ns, distribution 0.591ns)
  Clock Net Delay (Destination): 1.272ns (routing 0.623ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zynq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52, routed)          1.163     1.314    zynq_i/led_fade_blink_0/inst/clk
    SLICE_X9Y160         FDCE                                         r  zynq_i/led_fade_blink_0/inst/blink_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y160         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     1.398 f  zynq_i/led_fade_blink_0/inst/blink_counter_reg[20]/Q
                         net (fo=27, routed)          0.032     1.430    zynq_i/led_fade_blink_0/inst/blink_counter[20]
    SLICE_X9Y160         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.021     1.451 r  zynq_i/led_fade_blink_0/inst/blink_counter[20]_i_1/O
                         net (fo=1, routed)           0.019     1.470    zynq_i/led_fade_blink_0/inst/p_0_in[20]
    SLICE_X9Y160         FDCE                                         r  zynq_i/led_fade_blink_0/inst/blink_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    zynq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52, routed)          1.272     1.459    zynq_i/led_fade_blink_0/inst/clk
    SLICE_X9Y160         FDCE                                         r  zynq_i/led_fade_blink_0/inst/blink_counter_reg[20]/C
                         clock pessimism             -0.140     1.319    
    SLICE_X9Y160         FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.044     1.363    zynq_i/led_fade_blink_0/inst/blink_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 zynq_i/led_fade_blink_0/inst/fade_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_i/led_fade_blink_0/inst/fade_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.121ns (74.506%)  route 0.041ns (25.494%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.464ns
    Source Clock Delay      (SCD):    1.319ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      1.168ns (routing 0.572ns, distribution 0.596ns)
  Clock Net Delay (Destination): 1.277ns (routing 0.623ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zynq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52, routed)          1.168     1.319    zynq_i/led_fade_blink_0/inst/clk
    SLICE_X9Y161         FDCE                                         r  zynq_i/led_fade_blink_0/inst/fade_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y161         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.403 r  zynq_i/led_fade_blink_0/inst/fade_counter_reg[0]/Q
                         net (fo=10, routed)          0.034     1.437    zynq_i/led_fade_blink_0/inst/fade_counter[0]
    SLICE_X9Y161         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.037     1.474 r  zynq_i/led_fade_blink_0/inst/fade_counter[2]_i_1/O
                         net (fo=1, routed)           0.007     1.481    zynq_i/led_fade_blink_0/inst/fade_counter_0[2]
    SLICE_X9Y161         FDCE                                         r  zynq_i/led_fade_blink_0/inst/fade_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    zynq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52, routed)          1.277     1.464    zynq_i/led_fade_blink_0/inst/clk
    SLICE_X9Y161         FDCE                                         r  zynq_i/led_fade_blink_0/inst/fade_counter_reg[2]/C
                         clock pessimism             -0.141     1.324    
    SLICE_X9Y161         FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.045     1.369    zynq_i/led_fade_blink_0/inst/fade_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.481    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PS8/MAXIGP0ACLK  n/a            3.000         10.000      7.000      PS8_X0Y0       zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/MAXIGP1ACLK  n/a            3.000         10.000      7.000      PS8_X0Y0       zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Min Period        n/a     FDCE/C           n/a            0.550         10.000      9.450      SLICE_X9Y156   zynq_i/led_fade_blink_0/inst/blink_counter_reg[0]/C
Min Period        n/a     FDCE/C           n/a            0.550         10.000      9.450      SLICE_X9Y157   zynq_i/led_fade_blink_0/inst/blink_counter_reg[10]/C
Min Period        n/a     FDCE/C           n/a            0.550         10.000      9.450      SLICE_X9Y157   zynq_i/led_fade_blink_0/inst/blink_counter_reg[11]/C
Min Period        n/a     FDCE/C           n/a            0.550         10.000      9.450      SLICE_X9Y157   zynq_i/led_fade_blink_0/inst/blink_counter_reg[12]/C
Min Period        n/a     FDCE/C           n/a            0.550         10.000      9.450      SLICE_X9Y160   zynq_i/led_fade_blink_0/inst/blink_counter_reg[13]/C
Min Period        n/a     FDCE/C           n/a            0.550         10.000      9.450      SLICE_X10Y156  zynq_i/led_fade_blink_0/inst/blink_counter_reg[14]/C
Min Period        n/a     FDCE/C           n/a            0.550         10.000      9.450      SLICE_X10Y160  zynq_i/led_fade_blink_0/inst/blink_counter_reg[15]/C
Min Period        n/a     FDCE/C           n/a            0.550         10.000      9.450      SLICE_X10Y160  zynq_i/led_fade_blink_0/inst/blink_counter_reg[16]/C
Low Pulse Width   Slow    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/MAXIGP1ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Fast    PS8/MAXIGP1ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Slow    FDCE/C           n/a            0.275         5.000       4.725      SLICE_X9Y156   zynq_i/led_fade_blink_0/inst/blink_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C           n/a            0.275         5.000       4.725      SLICE_X9Y156   zynq_i/led_fade_blink_0/inst/blink_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C           n/a            0.275         5.000       4.725      SLICE_X9Y157   zynq_i/led_fade_blink_0/inst/blink_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C           n/a            0.275         5.000       4.725      SLICE_X9Y157   zynq_i/led_fade_blink_0/inst/blink_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C           n/a            0.275         5.000       4.725      SLICE_X9Y157   zynq_i/led_fade_blink_0/inst/blink_counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C           n/a            0.275         5.000       4.725      SLICE_X9Y157   zynq_i/led_fade_blink_0/inst/blink_counter_reg[11]/C
High Pulse Width  Slow    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/MAXIGP1ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Fast    PS8/MAXIGP1ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Slow    FDCE/C           n/a            0.275         5.000       4.725      SLICE_X9Y156   zynq_i/led_fade_blink_0/inst/blink_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C           n/a            0.275         5.000       4.725      SLICE_X9Y156   zynq_i/led_fade_blink_0/inst/blink_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C           n/a            0.275         5.000       4.725      SLICE_X9Y157   zynq_i/led_fade_blink_0/inst/blink_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C           n/a            0.275         5.000       4.725      SLICE_X9Y157   zynq_i/led_fade_blink_0/inst/blink_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C           n/a            0.275         5.000       4.725      SLICE_X9Y157   zynq_i/led_fade_blink_0/inst/blink_counter_reg[11]/C
High Pulse Width  Fast    FDCE/C           n/a            0.275         5.000       4.725      SLICE_X9Y157   zynq_i/led_fade_blink_0/inst/blink_counter_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_i/led_fade_blink_0/inst/led_pwm_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pin
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.819ns  (logic 3.298ns (68.440%)  route 1.521ns (31.560%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.119ns (routing 1.045ns, distribution 1.074ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    zynq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52, routed)          2.119     2.386    zynq_i/led_fade_blink_0/inst/clk
    SLICE_X9Y159         FDCE                                         r  zynq_i/led_fade_blink_0/inst/led_pwm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y159         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.500 r  zynq_i/led_fade_blink_0/inst/led_pwm_reg/Q
                         net (fo=1, routed)           1.521     4.021    led_pin_OBUF
    AC13                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      3.184     7.205 r  led_pin_OBUF_inst/O
                         net (fo=0)                   0.000     7.205    led_pin
    AC13                                                              r  led_pin (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_i/led_fade_blink_0/inst/led_pwm_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pin
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.332ns  (logic 1.796ns (77.020%)  route 0.536ns (22.980%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.162ns (routing 0.572ns, distribution 0.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zynq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52, routed)          1.162     1.313    zynq_i/led_fade_blink_0/inst/clk
    SLICE_X9Y159         FDCE                                         r  zynq_i/led_fade_blink_0/inst/led_pwm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y159         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.397 r  zynq_i/led_fade_blink_0/inst/led_pwm_reg/Q
                         net (fo=1, routed)           0.536     1.933    led_pin_OBUF
    AC13                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.712     3.645 r  led_pin_OBUF_inst/O
                         net (fo=0)                   0.000     3.645    led_pin
    AC13                                                              r  led_pin (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay            50 Endpoints
Min Delay            50 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            zynq_i/led_fade_blink_0/inst/duty_cycle_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.716ns  (logic 0.000ns (0.000%)  route 1.716ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.932ns (routing 0.955ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=50, routed)          1.716     1.716    zynq_i/led_fade_blink_0/inst/rst
    SLICE_X8Y157         FDCE                                         f  zynq_i/led_fade_blink_0/inst/duty_cycle_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    zynq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52, routed)          1.932     2.148    zynq_i/led_fade_blink_0/inst/clk
    SLICE_X8Y157         FDCE                                         r  zynq_i/led_fade_blink_0/inst/duty_cycle_reg[1]/C

Slack:                    inf
  Source:                 zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            zynq_i/led_fade_blink_0/inst/duty_cycle_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.716ns  (logic 0.000ns (0.000%)  route 1.716ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.932ns (routing 0.955ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=50, routed)          1.716     1.716    zynq_i/led_fade_blink_0/inst/rst
    SLICE_X8Y157         FDCE                                         f  zynq_i/led_fade_blink_0/inst/duty_cycle_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    zynq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52, routed)          1.932     2.148    zynq_i/led_fade_blink_0/inst/clk
    SLICE_X8Y157         FDCE                                         r  zynq_i/led_fade_blink_0/inst/duty_cycle_reg[2]/C

Slack:                    inf
  Source:                 zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            zynq_i/led_fade_blink_0/inst/duty_cycle_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.716ns  (logic 0.000ns (0.000%)  route 1.716ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.932ns (routing 0.955ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=50, routed)          1.716     1.716    zynq_i/led_fade_blink_0/inst/rst
    SLICE_X8Y157         FDCE                                         f  zynq_i/led_fade_blink_0/inst/duty_cycle_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    zynq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52, routed)          1.932     2.148    zynq_i/led_fade_blink_0/inst/clk
    SLICE_X8Y157         FDCE                                         r  zynq_i/led_fade_blink_0/inst/duty_cycle_reg[3]/C

Slack:                    inf
  Source:                 zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            zynq_i/led_fade_blink_0/inst/duty_cycle_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.716ns  (logic 0.000ns (0.000%)  route 1.716ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.932ns (routing 0.955ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=50, routed)          1.716     1.716    zynq_i/led_fade_blink_0/inst/rst
    SLICE_X8Y157         FDCE                                         f  zynq_i/led_fade_blink_0/inst/duty_cycle_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    zynq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52, routed)          1.932     2.148    zynq_i/led_fade_blink_0/inst/clk
    SLICE_X8Y157         FDCE                                         r  zynq_i/led_fade_blink_0/inst/duty_cycle_reg[4]/C

Slack:                    inf
  Source:                 zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            zynq_i/led_fade_blink_0/inst/duty_cycle_reg[5]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.713ns  (logic 0.000ns (0.000%)  route 1.713ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.932ns (routing 0.955ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=50, routed)          1.713     1.713    zynq_i/led_fade_blink_0/inst/rst
    SLICE_X8Y157         FDCE                                         f  zynq_i/led_fade_blink_0/inst/duty_cycle_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    zynq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52, routed)          1.932     2.148    zynq_i/led_fade_blink_0/inst/clk
    SLICE_X8Y157         FDCE                                         r  zynq_i/led_fade_blink_0/inst/duty_cycle_reg[5]/C

Slack:                    inf
  Source:                 zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            zynq_i/led_fade_blink_0/inst/duty_cycle_reg[6]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.713ns  (logic 0.000ns (0.000%)  route 1.713ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.932ns (routing 0.955ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=50, routed)          1.713     1.713    zynq_i/led_fade_blink_0/inst/rst
    SLICE_X8Y157         FDCE                                         f  zynq_i/led_fade_blink_0/inst/duty_cycle_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    zynq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52, routed)          1.932     2.148    zynq_i/led_fade_blink_0/inst/clk
    SLICE_X8Y157         FDCE                                         r  zynq_i/led_fade_blink_0/inst/duty_cycle_reg[6]/C

Slack:                    inf
  Source:                 zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            zynq_i/led_fade_blink_0/inst/duty_cycle_reg[7]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.713ns  (logic 0.000ns (0.000%)  route 1.713ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.932ns (routing 0.955ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=50, routed)          1.713     1.713    zynq_i/led_fade_blink_0/inst/rst
    SLICE_X8Y157         FDPE                                         f  zynq_i/led_fade_blink_0/inst/duty_cycle_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    zynq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52, routed)          1.932     2.148    zynq_i/led_fade_blink_0/inst/clk
    SLICE_X8Y157         FDPE                                         r  zynq_i/led_fade_blink_0/inst/duty_cycle_reg[7]/C

Slack:                    inf
  Source:                 zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            zynq_i/led_fade_blink_0/inst/blink_counter_reg[10]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.698ns  (logic 0.000ns (0.000%)  route 1.698ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.931ns (routing 0.955ns, distribution 0.976ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=50, routed)          1.698     1.698    zynq_i/led_fade_blink_0/inst/rst
    SLICE_X9Y157         FDCE                                         f  zynq_i/led_fade_blink_0/inst/blink_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    zynq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52, routed)          1.931     2.147    zynq_i/led_fade_blink_0/inst/clk
    SLICE_X9Y157         FDCE                                         r  zynq_i/led_fade_blink_0/inst/blink_counter_reg[10]/C

Slack:                    inf
  Source:                 zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            zynq_i/led_fade_blink_0/inst/blink_counter_reg[11]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.698ns  (logic 0.000ns (0.000%)  route 1.698ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.931ns (routing 0.955ns, distribution 0.976ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=50, routed)          1.698     1.698    zynq_i/led_fade_blink_0/inst/rst
    SLICE_X9Y157         FDCE                                         f  zynq_i/led_fade_blink_0/inst/blink_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    zynq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52, routed)          1.931     2.147    zynq_i/led_fade_blink_0/inst/clk
    SLICE_X9Y157         FDCE                                         r  zynq_i/led_fade_blink_0/inst/blink_counter_reg[11]/C

Slack:                    inf
  Source:                 zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            zynq_i/led_fade_blink_0/inst/blink_counter_reg[12]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.698ns  (logic 0.000ns (0.000%)  route 1.698ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.931ns (routing 0.955ns, distribution 0.976ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=50, routed)          1.698     1.698    zynq_i/led_fade_blink_0/inst/rst
    SLICE_X9Y157         FDCE                                         f  zynq_i/led_fade_blink_0/inst/blink_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    zynq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52, routed)          1.931     2.147    zynq_i/led_fade_blink_0/inst/clk
    SLICE_X9Y157         FDCE                                         r  zynq_i/led_fade_blink_0/inst/blink_counter_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            zynq_i/led_fade_blink_0/inst/fade_counter_reg[10]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.503ns  (logic 0.000ns (0.000%)  route 0.503ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.282ns (routing 0.623ns, distribution 0.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=50, routed)          0.503     0.503    zynq_i/led_fade_blink_0/inst/rst
    SLICE_X9Y162         FDCE                                         f  zynq_i/led_fade_blink_0/inst/fade_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    zynq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52, routed)          1.282     1.469    zynq_i/led_fade_blink_0/inst/clk
    SLICE_X9Y162         FDCE                                         r  zynq_i/led_fade_blink_0/inst/fade_counter_reg[10]/C

Slack:                    inf
  Source:                 zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            zynq_i/led_fade_blink_0/inst/fade_counter_reg[6]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.503ns  (logic 0.000ns (0.000%)  route 0.503ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.278ns (routing 0.623ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=50, routed)          0.503     0.503    zynq_i/led_fade_blink_0/inst/rst
    SLICE_X9Y162         FDCE                                         f  zynq_i/led_fade_blink_0/inst/fade_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    zynq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52, routed)          1.278     1.465    zynq_i/led_fade_blink_0/inst/clk
    SLICE_X9Y162         FDCE                                         r  zynq_i/led_fade_blink_0/inst/fade_counter_reg[6]/C

Slack:                    inf
  Source:                 zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            zynq_i/led_fade_blink_0/inst/fade_counter_reg[7]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.503ns  (logic 0.000ns (0.000%)  route 0.503ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.278ns (routing 0.623ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=50, routed)          0.503     0.503    zynq_i/led_fade_blink_0/inst/rst
    SLICE_X9Y162         FDCE                                         f  zynq_i/led_fade_blink_0/inst/fade_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    zynq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52, routed)          1.278     1.465    zynq_i/led_fade_blink_0/inst/clk
    SLICE_X9Y162         FDCE                                         r  zynq_i/led_fade_blink_0/inst/fade_counter_reg[7]/C

Slack:                    inf
  Source:                 zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            zynq_i/led_fade_blink_0/inst/fade_counter_reg[8]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.503ns  (logic 0.000ns (0.000%)  route 0.503ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.282ns (routing 0.623ns, distribution 0.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=50, routed)          0.503     0.503    zynq_i/led_fade_blink_0/inst/rst
    SLICE_X9Y162         FDCE                                         f  zynq_i/led_fade_blink_0/inst/fade_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    zynq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52, routed)          1.282     1.469    zynq_i/led_fade_blink_0/inst/clk
    SLICE_X9Y162         FDCE                                         r  zynq_i/led_fade_blink_0/inst/fade_counter_reg[8]/C

Slack:                    inf
  Source:                 zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            zynq_i/led_fade_blink_0/inst/fade_counter_reg[9]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.503ns  (logic 0.000ns (0.000%)  route 0.503ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.282ns (routing 0.623ns, distribution 0.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=50, routed)          0.503     0.503    zynq_i/led_fade_blink_0/inst/rst
    SLICE_X9Y162         FDCE                                         f  zynq_i/led_fade_blink_0/inst/fade_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    zynq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52, routed)          1.282     1.469    zynq_i/led_fade_blink_0/inst/clk
    SLICE_X9Y162         FDCE                                         r  zynq_i/led_fade_blink_0/inst/fade_counter_reg[9]/C

Slack:                    inf
  Source:                 zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            zynq_i/led_fade_blink_0/inst/fade_counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.521ns  (logic 0.000ns (0.000%)  route 0.521ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.277ns (routing 0.623ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=50, routed)          0.521     0.521    zynq_i/led_fade_blink_0/inst/rst
    SLICE_X9Y161         FDCE                                         f  zynq_i/led_fade_blink_0/inst/fade_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    zynq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52, routed)          1.277     1.464    zynq_i/led_fade_blink_0/inst/clk
    SLICE_X9Y161         FDCE                                         r  zynq_i/led_fade_blink_0/inst/fade_counter_reg[0]/C

Slack:                    inf
  Source:                 zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            zynq_i/led_fade_blink_0/inst/fade_counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.521ns  (logic 0.000ns (0.000%)  route 0.521ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.277ns (routing 0.623ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=50, routed)          0.521     0.521    zynq_i/led_fade_blink_0/inst/rst
    SLICE_X9Y161         FDCE                                         f  zynq_i/led_fade_blink_0/inst/fade_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    zynq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52, routed)          1.277     1.464    zynq_i/led_fade_blink_0/inst/clk
    SLICE_X9Y161         FDCE                                         r  zynq_i/led_fade_blink_0/inst/fade_counter_reg[2]/C

Slack:                    inf
  Source:                 zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            zynq_i/led_fade_blink_0/inst/fade_counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.521ns  (logic 0.000ns (0.000%)  route 0.521ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.277ns (routing 0.623ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=50, routed)          0.521     0.521    zynq_i/led_fade_blink_0/inst/rst
    SLICE_X9Y161         FDCE                                         f  zynq_i/led_fade_blink_0/inst/fade_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    zynq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52, routed)          1.277     1.464    zynq_i/led_fade_blink_0/inst/clk
    SLICE_X9Y161         FDCE                                         r  zynq_i/led_fade_blink_0/inst/fade_counter_reg[3]/C

Slack:                    inf
  Source:                 zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            zynq_i/led_fade_blink_0/inst/fade_counter_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.521ns  (logic 0.000ns (0.000%)  route 0.521ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.281ns (routing 0.623ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=50, routed)          0.521     0.521    zynq_i/led_fade_blink_0/inst/rst
    SLICE_X9Y161         FDCE                                         f  zynq_i/led_fade_blink_0/inst/fade_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    zynq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52, routed)          1.281     1.468    zynq_i/led_fade_blink_0/inst/clk
    SLICE_X9Y161         FDCE                                         r  zynq_i/led_fade_blink_0/inst/fade_counter_reg[4]/C

Slack:                    inf
  Source:                 zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            zynq_i/led_fade_blink_0/inst/fade_counter_reg[5]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.521ns  (logic 0.000ns (0.000%)  route 0.521ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.281ns (routing 0.623ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=50, routed)          0.521     0.521    zynq_i/led_fade_blink_0/inst/rst
    SLICE_X9Y161         FDCE                                         f  zynq_i/led_fade_blink_0/inst/fade_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zynq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    zynq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  zynq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=52, routed)          1.281     1.468    zynq_i/led_fade_blink_0/inst/clk
    SLICE_X9Y161         FDCE                                         r  zynq_i/led_fade_blink_0/inst/fade_counter_reg[5]/C





