# timer
A simple timer with prescaler written in Verilog

## Status
Just started. Does not work. **Do. Not. Use.**

## Introduction
This core implements a simple timer with a prescaler. The purpose of the prescaler is to more easily time durations rather than cycles. If for example setting the timer to the clock frequency, the timer can cound seconds.
