(---------------------------------------------------------------------)
(                                                                     )
(    Allegro Netrev Import Logic                                      )
(                                                                     )
(    Drawing          : NixieTubeBoard_v1_1.brd                       )
(    Software Version : 17.2S058                                      )
(    Date/Time        : Wed Feb 19 15:38:33 2020                      )
(                                                                     )
(---------------------------------------------------------------------)


------ Directives ------------

Ripup etch:                  No
Ripup delete first segment:  No
Ripup retain bondwire:       No
Ripup symbols:               Always
Missing symbol has error:    No
DRC update:                  Yes
Schematic directory:         '.'
Design Directory:            'D:/E/Project/CadenceProject/NixieCubeBoard_v1_1/allegro'
Old design name:             'D:/E/Project/CadenceProject/NixieCubeBoard_v1_1/allegro/NixieTubeBoard_v1_1.brd'
New design name:             'D:/E/Project/CadenceProject/NixieCubeBoard_v1_1/allegro/NixieTubeBoard_v1_1.brd'

CmdLine: netrev -$ -i . -t -y 1 -h -q netrev_constraint_report.xml D:/E/Project/CadenceProject/NixieCubeBoard_v1_1/allegro/#Taaaalh02500.tmp

------ Preparing to read pst files ------

Starting to read ./pstchip.dat 
   Finished reading ./pstchip.dat (00:00:00.04)
Starting to read ./pstxprt.dat 
   Finished reading ./pstxprt.dat (00:00:00.00)
Starting to read ./pstxnet.dat 
   Finished reading ./pstxnet.dat (00:00:00.00)

------ Oversights/Warnings/Errors ------


------ Library Paths ------
MODULEPATH =  . 
           D:/E/PROFESSIONAL/Cadence/Cadence_SPB_17.2-2016/share/local/pcb/modules 
           D:/E/Project/CadenceProject/STM32Mini/PCBPakages/ 

PSMPATH =  D:/E/Project/CadenceProject/Library/ 
           D:/E/Project/CadenceProject/Library/Pads/Flash/ 
           D:/E/Project/CadenceProject/Library/Pads/Symbols/ 
           D:/E/Project/CadenceProject/Library/PCBPackages/ 
           D:/E/Project/CadenceProject/Library/PCBPackages/9001/ 
           D:/E/Project/CadenceProject/Library/PCBPackages/BATTERY/ 
           D:/E/Project/CadenceProject/Library/PCBPackages/BGA/ 
           D:/E/Project/CadenceProject/Library/PCBPackages/C/ 
           D:/E/Project/CadenceProject/Library/PCBPackages/CONNECTOR/ 
           D:/E/Project/CadenceProject/Library/PCBPackages/D/ 
           D:/E/Project/CadenceProject/Library/PCBPackages/DIP/ 
           D:/E/Project/CadenceProject/Library/PCBPackages/Electron Tube/ 
           D:/E/Project/CadenceProject/Library/PCBPackages/Header&FemaleHeader/1_27/ 
           D:/E/Project/CadenceProject/Library/PCBPackages/Header&FemaleHeader/2_00/ 
           D:/E/Project/CadenceProject/Library/PCBPackages/Header&FemaleHeader/2_54/ 
           D:/E/Project/CadenceProject/Library/PCBPackages/LED/ 
           D:/E/Project/CadenceProject/Library/PCBPackages/LQFP/ 
           D:/E/Project/CadenceProject/Library/PCBPackages/Mechanical/ 
           D:/E/Project/CadenceProject/Library/PCBPackages/OSC/ 
           D:/E/Project/CadenceProject/Library/PCBPackages/R/ 
           D:/E/Project/CadenceProject/Library/PCBPackages/SOIC/ 
           D:/E/Project/CadenceProject/Library/PCBPackages/SOP/ 
           D:/E/Project/CadenceProject/Library/PCBPackages/SOT/ 
           D:/E/Project/CadenceProject/Library/PCBPackages/SWITCH/ 
           D:/E/Project/CadenceProject/Library/PCBPackages/TO/ 
           D:/E/Project/CadenceProject/Library/PCBPackages/TSOP/ 
           D:/E/Project/CadenceProject/Library/PCBPackages/L/ 

PADPATH =  D:/E/Project/CadenceProject/Library/ 
           D:/E/Project/CadenceProject/Library/Pads/ 
           D:/E/Project/CadenceProject/Library/Pads/Pad_LB/ 
           D:/E/Project/CadenceProject/Library/Pads/Flash/ 


------ Summary Statistics ------


netrev run on Feb 19 15:38:33 2020
   DESIGN NAME : 'NIXIECUBEBOARD_V1_1'
   PACKAGING ON Aug  6 2019 19:29:12

   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 24
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON

 No error detected
 No oversight detected
 No warning detected

cpu time      0:03:18
elapsed time  0:00:01

