// Seed: 2991054114
module module_0 (
    input  tri0  id_0,
    output uwire id_1,
    input  wor   id_2,
    input  tri0  id_3,
    input  uwire id_4
);
  reg id_6;
  final begin
    id_1 = id_0;
    id_6 <= 1;
  end
endmodule
module module_1 (
    input  uwire id_0,
    input  uwire id_1,
    output wor   id_2
);
  uwire id_4;
  module_0(
      id_1, id_2, id_0, id_1, id_1
  );
  assign id_2 = 1;
  uwire id_5;
  wor   id_6;
  assign id_2 = id_5;
  wire id_7;
  id_8(
      1, id_4, id_6
  );
  assign id_4 = id_6;
  wire id_9;
  wire id_10;
endmodule
