

================================================================
== Vivado HLS Report for 'main'
================================================================
* Date:           Sun Sep 24 19:15:42 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lab2
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.140|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------+----------+-----+-----+-----+-----+---------+
        |                    |          |  Latency  |  Interval | Pipeline|
        |      Instance      |  Module  | min | max | min | max |   Type  |
        +--------------------+----------+-----+-----+-----+-----+---------+
        |grp_next_set_fu_44  |next_set  |    ?|    ?|    ?|    ?|   none  |
        +--------------------+----------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    7|    7|         1|          -|          -|     7|    no    |
        |- Loop 2  |    ?|    ?|         ?|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     21|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|     280|    431|    -|
|Memory           |        2|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    114|    -|
|Register         |        -|      -|       8|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      0|     288|    566|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      270|    240|  126800|  63400|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+----------+---------+-------+-----+-----+-----+
    |      Instance      |  Module  | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------+----------+---------+-------+-----+-----+-----+
    |grp_next_set_fu_44  |next_set  |        0|      0|  280|  431|    0|
    +--------------------+----------+---------+-------+-----+-----+-----+
    |Total               |          |        0|      0|  280|  431|    0|
    +--------------------+----------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |       Module      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |permutations_U  |main_permutations  |        2|  0|   0|    0|     7|   32|     1|          224|
    +----------------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                   |        2|  0|   0|    0|     7|   32|     1|          224|
    +----------------+-------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |i_fu_61_p2          |     +    |      0|  0|  12|           3|           1|
    |icmp_ln80_fu_55_p2  |   icmp   |      0|  0|   9|           3|           2|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  21|           6|           3|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  27|          5|    1|          5|
    |i_0_i_i_reg_33         |   9|          2|    3|          6|
    |permutations_address0  |  15|          3|    3|          9|
    |permutations_ce0       |  15|          3|    1|          3|
    |permutations_ce1       |   9|          2|    1|          2|
    |permutations_d0        |  15|          3|   32|         96|
    |permutations_we0       |  15|          3|    1|          3|
    |permutations_we1       |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 114|         23|   43|        126|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+---+----+-----+-----------+
    |               Name              | FF| LUT| Bits| Const Bits|
    +---------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                        |  4|   0|    4|          0|
    |grp_next_set_fu_44_ap_start_reg  |  1|   0|    1|          0|
    |i_0_i_i_reg_33                   |  3|   0|    3|          0|
    +---------------------------------+---+----+-----+-----------+
    |Total                            |  8|   0|    8|          0|
    +---------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |     main     | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |     main     | return value |
|ap_start  |  in |    1| ap_ctrl_hs |     main     | return value |
|ap_done   | out |    1| ap_ctrl_hs |     main     | return value |
|ap_idle   | out |    1| ap_ctrl_hs |     main     | return value |
|ap_ready  | out |    1| ap_ctrl_hs |     main     | return value |
+----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 4 
4 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @main_str) nounwind"   --->   Operation 5 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.66ns)   --->   "br label %1" [main.c:80->main.c:93->main.c:102]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%i_0_i_i = phi i3 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 7 'phi' 'i_0_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i3 %i_0_i_i to i32" [main.c:80->main.c:93->main.c:102]   --->   Operation 8 'zext' 'zext_ln80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.18ns)   --->   "%icmp_ln80 = icmp eq i3 %i_0_i_i, -1" [main.c:80->main.c:93->main.c:102]   --->   Operation 9 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7) nounwind"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.68ns)   --->   "%i = add i3 %i_0_i_i, 1" [main.c:80->main.c:93->main.c:102]   --->   Operation 11 'add' 'i' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %icmp_ln80, label %clear_perm.exit.i.preheader, label %2" [main.c:80->main.c:93->main.c:102]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i3 %i_0_i_i to i64" [main.c:81->main.c:93->main.c:102]   --->   Operation 13 'zext' 'zext_ln81' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%permutations_addr = getelementptr inbounds [7 x i32]* @permutations, i64 0, i64 %zext_ln81" [main.c:81->main.c:93->main.c:102]   --->   Operation 14 'getelementptr' 'permutations_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (2.15ns)   --->   "store i32 %zext_ln80, i32* %permutations_addr, align 4" [main.c:81->main.c:93->main.c:102]   --->   Operation 15 'store' <Predicate = (!icmp_ln80)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br label %1" [main.c:80->main.c:93->main.c:102]   --->   Operation 16 'br' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br label %clear_perm.exit.i" [main.c:95->main.c:102]   --->   Operation 17 'br' <Predicate = (icmp_ln80)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 18 [2/2] (0.00ns)   --->   "%tmp_i = call fastcc i1 @next_set() nounwind" [main.c:95->main.c:102]   --->   Operation 18 'call' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 19 [1/2] (0.00ns)   --->   "%tmp_i = call fastcc i1 @next_set() nounwind" [main.c:95->main.c:102]   --->   Operation 19 'call' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %clear_perm.exit.i, label %calc_det.exit" [main.c:95->main.c:102]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "ret void" [main.c:107]   --->   Operation 21 'ret' <Predicate = (!tmp_i)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ permutations]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0 (spectopmodule    ) [ 00000]
br_ln80           (br               ) [ 01100]
i_0_i_i           (phi              ) [ 00100]
zext_ln80         (zext             ) [ 00000]
icmp_ln80         (icmp             ) [ 00100]
empty             (speclooptripcount) [ 00000]
i                 (add              ) [ 01100]
br_ln80           (br               ) [ 00000]
zext_ln81         (zext             ) [ 00000]
permutations_addr (getelementptr    ) [ 00000]
store_ln81        (store            ) [ 00000]
br_ln80           (br               ) [ 01100]
br_ln95           (br               ) [ 00000]
tmp_i             (call             ) [ 00011]
br_ln95           (br               ) [ 00000]
ret_ln107         (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="permutations">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="permutations"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="main_str"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="next_set"/></StgValue>
</bind>
</comp>

<comp id="20" class="1004" name="permutations_addr_gep_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="32" slack="0"/>
<pin id="22" dir="0" index="1" bw="1" slack="0"/>
<pin id="23" dir="0" index="2" bw="3" slack="0"/>
<pin id="24" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="permutations_addr/2 "/>
</bind>
</comp>

<comp id="27" class="1004" name="store_ln81_access_fu_27">
<pin_list>
<pin id="28" dir="0" index="0" bw="3" slack="0"/>
<pin id="29" dir="0" index="1" bw="32" slack="0"/>
<pin id="30" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="31" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/2 "/>
</bind>
</comp>

<comp id="33" class="1005" name="i_0_i_i_reg_33">
<pin_list>
<pin id="34" dir="0" index="0" bw="3" slack="1"/>
<pin id="35" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="37" class="1004" name="i_0_i_i_phi_fu_37">
<pin_list>
<pin id="38" dir="0" index="0" bw="1" slack="1"/>
<pin id="39" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="40" dir="0" index="2" bw="3" slack="0"/>
<pin id="41" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="42" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i_i/2 "/>
</bind>
</comp>

<comp id="44" class="1004" name="grp_next_set_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_i/3 "/>
</bind>
</comp>

<comp id="50" class="1004" name="zext_ln80_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="3" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80/2 "/>
</bind>
</comp>

<comp id="55" class="1004" name="icmp_ln80_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="3" slack="0"/>
<pin id="57" dir="0" index="1" bw="3" slack="0"/>
<pin id="58" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80/2 "/>
</bind>
</comp>

<comp id="61" class="1004" name="i_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="3" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="zext_ln81_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="3" slack="0"/>
<pin id="69" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81/2 "/>
</bind>
</comp>

<comp id="75" class="1005" name="i_reg_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="3" slack="0"/>
<pin id="77" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="25"><net_src comp="0" pin="0"/><net_sink comp="20" pin=0"/></net>

<net id="26"><net_src comp="16" pin="0"/><net_sink comp="20" pin=1"/></net>

<net id="32"><net_src comp="20" pin="3"/><net_sink comp="27" pin=0"/></net>

<net id="36"><net_src comp="6" pin="0"/><net_sink comp="33" pin=0"/></net>

<net id="43"><net_src comp="33" pin="1"/><net_sink comp="37" pin=0"/></net>

<net id="48"><net_src comp="18" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="53"><net_src comp="37" pin="4"/><net_sink comp="50" pin=0"/></net>

<net id="54"><net_src comp="50" pin="1"/><net_sink comp="27" pin=1"/></net>

<net id="59"><net_src comp="37" pin="4"/><net_sink comp="55" pin=0"/></net>

<net id="60"><net_src comp="8" pin="0"/><net_sink comp="55" pin=1"/></net>

<net id="65"><net_src comp="37" pin="4"/><net_sink comp="61" pin=0"/></net>

<net id="66"><net_src comp="14" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="70"><net_src comp="37" pin="4"/><net_sink comp="67" pin=0"/></net>

<net id="71"><net_src comp="67" pin="1"/><net_sink comp="20" pin=2"/></net>

<net id="78"><net_src comp="61" pin="2"/><net_sink comp="75" pin=0"/></net>

<net id="79"><net_src comp="75" pin="1"/><net_sink comp="37" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: permutations | {2 3 4 }
 - Input state : 
	Port: main : permutations | {3 4 }
  - Chain level:
	State 1
	State 2
		zext_ln80 : 1
		icmp_ln80 : 1
		i : 1
		br_ln80 : 2
		zext_ln81 : 1
		permutations_addr : 2
		store_ln81 : 3
	State 3
	State 4
		br_ln95 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  Delay  |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   call   | grp_next_set_fu_44 | 8.63325 |   304   |   345   |
|----------|--------------------|---------|---------|---------|
|    add   |       i_fu_61      |    0    |    0    |    12   |
|----------|--------------------|---------|---------|---------|
|   icmp   |   icmp_ln80_fu_55  |    0    |    0    |    9    |
|----------|--------------------|---------|---------|---------|
|   zext   |   zext_ln80_fu_50  |    0    |    0    |    0    |
|          |   zext_ln81_fu_67  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    | 8.63325 |   304   |   366   |
|----------|--------------------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |  URAM  |
+------------+--------+--------+--------+--------+
|permutations|    2   |    0   |    0   |    0   |
+------------+--------+--------+--------+--------+
|    Total   |    2   |    0   |    0   |    0   |
+------------+--------+--------+--------+--------+

* Register list:
+--------------+--------+
|              |   FF   |
+--------------+--------+
|i_0_i_i_reg_33|    3   |
|   i_reg_75   |    3   |
+--------------+--------+
|     Total    |    6   |
+--------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    8   |   304  |   366  |    -   |
|   Memory  |    2   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    6   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    8   |   310  |   366  |    0   |
+-----------+--------+--------+--------+--------+--------+
