{"Source Block": ["oh/emesh/hdl/emesh_readback.v@24:34@HdlIdDef", "   output [PW-1:0] packet_out;  // data/address\n   input \t   wait_in;     // pushback from mesh\n\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n"], "Clone Blocks": [["oh/elink/hdl/etx_cfg.v@75:85", "   wire [31:0] \t   data_mux;\n \t   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n"], ["oh/elink/hdl/etx_cfg.v@79:89", "   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n\n\n   //###########################\n   //# DECODE LOGIC\n"], ["oh/elink/hdl/etx_cfg.v@74:84", "   wire [15:0] \t   tx_status_sync;   \n   wire [31:0] \t   data_mux;\n \t   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n"], ["oh/mio/hdl/mio_if.v@51:61", "   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From pe2 of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From pe2 of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From pe2 of packet2emesh.v\n   // End of automatics\n   /*AUTOINPUT*/\n\n   wire [3:0] \t\tdatasize;\n"], ["oh/elink/hdl/etx_cfg.v@78:88", "   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n\n\n   //###########################\n"], ["oh/spi/hdl/spi_master_regs.v@69:79", "   wire [4:0]\t\tctrlmode_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From pe2 of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From pe2 of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From pe2 of packet2emesh.v\n   // End of automatics\n   \n   //####################################\n   //# DECODE\n   //####################################\n"], ["oh/spi/hdl/spi_slave_regs.v@53:63", "   \n   \n   integer \t   i;\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From pe2 of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From pe2 of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From pe2 of packet2emesh.v\n"], ["oh/elink/hdl/erx_cfg.v@87:97", "   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n   \n   //#################################\n   //# PACKET DECODE\n   //#################################\n"], ["oh/gpio/hdl/gpio.v@65:75", "   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n   \n   //################################\n   //# DECODE LOGIC\n   //################################  \n"], ["oh/mio/hdl/mio_if.v@43:53", "   wire [1:0] \t   datamode_out;\n   wire [AW-1:0]   dstaddr_out;\t\n   wire [AW-1:0]   srcaddr_out;\t\n   wire \t   write_out;\t\n   wire [1:0] \t   datamode;\n   wire [3:0] \t   addr_stride;\n   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From pe2 of packet2emesh.v\n"], ["oh/mio/hdl/mio_if.v@49:59", "   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From pe2 of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From pe2 of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From pe2 of packet2emesh.v\n   // End of automatics\n   /*AUTOINPUT*/\n"], ["oh/edma/hdl/edma_dp.v@54:64", "   \n   // wires\n   wire [4:0] \t   ctrlmode_out;\n   wire [AW-1:0]   data_out;\t\n   wire [1:0] \t   datamode_out;\n   wire [AW-1:0]   dstaddr_out;\t\n   wire [AW-1:0]   srcaddr_out;\t\n   wire \t   write_out;\t\n   wire [PW-1:0]   packet;\n\n   \n"], ["oh/edma/hdl/edma_dp.v@65:75", "   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n   /*AUTOINPUT*/\n   \n"], ["oh/spi/hdl/spi_master_fifo.v@46:56", "   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n   \n   //##################################\n   //# DECODE\n"], ["oh/etrace/hdl/etrace.v@51:61", "\n   wire [3:0] \t    ctrlmode_out;\n   wire [DW-1:0]    data_out;\n   wire [1:0] \t    datamode_out;\n   wire [AW-1:0]    dstaddr_out;\n   wire [AW-1:0]    srcaddr_out;\n   wire \t    write_out;\n\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [PW-1:0]\tpacket_out;\t\t// From e2p of emesh2packet.v\n"], ["oh/mio/hdl/mio_if.v@36:46", "   output \t    rx_wait_out;   // pass through\n\n   //#####################################################################\n   //# BODY\n   //#####################################################################\n   wire [4:0] \t   ctrlmode_out;\n   wire [AW-1:0]   data_out;\t\n   wire [1:0] \t   datamode_out;\n   wire [AW-1:0]   dstaddr_out;\t\n   wire [AW-1:0]   srcaddr_out;\t\n   wire \t   write_out;\t\n"], ["oh/elink/hdl/ecfg_if.v@47:57", "   output [PW-1:0]   packet_out;\n   input \t     wait_in;       //incoming wait \n   \n   //wires\n   wire [31:0] \t dstaddr;\n   wire [31:0] \t data;   \n   wire [31:0]   srcaddr;\n   wire [1:0] \t datamode;\n   wire [4:0] \t ctrlmode;\n   wire [63:0] \t mi_dout_mux;\n   wire \t mi_rd;\n"], ["oh/mio/hdl/mio_if.v@37:47", "\n   //#####################################################################\n   //# BODY\n   //#####################################################################\n   wire [4:0] \t   ctrlmode_out;\n   wire [AW-1:0]   data_out;\t\n   wire [1:0] \t   datamode_out;\n   wire [AW-1:0]   dstaddr_out;\t\n   wire [AW-1:0]   srcaddr_out;\t\n   wire \t   write_out;\t\n   wire [1:0] \t   datamode;\n"], ["oh/mio/hdl/mio_regs.v@81:91", "   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n\n   //#####################################\n   //# DECODE\n   //#####################################\n"], ["oh/edma/hdl/edma_dp.v@56:66", "   wire [4:0] \t   ctrlmode_out;\n   wire [AW-1:0]   data_out;\t\n   wire [1:0] \t   datamode_out;\n   wire [AW-1:0]   dstaddr_out;\t\n   wire [AW-1:0]   srcaddr_out;\t\n   wire \t   write_out;\t\n   wire [PW-1:0]   packet;\n\n   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n"], ["oh/elink/hdl/erx_cfg.v@85:95", "   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n   \n   //#################################\n"], ["oh/edma/hdl/edma_dp.v@53:63", "   reg \t\t   access_out;\n   \n   // wires\n   wire [4:0] \t   ctrlmode_out;\n   wire [AW-1:0]   data_out;\t\n   wire [1:0] \t   datamode_out;\n   wire [AW-1:0]   dstaddr_out;\t\n   wire [AW-1:0]   srcaddr_out;\t\n   wire \t   write_out;\t\n   wire [PW-1:0]   packet;\n\n"], ["oh/edma/hdl/edma_regs.v@93:103", "   /*AUTOINPUT*/\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n\n"], ["oh/mio/hdl/mtx_fifo.v@43:53", "   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n   \n   //######################\n   //# FIFO INPUT LOGIC\n"], ["oh/edma/hdl/edma_regs.v@95:105", "   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n\n   //################################\n   //# DECODE\n"], ["oh/emesh/hdl/emesh_readback.v@28:38", "   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n\n   reg [1:0] \t\tdatamode_out;\n   reg [4:0] \t\tctrlmode_out;\n"], ["oh/mio/hdl/mio_if.v@47:57", "   wire [1:0] \t   datamode;\n   wire [3:0] \t   addr_stride;\n   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From pe2 of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From pe2 of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From pe2 of packet2emesh.v\n"], ["oh/emesh/hdl/ememory.v@47:57", "   wire [63:0]      dout_aligned;\n   wire \t    wait_random; //TODO: make random  \n   wire \t    wait_all;\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n"], ["oh/emesh/hdl/emesh_readback.v@26:36", "\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n\n"], ["oh/mio/hdl/mio_regs.v@79:89", "   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n\n   //#####################################\n"], ["oh/emesh/hdl/ememory.v@51:61", "   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n   \n   packet2emesh #(.AW(AW),\n\t\t  .PW(PW))\n"], ["oh/edma/hdl/edma_regs.v@94:104", "   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n\n   //################################\n"], ["oh/spi/hdl/spi_master_fifo.v@42:52", "   wire \t    fifo_full;\n   \n   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n"], ["oh/spi/hdl/spi_master_regs.v@66:76", "   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From pe2 of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From pe2 of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From pe2 of packet2emesh.v\n   // End of automatics\n   \n"], ["oh/emesh/hdl/emesh_readback.v@29:39", "   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n\n   reg [1:0] \t\tdatamode_out;\n   reg [4:0] \t\tctrlmode_out;\n   reg [AW-1:0] \tdstaddr_out; \t\n"], ["oh/edma/hdl/edma_dp.v@62:72", "   wire [PW-1:0]   packet;\n\n   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n"], ["oh/gpio/hdl/gpio.v@60:70", "   wire \t   outxor_write;\n   wire \t   outreg_write;\n\t\t   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n"], ["oh/spi/hdl/spi_master_fifo.v@45:55", "   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n   \n   //##################################\n"], ["oh/spi/hdl/spi_master_fifo.v@47:57", "   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n   \n   //##################################\n   //# DECODE\n   //###################################\n"], ["oh/edma/hdl/edma_dp.v@57:67", "   wire [AW-1:0]   data_out;\t\n   wire [1:0] \t   datamode_out;\n   wire [AW-1:0]   dstaddr_out;\t\n   wire [AW-1:0]   srcaddr_out;\t\n   wire \t   write_out;\t\n   wire [PW-1:0]   packet;\n\n   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n"], ["oh/emesh/hdl/emesh_readback.v@27:37", "   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n\n   reg [1:0] \t\tdatamode_out;\n"], ["oh/spi/hdl/spi_slave_regs.v@55:65", "   integer \t   i;\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From pe2 of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From pe2 of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From pe2 of packet2emesh.v\n   // End of automatics\n   \n"], ["oh/mio/hdl/mio_if.v@48:58", "   wire [3:0] \t   addr_stride;\n   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From pe2 of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From pe2 of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From pe2 of packet2emesh.v\n   // End of automatics\n"], ["oh/elink/hdl/erx_cfg.v@84:94", "   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n   \n"], ["oh/spi/hdl/spi_master_regs.v@65:75", "   \n   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From pe2 of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From pe2 of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From pe2 of packet2emesh.v\n   // End of automatics\n"], ["oh/edma/hdl/edma_regs.v@96:106", "   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n\n   //################################\n   //# DECODE\n   //################################\n"], ["oh/mio/hdl/mio_regs.v@77:87", "   wire \t    addr1_write;\n   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n"], ["oh/spi/hdl/spi_slave_regs.v@58:68", "   wire [4:0]\t\tctrlmode_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From pe2 of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From pe2 of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From pe2 of packet2emesh.v\n   // End of automatics\n   \n   //#####################################\n   //# SPI DECODE\n   //#####################################\n"], ["oh/edma/hdl/edma_dp.v@55:65", "   // wires\n   wire [4:0] \t   ctrlmode_out;\n   wire [AW-1:0]   data_out;\t\n   wire [1:0] \t   datamode_out;\n   wire [AW-1:0]   dstaddr_out;\t\n   wire [AW-1:0]   srcaddr_out;\t\n   wire \t   write_out;\t\n   wire [PW-1:0]   packet;\n\n   \n   /*AUTOWIRE*/\n"], ["oh/spi/hdl/spi_slave_regs.v@57:67", "   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From pe2 of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From pe2 of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From pe2 of packet2emesh.v\n   // End of automatics\n   \n   //#####################################\n   //# SPI DECODE\n"], ["oh/spi/hdl/spi_master_fifo.v@44:54", "   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n   \n"], ["oh/emesh/hdl/ememory.v@52:62", "   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n   \n   packet2emesh #(.AW(AW),\n\t\t  .PW(PW))\n   p2e (/*AUTOINST*/\n"], ["oh/elink/hdl/ecfg_if.v@46:56", "   output \t     access_out;\n   output [PW-1:0]   packet_out;\n   input \t     wait_in;       //incoming wait \n   \n   //wires\n   wire [31:0] \t dstaddr;\n   wire [31:0] \t data;   \n   wire [31:0]   srcaddr;\n   wire [1:0] \t datamode;\n   wire [4:0] \t ctrlmode;\n   wire [63:0] \t mi_dout_mux;\n"], ["oh/elink/hdl/etx_cfg.v@76:86", " \t   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n\n"], ["oh/edma/hdl/edma_regs.v@92:102", "\n   /*AUTOINPUT*/\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n"], ["oh/elink/hdl/erx_cfg.v@83:93", "\n   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n"], ["oh/spi/hdl/spi_master_fifo.v@43:53", "   \n   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n"], ["oh/spi/hdl/spi_master_regs.v@68:78", "   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From pe2 of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From pe2 of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From pe2 of packet2emesh.v\n   // End of automatics\n   \n   //####################################\n   //# DECODE\n"], ["oh/spi/hdl/spi_master_regs.v@67:77", "   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From pe2 of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From pe2 of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From pe2 of packet2emesh.v\n   // End of automatics\n   \n   //####################################\n"], ["oh/gpio/hdl/gpio.v@64:74", "   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n   \n   //################################\n   //# DECODE LOGIC\n"], ["oh/mio/hdl/mtx_fifo.v@40:50", "   \n   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n"], ["oh/mio/hdl/mio_regs.v@76:86", "   wire \t    addr0_write;\n   wire \t    addr1_write;\n   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n"], ["oh/spi/hdl/spi_master_regs.v@64:74", "   integer \t     i;\n   \n   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From pe2 of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From pe2 of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From pe2 of packet2emesh.v\n"], ["oh/emesh/hdl/emesh_readback.v@33:43", "   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n\n   reg [1:0] \t\tdatamode_out;\n   reg [4:0] \t\tctrlmode_out;\n   reg [AW-1:0] \tdstaddr_out; \t\n   wire [AW-1:0] \tdata_out;\n   wire [AW-1:0] \tsrcaddr_out;\n   reg \t\t\taccess_out;\n   \n"], ["oh/mio/hdl/mtx_fifo.v@41:51", "   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n   \n"], ["oh/edma/hdl/edma_regs.v@91:101", "   wire \t   irqmode;\n\n   /*AUTOINPUT*/\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n"], ["oh/mio/hdl/mio_regs.v@80:90", "   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n\n   //#####################################\n   //# DECODE\n"], ["oh/emesh/hdl/ememory.v@48:58", "   wire \t    wait_random; //TODO: make random  \n   wire \t    wait_all;\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n"], ["oh/edma/hdl/edma_dp.v@66:76", "   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n   /*AUTOINPUT*/\n   \n   //################################\n"], ["oh/elink/hdl/etx_cfg.v@77:87", "   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n\n\n"], ["oh/gpio/hdl/gpio.v@63:73", "   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n   \n   //################################\n"], ["oh/spi/hdl/spi_slave_regs.v@54:64", "   \n   integer \t   i;\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From pe2 of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From pe2 of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From pe2 of packet2emesh.v\n   // End of automatics\n"], ["oh/emesh/hdl/ememory.v@49:59", "   wire \t    wait_all;\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n   \n"], ["oh/edma/hdl/edma_dp.v@51:61", "   // regs\n   reg [PW-1:0]    packet_out;\n   reg \t\t   access_out;\n   \n   // wires\n   wire [4:0] \t   ctrlmode_out;\n   wire [AW-1:0]   data_out;\t\n   wire [1:0] \t   datamode_out;\n   wire [AW-1:0]   dstaddr_out;\t\n   wire [AW-1:0]   srcaddr_out;\t\n   wire \t   write_out;\t\n"], ["oh/emesh/hdl/emesh_readback.v@25:35", "   input \t   wait_in;     // pushback from mesh\n\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n"], ["oh/mio/hdl/mio_if.v@52:62", "   wire [4:0]\t\tctrlmode_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From pe2 of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From pe2 of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From pe2 of packet2emesh.v\n   // End of automatics\n   /*AUTOINPUT*/\n\n   wire [3:0] \t\tdatasize;\n   \n"], ["oh/mio/hdl/mio_if.v@50:60", "   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From pe2 of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From pe2 of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From pe2 of packet2emesh.v\n   // End of automatics\n   /*AUTOINPUT*/\n\n"], ["oh/etrace/hdl/etrace.v@52:62", "   wire [3:0] \t    ctrlmode_out;\n   wire [DW-1:0]    data_out;\n   wire [1:0] \t    datamode_out;\n   wire [AW-1:0]    dstaddr_out;\n   wire [AW-1:0]    srcaddr_out;\n   wire \t    write_out;\n\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [PW-1:0]\tpacket_out;\t\t// From e2p of emesh2packet.v\n   // End of automatics\n"], ["oh/edma/hdl/edma_dp.v@64:74", "   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n   /*AUTOINPUT*/\n"], ["oh/spi/hdl/spi_slave_regs.v@56:66", "   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From pe2 of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From pe2 of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From pe2 of packet2emesh.v\n   // End of automatics\n   \n   //#####################################\n"], ["oh/mio/hdl/mtx_fifo.v@44:54", "   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n   \n   //######################\n   //# FIFO INPUT LOGIC\n   //######################\n"], ["oh/mio/hdl/mtx_fifo.v@42:52", "   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n   \n   //######################\n"], ["oh/edma/hdl/edma_dp.v@67:77", "   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n   /*AUTOINPUT*/\n   \n   //################################\n   //# COUNT\n"], ["oh/mio/hdl/mio_regs.v@78:88", "   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n\n"], ["oh/gpio/hdl/gpio.v@61:71", "   wire \t   outreg_write;\n\t\t   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n"], ["oh/elink/hdl/erx_cfg.v@86:96", "   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n   \n   //#################################\n   //# PACKET DECODE\n"], ["oh/gpio/hdl/gpio.v@62:72", "\t\t   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n   \n"], ["oh/mio/hdl/mtx_fifo.v@39:49", "   wire \t   fifo_wait;\n   \n   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n"], ["oh/elink/hdl/erx_cfg.v@82:92", "   wire [31:0] \tdata_mux;\n\n   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n"], ["oh/emesh/hdl/ememory.v@50:60", "   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n   \n   packet2emesh #(.AW(AW),\n"], ["oh/edma/hdl/edma_dp.v@63:73", "\n   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From p2e of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tdstaddr_in;\t\t// From p2e of packet2emesh.v\n   wire [AW-1:0]\tsrcaddr_in;\t\t// From p2e of packet2emesh.v\n   wire\t\t\twrite_in;\t\t// From p2e of packet2emesh.v\n   // End of automatics\n"]], "Diff Content": {"Delete": [[29, "   wire [4:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n"]], "Add": [[29, "   wire [12:0]\t\tctrlmode_in;\t\t// From p2e of packet2emesh.v\n"]]}}