// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _resample_HH_
#define _resample_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct resample : public sc_module {
    // Port declarations 223
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<5> > square_image_0_V_address0;
    sc_out< sc_logic > square_image_0_V_ce0;
    sc_in< sc_lv<1> > square_image_0_V_q0;
    sc_out< sc_lv<5> > square_image_0_V_address1;
    sc_out< sc_logic > square_image_0_V_ce1;
    sc_in< sc_lv<1> > square_image_0_V_q1;
    sc_out< sc_lv<5> > square_image_1_V_address0;
    sc_out< sc_logic > square_image_1_V_ce0;
    sc_in< sc_lv<18> > square_image_1_V_q0;
    sc_out< sc_lv<5> > square_image_1_V_address1;
    sc_out< sc_logic > square_image_1_V_ce1;
    sc_in< sc_lv<18> > square_image_1_V_q1;
    sc_out< sc_lv<5> > square_image_2_V_address0;
    sc_out< sc_logic > square_image_2_V_ce0;
    sc_in< sc_lv<18> > square_image_2_V_q0;
    sc_out< sc_lv<5> > square_image_2_V_address1;
    sc_out< sc_logic > square_image_2_V_ce1;
    sc_in< sc_lv<18> > square_image_2_V_q1;
    sc_out< sc_lv<5> > square_image_3_V_address0;
    sc_out< sc_logic > square_image_3_V_ce0;
    sc_in< sc_lv<18> > square_image_3_V_q0;
    sc_out< sc_lv<5> > square_image_3_V_address1;
    sc_out< sc_logic > square_image_3_V_ce1;
    sc_in< sc_lv<18> > square_image_3_V_q1;
    sc_out< sc_lv<5> > square_image_4_V_address0;
    sc_out< sc_logic > square_image_4_V_ce0;
    sc_in< sc_lv<18> > square_image_4_V_q0;
    sc_out< sc_lv<5> > square_image_4_V_address1;
    sc_out< sc_logic > square_image_4_V_ce1;
    sc_in< sc_lv<18> > square_image_4_V_q1;
    sc_out< sc_lv<5> > square_image_5_V_address0;
    sc_out< sc_logic > square_image_5_V_ce0;
    sc_in< sc_lv<18> > square_image_5_V_q0;
    sc_out< sc_lv<5> > square_image_5_V_address1;
    sc_out< sc_logic > square_image_5_V_ce1;
    sc_in< sc_lv<18> > square_image_5_V_q1;
    sc_out< sc_lv<5> > square_image_6_V_address0;
    sc_out< sc_logic > square_image_6_V_ce0;
    sc_in< sc_lv<18> > square_image_6_V_q0;
    sc_out< sc_lv<5> > square_image_6_V_address1;
    sc_out< sc_logic > square_image_6_V_ce1;
    sc_in< sc_lv<18> > square_image_6_V_q1;
    sc_out< sc_lv<5> > square_image_7_V_address0;
    sc_out< sc_logic > square_image_7_V_ce0;
    sc_in< sc_lv<18> > square_image_7_V_q0;
    sc_out< sc_lv<5> > square_image_7_V_address1;
    sc_out< sc_logic > square_image_7_V_ce1;
    sc_in< sc_lv<18> > square_image_7_V_q1;
    sc_out< sc_lv<5> > square_image_8_V_address0;
    sc_out< sc_logic > square_image_8_V_ce0;
    sc_in< sc_lv<18> > square_image_8_V_q0;
    sc_out< sc_lv<5> > square_image_8_V_address1;
    sc_out< sc_logic > square_image_8_V_ce1;
    sc_in< sc_lv<18> > square_image_8_V_q1;
    sc_out< sc_lv<5> > square_image_9_V_address0;
    sc_out< sc_logic > square_image_9_V_ce0;
    sc_in< sc_lv<18> > square_image_9_V_q0;
    sc_out< sc_lv<5> > square_image_9_V_address1;
    sc_out< sc_logic > square_image_9_V_ce1;
    sc_in< sc_lv<18> > square_image_9_V_q1;
    sc_out< sc_lv<5> > square_image_10_V_address0;
    sc_out< sc_logic > square_image_10_V_ce0;
    sc_in< sc_lv<18> > square_image_10_V_q0;
    sc_out< sc_lv<5> > square_image_10_V_address1;
    sc_out< sc_logic > square_image_10_V_ce1;
    sc_in< sc_lv<18> > square_image_10_V_q1;
    sc_out< sc_lv<5> > square_image_11_V_address0;
    sc_out< sc_logic > square_image_11_V_ce0;
    sc_in< sc_lv<18> > square_image_11_V_q0;
    sc_out< sc_lv<5> > square_image_11_V_address1;
    sc_out< sc_logic > square_image_11_V_ce1;
    sc_in< sc_lv<18> > square_image_11_V_q1;
    sc_out< sc_lv<5> > square_image_12_V_address0;
    sc_out< sc_logic > square_image_12_V_ce0;
    sc_in< sc_lv<18> > square_image_12_V_q0;
    sc_out< sc_lv<5> > square_image_12_V_address1;
    sc_out< sc_logic > square_image_12_V_ce1;
    sc_in< sc_lv<18> > square_image_12_V_q1;
    sc_out< sc_lv<5> > square_image_13_V_address0;
    sc_out< sc_logic > square_image_13_V_ce0;
    sc_in< sc_lv<18> > square_image_13_V_q0;
    sc_out< sc_lv<5> > square_image_13_V_address1;
    sc_out< sc_logic > square_image_13_V_ce1;
    sc_in< sc_lv<18> > square_image_13_V_q1;
    sc_out< sc_lv<5> > square_image_14_V_address0;
    sc_out< sc_logic > square_image_14_V_ce0;
    sc_in< sc_lv<18> > square_image_14_V_q0;
    sc_out< sc_lv<5> > square_image_14_V_address1;
    sc_out< sc_logic > square_image_14_V_ce1;
    sc_in< sc_lv<18> > square_image_14_V_q1;
    sc_out< sc_lv<5> > square_image_15_V_address0;
    sc_out< sc_logic > square_image_15_V_ce0;
    sc_in< sc_lv<18> > square_image_15_V_q0;
    sc_out< sc_lv<5> > square_image_15_V_address1;
    sc_out< sc_logic > square_image_15_V_ce1;
    sc_in< sc_lv<18> > square_image_15_V_q1;
    sc_out< sc_lv<5> > square_image_16_V_address0;
    sc_out< sc_logic > square_image_16_V_ce0;
    sc_in< sc_lv<18> > square_image_16_V_q0;
    sc_out< sc_lv<5> > square_image_16_V_address1;
    sc_out< sc_logic > square_image_16_V_ce1;
    sc_in< sc_lv<18> > square_image_16_V_q1;
    sc_out< sc_lv<5> > square_image_17_V_address0;
    sc_out< sc_logic > square_image_17_V_ce0;
    sc_in< sc_lv<18> > square_image_17_V_q0;
    sc_out< sc_lv<5> > square_image_17_V_address1;
    sc_out< sc_logic > square_image_17_V_ce1;
    sc_in< sc_lv<18> > square_image_17_V_q1;
    sc_out< sc_lv<5> > square_image_18_V_address0;
    sc_out< sc_logic > square_image_18_V_ce0;
    sc_in< sc_lv<18> > square_image_18_V_q0;
    sc_out< sc_lv<5> > square_image_18_V_address1;
    sc_out< sc_logic > square_image_18_V_ce1;
    sc_in< sc_lv<18> > square_image_18_V_q1;
    sc_out< sc_lv<5> > square_image_19_V_address0;
    sc_out< sc_logic > square_image_19_V_ce0;
    sc_in< sc_lv<18> > square_image_19_V_q0;
    sc_out< sc_lv<5> > square_image_19_V_address1;
    sc_out< sc_logic > square_image_19_V_ce1;
    sc_in< sc_lv<18> > square_image_19_V_q1;
    sc_out< sc_lv<5> > square_image_20_V_address0;
    sc_out< sc_logic > square_image_20_V_ce0;
    sc_in< sc_lv<18> > square_image_20_V_q0;
    sc_out< sc_lv<5> > square_image_20_V_address1;
    sc_out< sc_logic > square_image_20_V_ce1;
    sc_in< sc_lv<18> > square_image_20_V_q1;
    sc_out< sc_lv<5> > square_image_21_V_address0;
    sc_out< sc_logic > square_image_21_V_ce0;
    sc_in< sc_lv<18> > square_image_21_V_q0;
    sc_out< sc_lv<5> > square_image_21_V_address1;
    sc_out< sc_logic > square_image_21_V_ce1;
    sc_in< sc_lv<18> > square_image_21_V_q1;
    sc_out< sc_lv<5> > square_image_22_V_address0;
    sc_out< sc_logic > square_image_22_V_ce0;
    sc_in< sc_lv<18> > square_image_22_V_q0;
    sc_out< sc_lv<5> > square_image_22_V_address1;
    sc_out< sc_logic > square_image_22_V_ce1;
    sc_in< sc_lv<18> > square_image_22_V_q1;
    sc_out< sc_lv<5> > square_image_23_V_address0;
    sc_out< sc_logic > square_image_23_V_ce0;
    sc_in< sc_lv<18> > square_image_23_V_q0;
    sc_out< sc_lv<5> > square_image_23_V_address1;
    sc_out< sc_logic > square_image_23_V_ce1;
    sc_in< sc_lv<18> > square_image_23_V_q1;
    sc_out< sc_lv<5> > square_image_24_V_address0;
    sc_out< sc_logic > square_image_24_V_ce0;
    sc_in< sc_lv<18> > square_image_24_V_q0;
    sc_out< sc_lv<5> > square_image_24_V_address1;
    sc_out< sc_logic > square_image_24_V_ce1;
    sc_in< sc_lv<18> > square_image_24_V_q1;
    sc_out< sc_lv<5> > square_image_25_V_address0;
    sc_out< sc_logic > square_image_25_V_ce0;
    sc_in< sc_lv<18> > square_image_25_V_q0;
    sc_out< sc_lv<5> > square_image_25_V_address1;
    sc_out< sc_logic > square_image_25_V_ce1;
    sc_in< sc_lv<18> > square_image_25_V_q1;
    sc_out< sc_lv<5> > square_image_26_V_address0;
    sc_out< sc_logic > square_image_26_V_ce0;
    sc_in< sc_lv<18> > square_image_26_V_q0;
    sc_out< sc_lv<5> > square_image_26_V_address1;
    sc_out< sc_logic > square_image_26_V_ce1;
    sc_in< sc_lv<18> > square_image_26_V_q1;
    sc_out< sc_lv<5> > square_image_27_V_address0;
    sc_out< sc_logic > square_image_27_V_ce0;
    sc_in< sc_lv<18> > square_image_27_V_q0;
    sc_out< sc_lv<5> > square_image_27_V_address1;
    sc_out< sc_logic > square_image_27_V_ce1;
    sc_in< sc_lv<18> > square_image_27_V_q1;
    sc_out< sc_lv<5> > square_image_28_V_address0;
    sc_out< sc_logic > square_image_28_V_ce0;
    sc_in< sc_lv<18> > square_image_28_V_q0;
    sc_out< sc_lv<5> > square_image_28_V_address1;
    sc_out< sc_logic > square_image_28_V_ce1;
    sc_in< sc_lv<18> > square_image_28_V_q1;
    sc_out< sc_lv<5> > square_image_29_V_address0;
    sc_out< sc_logic > square_image_29_V_ce0;
    sc_in< sc_lv<1> > square_image_29_V_q0;
    sc_out< sc_lv<5> > square_image_29_V_address1;
    sc_out< sc_logic > square_image_29_V_ce1;
    sc_in< sc_lv<1> > square_image_29_V_q1;
    sc_out< sc_lv<10> > resampled_0_0_V_address0;
    sc_out< sc_logic > resampled_0_0_V_ce0;
    sc_out< sc_logic > resampled_0_0_V_we0;
    sc_out< sc_lv<18> > resampled_0_0_V_d0;
    sc_out< sc_lv<10> > resampled_0_1_V_address0;
    sc_out< sc_logic > resampled_0_1_V_ce0;
    sc_out< sc_logic > resampled_0_1_V_we0;
    sc_out< sc_lv<18> > resampled_0_1_V_d0;
    sc_out< sc_lv<10> > resampled_0_2_V_address0;
    sc_out< sc_logic > resampled_0_2_V_ce0;
    sc_out< sc_logic > resampled_0_2_V_we0;
    sc_out< sc_lv<18> > resampled_0_2_V_d0;
    sc_out< sc_lv<10> > resampled_1_0_V_address0;
    sc_out< sc_logic > resampled_1_0_V_ce0;
    sc_out< sc_logic > resampled_1_0_V_we0;
    sc_out< sc_lv<18> > resampled_1_0_V_d0;
    sc_out< sc_lv<10> > resampled_1_1_V_address0;
    sc_out< sc_logic > resampled_1_1_V_ce0;
    sc_out< sc_logic > resampled_1_1_V_we0;
    sc_out< sc_lv<18> > resampled_1_1_V_d0;
    sc_out< sc_lv<10> > resampled_1_2_V_address0;
    sc_out< sc_logic > resampled_1_2_V_ce0;
    sc_out< sc_logic > resampled_1_2_V_we0;
    sc_out< sc_lv<18> > resampled_1_2_V_d0;
    sc_out< sc_lv<10> > resampled_2_0_V_address0;
    sc_out< sc_logic > resampled_2_0_V_ce0;
    sc_out< sc_logic > resampled_2_0_V_we0;
    sc_out< sc_lv<18> > resampled_2_0_V_d0;
    sc_out< sc_lv<10> > resampled_2_1_V_address0;
    sc_out< sc_logic > resampled_2_1_V_ce0;
    sc_out< sc_logic > resampled_2_1_V_we0;
    sc_out< sc_lv<18> > resampled_2_1_V_d0;
    sc_out< sc_lv<10> > resampled_2_2_V_address0;
    sc_out< sc_logic > resampled_2_2_V_ce0;
    sc_out< sc_logic > resampled_2_2_V_we0;
    sc_out< sc_lv<18> > resampled_2_2_V_d0;


    // Module declarations
    resample(sc_module_name name);
    SC_HAS_PROCESS(resample);

    ~resample();

    sc_trace_file* mVcdFile;

    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_3223;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > tmp_7_reg_1277;
    sc_signal< sc_lv<5> > j5_reg_1292;
    sc_signal< sc_lv<5> > i3_reg_1306;
    sc_signal< sc_lv<10> > l_s_reg_1320;
    sc_signal< sc_lv<10> > l4_reg_1334;
    sc_signal< sc_lv<10> > indvar_flatten2_reg_1348;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state5_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<5> > i_mid2_reg_2721;
    sc_signal< sc_lv<5> > j_mid2_fu_2508_p3;
    sc_signal< sc_lv<5> > j_mid2_reg_2716;
    sc_signal< sc_lv<5> > i_mid2_fu_2516_p3;
    sc_signal< sc_lv<5> > j_fu_2558_p2;
    sc_signal< sc_lv<5> > j_reg_2866;
    sc_signal< sc_lv<10> > l_1_mid2_fu_2604_p3;
    sc_signal< sc_lv<10> > l_1_mid2_reg_3032;
    sc_signal< sc_lv<10> > l_mid2_fu_2612_p3;
    sc_signal< sc_lv<10> > l_mid2_reg_3038;
    sc_signal< sc_lv<10> > indvar_flatten_next_fu_2620_p2;
    sc_signal< sc_lv<10> > indvar_flatten_next_reg_3043;
    sc_signal< sc_lv<18> > extLd6_fu_2626_p1;
    sc_signal< sc_lv<18> > extLd7_fu_2630_p1;
    sc_signal< sc_lv<18> > extLd8_fu_2673_p1;
    sc_signal< sc_lv<18> > extLd9_fu_2677_p1;
    sc_signal< sc_lv<1> > tmp_s_fu_2681_p2;
    sc_signal< sc_lv<1> > tmp_s_reg_3218;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_2686_p2;
    sc_signal< sc_lv<64> > tmp_1_fu_2692_p1;
    sc_signal< sc_lv<64> > tmp_1_reg_3227;
    sc_signal< sc_lv<18> > extLd_fu_2701_p1;
    sc_signal< sc_lv<18> > extLd1_fu_2705_p1;
    sc_signal< sc_lv<10> > tmp_2_fu_2709_p2;
    sc_signal< sc_lv<10> > tmp_2_reg_3244;
    sc_signal< sc_logic > rewind_ap_ready;
    sc_signal< sc_logic > rewind_ap_ready_reg;
    sc_signal< sc_logic > rewind_enable;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0_reg;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_lv<1> > ap_phi_mux_tmp_7_phi_fu_1281_p6;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<5> > ap_phi_mux_j5_phi_fu_1296_p6;
    sc_signal< sc_lv<5> > ap_phi_mux_i3_phi_fu_1310_p6;
    sc_signal< sc_lv<10> > ap_phi_mux_l_s_phi_fu_1324_p6;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<10> > ap_phi_mux_l4_phi_fu_1338_p6;
    sc_signal< sc_lv<10> > ap_phi_mux_indvar_flatten2_phi_fu_1352_p6;
    sc_signal< sc_lv<18> > ap_phi_reg_pp0_iter0_square_image_V_load_s_reg_1362;
    sc_signal< sc_lv<18> > ap_phi_reg_pp0_iter1_square_image_V_load_s_reg_1362;
    sc_signal< sc_lv<18> > ap_phi_reg_pp0_iter0_square_image_V_load_9_reg_1424;
    sc_signal< sc_lv<18> > ap_phi_reg_pp0_iter1_square_image_V_load_9_reg_1424;
    sc_signal< sc_lv<18> > ap_phi_reg_pp0_iter0_square_image_V_load_1_reg_1486;
    sc_signal< sc_lv<18> > ap_phi_reg_pp0_iter1_square_image_V_load_1_reg_1486;
    sc_signal< sc_lv<18> > ap_phi_reg_pp0_iter0_square_image_V_load_2_reg_1548;
    sc_signal< sc_lv<18> > ap_phi_reg_pp0_iter1_square_image_V_load_2_reg_1548;
    sc_signal< sc_lv<18> > ap_phi_reg_pp0_iter0_square_image_V_load_4_reg_1610;
    sc_signal< sc_lv<18> > ap_phi_reg_pp0_iter1_square_image_V_load_4_reg_1610;
    sc_signal< sc_lv<18> > ap_phi_reg_pp0_iter0_square_image_V_load_5_reg_1672;
    sc_signal< sc_lv<18> > ap_phi_reg_pp0_iter1_square_image_V_load_5_reg_1672;
    sc_signal< sc_lv<18> > ap_phi_reg_pp0_iter0_square_image_V_load_7_reg_1734;
    sc_signal< sc_lv<18> > ap_phi_reg_pp0_iter1_square_image_V_load_7_reg_1734;
    sc_signal< sc_lv<18> > ap_phi_reg_pp0_iter0_square_image_V_load_3_reg_1796;
    sc_signal< sc_lv<18> > ap_phi_reg_pp0_iter1_square_image_V_load_3_reg_1796;
    sc_signal< sc_lv<18> > ap_phi_reg_pp0_iter0_square_image_V_load_6_reg_1858;
    sc_signal< sc_lv<18> > ap_phi_reg_pp0_iter1_square_image_V_load_6_reg_1858;
    sc_signal< sc_lv<64> > tmp_3_fu_2524_p1;
    sc_signal< sc_lv<64> > tmp_19_0_1_fu_2564_p1;
    sc_signal< sc_lv<64> > tmp_19_0_2_fu_2639_p1;
    sc_signal< sc_lv<5> > i_fu_2502_p2;
    sc_signal< sc_lv<10> > l_3_dup_fu_2598_p2;
    sc_signal< sc_lv<5> > tmp_18_0_2_fu_2634_p2;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_idle_pp0_0to0;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_986;
    sc_signal< bool > ap_condition_1000;
    sc_signal< bool > ap_condition_596;
    sc_signal< bool > ap_condition_423;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_pp0_stage1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<5> ap_const_lv5_1A;
    static const sc_lv<5> ap_const_lv5_19;
    static const sc_lv<5> ap_const_lv5_18;
    static const sc_lv<5> ap_const_lv5_17;
    static const sc_lv<5> ap_const_lv5_16;
    static const sc_lv<5> ap_const_lv5_15;
    static const sc_lv<5> ap_const_lv5_14;
    static const sc_lv<5> ap_const_lv5_13;
    static const sc_lv<5> ap_const_lv5_12;
    static const sc_lv<5> ap_const_lv5_11;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_F;
    static const sc_lv<5> ap_const_lv5_E;
    static const sc_lv<5> ap_const_lv5_D;
    static const sc_lv<5> ap_const_lv5_C;
    static const sc_lv<5> ap_const_lv5_B;
    static const sc_lv<5> ap_const_lv5_A;
    static const sc_lv<5> ap_const_lv5_9;
    static const sc_lv<5> ap_const_lv5_8;
    static const sc_lv<5> ap_const_lv5_7;
    static const sc_lv<5> ap_const_lv5_6;
    static const sc_lv<5> ap_const_lv5_5;
    static const sc_lv<5> ap_const_lv5_4;
    static const sc_lv<5> ap_const_lv5_3;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<5> ap_const_lv5_1B;
    static const sc_lv<5> ap_const_lv5_1C;
    static const sc_lv<5> ap_const_lv5_1D;
    static const sc_lv<5> ap_const_lv5_1E;
    static const sc_lv<5> ap_const_lv5_1F;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<10> ap_const_lv10_1C;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<10> ap_const_lv10_30F;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_state1();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_block_state5_pp0_stage1_iter1();
    void thread_ap_condition_1000();
    void thread_ap_condition_423();
    void thread_ap_condition_596();
    void thread_ap_condition_986();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to0();
    void thread_ap_phi_mux_i3_phi_fu_1310_p6();
    void thread_ap_phi_mux_indvar_flatten2_phi_fu_1352_p6();
    void thread_ap_phi_mux_j5_phi_fu_1296_p6();
    void thread_ap_phi_mux_l4_phi_fu_1338_p6();
    void thread_ap_phi_mux_l_s_phi_fu_1324_p6();
    void thread_ap_phi_mux_tmp_7_phi_fu_1281_p6();
    void thread_ap_phi_reg_pp0_iter0_square_image_V_load_1_reg_1486();
    void thread_ap_phi_reg_pp0_iter0_square_image_V_load_2_reg_1548();
    void thread_ap_phi_reg_pp0_iter0_square_image_V_load_3_reg_1796();
    void thread_ap_phi_reg_pp0_iter0_square_image_V_load_4_reg_1610();
    void thread_ap_phi_reg_pp0_iter0_square_image_V_load_5_reg_1672();
    void thread_ap_phi_reg_pp0_iter0_square_image_V_load_6_reg_1858();
    void thread_ap_phi_reg_pp0_iter0_square_image_V_load_7_reg_1734();
    void thread_ap_phi_reg_pp0_iter0_square_image_V_load_9_reg_1424();
    void thread_ap_phi_reg_pp0_iter0_square_image_V_load_s_reg_1362();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_exitcond_flatten_fu_2686_p2();
    void thread_extLd1_fu_2705_p1();
    void thread_extLd6_fu_2626_p1();
    void thread_extLd7_fu_2630_p1();
    void thread_extLd8_fu_2673_p1();
    void thread_extLd9_fu_2677_p1();
    void thread_extLd_fu_2701_p1();
    void thread_i_fu_2502_p2();
    void thread_i_mid2_fu_2516_p3();
    void thread_indvar_flatten_next_fu_2620_p2();
    void thread_internal_ap_ready();
    void thread_j_fu_2558_p2();
    void thread_j_mid2_fu_2508_p3();
    void thread_l_1_mid2_fu_2604_p3();
    void thread_l_3_dup_fu_2598_p2();
    void thread_l_mid2_fu_2612_p3();
    void thread_resampled_0_0_V_address0();
    void thread_resampled_0_0_V_ce0();
    void thread_resampled_0_0_V_d0();
    void thread_resampled_0_0_V_we0();
    void thread_resampled_0_1_V_address0();
    void thread_resampled_0_1_V_ce0();
    void thread_resampled_0_1_V_d0();
    void thread_resampled_0_1_V_we0();
    void thread_resampled_0_2_V_address0();
    void thread_resampled_0_2_V_ce0();
    void thread_resampled_0_2_V_d0();
    void thread_resampled_0_2_V_we0();
    void thread_resampled_1_0_V_address0();
    void thread_resampled_1_0_V_ce0();
    void thread_resampled_1_0_V_d0();
    void thread_resampled_1_0_V_we0();
    void thread_resampled_1_1_V_address0();
    void thread_resampled_1_1_V_ce0();
    void thread_resampled_1_1_V_d0();
    void thread_resampled_1_1_V_we0();
    void thread_resampled_1_2_V_address0();
    void thread_resampled_1_2_V_ce0();
    void thread_resampled_1_2_V_d0();
    void thread_resampled_1_2_V_we0();
    void thread_resampled_2_0_V_address0();
    void thread_resampled_2_0_V_ce0();
    void thread_resampled_2_0_V_d0();
    void thread_resampled_2_0_V_we0();
    void thread_resampled_2_1_V_address0();
    void thread_resampled_2_1_V_ce0();
    void thread_resampled_2_1_V_d0();
    void thread_resampled_2_1_V_we0();
    void thread_resampled_2_2_V_address0();
    void thread_resampled_2_2_V_ce0();
    void thread_resampled_2_2_V_d0();
    void thread_resampled_2_2_V_we0();
    void thread_rewind_ap_ready();
    void thread_rewind_enable();
    void thread_square_image_0_V_address0();
    void thread_square_image_0_V_address1();
    void thread_square_image_0_V_ce0();
    void thread_square_image_0_V_ce1();
    void thread_square_image_10_V_address0();
    void thread_square_image_10_V_address1();
    void thread_square_image_10_V_ce0();
    void thread_square_image_10_V_ce1();
    void thread_square_image_11_V_address0();
    void thread_square_image_11_V_address1();
    void thread_square_image_11_V_ce0();
    void thread_square_image_11_V_ce1();
    void thread_square_image_12_V_address0();
    void thread_square_image_12_V_address1();
    void thread_square_image_12_V_ce0();
    void thread_square_image_12_V_ce1();
    void thread_square_image_13_V_address0();
    void thread_square_image_13_V_address1();
    void thread_square_image_13_V_ce0();
    void thread_square_image_13_V_ce1();
    void thread_square_image_14_V_address0();
    void thread_square_image_14_V_address1();
    void thread_square_image_14_V_ce0();
    void thread_square_image_14_V_ce1();
    void thread_square_image_15_V_address0();
    void thread_square_image_15_V_address1();
    void thread_square_image_15_V_ce0();
    void thread_square_image_15_V_ce1();
    void thread_square_image_16_V_address0();
    void thread_square_image_16_V_address1();
    void thread_square_image_16_V_ce0();
    void thread_square_image_16_V_ce1();
    void thread_square_image_17_V_address0();
    void thread_square_image_17_V_address1();
    void thread_square_image_17_V_ce0();
    void thread_square_image_17_V_ce1();
    void thread_square_image_18_V_address0();
    void thread_square_image_18_V_address1();
    void thread_square_image_18_V_ce0();
    void thread_square_image_18_V_ce1();
    void thread_square_image_19_V_address0();
    void thread_square_image_19_V_address1();
    void thread_square_image_19_V_ce0();
    void thread_square_image_19_V_ce1();
    void thread_square_image_1_V_address0();
    void thread_square_image_1_V_address1();
    void thread_square_image_1_V_ce0();
    void thread_square_image_1_V_ce1();
    void thread_square_image_20_V_address0();
    void thread_square_image_20_V_address1();
    void thread_square_image_20_V_ce0();
    void thread_square_image_20_V_ce1();
    void thread_square_image_21_V_address0();
    void thread_square_image_21_V_address1();
    void thread_square_image_21_V_ce0();
    void thread_square_image_21_V_ce1();
    void thread_square_image_22_V_address0();
    void thread_square_image_22_V_address1();
    void thread_square_image_22_V_ce0();
    void thread_square_image_22_V_ce1();
    void thread_square_image_23_V_address0();
    void thread_square_image_23_V_address1();
    void thread_square_image_23_V_ce0();
    void thread_square_image_23_V_ce1();
    void thread_square_image_24_V_address0();
    void thread_square_image_24_V_address1();
    void thread_square_image_24_V_ce0();
    void thread_square_image_24_V_ce1();
    void thread_square_image_25_V_address0();
    void thread_square_image_25_V_address1();
    void thread_square_image_25_V_ce0();
    void thread_square_image_25_V_ce1();
    void thread_square_image_26_V_address0();
    void thread_square_image_26_V_address1();
    void thread_square_image_26_V_ce0();
    void thread_square_image_26_V_ce1();
    void thread_square_image_27_V_address0();
    void thread_square_image_27_V_address1();
    void thread_square_image_27_V_ce0();
    void thread_square_image_27_V_ce1();
    void thread_square_image_28_V_address0();
    void thread_square_image_28_V_address1();
    void thread_square_image_28_V_ce0();
    void thread_square_image_28_V_ce1();
    void thread_square_image_29_V_address0();
    void thread_square_image_29_V_address1();
    void thread_square_image_29_V_ce0();
    void thread_square_image_29_V_ce1();
    void thread_square_image_2_V_address0();
    void thread_square_image_2_V_address1();
    void thread_square_image_2_V_ce0();
    void thread_square_image_2_V_ce1();
    void thread_square_image_3_V_address0();
    void thread_square_image_3_V_address1();
    void thread_square_image_3_V_ce0();
    void thread_square_image_3_V_ce1();
    void thread_square_image_4_V_address0();
    void thread_square_image_4_V_address1();
    void thread_square_image_4_V_ce0();
    void thread_square_image_4_V_ce1();
    void thread_square_image_5_V_address0();
    void thread_square_image_5_V_address1();
    void thread_square_image_5_V_ce0();
    void thread_square_image_5_V_ce1();
    void thread_square_image_6_V_address0();
    void thread_square_image_6_V_address1();
    void thread_square_image_6_V_ce0();
    void thread_square_image_6_V_ce1();
    void thread_square_image_7_V_address0();
    void thread_square_image_7_V_address1();
    void thread_square_image_7_V_ce0();
    void thread_square_image_7_V_ce1();
    void thread_square_image_8_V_address0();
    void thread_square_image_8_V_address1();
    void thread_square_image_8_V_ce0();
    void thread_square_image_8_V_ce1();
    void thread_square_image_9_V_address0();
    void thread_square_image_9_V_address1();
    void thread_square_image_9_V_ce0();
    void thread_square_image_9_V_ce1();
    void thread_tmp_18_0_2_fu_2634_p2();
    void thread_tmp_19_0_1_fu_2564_p1();
    void thread_tmp_19_0_2_fu_2639_p1();
    void thread_tmp_1_fu_2692_p1();
    void thread_tmp_2_fu_2709_p2();
    void thread_tmp_3_fu_2524_p1();
    void thread_tmp_s_fu_2681_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
