# Verilog_Projects

This folder consists of several basic gates, combinational and sequential circuits and the design and verification (Testbench) done in Verilog HDL using Xilinx Vivado (Tool)
