-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fft is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    X_R_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    X_R_0_ce0 : OUT STD_LOGIC;
    X_R_0_we0 : OUT STD_LOGIC;
    X_R_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    X_R_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_R_0_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    X_R_0_ce1 : OUT STD_LOGIC;
    X_R_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_R_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    X_R_1_ce0 : OUT STD_LOGIC;
    X_R_1_we0 : OUT STD_LOGIC;
    X_R_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    X_R_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_R_1_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    X_R_1_ce1 : OUT STD_LOGIC;
    X_R_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_R_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    X_R_2_ce0 : OUT STD_LOGIC;
    X_R_2_we0 : OUT STD_LOGIC;
    X_R_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    X_R_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_R_2_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    X_R_2_ce1 : OUT STD_LOGIC;
    X_R_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_R_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    X_R_3_ce0 : OUT STD_LOGIC;
    X_R_3_we0 : OUT STD_LOGIC;
    X_R_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    X_R_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_R_3_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    X_R_3_ce1 : OUT STD_LOGIC;
    X_R_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_R_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    X_R_4_ce0 : OUT STD_LOGIC;
    X_R_4_we0 : OUT STD_LOGIC;
    X_R_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    X_R_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_R_4_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    X_R_4_ce1 : OUT STD_LOGIC;
    X_R_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_R_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    X_R_5_ce0 : OUT STD_LOGIC;
    X_R_5_we0 : OUT STD_LOGIC;
    X_R_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    X_R_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_R_5_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    X_R_5_ce1 : OUT STD_LOGIC;
    X_R_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_R_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    X_R_6_ce0 : OUT STD_LOGIC;
    X_R_6_we0 : OUT STD_LOGIC;
    X_R_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    X_R_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_R_6_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    X_R_6_ce1 : OUT STD_LOGIC;
    X_R_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_R_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    X_R_7_ce0 : OUT STD_LOGIC;
    X_R_7_we0 : OUT STD_LOGIC;
    X_R_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    X_R_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_R_7_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    X_R_7_ce1 : OUT STD_LOGIC;
    X_R_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_I_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    X_I_0_ce0 : OUT STD_LOGIC;
    X_I_0_we0 : OUT STD_LOGIC;
    X_I_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    X_I_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_I_0_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    X_I_0_ce1 : OUT STD_LOGIC;
    X_I_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_I_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    X_I_1_ce0 : OUT STD_LOGIC;
    X_I_1_we0 : OUT STD_LOGIC;
    X_I_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    X_I_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_I_1_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    X_I_1_ce1 : OUT STD_LOGIC;
    X_I_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_I_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    X_I_2_ce0 : OUT STD_LOGIC;
    X_I_2_we0 : OUT STD_LOGIC;
    X_I_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    X_I_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_I_2_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    X_I_2_ce1 : OUT STD_LOGIC;
    X_I_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_I_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    X_I_3_ce0 : OUT STD_LOGIC;
    X_I_3_we0 : OUT STD_LOGIC;
    X_I_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    X_I_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_I_3_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    X_I_3_ce1 : OUT STD_LOGIC;
    X_I_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_I_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    X_I_4_ce0 : OUT STD_LOGIC;
    X_I_4_we0 : OUT STD_LOGIC;
    X_I_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    X_I_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_I_4_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    X_I_4_ce1 : OUT STD_LOGIC;
    X_I_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_I_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    X_I_5_ce0 : OUT STD_LOGIC;
    X_I_5_we0 : OUT STD_LOGIC;
    X_I_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    X_I_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_I_5_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    X_I_5_ce1 : OUT STD_LOGIC;
    X_I_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_I_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    X_I_6_ce0 : OUT STD_LOGIC;
    X_I_6_we0 : OUT STD_LOGIC;
    X_I_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    X_I_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_I_6_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    X_I_6_ce1 : OUT STD_LOGIC;
    X_I_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_I_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    X_I_7_ce0 : OUT STD_LOGIC;
    X_I_7_we0 : OUT STD_LOGIC;
    X_I_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    X_I_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_I_7_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    X_I_7_ce1 : OUT STD_LOGIC;
    X_I_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    cos_coefficients_table_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    cos_coefficients_table_ce0 : OUT STD_LOGIC;
    cos_coefficients_table_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    sin_coefficients_table_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    sin_coefficients_table_ce0 : OUT STD_LOGIC;
    sin_coefficients_table_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of fft is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "fft_fft,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu35p-fsvh2104-1-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.579000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=5391,HLS_SYN_LUT=6353,HLS_VERSION=2023_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (24 downto 0) := "0000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (24 downto 0) := "0000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (24 downto 0) := "0000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (24 downto 0) := "0000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (24 downto 0) := "0000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (24 downto 0) := "0000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (24 downto 0) := "0001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (24 downto 0) := "0010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (24 downto 0) := "0100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (24 downto 0) := "1000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal icmp_ln28_fu_361_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln28_reg_1240 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal select_ln27_fu_367_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln27_reg_1245 : STD_LOGIC_VECTOR (3 downto 0);
    signal numBF_fu_385_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal numBF_reg_1250 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln28_fu_438_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln28_reg_1276 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal sub9_fu_443_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal sub9_reg_1281 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln47_fu_472_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln47_reg_1289 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal select_ln46_fu_478_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln46_reg_1294 : STD_LOGIC_VECTOR (3 downto 0);
    signal numBF_1_fu_496_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal numBF_1_reg_1299 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln47_fu_549_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln47_reg_1325 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal sub97_fu_554_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal sub97_reg_1330 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln66_fu_583_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln66_reg_1338 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal select_ln65_fu_589_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln65_reg_1343 : STD_LOGIC_VECTOR (3 downto 0);
    signal numBF_2_fu_607_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal numBF_2_reg_1348 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln66_fu_660_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln66_reg_1374 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal sub196_fu_665_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal sub196_reg_1379 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln85_fu_694_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln85_reg_1387 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal select_ln84_fu_700_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln84_reg_1392 : STD_LOGIC_VECTOR (3 downto 0);
    signal numBF_3_fu_718_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal numBF_3_reg_1397 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln85_fu_771_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln85_reg_1423 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal sub295_fu_776_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal sub295_reg_1428 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln104_fu_805_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln104_reg_1436 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal select_ln103_fu_811_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln103_reg_1441 : STD_LOGIC_VECTOR (3 downto 0);
    signal numBF_4_fu_829_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal numBF_4_reg_1446 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln104_fu_882_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln104_reg_1472 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal sub394_fu_887_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal sub394_reg_1477 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln123_fu_916_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln123_reg_1485 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal select_ln122_fu_922_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln122_reg_1490 : STD_LOGIC_VECTOR (3 downto 0);
    signal numBF_5_fu_940_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal numBF_5_reg_1495 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln123_fu_993_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln123_reg_1521 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal sub493_fu_998_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal sub493_reg_1526 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln142_fu_1027_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln142_reg_1534 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal select_ln141_fu_1033_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln141_reg_1539 : STD_LOGIC_VECTOR (3 downto 0);
    signal numBF_6_fu_1051_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal numBF_6_reg_1544 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln142_fu_1104_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln142_reg_1570 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal sub592_fu_1109_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal sub592_reg_1575 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln161_fu_1138_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln161_reg_1583 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal select_ln160_fu_1144_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln160_reg_1588 : STD_LOGIC_VECTOR (3 downto 0);
    signal numBF_7_fu_1162_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal numBF_7_reg_1593 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln161_fu_1200_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln161_reg_1598 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal sub691_fu_1205_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal sub691_reg_1603 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_ap_start : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_ap_done : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_ap_idle : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_ap_ready : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_cos_coefficients_table_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_cos_coefficients_table_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_sin_coefficients_table_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_sin_coefficients_table_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_X_R_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_X_R_0_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_X_R_0_we0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_X_R_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_X_R_0_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_X_R_0_ce1 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_X_I_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_X_I_0_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_X_I_0_we0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_X_I_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_X_I_0_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_X_I_0_ce1 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1608_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1608_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1608_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1608_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1612_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1612_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1612_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1612_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1616_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1616_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1616_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1620_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1620_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1620_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1624_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1624_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1624_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1628_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1628_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1628_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_ap_start : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_ap_done : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_ap_idle : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_ap_ready : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_cos_coefficients_table_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_cos_coefficients_table_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_sin_coefficients_table_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_sin_coefficients_table_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_X_R_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_X_R_1_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_X_R_1_we0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_X_R_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_X_R_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_X_R_1_ce1 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_X_I_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_X_I_1_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_X_I_1_we0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_X_I_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_X_I_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_X_I_1_ce1 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1608_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1608_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1608_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1608_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1612_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1612_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1612_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1612_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1616_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1616_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1616_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1620_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1620_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1620_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1624_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1624_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1624_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1628_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1628_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1628_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_ap_start : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_ap_done : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_ap_idle : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_ap_ready : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_cos_coefficients_table_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_cos_coefficients_table_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_sin_coefficients_table_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_sin_coefficients_table_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_X_R_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_X_R_2_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_X_R_2_we0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_X_R_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_X_R_2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_X_R_2_ce1 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_X_I_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_X_I_2_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_X_I_2_we0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_X_I_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_X_I_2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_X_I_2_ce1 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1608_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1608_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1608_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1608_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1612_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1612_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1612_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1612_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1616_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1616_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1616_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1620_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1620_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1620_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1624_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1624_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1624_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1628_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1628_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1628_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_ap_start : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_ap_done : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_ap_idle : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_ap_ready : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_cos_coefficients_table_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_cos_coefficients_table_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_sin_coefficients_table_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_sin_coefficients_table_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_X_R_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_X_R_3_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_X_R_3_we0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_X_R_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_X_R_3_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_X_R_3_ce1 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_X_I_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_X_I_3_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_X_I_3_we0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_X_I_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_X_I_3_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_X_I_3_ce1 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1608_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1608_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1608_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1608_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1612_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1612_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1612_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1612_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1616_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1616_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1616_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1620_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1620_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1620_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1624_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1624_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1624_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1628_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1628_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1628_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_ap_start : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_ap_done : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_ap_idle : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_ap_ready : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_cos_coefficients_table_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_cos_coefficients_table_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_sin_coefficients_table_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_sin_coefficients_table_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_X_R_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_X_R_4_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_X_R_4_we0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_X_R_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_X_R_4_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_X_R_4_ce1 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_X_I_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_X_I_4_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_X_I_4_we0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_X_I_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_X_I_4_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_X_I_4_ce1 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1608_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1608_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1608_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1608_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1612_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1612_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1612_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1612_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1616_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1616_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1616_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1620_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1620_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1620_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1624_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1624_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1624_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1628_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1628_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1628_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_ap_start : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_ap_done : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_ap_idle : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_ap_ready : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_cos_coefficients_table_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_cos_coefficients_table_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_sin_coefficients_table_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_sin_coefficients_table_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_X_R_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_X_R_5_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_X_R_5_we0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_X_R_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_X_R_5_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_X_R_5_ce1 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_X_I_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_X_I_5_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_X_I_5_we0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_X_I_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_X_I_5_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_X_I_5_ce1 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1608_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1608_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1608_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1608_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1612_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1612_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1612_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1612_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1616_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1616_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1616_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1620_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1620_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1620_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1624_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1624_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1624_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1628_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1628_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1628_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_ap_start : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_ap_done : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_ap_idle : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_ap_ready : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_cos_coefficients_table_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_cos_coefficients_table_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_sin_coefficients_table_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_sin_coefficients_table_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_X_R_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_X_R_6_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_X_R_6_we0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_X_R_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_X_R_6_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_X_R_6_ce1 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_X_I_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_X_I_6_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_X_I_6_we0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_X_I_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_X_I_6_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_X_I_6_ce1 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1608_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1608_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1608_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1608_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1612_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1612_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1612_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1612_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1616_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1616_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1616_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1620_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1620_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1620_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1624_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1624_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1624_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1628_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1628_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1628_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_ap_start : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_ap_done : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_ap_idle : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_ap_ready : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_cos_coefficients_table_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_cos_coefficients_table_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_sin_coefficients_table_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_sin_coefficients_table_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_X_R_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_X_R_7_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_X_R_7_we0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_X_R_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_X_R_7_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_X_R_7_ce1 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_X_I_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_X_I_7_ce0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_X_I_7_we0 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_X_I_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_X_I_7_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_X_I_7_ce1 : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1608_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1608_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1608_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1608_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1612_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1612_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1612_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1612_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1616_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1616_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1616_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1620_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1620_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1620_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1624_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1624_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1624_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1628_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1628_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1628_p_ce : STD_LOGIC;
    signal grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal stage_fu_112 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal stage_2_fu_391_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln27_fu_346_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_fu_116 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal select_ln27_1_fu_431_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal indvar_flatten_fu_120 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal add_ln27_fu_352_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal stage_1_fu_124 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal stage_4_fu_502_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln46_fu_457_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_1_fu_128 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal select_ln46_1_fu_542_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal indvar_flatten6_fu_132 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal add_ln46_fu_463_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal stage_3_fu_136 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal stage_6_fu_613_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln65_fu_568_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_2_fu_140 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal select_ln65_1_fu_653_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal indvar_flatten13_fu_144 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal add_ln65_fu_574_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal stage_5_fu_148 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal stage_8_fu_724_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln84_fu_679_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_3_fu_152 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal select_ln84_1_fu_764_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal indvar_flatten20_fu_156 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal add_ln84_fu_685_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal stage_7_fu_160 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal stage_10_fu_835_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln103_fu_790_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_4_fu_164 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal select_ln103_1_fu_875_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal indvar_flatten27_fu_168 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal add_ln103_fu_796_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal stage_9_fu_172 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal stage_12_fu_946_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln122_fu_901_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_5_fu_176 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal select_ln122_1_fu_986_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal indvar_flatten34_fu_180 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal add_ln122_fu_907_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal stage_11_fu_184 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal stage_14_fu_1057_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln141_fu_1012_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_6_fu_188 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal select_ln141_1_fu_1097_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal indvar_flatten41_fu_192 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal add_ln141_fu_1018_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal stage_13_fu_196 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal stage_15_fu_1168_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln160_fu_1123_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_7_fu_200 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal select_ln160_1_fu_1193_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal indvar_flatten48_fu_204 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal add_ln160_fu_1129_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln29_fu_375_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln29_fu_381_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln27_1_fu_425_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln48_fu_486_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln48_fu_492_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln46_1_fu_536_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln67_fu_597_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln67_fu_603_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln65_1_fu_647_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln86_fu_708_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln86_fu_714_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln84_1_fu_758_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln105_fu_819_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln105_fu_825_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln103_1_fu_869_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln124_fu_930_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln124_fu_936_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln122_1_fu_980_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln143_fu_1041_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln143_fu_1047_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln141_1_fu_1091_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln162_fu_1152_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln162_fu_1158_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln160_1_fu_1187_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1608_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1608_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1608_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1608_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1608_ce : STD_LOGIC;
    signal grp_fu_1612_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1612_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1612_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1612_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1612_ce : STD_LOGIC;
    signal grp_fu_1616_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1616_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1616_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1616_ce : STD_LOGIC;
    signal grp_fu_1620_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1620_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1620_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1620_ce : STD_LOGIC;
    signal grp_fu_1624_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1624_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1624_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1624_ce : STD_LOGIC;
    signal grp_fu_1628_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1628_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1628_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1628_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component fft_fft_Pipeline_VITIS_LOOP_30_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        numBF : IN STD_LOGIC_VECTOR (7 downto 0);
        zext_ln30 : IN STD_LOGIC_VECTOR (3 downto 0);
        cos_coefficients_table_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        cos_coefficients_table_ce0 : OUT STD_LOGIC;
        cos_coefficients_table_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        sin_coefficients_table_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        sin_coefficients_table_ce0 : OUT STD_LOGIC;
        sin_coefficients_table_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        select_ln27_1 : IN STD_LOGIC_VECTOR (0 downto 0);
        X_R_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_R_0_ce0 : OUT STD_LOGIC;
        X_R_0_we0 : OUT STD_LOGIC;
        X_R_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        X_R_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_R_0_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_R_0_ce1 : OUT STD_LOGIC;
        X_R_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_I_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_I_0_ce0 : OUT STD_LOGIC;
        X_I_0_we0 : OUT STD_LOGIC;
        X_I_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        X_I_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_I_0_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_I_0_ce1 : OUT STD_LOGIC;
        X_I_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1608_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1608_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1608_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1608_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1608_p_ce : OUT STD_LOGIC;
        grp_fu_1612_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1612_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1612_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1612_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1612_p_ce : OUT STD_LOGIC;
        grp_fu_1616_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1616_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1616_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1616_p_ce : OUT STD_LOGIC;
        grp_fu_1620_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1620_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1620_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1620_p_ce : OUT STD_LOGIC;
        grp_fu_1624_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1624_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1624_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1624_p_ce : OUT STD_LOGIC;
        grp_fu_1628_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1628_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1628_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1628_p_ce : OUT STD_LOGIC );
    end component;


    component fft_fft_Pipeline_VITIS_LOOP_49_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        numBF_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        zext_ln49 : IN STD_LOGIC_VECTOR (3 downto 0);
        cos_coefficients_table_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        cos_coefficients_table_ce0 : OUT STD_LOGIC;
        cos_coefficients_table_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        sin_coefficients_table_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        sin_coefficients_table_ce0 : OUT STD_LOGIC;
        sin_coefficients_table_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        select_ln46_1 : IN STD_LOGIC_VECTOR (0 downto 0);
        X_R_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_R_1_ce0 : OUT STD_LOGIC;
        X_R_1_we0 : OUT STD_LOGIC;
        X_R_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        X_R_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_R_1_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_R_1_ce1 : OUT STD_LOGIC;
        X_R_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_I_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_I_1_ce0 : OUT STD_LOGIC;
        X_I_1_we0 : OUT STD_LOGIC;
        X_I_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        X_I_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_I_1_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_I_1_ce1 : OUT STD_LOGIC;
        X_I_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1608_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1608_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1608_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1608_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1608_p_ce : OUT STD_LOGIC;
        grp_fu_1612_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1612_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1612_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1612_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1612_p_ce : OUT STD_LOGIC;
        grp_fu_1616_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1616_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1616_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1616_p_ce : OUT STD_LOGIC;
        grp_fu_1620_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1620_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1620_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1620_p_ce : OUT STD_LOGIC;
        grp_fu_1624_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1624_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1624_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1624_p_ce : OUT STD_LOGIC;
        grp_fu_1628_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1628_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1628_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1628_p_ce : OUT STD_LOGIC );
    end component;


    component fft_fft_Pipeline_VITIS_LOOP_68_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        numBF_2 : IN STD_LOGIC_VECTOR (7 downto 0);
        zext_ln68 : IN STD_LOGIC_VECTOR (3 downto 0);
        cos_coefficients_table_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        cos_coefficients_table_ce0 : OUT STD_LOGIC;
        cos_coefficients_table_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        sin_coefficients_table_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        sin_coefficients_table_ce0 : OUT STD_LOGIC;
        sin_coefficients_table_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        select_ln65_1 : IN STD_LOGIC_VECTOR (0 downto 0);
        X_R_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_R_2_ce0 : OUT STD_LOGIC;
        X_R_2_we0 : OUT STD_LOGIC;
        X_R_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        X_R_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_R_2_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_R_2_ce1 : OUT STD_LOGIC;
        X_R_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_I_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_I_2_ce0 : OUT STD_LOGIC;
        X_I_2_we0 : OUT STD_LOGIC;
        X_I_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        X_I_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_I_2_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_I_2_ce1 : OUT STD_LOGIC;
        X_I_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1608_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1608_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1608_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1608_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1608_p_ce : OUT STD_LOGIC;
        grp_fu_1612_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1612_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1612_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1612_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1612_p_ce : OUT STD_LOGIC;
        grp_fu_1616_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1616_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1616_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1616_p_ce : OUT STD_LOGIC;
        grp_fu_1620_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1620_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1620_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1620_p_ce : OUT STD_LOGIC;
        grp_fu_1624_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1624_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1624_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1624_p_ce : OUT STD_LOGIC;
        grp_fu_1628_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1628_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1628_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1628_p_ce : OUT STD_LOGIC );
    end component;


    component fft_fft_Pipeline_VITIS_LOOP_87_8 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        numBF_3 : IN STD_LOGIC_VECTOR (7 downto 0);
        zext_ln87 : IN STD_LOGIC_VECTOR (3 downto 0);
        cos_coefficients_table_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        cos_coefficients_table_ce0 : OUT STD_LOGIC;
        cos_coefficients_table_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        sin_coefficients_table_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        sin_coefficients_table_ce0 : OUT STD_LOGIC;
        sin_coefficients_table_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        select_ln84_1 : IN STD_LOGIC_VECTOR (0 downto 0);
        X_R_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_R_3_ce0 : OUT STD_LOGIC;
        X_R_3_we0 : OUT STD_LOGIC;
        X_R_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        X_R_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_R_3_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_R_3_ce1 : OUT STD_LOGIC;
        X_R_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_I_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_I_3_ce0 : OUT STD_LOGIC;
        X_I_3_we0 : OUT STD_LOGIC;
        X_I_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        X_I_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_I_3_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_I_3_ce1 : OUT STD_LOGIC;
        X_I_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1608_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1608_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1608_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1608_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1608_p_ce : OUT STD_LOGIC;
        grp_fu_1612_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1612_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1612_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1612_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1612_p_ce : OUT STD_LOGIC;
        grp_fu_1616_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1616_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1616_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1616_p_ce : OUT STD_LOGIC;
        grp_fu_1620_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1620_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1620_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1620_p_ce : OUT STD_LOGIC;
        grp_fu_1624_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1624_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1624_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1624_p_ce : OUT STD_LOGIC;
        grp_fu_1628_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1628_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1628_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1628_p_ce : OUT STD_LOGIC );
    end component;


    component fft_fft_Pipeline_VITIS_LOOP_106_10 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        numBF_4 : IN STD_LOGIC_VECTOR (7 downto 0);
        zext_ln106 : IN STD_LOGIC_VECTOR (3 downto 0);
        cos_coefficients_table_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        cos_coefficients_table_ce0 : OUT STD_LOGIC;
        cos_coefficients_table_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        sin_coefficients_table_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        sin_coefficients_table_ce0 : OUT STD_LOGIC;
        sin_coefficients_table_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        select_ln103_1 : IN STD_LOGIC_VECTOR (0 downto 0);
        X_R_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_R_4_ce0 : OUT STD_LOGIC;
        X_R_4_we0 : OUT STD_LOGIC;
        X_R_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        X_R_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_R_4_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_R_4_ce1 : OUT STD_LOGIC;
        X_R_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_I_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_I_4_ce0 : OUT STD_LOGIC;
        X_I_4_we0 : OUT STD_LOGIC;
        X_I_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        X_I_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_I_4_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_I_4_ce1 : OUT STD_LOGIC;
        X_I_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1608_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1608_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1608_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1608_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1608_p_ce : OUT STD_LOGIC;
        grp_fu_1612_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1612_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1612_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1612_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1612_p_ce : OUT STD_LOGIC;
        grp_fu_1616_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1616_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1616_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1616_p_ce : OUT STD_LOGIC;
        grp_fu_1620_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1620_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1620_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1620_p_ce : OUT STD_LOGIC;
        grp_fu_1624_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1624_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1624_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1624_p_ce : OUT STD_LOGIC;
        grp_fu_1628_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1628_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1628_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1628_p_ce : OUT STD_LOGIC );
    end component;


    component fft_fft_Pipeline_VITIS_LOOP_125_12 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        numBF_5 : IN STD_LOGIC_VECTOR (7 downto 0);
        zext_ln125 : IN STD_LOGIC_VECTOR (3 downto 0);
        cos_coefficients_table_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        cos_coefficients_table_ce0 : OUT STD_LOGIC;
        cos_coefficients_table_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        sin_coefficients_table_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        sin_coefficients_table_ce0 : OUT STD_LOGIC;
        sin_coefficients_table_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        select_ln122_1 : IN STD_LOGIC_VECTOR (0 downto 0);
        X_R_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_R_5_ce0 : OUT STD_LOGIC;
        X_R_5_we0 : OUT STD_LOGIC;
        X_R_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        X_R_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_R_5_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_R_5_ce1 : OUT STD_LOGIC;
        X_R_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_I_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_I_5_ce0 : OUT STD_LOGIC;
        X_I_5_we0 : OUT STD_LOGIC;
        X_I_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        X_I_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_I_5_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_I_5_ce1 : OUT STD_LOGIC;
        X_I_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1608_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1608_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1608_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1608_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1608_p_ce : OUT STD_LOGIC;
        grp_fu_1612_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1612_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1612_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1612_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1612_p_ce : OUT STD_LOGIC;
        grp_fu_1616_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1616_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1616_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1616_p_ce : OUT STD_LOGIC;
        grp_fu_1620_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1620_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1620_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1620_p_ce : OUT STD_LOGIC;
        grp_fu_1624_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1624_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1624_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1624_p_ce : OUT STD_LOGIC;
        grp_fu_1628_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1628_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1628_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1628_p_ce : OUT STD_LOGIC );
    end component;


    component fft_fft_Pipeline_VITIS_LOOP_144_14 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        numBF_6 : IN STD_LOGIC_VECTOR (7 downto 0);
        zext_ln144 : IN STD_LOGIC_VECTOR (3 downto 0);
        cos_coefficients_table_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        cos_coefficients_table_ce0 : OUT STD_LOGIC;
        cos_coefficients_table_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        sin_coefficients_table_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        sin_coefficients_table_ce0 : OUT STD_LOGIC;
        sin_coefficients_table_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        select_ln141_1 : IN STD_LOGIC_VECTOR (0 downto 0);
        X_R_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_R_6_ce0 : OUT STD_LOGIC;
        X_R_6_we0 : OUT STD_LOGIC;
        X_R_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        X_R_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_R_6_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_R_6_ce1 : OUT STD_LOGIC;
        X_R_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_I_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_I_6_ce0 : OUT STD_LOGIC;
        X_I_6_we0 : OUT STD_LOGIC;
        X_I_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        X_I_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_I_6_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_I_6_ce1 : OUT STD_LOGIC;
        X_I_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1608_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1608_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1608_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1608_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1608_p_ce : OUT STD_LOGIC;
        grp_fu_1612_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1612_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1612_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1612_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1612_p_ce : OUT STD_LOGIC;
        grp_fu_1616_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1616_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1616_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1616_p_ce : OUT STD_LOGIC;
        grp_fu_1620_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1620_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1620_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1620_p_ce : OUT STD_LOGIC;
        grp_fu_1624_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1624_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1624_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1624_p_ce : OUT STD_LOGIC;
        grp_fu_1628_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1628_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1628_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1628_p_ce : OUT STD_LOGIC );
    end component;


    component fft_fft_Pipeline_VITIS_LOOP_163_16 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        numBF_7 : IN STD_LOGIC_VECTOR (7 downto 0);
        zext_ln163 : IN STD_LOGIC_VECTOR (3 downto 0);
        cos_coefficients_table_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        cos_coefficients_table_ce0 : OUT STD_LOGIC;
        cos_coefficients_table_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        sin_coefficients_table_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        sin_coefficients_table_ce0 : OUT STD_LOGIC;
        sin_coefficients_table_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        select_ln160_1 : IN STD_LOGIC_VECTOR (0 downto 0);
        X_R_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_R_7_ce0 : OUT STD_LOGIC;
        X_R_7_we0 : OUT STD_LOGIC;
        X_R_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        X_R_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_R_7_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_R_7_ce1 : OUT STD_LOGIC;
        X_R_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_I_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_I_7_ce0 : OUT STD_LOGIC;
        X_I_7_we0 : OUT STD_LOGIC;
        X_I_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        X_I_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_I_7_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_I_7_ce1 : OUT STD_LOGIC;
        X_I_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1608_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1608_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1608_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1608_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1608_p_ce : OUT STD_LOGIC;
        grp_fu_1612_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1612_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1612_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1612_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1612_p_ce : OUT STD_LOGIC;
        grp_fu_1616_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1616_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1616_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1616_p_ce : OUT STD_LOGIC;
        grp_fu_1620_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1620_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1620_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1620_p_ce : OUT STD_LOGIC;
        grp_fu_1624_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1624_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1624_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1624_p_ce : OUT STD_LOGIC;
        grp_fu_1628_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1628_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1628_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1628_p_ce : OUT STD_LOGIC );
    end component;


    component fft_faddfsub_32ns_32ns_32_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fft_fmul_32ns_32ns_32_4_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208 : component fft_fft_Pipeline_VITIS_LOOP_30_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_ap_start,
        ap_done => grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_ap_done,
        ap_idle => grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_ap_idle,
        ap_ready => grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_ap_ready,
        numBF => numBF_reg_1250,
        zext_ln30 => sub9_reg_1281,
        cos_coefficients_table_address0 => grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_cos_coefficients_table_address0,
        cos_coefficients_table_ce0 => grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_cos_coefficients_table_ce0,
        cos_coefficients_table_q0 => cos_coefficients_table_q0,
        sin_coefficients_table_address0 => grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_sin_coefficients_table_address0,
        sin_coefficients_table_ce0 => grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_sin_coefficients_table_ce0,
        sin_coefficients_table_q0 => sin_coefficients_table_q0,
        select_ln27_1 => trunc_ln28_reg_1276,
        X_R_0_address0 => grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_X_R_0_address0,
        X_R_0_ce0 => grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_X_R_0_ce0,
        X_R_0_we0 => grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_X_R_0_we0,
        X_R_0_d0 => grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_X_R_0_d0,
        X_R_0_q0 => X_R_0_q0,
        X_R_0_address1 => grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_X_R_0_address1,
        X_R_0_ce1 => grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_X_R_0_ce1,
        X_R_0_q1 => X_R_0_q1,
        X_I_0_address0 => grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_X_I_0_address0,
        X_I_0_ce0 => grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_X_I_0_ce0,
        X_I_0_we0 => grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_X_I_0_we0,
        X_I_0_d0 => grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_X_I_0_d0,
        X_I_0_q0 => X_I_0_q0,
        X_I_0_address1 => grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_X_I_0_address1,
        X_I_0_ce1 => grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_X_I_0_ce1,
        X_I_0_q1 => X_I_0_q1,
        grp_fu_1608_p_din0 => grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1608_p_din0,
        grp_fu_1608_p_din1 => grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1608_p_din1,
        grp_fu_1608_p_opcode => grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1608_p_opcode,
        grp_fu_1608_p_dout0 => grp_fu_1608_p2,
        grp_fu_1608_p_ce => grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1608_p_ce,
        grp_fu_1612_p_din0 => grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1612_p_din0,
        grp_fu_1612_p_din1 => grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1612_p_din1,
        grp_fu_1612_p_opcode => grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1612_p_opcode,
        grp_fu_1612_p_dout0 => grp_fu_1612_p2,
        grp_fu_1612_p_ce => grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1612_p_ce,
        grp_fu_1616_p_din0 => grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1616_p_din0,
        grp_fu_1616_p_din1 => grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1616_p_din1,
        grp_fu_1616_p_dout0 => grp_fu_1616_p2,
        grp_fu_1616_p_ce => grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1616_p_ce,
        grp_fu_1620_p_din0 => grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1620_p_din0,
        grp_fu_1620_p_din1 => grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1620_p_din1,
        grp_fu_1620_p_dout0 => grp_fu_1620_p2,
        grp_fu_1620_p_ce => grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1620_p_ce,
        grp_fu_1624_p_din0 => grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1624_p_din0,
        grp_fu_1624_p_din1 => grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1624_p_din1,
        grp_fu_1624_p_dout0 => grp_fu_1624_p2,
        grp_fu_1624_p_ce => grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1624_p_ce,
        grp_fu_1628_p_din0 => grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1628_p_din0,
        grp_fu_1628_p_din1 => grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1628_p_din1,
        grp_fu_1628_p_dout0 => grp_fu_1628_p2,
        grp_fu_1628_p_ce => grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1628_p_ce);

    grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223 : component fft_fft_Pipeline_VITIS_LOOP_49_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_ap_start,
        ap_done => grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_ap_done,
        ap_idle => grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_ap_idle,
        ap_ready => grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_ap_ready,
        numBF_1 => numBF_1_reg_1299,
        zext_ln49 => sub97_reg_1330,
        cos_coefficients_table_address0 => grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_cos_coefficients_table_address0,
        cos_coefficients_table_ce0 => grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_cos_coefficients_table_ce0,
        cos_coefficients_table_q0 => cos_coefficients_table_q0,
        sin_coefficients_table_address0 => grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_sin_coefficients_table_address0,
        sin_coefficients_table_ce0 => grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_sin_coefficients_table_ce0,
        sin_coefficients_table_q0 => sin_coefficients_table_q0,
        select_ln46_1 => trunc_ln47_reg_1325,
        X_R_1_address0 => grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_X_R_1_address0,
        X_R_1_ce0 => grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_X_R_1_ce0,
        X_R_1_we0 => grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_X_R_1_we0,
        X_R_1_d0 => grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_X_R_1_d0,
        X_R_1_q0 => X_R_1_q0,
        X_R_1_address1 => grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_X_R_1_address1,
        X_R_1_ce1 => grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_X_R_1_ce1,
        X_R_1_q1 => X_R_1_q1,
        X_I_1_address0 => grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_X_I_1_address0,
        X_I_1_ce0 => grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_X_I_1_ce0,
        X_I_1_we0 => grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_X_I_1_we0,
        X_I_1_d0 => grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_X_I_1_d0,
        X_I_1_q0 => X_I_1_q0,
        X_I_1_address1 => grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_X_I_1_address1,
        X_I_1_ce1 => grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_X_I_1_ce1,
        X_I_1_q1 => X_I_1_q1,
        grp_fu_1608_p_din0 => grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1608_p_din0,
        grp_fu_1608_p_din1 => grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1608_p_din1,
        grp_fu_1608_p_opcode => grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1608_p_opcode,
        grp_fu_1608_p_dout0 => grp_fu_1608_p2,
        grp_fu_1608_p_ce => grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1608_p_ce,
        grp_fu_1612_p_din0 => grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1612_p_din0,
        grp_fu_1612_p_din1 => grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1612_p_din1,
        grp_fu_1612_p_opcode => grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1612_p_opcode,
        grp_fu_1612_p_dout0 => grp_fu_1612_p2,
        grp_fu_1612_p_ce => grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1612_p_ce,
        grp_fu_1616_p_din0 => grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1616_p_din0,
        grp_fu_1616_p_din1 => grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1616_p_din1,
        grp_fu_1616_p_dout0 => grp_fu_1616_p2,
        grp_fu_1616_p_ce => grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1616_p_ce,
        grp_fu_1620_p_din0 => grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1620_p_din0,
        grp_fu_1620_p_din1 => grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1620_p_din1,
        grp_fu_1620_p_dout0 => grp_fu_1620_p2,
        grp_fu_1620_p_ce => grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1620_p_ce,
        grp_fu_1624_p_din0 => grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1624_p_din0,
        grp_fu_1624_p_din1 => grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1624_p_din1,
        grp_fu_1624_p_dout0 => grp_fu_1624_p2,
        grp_fu_1624_p_ce => grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1624_p_ce,
        grp_fu_1628_p_din0 => grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1628_p_din0,
        grp_fu_1628_p_din1 => grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1628_p_din1,
        grp_fu_1628_p_dout0 => grp_fu_1628_p2,
        grp_fu_1628_p_ce => grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1628_p_ce);

    grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238 : component fft_fft_Pipeline_VITIS_LOOP_68_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_ap_start,
        ap_done => grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_ap_done,
        ap_idle => grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_ap_idle,
        ap_ready => grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_ap_ready,
        numBF_2 => numBF_2_reg_1348,
        zext_ln68 => sub196_reg_1379,
        cos_coefficients_table_address0 => grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_cos_coefficients_table_address0,
        cos_coefficients_table_ce0 => grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_cos_coefficients_table_ce0,
        cos_coefficients_table_q0 => cos_coefficients_table_q0,
        sin_coefficients_table_address0 => grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_sin_coefficients_table_address0,
        sin_coefficients_table_ce0 => grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_sin_coefficients_table_ce0,
        sin_coefficients_table_q0 => sin_coefficients_table_q0,
        select_ln65_1 => trunc_ln66_reg_1374,
        X_R_2_address0 => grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_X_R_2_address0,
        X_R_2_ce0 => grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_X_R_2_ce0,
        X_R_2_we0 => grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_X_R_2_we0,
        X_R_2_d0 => grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_X_R_2_d0,
        X_R_2_q0 => X_R_2_q0,
        X_R_2_address1 => grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_X_R_2_address1,
        X_R_2_ce1 => grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_X_R_2_ce1,
        X_R_2_q1 => X_R_2_q1,
        X_I_2_address0 => grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_X_I_2_address0,
        X_I_2_ce0 => grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_X_I_2_ce0,
        X_I_2_we0 => grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_X_I_2_we0,
        X_I_2_d0 => grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_X_I_2_d0,
        X_I_2_q0 => X_I_2_q0,
        X_I_2_address1 => grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_X_I_2_address1,
        X_I_2_ce1 => grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_X_I_2_ce1,
        X_I_2_q1 => X_I_2_q1,
        grp_fu_1608_p_din0 => grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1608_p_din0,
        grp_fu_1608_p_din1 => grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1608_p_din1,
        grp_fu_1608_p_opcode => grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1608_p_opcode,
        grp_fu_1608_p_dout0 => grp_fu_1608_p2,
        grp_fu_1608_p_ce => grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1608_p_ce,
        grp_fu_1612_p_din0 => grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1612_p_din0,
        grp_fu_1612_p_din1 => grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1612_p_din1,
        grp_fu_1612_p_opcode => grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1612_p_opcode,
        grp_fu_1612_p_dout0 => grp_fu_1612_p2,
        grp_fu_1612_p_ce => grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1612_p_ce,
        grp_fu_1616_p_din0 => grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1616_p_din0,
        grp_fu_1616_p_din1 => grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1616_p_din1,
        grp_fu_1616_p_dout0 => grp_fu_1616_p2,
        grp_fu_1616_p_ce => grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1616_p_ce,
        grp_fu_1620_p_din0 => grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1620_p_din0,
        grp_fu_1620_p_din1 => grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1620_p_din1,
        grp_fu_1620_p_dout0 => grp_fu_1620_p2,
        grp_fu_1620_p_ce => grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1620_p_ce,
        grp_fu_1624_p_din0 => grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1624_p_din0,
        grp_fu_1624_p_din1 => grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1624_p_din1,
        grp_fu_1624_p_dout0 => grp_fu_1624_p2,
        grp_fu_1624_p_ce => grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1624_p_ce,
        grp_fu_1628_p_din0 => grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1628_p_din0,
        grp_fu_1628_p_din1 => grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1628_p_din1,
        grp_fu_1628_p_dout0 => grp_fu_1628_p2,
        grp_fu_1628_p_ce => grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1628_p_ce);

    grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253 : component fft_fft_Pipeline_VITIS_LOOP_87_8
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_ap_start,
        ap_done => grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_ap_done,
        ap_idle => grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_ap_idle,
        ap_ready => grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_ap_ready,
        numBF_3 => numBF_3_reg_1397,
        zext_ln87 => sub295_reg_1428,
        cos_coefficients_table_address0 => grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_cos_coefficients_table_address0,
        cos_coefficients_table_ce0 => grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_cos_coefficients_table_ce0,
        cos_coefficients_table_q0 => cos_coefficients_table_q0,
        sin_coefficients_table_address0 => grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_sin_coefficients_table_address0,
        sin_coefficients_table_ce0 => grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_sin_coefficients_table_ce0,
        sin_coefficients_table_q0 => sin_coefficients_table_q0,
        select_ln84_1 => trunc_ln85_reg_1423,
        X_R_3_address0 => grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_X_R_3_address0,
        X_R_3_ce0 => grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_X_R_3_ce0,
        X_R_3_we0 => grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_X_R_3_we0,
        X_R_3_d0 => grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_X_R_3_d0,
        X_R_3_q0 => X_R_3_q0,
        X_R_3_address1 => grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_X_R_3_address1,
        X_R_3_ce1 => grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_X_R_3_ce1,
        X_R_3_q1 => X_R_3_q1,
        X_I_3_address0 => grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_X_I_3_address0,
        X_I_3_ce0 => grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_X_I_3_ce0,
        X_I_3_we0 => grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_X_I_3_we0,
        X_I_3_d0 => grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_X_I_3_d0,
        X_I_3_q0 => X_I_3_q0,
        X_I_3_address1 => grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_X_I_3_address1,
        X_I_3_ce1 => grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_X_I_3_ce1,
        X_I_3_q1 => X_I_3_q1,
        grp_fu_1608_p_din0 => grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1608_p_din0,
        grp_fu_1608_p_din1 => grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1608_p_din1,
        grp_fu_1608_p_opcode => grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1608_p_opcode,
        grp_fu_1608_p_dout0 => grp_fu_1608_p2,
        grp_fu_1608_p_ce => grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1608_p_ce,
        grp_fu_1612_p_din0 => grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1612_p_din0,
        grp_fu_1612_p_din1 => grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1612_p_din1,
        grp_fu_1612_p_opcode => grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1612_p_opcode,
        grp_fu_1612_p_dout0 => grp_fu_1612_p2,
        grp_fu_1612_p_ce => grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1612_p_ce,
        grp_fu_1616_p_din0 => grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1616_p_din0,
        grp_fu_1616_p_din1 => grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1616_p_din1,
        grp_fu_1616_p_dout0 => grp_fu_1616_p2,
        grp_fu_1616_p_ce => grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1616_p_ce,
        grp_fu_1620_p_din0 => grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1620_p_din0,
        grp_fu_1620_p_din1 => grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1620_p_din1,
        grp_fu_1620_p_dout0 => grp_fu_1620_p2,
        grp_fu_1620_p_ce => grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1620_p_ce,
        grp_fu_1624_p_din0 => grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1624_p_din0,
        grp_fu_1624_p_din1 => grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1624_p_din1,
        grp_fu_1624_p_dout0 => grp_fu_1624_p2,
        grp_fu_1624_p_ce => grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1624_p_ce,
        grp_fu_1628_p_din0 => grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1628_p_din0,
        grp_fu_1628_p_din1 => grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1628_p_din1,
        grp_fu_1628_p_dout0 => grp_fu_1628_p2,
        grp_fu_1628_p_ce => grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1628_p_ce);

    grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268 : component fft_fft_Pipeline_VITIS_LOOP_106_10
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_ap_start,
        ap_done => grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_ap_done,
        ap_idle => grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_ap_idle,
        ap_ready => grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_ap_ready,
        numBF_4 => numBF_4_reg_1446,
        zext_ln106 => sub394_reg_1477,
        cos_coefficients_table_address0 => grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_cos_coefficients_table_address0,
        cos_coefficients_table_ce0 => grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_cos_coefficients_table_ce0,
        cos_coefficients_table_q0 => cos_coefficients_table_q0,
        sin_coefficients_table_address0 => grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_sin_coefficients_table_address0,
        sin_coefficients_table_ce0 => grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_sin_coefficients_table_ce0,
        sin_coefficients_table_q0 => sin_coefficients_table_q0,
        select_ln103_1 => trunc_ln104_reg_1472,
        X_R_4_address0 => grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_X_R_4_address0,
        X_R_4_ce0 => grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_X_R_4_ce0,
        X_R_4_we0 => grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_X_R_4_we0,
        X_R_4_d0 => grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_X_R_4_d0,
        X_R_4_q0 => X_R_4_q0,
        X_R_4_address1 => grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_X_R_4_address1,
        X_R_4_ce1 => grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_X_R_4_ce1,
        X_R_4_q1 => X_R_4_q1,
        X_I_4_address0 => grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_X_I_4_address0,
        X_I_4_ce0 => grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_X_I_4_ce0,
        X_I_4_we0 => grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_X_I_4_we0,
        X_I_4_d0 => grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_X_I_4_d0,
        X_I_4_q0 => X_I_4_q0,
        X_I_4_address1 => grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_X_I_4_address1,
        X_I_4_ce1 => grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_X_I_4_ce1,
        X_I_4_q1 => X_I_4_q1,
        grp_fu_1608_p_din0 => grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1608_p_din0,
        grp_fu_1608_p_din1 => grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1608_p_din1,
        grp_fu_1608_p_opcode => grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1608_p_opcode,
        grp_fu_1608_p_dout0 => grp_fu_1608_p2,
        grp_fu_1608_p_ce => grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1608_p_ce,
        grp_fu_1612_p_din0 => grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1612_p_din0,
        grp_fu_1612_p_din1 => grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1612_p_din1,
        grp_fu_1612_p_opcode => grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1612_p_opcode,
        grp_fu_1612_p_dout0 => grp_fu_1612_p2,
        grp_fu_1612_p_ce => grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1612_p_ce,
        grp_fu_1616_p_din0 => grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1616_p_din0,
        grp_fu_1616_p_din1 => grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1616_p_din1,
        grp_fu_1616_p_dout0 => grp_fu_1616_p2,
        grp_fu_1616_p_ce => grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1616_p_ce,
        grp_fu_1620_p_din0 => grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1620_p_din0,
        grp_fu_1620_p_din1 => grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1620_p_din1,
        grp_fu_1620_p_dout0 => grp_fu_1620_p2,
        grp_fu_1620_p_ce => grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1620_p_ce,
        grp_fu_1624_p_din0 => grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1624_p_din0,
        grp_fu_1624_p_din1 => grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1624_p_din1,
        grp_fu_1624_p_dout0 => grp_fu_1624_p2,
        grp_fu_1624_p_ce => grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1624_p_ce,
        grp_fu_1628_p_din0 => grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1628_p_din0,
        grp_fu_1628_p_din1 => grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1628_p_din1,
        grp_fu_1628_p_dout0 => grp_fu_1628_p2,
        grp_fu_1628_p_ce => grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1628_p_ce);

    grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283 : component fft_fft_Pipeline_VITIS_LOOP_125_12
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_ap_start,
        ap_done => grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_ap_done,
        ap_idle => grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_ap_idle,
        ap_ready => grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_ap_ready,
        numBF_5 => numBF_5_reg_1495,
        zext_ln125 => sub493_reg_1526,
        cos_coefficients_table_address0 => grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_cos_coefficients_table_address0,
        cos_coefficients_table_ce0 => grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_cos_coefficients_table_ce0,
        cos_coefficients_table_q0 => cos_coefficients_table_q0,
        sin_coefficients_table_address0 => grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_sin_coefficients_table_address0,
        sin_coefficients_table_ce0 => grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_sin_coefficients_table_ce0,
        sin_coefficients_table_q0 => sin_coefficients_table_q0,
        select_ln122_1 => trunc_ln123_reg_1521,
        X_R_5_address0 => grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_X_R_5_address0,
        X_R_5_ce0 => grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_X_R_5_ce0,
        X_R_5_we0 => grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_X_R_5_we0,
        X_R_5_d0 => grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_X_R_5_d0,
        X_R_5_q0 => X_R_5_q0,
        X_R_5_address1 => grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_X_R_5_address1,
        X_R_5_ce1 => grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_X_R_5_ce1,
        X_R_5_q1 => X_R_5_q1,
        X_I_5_address0 => grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_X_I_5_address0,
        X_I_5_ce0 => grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_X_I_5_ce0,
        X_I_5_we0 => grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_X_I_5_we0,
        X_I_5_d0 => grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_X_I_5_d0,
        X_I_5_q0 => X_I_5_q0,
        X_I_5_address1 => grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_X_I_5_address1,
        X_I_5_ce1 => grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_X_I_5_ce1,
        X_I_5_q1 => X_I_5_q1,
        grp_fu_1608_p_din0 => grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1608_p_din0,
        grp_fu_1608_p_din1 => grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1608_p_din1,
        grp_fu_1608_p_opcode => grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1608_p_opcode,
        grp_fu_1608_p_dout0 => grp_fu_1608_p2,
        grp_fu_1608_p_ce => grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1608_p_ce,
        grp_fu_1612_p_din0 => grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1612_p_din0,
        grp_fu_1612_p_din1 => grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1612_p_din1,
        grp_fu_1612_p_opcode => grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1612_p_opcode,
        grp_fu_1612_p_dout0 => grp_fu_1612_p2,
        grp_fu_1612_p_ce => grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1612_p_ce,
        grp_fu_1616_p_din0 => grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1616_p_din0,
        grp_fu_1616_p_din1 => grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1616_p_din1,
        grp_fu_1616_p_dout0 => grp_fu_1616_p2,
        grp_fu_1616_p_ce => grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1616_p_ce,
        grp_fu_1620_p_din0 => grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1620_p_din0,
        grp_fu_1620_p_din1 => grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1620_p_din1,
        grp_fu_1620_p_dout0 => grp_fu_1620_p2,
        grp_fu_1620_p_ce => grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1620_p_ce,
        grp_fu_1624_p_din0 => grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1624_p_din0,
        grp_fu_1624_p_din1 => grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1624_p_din1,
        grp_fu_1624_p_dout0 => grp_fu_1624_p2,
        grp_fu_1624_p_ce => grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1624_p_ce,
        grp_fu_1628_p_din0 => grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1628_p_din0,
        grp_fu_1628_p_din1 => grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1628_p_din1,
        grp_fu_1628_p_dout0 => grp_fu_1628_p2,
        grp_fu_1628_p_ce => grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1628_p_ce);

    grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298 : component fft_fft_Pipeline_VITIS_LOOP_144_14
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_ap_start,
        ap_done => grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_ap_done,
        ap_idle => grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_ap_idle,
        ap_ready => grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_ap_ready,
        numBF_6 => numBF_6_reg_1544,
        zext_ln144 => sub592_reg_1575,
        cos_coefficients_table_address0 => grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_cos_coefficients_table_address0,
        cos_coefficients_table_ce0 => grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_cos_coefficients_table_ce0,
        cos_coefficients_table_q0 => cos_coefficients_table_q0,
        sin_coefficients_table_address0 => grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_sin_coefficients_table_address0,
        sin_coefficients_table_ce0 => grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_sin_coefficients_table_ce0,
        sin_coefficients_table_q0 => sin_coefficients_table_q0,
        select_ln141_1 => trunc_ln142_reg_1570,
        X_R_6_address0 => grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_X_R_6_address0,
        X_R_6_ce0 => grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_X_R_6_ce0,
        X_R_6_we0 => grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_X_R_6_we0,
        X_R_6_d0 => grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_X_R_6_d0,
        X_R_6_q0 => X_R_6_q0,
        X_R_6_address1 => grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_X_R_6_address1,
        X_R_6_ce1 => grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_X_R_6_ce1,
        X_R_6_q1 => X_R_6_q1,
        X_I_6_address0 => grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_X_I_6_address0,
        X_I_6_ce0 => grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_X_I_6_ce0,
        X_I_6_we0 => grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_X_I_6_we0,
        X_I_6_d0 => grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_X_I_6_d0,
        X_I_6_q0 => X_I_6_q0,
        X_I_6_address1 => grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_X_I_6_address1,
        X_I_6_ce1 => grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_X_I_6_ce1,
        X_I_6_q1 => X_I_6_q1,
        grp_fu_1608_p_din0 => grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1608_p_din0,
        grp_fu_1608_p_din1 => grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1608_p_din1,
        grp_fu_1608_p_opcode => grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1608_p_opcode,
        grp_fu_1608_p_dout0 => grp_fu_1608_p2,
        grp_fu_1608_p_ce => grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1608_p_ce,
        grp_fu_1612_p_din0 => grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1612_p_din0,
        grp_fu_1612_p_din1 => grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1612_p_din1,
        grp_fu_1612_p_opcode => grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1612_p_opcode,
        grp_fu_1612_p_dout0 => grp_fu_1612_p2,
        grp_fu_1612_p_ce => grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1612_p_ce,
        grp_fu_1616_p_din0 => grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1616_p_din0,
        grp_fu_1616_p_din1 => grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1616_p_din1,
        grp_fu_1616_p_dout0 => grp_fu_1616_p2,
        grp_fu_1616_p_ce => grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1616_p_ce,
        grp_fu_1620_p_din0 => grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1620_p_din0,
        grp_fu_1620_p_din1 => grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1620_p_din1,
        grp_fu_1620_p_dout0 => grp_fu_1620_p2,
        grp_fu_1620_p_ce => grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1620_p_ce,
        grp_fu_1624_p_din0 => grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1624_p_din0,
        grp_fu_1624_p_din1 => grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1624_p_din1,
        grp_fu_1624_p_dout0 => grp_fu_1624_p2,
        grp_fu_1624_p_ce => grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1624_p_ce,
        grp_fu_1628_p_din0 => grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1628_p_din0,
        grp_fu_1628_p_din1 => grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1628_p_din1,
        grp_fu_1628_p_dout0 => grp_fu_1628_p2,
        grp_fu_1628_p_ce => grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1628_p_ce);

    grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313 : component fft_fft_Pipeline_VITIS_LOOP_163_16
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_ap_start,
        ap_done => grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_ap_done,
        ap_idle => grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_ap_idle,
        ap_ready => grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_ap_ready,
        numBF_7 => numBF_7_reg_1593,
        zext_ln163 => sub691_reg_1603,
        cos_coefficients_table_address0 => grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_cos_coefficients_table_address0,
        cos_coefficients_table_ce0 => grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_cos_coefficients_table_ce0,
        cos_coefficients_table_q0 => cos_coefficients_table_q0,
        sin_coefficients_table_address0 => grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_sin_coefficients_table_address0,
        sin_coefficients_table_ce0 => grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_sin_coefficients_table_ce0,
        sin_coefficients_table_q0 => sin_coefficients_table_q0,
        select_ln160_1 => trunc_ln161_reg_1598,
        X_R_7_address0 => grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_X_R_7_address0,
        X_R_7_ce0 => grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_X_R_7_ce0,
        X_R_7_we0 => grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_X_R_7_we0,
        X_R_7_d0 => grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_X_R_7_d0,
        X_R_7_q0 => X_R_7_q0,
        X_R_7_address1 => grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_X_R_7_address1,
        X_R_7_ce1 => grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_X_R_7_ce1,
        X_R_7_q1 => X_R_7_q1,
        X_I_7_address0 => grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_X_I_7_address0,
        X_I_7_ce0 => grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_X_I_7_ce0,
        X_I_7_we0 => grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_X_I_7_we0,
        X_I_7_d0 => grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_X_I_7_d0,
        X_I_7_q0 => X_I_7_q0,
        X_I_7_address1 => grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_X_I_7_address1,
        X_I_7_ce1 => grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_X_I_7_ce1,
        X_I_7_q1 => X_I_7_q1,
        grp_fu_1608_p_din0 => grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1608_p_din0,
        grp_fu_1608_p_din1 => grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1608_p_din1,
        grp_fu_1608_p_opcode => grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1608_p_opcode,
        grp_fu_1608_p_dout0 => grp_fu_1608_p2,
        grp_fu_1608_p_ce => grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1608_p_ce,
        grp_fu_1612_p_din0 => grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1612_p_din0,
        grp_fu_1612_p_din1 => grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1612_p_din1,
        grp_fu_1612_p_opcode => grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1612_p_opcode,
        grp_fu_1612_p_dout0 => grp_fu_1612_p2,
        grp_fu_1612_p_ce => grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1612_p_ce,
        grp_fu_1616_p_din0 => grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1616_p_din0,
        grp_fu_1616_p_din1 => grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1616_p_din1,
        grp_fu_1616_p_dout0 => grp_fu_1616_p2,
        grp_fu_1616_p_ce => grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1616_p_ce,
        grp_fu_1620_p_din0 => grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1620_p_din0,
        grp_fu_1620_p_din1 => grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1620_p_din1,
        grp_fu_1620_p_dout0 => grp_fu_1620_p2,
        grp_fu_1620_p_ce => grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1620_p_ce,
        grp_fu_1624_p_din0 => grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1624_p_din0,
        grp_fu_1624_p_din1 => grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1624_p_din1,
        grp_fu_1624_p_dout0 => grp_fu_1624_p2,
        grp_fu_1624_p_ce => grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1624_p_ce,
        grp_fu_1628_p_din0 => grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1628_p_din0,
        grp_fu_1628_p_din1 => grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1628_p_din1,
        grp_fu_1628_p_dout0 => grp_fu_1628_p2,
        grp_fu_1628_p_ce => grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1628_p_ce);

    faddfsub_32ns_32ns_32_5_full_dsp_1_U105 : component fft_faddfsub_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1608_p0,
        din1 => grp_fu_1608_p1,
        opcode => grp_fu_1608_opcode,
        ce => grp_fu_1608_ce,
        dout => grp_fu_1608_p2);

    faddfsub_32ns_32ns_32_5_full_dsp_1_U106 : component fft_faddfsub_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1612_p0,
        din1 => grp_fu_1612_p1,
        opcode => grp_fu_1612_opcode,
        ce => grp_fu_1612_ce,
        dout => grp_fu_1612_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U107 : component fft_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1616_p0,
        din1 => grp_fu_1616_p1,
        ce => grp_fu_1616_ce,
        dout => grp_fu_1616_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U108 : component fft_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1620_p0,
        din1 => grp_fu_1620_p1,
        ce => grp_fu_1620_ce,
        dout => grp_fu_1620_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U109 : component fft_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1624_p0,
        din1 => grp_fu_1624_p1,
        ce => grp_fu_1624_ce,
        dout => grp_fu_1624_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U110 : component fft_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1628_p0,
        din1 => grp_fu_1628_p1,
        ce => grp_fu_1628_ce,
        dout => grp_fu_1628_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                    grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_ap_ready = ap_const_logic_1)) then 
                    grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                    grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_ap_ready = ap_const_logic_1)) then 
                    grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                    grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_ap_ready = ap_const_logic_1)) then 
                    grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
                    grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_ap_ready = ap_const_logic_1)) then 
                    grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_ap_ready = ap_const_logic_1)) then 
                    grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_ap_ready = ap_const_logic_1)) then 
                    grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_ap_ready = ap_const_logic_1)) then 
                    grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                    grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_ap_ready = ap_const_logic_1)) then 
                    grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_1_fu_128_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln27_fu_346_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                i_1_fu_128 <= ap_const_lv2_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                i_1_fu_128 <= select_ln46_1_fu_542_p3;
            end if; 
        end if;
    end process;

    i_2_fu_140_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln46_fu_457_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                i_2_fu_140 <= ap_const_lv2_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                i_2_fu_140 <= select_ln65_1_fu_653_p3;
            end if; 
        end if;
    end process;

    i_3_fu_152_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_fu_568_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                i_3_fu_152 <= ap_const_lv2_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                i_3_fu_152 <= select_ln84_1_fu_764_p3;
            end if; 
        end if;
    end process;

    i_4_fu_164_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln84_fu_679_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                i_4_fu_164 <= ap_const_lv2_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                i_4_fu_164 <= select_ln103_1_fu_875_p3;
            end if; 
        end if;
    end process;

    i_5_fu_176_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln103_fu_790_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                i_5_fu_176 <= ap_const_lv2_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                i_5_fu_176 <= select_ln122_1_fu_986_p3;
            end if; 
        end if;
    end process;

    i_6_fu_188_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln122_fu_901_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                i_6_fu_188 <= ap_const_lv2_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                i_6_fu_188 <= select_ln141_1_fu_1097_p3;
            end if; 
        end if;
    end process;

    i_7_fu_200_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state20) and (icmp_ln141_fu_1012_p2 = ap_const_lv1_1))) then 
                i_7_fu_200 <= ap_const_lv2_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
                i_7_fu_200 <= select_ln160_1_fu_1193_p3;
            end if; 
        end if;
    end process;

    i_fu_116_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_fu_116 <= ap_const_lv2_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                i_fu_116 <= select_ln27_1_fu_431_p3;
            end if; 
        end if;
    end process;

    indvar_flatten13_fu_144_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln46_fu_457_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                indvar_flatten13_fu_144 <= ap_const_lv5_0;
            elsif (((icmp_ln65_fu_568_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                indvar_flatten13_fu_144 <= add_ln65_fu_574_p2;
            end if; 
        end if;
    end process;

    indvar_flatten20_fu_156_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_fu_568_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                indvar_flatten20_fu_156 <= ap_const_lv5_0;
            elsif (((icmp_ln84_fu_679_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                indvar_flatten20_fu_156 <= add_ln84_fu_685_p2;
            end if; 
        end if;
    end process;

    indvar_flatten27_fu_168_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln84_fu_679_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                indvar_flatten27_fu_168 <= ap_const_lv5_0;
            elsif (((icmp_ln103_fu_790_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                indvar_flatten27_fu_168 <= add_ln103_fu_796_p2;
            end if; 
        end if;
    end process;

    indvar_flatten34_fu_180_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln103_fu_790_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                indvar_flatten34_fu_180 <= ap_const_lv5_0;
            elsif (((icmp_ln122_fu_901_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                indvar_flatten34_fu_180 <= add_ln122_fu_907_p2;
            end if; 
        end if;
    end process;

    indvar_flatten41_fu_192_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln122_fu_901_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                indvar_flatten41_fu_192 <= ap_const_lv5_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state20) and (icmp_ln141_fu_1012_p2 = ap_const_lv1_0))) then 
                indvar_flatten41_fu_192 <= add_ln141_fu_1018_p2;
            end if; 
        end if;
    end process;

    indvar_flatten48_fu_204_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state20) and (icmp_ln141_fu_1012_p2 = ap_const_lv1_1))) then 
                indvar_flatten48_fu_204 <= ap_const_lv5_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state23) and (icmp_ln160_fu_1123_p2 = ap_const_lv1_0))) then 
                indvar_flatten48_fu_204 <= add_ln160_fu_1129_p2;
            end if; 
        end if;
    end process;

    indvar_flatten6_fu_132_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln27_fu_346_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                indvar_flatten6_fu_132 <= ap_const_lv5_0;
            elsif (((icmp_ln46_fu_457_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                indvar_flatten6_fu_132 <= add_ln46_fu_463_p2;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_120_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvar_flatten_fu_120 <= ap_const_lv5_0;
            elsif (((icmp_ln27_fu_346_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                indvar_flatten_fu_120 <= add_ln27_fu_352_p2;
            end if; 
        end if;
    end process;

    stage_11_fu_184_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln122_fu_901_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                stage_11_fu_184 <= ap_const_lv4_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state20) and (icmp_ln141_fu_1012_p2 = ap_const_lv1_0))) then 
                stage_11_fu_184 <= stage_14_fu_1057_p2;
            end if; 
        end if;
    end process;

    stage_13_fu_196_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state20) and (icmp_ln141_fu_1012_p2 = ap_const_lv1_1))) then 
                stage_13_fu_196 <= ap_const_lv4_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state23) and (icmp_ln160_fu_1123_p2 = ap_const_lv1_0))) then 
                stage_13_fu_196 <= stage_15_fu_1168_p2;
            end if; 
        end if;
    end process;

    stage_1_fu_124_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln27_fu_346_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                stage_1_fu_124 <= ap_const_lv4_1;
            elsif (((icmp_ln46_fu_457_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                stage_1_fu_124 <= stage_4_fu_502_p2;
            end if; 
        end if;
    end process;

    stage_3_fu_136_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln46_fu_457_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                stage_3_fu_136 <= ap_const_lv4_1;
            elsif (((icmp_ln65_fu_568_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                stage_3_fu_136 <= stage_6_fu_613_p2;
            end if; 
        end if;
    end process;

    stage_5_fu_148_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln65_fu_568_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                stage_5_fu_148 <= ap_const_lv4_1;
            elsif (((icmp_ln84_fu_679_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                stage_5_fu_148 <= stage_8_fu_724_p2;
            end if; 
        end if;
    end process;

    stage_7_fu_160_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln84_fu_679_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                stage_7_fu_160 <= ap_const_lv4_1;
            elsif (((icmp_ln103_fu_790_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                stage_7_fu_160 <= stage_10_fu_835_p2;
            end if; 
        end if;
    end process;

    stage_9_fu_172_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln103_fu_790_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                stage_9_fu_172 <= ap_const_lv4_1;
            elsif (((icmp_ln122_fu_901_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                stage_9_fu_172 <= stage_12_fu_946_p2;
            end if; 
        end if;
    end process;

    stage_fu_112_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                stage_fu_112 <= ap_const_lv4_1;
            elsif (((icmp_ln27_fu_346_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                stage_fu_112 <= stage_2_fu_391_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                icmp_ln104_reg_1436 <= icmp_ln104_fu_805_p2;
                numBF_4_reg_1446 <= numBF_4_fu_829_p2;
                select_ln103_reg_1441 <= select_ln103_fu_811_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then
                icmp_ln123_reg_1485 <= icmp_ln123_fu_916_p2;
                numBF_5_reg_1495 <= numBF_5_fu_940_p2;
                select_ln122_reg_1490 <= select_ln122_fu_922_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state20)) then
                icmp_ln142_reg_1534 <= icmp_ln142_fu_1027_p2;
                numBF_6_reg_1544 <= numBF_6_fu_1051_p2;
                select_ln141_reg_1539 <= select_ln141_fu_1033_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state23)) then
                icmp_ln161_reg_1583 <= icmp_ln161_fu_1138_p2;
                numBF_7_reg_1593 <= numBF_7_fu_1162_p2;
                select_ln160_reg_1588 <= select_ln160_fu_1144_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                icmp_ln28_reg_1240 <= icmp_ln28_fu_361_p2;
                numBF_reg_1250 <= numBF_fu_385_p2;
                select_ln27_reg_1245 <= select_ln27_fu_367_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                icmp_ln47_reg_1289 <= icmp_ln47_fu_472_p2;
                numBF_1_reg_1299 <= numBF_1_fu_496_p2;
                select_ln46_reg_1294 <= select_ln46_fu_478_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                icmp_ln66_reg_1338 <= icmp_ln66_fu_583_p2;
                numBF_2_reg_1348 <= numBF_2_fu_607_p2;
                select_ln65_reg_1343 <= select_ln65_fu_589_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                icmp_ln85_reg_1387 <= icmp_ln85_fu_694_p2;
                numBF_3_reg_1397 <= numBF_3_fu_718_p2;
                select_ln84_reg_1392 <= select_ln84_fu_700_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                sub196_reg_1379 <= sub196_fu_665_p2;
                trunc_ln66_reg_1374 <= trunc_ln66_fu_660_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                sub295_reg_1428 <= sub295_fu_776_p2;
                trunc_ln85_reg_1423 <= trunc_ln85_fu_771_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then
                sub394_reg_1477 <= sub394_fu_887_p2;
                trunc_ln104_reg_1472 <= trunc_ln104_fu_882_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then
                sub493_reg_1526 <= sub493_fu_998_p2;
                trunc_ln123_reg_1521 <= trunc_ln123_fu_993_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state21)) then
                sub592_reg_1575 <= sub592_fu_1109_p2;
                trunc_ln142_reg_1570 <= trunc_ln142_fu_1104_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state24)) then
                sub691_reg_1603 <= sub691_fu_1205_p2;
                trunc_ln161_reg_1598 <= trunc_ln161_fu_1200_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                sub97_reg_1330 <= sub97_fu_554_p2;
                trunc_ln47_reg_1325 <= trunc_ln47_fu_549_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                sub9_reg_1281 <= sub9_fu_443_p2;
                trunc_ln28_reg_1276 <= trunc_ln28_fu_438_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state8, ap_CS_fsm_state11, ap_CS_fsm_state14, ap_CS_fsm_state17, ap_CS_fsm_state20, ap_CS_fsm_state23, grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_ap_done, grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_ap_done, grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_ap_done, grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_ap_done, grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_ap_done, grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_ap_done, grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_ap_done, grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_ap_done, ap_CS_fsm_state4, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state13, ap_CS_fsm_state16, ap_CS_fsm_state19, ap_CS_fsm_state22, ap_CS_fsm_state25, icmp_ln27_fu_346_p2, icmp_ln46_fu_457_p2, icmp_ln65_fu_568_p2, icmp_ln84_fu_679_p2, icmp_ln103_fu_790_p2, icmp_ln122_fu_901_p2, icmp_ln141_fu_1012_p2, icmp_ln160_fu_1123_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln27_fu_346_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                if (((icmp_ln46_fu_457_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                if (((icmp_ln65_fu_568_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                if (((icmp_ln84_fu_679_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                if (((grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                if (((icmp_ln103_fu_790_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                if (((grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state17 => 
                if (((icmp_ln122_fu_901_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then
                    ap_NS_fsm <= ap_ST_fsm_state20;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                if (((grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state19))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state19;
                end if;
            when ap_ST_fsm_state20 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state20) and (icmp_ln141_fu_1012_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state23;
                else
                    ap_NS_fsm <= ap_ST_fsm_state21;
                end if;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                if (((grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state22))) then
                    ap_NS_fsm <= ap_ST_fsm_state20;
                else
                    ap_NS_fsm <= ap_ST_fsm_state22;
                end if;
            when ap_ST_fsm_state23 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state23) and (icmp_ln160_fu_1123_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state24;
                end if;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                if (((grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state25))) then
                    ap_NS_fsm <= ap_ST_fsm_state23;
                else
                    ap_NS_fsm <= ap_ST_fsm_state25;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    X_I_0_address0 <= grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_X_I_0_address0;
    X_I_0_address1 <= grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_X_I_0_address1;
    X_I_0_ce0 <= grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_X_I_0_ce0;
    X_I_0_ce1 <= grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_X_I_0_ce1;
    X_I_0_d0 <= grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_X_I_0_d0;
    X_I_0_we0 <= grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_X_I_0_we0;
    X_I_1_address0 <= grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_X_I_1_address0;
    X_I_1_address1 <= grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_X_I_1_address1;
    X_I_1_ce0 <= grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_X_I_1_ce0;
    X_I_1_ce1 <= grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_X_I_1_ce1;
    X_I_1_d0 <= grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_X_I_1_d0;
    X_I_1_we0 <= grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_X_I_1_we0;
    X_I_2_address0 <= grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_X_I_2_address0;
    X_I_2_address1 <= grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_X_I_2_address1;
    X_I_2_ce0 <= grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_X_I_2_ce0;
    X_I_2_ce1 <= grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_X_I_2_ce1;
    X_I_2_d0 <= grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_X_I_2_d0;
    X_I_2_we0 <= grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_X_I_2_we0;
    X_I_3_address0 <= grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_X_I_3_address0;
    X_I_3_address1 <= grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_X_I_3_address1;
    X_I_3_ce0 <= grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_X_I_3_ce0;
    X_I_3_ce1 <= grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_X_I_3_ce1;
    X_I_3_d0 <= grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_X_I_3_d0;
    X_I_3_we0 <= grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_X_I_3_we0;
    X_I_4_address0 <= grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_X_I_4_address0;
    X_I_4_address1 <= grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_X_I_4_address1;
    X_I_4_ce0 <= grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_X_I_4_ce0;
    X_I_4_ce1 <= grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_X_I_4_ce1;
    X_I_4_d0 <= grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_X_I_4_d0;
    X_I_4_we0 <= grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_X_I_4_we0;
    X_I_5_address0 <= grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_X_I_5_address0;
    X_I_5_address1 <= grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_X_I_5_address1;
    X_I_5_ce0 <= grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_X_I_5_ce0;
    X_I_5_ce1 <= grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_X_I_5_ce1;
    X_I_5_d0 <= grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_X_I_5_d0;
    X_I_5_we0 <= grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_X_I_5_we0;
    X_I_6_address0 <= grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_X_I_6_address0;
    X_I_6_address1 <= grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_X_I_6_address1;
    X_I_6_ce0 <= grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_X_I_6_ce0;
    X_I_6_ce1 <= grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_X_I_6_ce1;
    X_I_6_d0 <= grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_X_I_6_d0;
    X_I_6_we0 <= grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_X_I_6_we0;
    X_I_7_address0 <= grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_X_I_7_address0;
    X_I_7_address1 <= grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_X_I_7_address1;
    X_I_7_ce0 <= grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_X_I_7_ce0;
    X_I_7_ce1 <= grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_X_I_7_ce1;
    X_I_7_d0 <= grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_X_I_7_d0;
    X_I_7_we0 <= grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_X_I_7_we0;
    X_R_0_address0 <= grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_X_R_0_address0;
    X_R_0_address1 <= grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_X_R_0_address1;
    X_R_0_ce0 <= grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_X_R_0_ce0;
    X_R_0_ce1 <= grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_X_R_0_ce1;
    X_R_0_d0 <= grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_X_R_0_d0;
    X_R_0_we0 <= grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_X_R_0_we0;
    X_R_1_address0 <= grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_X_R_1_address0;
    X_R_1_address1 <= grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_X_R_1_address1;
    X_R_1_ce0 <= grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_X_R_1_ce0;
    X_R_1_ce1 <= grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_X_R_1_ce1;
    X_R_1_d0 <= grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_X_R_1_d0;
    X_R_1_we0 <= grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_X_R_1_we0;
    X_R_2_address0 <= grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_X_R_2_address0;
    X_R_2_address1 <= grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_X_R_2_address1;
    X_R_2_ce0 <= grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_X_R_2_ce0;
    X_R_2_ce1 <= grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_X_R_2_ce1;
    X_R_2_d0 <= grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_X_R_2_d0;
    X_R_2_we0 <= grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_X_R_2_we0;
    X_R_3_address0 <= grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_X_R_3_address0;
    X_R_3_address1 <= grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_X_R_3_address1;
    X_R_3_ce0 <= grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_X_R_3_ce0;
    X_R_3_ce1 <= grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_X_R_3_ce1;
    X_R_3_d0 <= grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_X_R_3_d0;
    X_R_3_we0 <= grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_X_R_3_we0;
    X_R_4_address0 <= grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_X_R_4_address0;
    X_R_4_address1 <= grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_X_R_4_address1;
    X_R_4_ce0 <= grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_X_R_4_ce0;
    X_R_4_ce1 <= grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_X_R_4_ce1;
    X_R_4_d0 <= grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_X_R_4_d0;
    X_R_4_we0 <= grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_X_R_4_we0;
    X_R_5_address0 <= grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_X_R_5_address0;
    X_R_5_address1 <= grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_X_R_5_address1;
    X_R_5_ce0 <= grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_X_R_5_ce0;
    X_R_5_ce1 <= grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_X_R_5_ce1;
    X_R_5_d0 <= grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_X_R_5_d0;
    X_R_5_we0 <= grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_X_R_5_we0;
    X_R_6_address0 <= grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_X_R_6_address0;
    X_R_6_address1 <= grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_X_R_6_address1;
    X_R_6_ce0 <= grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_X_R_6_ce0;
    X_R_6_ce1 <= grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_X_R_6_ce1;
    X_R_6_d0 <= grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_X_R_6_d0;
    X_R_6_we0 <= grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_X_R_6_we0;
    X_R_7_address0 <= grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_X_R_7_address0;
    X_R_7_address1 <= grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_X_R_7_address1;
    X_R_7_ce0 <= grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_X_R_7_ce0;
    X_R_7_ce1 <= grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_X_R_7_ce1;
    X_R_7_d0 <= grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_X_R_7_d0;
    X_R_7_we0 <= grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_X_R_7_we0;
    add_ln103_1_fu_869_p2 <= std_logic_vector(unsigned(i_4_fu_164) + unsigned(ap_const_lv2_1));
    add_ln103_fu_796_p2 <= std_logic_vector(unsigned(indvar_flatten27_fu_168) + unsigned(ap_const_lv5_1));
    add_ln105_fu_819_p2 <= std_logic_vector(unsigned(select_ln103_fu_811_p3) + unsigned(ap_const_lv4_F));
    add_ln122_1_fu_980_p2 <= std_logic_vector(unsigned(i_5_fu_176) + unsigned(ap_const_lv2_1));
    add_ln122_fu_907_p2 <= std_logic_vector(unsigned(indvar_flatten34_fu_180) + unsigned(ap_const_lv5_1));
    add_ln124_fu_930_p2 <= std_logic_vector(unsigned(select_ln122_fu_922_p3) + unsigned(ap_const_lv4_F));
    add_ln141_1_fu_1091_p2 <= std_logic_vector(unsigned(i_6_fu_188) + unsigned(ap_const_lv2_1));
    add_ln141_fu_1018_p2 <= std_logic_vector(unsigned(indvar_flatten41_fu_192) + unsigned(ap_const_lv5_1));
    add_ln143_fu_1041_p2 <= std_logic_vector(unsigned(select_ln141_fu_1033_p3) + unsigned(ap_const_lv4_F));
    add_ln160_1_fu_1187_p2 <= std_logic_vector(unsigned(i_7_fu_200) + unsigned(ap_const_lv2_1));
    add_ln160_fu_1129_p2 <= std_logic_vector(unsigned(indvar_flatten48_fu_204) + unsigned(ap_const_lv5_1));
    add_ln162_fu_1152_p2 <= std_logic_vector(unsigned(select_ln160_fu_1144_p3) + unsigned(ap_const_lv4_F));
    add_ln27_1_fu_425_p2 <= std_logic_vector(unsigned(i_fu_116) + unsigned(ap_const_lv2_1));
    add_ln27_fu_352_p2 <= std_logic_vector(unsigned(indvar_flatten_fu_120) + unsigned(ap_const_lv5_1));
    add_ln29_fu_375_p2 <= std_logic_vector(unsigned(select_ln27_fu_367_p3) + unsigned(ap_const_lv4_F));
    add_ln46_1_fu_536_p2 <= std_logic_vector(unsigned(i_1_fu_128) + unsigned(ap_const_lv2_1));
    add_ln46_fu_463_p2 <= std_logic_vector(unsigned(indvar_flatten6_fu_132) + unsigned(ap_const_lv5_1));
    add_ln48_fu_486_p2 <= std_logic_vector(unsigned(select_ln46_fu_478_p3) + unsigned(ap_const_lv4_F));
    add_ln65_1_fu_647_p2 <= std_logic_vector(unsigned(i_2_fu_140) + unsigned(ap_const_lv2_1));
    add_ln65_fu_574_p2 <= std_logic_vector(unsigned(indvar_flatten13_fu_144) + unsigned(ap_const_lv5_1));
    add_ln67_fu_597_p2 <= std_logic_vector(unsigned(select_ln65_fu_589_p3) + unsigned(ap_const_lv4_F));
    add_ln84_1_fu_758_p2 <= std_logic_vector(unsigned(i_3_fu_152) + unsigned(ap_const_lv2_1));
    add_ln84_fu_685_p2 <= std_logic_vector(unsigned(indvar_flatten20_fu_156) + unsigned(ap_const_lv5_1));
    add_ln86_fu_708_p2 <= std_logic_vector(unsigned(select_ln84_fu_700_p3) + unsigned(ap_const_lv4_F));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_ap_done)
    begin
        if ((grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;

    ap_ST_fsm_state13_blk_assign_proc : process(grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_ap_done)
    begin
        if ((grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state13_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state13_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;

    ap_ST_fsm_state16_blk_assign_proc : process(grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_ap_done)
    begin
        if ((grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state16_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state16_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;

    ap_ST_fsm_state19_blk_assign_proc : process(grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_ap_done)
    begin
        if ((grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state19_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state19_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;

    ap_ST_fsm_state22_blk_assign_proc : process(grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_ap_done)
    begin
        if ((grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state22_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state22_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;

    ap_ST_fsm_state25_blk_assign_proc : process(grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_ap_done)
    begin
        if ((grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state25_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state25_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_ap_done)
    begin
        if ((grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_ap_done)
    begin
        if ((grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_CS_fsm_state23, icmp_ln160_fu_1123_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) and (icmp_ln160_fu_1123_p2 = ap_const_lv1_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state23, icmp_ln160_fu_1123_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) and (icmp_ln160_fu_1123_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    cos_coefficients_table_address0_assign_proc : process(grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_cos_coefficients_table_address0, grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_cos_coefficients_table_address0, grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_cos_coefficients_table_address0, grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_cos_coefficients_table_address0, grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_cos_coefficients_table_address0, grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_cos_coefficients_table_address0, grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_cos_coefficients_table_address0, grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_cos_coefficients_table_address0, ap_CS_fsm_state4, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state13, ap_CS_fsm_state16, ap_CS_fsm_state19, ap_CS_fsm_state22, ap_CS_fsm_state25)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            cos_coefficients_table_address0 <= grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_cos_coefficients_table_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            cos_coefficients_table_address0 <= grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_cos_coefficients_table_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            cos_coefficients_table_address0 <= grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_cos_coefficients_table_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            cos_coefficients_table_address0 <= grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_cos_coefficients_table_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            cos_coefficients_table_address0 <= grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_cos_coefficients_table_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            cos_coefficients_table_address0 <= grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_cos_coefficients_table_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            cos_coefficients_table_address0 <= grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_cos_coefficients_table_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            cos_coefficients_table_address0 <= grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_cos_coefficients_table_address0;
        else 
            cos_coefficients_table_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    cos_coefficients_table_ce0_assign_proc : process(grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_cos_coefficients_table_ce0, grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_cos_coefficients_table_ce0, grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_cos_coefficients_table_ce0, grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_cos_coefficients_table_ce0, grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_cos_coefficients_table_ce0, grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_cos_coefficients_table_ce0, grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_cos_coefficients_table_ce0, grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_cos_coefficients_table_ce0, ap_CS_fsm_state4, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state13, ap_CS_fsm_state16, ap_CS_fsm_state19, ap_CS_fsm_state22, ap_CS_fsm_state25)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            cos_coefficients_table_ce0 <= grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_cos_coefficients_table_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            cos_coefficients_table_ce0 <= grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_cos_coefficients_table_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            cos_coefficients_table_ce0 <= grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_cos_coefficients_table_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            cos_coefficients_table_ce0 <= grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_cos_coefficients_table_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            cos_coefficients_table_ce0 <= grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_cos_coefficients_table_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            cos_coefficients_table_ce0 <= grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_cos_coefficients_table_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            cos_coefficients_table_ce0 <= grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_cos_coefficients_table_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            cos_coefficients_table_ce0 <= grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_cos_coefficients_table_ce0;
        else 
            cos_coefficients_table_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_ap_start <= grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_ap_start_reg;
    grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_ap_start <= grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_ap_start_reg;
    grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_ap_start <= grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_ap_start_reg;
    grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_ap_start <= grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_ap_start_reg;
    grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_ap_start <= grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_ap_start_reg;
    grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_ap_start <= grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_ap_start_reg;
    grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_ap_start <= grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_ap_start_reg;
    grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_ap_start <= grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_ap_start_reg;

    grp_fu_1608_ce_assign_proc : process(grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1608_p_ce, grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1608_p_ce, grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1608_p_ce, grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1608_p_ce, grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1608_p_ce, grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1608_p_ce, grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1608_p_ce, grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1608_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state13, ap_CS_fsm_state16, ap_CS_fsm_state19, ap_CS_fsm_state22, ap_CS_fsm_state25)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            grp_fu_1608_ce <= grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1608_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_1608_ce <= grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1608_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            grp_fu_1608_ce <= grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1608_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_1608_ce <= grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1608_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_1608_ce <= grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1608_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_1608_ce <= grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1608_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_1608_ce <= grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1608_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1608_ce <= grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1608_p_ce;
        else 
            grp_fu_1608_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1608_opcode_assign_proc : process(grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1608_p_opcode, grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1608_p_opcode, grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1608_p_opcode, grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1608_p_opcode, grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1608_p_opcode, grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1608_p_opcode, grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1608_p_opcode, grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1608_p_opcode, ap_CS_fsm_state4, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state13, ap_CS_fsm_state16, ap_CS_fsm_state19, ap_CS_fsm_state22, ap_CS_fsm_state25)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            grp_fu_1608_opcode <= grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1608_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_1608_opcode <= grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1608_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            grp_fu_1608_opcode <= grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1608_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_1608_opcode <= grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1608_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_1608_opcode <= grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1608_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_1608_opcode <= grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1608_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_1608_opcode <= grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1608_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1608_opcode <= grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1608_p_opcode;
        else 
            grp_fu_1608_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1608_p0_assign_proc : process(grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1608_p_din0, grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1608_p_din0, grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1608_p_din0, grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1608_p_din0, grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1608_p_din0, grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1608_p_din0, grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1608_p_din0, grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1608_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state13, ap_CS_fsm_state16, ap_CS_fsm_state19, ap_CS_fsm_state22, ap_CS_fsm_state25)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            grp_fu_1608_p0 <= grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1608_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_1608_p0 <= grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1608_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            grp_fu_1608_p0 <= grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1608_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_1608_p0 <= grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1608_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_1608_p0 <= grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1608_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_1608_p0 <= grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1608_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_1608_p0 <= grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1608_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1608_p0 <= grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1608_p_din0;
        else 
            grp_fu_1608_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1608_p1_assign_proc : process(grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1608_p_din1, grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1608_p_din1, grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1608_p_din1, grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1608_p_din1, grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1608_p_din1, grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1608_p_din1, grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1608_p_din1, grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1608_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state13, ap_CS_fsm_state16, ap_CS_fsm_state19, ap_CS_fsm_state22, ap_CS_fsm_state25)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            grp_fu_1608_p1 <= grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1608_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_1608_p1 <= grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1608_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            grp_fu_1608_p1 <= grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1608_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_1608_p1 <= grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1608_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_1608_p1 <= grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1608_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_1608_p1 <= grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1608_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_1608_p1 <= grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1608_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1608_p1 <= grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1608_p_din1;
        else 
            grp_fu_1608_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1612_ce_assign_proc : process(grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1612_p_ce, grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1612_p_ce, grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1612_p_ce, grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1612_p_ce, grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1612_p_ce, grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1612_p_ce, grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1612_p_ce, grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1612_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state13, ap_CS_fsm_state16, ap_CS_fsm_state19, ap_CS_fsm_state22, ap_CS_fsm_state25)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            grp_fu_1612_ce <= grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1612_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_1612_ce <= grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1612_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            grp_fu_1612_ce <= grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1612_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_1612_ce <= grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1612_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_1612_ce <= grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1612_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_1612_ce <= grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1612_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_1612_ce <= grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1612_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1612_ce <= grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1612_p_ce;
        else 
            grp_fu_1612_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1612_opcode_assign_proc : process(grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1612_p_opcode, grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1612_p_opcode, grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1612_p_opcode, grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1612_p_opcode, grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1612_p_opcode, grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1612_p_opcode, grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1612_p_opcode, grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1612_p_opcode, ap_CS_fsm_state4, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state13, ap_CS_fsm_state16, ap_CS_fsm_state19, ap_CS_fsm_state22, ap_CS_fsm_state25)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            grp_fu_1612_opcode <= grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1612_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_1612_opcode <= grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1612_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            grp_fu_1612_opcode <= grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1612_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_1612_opcode <= grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1612_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_1612_opcode <= grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1612_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_1612_opcode <= grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1612_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_1612_opcode <= grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1612_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1612_opcode <= grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1612_p_opcode;
        else 
            grp_fu_1612_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1612_p0_assign_proc : process(grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1612_p_din0, grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1612_p_din0, grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1612_p_din0, grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1612_p_din0, grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1612_p_din0, grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1612_p_din0, grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1612_p_din0, grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1612_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state13, ap_CS_fsm_state16, ap_CS_fsm_state19, ap_CS_fsm_state22, ap_CS_fsm_state25)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            grp_fu_1612_p0 <= grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1612_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_1612_p0 <= grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1612_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            grp_fu_1612_p0 <= grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1612_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_1612_p0 <= grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1612_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_1612_p0 <= grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1612_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_1612_p0 <= grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1612_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_1612_p0 <= grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1612_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1612_p0 <= grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1612_p_din0;
        else 
            grp_fu_1612_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1612_p1_assign_proc : process(grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1612_p_din1, grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1612_p_din1, grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1612_p_din1, grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1612_p_din1, grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1612_p_din1, grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1612_p_din1, grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1612_p_din1, grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1612_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state13, ap_CS_fsm_state16, ap_CS_fsm_state19, ap_CS_fsm_state22, ap_CS_fsm_state25)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            grp_fu_1612_p1 <= grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1612_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_1612_p1 <= grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1612_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            grp_fu_1612_p1 <= grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1612_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_1612_p1 <= grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1612_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_1612_p1 <= grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1612_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_1612_p1 <= grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1612_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_1612_p1 <= grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1612_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1612_p1 <= grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1612_p_din1;
        else 
            grp_fu_1612_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1616_ce_assign_proc : process(grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1616_p_ce, grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1616_p_ce, grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1616_p_ce, grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1616_p_ce, grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1616_p_ce, grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1616_p_ce, grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1616_p_ce, grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1616_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state13, ap_CS_fsm_state16, ap_CS_fsm_state19, ap_CS_fsm_state22, ap_CS_fsm_state25)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            grp_fu_1616_ce <= grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1616_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_1616_ce <= grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1616_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            grp_fu_1616_ce <= grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1616_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_1616_ce <= grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1616_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_1616_ce <= grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1616_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_1616_ce <= grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1616_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_1616_ce <= grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1616_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1616_ce <= grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1616_p_ce;
        else 
            grp_fu_1616_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1616_p0_assign_proc : process(grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1616_p_din0, grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1616_p_din0, grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1616_p_din0, grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1616_p_din0, grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1616_p_din0, grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1616_p_din0, grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1616_p_din0, grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1616_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state13, ap_CS_fsm_state16, ap_CS_fsm_state19, ap_CS_fsm_state22, ap_CS_fsm_state25)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            grp_fu_1616_p0 <= grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1616_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_1616_p0 <= grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1616_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            grp_fu_1616_p0 <= grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1616_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_1616_p0 <= grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1616_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_1616_p0 <= grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1616_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_1616_p0 <= grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1616_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_1616_p0 <= grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1616_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1616_p0 <= grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1616_p_din0;
        else 
            grp_fu_1616_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1616_p1_assign_proc : process(grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1616_p_din1, grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1616_p_din1, grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1616_p_din1, grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1616_p_din1, grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1616_p_din1, grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1616_p_din1, grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1616_p_din1, grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1616_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state13, ap_CS_fsm_state16, ap_CS_fsm_state19, ap_CS_fsm_state22, ap_CS_fsm_state25)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            grp_fu_1616_p1 <= grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1616_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_1616_p1 <= grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1616_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            grp_fu_1616_p1 <= grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1616_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_1616_p1 <= grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1616_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_1616_p1 <= grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1616_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_1616_p1 <= grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1616_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_1616_p1 <= grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1616_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1616_p1 <= grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1616_p_din1;
        else 
            grp_fu_1616_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1620_ce_assign_proc : process(grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1620_p_ce, grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1620_p_ce, grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1620_p_ce, grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1620_p_ce, grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1620_p_ce, grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1620_p_ce, grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1620_p_ce, grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1620_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state13, ap_CS_fsm_state16, ap_CS_fsm_state19, ap_CS_fsm_state22, ap_CS_fsm_state25)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            grp_fu_1620_ce <= grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1620_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_1620_ce <= grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1620_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            grp_fu_1620_ce <= grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1620_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_1620_ce <= grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1620_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_1620_ce <= grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1620_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_1620_ce <= grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1620_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_1620_ce <= grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1620_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1620_ce <= grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1620_p_ce;
        else 
            grp_fu_1620_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1620_p0_assign_proc : process(grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1620_p_din0, grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1620_p_din0, grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1620_p_din0, grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1620_p_din0, grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1620_p_din0, grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1620_p_din0, grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1620_p_din0, grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1620_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state13, ap_CS_fsm_state16, ap_CS_fsm_state19, ap_CS_fsm_state22, ap_CS_fsm_state25)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            grp_fu_1620_p0 <= grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1620_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_1620_p0 <= grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1620_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            grp_fu_1620_p0 <= grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1620_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_1620_p0 <= grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1620_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_1620_p0 <= grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1620_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_1620_p0 <= grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1620_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_1620_p0 <= grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1620_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1620_p0 <= grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1620_p_din0;
        else 
            grp_fu_1620_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1620_p1_assign_proc : process(grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1620_p_din1, grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1620_p_din1, grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1620_p_din1, grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1620_p_din1, grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1620_p_din1, grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1620_p_din1, grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1620_p_din1, grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1620_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state13, ap_CS_fsm_state16, ap_CS_fsm_state19, ap_CS_fsm_state22, ap_CS_fsm_state25)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            grp_fu_1620_p1 <= grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1620_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_1620_p1 <= grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1620_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            grp_fu_1620_p1 <= grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1620_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_1620_p1 <= grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1620_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_1620_p1 <= grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1620_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_1620_p1 <= grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1620_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_1620_p1 <= grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1620_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1620_p1 <= grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1620_p_din1;
        else 
            grp_fu_1620_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1624_ce_assign_proc : process(grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1624_p_ce, grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1624_p_ce, grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1624_p_ce, grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1624_p_ce, grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1624_p_ce, grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1624_p_ce, grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1624_p_ce, grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1624_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state13, ap_CS_fsm_state16, ap_CS_fsm_state19, ap_CS_fsm_state22, ap_CS_fsm_state25)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            grp_fu_1624_ce <= grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1624_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_1624_ce <= grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1624_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            grp_fu_1624_ce <= grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1624_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_1624_ce <= grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1624_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_1624_ce <= grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1624_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_1624_ce <= grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1624_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_1624_ce <= grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1624_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1624_ce <= grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1624_p_ce;
        else 
            grp_fu_1624_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1624_p0_assign_proc : process(grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1624_p_din0, grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1624_p_din0, grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1624_p_din0, grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1624_p_din0, grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1624_p_din0, grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1624_p_din0, grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1624_p_din0, grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1624_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state13, ap_CS_fsm_state16, ap_CS_fsm_state19, ap_CS_fsm_state22, ap_CS_fsm_state25)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            grp_fu_1624_p0 <= grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1624_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_1624_p0 <= grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1624_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            grp_fu_1624_p0 <= grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1624_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_1624_p0 <= grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1624_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_1624_p0 <= grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1624_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_1624_p0 <= grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1624_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_1624_p0 <= grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1624_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1624_p0 <= grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1624_p_din0;
        else 
            grp_fu_1624_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1624_p1_assign_proc : process(grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1624_p_din1, grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1624_p_din1, grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1624_p_din1, grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1624_p_din1, grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1624_p_din1, grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1624_p_din1, grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1624_p_din1, grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1624_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state13, ap_CS_fsm_state16, ap_CS_fsm_state19, ap_CS_fsm_state22, ap_CS_fsm_state25)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            grp_fu_1624_p1 <= grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1624_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_1624_p1 <= grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1624_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            grp_fu_1624_p1 <= grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1624_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_1624_p1 <= grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1624_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_1624_p1 <= grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1624_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_1624_p1 <= grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1624_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_1624_p1 <= grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1624_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1624_p1 <= grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1624_p_din1;
        else 
            grp_fu_1624_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1628_ce_assign_proc : process(grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1628_p_ce, grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1628_p_ce, grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1628_p_ce, grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1628_p_ce, grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1628_p_ce, grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1628_p_ce, grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1628_p_ce, grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1628_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state13, ap_CS_fsm_state16, ap_CS_fsm_state19, ap_CS_fsm_state22, ap_CS_fsm_state25)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            grp_fu_1628_ce <= grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1628_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_1628_ce <= grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1628_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            grp_fu_1628_ce <= grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1628_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_1628_ce <= grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1628_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_1628_ce <= grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1628_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_1628_ce <= grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1628_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_1628_ce <= grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1628_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1628_ce <= grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1628_p_ce;
        else 
            grp_fu_1628_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1628_p0_assign_proc : process(grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1628_p_din0, grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1628_p_din0, grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1628_p_din0, grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1628_p_din0, grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1628_p_din0, grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1628_p_din0, grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1628_p_din0, grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1628_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state13, ap_CS_fsm_state16, ap_CS_fsm_state19, ap_CS_fsm_state22, ap_CS_fsm_state25)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            grp_fu_1628_p0 <= grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1628_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_1628_p0 <= grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1628_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            grp_fu_1628_p0 <= grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1628_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_1628_p0 <= grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1628_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_1628_p0 <= grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1628_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_1628_p0 <= grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1628_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_1628_p0 <= grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1628_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1628_p0 <= grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1628_p_din0;
        else 
            grp_fu_1628_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1628_p1_assign_proc : process(grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1628_p_din1, grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1628_p_din1, grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1628_p_din1, grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1628_p_din1, grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1628_p_din1, grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1628_p_din1, grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1628_p_din1, grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1628_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state13, ap_CS_fsm_state16, ap_CS_fsm_state19, ap_CS_fsm_state22, ap_CS_fsm_state25)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            grp_fu_1628_p1 <= grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_grp_fu_1628_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_1628_p1 <= grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_grp_fu_1628_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            grp_fu_1628_p1 <= grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_grp_fu_1628_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_1628_p1 <= grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_grp_fu_1628_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_1628_p1 <= grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_grp_fu_1628_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_1628_p1 <= grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_grp_fu_1628_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_1628_p1 <= grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_grp_fu_1628_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_1628_p1 <= grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_grp_fu_1628_p_din1;
        else 
            grp_fu_1628_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    icmp_ln103_fu_790_p2 <= "1" when (indvar_flatten27_fu_168 = ap_const_lv5_10) else "0";
    icmp_ln104_fu_805_p2 <= "1" when (stage_7_fu_160 = ap_const_lv4_9) else "0";
    icmp_ln122_fu_901_p2 <= "1" when (indvar_flatten34_fu_180 = ap_const_lv5_10) else "0";
    icmp_ln123_fu_916_p2 <= "1" when (stage_9_fu_172 = ap_const_lv4_9) else "0";
    icmp_ln141_fu_1012_p2 <= "1" when (indvar_flatten41_fu_192 = ap_const_lv5_10) else "0";
    icmp_ln142_fu_1027_p2 <= "1" when (stage_11_fu_184 = ap_const_lv4_9) else "0";
    icmp_ln160_fu_1123_p2 <= "1" when (indvar_flatten48_fu_204 = ap_const_lv5_10) else "0";
    icmp_ln161_fu_1138_p2 <= "1" when (stage_13_fu_196 = ap_const_lv4_9) else "0";
    icmp_ln27_fu_346_p2 <= "1" when (indvar_flatten_fu_120 = ap_const_lv5_10) else "0";
    icmp_ln28_fu_361_p2 <= "1" when (stage_fu_112 = ap_const_lv4_9) else "0";
    icmp_ln46_fu_457_p2 <= "1" when (indvar_flatten6_fu_132 = ap_const_lv5_10) else "0";
    icmp_ln47_fu_472_p2 <= "1" when (stage_1_fu_124 = ap_const_lv4_9) else "0";
    icmp_ln65_fu_568_p2 <= "1" when (indvar_flatten13_fu_144 = ap_const_lv5_10) else "0";
    icmp_ln66_fu_583_p2 <= "1" when (stage_3_fu_136 = ap_const_lv4_9) else "0";
    icmp_ln84_fu_679_p2 <= "1" when (indvar_flatten20_fu_156 = ap_const_lv5_10) else "0";
    icmp_ln85_fu_694_p2 <= "1" when (stage_5_fu_148 = ap_const_lv4_9) else "0";
    numBF_1_fu_496_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv8_1),to_integer(unsigned('0' & zext_ln48_fu_492_p1(8-1 downto 0)))));
    numBF_2_fu_607_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv8_1),to_integer(unsigned('0' & zext_ln67_fu_603_p1(8-1 downto 0)))));
    numBF_3_fu_718_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv8_1),to_integer(unsigned('0' & zext_ln86_fu_714_p1(8-1 downto 0)))));
    numBF_4_fu_829_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv8_1),to_integer(unsigned('0' & zext_ln105_fu_825_p1(8-1 downto 0)))));
    numBF_5_fu_940_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv8_1),to_integer(unsigned('0' & zext_ln124_fu_936_p1(8-1 downto 0)))));
    numBF_6_fu_1051_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv8_1),to_integer(unsigned('0' & zext_ln143_fu_1047_p1(8-1 downto 0)))));
    numBF_7_fu_1162_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv8_1),to_integer(unsigned('0' & zext_ln162_fu_1158_p1(8-1 downto 0)))));
    numBF_fu_385_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv8_1),to_integer(unsigned('0' & zext_ln29_fu_381_p1(8-1 downto 0)))));
    select_ln103_1_fu_875_p3 <= 
        add_ln103_1_fu_869_p2 when (icmp_ln104_reg_1436(0) = '1') else 
        i_4_fu_164;
    select_ln103_fu_811_p3 <= 
        ap_const_lv4_1 when (icmp_ln104_fu_805_p2(0) = '1') else 
        stage_7_fu_160;
    select_ln122_1_fu_986_p3 <= 
        add_ln122_1_fu_980_p2 when (icmp_ln123_reg_1485(0) = '1') else 
        i_5_fu_176;
    select_ln122_fu_922_p3 <= 
        ap_const_lv4_1 when (icmp_ln123_fu_916_p2(0) = '1') else 
        stage_9_fu_172;
    select_ln141_1_fu_1097_p3 <= 
        add_ln141_1_fu_1091_p2 when (icmp_ln142_reg_1534(0) = '1') else 
        i_6_fu_188;
    select_ln141_fu_1033_p3 <= 
        ap_const_lv4_1 when (icmp_ln142_fu_1027_p2(0) = '1') else 
        stage_11_fu_184;
    select_ln160_1_fu_1193_p3 <= 
        add_ln160_1_fu_1187_p2 when (icmp_ln161_reg_1583(0) = '1') else 
        i_7_fu_200;
    select_ln160_fu_1144_p3 <= 
        ap_const_lv4_1 when (icmp_ln161_fu_1138_p2(0) = '1') else 
        stage_13_fu_196;
    select_ln27_1_fu_431_p3 <= 
        add_ln27_1_fu_425_p2 when (icmp_ln28_reg_1240(0) = '1') else 
        i_fu_116;
    select_ln27_fu_367_p3 <= 
        ap_const_lv4_1 when (icmp_ln28_fu_361_p2(0) = '1') else 
        stage_fu_112;
    select_ln46_1_fu_542_p3 <= 
        add_ln46_1_fu_536_p2 when (icmp_ln47_reg_1289(0) = '1') else 
        i_1_fu_128;
    select_ln46_fu_478_p3 <= 
        ap_const_lv4_1 when (icmp_ln47_fu_472_p2(0) = '1') else 
        stage_1_fu_124;
    select_ln65_1_fu_653_p3 <= 
        add_ln65_1_fu_647_p2 when (icmp_ln66_reg_1338(0) = '1') else 
        i_2_fu_140;
    select_ln65_fu_589_p3 <= 
        ap_const_lv4_1 when (icmp_ln66_fu_583_p2(0) = '1') else 
        stage_3_fu_136;
    select_ln84_1_fu_764_p3 <= 
        add_ln84_1_fu_758_p2 when (icmp_ln85_reg_1387(0) = '1') else 
        i_3_fu_152;
    select_ln84_fu_700_p3 <= 
        ap_const_lv4_1 when (icmp_ln85_fu_694_p2(0) = '1') else 
        stage_5_fu_148;

    sin_coefficients_table_address0_assign_proc : process(grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_sin_coefficients_table_address0, grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_sin_coefficients_table_address0, grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_sin_coefficients_table_address0, grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_sin_coefficients_table_address0, grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_sin_coefficients_table_address0, grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_sin_coefficients_table_address0, grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_sin_coefficients_table_address0, grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_sin_coefficients_table_address0, ap_CS_fsm_state4, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state13, ap_CS_fsm_state16, ap_CS_fsm_state19, ap_CS_fsm_state22, ap_CS_fsm_state25)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            sin_coefficients_table_address0 <= grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_sin_coefficients_table_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            sin_coefficients_table_address0 <= grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_sin_coefficients_table_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            sin_coefficients_table_address0 <= grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_sin_coefficients_table_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            sin_coefficients_table_address0 <= grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_sin_coefficients_table_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            sin_coefficients_table_address0 <= grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_sin_coefficients_table_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            sin_coefficients_table_address0 <= grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_sin_coefficients_table_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            sin_coefficients_table_address0 <= grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_sin_coefficients_table_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            sin_coefficients_table_address0 <= grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_sin_coefficients_table_address0;
        else 
            sin_coefficients_table_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    sin_coefficients_table_ce0_assign_proc : process(grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_sin_coefficients_table_ce0, grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_sin_coefficients_table_ce0, grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_sin_coefficients_table_ce0, grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_sin_coefficients_table_ce0, grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_sin_coefficients_table_ce0, grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_sin_coefficients_table_ce0, grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_sin_coefficients_table_ce0, grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_sin_coefficients_table_ce0, ap_CS_fsm_state4, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state13, ap_CS_fsm_state16, ap_CS_fsm_state19, ap_CS_fsm_state22, ap_CS_fsm_state25)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            sin_coefficients_table_ce0 <= grp_fft_Pipeline_VITIS_LOOP_163_16_fu_313_sin_coefficients_table_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            sin_coefficients_table_ce0 <= grp_fft_Pipeline_VITIS_LOOP_144_14_fu_298_sin_coefficients_table_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            sin_coefficients_table_ce0 <= grp_fft_Pipeline_VITIS_LOOP_125_12_fu_283_sin_coefficients_table_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            sin_coefficients_table_ce0 <= grp_fft_Pipeline_VITIS_LOOP_106_10_fu_268_sin_coefficients_table_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            sin_coefficients_table_ce0 <= grp_fft_Pipeline_VITIS_LOOP_87_8_fu_253_sin_coefficients_table_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            sin_coefficients_table_ce0 <= grp_fft_Pipeline_VITIS_LOOP_68_6_fu_238_sin_coefficients_table_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            sin_coefficients_table_ce0 <= grp_fft_Pipeline_VITIS_LOOP_49_4_fu_223_sin_coefficients_table_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            sin_coefficients_table_ce0 <= grp_fft_Pipeline_VITIS_LOOP_30_2_fu_208_sin_coefficients_table_ce0;
        else 
            sin_coefficients_table_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    stage_10_fu_835_p2 <= std_logic_vector(unsigned(select_ln103_fu_811_p3) + unsigned(ap_const_lv4_1));
    stage_12_fu_946_p2 <= std_logic_vector(unsigned(select_ln122_fu_922_p3) + unsigned(ap_const_lv4_1));
    stage_14_fu_1057_p2 <= std_logic_vector(unsigned(select_ln141_fu_1033_p3) + unsigned(ap_const_lv4_1));
    stage_15_fu_1168_p2 <= std_logic_vector(unsigned(select_ln160_fu_1144_p3) + unsigned(ap_const_lv4_1));
    stage_2_fu_391_p2 <= std_logic_vector(unsigned(select_ln27_fu_367_p3) + unsigned(ap_const_lv4_1));
    stage_4_fu_502_p2 <= std_logic_vector(unsigned(select_ln46_fu_478_p3) + unsigned(ap_const_lv4_1));
    stage_6_fu_613_p2 <= std_logic_vector(unsigned(select_ln65_fu_589_p3) + unsigned(ap_const_lv4_1));
    stage_8_fu_724_p2 <= std_logic_vector(unsigned(select_ln84_fu_700_p3) + unsigned(ap_const_lv4_1));
    sub196_fu_665_p2 <= std_logic_vector(signed(ap_const_lv4_8) - signed(select_ln65_reg_1343));
    sub295_fu_776_p2 <= std_logic_vector(signed(ap_const_lv4_8) - signed(select_ln84_reg_1392));
    sub394_fu_887_p2 <= std_logic_vector(signed(ap_const_lv4_8) - signed(select_ln103_reg_1441));
    sub493_fu_998_p2 <= std_logic_vector(signed(ap_const_lv4_8) - signed(select_ln122_reg_1490));
    sub592_fu_1109_p2 <= std_logic_vector(signed(ap_const_lv4_8) - signed(select_ln141_reg_1539));
    sub691_fu_1205_p2 <= std_logic_vector(signed(ap_const_lv4_8) - signed(select_ln160_reg_1588));
    sub97_fu_554_p2 <= std_logic_vector(signed(ap_const_lv4_8) - signed(select_ln46_reg_1294));
    sub9_fu_443_p2 <= std_logic_vector(signed(ap_const_lv4_8) - signed(select_ln27_reg_1245));
    trunc_ln104_fu_882_p1 <= select_ln103_1_fu_875_p3(1 - 1 downto 0);
    trunc_ln123_fu_993_p1 <= select_ln122_1_fu_986_p3(1 - 1 downto 0);
    trunc_ln142_fu_1104_p1 <= select_ln141_1_fu_1097_p3(1 - 1 downto 0);
    trunc_ln161_fu_1200_p1 <= select_ln160_1_fu_1193_p3(1 - 1 downto 0);
    trunc_ln28_fu_438_p1 <= select_ln27_1_fu_431_p3(1 - 1 downto 0);
    trunc_ln47_fu_549_p1 <= select_ln46_1_fu_542_p3(1 - 1 downto 0);
    trunc_ln66_fu_660_p1 <= select_ln65_1_fu_653_p3(1 - 1 downto 0);
    trunc_ln85_fu_771_p1 <= select_ln84_1_fu_764_p3(1 - 1 downto 0);
    zext_ln105_fu_825_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln105_fu_819_p2),8));
    zext_ln124_fu_936_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln124_fu_930_p2),8));
    zext_ln143_fu_1047_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln143_fu_1041_p2),8));
    zext_ln162_fu_1158_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln162_fu_1152_p2),8));
    zext_ln29_fu_381_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln29_fu_375_p2),8));
    zext_ln48_fu_492_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln48_fu_486_p2),8));
    zext_ln67_fu_603_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln67_fu_597_p2),8));
    zext_ln86_fu_714_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln86_fu_708_p2),8));
end behav;
