LSE_CPS_ID_1 "c:/development/fpga/spin_clock_ice/top.v:17[49:58]"
LSE_CPS_ID_2 "c:/development/fpga/spin_clock_ice/top.v:17[38:47]"
LSE_CPS_ID_3 "c:/development/fpga/spin_clock_ice/top.v:17[26:36]"
LSE_CPS_ID_4 "c:/development/fpga/spin_clock_ice/top.v:17[14:24]"
LSE_CPS_ID_5 "c:/development/fpga/spin_clock_ice/top.v:10[13:22]"
LSE_CPS_ID_6 "c:/development/fpga/spin_clock_ice/top.v:8[13:27]"
