// Seed: 4091711283
module module_0 (
    input tri id_0,
    output supply0 id_1,
    input tri id_2,
    output supply0 id_3
);
  tri0 \id_5 = id_2 * -1;
endmodule
module module_1 (
    input tri1 id_0,
    output supply1 id_1,
    input supply1 id_2,
    input tri void id_3,
    output uwire id_4,
    output supply1 id_5
);
  wire id_7;
  wire id_8;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_3,
      id_1
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_2 (
    output supply1 id_0,
    output tri0 id_1,
    input wor id_2,
    input uwire id_3,
    input wand id_4,
    input tri1 id_5,
    input tri id_6,
    input tri0 id_7,
    input wor id_8,
    input tri0 id_9,
    inout uwire id_10,
    input tri1 id_11,
    output wor id_12
);
  tri id_14, id_15 = id_3, id_16;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_15,
      id_10
  );
  assign modCall_1.type_6 = 0;
endmodule
