# Asynchronus-FIFO---verilog
design and implementation of an asynchronous First-In-First-Out (FIFO) buffer for clock domain crossing. The FIFO uses Gray code pointers to safely transfer data between asynchronous clock domains while preventing metastability issues. 
