# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_9.srcs/sim_1/new/computer.vhd" \
"../../../cpu.vhdl" \
"../../../ram.vhdl" \
"../../../../project_9.srcs/sim_1/new/computer_tb.vhd" \

# Do not sort compile order
nosort
