<stg><name>compute_engine_32_1</name>


<trans_list>

<trans id="238" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %w_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %w_V)

]]></Node>
<StgValue><ssdm name="w_V_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %b_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %b_V)

]]></Node>
<StgValue><ssdm name="b_V_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="6" op_0_bw="32">
<![CDATA[
:2  %trunc_ln1357 = trunc i32 %b_V_read to i6

]]></Node>
<StgValue><ssdm name="trunc_ln1357"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="6" op_0_bw="32">
<![CDATA[
:3  %trunc_ln769 = trunc i32 %w_V_read to i6

]]></Node>
<StgValue><ssdm name="trunc_ln769"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="31" op_0_bw="32">
<![CDATA[
:4  %trunc_ln769_1 = trunc i32 %w_V_read to i31

]]></Node>
<StgValue><ssdm name="trunc_ln769_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="30" op_0_bw="32">
<![CDATA[
:5  %trunc_ln769_2 = trunc i32 %w_V_read to i30

]]></Node>
<StgValue><ssdm name="trunc_ln769_2"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="29" op_0_bw="32">
<![CDATA[
:6  %trunc_ln769_3 = trunc i32 %w_V_read to i29

]]></Node>
<StgValue><ssdm name="trunc_ln769_3"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="28" op_0_bw="32">
<![CDATA[
:7  %trunc_ln769_4 = trunc i32 %w_V_read to i28

]]></Node>
<StgValue><ssdm name="trunc_ln769_4"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="27" op_0_bw="32">
<![CDATA[
:8  %trunc_ln769_5 = trunc i32 %w_V_read to i27

]]></Node>
<StgValue><ssdm name="trunc_ln769_5"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="26" op_0_bw="32">
<![CDATA[
:9  %trunc_ln769_6 = trunc i32 %w_V_read to i26

]]></Node>
<StgValue><ssdm name="trunc_ln769_6"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="25" op_0_bw="32">
<![CDATA[
:10  %trunc_ln769_7 = trunc i32 %w_V_read to i25

]]></Node>
<StgValue><ssdm name="trunc_ln769_7"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="24" op_0_bw="32">
<![CDATA[
:11  %trunc_ln769_8 = trunc i32 %w_V_read to i24

]]></Node>
<StgValue><ssdm name="trunc_ln769_8"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="23" op_0_bw="32">
<![CDATA[
:12  %trunc_ln769_9 = trunc i32 %w_V_read to i23

]]></Node>
<StgValue><ssdm name="trunc_ln769_9"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="22" op_0_bw="32">
<![CDATA[
:13  %trunc_ln769_10 = trunc i32 %w_V_read to i22

]]></Node>
<StgValue><ssdm name="trunc_ln769_10"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="21" op_0_bw="32">
<![CDATA[
:14  %trunc_ln769_11 = trunc i32 %w_V_read to i21

]]></Node>
<StgValue><ssdm name="trunc_ln769_11"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="20" op_0_bw="32">
<![CDATA[
:15  %trunc_ln769_12 = trunc i32 %w_V_read to i20

]]></Node>
<StgValue><ssdm name="trunc_ln769_12"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="19" op_0_bw="32">
<![CDATA[
:16  %trunc_ln769_13 = trunc i32 %w_V_read to i19

]]></Node>
<StgValue><ssdm name="trunc_ln769_13"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="18" op_0_bw="32">
<![CDATA[
:17  %trunc_ln769_14 = trunc i32 %w_V_read to i18

]]></Node>
<StgValue><ssdm name="trunc_ln769_14"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="17" op_0_bw="32">
<![CDATA[
:18  %trunc_ln769_15 = trunc i32 %w_V_read to i17

]]></Node>
<StgValue><ssdm name="trunc_ln769_15"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="32">
<![CDATA[
:19  %trunc_ln769_16 = trunc i32 %w_V_read to i16

]]></Node>
<StgValue><ssdm name="trunc_ln769_16"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="15" op_0_bw="32">
<![CDATA[
:20  %trunc_ln769_17 = trunc i32 %w_V_read to i15

]]></Node>
<StgValue><ssdm name="trunc_ln769_17"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="14" op_0_bw="32">
<![CDATA[
:21  %trunc_ln769_18 = trunc i32 %w_V_read to i14

]]></Node>
<StgValue><ssdm name="trunc_ln769_18"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="13" op_0_bw="32">
<![CDATA[
:22  %trunc_ln769_19 = trunc i32 %w_V_read to i13

]]></Node>
<StgValue><ssdm name="trunc_ln769_19"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="12" op_0_bw="32">
<![CDATA[
:23  %trunc_ln769_20 = trunc i32 %w_V_read to i12

]]></Node>
<StgValue><ssdm name="trunc_ln769_20"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %xor_ln769 = xor i32 %w_V_read, -1

]]></Node>
<StgValue><ssdm name="xor_ln769"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="12" op_0_bw="32">
<![CDATA[
:25  %trunc_ln769_21 = trunc i32 %b_V_read to i12

]]></Node>
<StgValue><ssdm name="trunc_ln769_21"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:26  %xor_ln769_1 = xor i12 %trunc_ln769_20, 64

]]></Node>
<StgValue><ssdm name="xor_ln769_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="13" op_0_bw="32">
<![CDATA[
:27  %trunc_ln769_22 = trunc i32 %b_V_read to i13

]]></Node>
<StgValue><ssdm name="trunc_ln769_22"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:28  %xor_ln769_2 = xor i13 %trunc_ln769_19, 128

]]></Node>
<StgValue><ssdm name="xor_ln769_2"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="14" op_0_bw="32">
<![CDATA[
:29  %trunc_ln769_23 = trunc i32 %b_V_read to i14

]]></Node>
<StgValue><ssdm name="trunc_ln769_23"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:30  %xor_ln769_3 = xor i14 %trunc_ln769_18, 256

]]></Node>
<StgValue><ssdm name="xor_ln769_3"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="15" op_0_bw="32">
<![CDATA[
:31  %trunc_ln769_24 = trunc i32 %b_V_read to i15

]]></Node>
<StgValue><ssdm name="trunc_ln769_24"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:32  %xor_ln769_4 = xor i15 %trunc_ln769_17, 512

]]></Node>
<StgValue><ssdm name="xor_ln769_4"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="32">
<![CDATA[
:33  %trunc_ln769_25 = trunc i32 %b_V_read to i16

]]></Node>
<StgValue><ssdm name="trunc_ln769_25"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:34  %xor_ln769_5 = xor i16 %trunc_ln769_16, 1024

]]></Node>
<StgValue><ssdm name="xor_ln769_5"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="17" op_0_bw="32">
<![CDATA[
:35  %trunc_ln769_26 = trunc i32 %b_V_read to i17

]]></Node>
<StgValue><ssdm name="trunc_ln769_26"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:36  %xor_ln769_6 = xor i17 %trunc_ln769_15, 2048

]]></Node>
<StgValue><ssdm name="xor_ln769_6"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="18" op_0_bw="32">
<![CDATA[
:37  %trunc_ln769_27 = trunc i32 %b_V_read to i18

]]></Node>
<StgValue><ssdm name="trunc_ln769_27"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:38  %xor_ln769_7 = xor i18 %trunc_ln769_14, 4096

]]></Node>
<StgValue><ssdm name="xor_ln769_7"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="19" op_0_bw="32">
<![CDATA[
:39  %trunc_ln769_28 = trunc i32 %b_V_read to i19

]]></Node>
<StgValue><ssdm name="trunc_ln769_28"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:40  %xor_ln769_8 = xor i19 %trunc_ln769_13, 8192

]]></Node>
<StgValue><ssdm name="xor_ln769_8"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="20" op_0_bw="32">
<![CDATA[
:41  %trunc_ln769_29 = trunc i32 %b_V_read to i20

]]></Node>
<StgValue><ssdm name="trunc_ln769_29"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:42  %xor_ln769_9 = xor i20 %trunc_ln769_12, 16384

]]></Node>
<StgValue><ssdm name="xor_ln769_9"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="21" op_0_bw="32">
<![CDATA[
:43  %trunc_ln769_30 = trunc i32 %b_V_read to i21

]]></Node>
<StgValue><ssdm name="trunc_ln769_30"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:44  %xor_ln769_10 = xor i21 %trunc_ln769_11, 32768

]]></Node>
<StgValue><ssdm name="xor_ln769_10"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="22" op_0_bw="32">
<![CDATA[
:45  %trunc_ln769_31 = trunc i32 %b_V_read to i22

]]></Node>
<StgValue><ssdm name="trunc_ln769_31"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:46  %xor_ln769_11 = xor i22 %trunc_ln769_10, 65536

]]></Node>
<StgValue><ssdm name="xor_ln769_11"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="23" op_0_bw="32">
<![CDATA[
:47  %trunc_ln769_32 = trunc i32 %b_V_read to i23

]]></Node>
<StgValue><ssdm name="trunc_ln769_32"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:48  %xor_ln769_12 = xor i23 %trunc_ln769_9, 131072

]]></Node>
<StgValue><ssdm name="xor_ln769_12"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="24" op_0_bw="32">
<![CDATA[
:49  %trunc_ln769_33 = trunc i32 %b_V_read to i24

]]></Node>
<StgValue><ssdm name="trunc_ln769_33"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:50  %xor_ln769_13 = xor i24 %trunc_ln769_8, 262144

]]></Node>
<StgValue><ssdm name="xor_ln769_13"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="25" op_0_bw="32">
<![CDATA[
:51  %trunc_ln769_34 = trunc i32 %b_V_read to i25

]]></Node>
<StgValue><ssdm name="trunc_ln769_34"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:52  %xor_ln769_14 = xor i25 %trunc_ln769_7, 524288

]]></Node>
<StgValue><ssdm name="xor_ln769_14"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="26" op_0_bw="32">
<![CDATA[
:53  %trunc_ln769_35 = trunc i32 %b_V_read to i26

]]></Node>
<StgValue><ssdm name="trunc_ln769_35"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
:54  %xor_ln769_15 = xor i26 %trunc_ln769_6, 1048576

]]></Node>
<StgValue><ssdm name="xor_ln769_15"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="27" op_0_bw="32">
<![CDATA[
:55  %trunc_ln769_36 = trunc i32 %b_V_read to i27

]]></Node>
<StgValue><ssdm name="trunc_ln769_36"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:56  %xor_ln769_16 = xor i27 %trunc_ln769_5, 2097152

]]></Node>
<StgValue><ssdm name="xor_ln769_16"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="28" op_0_bw="32">
<![CDATA[
:57  %trunc_ln769_37 = trunc i32 %b_V_read to i28

]]></Node>
<StgValue><ssdm name="trunc_ln769_37"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:58  %xor_ln769_17 = xor i28 %trunc_ln769_4, 4194304

]]></Node>
<StgValue><ssdm name="xor_ln769_17"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="29" op_0_bw="32">
<![CDATA[
:59  %trunc_ln769_38 = trunc i32 %b_V_read to i29

]]></Node>
<StgValue><ssdm name="trunc_ln769_38"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:60  %xor_ln769_18 = xor i29 %trunc_ln769_3, 8388608

]]></Node>
<StgValue><ssdm name="xor_ln769_18"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="30" op_0_bw="32">
<![CDATA[
:61  %trunc_ln769_39 = trunc i32 %b_V_read to i30

]]></Node>
<StgValue><ssdm name="trunc_ln769_39"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:62  %xor_ln769_19 = xor i30 %trunc_ln769_2, 16777216

]]></Node>
<StgValue><ssdm name="xor_ln769_19"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="31" op_0_bw="32">
<![CDATA[
:63  %trunc_ln769_40 = trunc i32 %b_V_read to i31

]]></Node>
<StgValue><ssdm name="trunc_ln769_40"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:64  %xor_ln769_20 = xor i31 %trunc_ln769_1, 33554432

]]></Node>
<StgValue><ssdm name="xor_ln769_20"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %r_V = xor i32 %b_V_read, %xor_ln769

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:66  %xor_ln769_22 = xor i31 %trunc_ln769_40, %xor_ln769_20

]]></Node>
<StgValue><ssdm name="xor_ln769_22"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:67  %xor_ln769_23 = xor i30 %trunc_ln769_39, %xor_ln769_19

]]></Node>
<StgValue><ssdm name="xor_ln769_23"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:68  %xor_ln769_24 = xor i29 %trunc_ln769_38, %xor_ln769_18

]]></Node>
<StgValue><ssdm name="xor_ln769_24"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:69  %xor_ln769_25 = xor i28 %trunc_ln769_37, %xor_ln769_17

]]></Node>
<StgValue><ssdm name="xor_ln769_25"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:70  %xor_ln769_26 = xor i27 %trunc_ln769_36, %xor_ln769_16

]]></Node>
<StgValue><ssdm name="xor_ln769_26"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
:71  %xor_ln769_27 = xor i26 %trunc_ln769_35, %xor_ln769_15

]]></Node>
<StgValue><ssdm name="xor_ln769_27"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:72  %xor_ln769_28 = xor i25 %trunc_ln769_34, %xor_ln769_14

]]></Node>
<StgValue><ssdm name="xor_ln769_28"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:73  %xor_ln769_29 = xor i24 %trunc_ln769_33, %xor_ln769_13

]]></Node>
<StgValue><ssdm name="xor_ln769_29"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:74  %xor_ln769_30 = xor i23 %trunc_ln769_32, %xor_ln769_12

]]></Node>
<StgValue><ssdm name="xor_ln769_30"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:75  %xor_ln769_31 = xor i22 %trunc_ln769_31, %xor_ln769_11

]]></Node>
<StgValue><ssdm name="xor_ln769_31"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:76  %xor_ln769_32 = xor i21 %trunc_ln769_30, %xor_ln769_10

]]></Node>
<StgValue><ssdm name="xor_ln769_32"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:77  %xor_ln769_33 = xor i20 %trunc_ln769_29, %xor_ln769_9

]]></Node>
<StgValue><ssdm name="xor_ln769_33"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:78  %xor_ln769_34 = xor i19 %trunc_ln769_28, %xor_ln769_8

]]></Node>
<StgValue><ssdm name="xor_ln769_34"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:79  %xor_ln769_35 = xor i18 %trunc_ln769_27, %xor_ln769_7

]]></Node>
<StgValue><ssdm name="xor_ln769_35"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:80  %xor_ln769_36 = xor i17 %trunc_ln769_26, %xor_ln769_6

]]></Node>
<StgValue><ssdm name="xor_ln769_36"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:81  %xor_ln769_37 = xor i16 %trunc_ln769_25, %xor_ln769_5

]]></Node>
<StgValue><ssdm name="xor_ln769_37"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:82  %xor_ln769_38 = xor i15 %trunc_ln769_24, %xor_ln769_4

]]></Node>
<StgValue><ssdm name="xor_ln769_38"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:83  %xor_ln769_39 = xor i14 %trunc_ln769_23, %xor_ln769_3

]]></Node>
<StgValue><ssdm name="xor_ln769_39"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:84  %xor_ln769_40 = xor i13 %trunc_ln769_22, %xor_ln769_2

]]></Node>
<StgValue><ssdm name="xor_ln769_40"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:85  %xor_ln769_41 = xor i12 %trunc_ln769_21, %xor_ln769_1

]]></Node>
<StgValue><ssdm name="xor_ln769_41"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="32">
<![CDATA[
:86  %trunc_ln791 = trunc i32 %w_V_read to i1

]]></Node>
<StgValue><ssdm name="trunc_ln791"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="5" op_0_bw="32">
<![CDATA[
:87  %trunc_ln791_1 = trunc i32 %w_V_read to i5

]]></Node>
<StgValue><ssdm name="trunc_ln791_1"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="4" op_0_bw="32">
<![CDATA[
:88  %trunc_ln791_2 = trunc i32 %w_V_read to i4

]]></Node>
<StgValue><ssdm name="trunc_ln791_2"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="3" op_0_bw="32">
<![CDATA[
:89  %trunc_ln791_3 = trunc i32 %w_V_read to i3

]]></Node>
<StgValue><ssdm name="trunc_ln791_3"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="2" op_0_bw="32">
<![CDATA[
:90  %trunc_ln791_4 = trunc i32 %w_V_read to i2

]]></Node>
<StgValue><ssdm name="trunc_ln791_4"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:91  %xor_ln791_1 = xor i6 %trunc_ln769, -32

]]></Node>
<StgValue><ssdm name="xor_ln791_1"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:92  %xor_ln791_2 = xor i2 %trunc_ln791_4, -2

]]></Node>
<StgValue><ssdm name="xor_ln791_2"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="2" op_0_bw="32">
<![CDATA[
:93  %trunc_ln791_5 = trunc i32 %b_V_read to i2

]]></Node>
<StgValue><ssdm name="trunc_ln791_5"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:94  %xor_ln791_3 = xor i3 %trunc_ln791_3, -4

]]></Node>
<StgValue><ssdm name="xor_ln791_3"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="3" op_0_bw="32">
<![CDATA[
:95  %trunc_ln791_6 = trunc i32 %b_V_read to i3

]]></Node>
<StgValue><ssdm name="trunc_ln791_6"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:96  %xor_ln791_4 = xor i4 %trunc_ln791_2, -8

]]></Node>
<StgValue><ssdm name="xor_ln791_4"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="4" op_0_bw="32">
<![CDATA[
:97  %trunc_ln791_7 = trunc i32 %b_V_read to i4

]]></Node>
<StgValue><ssdm name="trunc_ln791_7"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:98  %xor_ln791_5 = xor i5 %trunc_ln791_1, -16

]]></Node>
<StgValue><ssdm name="xor_ln791_5"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="5" op_0_bw="32">
<![CDATA[
:99  %trunc_ln791_8 = trunc i32 %b_V_read to i5

]]></Node>
<StgValue><ssdm name="trunc_ln791_8"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:100  %xor_ln791_6 = xor i1 %trunc_ln791, true

]]></Node>
<StgValue><ssdm name="xor_ln791_6"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="32">
<![CDATA[
:101  %trunc_ln791_9 = trunc i32 %b_V_read to i1

]]></Node>
<StgValue><ssdm name="trunc_ln791_9"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:102  %xor_ln791 = xor i6 %trunc_ln1357, %xor_ln791_1

]]></Node>
<StgValue><ssdm name="xor_ln791"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:103  %xor_ln700 = xor i1 %trunc_ln791_9, %xor_ln791_6

]]></Node>
<StgValue><ssdm name="xor_ln700"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:104  %xor_ln700_1 = xor i5 %trunc_ln791_8, %xor_ln791_5

]]></Node>
<StgValue><ssdm name="xor_ln700_1"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:105  %xor_ln700_2 = xor i4 %trunc_ln791_7, %xor_ln791_4

]]></Node>
<StgValue><ssdm name="xor_ln700_2"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:106  %xor_ln700_3 = xor i3 %trunc_ln791_6, %xor_ln791_3

]]></Node>
<StgValue><ssdm name="xor_ln700_3"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:107  %xor_ln700_4 = xor i2 %trunc_ln791_5, %xor_ln791_2

]]></Node>
<StgValue><ssdm name="xor_ln700_4"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="2" op_0_bw="1">
<![CDATA[
:108  %zext_ln700 = zext i1 %xor_ln700 to i2

]]></Node>
<StgValue><ssdm name="zext_ln700"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
:109  %tmp = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %xor_ln700_4, i32 1)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="2" op_0_bw="1">
<![CDATA[
:110  %zext_ln700_288 = zext i1 %tmp to i2

]]></Node>
<StgValue><ssdm name="zext_ln700_288"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
:111  %tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %xor_ln700_3, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="2" op_0_bw="1">
<![CDATA[
:112  %zext_ln700_289 = zext i1 %tmp_6 to i2

]]></Node>
<StgValue><ssdm name="zext_ln700_289"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
:113  %tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %xor_ln700_2, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="2" op_0_bw="1">
<![CDATA[
:114  %zext_ln700_290 = zext i1 %tmp_7 to i2

]]></Node>
<StgValue><ssdm name="zext_ln700_290"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
:115  %tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %xor_ln700_1, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="2" op_0_bw="1">
<![CDATA[
:116  %zext_ln700_291 = zext i1 %tmp_8 to i2

]]></Node>
<StgValue><ssdm name="zext_ln700_291"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
:117  %tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %xor_ln791, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="2" op_0_bw="1">
<![CDATA[
:118  %zext_ln700_292 = zext i1 %tmp_9 to i2

]]></Node>
<StgValue><ssdm name="zext_ln700_292"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
:119  %tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %xor_ln769_41, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="2" op_0_bw="1">
<![CDATA[
:120  %zext_ln700_293 = zext i1 %tmp_10 to i2

]]></Node>
<StgValue><ssdm name="zext_ln700_293"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
:121  %tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %xor_ln769_40, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="2" op_0_bw="1">
<![CDATA[
:122  %zext_ln700_294 = zext i1 %tmp_11 to i2

]]></Node>
<StgValue><ssdm name="zext_ln700_294"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
:123  %tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %xor_ln769_39, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="2" op_0_bw="1">
<![CDATA[
:124  %zext_ln700_295 = zext i1 %tmp_12 to i2

]]></Node>
<StgValue><ssdm name="zext_ln700_295"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
:125  %tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %xor_ln769_38, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="2" op_0_bw="1">
<![CDATA[
:126  %zext_ln700_296 = zext i1 %tmp_13 to i2

]]></Node>
<StgValue><ssdm name="zext_ln700_296"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:127  %tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %xor_ln769_37, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="2" op_0_bw="1">
<![CDATA[
:128  %zext_ln700_297 = zext i1 %tmp_14 to i2

]]></Node>
<StgValue><ssdm name="zext_ln700_297"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
:129  %tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %xor_ln769_36, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="2" op_0_bw="1">
<![CDATA[
:130  %zext_ln700_298 = zext i1 %tmp_15 to i2

]]></Node>
<StgValue><ssdm name="zext_ln700_298"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
:131  %tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %xor_ln769_35, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="2" op_0_bw="1">
<![CDATA[
:132  %zext_ln700_299 = zext i1 %tmp_16 to i2

]]></Node>
<StgValue><ssdm name="zext_ln700_299"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
:133  %tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %xor_ln769_34, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="2" op_0_bw="1">
<![CDATA[
:134  %zext_ln700_300 = zext i1 %tmp_17 to i2

]]></Node>
<StgValue><ssdm name="zext_ln700_300"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
:135  %tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %xor_ln769_33, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="2" op_0_bw="1">
<![CDATA[
:136  %zext_ln700_301 = zext i1 %tmp_18 to i2

]]></Node>
<StgValue><ssdm name="zext_ln700_301"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
:137  %tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %xor_ln769_32, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="2" op_0_bw="1">
<![CDATA[
:138  %zext_ln700_302 = zext i1 %tmp_19 to i2

]]></Node>
<StgValue><ssdm name="zext_ln700_302"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
:139  %tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %xor_ln769_31, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="2" op_0_bw="1">
<![CDATA[
:140  %zext_ln700_303 = zext i1 %tmp_20 to i2

]]></Node>
<StgValue><ssdm name="zext_ln700_303"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
:141  %tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %xor_ln769_30, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="2" op_0_bw="1">
<![CDATA[
:142  %zext_ln700_304 = zext i1 %tmp_21 to i2

]]></Node>
<StgValue><ssdm name="zext_ln700_304"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
:143  %tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %xor_ln769_29, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="1">
<![CDATA[
:144  %zext_ln700_305 = zext i1 %tmp_22 to i2

]]></Node>
<StgValue><ssdm name="zext_ln700_305"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
:145  %tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %xor_ln769_28, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="2" op_0_bw="1">
<![CDATA[
:146  %zext_ln700_306 = zext i1 %tmp_23 to i2

]]></Node>
<StgValue><ssdm name="zext_ln700_306"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
:147  %tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %xor_ln769_27, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="2" op_0_bw="1">
<![CDATA[
:148  %zext_ln700_307 = zext i1 %tmp_24 to i2

]]></Node>
<StgValue><ssdm name="zext_ln700_307"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
:149  %tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %xor_ln769_26, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="2" op_0_bw="1">
<![CDATA[
:150  %zext_ln700_308 = zext i1 %tmp_25 to i2

]]></Node>
<StgValue><ssdm name="zext_ln700_308"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
:151  %tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i28.i32(i28 %xor_ln769_25, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="2" op_0_bw="1">
<![CDATA[
:152  %zext_ln700_309 = zext i1 %tmp_26 to i2

]]></Node>
<StgValue><ssdm name="zext_ln700_309"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
:153  %tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i29.i32(i29 %xor_ln769_24, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="2" op_0_bw="1">
<![CDATA[
:154  %zext_ln700_310 = zext i1 %tmp_27 to i2

]]></Node>
<StgValue><ssdm name="zext_ln700_310"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
:155  %tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %xor_ln769_23, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="2" op_0_bw="1">
<![CDATA[
:156  %zext_ln700_311 = zext i1 %tmp_28 to i2

]]></Node>
<StgValue><ssdm name="zext_ln700_311"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
:157  %tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i31.i32(i31 %xor_ln769_22, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="2" op_0_bw="1">
<![CDATA[
:158  %zext_ln700_312 = zext i1 %tmp_29 to i2

]]></Node>
<StgValue><ssdm name="zext_ln700_312"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:159  %tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="2" op_0_bw="1">
<![CDATA[
:160  %zext_ln700_313 = zext i1 %tmp_30 to i2

]]></Node>
<StgValue><ssdm name="zext_ln700_313"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:161  %tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="2" op_0_bw="1">
<![CDATA[
:162  %zext_ln700_314 = zext i1 %tmp_31 to i2

]]></Node>
<StgValue><ssdm name="zext_ln700_314"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:163  %tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="2" op_0_bw="1">
<![CDATA[
:164  %zext_ln700_315 = zext i1 %tmp_32 to i2

]]></Node>
<StgValue><ssdm name="zext_ln700_315"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:165  %tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="2" op_0_bw="1">
<![CDATA[
:166  %zext_ln700_316 = zext i1 %tmp_33 to i2

]]></Node>
<StgValue><ssdm name="zext_ln700_316"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:167  %tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="2" op_0_bw="1">
<![CDATA[
:168  %zext_ln700_317 = zext i1 %tmp_34 to i2

]]></Node>
<StgValue><ssdm name="zext_ln700_317"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:169  %tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="2" op_0_bw="1">
<![CDATA[
:170  %zext_ln700_318 = zext i1 %tmp_35 to i2

]]></Node>
<StgValue><ssdm name="zext_ln700_318"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:171  %add_ln700 = add i2 %zext_ln700, %zext_ln700_288

]]></Node>
<StgValue><ssdm name="add_ln700"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="3" op_0_bw="2">
<![CDATA[
:172  %zext_ln700_319 = zext i2 %add_ln700 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_319"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:173  %add_ln700_576 = add i2 %zext_ln700_289, %zext_ln700_290

]]></Node>
<StgValue><ssdm name="add_ln700_576"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="3" op_0_bw="2">
<![CDATA[
:174  %zext_ln700_320 = zext i2 %add_ln700_576 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_320"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:175  %add_ln700_577 = add i3 %zext_ln700_320, %zext_ln700_319

]]></Node>
<StgValue><ssdm name="add_ln700_577"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="4" op_0_bw="3">
<![CDATA[
:176  %zext_ln700_321 = zext i3 %add_ln700_577 to i4

]]></Node>
<StgValue><ssdm name="zext_ln700_321"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:177  %add_ln700_578 = add i2 %zext_ln700_291, %zext_ln700_292

]]></Node>
<StgValue><ssdm name="add_ln700_578"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="3" op_0_bw="2">
<![CDATA[
:178  %zext_ln700_322 = zext i2 %add_ln700_578 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_322"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:179  %add_ln700_579 = add i2 %zext_ln700_293, %zext_ln700_294

]]></Node>
<StgValue><ssdm name="add_ln700_579"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="3" op_0_bw="2">
<![CDATA[
:180  %zext_ln700_323 = zext i2 %add_ln700_579 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_323"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:181  %add_ln700_580 = add i3 %zext_ln700_323, %zext_ln700_322

]]></Node>
<StgValue><ssdm name="add_ln700_580"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="4" op_0_bw="3">
<![CDATA[
:182  %zext_ln700_324 = zext i3 %add_ln700_580 to i4

]]></Node>
<StgValue><ssdm name="zext_ln700_324"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:183  %add_ln700_581 = add i4 %zext_ln700_324, %zext_ln700_321

]]></Node>
<StgValue><ssdm name="add_ln700_581"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="5" op_0_bw="4">
<![CDATA[
:184  %zext_ln700_325 = zext i4 %add_ln700_581 to i5

]]></Node>
<StgValue><ssdm name="zext_ln700_325"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:185  %add_ln700_582 = add i2 %zext_ln700_295, %zext_ln700_296

]]></Node>
<StgValue><ssdm name="add_ln700_582"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="3" op_0_bw="2">
<![CDATA[
:186  %zext_ln700_326 = zext i2 %add_ln700_582 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_326"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:187  %add_ln700_583 = add i2 %zext_ln700_297, %zext_ln700_298

]]></Node>
<StgValue><ssdm name="add_ln700_583"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="3" op_0_bw="2">
<![CDATA[
:188  %zext_ln700_327 = zext i2 %add_ln700_583 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_327"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:189  %add_ln700_584 = add i3 %zext_ln700_327, %zext_ln700_326

]]></Node>
<StgValue><ssdm name="add_ln700_584"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="4" op_0_bw="3">
<![CDATA[
:190  %zext_ln700_328 = zext i3 %add_ln700_584 to i4

]]></Node>
<StgValue><ssdm name="zext_ln700_328"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:191  %add_ln700_585 = add i2 %zext_ln700_299, %zext_ln700_300

]]></Node>
<StgValue><ssdm name="add_ln700_585"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="3" op_0_bw="2">
<![CDATA[
:192  %zext_ln700_329 = zext i2 %add_ln700_585 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_329"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:193  %add_ln700_586 = add i2 %zext_ln700_301, %zext_ln700_302

]]></Node>
<StgValue><ssdm name="add_ln700_586"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="3" op_0_bw="2">
<![CDATA[
:194  %zext_ln700_330 = zext i2 %add_ln700_586 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_330"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:195  %add_ln700_587 = add i3 %zext_ln700_330, %zext_ln700_329

]]></Node>
<StgValue><ssdm name="add_ln700_587"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="4" op_0_bw="3">
<![CDATA[
:196  %zext_ln700_331 = zext i3 %add_ln700_587 to i4

]]></Node>
<StgValue><ssdm name="zext_ln700_331"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:197  %add_ln700_588 = add i4 %zext_ln700_331, %zext_ln700_328

]]></Node>
<StgValue><ssdm name="add_ln700_588"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="5" op_0_bw="4">
<![CDATA[
:198  %zext_ln700_332 = zext i4 %add_ln700_588 to i5

]]></Node>
<StgValue><ssdm name="zext_ln700_332"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:199  %add_ln700_589 = add i5 %zext_ln700_332, %zext_ln700_325

]]></Node>
<StgValue><ssdm name="add_ln700_589"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:201  %add_ln700_590 = add i2 %zext_ln700_303, %zext_ln700_304

]]></Node>
<StgValue><ssdm name="add_ln700_590"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="3" op_0_bw="2">
<![CDATA[
:202  %zext_ln700_334 = zext i2 %add_ln700_590 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_334"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:203  %add_ln700_591 = add i2 %zext_ln700_305, %zext_ln700_306

]]></Node>
<StgValue><ssdm name="add_ln700_591"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="3" op_0_bw="2">
<![CDATA[
:204  %zext_ln700_335 = zext i2 %add_ln700_591 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_335"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:205  %add_ln700_592 = add i3 %zext_ln700_335, %zext_ln700_334

]]></Node>
<StgValue><ssdm name="add_ln700_592"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="4" op_0_bw="3">
<![CDATA[
:206  %zext_ln700_336 = zext i3 %add_ln700_592 to i4

]]></Node>
<StgValue><ssdm name="zext_ln700_336"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:207  %add_ln700_593 = add i2 %zext_ln700_307, %zext_ln700_308

]]></Node>
<StgValue><ssdm name="add_ln700_593"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="3" op_0_bw="2">
<![CDATA[
:208  %zext_ln700_337 = zext i2 %add_ln700_593 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_337"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:209  %add_ln700_594 = add i2 %zext_ln700_309, %zext_ln700_310

]]></Node>
<StgValue><ssdm name="add_ln700_594"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="3" op_0_bw="2">
<![CDATA[
:210  %zext_ln700_338 = zext i2 %add_ln700_594 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_338"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:211  %add_ln700_595 = add i3 %zext_ln700_338, %zext_ln700_337

]]></Node>
<StgValue><ssdm name="add_ln700_595"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="4" op_0_bw="3">
<![CDATA[
:212  %zext_ln700_339 = zext i3 %add_ln700_595 to i4

]]></Node>
<StgValue><ssdm name="zext_ln700_339"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:213  %add_ln700_596 = add i4 %zext_ln700_339, %zext_ln700_336

]]></Node>
<StgValue><ssdm name="add_ln700_596"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="5" op_0_bw="4">
<![CDATA[
:214  %zext_ln700_340 = zext i4 %add_ln700_596 to i5

]]></Node>
<StgValue><ssdm name="zext_ln700_340"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:215  %add_ln700_597 = add i2 %zext_ln700_311, %zext_ln700_312

]]></Node>
<StgValue><ssdm name="add_ln700_597"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="3" op_0_bw="2">
<![CDATA[
:216  %zext_ln700_341 = zext i2 %add_ln700_597 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_341"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:217  %add_ln700_598 = add i2 %zext_ln700_313, %zext_ln700_314

]]></Node>
<StgValue><ssdm name="add_ln700_598"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="3" op_0_bw="2">
<![CDATA[
:218  %zext_ln700_342 = zext i2 %add_ln700_598 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_342"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:219  %add_ln700_599 = add i3 %zext_ln700_342, %zext_ln700_341

]]></Node>
<StgValue><ssdm name="add_ln700_599"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="4" op_0_bw="3">
<![CDATA[
:220  %zext_ln700_343 = zext i3 %add_ln700_599 to i4

]]></Node>
<StgValue><ssdm name="zext_ln700_343"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:221  %add_ln700_600 = add i2 %zext_ln700_315, %zext_ln700_316

]]></Node>
<StgValue><ssdm name="add_ln700_600"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="3" op_0_bw="2">
<![CDATA[
:222  %zext_ln700_344 = zext i2 %add_ln700_600 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_344"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:223  %add_ln700_601 = add i2 %zext_ln700_317, %zext_ln700_318

]]></Node>
<StgValue><ssdm name="add_ln700_601"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="3" op_0_bw="2">
<![CDATA[
:224  %zext_ln700_345 = zext i2 %add_ln700_601 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_345"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:225  %add_ln700_602 = add i3 %zext_ln700_345, %zext_ln700_344

]]></Node>
<StgValue><ssdm name="add_ln700_602"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="4" op_0_bw="3">
<![CDATA[
:226  %zext_ln700_346 = zext i3 %add_ln700_602 to i4

]]></Node>
<StgValue><ssdm name="zext_ln700_346"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:227  %add_ln700_603 = add i4 %zext_ln700_346, %zext_ln700_343

]]></Node>
<StgValue><ssdm name="add_ln700_603"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="5" op_0_bw="4">
<![CDATA[
:228  %zext_ln700_347 = zext i4 %add_ln700_603 to i5

]]></Node>
<StgValue><ssdm name="zext_ln700_347"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:229  %add_ln700_604 = add i5 %zext_ln700_347, %zext_ln700_340

]]></Node>
<StgValue><ssdm name="add_ln700_604"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="6" op_0_bw="5">
<![CDATA[
:200  %zext_ln700_333 = zext i5 %add_ln700_589 to i6

]]></Node>
<StgValue><ssdm name="zext_ln700_333"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="6" op_0_bw="5">
<![CDATA[
:230  %zext_ln700_348 = zext i5 %add_ln700_604 to i6

]]></Node>
<StgValue><ssdm name="zext_ln700_348"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:231  %add_ln700_31 = add i6 %zext_ln700_348, %zext_ln700_333

]]></Node>
<StgValue><ssdm name="add_ln700_31"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="6">
<![CDATA[
:232  ret i6 %add_ln700_31

]]></Node>
<StgValue><ssdm name="ret_ln49"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
