$date
	Tue Jun 27 20:21:17 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_siso $end
$scope module siso_inst $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var wire 1 # si $end
$var wire 1 $ so $end
$var reg 4 % int_reg [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
0$
0#
1"
0!
$end
#5
1!
#10
0!
0"
#15
b0 %
1!
#20
0!
#25
b0 %
1!
#30
0!
1#
#35
b1 %
1!
#40
0!
#45
b11 %
1!
#50
0!
0#
#55
b110 %
1!
#60
0!
#65
1$
b1100 %
1!
#70
0!
#75
b1000 %
1!
#80
0!
#85
0$
b0 %
1!
#90
0!
#95
b0 %
1!
#100
0!
