-- Copyright (C) 2020  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

-- DATE "11/20/2023 23:06:43"

-- 
-- Device: Altera 10M50DAF484C7G Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY FIFTYFIVENM;
LIBRARY IEEE;
USE FIFTYFIVENM.FIFTYFIVENM_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	hard_block IS
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic
	);
END hard_block;

-- Design Ports Information
-- ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default


ARCHITECTURE structure OF hard_block IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \~ALTERA_TMS~~padout\ : std_logic;
SIGNAL \~ALTERA_TCK~~padout\ : std_logic;
SIGNAL \~ALTERA_TDI~~padout\ : std_logic;
SIGNAL \~ALTERA_CONFIG_SEL~~padout\ : std_logic;
SIGNAL \~ALTERA_nCONFIG~~padout\ : std_logic;
SIGNAL \~ALTERA_nSTATUS~~padout\ : std_logic;
SIGNAL \~ALTERA_CONF_DONE~~padout\ : std_logic;
SIGNAL \~ALTERA_TMS~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_TCK~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_TDI~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_CONFIG_SEL~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_nCONFIG~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_nSTATUS~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_CONF_DONE~~ibuf_o\ : std_logic;

BEGIN

ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
END structure;


LIBRARY ALTERA;
LIBRARY FIFTYFIVENM;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE FIFTYFIVENM.FIFTYFIVENM_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	datapath IS
    PORT (
	button0 : IN std_logic;
	button1 : IN std_logic;
	switches : IN std_logic_vector(9 DOWNTO 0);
	LEDs : OUT std_logic_vector(31 DOWNTO 0);
	PCWriteCond : IN std_logic;
	PCWrite : IN std_logic;
	IorD : IN std_logic;
	MemRead : IN std_logic;
	MemWrite : IN std_logic;
	MemToReg : IN std_logic;
	IRWrite : IN std_logic;
	JumpAndLink : IN std_logic;
	IsSigned : IN std_logic;
	PCSource : IN std_logic_vector(1 DOWNTO 0);
	ALUOp : IN std_logic_vector(1 DOWNTO 0);
	ALUSrcA : IN std_logic;
	ALUSrcB : IN std_logic_vector(1 DOWNTO 0);
	RegWrite : IN std_logic;
	RegDst : IN std_logic;
	ControllerOpCode : OUT std_logic_vector(5 DOWNTO 0);
	BranchTaken : BUFFER std_logic;
	clk : IN std_logic;
	rst : IN std_logic
	);
END datapath;

-- Design Ports Information
-- LEDs[0]	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDs[1]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDs[2]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDs[3]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDs[4]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDs[5]	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDs[6]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDs[7]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDs[8]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDs[9]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDs[10]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDs[11]	=>  Location: PIN_W14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDs[12]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDs[13]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDs[14]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDs[15]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDs[16]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDs[17]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDs[18]	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDs[19]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDs[20]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDs[21]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDs[22]	=>  Location: PIN_P10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDs[23]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDs[24]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDs[25]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDs[26]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDs[27]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDs[28]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDs[29]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDs[30]	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDs[31]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IRWrite	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IsSigned	=>  Location: PIN_J8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALUOp[0]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALUOp[1]	=>  Location: PIN_M15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ControllerOpCode[0]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ControllerOpCode[1]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ControllerOpCode[2]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ControllerOpCode[3]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ControllerOpCode[4]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ControllerOpCode[5]	=>  Location: PIN_U5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BranchTaken	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALUSrcB[0]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALUSrcB[1]	=>  Location: PIN_AA2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCWriteCond	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rst	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IorD	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MemWrite	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCSource[1]	=>  Location: PIN_Y8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCWrite	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALUSrcA	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PCSource[0]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MemToReg	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RegDst	=>  Location: PIN_W4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RegWrite	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- JumpAndLink	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MemRead	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switches[3]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- button1	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- button0	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switches[7]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switches[6]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switches[5]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switches[4]	=>  Location: PIN_W12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switches[2]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switches[1]	=>  Location: PIN_AA11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switches[8]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switches[9]	=>  Location: PIN_W11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- switches[0]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF datapath IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_button0 : std_logic;
SIGNAL ww_button1 : std_logic;
SIGNAL ww_switches : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_LEDs : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_PCWriteCond : std_logic;
SIGNAL ww_PCWrite : std_logic;
SIGNAL ww_IorD : std_logic;
SIGNAL ww_MemRead : std_logic;
SIGNAL ww_MemWrite : std_logic;
SIGNAL ww_MemToReg : std_logic;
SIGNAL ww_IRWrite : std_logic;
SIGNAL ww_JumpAndLink : std_logic;
SIGNAL ww_IsSigned : std_logic;
SIGNAL ww_PCSource : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_ALUOp : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_ALUSrcA : std_logic;
SIGNAL ww_ALUSrcB : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_RegWrite : std_logic;
SIGNAL ww_RegDst : std_logic;
SIGNAL ww_ControllerOpCode : std_logic_vector(5 DOWNTO 0);
SIGNAL ww_BranchTaken : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_rst : std_logic;
SIGNAL \Mem|Storage|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Mem|Storage|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Mem|Storage|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Mem|Storage|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Mem|Storage|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Mem|Storage|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \Mem|SIG_data_out[31]~46clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \rst~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \IRWrite~input_o\ : std_logic;
SIGNAL \IsSigned~input_o\ : std_logic;
SIGNAL \ALUOp[0]~input_o\ : std_logic;
SIGNAL \ALUOp[1]~input_o\ : std_logic;
SIGNAL \ALUSrcB[0]~input_o\ : std_logic;
SIGNAL \ALUSrcB[1]~input_o\ : std_logic;
SIGNAL \PCWriteCond~input_o\ : std_logic;
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \~QUARTUS_CREATED_UNVM~~busy\ : std_logic;
SIGNAL \~QUARTUS_CREATED_ADC1~~eoc\ : std_logic;
SIGNAL \~QUARTUS_CREATED_ADC2~~eoc\ : std_logic;
SIGNAL \LEDs[0]~output_o\ : std_logic;
SIGNAL \LEDs[1]~output_o\ : std_logic;
SIGNAL \LEDs[2]~output_o\ : std_logic;
SIGNAL \LEDs[3]~output_o\ : std_logic;
SIGNAL \LEDs[4]~output_o\ : std_logic;
SIGNAL \LEDs[5]~output_o\ : std_logic;
SIGNAL \LEDs[6]~output_o\ : std_logic;
SIGNAL \LEDs[7]~output_o\ : std_logic;
SIGNAL \LEDs[8]~output_o\ : std_logic;
SIGNAL \LEDs[9]~output_o\ : std_logic;
SIGNAL \LEDs[10]~output_o\ : std_logic;
SIGNAL \LEDs[11]~output_o\ : std_logic;
SIGNAL \LEDs[12]~output_o\ : std_logic;
SIGNAL \LEDs[13]~output_o\ : std_logic;
SIGNAL \LEDs[14]~output_o\ : std_logic;
SIGNAL \LEDs[15]~output_o\ : std_logic;
SIGNAL \LEDs[16]~output_o\ : std_logic;
SIGNAL \LEDs[17]~output_o\ : std_logic;
SIGNAL \LEDs[18]~output_o\ : std_logic;
SIGNAL \LEDs[19]~output_o\ : std_logic;
SIGNAL \LEDs[20]~output_o\ : std_logic;
SIGNAL \LEDs[21]~output_o\ : std_logic;
SIGNAL \LEDs[22]~output_o\ : std_logic;
SIGNAL \LEDs[23]~output_o\ : std_logic;
SIGNAL \LEDs[24]~output_o\ : std_logic;
SIGNAL \LEDs[25]~output_o\ : std_logic;
SIGNAL \LEDs[26]~output_o\ : std_logic;
SIGNAL \LEDs[27]~output_o\ : std_logic;
SIGNAL \LEDs[28]~output_o\ : std_logic;
SIGNAL \LEDs[29]~output_o\ : std_logic;
SIGNAL \LEDs[30]~output_o\ : std_logic;
SIGNAL \LEDs[31]~output_o\ : std_logic;
SIGNAL \ControllerOpCode[0]~output_o\ : std_logic;
SIGNAL \ControllerOpCode[1]~output_o\ : std_logic;
SIGNAL \ControllerOpCode[2]~output_o\ : std_logic;
SIGNAL \ControllerOpCode[3]~output_o\ : std_logic;
SIGNAL \ControllerOpCode[4]~output_o\ : std_logic;
SIGNAL \ControllerOpCode[5]~output_o\ : std_logic;
SIGNAL \BranchTaken~output_o\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \rst~input_o\ : std_logic;
SIGNAL \MemRead~input_o\ : std_logic;
SIGNAL \MemWrite~input_o\ : std_logic;
SIGNAL \PCSource[0]~input_o\ : std_logic;
SIGNAL \ALUSrcA~input_o\ : std_logic;
SIGNAL \PCSource[1]~input_o\ : std_logic;
SIGNAL \switches[3]~input_o\ : std_logic;
SIGNAL \Mem|InputPort0|output[3]~feeder_combout\ : std_logic;
SIGNAL \rst~inputclkctrl_outclk\ : std_logic;
SIGNAL \button0~input_o\ : std_logic;
SIGNAL \Mem|SIG_ram_en~0_combout\ : std_logic;
SIGNAL \IorD~input_o\ : std_logic;
SIGNAL \switches[1]~input_o\ : std_logic;
SIGNAL \Mem|InputPort0|output[1]~feeder_combout\ : std_logic;
SIGNAL \Mem|InputPort1|output[1]~feeder_combout\ : std_logic;
SIGNAL \button1~input_o\ : std_logic;
SIGNAL \switches[2]~input_o\ : std_logic;
SIGNAL \CodeMux|output[5]~3_combout\ : std_logic;
SIGNAL \switches[4]~input_o\ : std_logic;
SIGNAL \Mem|InputPort0|output[4]~feeder_combout\ : std_logic;
SIGNAL \switches[5]~input_o\ : std_logic;
SIGNAL \Mem|InputPort1|output[5]~feeder_combout\ : std_logic;
SIGNAL \switches[6]~input_o\ : std_logic;
SIGNAL \Mem|InputPort0|output[6]~feeder_combout\ : std_logic;
SIGNAL \Mem|InputPort1|output[6]~feeder_combout\ : std_logic;
SIGNAL \switches[7]~input_o\ : std_logic;
SIGNAL \Mem|InputPort1|output[7]~feeder_combout\ : std_logic;
SIGNAL \MemToReg~input_o\ : std_logic;
SIGNAL \MemtoRegMux|output[6]~6_combout\ : std_logic;
SIGNAL \RegFile|regs[23][6]~feeder_combout\ : std_logic;
SIGNAL \RegDst~input_o\ : std_logic;
SIGNAL \PCSourceMux|output[1]~19_combout\ : std_logic;
SIGNAL \PCWrite~input_o\ : std_logic;
SIGNAL \MemtoRegMux|output[7]~7_combout\ : std_logic;
SIGNAL \RegFile|regs[10][7]~feeder_combout\ : std_logic;
SIGNAL \switches[8]~input_o\ : std_logic;
SIGNAL \Mem|InputPort1|output[8]~feeder_combout\ : std_logic;
SIGNAL \switches[9]~input_o\ : std_logic;
SIGNAL \MemtoRegMux|output[13]~13_combout\ : std_logic;
SIGNAL \RegFile|regs[9][13]~feeder_combout\ : std_logic;
SIGNAL \MemtoRegMux|output[15]~15_combout\ : std_logic;
SIGNAL \RegFile|regs[10][15]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[10][15]~q\ : std_logic;
SIGNAL \RegDstMux|output[1]~1_combout\ : std_logic;
SIGNAL \RegWrite~input_o\ : std_logic;
SIGNAL \RegFile|Decoder0~24_combout\ : std_logic;
SIGNAL \RegFile|Decoder0~40_combout\ : std_logic;
SIGNAL \RegFile|Decoder0~41_combout\ : std_logic;
SIGNAL \RegFile|regs[11][15]~q\ : std_logic;
SIGNAL \RegFile|regs[9][15]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[9][15]~q\ : std_logic;
SIGNAL \RegFile|Decoder0~56_combout\ : std_logic;
SIGNAL \RegFile|Decoder0~18_combout\ : std_logic;
SIGNAL \RegFile|Decoder0~39_combout\ : std_logic;
SIGNAL \RegFile|regs[8][15]~q\ : std_logic;
SIGNAL \RegFile|Mux48~2_combout\ : std_logic;
SIGNAL \RegFile|Mux48~3_combout\ : std_logic;
SIGNAL \RegFile|regs[15][15]~feeder_combout\ : std_logic;
SIGNAL \RegFile|Decoder0~52_combout\ : std_logic;
SIGNAL \RegFile|regs[15][15]~q\ : std_logic;
SIGNAL \RegFile|Decoder0~50_combout\ : std_logic;
SIGNAL \RegFile|regs[13][15]~q\ : std_logic;
SIGNAL \RegFile|regs[14][15]~feeder_combout\ : std_logic;
SIGNAL \RegFile|Decoder0~20_combout\ : std_logic;
SIGNAL \RegFile|Decoder0~57_combout\ : std_logic;
SIGNAL \RegFile|Decoder0~49_combout\ : std_logic;
SIGNAL \RegFile|regs[14][15]~q\ : std_logic;
SIGNAL \RegFile|Decoder0~51_combout\ : std_logic;
SIGNAL \RegFile|regs[12][15]~q\ : std_logic;
SIGNAL \RegFile|Mux48~19_combout\ : std_logic;
SIGNAL \RegFile|Mux48~20_combout\ : std_logic;
SIGNAL \RegFile|regs[2][15]~feeder_combout\ : std_logic;
SIGNAL \RegFile|Decoder0~46_combout\ : std_logic;
SIGNAL \RegFile|regs[2][15]~q\ : std_logic;
SIGNAL \RegFile|rd_data1[31]~5_combout\ : std_logic;
SIGNAL \RegFile|Decoder0~55_combout\ : std_logic;
SIGNAL \RegFile|Decoder0~48_combout\ : std_logic;
SIGNAL \RegFile|regs[3][15]~q\ : std_logic;
SIGNAL \RegFile|rd_data1[31]~4_combout\ : std_logic;
SIGNAL \RegFile|Decoder0~47_combout\ : std_logic;
SIGNAL \RegFile|regs[1][15]~q\ : std_logic;
SIGNAL \RegFile|regs[5][15]~feeder_combout\ : std_logic;
SIGNAL \RegFile|Decoder0~43_combout\ : std_logic;
SIGNAL \RegFile|regs[5][15]~q\ : std_logic;
SIGNAL \RegFile|Decoder0~45_combout\ : std_logic;
SIGNAL \RegFile|regs[7][15]~q\ : std_logic;
SIGNAL \RegFile|regs[6][15]~feeder_combout\ : std_logic;
SIGNAL \RegFile|Decoder0~42_combout\ : std_logic;
SIGNAL \RegFile|regs[6][15]~q\ : std_logic;
SIGNAL \RegFile|Decoder0~44_combout\ : std_logic;
SIGNAL \RegFile|regs[4][15]~q\ : std_logic;
SIGNAL \RegFile|Mux48~14_combout\ : std_logic;
SIGNAL \RegFile|Mux48~15_combout\ : std_logic;
SIGNAL \RegFile|Mux48~16_combout\ : std_logic;
SIGNAL \RegFile|Mux48~17_combout\ : std_logic;
SIGNAL \RegFile|regs[21][15]~feeder_combout\ : std_logic;
SIGNAL \RegFile|Decoder0~54_combout\ : std_logic;
SIGNAL \RegFile|Decoder0~25_combout\ : std_logic;
SIGNAL \RegFile|regs[21][15]~q\ : std_logic;
SIGNAL \RegFile|Decoder0~28_combout\ : std_logic;
SIGNAL \RegFile|regs[29][15]~q\ : std_logic;
SIGNAL \RegFile|regs[25][15]~feeder_combout\ : std_logic;
SIGNAL \RegFile|Decoder0~26_combout\ : std_logic;
SIGNAL \RegFile|regs[25][15]~q\ : std_logic;
SIGNAL \RegFile|Decoder0~27_combout\ : std_logic;
SIGNAL \RegFile|regs[17][15]~q\ : std_logic;
SIGNAL \RegFile|Mux48~4_combout\ : std_logic;
SIGNAL \RegFile|Mux48~5_combout\ : std_logic;
SIGNAL \RegFile|regs[20][15]~feeder_combout\ : std_logic;
SIGNAL \RegFile|Decoder0~30_combout\ : std_logic;
SIGNAL \RegFile|regs[20][15]~q\ : std_logic;
SIGNAL \RegFile|Decoder0~32_combout\ : std_logic;
SIGNAL \RegFile|regs[28][15]~q\ : std_logic;
SIGNAL \RegFile|regs[24][15]~feeder_combout\ : std_logic;
SIGNAL \RegFile|Decoder0~29_combout\ : std_logic;
SIGNAL \RegFile|regs[24][15]~q\ : std_logic;
SIGNAL \RegFile|Decoder0~31_combout\ : std_logic;
SIGNAL \RegFile|regs[16][15]~q\ : std_logic;
SIGNAL \RegFile|Mux48~8_combout\ : std_logic;
SIGNAL \RegFile|Mux48~9_combout\ : std_logic;
SIGNAL \RegFile|regs[26][15]~feeder_combout\ : std_logic;
SIGNAL \RegFile|Decoder0~53_combout\ : std_logic;
SIGNAL \RegFile|Decoder0~19_combout\ : std_logic;
SIGNAL \RegFile|regs[26][15]~q\ : std_logic;
SIGNAL \RegFile|Decoder0~23_combout\ : std_logic;
SIGNAL \RegFile|regs[30][15]~q\ : std_logic;
SIGNAL \RegFile|regs[22][15]~feeder_combout\ : std_logic;
SIGNAL \RegFile|Decoder0~21_combout\ : std_logic;
SIGNAL \RegFile|regs[22][15]~q\ : std_logic;
SIGNAL \RegFile|Decoder0~22_combout\ : std_logic;
SIGNAL \RegFile|regs[18][15]~q\ : std_logic;
SIGNAL \RegFile|Mux48~6_combout\ : std_logic;
SIGNAL \RegFile|Mux48~7_combout\ : std_logic;
SIGNAL \RegFile|Mux48~10_combout\ : std_logic;
SIGNAL \JumpAndLink~input_o\ : std_logic;
SIGNAL \RegFile|regs~16_combout\ : std_logic;
SIGNAL \RegFile|Decoder0~33_combout\ : std_logic;
SIGNAL \RegFile|regs[31][13]~1_combout\ : std_logic;
SIGNAL \RegFile|regs[31][15]~q\ : std_logic;
SIGNAL \RegFile|Decoder0~34_combout\ : std_logic;
SIGNAL \RegFile|regs[27][15]~q\ : std_logic;
SIGNAL \RegFile|regs[23][15]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[23][15]~q\ : std_logic;
SIGNAL \RegFile|Decoder0~36_combout\ : std_logic;
SIGNAL \RegFile|regs[19][15]~q\ : std_logic;
SIGNAL \RegFile|Mux48~11_combout\ : std_logic;
SIGNAL \RegFile|Mux48~12_combout\ : std_logic;
SIGNAL \RegFile|Mux48~13_combout\ : std_logic;
SIGNAL \RegFile|Mux48~18_combout\ : std_logic;
SIGNAL \RegFile|Mux48~21_combout\ : std_logic;
SIGNAL \RegFile|Mux48~22_combout\ : std_logic;
SIGNAL \RegB|output[15]~feeder_combout\ : std_logic;
SIGNAL \MemtoRegMux|output[17]~17_combout\ : std_logic;
SIGNAL \RegFile|regs[10][17]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[10][17]~q\ : std_logic;
SIGNAL \RegFile|regs[11][17]~q\ : std_logic;
SIGNAL \RegFile|regs[9][17]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[9][17]~q\ : std_logic;
SIGNAL \RegFile|regs[8][17]~q\ : std_logic;
SIGNAL \RegFile|Mux46~2_combout\ : std_logic;
SIGNAL \RegFile|Mux46~3_combout\ : std_logic;
SIGNAL \RegFile|regs[15][17]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[15][17]~q\ : std_logic;
SIGNAL \RegFile|regs[13][17]~q\ : std_logic;
SIGNAL \RegFile|regs[14][17]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[14][17]~q\ : std_logic;
SIGNAL \RegFile|regs[12][17]~q\ : std_logic;
SIGNAL \RegFile|Mux46~19_combout\ : std_logic;
SIGNAL \RegFile|Mux46~20_combout\ : std_logic;
SIGNAL \RegFile|regs[2][17]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[2][17]~q\ : std_logic;
SIGNAL \RegFile|regs[3][17]~q\ : std_logic;
SIGNAL \RegFile|regs[1][17]~q\ : std_logic;
SIGNAL \RegFile|regs[5][17]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[5][17]~q\ : std_logic;
SIGNAL \RegFile|regs[7][17]~q\ : std_logic;
SIGNAL \RegFile|regs[4][17]~q\ : std_logic;
SIGNAL \RegFile|regs[6][17]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[6][17]~q\ : std_logic;
SIGNAL \RegFile|Mux46~14_combout\ : std_logic;
SIGNAL \RegFile|Mux46~15_combout\ : std_logic;
SIGNAL \RegFile|Mux46~16_combout\ : std_logic;
SIGNAL \RegFile|Mux46~17_combout\ : std_logic;
SIGNAL \RegFile|regs~18_combout\ : std_logic;
SIGNAL \RegFile|regs[31][17]~q\ : std_logic;
SIGNAL \RegFile|regs[27][17]~q\ : std_logic;
SIGNAL \RegFile|regs[23][17]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[23][17]~q\ : std_logic;
SIGNAL \RegFile|regs[19][17]~q\ : std_logic;
SIGNAL \RegFile|Mux46~11_combout\ : std_logic;
SIGNAL \RegFile|Mux46~12_combout\ : std_logic;
SIGNAL \RegFile|regs[21][17]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[21][17]~q\ : std_logic;
SIGNAL \RegFile|regs[29][17]~q\ : std_logic;
SIGNAL \RegFile|regs[25][17]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[25][17]~q\ : std_logic;
SIGNAL \RegFile|regs[17][17]~q\ : std_logic;
SIGNAL \RegFile|Mux46~4_combout\ : std_logic;
SIGNAL \RegFile|Mux46~5_combout\ : std_logic;
SIGNAL \RegFile|regs[24][17]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[24][17]~q\ : std_logic;
SIGNAL \RegFile|regs[16][17]~q\ : std_logic;
SIGNAL \RegFile|Mux46~8_combout\ : std_logic;
SIGNAL \RegFile|regs[20][17]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[20][17]~q\ : std_logic;
SIGNAL \RegFile|regs[28][17]~q\ : std_logic;
SIGNAL \RegFile|Mux46~9_combout\ : std_logic;
SIGNAL \RegFile|regs[26][17]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[26][17]~q\ : std_logic;
SIGNAL \RegFile|regs[30][17]~q\ : std_logic;
SIGNAL \RegFile|regs[22][17]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[22][17]~q\ : std_logic;
SIGNAL \RegFile|regs[18][17]~q\ : std_logic;
SIGNAL \RegFile|Mux46~6_combout\ : std_logic;
SIGNAL \RegFile|Mux46~7_combout\ : std_logic;
SIGNAL \RegFile|Mux46~10_combout\ : std_logic;
SIGNAL \RegFile|Mux46~13_combout\ : std_logic;
SIGNAL \RegFile|Mux46~18_combout\ : std_logic;
SIGNAL \RegFile|Mux46~21_combout\ : std_logic;
SIGNAL \RegFile|Mux46~22_combout\ : std_logic;
SIGNAL \RegB|output[17]~feeder_combout\ : std_logic;
SIGNAL \MemtoRegMux|output[18]~18_combout\ : std_logic;
SIGNAL \RegFile|regs[15][18]~q\ : std_logic;
SIGNAL \RegFile|regs[14][18]~q\ : std_logic;
SIGNAL \RegFile|regs[13][18]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[13][18]~q\ : std_logic;
SIGNAL \RegFile|regs[12][18]~q\ : std_logic;
SIGNAL \RegFile|Mux45~19_combout\ : std_logic;
SIGNAL \RegFile|Mux45~20_combout\ : std_logic;
SIGNAL \RegFile|regs[9][18]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[9][18]~q\ : std_logic;
SIGNAL \RegFile|regs[11][18]~q\ : std_logic;
SIGNAL \RegFile|regs[10][18]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[10][18]~q\ : std_logic;
SIGNAL \RegFile|regs[8][18]~q\ : std_logic;
SIGNAL \RegFile|Mux45~12_combout\ : std_logic;
SIGNAL \RegFile|Mux45~13_combout\ : std_logic;
SIGNAL \RegFile|regs[4][18]~q\ : std_logic;
SIGNAL \RegFile|regs[5][18]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[5][18]~q\ : std_logic;
SIGNAL \RegFile|Mux45~14_combout\ : std_logic;
SIGNAL \RegFile|regs[7][18]~q\ : std_logic;
SIGNAL \RegFile|regs[6][18]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[6][18]~q\ : std_logic;
SIGNAL \RegFile|Mux45~15_combout\ : std_logic;
SIGNAL \RegFile|regs[3][18]~q\ : std_logic;
SIGNAL \RegFile|regs[1][18]~q\ : std_logic;
SIGNAL \RegFile|regs[2][18]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[2][18]~q\ : std_logic;
SIGNAL \RegFile|Mux45~16_combout\ : std_logic;
SIGNAL \RegFile|Mux45~17_combout\ : std_logic;
SIGNAL \RegFile|Mux45~18_combout\ : std_logic;
SIGNAL \RegFile|regs[30][18]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[30][18]~q\ : std_logic;
SIGNAL \RegFile|regs[26][18]~q\ : std_logic;
SIGNAL \RegFile|regs[22][18]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[22][18]~q\ : std_logic;
SIGNAL \RegFile|regs[18][18]~q\ : std_logic;
SIGNAL \RegFile|Mux45~2_combout\ : std_logic;
SIGNAL \RegFile|Mux45~3_combout\ : std_logic;
SIGNAL \RegFile|regs[21][18]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[21][18]~q\ : std_logic;
SIGNAL \RegFile|regs[25][18]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[25][18]~q\ : std_logic;
SIGNAL \RegFile|regs[17][18]~q\ : std_logic;
SIGNAL \RegFile|Mux45~4_combout\ : std_logic;
SIGNAL \RegFile|regs[29][18]~q\ : std_logic;
SIGNAL \RegFile|Mux45~5_combout\ : std_logic;
SIGNAL \RegFile|regs[20][18]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[20][18]~q\ : std_logic;
SIGNAL \RegFile|regs[28][18]~q\ : std_logic;
SIGNAL \RegFile|regs[24][18]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[24][18]~q\ : std_logic;
SIGNAL \RegFile|regs[16][18]~q\ : std_logic;
SIGNAL \RegFile|Mux45~6_combout\ : std_logic;
SIGNAL \RegFile|Mux45~7_combout\ : std_logic;
SIGNAL \RegFile|Mux45~8_combout\ : std_logic;
SIGNAL \RegFile|regs[23][18]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[23][18]~q\ : std_logic;
SIGNAL \RegFile|regs[19][18]~q\ : std_logic;
SIGNAL \RegFile|Mux45~9_combout\ : std_logic;
SIGNAL \RegFile|regs[27][18]~q\ : std_logic;
SIGNAL \RegFile|regs~19_combout\ : std_logic;
SIGNAL \RegFile|regs[31][18]~q\ : std_logic;
SIGNAL \RegFile|Mux45~10_combout\ : std_logic;
SIGNAL \RegFile|Mux45~11_combout\ : std_logic;
SIGNAL \RegFile|Mux45~21_combout\ : std_logic;
SIGNAL \RegFile|Mux45~22_combout\ : std_logic;
SIGNAL \RegB|output[18]~feeder_combout\ : std_logic;
SIGNAL \MemtoRegMux|output[19]~19_combout\ : std_logic;
SIGNAL \RegFile|regs[15][19]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[15][19]~q\ : std_logic;
SIGNAL \RegFile|regs[13][19]~q\ : std_logic;
SIGNAL \RegFile|regs[14][19]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[14][19]~q\ : std_logic;
SIGNAL \RegFile|regs[12][19]~q\ : std_logic;
SIGNAL \RegFile|Mux44~19_combout\ : std_logic;
SIGNAL \RegFile|Mux44~20_combout\ : std_logic;
SIGNAL \RegFile|regs[10][19]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[10][19]~q\ : std_logic;
SIGNAL \RegFile|regs[11][19]~q\ : std_logic;
SIGNAL \RegFile|regs[9][19]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[9][19]~q\ : std_logic;
SIGNAL \RegFile|regs[8][19]~q\ : std_logic;
SIGNAL \RegFile|Mux44~2_combout\ : std_logic;
SIGNAL \RegFile|Mux44~3_combout\ : std_logic;
SIGNAL \RegFile|regs[21][19]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[21][19]~q\ : std_logic;
SIGNAL \RegFile|regs[25][19]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[25][19]~q\ : std_logic;
SIGNAL \RegFile|regs[17][19]~q\ : std_logic;
SIGNAL \RegFile|Mux44~4_combout\ : std_logic;
SIGNAL \RegFile|regs[29][19]~q\ : std_logic;
SIGNAL \RegFile|Mux44~5_combout\ : std_logic;
SIGNAL \RegFile|regs~20_combout\ : std_logic;
SIGNAL \RegFile|regs[31][19]~q\ : std_logic;
SIGNAL \RegFile|regs[27][19]~q\ : std_logic;
SIGNAL \RegFile|regs[23][19]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[23][19]~q\ : std_logic;
SIGNAL \RegFile|regs[19][19]~q\ : std_logic;
SIGNAL \RegFile|Mux44~11_combout\ : std_logic;
SIGNAL \RegFile|Mux44~12_combout\ : std_logic;
SIGNAL \RegFile|regs[24][19]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[24][19]~q\ : std_logic;
SIGNAL \RegFile|regs[16][19]~q\ : std_logic;
SIGNAL \RegFile|Mux44~8_combout\ : std_logic;
SIGNAL \RegFile|regs[28][19]~q\ : std_logic;
SIGNAL \RegFile|regs[20][19]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[20][19]~q\ : std_logic;
SIGNAL \RegFile|Mux44~9_combout\ : std_logic;
SIGNAL \RegFile|regs[26][19]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[26][19]~q\ : std_logic;
SIGNAL \RegFile|regs[30][19]~q\ : std_logic;
SIGNAL \RegFile|regs[22][19]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[22][19]~q\ : std_logic;
SIGNAL \RegFile|regs[18][19]~q\ : std_logic;
SIGNAL \RegFile|Mux44~6_combout\ : std_logic;
SIGNAL \RegFile|Mux44~7_combout\ : std_logic;
SIGNAL \RegFile|Mux44~10_combout\ : std_logic;
SIGNAL \RegFile|Mux44~13_combout\ : std_logic;
SIGNAL \RegFile|regs[2][19]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[2][19]~q\ : std_logic;
SIGNAL \RegFile|regs[3][19]~q\ : std_logic;
SIGNAL \RegFile|regs[1][19]~q\ : std_logic;
SIGNAL \RegFile|regs[5][19]~q\ : std_logic;
SIGNAL \RegFile|regs[7][19]~q\ : std_logic;
SIGNAL \RegFile|regs[4][19]~q\ : std_logic;
SIGNAL \RegFile|regs[6][19]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[6][19]~q\ : std_logic;
SIGNAL \RegFile|Mux44~14_combout\ : std_logic;
SIGNAL \RegFile|Mux44~15_combout\ : std_logic;
SIGNAL \RegFile|Mux44~16_combout\ : std_logic;
SIGNAL \RegFile|Mux44~17_combout\ : std_logic;
SIGNAL \RegFile|Mux44~18_combout\ : std_logic;
SIGNAL \RegFile|Mux44~21_combout\ : std_logic;
SIGNAL \RegFile|Mux44~22_combout\ : std_logic;
SIGNAL \RegB|output[19]~feeder_combout\ : std_logic;
SIGNAL \MemtoRegMux|output[20]~20_combout\ : std_logic;
SIGNAL \RegFile|regs[9][20]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[9][20]~q\ : std_logic;
SIGNAL \RegFile|regs[11][20]~q\ : std_logic;
SIGNAL \RegFile|regs[10][20]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[10][20]~q\ : std_logic;
SIGNAL \RegFile|regs[8][20]~q\ : std_logic;
SIGNAL \RegFile|Mux43~12_combout\ : std_logic;
SIGNAL \RegFile|Mux43~13_combout\ : std_logic;
SIGNAL \RegFile|regs[5][20]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[5][20]~q\ : std_logic;
SIGNAL \RegFile|regs[4][20]~q\ : std_logic;
SIGNAL \RegFile|Mux43~14_combout\ : std_logic;
SIGNAL \RegFile|regs[6][20]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[6][20]~q\ : std_logic;
SIGNAL \RegFile|regs[7][20]~q\ : std_logic;
SIGNAL \RegFile|Mux43~15_combout\ : std_logic;
SIGNAL \RegFile|regs[3][20]~q\ : std_logic;
SIGNAL \RegFile|regs[2][20]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[2][20]~q\ : std_logic;
SIGNAL \RegFile|regs[1][20]~q\ : std_logic;
SIGNAL \RegFile|Mux43~16_combout\ : std_logic;
SIGNAL \RegFile|Mux43~17_combout\ : std_logic;
SIGNAL \RegFile|Mux43~18_combout\ : std_logic;
SIGNAL \RegFile|regs[15][20]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[15][20]~q\ : std_logic;
SIGNAL \RegFile|regs[14][20]~q\ : std_logic;
SIGNAL \RegFile|regs[13][20]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[13][20]~q\ : std_logic;
SIGNAL \RegFile|regs[12][20]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[12][20]~q\ : std_logic;
SIGNAL \RegFile|Mux43~19_combout\ : std_logic;
SIGNAL \RegFile|Mux43~20_combout\ : std_logic;
SIGNAL \RegFile|regs[30][20]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[30][20]~q\ : std_logic;
SIGNAL \RegFile|regs[26][20]~q\ : std_logic;
SIGNAL \RegFile|regs[22][20]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[22][20]~q\ : std_logic;
SIGNAL \RegFile|regs[18][20]~q\ : std_logic;
SIGNAL \RegFile|Mux43~2_combout\ : std_logic;
SIGNAL \RegFile|Mux43~3_combout\ : std_logic;
SIGNAL \RegFile|regs~21_combout\ : std_logic;
SIGNAL \RegFile|regs[31][20]~q\ : std_logic;
SIGNAL \RegFile|regs[27][20]~q\ : std_logic;
SIGNAL \RegFile|regs[19][20]~q\ : std_logic;
SIGNAL \RegFile|regs[23][20]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[23][20]~q\ : std_logic;
SIGNAL \RegFile|Mux43~9_combout\ : std_logic;
SIGNAL \RegFile|Mux43~10_combout\ : std_logic;
SIGNAL \RegFile|regs[29][20]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[29][20]~q\ : std_logic;
SIGNAL \RegFile|regs[21][20]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[21][20]~q\ : std_logic;
SIGNAL \RegFile|regs[25][20]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[25][20]~q\ : std_logic;
SIGNAL \RegFile|regs[17][20]~q\ : std_logic;
SIGNAL \RegFile|Mux43~4_combout\ : std_logic;
SIGNAL \RegFile|Mux43~5_combout\ : std_logic;
SIGNAL \RegFile|regs[20][20]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[20][20]~q\ : std_logic;
SIGNAL \RegFile|regs[28][20]~q\ : std_logic;
SIGNAL \RegFile|regs[24][20]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[24][20]~q\ : std_logic;
SIGNAL \RegFile|regs[16][20]~q\ : std_logic;
SIGNAL \RegFile|Mux43~6_combout\ : std_logic;
SIGNAL \RegFile|Mux43~7_combout\ : std_logic;
SIGNAL \RegFile|Mux43~8_combout\ : std_logic;
SIGNAL \RegFile|Mux43~11_combout\ : std_logic;
SIGNAL \RegFile|Mux43~21_combout\ : std_logic;
SIGNAL \RegFile|Mux43~22_combout\ : std_logic;
SIGNAL \RegB|output[20]~feeder_combout\ : std_logic;
SIGNAL \MemtoRegMux|output[21]~21_combout\ : std_logic;
SIGNAL \RegFile|regs[15][21]~q\ : std_logic;
SIGNAL \RegFile|regs[13][21]~q\ : std_logic;
SIGNAL \RegFile|regs[14][21]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[14][21]~q\ : std_logic;
SIGNAL \RegFile|regs[12][21]~q\ : std_logic;
SIGNAL \RegFile|Mux42~19_combout\ : std_logic;
SIGNAL \RegFile|Mux42~20_combout\ : std_logic;
SIGNAL \RegFile|regs[10][21]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[10][21]~q\ : std_logic;
SIGNAL \RegFile|regs[11][21]~q\ : std_logic;
SIGNAL \RegFile|regs[9][21]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[9][21]~q\ : std_logic;
SIGNAL \RegFile|regs[8][21]~q\ : std_logic;
SIGNAL \RegFile|Mux42~2_combout\ : std_logic;
SIGNAL \RegFile|Mux42~3_combout\ : std_logic;
SIGNAL \RegFile|regs[2][21]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[2][21]~q\ : std_logic;
SIGNAL \RegFile|regs[3][21]~q\ : std_logic;
SIGNAL \RegFile|regs[1][21]~q\ : std_logic;
SIGNAL \RegFile|regs[5][21]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[5][21]~q\ : std_logic;
SIGNAL \RegFile|regs[7][21]~q\ : std_logic;
SIGNAL \RegFile|regs[6][21]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[6][21]~q\ : std_logic;
SIGNAL \RegFile|regs[4][21]~q\ : std_logic;
SIGNAL \RegFile|Mux42~14_combout\ : std_logic;
SIGNAL \RegFile|Mux42~15_combout\ : std_logic;
SIGNAL \RegFile|Mux42~16_combout\ : std_logic;
SIGNAL \RegFile|Mux42~17_combout\ : std_logic;
SIGNAL \RegFile|regs[23][21]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[23][21]~q\ : std_logic;
SIGNAL \RegFile|regs[19][21]~q\ : std_logic;
SIGNAL \RegFile|Mux42~11_combout\ : std_logic;
SIGNAL \RegFile|regs[27][21]~q\ : std_logic;
SIGNAL \RegFile|regs~22_combout\ : std_logic;
SIGNAL \RegFile|regs[31][21]~q\ : std_logic;
SIGNAL \RegFile|Mux42~12_combout\ : std_logic;
SIGNAL \RegFile|regs[20][21]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[20][21]~q\ : std_logic;
SIGNAL \RegFile|regs[28][21]~q\ : std_logic;
SIGNAL \RegFile|regs[24][21]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[24][21]~q\ : std_logic;
SIGNAL \RegFile|regs[16][21]~q\ : std_logic;
SIGNAL \RegFile|Mux42~8_combout\ : std_logic;
SIGNAL \RegFile|Mux42~9_combout\ : std_logic;
SIGNAL \RegFile|regs[26][21]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[26][21]~q\ : std_logic;
SIGNAL \RegFile|regs[30][21]~q\ : std_logic;
SIGNAL \RegFile|regs[22][21]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[22][21]~q\ : std_logic;
SIGNAL \RegFile|regs[18][21]~q\ : std_logic;
SIGNAL \RegFile|Mux42~6_combout\ : std_logic;
SIGNAL \RegFile|Mux42~7_combout\ : std_logic;
SIGNAL \RegFile|Mux42~10_combout\ : std_logic;
SIGNAL \RegFile|regs[21][21]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[21][21]~q\ : std_logic;
SIGNAL \RegFile|regs[29][21]~q\ : std_logic;
SIGNAL \RegFile|regs[25][21]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[25][21]~q\ : std_logic;
SIGNAL \RegFile|regs[17][21]~q\ : std_logic;
SIGNAL \RegFile|Mux42~4_combout\ : std_logic;
SIGNAL \RegFile|Mux42~5_combout\ : std_logic;
SIGNAL \RegFile|Mux42~13_combout\ : std_logic;
SIGNAL \RegFile|Mux42~18_combout\ : std_logic;
SIGNAL \RegFile|Mux42~21_combout\ : std_logic;
SIGNAL \RegFile|Mux42~22_combout\ : std_logic;
SIGNAL \RegB|output[21]~feeder_combout\ : std_logic;
SIGNAL \MemtoRegMux|output[22]~22_combout\ : std_logic;
SIGNAL \RegFile|regs[13][22]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[13][22]~q\ : std_logic;
SIGNAL \RegFile|regs[12][22]~q\ : std_logic;
SIGNAL \RegFile|Mux41~19_combout\ : std_logic;
SIGNAL \RegFile|regs[15][22]~q\ : std_logic;
SIGNAL \RegFile|regs[14][22]~q\ : std_logic;
SIGNAL \RegFile|Mux41~20_combout\ : std_logic;
SIGNAL \RegFile|regs[30][22]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[30][22]~q\ : std_logic;
SIGNAL \RegFile|regs[22][22]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[22][22]~q\ : std_logic;
SIGNAL \RegFile|regs[18][22]~q\ : std_logic;
SIGNAL \RegFile|Mux41~2_combout\ : std_logic;
SIGNAL \RegFile|regs[26][22]~q\ : std_logic;
SIGNAL \RegFile|Mux41~3_combout\ : std_logic;
SIGNAL \RegFile|regs[23][22]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[23][22]~q\ : std_logic;
SIGNAL \RegFile|regs[19][22]~q\ : std_logic;
SIGNAL \RegFile|Mux41~9_combout\ : std_logic;
SIGNAL \RegFile|regs[27][22]~q\ : std_logic;
SIGNAL \RegFile|regs~23_combout\ : std_logic;
SIGNAL \RegFile|regs[31][22]~q\ : std_logic;
SIGNAL \RegFile|Mux41~10_combout\ : std_logic;
SIGNAL \RegFile|regs[20][22]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[20][22]~q\ : std_logic;
SIGNAL \RegFile|regs[16][22]~q\ : std_logic;
SIGNAL \RegFile|regs[24][22]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[24][22]~q\ : std_logic;
SIGNAL \RegFile|Mux41~6_combout\ : std_logic;
SIGNAL \RegFile|regs[28][22]~q\ : std_logic;
SIGNAL \RegFile|Mux41~7_combout\ : std_logic;
SIGNAL \RegFile|regs[21][22]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[21][22]~q\ : std_logic;
SIGNAL \RegFile|regs[29][22]~q\ : std_logic;
SIGNAL \RegFile|regs[25][22]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[25][22]~q\ : std_logic;
SIGNAL \RegFile|regs[17][22]~q\ : std_logic;
SIGNAL \RegFile|Mux41~4_combout\ : std_logic;
SIGNAL \RegFile|Mux41~5_combout\ : std_logic;
SIGNAL \RegFile|Mux41~8_combout\ : std_logic;
SIGNAL \RegFile|Mux41~11_combout\ : std_logic;
SIGNAL \RegFile|regs[9][22]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[9][22]~q\ : std_logic;
SIGNAL \RegFile|regs[11][22]~q\ : std_logic;
SIGNAL \RegFile|regs[10][22]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[10][22]~q\ : std_logic;
SIGNAL \RegFile|regs[8][22]~q\ : std_logic;
SIGNAL \RegFile|Mux41~12_combout\ : std_logic;
SIGNAL \RegFile|Mux41~13_combout\ : std_logic;
SIGNAL \RegFile|regs[5][22]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[5][22]~q\ : std_logic;
SIGNAL \RegFile|regs[4][22]~q\ : std_logic;
SIGNAL \RegFile|Mux41~14_combout\ : std_logic;
SIGNAL \RegFile|regs[7][22]~q\ : std_logic;
SIGNAL \RegFile|regs[6][22]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[6][22]~q\ : std_logic;
SIGNAL \RegFile|Mux41~15_combout\ : std_logic;
SIGNAL \RegFile|regs[3][22]~q\ : std_logic;
SIGNAL \RegFile|regs[2][22]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[2][22]~q\ : std_logic;
SIGNAL \RegFile|regs[1][22]~q\ : std_logic;
SIGNAL \RegFile|Mux41~16_combout\ : std_logic;
SIGNAL \RegFile|Mux41~17_combout\ : std_logic;
SIGNAL \RegFile|Mux41~18_combout\ : std_logic;
SIGNAL \RegFile|Mux41~21_combout\ : std_logic;
SIGNAL \RegFile|Mux41~22_combout\ : std_logic;
SIGNAL \RegB|output[22]~feeder_combout\ : std_logic;
SIGNAL \Mem|SIG_data_out[21]~72_combout\ : std_logic;
SIGNAL \MemtoRegMux|output[14]~14_combout\ : std_logic;
SIGNAL \RegFile|regs[13][14]~q\ : std_logic;
SIGNAL \RegFile|regs[12][14]~q\ : std_logic;
SIGNAL \RegFile|Mux49~19_combout\ : std_logic;
SIGNAL \RegFile|regs[15][14]~q\ : std_logic;
SIGNAL \RegFile|regs[14][14]~q\ : std_logic;
SIGNAL \RegFile|Mux49~20_combout\ : std_logic;
SIGNAL \RegFile|regs[23][14]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[23][14]~q\ : std_logic;
SIGNAL \RegFile|regs[19][14]~q\ : std_logic;
SIGNAL \RegFile|Mux49~9_combout\ : std_logic;
SIGNAL \RegFile|regs[27][14]~q\ : std_logic;
SIGNAL \RegFile|regs~15_combout\ : std_logic;
SIGNAL \RegFile|regs[31][14]~q\ : std_logic;
SIGNAL \RegFile|Mux49~10_combout\ : std_logic;
SIGNAL \RegFile|regs[30][14]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[30][14]~q\ : std_logic;
SIGNAL \RegFile|regs[26][14]~q\ : std_logic;
SIGNAL \RegFile|regs[22][14]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[22][14]~q\ : std_logic;
SIGNAL \RegFile|regs[18][14]~q\ : std_logic;
SIGNAL \RegFile|Mux49~2_combout\ : std_logic;
SIGNAL \RegFile|Mux49~3_combout\ : std_logic;
SIGNAL \RegFile|regs[24][14]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[24][14]~q\ : std_logic;
SIGNAL \RegFile|regs[16][14]~q\ : std_logic;
SIGNAL \RegFile|Mux49~6_combout\ : std_logic;
SIGNAL \RegFile|regs[20][14]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[20][14]~q\ : std_logic;
SIGNAL \RegFile|regs[28][14]~q\ : std_logic;
SIGNAL \RegFile|Mux49~7_combout\ : std_logic;
SIGNAL \RegFile|regs[21][14]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[21][14]~q\ : std_logic;
SIGNAL \RegFile|regs[29][14]~q\ : std_logic;
SIGNAL \RegFile|regs[25][14]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[25][14]~q\ : std_logic;
SIGNAL \RegFile|regs[17][14]~q\ : std_logic;
SIGNAL \RegFile|Mux49~4_combout\ : std_logic;
SIGNAL \RegFile|Mux49~5_combout\ : std_logic;
SIGNAL \RegFile|Mux49~8_combout\ : std_logic;
SIGNAL \RegFile|Mux49~11_combout\ : std_logic;
SIGNAL \RegFile|regs[5][14]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[5][14]~q\ : std_logic;
SIGNAL \RegFile|regs[4][14]~q\ : std_logic;
SIGNAL \RegFile|Mux49~14_combout\ : std_logic;
SIGNAL \RegFile|regs[6][14]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[6][14]~q\ : std_logic;
SIGNAL \RegFile|regs[7][14]~q\ : std_logic;
SIGNAL \RegFile|Mux49~15_combout\ : std_logic;
SIGNAL \RegFile|regs[3][14]~q\ : std_logic;
SIGNAL \RegFile|regs[2][14]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[2][14]~q\ : std_logic;
SIGNAL \RegFile|regs[1][14]~q\ : std_logic;
SIGNAL \RegFile|Mux49~16_combout\ : std_logic;
SIGNAL \RegFile|Mux49~17_combout\ : std_logic;
SIGNAL \RegFile|regs[9][14]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[9][14]~q\ : std_logic;
SIGNAL \RegFile|regs[11][14]~q\ : std_logic;
SIGNAL \RegFile|regs[10][14]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[10][14]~q\ : std_logic;
SIGNAL \RegFile|regs[8][14]~q\ : std_logic;
SIGNAL \RegFile|Mux49~12_combout\ : std_logic;
SIGNAL \RegFile|Mux49~13_combout\ : std_logic;
SIGNAL \RegFile|Mux49~18_combout\ : std_logic;
SIGNAL \RegFile|Mux49~21_combout\ : std_logic;
SIGNAL \RegFile|Mux49~22_combout\ : std_logic;
SIGNAL \RegB|output[14]~feeder_combout\ : std_logic;
SIGNAL \MemtoRegMux|output[23]~23_combout\ : std_logic;
SIGNAL \RegFile|regs[15][23]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[15][23]~q\ : std_logic;
SIGNAL \RegFile|regs[13][23]~q\ : std_logic;
SIGNAL \RegFile|regs[14][23]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[14][23]~q\ : std_logic;
SIGNAL \RegFile|regs[12][23]~q\ : std_logic;
SIGNAL \RegFile|Mux40~19_combout\ : std_logic;
SIGNAL \RegFile|Mux40~20_combout\ : std_logic;
SIGNAL \RegFile|regs[10][23]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[10][23]~q\ : std_logic;
SIGNAL \RegFile|regs[11][23]~q\ : std_logic;
SIGNAL \RegFile|regs[9][23]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[9][23]~q\ : std_logic;
SIGNAL \RegFile|regs[8][23]~q\ : std_logic;
SIGNAL \RegFile|Mux40~2_combout\ : std_logic;
SIGNAL \RegFile|Mux40~3_combout\ : std_logic;
SIGNAL \RegFile|regs[23][23]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[23][23]~q\ : std_logic;
SIGNAL \RegFile|regs[19][23]~q\ : std_logic;
SIGNAL \RegFile|Mux40~11_combout\ : std_logic;
SIGNAL \RegFile|regs[27][23]~q\ : std_logic;
SIGNAL \RegFile|regs~24_combout\ : std_logic;
SIGNAL \RegFile|regs[31][23]~q\ : std_logic;
SIGNAL \RegFile|Mux40~12_combout\ : std_logic;
SIGNAL \RegFile|regs[21][23]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[21][23]~q\ : std_logic;
SIGNAL \RegFile|regs[29][23]~q\ : std_logic;
SIGNAL \RegFile|regs[25][23]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[25][23]~q\ : std_logic;
SIGNAL \RegFile|regs[17][23]~q\ : std_logic;
SIGNAL \RegFile|Mux40~4_combout\ : std_logic;
SIGNAL \RegFile|Mux40~5_combout\ : std_logic;
SIGNAL \RegFile|regs[26][23]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[26][23]~q\ : std_logic;
SIGNAL \RegFile|regs[30][23]~q\ : std_logic;
SIGNAL \RegFile|regs[22][23]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[22][23]~q\ : std_logic;
SIGNAL \RegFile|regs[18][23]~q\ : std_logic;
SIGNAL \RegFile|Mux40~6_combout\ : std_logic;
SIGNAL \RegFile|Mux40~7_combout\ : std_logic;
SIGNAL \RegFile|regs[24][23]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[24][23]~q\ : std_logic;
SIGNAL \RegFile|regs[16][23]~q\ : std_logic;
SIGNAL \RegFile|Mux40~8_combout\ : std_logic;
SIGNAL \RegFile|regs[20][23]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[20][23]~q\ : std_logic;
SIGNAL \RegFile|regs[28][23]~q\ : std_logic;
SIGNAL \RegFile|Mux40~9_combout\ : std_logic;
SIGNAL \RegFile|Mux40~10_combout\ : std_logic;
SIGNAL \RegFile|Mux40~13_combout\ : std_logic;
SIGNAL \RegFile|regs[2][23]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[2][23]~q\ : std_logic;
SIGNAL \RegFile|regs[3][23]~q\ : std_logic;
SIGNAL \RegFile|regs[5][23]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[5][23]~q\ : std_logic;
SIGNAL \RegFile|regs[7][23]~q\ : std_logic;
SIGNAL \RegFile|regs[4][23]~q\ : std_logic;
SIGNAL \RegFile|regs[6][23]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[6][23]~q\ : std_logic;
SIGNAL \RegFile|Mux40~14_combout\ : std_logic;
SIGNAL \RegFile|Mux40~15_combout\ : std_logic;
SIGNAL \RegFile|regs[1][23]~q\ : std_logic;
SIGNAL \RegFile|Mux40~16_combout\ : std_logic;
SIGNAL \RegFile|Mux40~17_combout\ : std_logic;
SIGNAL \RegFile|Mux40~18_combout\ : std_logic;
SIGNAL \RegFile|Mux40~21_combout\ : std_logic;
SIGNAL \RegFile|Mux40~22_combout\ : std_logic;
SIGNAL \RegB|output[23]~feeder_combout\ : std_logic;
SIGNAL \MemtoRegMux|output[24]~24_combout\ : std_logic;
SIGNAL \RegFile|regs[14][24]~q\ : std_logic;
SIGNAL \RegFile|regs[15][24]~q\ : std_logic;
SIGNAL \RegFile|regs[12][24]~q\ : std_logic;
SIGNAL \RegFile|regs[13][24]~q\ : std_logic;
SIGNAL \RegFile|Mux39~19_combout\ : std_logic;
SIGNAL \RegFile|Mux39~20_combout\ : std_logic;
SIGNAL \RegFile|regs[9][24]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[9][24]~q\ : std_logic;
SIGNAL \RegFile|regs[11][24]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[11][24]~q\ : std_logic;
SIGNAL \RegFile|regs[10][24]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[10][24]~q\ : std_logic;
SIGNAL \RegFile|regs[8][24]~q\ : std_logic;
SIGNAL \RegFile|Mux39~12_combout\ : std_logic;
SIGNAL \RegFile|Mux39~13_combout\ : std_logic;
SIGNAL \RegFile|regs[6][24]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[6][24]~q\ : std_logic;
SIGNAL \RegFile|regs[4][24]~q\ : std_logic;
SIGNAL \RegFile|regs[5][24]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[5][24]~q\ : std_logic;
SIGNAL \RegFile|Mux39~14_combout\ : std_logic;
SIGNAL \RegFile|regs[7][24]~q\ : std_logic;
SIGNAL \RegFile|Mux39~15_combout\ : std_logic;
SIGNAL \RegFile|regs[3][24]~q\ : std_logic;
SIGNAL \RegFile|regs[2][24]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[2][24]~q\ : std_logic;
SIGNAL \RegFile|regs[1][24]~q\ : std_logic;
SIGNAL \RegFile|Mux39~16_combout\ : std_logic;
SIGNAL \RegFile|Mux39~17_combout\ : std_logic;
SIGNAL \RegFile|Mux39~18_combout\ : std_logic;
SIGNAL \RegFile|regs[30][24]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[30][24]~q\ : std_logic;
SIGNAL \RegFile|regs[22][24]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[22][24]~q\ : std_logic;
SIGNAL \RegFile|regs[18][24]~q\ : std_logic;
SIGNAL \RegFile|Mux39~2_combout\ : std_logic;
SIGNAL \RegFile|regs[26][24]~q\ : std_logic;
SIGNAL \RegFile|Mux39~3_combout\ : std_logic;
SIGNAL \RegFile|regs~25_combout\ : std_logic;
SIGNAL \RegFile|regs[31][24]~q\ : std_logic;
SIGNAL \RegFile|regs[27][24]~q\ : std_logic;
SIGNAL \RegFile|regs[23][24]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[23][24]~q\ : std_logic;
SIGNAL \RegFile|regs[19][24]~q\ : std_logic;
SIGNAL \RegFile|Mux39~9_combout\ : std_logic;
SIGNAL \RegFile|Mux39~10_combout\ : std_logic;
SIGNAL \RegFile|regs[24][24]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[24][24]~q\ : std_logic;
SIGNAL \RegFile|regs[16][24]~q\ : std_logic;
SIGNAL \RegFile|Mux39~6_combout\ : std_logic;
SIGNAL \RegFile|regs[28][24]~q\ : std_logic;
SIGNAL \RegFile|regs[20][24]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[20][24]~q\ : std_logic;
SIGNAL \RegFile|Mux39~7_combout\ : std_logic;
SIGNAL \RegFile|regs[21][24]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[21][24]~q\ : std_logic;
SIGNAL \RegFile|regs[29][24]~q\ : std_logic;
SIGNAL \RegFile|regs[25][24]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[25][24]~q\ : std_logic;
SIGNAL \RegFile|regs[17][24]~q\ : std_logic;
SIGNAL \RegFile|Mux39~4_combout\ : std_logic;
SIGNAL \RegFile|Mux39~5_combout\ : std_logic;
SIGNAL \RegFile|Mux39~8_combout\ : std_logic;
SIGNAL \RegFile|Mux39~11_combout\ : std_logic;
SIGNAL \RegFile|Mux39~21_combout\ : std_logic;
SIGNAL \RegFile|Mux39~22_combout\ : std_logic;
SIGNAL \RegB|output[24]~feeder_combout\ : std_logic;
SIGNAL \MemtoRegMux|output[25]~25_combout\ : std_logic;
SIGNAL \RegFile|regs[15][25]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[15][25]~q\ : std_logic;
SIGNAL \RegFile|regs[13][25]~q\ : std_logic;
SIGNAL \RegFile|regs[12][25]~q\ : std_logic;
SIGNAL \RegFile|regs[14][25]~q\ : std_logic;
SIGNAL \RegFile|Mux38~19_combout\ : std_logic;
SIGNAL \RegFile|Mux38~20_combout\ : std_logic;
SIGNAL \RegFile|regs[10][25]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[10][25]~q\ : std_logic;
SIGNAL \RegFile|regs[11][25]~q\ : std_logic;
SIGNAL \RegFile|regs[9][25]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[9][25]~q\ : std_logic;
SIGNAL \RegFile|regs[8][25]~q\ : std_logic;
SIGNAL \RegFile|Mux38~2_combout\ : std_logic;
SIGNAL \RegFile|Mux38~3_combout\ : std_logic;
SIGNAL \RegFile|regs[2][25]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[2][25]~q\ : std_logic;
SIGNAL \RegFile|regs[3][25]~q\ : std_logic;
SIGNAL \RegFile|regs[1][25]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[1][25]~q\ : std_logic;
SIGNAL \RegFile|regs[5][25]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[5][25]~q\ : std_logic;
SIGNAL \RegFile|regs[7][25]~q\ : std_logic;
SIGNAL \RegFile|regs[6][25]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[6][25]~q\ : std_logic;
SIGNAL \RegFile|regs[4][25]~q\ : std_logic;
SIGNAL \RegFile|Mux38~14_combout\ : std_logic;
SIGNAL \RegFile|Mux38~15_combout\ : std_logic;
SIGNAL \RegFile|Mux38~16_combout\ : std_logic;
SIGNAL \RegFile|Mux38~17_combout\ : std_logic;
SIGNAL \RegFile|regs[21][25]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[21][25]~q\ : std_logic;
SIGNAL \RegFile|regs[25][25]~q\ : std_logic;
SIGNAL \RegFile|regs[17][25]~q\ : std_logic;
SIGNAL \RegFile|Mux38~4_combout\ : std_logic;
SIGNAL \RegFile|regs[29][25]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[29][25]~q\ : std_logic;
SIGNAL \RegFile|Mux38~5_combout\ : std_logic;
SIGNAL \RegFile|regs~26_combout\ : std_logic;
SIGNAL \RegFile|regs[31][25]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[31][25]~q\ : std_logic;
SIGNAL \RegFile|regs[23][25]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[23][25]~q\ : std_logic;
SIGNAL \RegFile|regs[19][25]~q\ : std_logic;
SIGNAL \RegFile|Mux38~11_combout\ : std_logic;
SIGNAL \RegFile|regs[27][25]~q\ : std_logic;
SIGNAL \RegFile|Mux38~12_combout\ : std_logic;
SIGNAL \RegFile|regs[30][25]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[30][25]~q\ : std_logic;
SIGNAL \RegFile|regs[26][25]~q\ : std_logic;
SIGNAL \RegFile|regs[22][25]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[22][25]~q\ : std_logic;
SIGNAL \RegFile|regs[18][25]~q\ : std_logic;
SIGNAL \RegFile|Mux38~6_combout\ : std_logic;
SIGNAL \RegFile|Mux38~7_combout\ : std_logic;
SIGNAL \RegFile|regs[20][25]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[20][25]~q\ : std_logic;
SIGNAL \RegFile|regs[28][25]~q\ : std_logic;
SIGNAL \RegFile|regs[24][25]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[24][25]~q\ : std_logic;
SIGNAL \RegFile|regs[16][25]~q\ : std_logic;
SIGNAL \RegFile|Mux38~8_combout\ : std_logic;
SIGNAL \RegFile|Mux38~9_combout\ : std_logic;
SIGNAL \RegFile|Mux38~10_combout\ : std_logic;
SIGNAL \RegFile|Mux38~13_combout\ : std_logic;
SIGNAL \RegFile|Mux38~18_combout\ : std_logic;
SIGNAL \RegFile|Mux38~21_combout\ : std_logic;
SIGNAL \RegFile|Mux38~22_combout\ : std_logic;
SIGNAL \RegB|output[25]~feeder_combout\ : std_logic;
SIGNAL \Mem|SIG_data_out[31]~86_combout\ : std_logic;
SIGNAL \PCSourceMux|output[31]~22_combout\ : std_logic;
SIGNAL \PCReg|output[31]~0_combout\ : std_logic;
SIGNAL \RegFile|rd_data0[3]~5_combout\ : std_logic;
SIGNAL \RegFile|regs[10][31]~q\ : std_logic;
SIGNAL \RegFile|regs[11][31]~q\ : std_logic;
SIGNAL \RegFile|regs[9][31]~q\ : std_logic;
SIGNAL \RegFile|regs[8][31]~q\ : std_logic;
SIGNAL \RegFile|Mux0~2_combout\ : std_logic;
SIGNAL \RegFile|Mux0~3_combout\ : std_logic;
SIGNAL \RegFile|regs[14][31]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[14][31]~q\ : std_logic;
SIGNAL \RegFile|regs[12][31]~q\ : std_logic;
SIGNAL \RegFile|Mux0~19_combout\ : std_logic;
SIGNAL \RegFile|regs[15][31]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[15][31]~q\ : std_logic;
SIGNAL \RegFile|Mux0~20_combout\ : std_logic;
SIGNAL \RegFile|regs~32_combout\ : std_logic;
SIGNAL \RegFile|regs[31][31]~q\ : std_logic;
SIGNAL \RegFile|regs[27][31]~q\ : std_logic;
SIGNAL \RegFile|regs[23][31]~q\ : std_logic;
SIGNAL \RegFile|regs[19][31]~q\ : std_logic;
SIGNAL \RegFile|Mux0~11_combout\ : std_logic;
SIGNAL \RegFile|Mux0~12_combout\ : std_logic;
SIGNAL \RegFile|regs[26][31]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[26][31]~q\ : std_logic;
SIGNAL \RegFile|regs[30][31]~q\ : std_logic;
SIGNAL \RegFile|regs[18][31]~q\ : std_logic;
SIGNAL \RegFile|regs[22][31]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[22][31]~q\ : std_logic;
SIGNAL \RegFile|Mux0~4_combout\ : std_logic;
SIGNAL \RegFile|Mux0~5_combout\ : std_logic;
SIGNAL \RegFile|regs[20][31]~q\ : std_logic;
SIGNAL \RegFile|regs[24][31]~q\ : std_logic;
SIGNAL \RegFile|regs[16][31]~q\ : std_logic;
SIGNAL \RegFile|Mux0~8_combout\ : std_logic;
SIGNAL \RegFile|regs[28][31]~q\ : std_logic;
SIGNAL \RegFile|Mux0~9_combout\ : std_logic;
SIGNAL \RegFile|regs[21][31]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[21][31]~q\ : std_logic;
SIGNAL \RegFile|regs[29][31]~q\ : std_logic;
SIGNAL \RegFile|regs[17][31]~q\ : std_logic;
SIGNAL \RegFile|regs[25][31]~q\ : std_logic;
SIGNAL \RegFile|Mux0~6_combout\ : std_logic;
SIGNAL \RegFile|Mux0~7_combout\ : std_logic;
SIGNAL \RegFile|Mux0~10_combout\ : std_logic;
SIGNAL \RegFile|Mux0~13_combout\ : std_logic;
SIGNAL \RegFile|rd_data0[3]~6_combout\ : std_logic;
SIGNAL \RegFile|regs[2][31]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[2][31]~q\ : std_logic;
SIGNAL \RegFile|regs[3][31]~q\ : std_logic;
SIGNAL \RegFile|rd_data0[3]~2_combout\ : std_logic;
SIGNAL \RegFile|regs[1][31]~q\ : std_logic;
SIGNAL \RegFile|regs[7][31]~q\ : std_logic;
SIGNAL \RegFile|regs[5][31]~q\ : std_logic;
SIGNAL \RegFile|regs[6][31]~q\ : std_logic;
SIGNAL \RegFile|regs[4][31]~q\ : std_logic;
SIGNAL \RegFile|Mux0~14_combout\ : std_logic;
SIGNAL \RegFile|Mux0~15_combout\ : std_logic;
SIGNAL \RegFile|Mux0~16_combout\ : std_logic;
SIGNAL \RegFile|Mux0~17_combout\ : std_logic;
SIGNAL \RegFile|Mux0~18_combout\ : std_logic;
SIGNAL \RegFile|Mux0~21_combout\ : std_logic;
SIGNAL \RegFile|Mux0~22_combout\ : std_logic;
SIGNAL \RegA|output[31]~feeder_combout\ : std_logic;
SIGNAL \RegAMux|output[31]~4_combout\ : std_logic;
SIGNAL \ALUOut|output[31]~feeder_combout\ : std_logic;
SIGNAL \MemtoRegMux|output[31]~31_combout\ : std_logic;
SIGNAL \RegFile|regs[13][31]~q\ : std_logic;
SIGNAL \RegFile|Mux32~19_combout\ : std_logic;
SIGNAL \RegFile|Mux32~20_combout\ : std_logic;
SIGNAL \RegFile|Mux32~2_combout\ : std_logic;
SIGNAL \RegFile|Mux32~3_combout\ : std_logic;
SIGNAL \RegFile|Mux32~14_combout\ : std_logic;
SIGNAL \RegFile|Mux32~15_combout\ : std_logic;
SIGNAL \RegFile|Mux32~16_combout\ : std_logic;
SIGNAL \RegFile|Mux32~17_combout\ : std_logic;
SIGNAL \RegFile|Mux32~4_combout\ : std_logic;
SIGNAL \RegFile|Mux32~5_combout\ : std_logic;
SIGNAL \RegFile|Mux32~11_combout\ : std_logic;
SIGNAL \RegFile|Mux32~12_combout\ : std_logic;
SIGNAL \RegFile|Mux32~6_combout\ : std_logic;
SIGNAL \RegFile|Mux32~7_combout\ : std_logic;
SIGNAL \RegFile|Mux32~8_combout\ : std_logic;
SIGNAL \RegFile|Mux32~9_combout\ : std_logic;
SIGNAL \RegFile|Mux32~10_combout\ : std_logic;
SIGNAL \RegFile|Mux32~13_combout\ : std_logic;
SIGNAL \RegFile|Mux32~18_combout\ : std_logic;
SIGNAL \RegFile|Mux32~21_combout\ : std_logic;
SIGNAL \RegFile|Mux32~22_combout\ : std_logic;
SIGNAL \RegB|output[31]~feeder_combout\ : std_logic;
SIGNAL \Mem|SIG_data_out[30]~85_combout\ : std_logic;
SIGNAL \ALUOut|output[30]~feeder_combout\ : std_logic;
SIGNAL \MemtoRegMux|output[30]~30_combout\ : std_logic;
SIGNAL \RegFile|regs[15][30]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[15][30]~q\ : std_logic;
SIGNAL \RegFile|regs[14][30]~q\ : std_logic;
SIGNAL \RegFile|regs[12][30]~q\ : std_logic;
SIGNAL \RegFile|regs[13][30]~q\ : std_logic;
SIGNAL \RegFile|Mux33~19_combout\ : std_logic;
SIGNAL \RegFile|Mux33~20_combout\ : std_logic;
SIGNAL \RegFile|regs[3][30]~q\ : std_logic;
SIGNAL \RegFile|regs[6][30]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[6][30]~q\ : std_logic;
SIGNAL \RegFile|regs[7][30]~q\ : std_logic;
SIGNAL \RegFile|regs[5][30]~q\ : std_logic;
SIGNAL \RegFile|regs[4][30]~q\ : std_logic;
SIGNAL \RegFile|Mux33~14_combout\ : std_logic;
SIGNAL \RegFile|Mux33~15_combout\ : std_logic;
SIGNAL \RegFile|regs[1][30]~q\ : std_logic;
SIGNAL \RegFile|regs[2][30]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[2][30]~q\ : std_logic;
SIGNAL \RegFile|Mux33~16_combout\ : std_logic;
SIGNAL \RegFile|Mux33~17_combout\ : std_logic;
SIGNAL \RegFile|regs[11][30]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[11][30]~q\ : std_logic;
SIGNAL \RegFile|regs[9][30]~q\ : std_logic;
SIGNAL \RegFile|regs[10][30]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[10][30]~q\ : std_logic;
SIGNAL \RegFile|regs[8][30]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[8][30]~q\ : std_logic;
SIGNAL \RegFile|Mux33~12_combout\ : std_logic;
SIGNAL \RegFile|Mux33~13_combout\ : std_logic;
SIGNAL \RegFile|Mux33~18_combout\ : std_logic;
SIGNAL \RegFile|regs~31_combout\ : std_logic;
SIGNAL \RegFile|regs[31][30]~q\ : std_logic;
SIGNAL \RegFile|regs[19][30]~q\ : std_logic;
SIGNAL \RegFile|regs[23][30]~q\ : std_logic;
SIGNAL \RegFile|Mux33~9_combout\ : std_logic;
SIGNAL \RegFile|regs[27][30]~q\ : std_logic;
SIGNAL \RegFile|Mux33~10_combout\ : std_logic;
SIGNAL \RegFile|regs[30][30]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[30][30]~q\ : std_logic;
SIGNAL \RegFile|regs[26][30]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[26][30]~q\ : std_logic;
SIGNAL \RegFile|regs[18][30]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[18][30]~q\ : std_logic;
SIGNAL \RegFile|regs[22][30]~q\ : std_logic;
SIGNAL \RegFile|Mux33~2_combout\ : std_logic;
SIGNAL \RegFile|Mux33~3_combout\ : std_logic;
SIGNAL \RegFile|regs[28][30]~q\ : std_logic;
SIGNAL \RegFile|regs[20][30]~q\ : std_logic;
SIGNAL \RegFile|regs[16][30]~q\ : std_logic;
SIGNAL \RegFile|regs[24][30]~q\ : std_logic;
SIGNAL \RegFile|Mux33~6_combout\ : std_logic;
SIGNAL \RegFile|Mux33~7_combout\ : std_logic;
SIGNAL \RegFile|regs[21][30]~q\ : std_logic;
SIGNAL \RegFile|regs[29][30]~q\ : std_logic;
SIGNAL \RegFile|regs[17][30]~q\ : std_logic;
SIGNAL \RegFile|regs[25][30]~q\ : std_logic;
SIGNAL \RegFile|Mux33~4_combout\ : std_logic;
SIGNAL \RegFile|Mux33~5_combout\ : std_logic;
SIGNAL \RegFile|Mux33~8_combout\ : std_logic;
SIGNAL \RegFile|Mux33~11_combout\ : std_logic;
SIGNAL \RegFile|Mux33~21_combout\ : std_logic;
SIGNAL \RegFile|Mux33~22_combout\ : std_logic;
SIGNAL \RegB|output[30]~feeder_combout\ : std_logic;
SIGNAL \Mem|SIG_data_out[29]~84_combout\ : std_logic;
SIGNAL \MemtoRegMux|output[29]~29_combout\ : std_logic;
SIGNAL \RegFile|regs[15][29]~q\ : std_logic;
SIGNAL \RegFile|regs[13][29]~q\ : std_logic;
SIGNAL \RegFile|regs[14][29]~q\ : std_logic;
SIGNAL \RegFile|regs[12][29]~q\ : std_logic;
SIGNAL \RegFile|Mux34~19_combout\ : std_logic;
SIGNAL \RegFile|Mux34~20_combout\ : std_logic;
SIGNAL \RegFile|regs[10][29]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[10][29]~q\ : std_logic;
SIGNAL \RegFile|regs[11][29]~q\ : std_logic;
SIGNAL \RegFile|regs[9][29]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[9][29]~q\ : std_logic;
SIGNAL \RegFile|regs[8][29]~q\ : std_logic;
SIGNAL \RegFile|Mux34~2_combout\ : std_logic;
SIGNAL \RegFile|Mux34~3_combout\ : std_logic;
SIGNAL \RegFile|regs[20][29]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[20][29]~q\ : std_logic;
SIGNAL \RegFile|regs[28][29]~q\ : std_logic;
SIGNAL \RegFile|regs[24][29]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[24][29]~q\ : std_logic;
SIGNAL \RegFile|regs[16][29]~q\ : std_logic;
SIGNAL \RegFile|Mux34~8_combout\ : std_logic;
SIGNAL \RegFile|Mux34~9_combout\ : std_logic;
SIGNAL \RegFile|regs[26][29]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[26][29]~q\ : std_logic;
SIGNAL \RegFile|regs[30][29]~q\ : std_logic;
SIGNAL \RegFile|regs[22][29]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[22][29]~q\ : std_logic;
SIGNAL \RegFile|regs[18][29]~q\ : std_logic;
SIGNAL \RegFile|Mux34~6_combout\ : std_logic;
SIGNAL \RegFile|Mux34~7_combout\ : std_logic;
SIGNAL \RegFile|Mux34~10_combout\ : std_logic;
SIGNAL \RegFile|regs~30_combout\ : std_logic;
SIGNAL \RegFile|regs[31][29]~q\ : std_logic;
SIGNAL \RegFile|regs[27][29]~q\ : std_logic;
SIGNAL \RegFile|regs[23][29]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[23][29]~q\ : std_logic;
SIGNAL \RegFile|regs[19][29]~q\ : std_logic;
SIGNAL \RegFile|Mux34~11_combout\ : std_logic;
SIGNAL \RegFile|Mux34~12_combout\ : std_logic;
SIGNAL \RegFile|regs[21][29]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[21][29]~q\ : std_logic;
SIGNAL \RegFile|regs[29][29]~q\ : std_logic;
SIGNAL \RegFile|regs[25][29]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[25][29]~q\ : std_logic;
SIGNAL \RegFile|regs[17][29]~q\ : std_logic;
SIGNAL \RegFile|Mux34~4_combout\ : std_logic;
SIGNAL \RegFile|Mux34~5_combout\ : std_logic;
SIGNAL \RegFile|Mux34~13_combout\ : std_logic;
SIGNAL \RegFile|regs[2][29]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[2][29]~q\ : std_logic;
SIGNAL \RegFile|regs[3][29]~q\ : std_logic;
SIGNAL \RegFile|regs[1][29]~q\ : std_logic;
SIGNAL \RegFile|regs[7][29]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[7][29]~q\ : std_logic;
SIGNAL \RegFile|regs[5][29]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[5][29]~q\ : std_logic;
SIGNAL \RegFile|regs[6][29]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[6][29]~q\ : std_logic;
SIGNAL \RegFile|regs[4][29]~q\ : std_logic;
SIGNAL \RegFile|Mux34~14_combout\ : std_logic;
SIGNAL \RegFile|Mux34~15_combout\ : std_logic;
SIGNAL \RegFile|Mux34~16_combout\ : std_logic;
SIGNAL \RegFile|Mux34~17_combout\ : std_logic;
SIGNAL \RegFile|Mux34~18_combout\ : std_logic;
SIGNAL \RegFile|Mux34~21_combout\ : std_logic;
SIGNAL \RegFile|Mux34~22_combout\ : std_logic;
SIGNAL \RegB|output[29]~feeder_combout\ : std_logic;
SIGNAL \Mem|SIG_data_out[28]~83_combout\ : std_logic;
SIGNAL \MemtoRegMux|output[28]~28_combout\ : std_logic;
SIGNAL \RegFile|regs[15][28]~q\ : std_logic;
SIGNAL \RegFile|regs[14][28]~q\ : std_logic;
SIGNAL \RegFile|regs[12][28]~q\ : std_logic;
SIGNAL \RegFile|regs[13][28]~q\ : std_logic;
SIGNAL \RegFile|Mux35~19_combout\ : std_logic;
SIGNAL \RegFile|Mux35~20_combout\ : std_logic;
SIGNAL \RegFile|regs~29_combout\ : std_logic;
SIGNAL \RegFile|regs[31][28]~q\ : std_logic;
SIGNAL \RegFile|regs[27][28]~q\ : std_logic;
SIGNAL \RegFile|regs[23][28]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[23][28]~q\ : std_logic;
SIGNAL \RegFile|regs[19][28]~q\ : std_logic;
SIGNAL \RegFile|Mux35~9_combout\ : std_logic;
SIGNAL \RegFile|Mux35~10_combout\ : std_logic;
SIGNAL \RegFile|regs[21][28]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[21][28]~q\ : std_logic;
SIGNAL \RegFile|regs[29][28]~q\ : std_logic;
SIGNAL \RegFile|regs[25][28]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[25][28]~q\ : std_logic;
SIGNAL \RegFile|regs[17][28]~q\ : std_logic;
SIGNAL \RegFile|Mux35~4_combout\ : std_logic;
SIGNAL \RegFile|Mux35~5_combout\ : std_logic;
SIGNAL \RegFile|regs[20][28]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[20][28]~q\ : std_logic;
SIGNAL \RegFile|regs[28][28]~q\ : std_logic;
SIGNAL \RegFile|regs[24][28]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[24][28]~q\ : std_logic;
SIGNAL \RegFile|regs[16][28]~q\ : std_logic;
SIGNAL \RegFile|Mux35~6_combout\ : std_logic;
SIGNAL \RegFile|Mux35~7_combout\ : std_logic;
SIGNAL \RegFile|Mux35~8_combout\ : std_logic;
SIGNAL \RegFile|regs[30][28]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[30][28]~q\ : std_logic;
SIGNAL \RegFile|regs[26][28]~q\ : std_logic;
SIGNAL \RegFile|regs[18][28]~q\ : std_logic;
SIGNAL \RegFile|regs[22][28]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[22][28]~q\ : std_logic;
SIGNAL \RegFile|Mux35~2_combout\ : std_logic;
SIGNAL \RegFile|Mux35~3_combout\ : std_logic;
SIGNAL \RegFile|Mux35~11_combout\ : std_logic;
SIGNAL \RegFile|regs[2][28]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[2][28]~q\ : std_logic;
SIGNAL \RegFile|regs[1][28]~q\ : std_logic;
SIGNAL \RegFile|Mux35~16_combout\ : std_logic;
SIGNAL \RegFile|regs[3][28]~q\ : std_logic;
SIGNAL \RegFile|regs[6][28]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[6][28]~q\ : std_logic;
SIGNAL \RegFile|regs[7][28]~q\ : std_logic;
SIGNAL \RegFile|regs[5][28]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[5][28]~q\ : std_logic;
SIGNAL \RegFile|regs[4][28]~q\ : std_logic;
SIGNAL \RegFile|Mux35~14_combout\ : std_logic;
SIGNAL \RegFile|Mux35~15_combout\ : std_logic;
SIGNAL \RegFile|Mux35~17_combout\ : std_logic;
SIGNAL \RegFile|regs[9][28]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[9][28]~q\ : std_logic;
SIGNAL \RegFile|regs[11][28]~q\ : std_logic;
SIGNAL \RegFile|regs[10][28]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[10][28]~q\ : std_logic;
SIGNAL \RegFile|regs[8][28]~q\ : std_logic;
SIGNAL \RegFile|Mux35~12_combout\ : std_logic;
SIGNAL \RegFile|Mux35~13_combout\ : std_logic;
SIGNAL \RegFile|Mux35~18_combout\ : std_logic;
SIGNAL \RegFile|Mux35~21_combout\ : std_logic;
SIGNAL \RegFile|Mux35~22_combout\ : std_logic;
SIGNAL \RegB|output[28]~feeder_combout\ : std_logic;
SIGNAL \Mem|SIG_data_out[27]~82_combout\ : std_logic;
SIGNAL \MemtoRegMux|output[27]~27_combout\ : std_logic;
SIGNAL \RegFile|regs[10][27]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[10][27]~q\ : std_logic;
SIGNAL \RegFile|regs[11][27]~q\ : std_logic;
SIGNAL \RegFile|regs[9][27]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[9][27]~q\ : std_logic;
SIGNAL \RegFile|regs[8][27]~q\ : std_logic;
SIGNAL \RegFile|Mux36~2_combout\ : std_logic;
SIGNAL \RegFile|Mux36~3_combout\ : std_logic;
SIGNAL \RegFile|regs[14][27]~q\ : std_logic;
SIGNAL \RegFile|regs[12][27]~q\ : std_logic;
SIGNAL \RegFile|Mux36~19_combout\ : std_logic;
SIGNAL \RegFile|regs[13][27]~q\ : std_logic;
SIGNAL \RegFile|regs[15][27]~q\ : std_logic;
SIGNAL \RegFile|Mux36~20_combout\ : std_logic;
SIGNAL \RegFile|regs~28_combout\ : std_logic;
SIGNAL \RegFile|regs[31][27]~q\ : std_logic;
SIGNAL \RegFile|regs[27][27]~q\ : std_logic;
SIGNAL \RegFile|regs[23][27]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[23][27]~q\ : std_logic;
SIGNAL \RegFile|regs[19][27]~q\ : std_logic;
SIGNAL \RegFile|Mux36~11_combout\ : std_logic;
SIGNAL \RegFile|Mux36~12_combout\ : std_logic;
SIGNAL \RegFile|regs[20][27]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[20][27]~q\ : std_logic;
SIGNAL \RegFile|regs[28][27]~q\ : std_logic;
SIGNAL \RegFile|regs[24][27]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[24][27]~q\ : std_logic;
SIGNAL \RegFile|regs[16][27]~q\ : std_logic;
SIGNAL \RegFile|Mux36~8_combout\ : std_logic;
SIGNAL \RegFile|Mux36~9_combout\ : std_logic;
SIGNAL \RegFile|regs[26][27]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[26][27]~q\ : std_logic;
SIGNAL \RegFile|regs[30][27]~q\ : std_logic;
SIGNAL \RegFile|regs[22][27]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[22][27]~q\ : std_logic;
SIGNAL \RegFile|regs[18][27]~q\ : std_logic;
SIGNAL \RegFile|Mux36~6_combout\ : std_logic;
SIGNAL \RegFile|Mux36~7_combout\ : std_logic;
SIGNAL \RegFile|Mux36~10_combout\ : std_logic;
SIGNAL \RegFile|regs[21][27]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[21][27]~q\ : std_logic;
SIGNAL \RegFile|regs[29][27]~q\ : std_logic;
SIGNAL \RegFile|regs[17][27]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[17][27]~q\ : std_logic;
SIGNAL \RegFile|regs[25][27]~q\ : std_logic;
SIGNAL \RegFile|Mux36~4_combout\ : std_logic;
SIGNAL \RegFile|Mux36~5_combout\ : std_logic;
SIGNAL \RegFile|Mux36~13_combout\ : std_logic;
SIGNAL \RegFile|regs[2][27]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[2][27]~q\ : std_logic;
SIGNAL \RegFile|regs[3][27]~q\ : std_logic;
SIGNAL \RegFile|regs[1][27]~q\ : std_logic;
SIGNAL \RegFile|regs[5][27]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[5][27]~q\ : std_logic;
SIGNAL \RegFile|regs[7][27]~q\ : std_logic;
SIGNAL \RegFile|regs[4][27]~q\ : std_logic;
SIGNAL \RegFile|regs[6][27]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[6][27]~q\ : std_logic;
SIGNAL \RegFile|Mux36~14_combout\ : std_logic;
SIGNAL \RegFile|Mux36~15_combout\ : std_logic;
SIGNAL \RegFile|Mux36~16_combout\ : std_logic;
SIGNAL \RegFile|Mux36~17_combout\ : std_logic;
SIGNAL \RegFile|Mux36~18_combout\ : std_logic;
SIGNAL \RegFile|Mux36~21_combout\ : std_logic;
SIGNAL \RegFile|Mux36~22_combout\ : std_logic;
SIGNAL \RegB|output[27]~feeder_combout\ : std_logic;
SIGNAL \Mem|SIG_data_out[26]~81_combout\ : std_logic;
SIGNAL \MemtoRegMux|output[26]~26_combout\ : std_logic;
SIGNAL \RegFile|regs[15][26]~q\ : std_logic;
SIGNAL \RegFile|regs[13][26]~q\ : std_logic;
SIGNAL \RegFile|regs[12][26]~q\ : std_logic;
SIGNAL \RegFile|Mux37~19_combout\ : std_logic;
SIGNAL \RegFile|regs[14][26]~q\ : std_logic;
SIGNAL \RegFile|Mux37~20_combout\ : std_logic;
SIGNAL \RegFile|regs[23][26]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[23][26]~q\ : std_logic;
SIGNAL \RegFile|regs[19][26]~q\ : std_logic;
SIGNAL \RegFile|Mux37~9_combout\ : std_logic;
SIGNAL \RegFile|regs~27_combout\ : std_logic;
SIGNAL \RegFile|regs[31][26]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[31][26]~q\ : std_logic;
SIGNAL \RegFile|regs[27][26]~q\ : std_logic;
SIGNAL \RegFile|Mux37~10_combout\ : std_logic;
SIGNAL \RegFile|regs[20][26]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[20][26]~q\ : std_logic;
SIGNAL \RegFile|regs[28][26]~q\ : std_logic;
SIGNAL \RegFile|regs[16][26]~q\ : std_logic;
SIGNAL \RegFile|regs[24][26]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[24][26]~q\ : std_logic;
SIGNAL \RegFile|Mux37~6_combout\ : std_logic;
SIGNAL \RegFile|Mux37~7_combout\ : std_logic;
SIGNAL \RegFile|regs[21][26]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[21][26]~q\ : std_logic;
SIGNAL \RegFile|regs[29][26]~q\ : std_logic;
SIGNAL \RegFile|regs[25][26]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[25][26]~q\ : std_logic;
SIGNAL \RegFile|regs[17][26]~q\ : std_logic;
SIGNAL \RegFile|Mux37~4_combout\ : std_logic;
SIGNAL \RegFile|Mux37~5_combout\ : std_logic;
SIGNAL \RegFile|Mux37~8_combout\ : std_logic;
SIGNAL \RegFile|regs[30][26]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[30][26]~q\ : std_logic;
SIGNAL \RegFile|regs[26][26]~q\ : std_logic;
SIGNAL \RegFile|regs[22][26]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[22][26]~q\ : std_logic;
SIGNAL \RegFile|regs[18][26]~q\ : std_logic;
SIGNAL \RegFile|Mux37~2_combout\ : std_logic;
SIGNAL \RegFile|Mux37~3_combout\ : std_logic;
SIGNAL \RegFile|Mux37~11_combout\ : std_logic;
SIGNAL \RegFile|regs[9][26]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[9][26]~q\ : std_logic;
SIGNAL \RegFile|regs[11][26]~q\ : std_logic;
SIGNAL \RegFile|regs[10][26]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[10][26]~q\ : std_logic;
SIGNAL \RegFile|regs[8][26]~q\ : std_logic;
SIGNAL \RegFile|Mux37~12_combout\ : std_logic;
SIGNAL \RegFile|Mux37~13_combout\ : std_logic;
SIGNAL \RegFile|regs[6][26]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[6][26]~q\ : std_logic;
SIGNAL \RegFile|regs[7][26]~q\ : std_logic;
SIGNAL \RegFile|regs[5][26]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[5][26]~q\ : std_logic;
SIGNAL \RegFile|regs[4][26]~q\ : std_logic;
SIGNAL \RegFile|Mux37~14_combout\ : std_logic;
SIGNAL \RegFile|Mux37~15_combout\ : std_logic;
SIGNAL \RegFile|regs[3][26]~q\ : std_logic;
SIGNAL \RegFile|regs[2][26]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[2][26]~q\ : std_logic;
SIGNAL \RegFile|regs[1][26]~q\ : std_logic;
SIGNAL \RegFile|Mux37~16_combout\ : std_logic;
SIGNAL \RegFile|Mux37~17_combout\ : std_logic;
SIGNAL \RegFile|Mux37~18_combout\ : std_logic;
SIGNAL \RegFile|Mux37~21_combout\ : std_logic;
SIGNAL \RegFile|Mux37~22_combout\ : std_logic;
SIGNAL \RegB|output[26]~feeder_combout\ : std_logic;
SIGNAL \Mem|SIG_data_out[25]~73_combout\ : std_logic;
SIGNAL \RegFile|rd_data0[3]~4_combout\ : std_logic;
SIGNAL \RegFile|regs[6][16]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[6][16]~q\ : std_logic;
SIGNAL \RegFile|regs[7][16]~q\ : std_logic;
SIGNAL \RegFile|regs[5][16]~q\ : std_logic;
SIGNAL \RegFile|regs[4][16]~q\ : std_logic;
SIGNAL \RegFile|Mux15~14_combout\ : std_logic;
SIGNAL \RegFile|Mux15~15_combout\ : std_logic;
SIGNAL \RegFile|regs[3][16]~q\ : std_logic;
SIGNAL \RegFile|regs[2][16]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[2][16]~q\ : std_logic;
SIGNAL \RegFile|regs[1][16]~q\ : std_logic;
SIGNAL \RegFile|Mux15~16_combout\ : std_logic;
SIGNAL \RegFile|Mux15~17_combout\ : std_logic;
SIGNAL \RegFile|regs[9][16]~q\ : std_logic;
SIGNAL \RegFile|regs[11][16]~q\ : std_logic;
SIGNAL \RegFile|regs[8][16]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[8][16]~q\ : std_logic;
SIGNAL \RegFile|regs[10][16]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[10][16]~q\ : std_logic;
SIGNAL \RegFile|Mux15~12_combout\ : std_logic;
SIGNAL \RegFile|Mux15~13_combout\ : std_logic;
SIGNAL \RegFile|Mux15~18_combout\ : std_logic;
SIGNAL \RegFile|regs~17_combout\ : std_logic;
SIGNAL \RegFile|regs[31][16]~q\ : std_logic;
SIGNAL \RegFile|regs[27][16]~q\ : std_logic;
SIGNAL \RegFile|regs[23][16]~q\ : std_logic;
SIGNAL \RegFile|regs[19][16]~q\ : std_logic;
SIGNAL \RegFile|Mux15~9_combout\ : std_logic;
SIGNAL \RegFile|Mux15~10_combout\ : std_logic;
SIGNAL \RegFile|regs[24][16]~q\ : std_logic;
SIGNAL \RegFile|regs[28][16]~q\ : std_logic;
SIGNAL \RegFile|regs[20][16]~q\ : std_logic;
SIGNAL \RegFile|regs[16][16]~q\ : std_logic;
SIGNAL \RegFile|Mux15~6_combout\ : std_logic;
SIGNAL \RegFile|Mux15~7_combout\ : std_logic;
SIGNAL \RegFile|regs[26][16]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[26][16]~q\ : std_logic;
SIGNAL \RegFile|regs[30][16]~q\ : std_logic;
SIGNAL \RegFile|regs[22][16]~q\ : std_logic;
SIGNAL \RegFile|regs[18][16]~q\ : std_logic;
SIGNAL \RegFile|Mux15~4_combout\ : std_logic;
SIGNAL \RegFile|Mux15~5_combout\ : std_logic;
SIGNAL \RegFile|Mux15~8_combout\ : std_logic;
SIGNAL \RegFile|regs[29][16]~q\ : std_logic;
SIGNAL \RegFile|regs[21][16]~q\ : std_logic;
SIGNAL \RegFile|regs[25][16]~q\ : std_logic;
SIGNAL \RegFile|regs[17][16]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[17][16]~q\ : std_logic;
SIGNAL \RegFile|Mux15~2_combout\ : std_logic;
SIGNAL \RegFile|Mux15~3_combout\ : std_logic;
SIGNAL \RegFile|Mux15~11_combout\ : std_logic;
SIGNAL \RegFile|regs[15][16]~q\ : std_logic;
SIGNAL \RegFile|regs[14][16]~q\ : std_logic;
SIGNAL \RegFile|regs[13][16]~q\ : std_logic;
SIGNAL \RegFile|Mux15~19_combout\ : std_logic;
SIGNAL \RegFile|Mux15~20_combout\ : std_logic;
SIGNAL \RegFile|Mux15~21_combout\ : std_logic;
SIGNAL \RegFile|Mux15~22_combout\ : std_logic;
SIGNAL \RegA|output[16]~feeder_combout\ : std_logic;
SIGNAL \PCSourceMux|output[16]~18_combout\ : std_logic;
SIGNAL \PCReg|output[16]~feeder_combout\ : std_logic;
SIGNAL \RegAMux|output[16]~1_combout\ : std_logic;
SIGNAL \ALUOut|output[16]~feeder_combout\ : std_logic;
SIGNAL \MemtoRegMux|output[16]~16_combout\ : std_logic;
SIGNAL \RegFile|regs[12][16]~q\ : std_logic;
SIGNAL \RegFile|Mux47~19_combout\ : std_logic;
SIGNAL \RegFile|Mux47~20_combout\ : std_logic;
SIGNAL \RegFile|Mux47~9_combout\ : std_logic;
SIGNAL \RegFile|Mux47~10_combout\ : std_logic;
SIGNAL \RegFile|Mux47~2_combout\ : std_logic;
SIGNAL \RegFile|Mux47~3_combout\ : std_logic;
SIGNAL \RegFile|Mux47~6_combout\ : std_logic;
SIGNAL \RegFile|Mux47~7_combout\ : std_logic;
SIGNAL \RegFile|Mux47~4_combout\ : std_logic;
SIGNAL \RegFile|Mux47~5_combout\ : std_logic;
SIGNAL \RegFile|Mux47~8_combout\ : std_logic;
SIGNAL \RegFile|Mux47~11_combout\ : std_logic;
SIGNAL \RegFile|Mux47~16_combout\ : std_logic;
SIGNAL \RegFile|Mux47~14_combout\ : std_logic;
SIGNAL \RegFile|Mux47~15_combout\ : std_logic;
SIGNAL \RegFile|Mux47~17_combout\ : std_logic;
SIGNAL \RegFile|Mux47~12_combout\ : std_logic;
SIGNAL \RegFile|Mux47~13_combout\ : std_logic;
SIGNAL \RegFile|Mux47~18_combout\ : std_logic;
SIGNAL \RegFile|Mux47~21_combout\ : std_logic;
SIGNAL \RegFile|Mux47~22_combout\ : std_logic;
SIGNAL \RegB|output[16]~feeder_combout\ : std_logic;
SIGNAL \Mem|SIG_data_out[15]~70_combout\ : std_logic;
SIGNAL \RegDstMux|output[4]~0_combout\ : std_logic;
SIGNAL \RegFile|Decoder0~37_combout\ : std_logic;
SIGNAL \RegFile|regs[9][13]~q\ : std_logic;
SIGNAL \RegFile|regs[8][13]~q\ : std_logic;
SIGNAL \RegFile|Mux50~2_combout\ : std_logic;
SIGNAL \RegFile|regs[11][13]~q\ : std_logic;
SIGNAL \RegFile|regs[10][13]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[10][13]~q\ : std_logic;
SIGNAL \RegFile|Mux50~3_combout\ : std_logic;
SIGNAL \RegFile|regs[2][13]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[2][13]~q\ : std_logic;
SIGNAL \RegFile|regs[3][13]~q\ : std_logic;
SIGNAL \RegFile|regs[5][13]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[5][13]~q\ : std_logic;
SIGNAL \RegFile|regs[7][13]~q\ : std_logic;
SIGNAL \RegFile|regs[6][13]~q\ : std_logic;
SIGNAL \RegFile|regs[4][13]~q\ : std_logic;
SIGNAL \RegFile|Mux50~14_combout\ : std_logic;
SIGNAL \RegFile|Mux50~15_combout\ : std_logic;
SIGNAL \RegFile|regs[1][13]~q\ : std_logic;
SIGNAL \RegFile|Mux50~16_combout\ : std_logic;
SIGNAL \RegFile|Mux50~17_combout\ : std_logic;
SIGNAL \RegFile|regs[25][13]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[25][13]~q\ : std_logic;
SIGNAL \RegFile|regs[17][13]~q\ : std_logic;
SIGNAL \RegFile|Mux50~4_combout\ : std_logic;
SIGNAL \RegFile|regs[21][13]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[21][13]~q\ : std_logic;
SIGNAL \RegFile|regs[29][13]~q\ : std_logic;
SIGNAL \RegFile|Mux50~5_combout\ : std_logic;
SIGNAL \RegFile|regs[20][13]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[20][13]~q\ : std_logic;
SIGNAL \RegFile|regs[28][13]~q\ : std_logic;
SIGNAL \RegFile|regs[24][13]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[24][13]~q\ : std_logic;
SIGNAL \RegFile|regs[16][13]~q\ : std_logic;
SIGNAL \RegFile|Mux50~8_combout\ : std_logic;
SIGNAL \RegFile|Mux50~9_combout\ : std_logic;
SIGNAL \RegFile|regs[26][13]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[26][13]~q\ : std_logic;
SIGNAL \RegFile|regs[30][13]~q\ : std_logic;
SIGNAL \RegFile|regs[22][13]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[22][13]~q\ : std_logic;
SIGNAL \RegFile|regs[18][13]~q\ : std_logic;
SIGNAL \RegFile|Mux50~6_combout\ : std_logic;
SIGNAL \RegFile|Mux50~7_combout\ : std_logic;
SIGNAL \RegFile|Mux50~10_combout\ : std_logic;
SIGNAL \RegFile|regs~14_combout\ : std_logic;
SIGNAL \RegFile|regs[31][13]~q\ : std_logic;
SIGNAL \RegFile|regs[27][13]~q\ : std_logic;
SIGNAL \RegFile|regs[23][13]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[23][13]~q\ : std_logic;
SIGNAL \RegFile|regs[19][13]~q\ : std_logic;
SIGNAL \RegFile|Mux50~11_combout\ : std_logic;
SIGNAL \RegFile|Mux50~12_combout\ : std_logic;
SIGNAL \RegFile|Mux50~13_combout\ : std_logic;
SIGNAL \RegFile|Mux50~18_combout\ : std_logic;
SIGNAL \RegFile|regs[15][13]~q\ : std_logic;
SIGNAL \RegFile|regs[13][13]~q\ : std_logic;
SIGNAL \RegFile|regs[14][13]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[14][13]~q\ : std_logic;
SIGNAL \RegFile|regs[12][13]~q\ : std_logic;
SIGNAL \RegFile|Mux50~19_combout\ : std_logic;
SIGNAL \RegFile|Mux50~20_combout\ : std_logic;
SIGNAL \RegFile|Mux50~21_combout\ : std_logic;
SIGNAL \RegFile|Mux50~22_combout\ : std_logic;
SIGNAL \RegB|output[13]~feeder_combout\ : std_logic;
SIGNAL \Mem|SIG_data_out[12]~78_combout\ : std_logic;
SIGNAL \MemtoRegMux|output[12]~12_combout\ : std_logic;
SIGNAL \RegFile|regs[13][12]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[13][12]~q\ : std_logic;
SIGNAL \RegFile|regs[12][12]~q\ : std_logic;
SIGNAL \RegFile|Mux51~19_combout\ : std_logic;
SIGNAL \RegFile|regs[14][12]~q\ : std_logic;
SIGNAL \RegFile|regs[15][12]~q\ : std_logic;
SIGNAL \RegFile|Mux51~20_combout\ : std_logic;
SIGNAL \RegFile|regs[30][12]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[30][12]~q\ : std_logic;
SIGNAL \RegFile|regs[26][12]~q\ : std_logic;
SIGNAL \RegFile|regs[22][12]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[22][12]~q\ : std_logic;
SIGNAL \RegFile|regs[18][12]~q\ : std_logic;
SIGNAL \RegFile|Mux51~2_combout\ : std_logic;
SIGNAL \RegFile|Mux51~3_combout\ : std_logic;
SIGNAL \RegFile|regs[23][12]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[23][12]~q\ : std_logic;
SIGNAL \RegFile|regs[19][12]~q\ : std_logic;
SIGNAL \RegFile|Mux51~9_combout\ : std_logic;
SIGNAL \RegFile|regs[27][12]~q\ : std_logic;
SIGNAL \RegFile|regs~13_combout\ : std_logic;
SIGNAL \RegFile|regs[31][12]~q\ : std_logic;
SIGNAL \RegFile|Mux51~10_combout\ : std_logic;
SIGNAL \RegFile|regs[21][12]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[21][12]~q\ : std_logic;
SIGNAL \RegFile|regs[29][12]~q\ : std_logic;
SIGNAL \RegFile|regs[25][12]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[25][12]~q\ : std_logic;
SIGNAL \RegFile|regs[17][12]~q\ : std_logic;
SIGNAL \RegFile|Mux51~4_combout\ : std_logic;
SIGNAL \RegFile|Mux51~5_combout\ : std_logic;
SIGNAL \RegFile|regs[24][12]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[24][12]~q\ : std_logic;
SIGNAL \RegFile|regs[16][12]~q\ : std_logic;
SIGNAL \RegFile|Mux51~6_combout\ : std_logic;
SIGNAL \RegFile|regs[28][12]~q\ : std_logic;
SIGNAL \RegFile|regs[20][12]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[20][12]~q\ : std_logic;
SIGNAL \RegFile|Mux51~7_combout\ : std_logic;
SIGNAL \RegFile|Mux51~8_combout\ : std_logic;
SIGNAL \RegFile|Mux51~11_combout\ : std_logic;
SIGNAL \RegFile|regs[9][12]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[9][12]~q\ : std_logic;
SIGNAL \RegFile|regs[11][12]~q\ : std_logic;
SIGNAL \RegFile|regs[10][12]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[10][12]~q\ : std_logic;
SIGNAL \RegFile|regs[8][12]~q\ : std_logic;
SIGNAL \RegFile|Mux51~12_combout\ : std_logic;
SIGNAL \RegFile|Mux51~13_combout\ : std_logic;
SIGNAL \RegFile|regs[5][12]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[5][12]~q\ : std_logic;
SIGNAL \RegFile|regs[4][12]~q\ : std_logic;
SIGNAL \RegFile|Mux51~14_combout\ : std_logic;
SIGNAL \RegFile|regs[6][12]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[6][12]~q\ : std_logic;
SIGNAL \RegFile|regs[7][12]~q\ : std_logic;
SIGNAL \RegFile|Mux51~15_combout\ : std_logic;
SIGNAL \RegFile|regs[3][12]~q\ : std_logic;
SIGNAL \RegFile|regs[2][12]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[2][12]~q\ : std_logic;
SIGNAL \RegFile|regs[1][12]~q\ : std_logic;
SIGNAL \RegFile|Mux51~16_combout\ : std_logic;
SIGNAL \RegFile|Mux51~17_combout\ : std_logic;
SIGNAL \RegFile|Mux51~18_combout\ : std_logic;
SIGNAL \RegFile|Mux51~21_combout\ : std_logic;
SIGNAL \RegFile|Mux51~22_combout\ : std_logic;
SIGNAL \RegB|output[12]~feeder_combout\ : std_logic;
SIGNAL \Mem|SIG_data_out[11]~77_combout\ : std_logic;
SIGNAL \MemtoRegMux|output[11]~11_combout\ : std_logic;
SIGNAL \RegFile|regs[10][11]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[10][11]~q\ : std_logic;
SIGNAL \RegFile|regs[11][11]~q\ : std_logic;
SIGNAL \RegFile|regs[9][11]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[9][11]~q\ : std_logic;
SIGNAL \RegFile|regs[8][11]~q\ : std_logic;
SIGNAL \RegFile|Mux52~2_combout\ : std_logic;
SIGNAL \RegFile|Mux52~3_combout\ : std_logic;
SIGNAL \RegFile|regs[15][11]~q\ : std_logic;
SIGNAL \RegFile|regs[13][11]~q\ : std_logic;
SIGNAL \RegFile|regs[14][11]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[14][11]~q\ : std_logic;
SIGNAL \RegFile|regs[12][11]~q\ : std_logic;
SIGNAL \RegFile|Mux52~19_combout\ : std_logic;
SIGNAL \RegFile|Mux52~20_combout\ : std_logic;
SIGNAL \RegFile|regs[21][11]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[21][11]~q\ : std_logic;
SIGNAL \RegFile|regs[29][11]~q\ : std_logic;
SIGNAL \RegFile|regs[25][11]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[25][11]~q\ : std_logic;
SIGNAL \RegFile|regs[17][11]~q\ : std_logic;
SIGNAL \RegFile|Mux52~4_combout\ : std_logic;
SIGNAL \RegFile|Mux52~5_combout\ : std_logic;
SIGNAL \RegFile|regs[23][11]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[23][11]~q\ : std_logic;
SIGNAL \RegFile|regs[19][11]~q\ : std_logic;
SIGNAL \RegFile|Mux52~11_combout\ : std_logic;
SIGNAL \RegFile|regs~12_combout\ : std_logic;
SIGNAL \RegFile|regs[31][11]~q\ : std_logic;
SIGNAL \RegFile|regs[27][11]~q\ : std_logic;
SIGNAL \RegFile|Mux52~12_combout\ : std_logic;
SIGNAL \RegFile|regs[20][11]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[20][11]~q\ : std_logic;
SIGNAL \RegFile|regs[28][11]~q\ : std_logic;
SIGNAL \RegFile|regs[24][11]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[24][11]~q\ : std_logic;
SIGNAL \RegFile|regs[16][11]~q\ : std_logic;
SIGNAL \RegFile|Mux52~8_combout\ : std_logic;
SIGNAL \RegFile|Mux52~9_combout\ : std_logic;
SIGNAL \RegFile|regs[26][11]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[26][11]~q\ : std_logic;
SIGNAL \RegFile|regs[30][11]~q\ : std_logic;
SIGNAL \RegFile|regs[22][11]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[22][11]~q\ : std_logic;
SIGNAL \RegFile|regs[18][11]~q\ : std_logic;
SIGNAL \RegFile|Mux52~6_combout\ : std_logic;
SIGNAL \RegFile|Mux52~7_combout\ : std_logic;
SIGNAL \RegFile|Mux52~10_combout\ : std_logic;
SIGNAL \RegFile|Mux52~13_combout\ : std_logic;
SIGNAL \RegFile|regs[2][11]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[2][11]~q\ : std_logic;
SIGNAL \RegFile|regs[3][11]~q\ : std_logic;
SIGNAL \RegFile|regs[5][11]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[5][11]~q\ : std_logic;
SIGNAL \RegFile|regs[7][11]~q\ : std_logic;
SIGNAL \RegFile|regs[6][11]~q\ : std_logic;
SIGNAL \RegFile|regs[4][11]~q\ : std_logic;
SIGNAL \RegFile|Mux52~14_combout\ : std_logic;
SIGNAL \RegFile|Mux52~15_combout\ : std_logic;
SIGNAL \RegFile|regs[1][11]~q\ : std_logic;
SIGNAL \RegFile|Mux52~16_combout\ : std_logic;
SIGNAL \RegFile|Mux52~17_combout\ : std_logic;
SIGNAL \RegFile|Mux52~18_combout\ : std_logic;
SIGNAL \RegFile|Mux52~21_combout\ : std_logic;
SIGNAL \RegFile|Mux52~22_combout\ : std_logic;
SIGNAL \RegB|output[11]~feeder_combout\ : std_logic;
SIGNAL \Mem|SIG_data_out[10]~80_combout\ : std_logic;
SIGNAL \MemtoRegMux|output[10]~10_combout\ : std_logic;
SIGNAL \RegFile|regs[13][10]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[13][10]~q\ : std_logic;
SIGNAL \RegFile|regs[12][10]~q\ : std_logic;
SIGNAL \RegFile|Mux53~19_combout\ : std_logic;
SIGNAL \RegFile|regs[15][10]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[15][10]~q\ : std_logic;
SIGNAL \RegFile|regs[14][10]~q\ : std_logic;
SIGNAL \RegFile|Mux53~20_combout\ : std_logic;
SIGNAL \RegFile|regs~11_combout\ : std_logic;
SIGNAL \RegFile|regs[31][10]~q\ : std_logic;
SIGNAL \RegFile|regs[27][10]~q\ : std_logic;
SIGNAL \RegFile|regs[23][10]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[23][10]~q\ : std_logic;
SIGNAL \RegFile|regs[19][10]~q\ : std_logic;
SIGNAL \RegFile|Mux53~9_combout\ : std_logic;
SIGNAL \RegFile|Mux53~10_combout\ : std_logic;
SIGNAL \RegFile|regs[30][10]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[30][10]~q\ : std_logic;
SIGNAL \RegFile|regs[22][10]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[22][10]~q\ : std_logic;
SIGNAL \RegFile|regs[18][10]~q\ : std_logic;
SIGNAL \RegFile|Mux53~2_combout\ : std_logic;
SIGNAL \RegFile|regs[26][10]~q\ : std_logic;
SIGNAL \RegFile|Mux53~3_combout\ : std_logic;
SIGNAL \RegFile|regs[20][10]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[20][10]~q\ : std_logic;
SIGNAL \RegFile|regs[28][10]~q\ : std_logic;
SIGNAL \RegFile|regs[24][10]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[24][10]~q\ : std_logic;
SIGNAL \RegFile|regs[16][10]~q\ : std_logic;
SIGNAL \RegFile|Mux53~6_combout\ : std_logic;
SIGNAL \RegFile|Mux53~7_combout\ : std_logic;
SIGNAL \RegFile|regs[21][10]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[21][10]~q\ : std_logic;
SIGNAL \RegFile|regs[29][10]~q\ : std_logic;
SIGNAL \RegFile|regs[25][10]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[25][10]~q\ : std_logic;
SIGNAL \RegFile|regs[17][10]~q\ : std_logic;
SIGNAL \RegFile|Mux53~4_combout\ : std_logic;
SIGNAL \RegFile|Mux53~5_combout\ : std_logic;
SIGNAL \RegFile|Mux53~8_combout\ : std_logic;
SIGNAL \RegFile|Mux53~11_combout\ : std_logic;
SIGNAL \RegFile|regs[9][10]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[9][10]~q\ : std_logic;
SIGNAL \RegFile|regs[11][10]~q\ : std_logic;
SIGNAL \RegFile|regs[10][10]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[10][10]~q\ : std_logic;
SIGNAL \RegFile|regs[8][10]~q\ : std_logic;
SIGNAL \RegFile|Mux53~12_combout\ : std_logic;
SIGNAL \RegFile|Mux53~13_combout\ : std_logic;
SIGNAL \RegFile|regs[6][10]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[6][10]~q\ : std_logic;
SIGNAL \RegFile|regs[7][10]~q\ : std_logic;
SIGNAL \RegFile|regs[5][10]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[5][10]~q\ : std_logic;
SIGNAL \RegFile|regs[4][10]~q\ : std_logic;
SIGNAL \RegFile|Mux53~14_combout\ : std_logic;
SIGNAL \RegFile|Mux53~15_combout\ : std_logic;
SIGNAL \RegFile|regs[3][10]~q\ : std_logic;
SIGNAL \RegFile|regs[2][10]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[2][10]~q\ : std_logic;
SIGNAL \RegFile|regs[1][10]~q\ : std_logic;
SIGNAL \RegFile|Mux53~16_combout\ : std_logic;
SIGNAL \RegFile|Mux53~17_combout\ : std_logic;
SIGNAL \RegFile|Mux53~18_combout\ : std_logic;
SIGNAL \RegFile|Mux53~21_combout\ : std_logic;
SIGNAL \RegFile|Mux53~22_combout\ : std_logic;
SIGNAL \Mem|SIG_data_out[9]~61_combout\ : std_logic;
SIGNAL \Mem|SIG_data_out[9]~62_combout\ : std_logic;
SIGNAL \MemtoRegMux|output[9]~9_combout\ : std_logic;
SIGNAL \RegFile|regs[9][9]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[9][9]~q\ : std_logic;
SIGNAL \RegFile|regs[8][9]~q\ : std_logic;
SIGNAL \RegFile|Mux54~2_combout\ : std_logic;
SIGNAL \RegFile|regs[11][9]~q\ : std_logic;
SIGNAL \RegFile|regs[10][9]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[10][9]~q\ : std_logic;
SIGNAL \RegFile|Mux54~3_combout\ : std_logic;
SIGNAL \RegFile|regs[15][9]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[15][9]~q\ : std_logic;
SIGNAL \RegFile|regs[13][9]~q\ : std_logic;
SIGNAL \RegFile|regs[14][9]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[14][9]~q\ : std_logic;
SIGNAL \RegFile|regs[12][9]~q\ : std_logic;
SIGNAL \RegFile|Mux54~19_combout\ : std_logic;
SIGNAL \RegFile|Mux54~20_combout\ : std_logic;
SIGNAL \RegFile|regs[23][9]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[23][9]~q\ : std_logic;
SIGNAL \RegFile|regs[19][9]~q\ : std_logic;
SIGNAL \RegFile|Mux54~11_combout\ : std_logic;
SIGNAL \RegFile|regs[27][9]~q\ : std_logic;
SIGNAL \RegFile|regs~10_combout\ : std_logic;
SIGNAL \RegFile|regs[31][9]~q\ : std_logic;
SIGNAL \RegFile|Mux54~12_combout\ : std_logic;
SIGNAL \RegFile|regs[21][9]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[21][9]~q\ : std_logic;
SIGNAL \RegFile|regs[29][9]~q\ : std_logic;
SIGNAL \RegFile|regs[25][9]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[25][9]~q\ : std_logic;
SIGNAL \RegFile|regs[17][9]~q\ : std_logic;
SIGNAL \RegFile|Mux54~4_combout\ : std_logic;
SIGNAL \RegFile|Mux54~5_combout\ : std_logic;
SIGNAL \RegFile|regs[20][9]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[20][9]~q\ : std_logic;
SIGNAL \RegFile|regs[28][9]~q\ : std_logic;
SIGNAL \RegFile|regs[24][9]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[24][9]~q\ : std_logic;
SIGNAL \RegFile|regs[16][9]~q\ : std_logic;
SIGNAL \RegFile|Mux54~8_combout\ : std_logic;
SIGNAL \RegFile|Mux54~9_combout\ : std_logic;
SIGNAL \RegFile|regs[26][9]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[26][9]~q\ : std_logic;
SIGNAL \RegFile|regs[30][9]~q\ : std_logic;
SIGNAL \RegFile|regs[22][9]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[22][9]~q\ : std_logic;
SIGNAL \RegFile|regs[18][9]~q\ : std_logic;
SIGNAL \RegFile|Mux54~6_combout\ : std_logic;
SIGNAL \RegFile|Mux54~7_combout\ : std_logic;
SIGNAL \RegFile|Mux54~10_combout\ : std_logic;
SIGNAL \RegFile|Mux54~13_combout\ : std_logic;
SIGNAL \RegFile|regs[2][9]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[2][9]~q\ : std_logic;
SIGNAL \RegFile|regs[3][9]~q\ : std_logic;
SIGNAL \RegFile|regs[1][9]~q\ : std_logic;
SIGNAL \RegFile|regs[5][9]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[5][9]~q\ : std_logic;
SIGNAL \RegFile|regs[7][9]~q\ : std_logic;
SIGNAL \RegFile|regs[6][9]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[6][9]~q\ : std_logic;
SIGNAL \RegFile|regs[4][9]~q\ : std_logic;
SIGNAL \RegFile|Mux54~14_combout\ : std_logic;
SIGNAL \RegFile|Mux54~15_combout\ : std_logic;
SIGNAL \RegFile|Mux54~16_combout\ : std_logic;
SIGNAL \RegFile|Mux54~17_combout\ : std_logic;
SIGNAL \RegFile|Mux54~18_combout\ : std_logic;
SIGNAL \RegFile|Mux54~21_combout\ : std_logic;
SIGNAL \RegFile|Mux54~22_combout\ : std_logic;
SIGNAL \RegB|output[9]~feeder_combout\ : std_logic;
SIGNAL \Mem|SIG_data_out[8]~59_combout\ : std_logic;
SIGNAL \Mem|SIG_data_out[8]~60_combout\ : std_logic;
SIGNAL \MemtoRegMux|output[8]~8_combout\ : std_logic;
SIGNAL \RegFile|regs[13][8]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[13][8]~q\ : std_logic;
SIGNAL \RegFile|regs[12][8]~q\ : std_logic;
SIGNAL \RegFile|Mux55~19_combout\ : std_logic;
SIGNAL \RegFile|regs[15][8]~q\ : std_logic;
SIGNAL \RegFile|regs[14][8]~q\ : std_logic;
SIGNAL \RegFile|Mux55~20_combout\ : std_logic;
SIGNAL \RegFile|regs~9_combout\ : std_logic;
SIGNAL \RegFile|regs[31][8]~q\ : std_logic;
SIGNAL \RegFile|regs[27][8]~q\ : std_logic;
SIGNAL \RegFile|regs[23][8]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[23][8]~q\ : std_logic;
SIGNAL \RegFile|regs[19][8]~q\ : std_logic;
SIGNAL \RegFile|Mux55~9_combout\ : std_logic;
SIGNAL \RegFile|Mux55~10_combout\ : std_logic;
SIGNAL \RegFile|regs[30][8]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[30][8]~q\ : std_logic;
SIGNAL \RegFile|regs[26][8]~q\ : std_logic;
SIGNAL \RegFile|regs[22][8]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[22][8]~q\ : std_logic;
SIGNAL \RegFile|regs[18][8]~q\ : std_logic;
SIGNAL \RegFile|Mux55~2_combout\ : std_logic;
SIGNAL \RegFile|Mux55~3_combout\ : std_logic;
SIGNAL \RegFile|regs[21][8]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[21][8]~q\ : std_logic;
SIGNAL \RegFile|regs[29][8]~q\ : std_logic;
SIGNAL \RegFile|regs[25][8]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[25][8]~q\ : std_logic;
SIGNAL \RegFile|regs[17][8]~q\ : std_logic;
SIGNAL \RegFile|Mux55~4_combout\ : std_logic;
SIGNAL \RegFile|Mux55~5_combout\ : std_logic;
SIGNAL \RegFile|regs[20][8]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[20][8]~q\ : std_logic;
SIGNAL \RegFile|regs[28][8]~q\ : std_logic;
SIGNAL \RegFile|regs[16][8]~q\ : std_logic;
SIGNAL \RegFile|regs[24][8]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[24][8]~q\ : std_logic;
SIGNAL \RegFile|Mux55~6_combout\ : std_logic;
SIGNAL \RegFile|Mux55~7_combout\ : std_logic;
SIGNAL \RegFile|Mux55~8_combout\ : std_logic;
SIGNAL \RegFile|Mux55~11_combout\ : std_logic;
SIGNAL \RegFile|regs[9][8]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[9][8]~q\ : std_logic;
SIGNAL \RegFile|regs[11][8]~q\ : std_logic;
SIGNAL \RegFile|regs[10][8]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[10][8]~q\ : std_logic;
SIGNAL \RegFile|regs[8][8]~q\ : std_logic;
SIGNAL \RegFile|Mux55~12_combout\ : std_logic;
SIGNAL \RegFile|Mux55~13_combout\ : std_logic;
SIGNAL \RegFile|regs[6][8]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[6][8]~q\ : std_logic;
SIGNAL \RegFile|regs[7][8]~q\ : std_logic;
SIGNAL \RegFile|regs[5][8]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[5][8]~q\ : std_logic;
SIGNAL \RegFile|regs[4][8]~q\ : std_logic;
SIGNAL \RegFile|Mux55~14_combout\ : std_logic;
SIGNAL \RegFile|Mux55~15_combout\ : std_logic;
SIGNAL \RegFile|regs[3][8]~q\ : std_logic;
SIGNAL \RegFile|regs[2][8]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[2][8]~q\ : std_logic;
SIGNAL \RegFile|regs[1][8]~q\ : std_logic;
SIGNAL \RegFile|Mux55~16_combout\ : std_logic;
SIGNAL \RegFile|Mux55~17_combout\ : std_logic;
SIGNAL \RegFile|Mux55~18_combout\ : std_logic;
SIGNAL \RegFile|Mux55~21_combout\ : std_logic;
SIGNAL \RegFile|Mux55~22_combout\ : std_logic;
SIGNAL \RegB|output[8]~feeder_combout\ : std_logic;
SIGNAL \Mem|SIG_data_out[14]~76_combout\ : std_logic;
SIGNAL \RegDstMux|output[3]~2_combout\ : std_logic;
SIGNAL \RegFile|Decoder0~38_combout\ : std_logic;
SIGNAL \RegFile|regs[10][7]~q\ : std_logic;
SIGNAL \RegFile|regs[11][7]~q\ : std_logic;
SIGNAL \RegFile|regs[9][7]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[9][7]~q\ : std_logic;
SIGNAL \RegFile|regs[8][7]~q\ : std_logic;
SIGNAL \RegFile|Mux56~2_combout\ : std_logic;
SIGNAL \RegFile|Mux56~3_combout\ : std_logic;
SIGNAL \RegFile|regs[15][7]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[15][7]~q\ : std_logic;
SIGNAL \RegFile|regs[13][7]~q\ : std_logic;
SIGNAL \RegFile|regs[14][7]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[14][7]~q\ : std_logic;
SIGNAL \RegFile|regs[12][7]~q\ : std_logic;
SIGNAL \RegFile|Mux56~19_combout\ : std_logic;
SIGNAL \RegFile|Mux56~20_combout\ : std_logic;
SIGNAL \RegFile|regs[23][7]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[23][7]~q\ : std_logic;
SIGNAL \RegFile|regs[19][7]~q\ : std_logic;
SIGNAL \RegFile|Mux56~11_combout\ : std_logic;
SIGNAL \RegFile|regs[27][7]~q\ : std_logic;
SIGNAL \RegFile|regs~8_combout\ : std_logic;
SIGNAL \RegFile|regs[31][7]~q\ : std_logic;
SIGNAL \RegFile|Mux56~12_combout\ : std_logic;
SIGNAL \RegFile|regs[21][7]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[21][7]~q\ : std_logic;
SIGNAL \RegFile|regs[29][7]~q\ : std_logic;
SIGNAL \RegFile|regs[25][7]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[25][7]~q\ : std_logic;
SIGNAL \RegFile|regs[17][7]~q\ : std_logic;
SIGNAL \RegFile|Mux56~4_combout\ : std_logic;
SIGNAL \RegFile|Mux56~5_combout\ : std_logic;
SIGNAL \RegFile|regs[26][7]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[26][7]~q\ : std_logic;
SIGNAL \RegFile|regs[30][7]~q\ : std_logic;
SIGNAL \RegFile|regs[18][7]~q\ : std_logic;
SIGNAL \RegFile|regs[22][7]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[22][7]~q\ : std_logic;
SIGNAL \RegFile|Mux56~6_combout\ : std_logic;
SIGNAL \RegFile|Mux56~7_combout\ : std_logic;
SIGNAL \RegFile|regs[20][7]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[20][7]~q\ : std_logic;
SIGNAL \RegFile|regs[28][7]~q\ : std_logic;
SIGNAL \RegFile|regs[24][7]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[24][7]~q\ : std_logic;
SIGNAL \RegFile|regs[16][7]~q\ : std_logic;
SIGNAL \RegFile|Mux56~8_combout\ : std_logic;
SIGNAL \RegFile|Mux56~9_combout\ : std_logic;
SIGNAL \RegFile|Mux56~10_combout\ : std_logic;
SIGNAL \RegFile|Mux56~13_combout\ : std_logic;
SIGNAL \RegFile|regs[2][7]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[2][7]~q\ : std_logic;
SIGNAL \RegFile|regs[3][7]~q\ : std_logic;
SIGNAL \RegFile|regs[1][7]~q\ : std_logic;
SIGNAL \RegFile|regs[5][7]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[5][7]~q\ : std_logic;
SIGNAL \RegFile|regs[7][7]~q\ : std_logic;
SIGNAL \RegFile|regs[6][7]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[6][7]~q\ : std_logic;
SIGNAL \RegFile|regs[4][7]~q\ : std_logic;
SIGNAL \RegFile|Mux56~14_combout\ : std_logic;
SIGNAL \RegFile|Mux56~15_combout\ : std_logic;
SIGNAL \RegFile|Mux56~16_combout\ : std_logic;
SIGNAL \RegFile|Mux56~17_combout\ : std_logic;
SIGNAL \RegFile|Mux56~18_combout\ : std_logic;
SIGNAL \RegFile|Mux56~21_combout\ : std_logic;
SIGNAL \RegFile|Mux56~22_combout\ : std_logic;
SIGNAL \RegB|output[7]~feeder_combout\ : std_logic;
SIGNAL \Mem|SIG_data_out[22]~71_combout\ : std_logic;
SIGNAL \RegFile|rd_data0[3]~3_combout\ : std_logic;
SIGNAL \RegFile|regs[15][1]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[15][1]~q\ : std_logic;
SIGNAL \RegFile|regs[13][1]~q\ : std_logic;
SIGNAL \RegFile|regs[14][1]~q\ : std_logic;
SIGNAL \RegFile|Mux30~19_combout\ : std_logic;
SIGNAL \RegFile|Mux30~20_combout\ : std_logic;
SIGNAL \RegFile|regs[10][1]~q\ : std_logic;
SIGNAL \RegFile|regs[11][1]~q\ : std_logic;
SIGNAL \RegFile|regs[8][1]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[8][1]~q\ : std_logic;
SIGNAL \RegFile|regs[9][1]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[9][1]~q\ : std_logic;
SIGNAL \RegFile|Mux30~2_combout\ : std_logic;
SIGNAL \RegFile|Mux30~3_combout\ : std_logic;
SIGNAL \RegFile|regs[24][1]~q\ : std_logic;
SIGNAL \RegFile|regs[16][1]~q\ : std_logic;
SIGNAL \RegFile|Mux30~8_combout\ : std_logic;
SIGNAL \RegFile|regs[20][1]~q\ : std_logic;
SIGNAL \RegFile|regs[28][1]~q\ : std_logic;
SIGNAL \RegFile|Mux30~9_combout\ : std_logic;
SIGNAL \RegFile|regs[21][1]~q\ : std_logic;
SIGNAL \RegFile|regs[29][1]~q\ : std_logic;
SIGNAL \RegFile|regs[17][1]~q\ : std_logic;
SIGNAL \RegFile|regs[25][1]~q\ : std_logic;
SIGNAL \RegFile|Mux30~6_combout\ : std_logic;
SIGNAL \RegFile|Mux30~7_combout\ : std_logic;
SIGNAL \RegFile|Mux30~10_combout\ : std_logic;
SIGNAL \RegFile|regs[30][1]~q\ : std_logic;
SIGNAL \RegFile|regs[26][1]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[26][1]~q\ : std_logic;
SIGNAL \RegFile|regs[18][1]~q\ : std_logic;
SIGNAL \RegFile|regs[22][1]~q\ : std_logic;
SIGNAL \RegFile|Mux30~4_combout\ : std_logic;
SIGNAL \RegFile|Mux30~5_combout\ : std_logic;
SIGNAL \RegFile|regs~2_combout\ : std_logic;
SIGNAL \RegFile|regs[31][1]~q\ : std_logic;
SIGNAL \RegFile|regs[27][1]~q\ : std_logic;
SIGNAL \RegFile|regs[23][1]~q\ : std_logic;
SIGNAL \RegFile|regs[19][1]~q\ : std_logic;
SIGNAL \RegFile|Mux30~11_combout\ : std_logic;
SIGNAL \RegFile|Mux30~12_combout\ : std_logic;
SIGNAL \RegFile|Mux30~13_combout\ : std_logic;
SIGNAL \RegFile|regs[3][1]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[3][1]~q\ : std_logic;
SIGNAL \RegFile|regs[2][1]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[2][1]~q\ : std_logic;
SIGNAL \RegFile|regs[1][1]~q\ : std_logic;
SIGNAL \RegFile|regs[5][1]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[5][1]~q\ : std_logic;
SIGNAL \RegFile|regs[7][1]~q\ : std_logic;
SIGNAL \RegFile|regs[4][1]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[4][1]~q\ : std_logic;
SIGNAL \RegFile|regs[6][1]~q\ : std_logic;
SIGNAL \RegFile|Mux30~14_combout\ : std_logic;
SIGNAL \RegFile|Mux30~15_combout\ : std_logic;
SIGNAL \RegFile|Mux30~16_combout\ : std_logic;
SIGNAL \RegFile|Mux30~17_combout\ : std_logic;
SIGNAL \RegFile|Mux30~18_combout\ : std_logic;
SIGNAL \RegFile|Mux30~21_combout\ : std_logic;
SIGNAL \RegFile|Mux30~22_combout\ : std_logic;
SIGNAL \RegA|output[1]~feeder_combout\ : std_logic;
SIGNAL \RegAMux|output[1]~2_combout\ : std_logic;
SIGNAL \ALUOut|output[1]~feeder_combout\ : std_logic;
SIGNAL \MemtoRegMux|output[1]~1_combout\ : std_logic;
SIGNAL \RegFile|regs[12][1]~q\ : std_logic;
SIGNAL \RegFile|Mux62~19_combout\ : std_logic;
SIGNAL \RegFile|Mux62~20_combout\ : std_logic;
SIGNAL \RegFile|Mux62~2_combout\ : std_logic;
SIGNAL \RegFile|Mux62~3_combout\ : std_logic;
SIGNAL \RegFile|Mux62~11_combout\ : std_logic;
SIGNAL \RegFile|Mux62~12_combout\ : std_logic;
SIGNAL \RegFile|Mux62~4_combout\ : std_logic;
SIGNAL \RegFile|Mux62~5_combout\ : std_logic;
SIGNAL \RegFile|Mux62~8_combout\ : std_logic;
SIGNAL \RegFile|Mux62~9_combout\ : std_logic;
SIGNAL \RegFile|Mux62~6_combout\ : std_logic;
SIGNAL \RegFile|Mux62~7_combout\ : std_logic;
SIGNAL \RegFile|Mux62~10_combout\ : std_logic;
SIGNAL \RegFile|Mux62~13_combout\ : std_logic;
SIGNAL \RegFile|Mux62~14_combout\ : std_logic;
SIGNAL \RegFile|Mux62~15_combout\ : std_logic;
SIGNAL \RegFile|Mux62~16_combout\ : std_logic;
SIGNAL \RegFile|Mux62~17_combout\ : std_logic;
SIGNAL \RegFile|Mux62~18_combout\ : std_logic;
SIGNAL \RegFile|Mux62~21_combout\ : std_logic;
SIGNAL \RegFile|Mux62~22_combout\ : std_logic;
SIGNAL \RegB|output[1]~feeder_combout\ : std_logic;
SIGNAL \Mem|SIG_data_out[13]~79_combout\ : std_logic;
SIGNAL \RegDstMux|output[2]~3_combout\ : std_logic;
SIGNAL \RegFile|Decoder0~35_combout\ : std_logic;
SIGNAL \RegFile|regs[23][6]~q\ : std_logic;
SIGNAL \RegFile|regs[19][6]~q\ : std_logic;
SIGNAL \RegFile|Mux57~9_combout\ : std_logic;
SIGNAL \RegFile|regs~7_combout\ : std_logic;
SIGNAL \RegFile|regs[31][6]~q\ : std_logic;
SIGNAL \RegFile|regs[27][6]~q\ : std_logic;
SIGNAL \RegFile|Mux57~10_combout\ : std_logic;
SIGNAL \RegFile|regs[30][6]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[30][6]~q\ : std_logic;
SIGNAL \RegFile|regs[26][6]~q\ : std_logic;
SIGNAL \RegFile|regs[22][6]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[22][6]~q\ : std_logic;
SIGNAL \RegFile|regs[18][6]~q\ : std_logic;
SIGNAL \RegFile|Mux57~2_combout\ : std_logic;
SIGNAL \RegFile|Mux57~3_combout\ : std_logic;
SIGNAL \RegFile|regs[21][6]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[21][6]~q\ : std_logic;
SIGNAL \RegFile|regs[29][6]~q\ : std_logic;
SIGNAL \RegFile|regs[25][6]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[25][6]~q\ : std_logic;
SIGNAL \RegFile|regs[17][6]~q\ : std_logic;
SIGNAL \RegFile|Mux57~4_combout\ : std_logic;
SIGNAL \RegFile|Mux57~5_combout\ : std_logic;
SIGNAL \RegFile|regs[20][6]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[20][6]~q\ : std_logic;
SIGNAL \RegFile|regs[28][6]~q\ : std_logic;
SIGNAL \RegFile|regs[24][6]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[24][6]~q\ : std_logic;
SIGNAL \RegFile|regs[16][6]~q\ : std_logic;
SIGNAL \RegFile|Mux57~6_combout\ : std_logic;
SIGNAL \RegFile|Mux57~7_combout\ : std_logic;
SIGNAL \RegFile|Mux57~8_combout\ : std_logic;
SIGNAL \RegFile|Mux57~11_combout\ : std_logic;
SIGNAL \RegFile|regs[11][6]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[11][6]~q\ : std_logic;
SIGNAL \RegFile|regs[9][6]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[9][6]~q\ : std_logic;
SIGNAL \RegFile|regs[10][6]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[10][6]~q\ : std_logic;
SIGNAL \RegFile|regs[8][6]~q\ : std_logic;
SIGNAL \RegFile|Mux57~12_combout\ : std_logic;
SIGNAL \RegFile|Mux57~13_combout\ : std_logic;
SIGNAL \RegFile|regs[2][6]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[2][6]~q\ : std_logic;
SIGNAL \RegFile|regs[1][6]~q\ : std_logic;
SIGNAL \RegFile|Mux57~16_combout\ : std_logic;
SIGNAL \RegFile|regs[3][6]~q\ : std_logic;
SIGNAL \RegFile|regs[6][6]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[6][6]~q\ : std_logic;
SIGNAL \RegFile|regs[7][6]~q\ : std_logic;
SIGNAL \RegFile|regs[5][6]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[5][6]~q\ : std_logic;
SIGNAL \RegFile|regs[4][6]~q\ : std_logic;
SIGNAL \RegFile|Mux57~14_combout\ : std_logic;
SIGNAL \RegFile|Mux57~15_combout\ : std_logic;
SIGNAL \RegFile|Mux57~17_combout\ : std_logic;
SIGNAL \RegFile|Mux57~18_combout\ : std_logic;
SIGNAL \RegFile|regs[15][6]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[15][6]~q\ : std_logic;
SIGNAL \RegFile|regs[14][6]~q\ : std_logic;
SIGNAL \RegFile|regs[13][6]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[13][6]~q\ : std_logic;
SIGNAL \RegFile|regs[12][6]~q\ : std_logic;
SIGNAL \RegFile|Mux57~19_combout\ : std_logic;
SIGNAL \RegFile|Mux57~20_combout\ : std_logic;
SIGNAL \RegFile|Mux57~21_combout\ : std_logic;
SIGNAL \RegFile|Mux57~22_combout\ : std_logic;
SIGNAL \RegB|output[6]~feeder_combout\ : std_logic;
SIGNAL \Mem|SIG_data_out[19]~68_combout\ : std_logic;
SIGNAL \RegFile|rd_data1[31]~3_combout\ : std_logic;
SIGNAL \MemtoRegMux|output[5]~5_combout\ : std_logic;
SIGNAL \RegFile|regs[10][5]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[10][5]~q\ : std_logic;
SIGNAL \RegFile|regs[11][5]~q\ : std_logic;
SIGNAL \RegFile|regs[9][5]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[9][5]~q\ : std_logic;
SIGNAL \RegFile|regs[8][5]~q\ : std_logic;
SIGNAL \RegFile|Mux58~2_combout\ : std_logic;
SIGNAL \RegFile|Mux58~3_combout\ : std_logic;
SIGNAL \RegFile|regs[2][5]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[2][5]~q\ : std_logic;
SIGNAL \RegFile|regs[3][5]~q\ : std_logic;
SIGNAL \RegFile|regs[1][5]~q\ : std_logic;
SIGNAL \RegFile|regs[5][5]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[5][5]~q\ : std_logic;
SIGNAL \RegFile|regs[7][5]~q\ : std_logic;
SIGNAL \RegFile|regs[6][5]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[6][5]~q\ : std_logic;
SIGNAL \RegFile|regs[4][5]~q\ : std_logic;
SIGNAL \RegFile|Mux58~14_combout\ : std_logic;
SIGNAL \RegFile|Mux58~15_combout\ : std_logic;
SIGNAL \RegFile|Mux58~16_combout\ : std_logic;
SIGNAL \RegFile|Mux58~17_combout\ : std_logic;
SIGNAL \RegFile|regs[25][5]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[25][5]~q\ : std_logic;
SIGNAL \RegFile|regs[17][5]~q\ : std_logic;
SIGNAL \RegFile|Mux58~4_combout\ : std_logic;
SIGNAL \RegFile|regs[29][5]~q\ : std_logic;
SIGNAL \RegFile|regs[21][5]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[21][5]~q\ : std_logic;
SIGNAL \RegFile|Mux58~5_combout\ : std_logic;
SIGNAL \RegFile|regs[23][5]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[23][5]~q\ : std_logic;
SIGNAL \RegFile|regs[19][5]~q\ : std_logic;
SIGNAL \RegFile|Mux58~11_combout\ : std_logic;
SIGNAL \RegFile|regs~6_combout\ : std_logic;
SIGNAL \RegFile|regs[31][5]~q\ : std_logic;
SIGNAL \RegFile|regs[27][5]~q\ : std_logic;
SIGNAL \RegFile|Mux58~12_combout\ : std_logic;
SIGNAL \RegFile|regs[20][5]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[20][5]~q\ : std_logic;
SIGNAL \RegFile|regs[28][5]~q\ : std_logic;
SIGNAL \RegFile|regs[24][5]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[24][5]~q\ : std_logic;
SIGNAL \RegFile|regs[16][5]~q\ : std_logic;
SIGNAL \RegFile|Mux58~8_combout\ : std_logic;
SIGNAL \RegFile|Mux58~9_combout\ : std_logic;
SIGNAL \RegFile|regs[26][5]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[26][5]~q\ : std_logic;
SIGNAL \RegFile|regs[30][5]~q\ : std_logic;
SIGNAL \RegFile|regs[18][5]~q\ : std_logic;
SIGNAL \RegFile|regs[22][5]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[22][5]~q\ : std_logic;
SIGNAL \RegFile|Mux58~6_combout\ : std_logic;
SIGNAL \RegFile|Mux58~7_combout\ : std_logic;
SIGNAL \RegFile|Mux58~10_combout\ : std_logic;
SIGNAL \RegFile|Mux58~13_combout\ : std_logic;
SIGNAL \RegFile|Mux58~18_combout\ : std_logic;
SIGNAL \RegFile|regs[15][5]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[15][5]~q\ : std_logic;
SIGNAL \RegFile|regs[13][5]~q\ : std_logic;
SIGNAL \RegFile|regs[14][5]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[14][5]~q\ : std_logic;
SIGNAL \RegFile|regs[12][5]~q\ : std_logic;
SIGNAL \RegFile|Mux58~19_combout\ : std_logic;
SIGNAL \RegFile|Mux58~20_combout\ : std_logic;
SIGNAL \RegFile|Mux58~21_combout\ : std_logic;
SIGNAL \RegFile|Mux58~22_combout\ : std_logic;
SIGNAL \RegB|output[5]~feeder_combout\ : std_logic;
SIGNAL \Mem|SIG_data_out[20]~65_combout\ : std_logic;
SIGNAL \RegFile|rd_data1[31]~2_combout\ : std_logic;
SIGNAL \MemtoRegMux|output[4]~4_combout\ : std_logic;
SIGNAL \RegFile|regs[15][4]~q\ : std_logic;
SIGNAL \RegFile|regs[14][4]~q\ : std_logic;
SIGNAL \RegFile|regs[12][4]~q\ : std_logic;
SIGNAL \RegFile|regs[13][4]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[13][4]~q\ : std_logic;
SIGNAL \RegFile|Mux59~19_combout\ : std_logic;
SIGNAL \RegFile|Mux59~20_combout\ : std_logic;
SIGNAL \RegFile|regs[19][4]~q\ : std_logic;
SIGNAL \RegFile|regs[23][4]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[23][4]~q\ : std_logic;
SIGNAL \RegFile|Mux59~9_combout\ : std_logic;
SIGNAL \RegFile|regs[27][4]~q\ : std_logic;
SIGNAL \RegFile|regs~5_combout\ : std_logic;
SIGNAL \RegFile|regs[31][4]~q\ : std_logic;
SIGNAL \RegFile|Mux59~10_combout\ : std_logic;
SIGNAL \RegFile|regs[30][4]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[30][4]~q\ : std_logic;
SIGNAL \RegFile|regs[26][4]~q\ : std_logic;
SIGNAL \RegFile|regs[18][4]~q\ : std_logic;
SIGNAL \RegFile|regs[22][4]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[22][4]~q\ : std_logic;
SIGNAL \RegFile|Mux59~2_combout\ : std_logic;
SIGNAL \RegFile|Mux59~3_combout\ : std_logic;
SIGNAL \RegFile|regs[21][4]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[21][4]~q\ : std_logic;
SIGNAL \RegFile|regs[29][4]~q\ : std_logic;
SIGNAL \RegFile|regs[25][4]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[25][4]~q\ : std_logic;
SIGNAL \RegFile|regs[17][4]~q\ : std_logic;
SIGNAL \RegFile|Mux59~4_combout\ : std_logic;
SIGNAL \RegFile|Mux59~5_combout\ : std_logic;
SIGNAL \RegFile|regs[20][4]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[20][4]~q\ : std_logic;
SIGNAL \RegFile|regs[28][4]~q\ : std_logic;
SIGNAL \RegFile|regs[24][4]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[24][4]~q\ : std_logic;
SIGNAL \RegFile|regs[16][4]~q\ : std_logic;
SIGNAL \RegFile|Mux59~6_combout\ : std_logic;
SIGNAL \RegFile|Mux59~7_combout\ : std_logic;
SIGNAL \RegFile|Mux59~8_combout\ : std_logic;
SIGNAL \RegFile|Mux59~11_combout\ : std_logic;
SIGNAL \RegFile|regs[11][4]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[11][4]~q\ : std_logic;
SIGNAL \RegFile|regs[9][4]~q\ : std_logic;
SIGNAL \RegFile|regs[10][4]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[10][4]~q\ : std_logic;
SIGNAL \RegFile|regs[8][4]~q\ : std_logic;
SIGNAL \RegFile|Mux59~12_combout\ : std_logic;
SIGNAL \RegFile|Mux59~13_combout\ : std_logic;
SIGNAL \RegFile|regs[6][4]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[6][4]~q\ : std_logic;
SIGNAL \RegFile|regs[7][4]~q\ : std_logic;
SIGNAL \RegFile|regs[5][4]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[5][4]~q\ : std_logic;
SIGNAL \RegFile|regs[4][4]~q\ : std_logic;
SIGNAL \RegFile|Mux59~14_combout\ : std_logic;
SIGNAL \RegFile|Mux59~15_combout\ : std_logic;
SIGNAL \RegFile|regs[3][4]~q\ : std_logic;
SIGNAL \RegFile|regs[2][4]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[2][4]~q\ : std_logic;
SIGNAL \RegFile|regs[1][4]~q\ : std_logic;
SIGNAL \RegFile|Mux59~16_combout\ : std_logic;
SIGNAL \RegFile|Mux59~17_combout\ : std_logic;
SIGNAL \RegFile|Mux59~18_combout\ : std_logic;
SIGNAL \RegFile|Mux59~21_combout\ : std_logic;
SIGNAL \RegFile|Mux59~22_combout\ : std_logic;
SIGNAL \RegB|output[4]~feeder_combout\ : std_logic;
SIGNAL \Mem|SIG_data_out[17]~66_combout\ : std_logic;
SIGNAL \RegFile|rd_data1[31]~6_combout\ : std_logic;
SIGNAL \MemtoRegMux|output[3]~3_combout\ : std_logic;
SIGNAL \RegFile|regs[10][3]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[10][3]~q\ : std_logic;
SIGNAL \RegFile|regs[11][3]~q\ : std_logic;
SIGNAL \RegFile|regs[9][3]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[9][3]~q\ : std_logic;
SIGNAL \RegFile|regs[8][3]~q\ : std_logic;
SIGNAL \RegFile|Mux60~2_combout\ : std_logic;
SIGNAL \RegFile|Mux60~3_combout\ : std_logic;
SIGNAL \RegFile|regs[15][3]~q\ : std_logic;
SIGNAL \RegFile|regs[13][3]~q\ : std_logic;
SIGNAL \RegFile|regs[12][3]~q\ : std_logic;
SIGNAL \RegFile|regs[14][3]~q\ : std_logic;
SIGNAL \RegFile|Mux60~19_combout\ : std_logic;
SIGNAL \RegFile|Mux60~20_combout\ : std_logic;
SIGNAL \RegFile|regs[2][3]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[2][3]~q\ : std_logic;
SIGNAL \RegFile|regs[3][3]~q\ : std_logic;
SIGNAL \RegFile|regs[1][3]~q\ : std_logic;
SIGNAL \RegFile|regs[5][3]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[5][3]~q\ : std_logic;
SIGNAL \RegFile|regs[7][3]~q\ : std_logic;
SIGNAL \RegFile|regs[6][3]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[6][3]~q\ : std_logic;
SIGNAL \RegFile|regs[4][3]~q\ : std_logic;
SIGNAL \RegFile|Mux60~14_combout\ : std_logic;
SIGNAL \RegFile|Mux60~15_combout\ : std_logic;
SIGNAL \RegFile|Mux60~16_combout\ : std_logic;
SIGNAL \RegFile|Mux60~17_combout\ : std_logic;
SIGNAL \RegFile|regs[19][3]~q\ : std_logic;
SIGNAL \RegFile|regs[23][3]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[23][3]~q\ : std_logic;
SIGNAL \RegFile|Mux60~11_combout\ : std_logic;
SIGNAL \RegFile|regs[27][3]~q\ : std_logic;
SIGNAL \RegFile|regs~4_combout\ : std_logic;
SIGNAL \RegFile|regs[31][3]~q\ : std_logic;
SIGNAL \RegFile|Mux60~12_combout\ : std_logic;
SIGNAL \RegFile|regs[21][3]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[21][3]~q\ : std_logic;
SIGNAL \RegFile|regs[29][3]~q\ : std_logic;
SIGNAL \RegFile|regs[17][3]~q\ : std_logic;
SIGNAL \RegFile|regs[25][3]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[25][3]~q\ : std_logic;
SIGNAL \RegFile|Mux60~4_combout\ : std_logic;
SIGNAL \RegFile|Mux60~5_combout\ : std_logic;
SIGNAL \RegFile|regs[20][3]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[20][3]~q\ : std_logic;
SIGNAL \RegFile|regs[28][3]~q\ : std_logic;
SIGNAL \RegFile|regs[16][3]~q\ : std_logic;
SIGNAL \RegFile|regs[24][3]~q\ : std_logic;
SIGNAL \RegFile|Mux60~8_combout\ : std_logic;
SIGNAL \RegFile|Mux60~9_combout\ : std_logic;
SIGNAL \RegFile|regs[26][3]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[26][3]~q\ : std_logic;
SIGNAL \RegFile|regs[30][3]~q\ : std_logic;
SIGNAL \RegFile|regs[22][3]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[22][3]~q\ : std_logic;
SIGNAL \RegFile|regs[18][3]~q\ : std_logic;
SIGNAL \RegFile|Mux60~6_combout\ : std_logic;
SIGNAL \RegFile|Mux60~7_combout\ : std_logic;
SIGNAL \RegFile|Mux60~10_combout\ : std_logic;
SIGNAL \RegFile|Mux60~13_combout\ : std_logic;
SIGNAL \RegFile|Mux60~18_combout\ : std_logic;
SIGNAL \RegFile|Mux60~21_combout\ : std_logic;
SIGNAL \RegFile|Mux60~22_combout\ : std_logic;
SIGNAL \RegB|output[3]~feeder_combout\ : std_logic;
SIGNAL \Mem|SIG_data_out[7]~47_combout\ : std_logic;
SIGNAL \Mem|SIG_data_out[7]~48_combout\ : std_logic;
SIGNAL \PCSourceMux|output[9]~4_combout\ : std_logic;
SIGNAL \CodeMux|output[9]~7_combout\ : std_logic;
SIGNAL \Mem|SIG_data_out[6]~49_combout\ : std_logic;
SIGNAL \Mem|SIG_data_out[6]~50_combout\ : std_logic;
SIGNAL \PCSourceMux|output[8]~5_combout\ : std_logic;
SIGNAL \CodeMux|output[8]~6_combout\ : std_logic;
SIGNAL \Mem|SIG_data_out[5]~51_combout\ : std_logic;
SIGNAL \Mem|SIG_data_out[5]~52_combout\ : std_logic;
SIGNAL \PCSourceMux|output[7]~6_combout\ : std_logic;
SIGNAL \CodeMux|output[7]~5_combout\ : std_logic;
SIGNAL \Mem|SIG_data_out[4]~53_combout\ : std_logic;
SIGNAL \Mem|SIG_data_out[4]~54_combout\ : std_logic;
SIGNAL \PCSourceMux|output[6]~7_combout\ : std_logic;
SIGNAL \CodeMux|output[6]~4_combout\ : std_logic;
SIGNAL \Mem|SIG_data_out[18]~69_combout\ : std_logic;
SIGNAL \MemtoRegMux|output[2]~2_combout\ : std_logic;
SIGNAL \RegFile|regs[15][2]~q\ : std_logic;
SIGNAL \RegFile|regs[14][2]~q\ : std_logic;
SIGNAL \RegFile|regs[13][2]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[13][2]~q\ : std_logic;
SIGNAL \RegFile|regs[12][2]~q\ : std_logic;
SIGNAL \RegFile|Mux61~19_combout\ : std_logic;
SIGNAL \RegFile|Mux61~20_combout\ : std_logic;
SIGNAL \RegFile|regs[30][2]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[30][2]~q\ : std_logic;
SIGNAL \RegFile|regs[26][2]~q\ : std_logic;
SIGNAL \RegFile|regs[22][2]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[22][2]~q\ : std_logic;
SIGNAL \RegFile|regs[18][2]~q\ : std_logic;
SIGNAL \RegFile|Mux61~2_combout\ : std_logic;
SIGNAL \RegFile|Mux61~3_combout\ : std_logic;
SIGNAL \RegFile|regs[19][2]~q\ : std_logic;
SIGNAL \RegFile|regs[23][2]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[23][2]~q\ : std_logic;
SIGNAL \RegFile|Mux61~9_combout\ : std_logic;
SIGNAL \RegFile|regs[27][2]~q\ : std_logic;
SIGNAL \RegFile|regs~3_combout\ : std_logic;
SIGNAL \RegFile|regs[31][2]~q\ : std_logic;
SIGNAL \RegFile|Mux61~10_combout\ : std_logic;
SIGNAL \RegFile|regs[21][2]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[21][2]~q\ : std_logic;
SIGNAL \RegFile|regs[29][2]~q\ : std_logic;
SIGNAL \RegFile|regs[25][2]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[25][2]~q\ : std_logic;
SIGNAL \RegFile|regs[17][2]~q\ : std_logic;
SIGNAL \RegFile|Mux61~4_combout\ : std_logic;
SIGNAL \RegFile|Mux61~5_combout\ : std_logic;
SIGNAL \RegFile|regs[20][2]~q\ : std_logic;
SIGNAL \RegFile|regs[24][2]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[24][2]~q\ : std_logic;
SIGNAL \RegFile|regs[16][2]~q\ : std_logic;
SIGNAL \RegFile|Mux61~6_combout\ : std_logic;
SIGNAL \RegFile|regs[28][2]~q\ : std_logic;
SIGNAL \RegFile|Mux61~7_combout\ : std_logic;
SIGNAL \RegFile|Mux61~8_combout\ : std_logic;
SIGNAL \RegFile|Mux61~11_combout\ : std_logic;
SIGNAL \RegFile|regs[9][2]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[9][2]~q\ : std_logic;
SIGNAL \RegFile|regs[11][2]~q\ : std_logic;
SIGNAL \RegFile|regs[10][2]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[10][2]~q\ : std_logic;
SIGNAL \RegFile|regs[8][2]~q\ : std_logic;
SIGNAL \RegFile|Mux61~12_combout\ : std_logic;
SIGNAL \RegFile|Mux61~13_combout\ : std_logic;
SIGNAL \RegFile|regs[6][2]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[6][2]~q\ : std_logic;
SIGNAL \RegFile|regs[7][2]~q\ : std_logic;
SIGNAL \RegFile|regs[5][2]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[5][2]~q\ : std_logic;
SIGNAL \RegFile|regs[4][2]~q\ : std_logic;
SIGNAL \RegFile|Mux61~14_combout\ : std_logic;
SIGNAL \RegFile|Mux61~15_combout\ : std_logic;
SIGNAL \RegFile|regs[3][2]~q\ : std_logic;
SIGNAL \RegFile|regs[2][2]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[2][2]~q\ : std_logic;
SIGNAL \RegFile|regs[1][2]~q\ : std_logic;
SIGNAL \RegFile|Mux61~16_combout\ : std_logic;
SIGNAL \RegFile|Mux61~17_combout\ : std_logic;
SIGNAL \RegFile|Mux61~18_combout\ : std_logic;
SIGNAL \RegFile|Mux61~21_combout\ : std_logic;
SIGNAL \RegFile|Mux61~22_combout\ : std_logic;
SIGNAL \Mem|SIG_data_out[2]~55_combout\ : std_logic;
SIGNAL \Mem|SIG_data_out[2]~56_combout\ : std_logic;
SIGNAL \PCSourceMux|output[4]~8_combout\ : std_logic;
SIGNAL \PCReg|output[4]~feeder_combout\ : std_logic;
SIGNAL \CodeMux|output[4]~2_combout\ : std_logic;
SIGNAL \Mem|SIG_data_out[1]~57_combout\ : std_logic;
SIGNAL \Mem|SIG_data_out[1]~58_combout\ : std_logic;
SIGNAL \PCSourceMux|output[3]~20_combout\ : std_logic;
SIGNAL \CodeMux|output[3]~1_combout\ : std_logic;
SIGNAL \switches[0]~input_o\ : std_logic;
SIGNAL \Mem|SIG_data_out[0]~63_combout\ : std_logic;
SIGNAL \Mem|SIG_data_out[0]~64_combout\ : std_logic;
SIGNAL \PCSourceMux|output[2]~29_combout\ : std_logic;
SIGNAL \CodeMux|output[2]~0_combout\ : std_logic;
SIGNAL \Mem|SIG_data_out[24]~74_combout\ : std_logic;
SIGNAL \PCSourceMux|output[26]~16_combout\ : std_logic;
SIGNAL \MemtoRegMux|output[0]~0_combout\ : std_logic;
SIGNAL \RegFile|regs[15][0]~q\ : std_logic;
SIGNAL \RegFile|regs[14][0]~q\ : std_logic;
SIGNAL \RegFile|regs[13][0]~q\ : std_logic;
SIGNAL \RegFile|regs[12][0]~q\ : std_logic;
SIGNAL \RegFile|Mux31~19_combout\ : std_logic;
SIGNAL \RegFile|Mux31~20_combout\ : std_logic;
SIGNAL \RegFile|regs[1][0]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[1][0]~q\ : std_logic;
SIGNAL \RegFile|regs[2][0]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[2][0]~q\ : std_logic;
SIGNAL \RegFile|Mux31~16_combout\ : std_logic;
SIGNAL \RegFile|regs[3][0]~q\ : std_logic;
SIGNAL \RegFile|regs[6][0]~q\ : std_logic;
SIGNAL \RegFile|regs[5][0]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[5][0]~q\ : std_logic;
SIGNAL \RegFile|regs[4][0]~q\ : std_logic;
SIGNAL \RegFile|Mux31~14_combout\ : std_logic;
SIGNAL \RegFile|regs[7][0]~q\ : std_logic;
SIGNAL \RegFile|Mux31~15_combout\ : std_logic;
SIGNAL \RegFile|Mux31~17_combout\ : std_logic;
SIGNAL \RegFile|regs[11][0]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[11][0]~q\ : std_logic;
SIGNAL \RegFile|regs[9][0]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[9][0]~q\ : std_logic;
SIGNAL \RegFile|regs[10][0]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[10][0]~q\ : std_logic;
SIGNAL \RegFile|regs[8][0]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[8][0]~q\ : std_logic;
SIGNAL \RegFile|Mux31~12_combout\ : std_logic;
SIGNAL \RegFile|Mux31~13_combout\ : std_logic;
SIGNAL \RegFile|Mux31~18_combout\ : std_logic;
SIGNAL \RegFile|regs~0_combout\ : std_logic;
SIGNAL \RegFile|regs[31][0]~q\ : std_logic;
SIGNAL \RegFile|regs[27][0]~q\ : std_logic;
SIGNAL \RegFile|regs[23][0]~q\ : std_logic;
SIGNAL \RegFile|regs[19][0]~q\ : std_logic;
SIGNAL \RegFile|Mux31~9_combout\ : std_logic;
SIGNAL \RegFile|Mux31~10_combout\ : std_logic;
SIGNAL \RegFile|regs[24][0]~q\ : std_logic;
SIGNAL \RegFile|regs[16][0]~q\ : std_logic;
SIGNAL \RegFile|Mux31~6_combout\ : std_logic;
SIGNAL \RegFile|regs[20][0]~q\ : std_logic;
SIGNAL \RegFile|regs[28][0]~q\ : std_logic;
SIGNAL \RegFile|Mux31~7_combout\ : std_logic;
SIGNAL \RegFile|regs[26][0]~q\ : std_logic;
SIGNAL \RegFile|regs[30][0]~q\ : std_logic;
SIGNAL \RegFile|regs[22][0]~feeder_combout\ : std_logic;
SIGNAL \RegFile|regs[22][0]~q\ : std_logic;
SIGNAL \RegFile|regs[18][0]~q\ : std_logic;
SIGNAL \RegFile|Mux31~4_combout\ : std_logic;
SIGNAL \RegFile|Mux31~5_combout\ : std_logic;
SIGNAL \RegFile|Mux31~8_combout\ : std_logic;
SIGNAL \RegFile|regs[29][0]~q\ : std_logic;
SIGNAL \RegFile|regs[21][0]~q\ : std_logic;
SIGNAL \RegFile|regs[17][0]~q\ : std_logic;
SIGNAL \RegFile|regs[25][0]~q\ : std_logic;
SIGNAL \RegFile|Mux31~2_combout\ : std_logic;
SIGNAL \RegFile|Mux31~3_combout\ : std_logic;
SIGNAL \RegFile|Mux31~11_combout\ : std_logic;
SIGNAL \RegFile|Mux31~21_combout\ : std_logic;
SIGNAL \RegFile|Mux31~22_combout\ : std_logic;
SIGNAL \RegA|output[0]~feeder_combout\ : std_logic;
SIGNAL \RegAMux|output[0]~0_combout\ : std_logic;
SIGNAL \PCSourceMux|output[0]~14_combout\ : std_logic;
SIGNAL \PCSourceMux|output[23]~13_combout\ : std_logic;
SIGNAL \PCSourceMux|output[27]~15_combout\ : std_logic;
SIGNAL \Mem|Equal0~4_combout\ : std_logic;
SIGNAL \PCSourceMux|output[24]~12_combout\ : std_logic;
SIGNAL \PCSourceMux|output[25]~17_combout\ : std_logic;
SIGNAL \Mem|Equal0~5_combout\ : std_logic;
SIGNAL \Mem|Equal0~6_combout\ : std_logic;
SIGNAL \Mem|Equal0~10_combout\ : std_logic;
SIGNAL \Mem|SIG_data_out[3]~44_combout\ : std_logic;
SIGNAL \Mem|SIG_data_out[3]~45_combout\ : std_logic;
SIGNAL \PCSourceMux|output[5]~0_combout\ : std_logic;
SIGNAL \PCSourceMux|output[19]~2_combout\ : std_logic;
SIGNAL \PCSourceMux|output[18]~3_combout\ : std_logic;
SIGNAL \PCSourceMux|output[22]~1_combout\ : std_logic;
SIGNAL \Mem|Equal0~0_combout\ : std_logic;
SIGNAL \PCSourceMux|output[17]~11_combout\ : std_logic;
SIGNAL \PCReg|output[17]~feeder_combout\ : std_logic;
SIGNAL \PCSourceMux|output[21]~9_combout\ : std_logic;
SIGNAL \PCSourceMux|output[20]~10_combout\ : std_logic;
SIGNAL \Mem|Equal0~2_combout\ : std_logic;
SIGNAL \Mem|Equal0~1_combout\ : std_logic;
SIGNAL \Mem|Equal0~3_combout\ : std_logic;
SIGNAL \Mem|SIG_data_out[23]~75_combout\ : std_logic;
SIGNAL \RegFile|Mux1~19_combout\ : std_logic;
SIGNAL \RegFile|Mux1~20_combout\ : std_logic;
SIGNAL \RegFile|Mux1~6_combout\ : std_logic;
SIGNAL \RegFile|Mux1~7_combout\ : std_logic;
SIGNAL \RegFile|Mux1~4_combout\ : std_logic;
SIGNAL \RegFile|Mux1~5_combout\ : std_logic;
SIGNAL \RegFile|Mux1~8_combout\ : std_logic;
SIGNAL \RegFile|Mux1~9_combout\ : std_logic;
SIGNAL \RegFile|Mux1~10_combout\ : std_logic;
SIGNAL \RegFile|Mux1~2_combout\ : std_logic;
SIGNAL \RegFile|Mux1~3_combout\ : std_logic;
SIGNAL \RegFile|Mux1~11_combout\ : std_logic;
SIGNAL \RegFile|Mux1~14_combout\ : std_logic;
SIGNAL \RegFile|Mux1~15_combout\ : std_logic;
SIGNAL \RegFile|Mux1~16_combout\ : std_logic;
SIGNAL \RegFile|Mux1~17_combout\ : std_logic;
SIGNAL \RegFile|Mux1~12_combout\ : std_logic;
SIGNAL \RegFile|Mux1~13_combout\ : std_logic;
SIGNAL \RegFile|Mux1~18_combout\ : std_logic;
SIGNAL \RegFile|Mux1~21_combout\ : std_logic;
SIGNAL \RegFile|Mux1~22_combout\ : std_logic;
SIGNAL \RegA|output[30]~feeder_combout\ : std_logic;
SIGNAL \RegAMux|output[30]~3_combout\ : std_logic;
SIGNAL \PCSourceMux|output[30]~21_combout\ : std_logic;
SIGNAL \PCSourceMux|output[11]~27_combout\ : std_logic;
SIGNAL \PCSourceMux|output[15]~26_combout\ : std_logic;
SIGNAL \PCSourceMux|output[12]~28_combout\ : std_logic;
SIGNAL \Mem|Equal0~8_combout\ : std_logic;
SIGNAL \PCSourceMux|output[13]~24_combout\ : std_logic;
SIGNAL \PCSourceMux|output[14]~25_combout\ : std_logic;
SIGNAL \PCSourceMux|output[10]~23_combout\ : std_logic;
SIGNAL \Mem|Equal0~7_combout\ : std_logic;
SIGNAL \Mem|Equal0~9_combout\ : std_logic;
SIGNAL \Mem|Equal1~0_combout\ : std_logic;
SIGNAL \Mem|SIG_data_out[31]~46_combout\ : std_logic;
SIGNAL \Mem|SIG_data_out[31]~46clkctrl_outclk\ : std_logic;
SIGNAL \Mem|SIG_data_out[16]~67_combout\ : std_logic;
SIGNAL \RegFile|Mux63~19_combout\ : std_logic;
SIGNAL \RegFile|Mux63~20_combout\ : std_logic;
SIGNAL \RegFile|Mux63~12_combout\ : std_logic;
SIGNAL \RegFile|Mux63~13_combout\ : std_logic;
SIGNAL \RegFile|Mux63~14_combout\ : std_logic;
SIGNAL \RegFile|Mux63~15_combout\ : std_logic;
SIGNAL \RegFile|Mux63~16_combout\ : std_logic;
SIGNAL \RegFile|Mux63~17_combout\ : std_logic;
SIGNAL \RegFile|Mux63~18_combout\ : std_logic;
SIGNAL \RegFile|Mux63~2_combout\ : std_logic;
SIGNAL \RegFile|Mux63~3_combout\ : std_logic;
SIGNAL \RegFile|Mux63~9_combout\ : std_logic;
SIGNAL \RegFile|Mux63~10_combout\ : std_logic;
SIGNAL \RegFile|Mux63~6_combout\ : std_logic;
SIGNAL \RegFile|Mux63~7_combout\ : std_logic;
SIGNAL \RegFile|Mux63~4_combout\ : std_logic;
SIGNAL \RegFile|Mux63~5_combout\ : std_logic;
SIGNAL \RegFile|Mux63~8_combout\ : std_logic;
SIGNAL \RegFile|Mux63~11_combout\ : std_logic;
SIGNAL \RegFile|Mux63~21_combout\ : std_logic;
SIGNAL \RegFile|Mux63~22_combout\ : std_logic;
SIGNAL \RegB|output[0]~feeder_combout\ : std_logic;
SIGNAL \Mem|OutputPort|output[0]~feeder_combout\ : std_logic;
SIGNAL \Mem|SIG_outPort_en~3_combout\ : std_logic;
SIGNAL \Mem|SIG_outPort_en~2_combout\ : std_logic;
SIGNAL \Mem|OutputPort|output[1]~feeder_combout\ : std_logic;
SIGNAL \Mem|OutputPort|output[3]~feeder_combout\ : std_logic;
SIGNAL \Mem|OutputPort|output[4]~feeder_combout\ : std_logic;
SIGNAL \Mem|OutputPort|output[5]~feeder_combout\ : std_logic;
SIGNAL \Mem|OutputPort|output[9]~feeder_combout\ : std_logic;
SIGNAL \Mem|OutputPort|output[11]~feeder_combout\ : std_logic;
SIGNAL \Mem|OutputPort|output[12]~feeder_combout\ : std_logic;
SIGNAL \Mem|OutputPort|output[15]~feeder_combout\ : std_logic;
SIGNAL \Mem|OutputPort|output[16]~feeder_combout\ : std_logic;
SIGNAL \Mem|OutputPort|output[17]~feeder_combout\ : std_logic;
SIGNAL \Mem|OutputPort|output[18]~feeder_combout\ : std_logic;
SIGNAL \Mem|OutputPort|output[19]~feeder_combout\ : std_logic;
SIGNAL \Mem|OutputPort|output[20]~feeder_combout\ : std_logic;
SIGNAL \Mem|OutputPort|output[21]~feeder_combout\ : std_logic;
SIGNAL \Mem|OutputPort|output[22]~feeder_combout\ : std_logic;
SIGNAL \Mem|OutputPort|output[23]~feeder_combout\ : std_logic;
SIGNAL \Mem|OutputPort|output[25]~feeder_combout\ : std_logic;
SIGNAL \Mem|OutputPort|output[26]~feeder_combout\ : std_logic;
SIGNAL \Mem|OutputPort|output[27]~feeder_combout\ : std_logic;
SIGNAL \Mem|OutputPort|output[28]~feeder_combout\ : std_logic;
SIGNAL \Mem|OutputPort|output[29]~feeder_combout\ : std_logic;
SIGNAL \Mem|OutputPort|output[31]~feeder_combout\ : std_logic;
SIGNAL \InstReg|out20_to_16\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \Mem|InputPort1|output\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \PCReg|output\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Mem|Storage|altsyncram_component|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \InstReg|out15_to_0\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \Mem|OutputPort|output\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \RegB|output\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \RegFile|rd_data1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \InstReg|out25_to_0\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \ALUOut|output\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \RegA|output\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \RegFile|rd_data0\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Mem|InputPort0|output\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \MemDataReg|output\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Mem|SIG_data_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ALT_INV_rst~inputclkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_button0~input_o\ : std_logic;
SIGNAL \ALT_INV_button1~input_o\ : std_logic;
SIGNAL \ALT_INV_rst~input_o\ : std_logic;

COMPONENT hard_block
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic);
END COMPONENT;

BEGIN

ww_button0 <= button0;
ww_button1 <= button1;
ww_switches <= switches;
LEDs <= ww_LEDs;
ww_PCWriteCond <= PCWriteCond;
ww_PCWrite <= PCWrite;
ww_IorD <= IorD;
ww_MemRead <= MemRead;
ww_MemWrite <= MemWrite;
ww_MemToReg <= MemToReg;
ww_IRWrite <= IRWrite;
ww_JumpAndLink <= JumpAndLink;
ww_IsSigned <= IsSigned;
ww_PCSource <= PCSource;
ww_ALUOp <= ALUOp;
ww_ALUSrcA <= ALUSrcA;
ww_ALUSrcB <= ALUSrcB;
ww_RegWrite <= RegWrite;
ww_RegDst <= RegDst;
ControllerOpCode <= ww_ControllerOpCode;
BranchTaken <= ww_BranchTaken;
ww_clk <= clk;
ww_rst <= rst;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\Mem|Storage|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \RegB|output\(22) & \RegB|output\(21) & \RegB|output\(20) & \RegB|output\(19) & \RegB|output\(18) & \RegB|output\(17) & \RegB|output\(16) & 
\RegB|output\(15) & \RegB|output\(7) & \RegB|output\(6) & \RegB|output\(5) & \RegB|output\(4) & \RegB|output\(3) & \RegB|output\(2));

\Mem|Storage|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\CodeMux|output[9]~7_combout\ & \CodeMux|output[8]~6_combout\ & \CodeMux|output[7]~5_combout\ & \CodeMux|output[6]~4_combout\ & \CodeMux|output[5]~3_combout\ & 
\CodeMux|output[4]~2_combout\ & \CodeMux|output[3]~1_combout\ & \CodeMux|output[2]~0_combout\);

\Mem|Storage|altsyncram_component|auto_generated|q_a\(2) <= \Mem|Storage|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);
\Mem|Storage|altsyncram_component|auto_generated|q_a\(3) <= \Mem|Storage|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(1);
\Mem|Storage|altsyncram_component|auto_generated|q_a\(4) <= \Mem|Storage|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(2);
\Mem|Storage|altsyncram_component|auto_generated|q_a\(5) <= \Mem|Storage|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(3);
\Mem|Storage|altsyncram_component|auto_generated|q_a\(6) <= \Mem|Storage|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(4);
\Mem|Storage|altsyncram_component|auto_generated|q_a\(7) <= \Mem|Storage|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(5);
\Mem|Storage|altsyncram_component|auto_generated|q_a\(15) <= \Mem|Storage|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(6);
\Mem|Storage|altsyncram_component|auto_generated|q_a\(16) <= \Mem|Storage|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(7);
\Mem|Storage|altsyncram_component|auto_generated|q_a\(17) <= \Mem|Storage|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(8);
\Mem|Storage|altsyncram_component|auto_generated|q_a\(18) <= \Mem|Storage|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(9);
\Mem|Storage|altsyncram_component|auto_generated|q_a\(19) <= \Mem|Storage|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(10);
\Mem|Storage|altsyncram_component|auto_generated|q_a\(20) <= \Mem|Storage|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(11);
\Mem|Storage|altsyncram_component|auto_generated|q_a\(21) <= \Mem|Storage|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(12);
\Mem|Storage|altsyncram_component|auto_generated|q_a\(22) <= \Mem|Storage|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(13);

\Mem|Storage|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\RegB|output\(31) & \RegB|output\(30) & \RegB|output\(29) & \RegB|output\(28) & \RegB|output\(27) & \RegB|output\(26) & \RegB|output\(25) & \RegB|output\(24) & 
\RegB|output\(23) & \RegB|output\(14) & \RegB|output\(13) & \RegB|output\(12) & \RegB|output\(11) & \RegB|output\(10) & \RegB|output\(9) & \RegB|output\(8) & \RegB|output\(1) & \RegB|output\(0));

\Mem|Storage|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\CodeMux|output[9]~7_combout\ & \CodeMux|output[8]~6_combout\ & \CodeMux|output[7]~5_combout\ & \CodeMux|output[6]~4_combout\ & \CodeMux|output[5]~3_combout\ & 
\CodeMux|output[4]~2_combout\ & \CodeMux|output[3]~1_combout\ & \CodeMux|output[2]~0_combout\);

\Mem|Storage|altsyncram_component|auto_generated|q_a\(0) <= \Mem|Storage|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\Mem|Storage|altsyncram_component|auto_generated|q_a\(1) <= \Mem|Storage|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\Mem|Storage|altsyncram_component|auto_generated|q_a\(8) <= \Mem|Storage|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\Mem|Storage|altsyncram_component|auto_generated|q_a\(9) <= \Mem|Storage|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\Mem|Storage|altsyncram_component|auto_generated|q_a\(10) <= \Mem|Storage|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\Mem|Storage|altsyncram_component|auto_generated|q_a\(11) <= \Mem|Storage|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\Mem|Storage|altsyncram_component|auto_generated|q_a\(12) <= \Mem|Storage|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\Mem|Storage|altsyncram_component|auto_generated|q_a\(13) <= \Mem|Storage|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\Mem|Storage|altsyncram_component|auto_generated|q_a\(14) <= \Mem|Storage|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\Mem|Storage|altsyncram_component|auto_generated|q_a\(23) <= \Mem|Storage|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\Mem|Storage|altsyncram_component|auto_generated|q_a\(24) <= \Mem|Storage|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\Mem|Storage|altsyncram_component|auto_generated|q_a\(25) <= \Mem|Storage|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\Mem|Storage|altsyncram_component|auto_generated|q_a\(26) <= \Mem|Storage|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\Mem|Storage|altsyncram_component|auto_generated|q_a\(27) <= \Mem|Storage|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\Mem|Storage|altsyncram_component|auto_generated|q_a\(28) <= \Mem|Storage|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\Mem|Storage|altsyncram_component|auto_generated|q_a\(29) <= \Mem|Storage|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\Mem|Storage|altsyncram_component|auto_generated|q_a\(30) <= \Mem|Storage|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);
\Mem|Storage|altsyncram_component|auto_generated|q_a\(31) <= \Mem|Storage|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(17);

\~QUARTUS_CREATED_ADC1~_CHSEL_bus\ <= (\~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\);

\~QUARTUS_CREATED_ADC2~_CHSEL_bus\ <= (\~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\);

\Mem|SIG_data_out[31]~46clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \Mem|SIG_data_out[31]~46_combout\);

\clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk~input_o\);

\rst~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \rst~input_o\);
\ALT_INV_rst~inputclkctrl_outclk\ <= NOT \rst~inputclkctrl_outclk\;
\ALT_INV_button0~input_o\ <= NOT \button0~input_o\;
\ALT_INV_button1~input_o\ <= NOT \button1~input_o\;
\ALT_INV_rst~input_o\ <= NOT \rst~input_o\;
auto_generated_inst : hard_block
PORT MAP (
	devoe => ww_devoe,
	devclrn => ww_devclrn,
	devpor => ww_devpor);

-- Location: LCCOMB_X44_Y44_N20
\~QUARTUS_CREATED_GND~I\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \~QUARTUS_CREATED_GND~I_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~QUARTUS_CREATED_GND~I_combout\);

-- Location: IOOBUF_X34_Y0_N30
\LEDs[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mem|OutputPort|output\(0),
	devoe => ww_devoe,
	o => \LEDs[0]~output_o\);

-- Location: IOOBUF_X34_Y0_N16
\LEDs[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mem|OutputPort|output\(1),
	devoe => ww_devoe,
	o => \LEDs[1]~output_o\);

-- Location: IOOBUF_X31_Y0_N9
\LEDs[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mem|OutputPort|output\(2),
	devoe => ww_devoe,
	o => \LEDs[2]~output_o\);

-- Location: IOOBUF_X40_Y0_N30
\LEDs[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mem|OutputPort|output\(3),
	devoe => ww_devoe,
	o => \LEDs[3]~output_o\);

-- Location: IOOBUF_X29_Y0_N16
\LEDs[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mem|OutputPort|output\(4),
	devoe => ww_devoe,
	o => \LEDs[4]~output_o\);

-- Location: IOOBUF_X46_Y0_N2
\LEDs[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mem|OutputPort|output\(5),
	devoe => ww_devoe,
	o => \LEDs[5]~output_o\);

-- Location: IOOBUF_X31_Y0_N2
\LEDs[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mem|OutputPort|output\(6),
	devoe => ww_devoe,
	o => \LEDs[6]~output_o\);

-- Location: IOOBUF_X26_Y0_N30
\LEDs[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mem|OutputPort|output\(7),
	devoe => ww_devoe,
	o => \LEDs[7]~output_o\);

-- Location: IOOBUF_X24_Y0_N9
\LEDs[8]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mem|OutputPort|output\(8),
	devoe => ww_devoe,
	o => \LEDs[8]~output_o\);

-- Location: IOOBUF_X29_Y0_N9
\LEDs[9]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mem|OutputPort|output\(9),
	devoe => ww_devoe,
	o => \LEDs[9]~output_o\);

-- Location: IOOBUF_X24_Y0_N16
\LEDs[10]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mem|OutputPort|output\(10),
	devoe => ww_devoe,
	o => \LEDs[10]~output_o\);

-- Location: IOOBUF_X49_Y0_N23
\LEDs[11]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mem|OutputPort|output\(11),
	devoe => ww_devoe,
	o => \LEDs[11]~output_o\);

-- Location: IOOBUF_X26_Y0_N23
\LEDs[12]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mem|OutputPort|output\(12),
	devoe => ww_devoe,
	o => \LEDs[12]~output_o\);

-- Location: IOOBUF_X29_Y0_N30
\LEDs[13]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mem|OutputPort|output\(13),
	devoe => ww_devoe,
	o => \LEDs[13]~output_o\);

-- Location: IOOBUF_X26_Y0_N2
\LEDs[14]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mem|OutputPort|output\(14),
	devoe => ww_devoe,
	o => \LEDs[14]~output_o\);

-- Location: IOOBUF_X40_Y0_N2
\LEDs[15]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mem|OutputPort|output\(15),
	devoe => ww_devoe,
	o => \LEDs[15]~output_o\);

-- Location: IOOBUF_X34_Y0_N23
\LEDs[16]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mem|OutputPort|output\(16),
	devoe => ww_devoe,
	o => \LEDs[16]~output_o\);

-- Location: IOOBUF_X29_Y0_N2
\LEDs[17]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mem|OutputPort|output\(17),
	devoe => ww_devoe,
	o => \LEDs[17]~output_o\);

-- Location: IOOBUF_X38_Y0_N30
\LEDs[18]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mem|OutputPort|output\(18),
	devoe => ww_devoe,
	o => \LEDs[18]~output_o\);

-- Location: IOOBUF_X40_Y0_N23
\LEDs[19]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mem|OutputPort|output\(19),
	devoe => ww_devoe,
	o => \LEDs[19]~output_o\);

-- Location: IOOBUF_X38_Y0_N23
\LEDs[20]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mem|OutputPort|output\(20),
	devoe => ww_devoe,
	o => \LEDs[20]~output_o\);

-- Location: IOOBUF_X24_Y0_N23
\LEDs[21]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mem|OutputPort|output\(21),
	devoe => ww_devoe,
	o => \LEDs[21]~output_o\);

-- Location: IOOBUF_X26_Y0_N9
\LEDs[22]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mem|OutputPort|output\(22),
	devoe => ww_devoe,
	o => \LEDs[22]~output_o\);

-- Location: IOOBUF_X22_Y0_N2
\LEDs[23]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mem|OutputPort|output\(23),
	devoe => ww_devoe,
	o => \LEDs[23]~output_o\);

-- Location: IOOBUF_X22_Y0_N9
\LEDs[24]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mem|OutputPort|output\(24),
	devoe => ww_devoe,
	o => \LEDs[24]~output_o\);

-- Location: IOOBUF_X29_Y39_N9
\LEDs[25]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mem|OutputPort|output\(25),
	devoe => ww_devoe,
	o => \LEDs[25]~output_o\);

-- Location: IOOBUF_X22_Y0_N16
\LEDs[26]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mem|OutputPort|output\(26),
	devoe => ww_devoe,
	o => \LEDs[26]~output_o\);

-- Location: IOOBUF_X26_Y0_N16
\LEDs[27]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mem|OutputPort|output\(27),
	devoe => ww_devoe,
	o => \LEDs[27]~output_o\);

-- Location: IOOBUF_X31_Y39_N23
\LEDs[28]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mem|OutputPort|output\(28),
	devoe => ww_devoe,
	o => \LEDs[28]~output_o\);

-- Location: IOOBUF_X34_Y0_N2
\LEDs[29]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mem|OutputPort|output\(29),
	devoe => ww_devoe,
	o => \LEDs[29]~output_o\);

-- Location: IOOBUF_X29_Y0_N23
\LEDs[30]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mem|OutputPort|output\(30),
	devoe => ww_devoe,
	o => \LEDs[30]~output_o\);

-- Location: IOOBUF_X34_Y0_N9
\LEDs[31]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Mem|OutputPort|output\(31),
	devoe => ww_devoe,
	o => \LEDs[31]~output_o\);

-- Location: IOOBUF_X56_Y54_N16
\ControllerOpCode[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \ControllerOpCode[0]~output_o\);

-- Location: IOOBUF_X34_Y39_N2
\ControllerOpCode[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \ControllerOpCode[1]~output_o\);

-- Location: IOOBUF_X20_Y39_N9
\ControllerOpCode[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \ControllerOpCode[2]~output_o\);

-- Location: IOOBUF_X14_Y0_N16
\ControllerOpCode[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \ControllerOpCode[3]~output_o\);

-- Location: IOOBUF_X69_Y54_N23
\ControllerOpCode[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \ControllerOpCode[4]~output_o\);

-- Location: IOOBUF_X0_Y10_N23
\ControllerOpCode[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \ControllerOpCode[5]~output_o\);

-- Location: IOOBUF_X0_Y25_N2
\BranchTaken~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \BranchTaken~output_o\);

-- Location: IOIBUF_X0_Y18_N15
\clk~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: CLKCTRL_G3
\clk~inputclkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk~inputclkctrl_outclk\);

-- Location: IOIBUF_X0_Y18_N22
\rst~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rst,
	o => \rst~input_o\);

-- Location: IOIBUF_X24_Y0_N29
\MemRead~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_MemRead,
	o => \MemRead~input_o\);

-- Location: IOIBUF_X31_Y0_N29
\MemWrite~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_MemWrite,
	o => \MemWrite~input_o\);

-- Location: IOIBUF_X20_Y0_N22
\PCSource[0]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PCSource(0),
	o => \PCSource[0]~input_o\);

-- Location: IOIBUF_X22_Y0_N29
\ALUSrcA~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ALUSrcA,
	o => \ALUSrcA~input_o\);

-- Location: IOIBUF_X20_Y0_N1
\PCSource[1]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PCSource(1),
	o => \PCSource[1]~input_o\);

-- Location: IOIBUF_X36_Y0_N1
\switches[3]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switches(3),
	o => \switches[3]~input_o\);

-- Location: LCCOMB_X36_Y15_N2
\Mem|InputPort0|output[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|InputPort0|output[3]~feeder_combout\ = \switches[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \switches[3]~input_o\,
	combout => \Mem|InputPort0|output[3]~feeder_combout\);

-- Location: CLKCTRL_G1
\rst~inputclkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \rst~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \rst~inputclkctrl_outclk\);

-- Location: IOIBUF_X38_Y0_N8
\button0~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_button0,
	o => \button0~input_o\);

-- Location: FF_X36_Y15_N3
\Mem|InputPort0|output[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mem|InputPort0|output[3]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \ALT_INV_button0~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem|InputPort0|output\(3));

-- Location: LCCOMB_X32_Y15_N20
\Mem|SIG_ram_en~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_ram_en~0_combout\ = (!\Mem|Equal0~10_combout\ & (!\Mem|Equal1~0_combout\ & (\MemWrite~input_o\ & !\rst~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem|Equal0~10_combout\,
	datab => \Mem|Equal1~0_combout\,
	datac => \MemWrite~input_o\,
	datad => \rst~input_o\,
	combout => \Mem|SIG_ram_en~0_combout\);

-- Location: IOIBUF_X31_Y0_N15
\IorD~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IorD,
	o => \IorD~input_o\);

-- Location: IOIBUF_X40_Y0_N8
\switches[1]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switches(1),
	o => \switches[1]~input_o\);

-- Location: LCCOMB_X32_Y13_N24
\Mem|InputPort0|output[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|InputPort0|output[1]~feeder_combout\ = \switches[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \switches[1]~input_o\,
	combout => \Mem|InputPort0|output[1]~feeder_combout\);

-- Location: FF_X32_Y13_N25
\Mem|InputPort0|output[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mem|InputPort0|output[1]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \ALT_INV_button0~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem|InputPort0|output\(1));

-- Location: LCCOMB_X35_Y15_N20
\Mem|InputPort1|output[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|InputPort1|output[1]~feeder_combout\ = \switches[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \switches[1]~input_o\,
	combout => \Mem|InputPort1|output[1]~feeder_combout\);

-- Location: IOIBUF_X36_Y39_N22
\button1~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_button1,
	o => \button1~input_o\);

-- Location: FF_X35_Y15_N21
\Mem|InputPort1|output[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mem|InputPort1|output[1]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \ALT_INV_button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem|InputPort1|output\(1));

-- Location: IOIBUF_X38_Y0_N1
\switches[2]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switches(2),
	o => \switches[2]~input_o\);

-- Location: FF_X35_Y15_N19
\Mem|InputPort1|output[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \switches[2]~input_o\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \ALT_INV_button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem|InputPort1|output\(2));

-- Location: LCCOMB_X31_Y15_N26
\CodeMux|output[5]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \CodeMux|output[5]~3_combout\ = (\PCReg|output\(5) & !\IorD~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PCReg|output\(5),
	datad => \IorD~input_o\,
	combout => \CodeMux|output[5]~3_combout\);

-- Location: IOIBUF_X46_Y0_N8
\switches[4]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switches(4),
	o => \switches[4]~input_o\);

-- Location: LCCOMB_X36_Y15_N12
\Mem|InputPort0|output[4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|InputPort0|output[4]~feeder_combout\ = \switches[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \switches[4]~input_o\,
	combout => \Mem|InputPort0|output[4]~feeder_combout\);

-- Location: FF_X36_Y15_N13
\Mem|InputPort0|output[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mem|InputPort0|output[4]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \ALT_INV_button0~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem|InputPort0|output\(4));

-- Location: FF_X35_Y15_N29
\Mem|InputPort1|output[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \switches[4]~input_o\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \ALT_INV_button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem|InputPort1|output\(4));

-- Location: IOIBUF_X38_Y0_N15
\switches[5]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switches(5),
	o => \switches[5]~input_o\);

-- Location: FF_X32_Y15_N3
\Mem|InputPort0|output[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \switches[5]~input_o\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \ALT_INV_button0~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem|InputPort0|output\(5));

-- Location: LCCOMB_X35_Y15_N22
\Mem|InputPort1|output[5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|InputPort1|output[5]~feeder_combout\ = \switches[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \switches[5]~input_o\,
	combout => \Mem|InputPort1|output[5]~feeder_combout\);

-- Location: FF_X35_Y15_N23
\Mem|InputPort1|output[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mem|InputPort1|output[5]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \ALT_INV_button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem|InputPort1|output\(5));

-- Location: IOIBUF_X31_Y0_N22
\switches[6]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switches(6),
	o => \switches[6]~input_o\);

-- Location: LCCOMB_X32_Y13_N0
\Mem|InputPort0|output[6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|InputPort0|output[6]~feeder_combout\ = \switches[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \switches[6]~input_o\,
	combout => \Mem|InputPort0|output[6]~feeder_combout\);

-- Location: FF_X32_Y13_N1
\Mem|InputPort0|output[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mem|InputPort0|output[6]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \ALT_INV_button0~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem|InputPort0|output\(6));

-- Location: LCCOMB_X35_Y15_N0
\Mem|InputPort1|output[6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|InputPort1|output[6]~feeder_combout\ = \switches[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \switches[6]~input_o\,
	combout => \Mem|InputPort1|output[6]~feeder_combout\);

-- Location: FF_X35_Y15_N1
\Mem|InputPort1|output[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mem|InputPort1|output[6]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \ALT_INV_button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem|InputPort1|output\(6));

-- Location: IOIBUF_X49_Y0_N1
\switches[7]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switches(7),
	o => \switches[7]~input_o\);

-- Location: FF_X36_Y15_N25
\Mem|InputPort0|output[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \switches[7]~input_o\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \ALT_INV_button0~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem|InputPort0|output\(7));

-- Location: LCCOMB_X35_Y15_N2
\Mem|InputPort1|output[7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|InputPort1|output[7]~feeder_combout\ = \switches[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \switches[7]~input_o\,
	combout => \Mem|InputPort1|output[7]~feeder_combout\);

-- Location: FF_X35_Y15_N3
\Mem|InputPort1|output[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mem|InputPort1|output[7]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \ALT_INV_button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem|InputPort1|output\(7));

-- Location: IOIBUF_X31_Y39_N15
\MemToReg~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_MemToReg,
	o => \MemToReg~input_o\);

-- Location: LCCOMB_X32_Y17_N4
\MemtoRegMux|output[6]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MemtoRegMux|output[6]~6_combout\ = (!\MemToReg~input_o\ & \InstReg|out15_to_0\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemToReg~input_o\,
	datad => \InstReg|out15_to_0\(6),
	combout => \MemtoRegMux|output[6]~6_combout\);

-- Location: LCCOMB_X29_Y22_N10
\RegFile|regs[23][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[23][6]~feeder_combout\ = \MemtoRegMux|output[6]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[6]~6_combout\,
	combout => \RegFile|regs[23][6]~feeder_combout\);

-- Location: IOIBUF_X18_Y0_N15
\RegDst~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_RegDst,
	o => \RegDst~input_o\);

-- Location: LCCOMB_X32_Y14_N22
\PCSourceMux|output[1]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PCSourceMux|output[1]~19_combout\ = (!\PCSource[1]~input_o\ & ((\PCSource[0]~input_o\ & (\ALUOut|output\(1))) # (!\PCSource[0]~input_o\ & ((\RegAMux|output[1]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PCSource[1]~input_o\,
	datab => \ALUOut|output\(1),
	datac => \RegAMux|output[1]~2_combout\,
	datad => \PCSource[0]~input_o\,
	combout => \PCSourceMux|output[1]~19_combout\);

-- Location: IOIBUF_X24_Y0_N1
\PCWrite~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PCWrite,
	o => \PCWrite~input_o\);

-- Location: FF_X32_Y14_N23
\PCReg|output[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PCSourceMux|output[1]~19_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \PCWrite~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCReg|output\(1));

-- Location: LCCOMB_X32_Y17_N16
\MemtoRegMux|output[7]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MemtoRegMux|output[7]~7_combout\ = (!\MemToReg~input_o\ & \InstReg|out15_to_0\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemToReg~input_o\,
	datad => \InstReg|out15_to_0\(7),
	combout => \MemtoRegMux|output[7]~7_combout\);

-- Location: LCCOMB_X38_Y22_N20
\RegFile|regs[10][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[10][7]~feeder_combout\ = \MemtoRegMux|output[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[7]~7_combout\,
	combout => \RegFile|regs[10][7]~feeder_combout\);

-- Location: IOIBUF_X49_Y0_N15
\switches[8]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switches(8),
	o => \switches[8]~input_o\);

-- Location: FF_X36_Y15_N11
\Mem|InputPort0|output[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \switches[8]~input_o\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \ALT_INV_button0~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem|InputPort0|output\(8));

-- Location: LCCOMB_X35_Y15_N6
\Mem|InputPort1|output[8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|InputPort1|output[8]~feeder_combout\ = \switches[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \switches[8]~input_o\,
	combout => \Mem|InputPort1|output[8]~feeder_combout\);

-- Location: FF_X35_Y15_N7
\Mem|InputPort1|output[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mem|InputPort1|output[8]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \ALT_INV_button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem|InputPort1|output\(8));

-- Location: IOIBUF_X36_Y0_N8
\switches[9]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switches(9),
	o => \switches[9]~input_o\);

-- Location: FF_X32_Y15_N11
\Mem|InputPort0|output[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \switches[9]~input_o\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \ALT_INV_button0~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem|InputPort0|output\(9));

-- Location: FF_X35_Y15_N9
\Mem|InputPort1|output[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \switches[9]~input_o\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \ALT_INV_button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem|InputPort1|output\(9));

-- Location: LCCOMB_X25_Y17_N20
\MemtoRegMux|output[13]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MemtoRegMux|output[13]~13_combout\ = (!\MemToReg~input_o\ & \InstReg|out15_to_0\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemToReg~input_o\,
	datad => \InstReg|out15_to_0\(13),
	combout => \MemtoRegMux|output[13]~13_combout\);

-- Location: LCCOMB_X36_Y21_N20
\RegFile|regs[9][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[9][13]~feeder_combout\ = \MemtoRegMux|output[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[13]~13_combout\,
	combout => \RegFile|regs[9][13]~feeder_combout\);

-- Location: LCCOMB_X31_Y17_N28
\MemtoRegMux|output[15]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MemtoRegMux|output[15]~15_combout\ = (!\MemToReg~input_o\ & \InstReg|out15_to_0\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MemToReg~input_o\,
	datad => \InstReg|out15_to_0\(15),
	combout => \MemtoRegMux|output[15]~15_combout\);

-- Location: LCCOMB_X39_Y21_N14
\RegFile|regs[10][15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[10][15]~feeder_combout\ = \MemtoRegMux|output[15]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[15]~15_combout\,
	combout => \RegFile|regs[10][15]~feeder_combout\);

-- Location: FF_X39_Y21_N15
\RegFile|regs[10][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[10][15]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[10][15]~q\);

-- Location: LCCOMB_X30_Y19_N20
\RegDstMux|output[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegDstMux|output[1]~1_combout\ = (\RegDst~input_o\ & (\InstReg|out15_to_0\(12))) # (!\RegDst~input_o\ & ((\InstReg|out20_to_16\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegDst~input_o\,
	datac => \InstReg|out15_to_0\(12),
	datad => \InstReg|out20_to_16\(1),
	combout => \RegDstMux|output[1]~1_combout\);

-- Location: IOIBUF_X22_Y0_N22
\RegWrite~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_RegWrite,
	o => \RegWrite~input_o\);

-- Location: LCCOMB_X30_Y19_N18
\RegFile|Decoder0~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Decoder0~24_combout\ = (\RegWrite~input_o\ & ((\RegDst~input_o\ & ((\InstReg|out15_to_0\(11)))) # (!\RegDst~input_o\ & (\InstReg|out20_to_16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegDst~input_o\,
	datab => \RegWrite~input_o\,
	datac => \InstReg|out20_to_16\(0),
	datad => \InstReg|out15_to_0\(11),
	combout => \RegFile|Decoder0~24_combout\);

-- Location: LCCOMB_X29_Y19_N26
\RegFile|Decoder0~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Decoder0~40_combout\ = (\RegFile|Decoder0~24_combout\ & (\RegDstMux|output[3]~2_combout\ & !\RegDstMux|output[4]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RegFile|Decoder0~24_combout\,
	datac => \RegDstMux|output[3]~2_combout\,
	datad => \RegDstMux|output[4]~0_combout\,
	combout => \RegFile|Decoder0~40_combout\);

-- Location: LCCOMB_X29_Y19_N24
\RegFile|Decoder0~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Decoder0~41_combout\ = (\RegDstMux|output[1]~1_combout\ & (\RegFile|Decoder0~40_combout\ & !\RegDstMux|output[2]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegDstMux|output[1]~1_combout\,
	datac => \RegFile|Decoder0~40_combout\,
	datad => \RegDstMux|output[2]~3_combout\,
	combout => \RegFile|Decoder0~41_combout\);

-- Location: FF_X36_Y21_N17
\RegFile|regs[11][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[15]~15_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[11][15]~q\);

-- Location: LCCOMB_X36_Y21_N30
\RegFile|regs[9][15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[9][15]~feeder_combout\ = \MemtoRegMux|output[15]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[15]~15_combout\,
	combout => \RegFile|regs[9][15]~feeder_combout\);

-- Location: FF_X36_Y21_N31
\RegFile|regs[9][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[9][15]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[9][15]~q\);

-- Location: LCCOMB_X30_Y19_N24
\RegFile|Decoder0~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Decoder0~56_combout\ = (!\RegDstMux|output[1]~1_combout\ & ((\RegDst~input_o\ & (\InstReg|out15_to_0\(14))) # (!\RegDst~input_o\ & ((\InstReg|out20_to_16\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegDst~input_o\,
	datab => \InstReg|out15_to_0\(14),
	datac => \InstReg|out20_to_16\(3),
	datad => \RegDstMux|output[1]~1_combout\,
	combout => \RegFile|Decoder0~56_combout\);

-- Location: LCCOMB_X30_Y17_N10
\RegFile|Decoder0~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Decoder0~18_combout\ = (\RegWrite~input_o\ & ((\RegDst~input_o\ & (!\InstReg|out15_to_0\(11))) # (!\RegDst~input_o\ & ((!\InstReg|out20_to_16\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegWrite~input_o\,
	datab => \RegDst~input_o\,
	datac => \InstReg|out15_to_0\(11),
	datad => \InstReg|out20_to_16\(0),
	combout => \RegFile|Decoder0~18_combout\);

-- Location: LCCOMB_X29_Y19_N8
\RegFile|Decoder0~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Decoder0~39_combout\ = (!\RegDstMux|output[2]~3_combout\ & (\RegFile|Decoder0~56_combout\ & (\RegFile|Decoder0~18_combout\ & !\RegDstMux|output[4]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegDstMux|output[2]~3_combout\,
	datab => \RegFile|Decoder0~56_combout\,
	datac => \RegFile|Decoder0~18_combout\,
	datad => \RegDstMux|output[4]~0_combout\,
	combout => \RegFile|Decoder0~39_combout\);

-- Location: FF_X37_Y21_N5
\RegFile|regs[8][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[15]~15_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[8][15]~q\);

-- Location: LCCOMB_X37_Y21_N4
\RegFile|Mux48~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux48~2_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|regs[9][15]~q\) # ((\InstReg|out20_to_16\(1))))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|regs[8][15]~q\ & !\InstReg|out20_to_16\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \RegFile|regs[9][15]~q\,
	datac => \RegFile|regs[8][15]~q\,
	datad => \InstReg|out20_to_16\(1),
	combout => \RegFile|Mux48~2_combout\);

-- Location: LCCOMB_X36_Y21_N16
\RegFile|Mux48~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux48~3_combout\ = (\InstReg|out20_to_16\(1) & ((\RegFile|Mux48~2_combout\ & ((\RegFile|regs[11][15]~q\))) # (!\RegFile|Mux48~2_combout\ & (\RegFile|regs[10][15]~q\)))) # (!\InstReg|out20_to_16\(1) & (((\RegFile|Mux48~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[10][15]~q\,
	datab => \InstReg|out20_to_16\(1),
	datac => \RegFile|regs[11][15]~q\,
	datad => \RegFile|Mux48~2_combout\,
	combout => \RegFile|Mux48~3_combout\);

-- Location: LCCOMB_X25_Y17_N4
\RegFile|regs[15][15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[15][15]~feeder_combout\ = \MemtoRegMux|output[15]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[15]~15_combout\,
	combout => \RegFile|regs[15][15]~feeder_combout\);

-- Location: LCCOMB_X31_Y17_N26
\RegFile|Decoder0~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Decoder0~52_combout\ = (\RegDstMux|output[1]~1_combout\ & (\RegDstMux|output[2]~3_combout\ & \RegFile|Decoder0~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegDstMux|output[1]~1_combout\,
	datab => \RegDstMux|output[2]~3_combout\,
	datad => \RegFile|Decoder0~40_combout\,
	combout => \RegFile|Decoder0~52_combout\);

-- Location: FF_X25_Y17_N5
\RegFile|regs[15][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[15][15]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[15][15]~q\);

-- Location: LCCOMB_X29_Y19_N22
\RegFile|Decoder0~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Decoder0~50_combout\ = (!\RegDstMux|output[4]~0_combout\ & (\RegFile|Decoder0~24_combout\ & (\RegDstMux|output[2]~3_combout\ & \RegFile|Decoder0~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegDstMux|output[4]~0_combout\,
	datab => \RegFile|Decoder0~24_combout\,
	datac => \RegDstMux|output[2]~3_combout\,
	datad => \RegFile|Decoder0~56_combout\,
	combout => \RegFile|Decoder0~50_combout\);

-- Location: FF_X25_Y17_N19
\RegFile|regs[13][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[15]~15_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[13][15]~q\);

-- Location: LCCOMB_X24_Y17_N16
\RegFile|regs[14][15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[14][15]~feeder_combout\ = \MemtoRegMux|output[15]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[15]~15_combout\,
	combout => \RegFile|regs[14][15]~feeder_combout\);

-- Location: LCCOMB_X30_Y17_N28
\RegFile|Decoder0~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Decoder0~20_combout\ = (\RegFile|Decoder0~18_combout\ & ((\RegDst~input_o\ & (\InstReg|out15_to_0\(13))) # (!\RegDst~input_o\ & ((\InstReg|out20_to_16\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out15_to_0\(13),
	datab => \InstReg|out20_to_16\(2),
	datac => \RegDst~input_o\,
	datad => \RegFile|Decoder0~18_combout\,
	combout => \RegFile|Decoder0~20_combout\);

-- Location: LCCOMB_X30_Y19_N14
\RegFile|Decoder0~57\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Decoder0~57_combout\ = (!\RegDstMux|output[4]~0_combout\ & ((\RegDst~input_o\ & ((\InstReg|out15_to_0\(12)))) # (!\RegDst~input_o\ & (\InstReg|out20_to_16\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegDst~input_o\,
	datab => \InstReg|out20_to_16\(1),
	datac => \InstReg|out15_to_0\(12),
	datad => \RegDstMux|output[4]~0_combout\,
	combout => \RegFile|Decoder0~57_combout\);

-- Location: LCCOMB_X30_Y17_N8
\RegFile|Decoder0~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Decoder0~49_combout\ = (\RegDstMux|output[3]~2_combout\ & (\RegFile|Decoder0~20_combout\ & \RegFile|Decoder0~57_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegDstMux|output[3]~2_combout\,
	datab => \RegFile|Decoder0~20_combout\,
	datad => \RegFile|Decoder0~57_combout\,
	combout => \RegFile|Decoder0~49_combout\);

-- Location: FF_X24_Y17_N17
\RegFile|regs[14][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[14][15]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[14][15]~q\);

-- Location: LCCOMB_X29_Y17_N24
\RegFile|Decoder0~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Decoder0~51_combout\ = (!\RegDstMux|output[4]~0_combout\ & (\RegFile|Decoder0~56_combout\ & \RegFile|Decoder0~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegDstMux|output[4]~0_combout\,
	datab => \RegFile|Decoder0~56_combout\,
	datad => \RegFile|Decoder0~20_combout\,
	combout => \RegFile|Decoder0~51_combout\);

-- Location: FF_X24_Y17_N19
\RegFile|regs[12][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[15]~15_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[12][15]~q\);

-- Location: LCCOMB_X24_Y17_N18
\RegFile|Mux48~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux48~19_combout\ = (\InstReg|out20_to_16\(1) & ((\RegFile|regs[14][15]~q\) # ((\InstReg|out20_to_16\(0))))) # (!\InstReg|out20_to_16\(1) & (((\RegFile|regs[12][15]~q\ & !\InstReg|out20_to_16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[14][15]~q\,
	datab => \InstReg|out20_to_16\(1),
	datac => \RegFile|regs[12][15]~q\,
	datad => \InstReg|out20_to_16\(0),
	combout => \RegFile|Mux48~19_combout\);

-- Location: LCCOMB_X25_Y17_N18
\RegFile|Mux48~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux48~20_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|Mux48~19_combout\ & (\RegFile|regs[15][15]~q\)) # (!\RegFile|Mux48~19_combout\ & ((\RegFile|regs[13][15]~q\))))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|Mux48~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \RegFile|regs[15][15]~q\,
	datac => \RegFile|regs[13][15]~q\,
	datad => \RegFile|Mux48~19_combout\,
	combout => \RegFile|Mux48~20_combout\);

-- Location: LCCOMB_X41_Y19_N20
\RegFile|regs[2][15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[2][15]~feeder_combout\ = \MemtoRegMux|output[15]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[15]~15_combout\,
	combout => \RegFile|regs[2][15]~feeder_combout\);

-- Location: LCCOMB_X30_Y17_N18
\RegFile|Decoder0~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Decoder0~46_combout\ = (!\RegDstMux|output[2]~3_combout\ & (\RegFile|Decoder0~18_combout\ & (!\RegDstMux|output[3]~2_combout\ & \RegFile|Decoder0~57_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegDstMux|output[2]~3_combout\,
	datab => \RegFile|Decoder0~18_combout\,
	datac => \RegDstMux|output[3]~2_combout\,
	datad => \RegFile|Decoder0~57_combout\,
	combout => \RegFile|Decoder0~46_combout\);

-- Location: FF_X41_Y19_N21
\RegFile|regs[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[2][15]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[2][15]~q\);

-- Location: LCCOMB_X36_Y18_N8
\RegFile|rd_data1[31]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|rd_data1[31]~5_combout\ = (!\InstReg|out20_to_16\(2) & \InstReg|out20_to_16\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InstReg|out20_to_16\(2),
	datad => \InstReg|out20_to_16\(1),
	combout => \RegFile|rd_data1[31]~5_combout\);

-- Location: LCCOMB_X30_Y19_N30
\RegFile|Decoder0~55\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Decoder0~55_combout\ = (\RegFile|Decoder0~24_combout\ & ((\RegDst~input_o\ & (!\InstReg|out15_to_0\(14))) # (!\RegDst~input_o\ & ((!\InstReg|out20_to_16\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegDst~input_o\,
	datab => \InstReg|out15_to_0\(14),
	datac => \InstReg|out20_to_16\(3),
	datad => \RegFile|Decoder0~24_combout\,
	combout => \RegFile|Decoder0~55_combout\);

-- Location: LCCOMB_X30_Y19_N16
\RegFile|Decoder0~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Decoder0~48_combout\ = (\RegFile|Decoder0~55_combout\ & (!\RegDstMux|output[2]~3_combout\ & \RegFile|Decoder0~57_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Decoder0~55_combout\,
	datab => \RegDstMux|output[2]~3_combout\,
	datac => \RegFile|Decoder0~57_combout\,
	combout => \RegFile|Decoder0~48_combout\);

-- Location: FF_X37_Y19_N29
\RegFile|regs[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[15]~15_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[3][15]~q\);

-- Location: LCCOMB_X36_Y19_N8
\RegFile|rd_data1[31]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|rd_data1[31]~4_combout\ = (\InstReg|out20_to_16\(2)) # ((\InstReg|out20_to_16\(1) & \InstReg|out20_to_16\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(1),
	datab => \InstReg|out20_to_16\(0),
	datad => \InstReg|out20_to_16\(2),
	combout => \RegFile|rd_data1[31]~4_combout\);

-- Location: LCCOMB_X30_Y19_N6
\RegFile|Decoder0~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Decoder0~47_combout\ = (\RegFile|Decoder0~55_combout\ & (!\RegDstMux|output[1]~1_combout\ & (!\RegDstMux|output[2]~3_combout\ & !\RegDstMux|output[4]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Decoder0~55_combout\,
	datab => \RegDstMux|output[1]~1_combout\,
	datac => \RegDstMux|output[2]~3_combout\,
	datad => \RegDstMux|output[4]~0_combout\,
	combout => \RegFile|Decoder0~47_combout\);

-- Location: FF_X37_Y19_N11
\RegFile|regs[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[15]~15_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[1][15]~q\);

-- Location: LCCOMB_X41_Y17_N16
\RegFile|regs[5][15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[5][15]~feeder_combout\ = \MemtoRegMux|output[15]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[15]~15_combout\,
	combout => \RegFile|regs[5][15]~feeder_combout\);

-- Location: LCCOMB_X30_Y19_N2
\RegFile|Decoder0~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Decoder0~43_combout\ = (\RegFile|Decoder0~55_combout\ & (!\RegDstMux|output[1]~1_combout\ & (\RegDstMux|output[2]~3_combout\ & !\RegDstMux|output[4]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Decoder0~55_combout\,
	datab => \RegDstMux|output[1]~1_combout\,
	datac => \RegDstMux|output[2]~3_combout\,
	datad => \RegDstMux|output[4]~0_combout\,
	combout => \RegFile|Decoder0~43_combout\);

-- Location: FF_X41_Y17_N17
\RegFile|regs[5][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[5][15]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[5][15]~q\);

-- Location: LCCOMB_X30_Y19_N28
\RegFile|Decoder0~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Decoder0~45_combout\ = (\RegFile|Decoder0~55_combout\ & (\RegDstMux|output[2]~3_combout\ & \RegFile|Decoder0~57_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Decoder0~55_combout\,
	datab => \RegDstMux|output[2]~3_combout\,
	datac => \RegFile|Decoder0~57_combout\,
	combout => \RegFile|Decoder0~45_combout\);

-- Location: FF_X36_Y17_N23
\RegFile|regs[7][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[15]~15_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[7][15]~q\);

-- Location: LCCOMB_X35_Y17_N2
\RegFile|regs[6][15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[6][15]~feeder_combout\ = \MemtoRegMux|output[15]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[15]~15_combout\,
	combout => \RegFile|regs[6][15]~feeder_combout\);

-- Location: LCCOMB_X30_Y17_N26
\RegFile|Decoder0~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Decoder0~42_combout\ = (!\RegDstMux|output[3]~2_combout\ & (\RegFile|Decoder0~20_combout\ & \RegFile|Decoder0~57_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegDstMux|output[3]~2_combout\,
	datab => \RegFile|Decoder0~20_combout\,
	datad => \RegFile|Decoder0~57_combout\,
	combout => \RegFile|Decoder0~42_combout\);

-- Location: FF_X35_Y17_N3
\RegFile|regs[6][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[6][15]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[6][15]~q\);

-- Location: LCCOMB_X29_Y17_N2
\RegFile|Decoder0~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Decoder0~44_combout\ = (!\RegDstMux|output[3]~2_combout\ & (!\RegDstMux|output[1]~1_combout\ & (!\RegDstMux|output[4]~0_combout\ & \RegFile|Decoder0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegDstMux|output[3]~2_combout\,
	datab => \RegDstMux|output[1]~1_combout\,
	datac => \RegDstMux|output[4]~0_combout\,
	datad => \RegFile|Decoder0~20_combout\,
	combout => \RegFile|Decoder0~44_combout\);

-- Location: FF_X36_Y17_N13
\RegFile|regs[4][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[15]~15_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[4][15]~q\);

-- Location: LCCOMB_X36_Y17_N12
\RegFile|Mux48~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux48~14_combout\ = (\InstReg|out20_to_16\(0) & (((\InstReg|out20_to_16\(1))))) # (!\InstReg|out20_to_16\(0) & ((\InstReg|out20_to_16\(1) & (\RegFile|regs[6][15]~q\)) # (!\InstReg|out20_to_16\(1) & ((\RegFile|regs[4][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[6][15]~q\,
	datab => \InstReg|out20_to_16\(0),
	datac => \RegFile|regs[4][15]~q\,
	datad => \InstReg|out20_to_16\(1),
	combout => \RegFile|Mux48~14_combout\);

-- Location: LCCOMB_X36_Y17_N22
\RegFile|Mux48~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux48~15_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|Mux48~14_combout\ & ((\RegFile|regs[7][15]~q\))) # (!\RegFile|Mux48~14_combout\ & (\RegFile|regs[5][15]~q\)))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|Mux48~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[5][15]~q\,
	datab => \InstReg|out20_to_16\(0),
	datac => \RegFile|regs[7][15]~q\,
	datad => \RegFile|Mux48~14_combout\,
	combout => \RegFile|Mux48~15_combout\);

-- Location: LCCOMB_X37_Y19_N10
\RegFile|Mux48~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux48~16_combout\ = (\RegFile|rd_data1[31]~4_combout\ & ((\RegFile|rd_data1[31]~5_combout\) # ((\RegFile|Mux48~15_combout\)))) # (!\RegFile|rd_data1[31]~4_combout\ & (!\RegFile|rd_data1[31]~5_combout\ & (\RegFile|regs[1][15]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~4_combout\,
	datab => \RegFile|rd_data1[31]~5_combout\,
	datac => \RegFile|regs[1][15]~q\,
	datad => \RegFile|Mux48~15_combout\,
	combout => \RegFile|Mux48~16_combout\);

-- Location: LCCOMB_X37_Y19_N28
\RegFile|Mux48~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux48~17_combout\ = (\RegFile|rd_data1[31]~5_combout\ & ((\RegFile|Mux48~16_combout\ & ((\RegFile|regs[3][15]~q\))) # (!\RegFile|Mux48~16_combout\ & (\RegFile|regs[2][15]~q\)))) # (!\RegFile|rd_data1[31]~5_combout\ & 
-- (((\RegFile|Mux48~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[2][15]~q\,
	datab => \RegFile|rd_data1[31]~5_combout\,
	datac => \RegFile|regs[3][15]~q\,
	datad => \RegFile|Mux48~16_combout\,
	combout => \RegFile|Mux48~17_combout\);

-- Location: LCCOMB_X40_Y16_N10
\RegFile|regs[21][15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[21][15]~feeder_combout\ = \MemtoRegMux|output[15]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[15]~15_combout\,
	combout => \RegFile|regs[21][15]~feeder_combout\);

-- Location: LCCOMB_X30_Y19_N0
\RegFile|Decoder0~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Decoder0~54_combout\ = (!\RegDstMux|output[1]~1_combout\ & ((\RegDst~input_o\ & (\InstReg|out15_to_0\(15))) # (!\RegDst~input_o\ & ((\InstReg|out20_to_16\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegDst~input_o\,
	datab => \InstReg|out15_to_0\(15),
	datac => \InstReg|out20_to_16\(4),
	datad => \RegDstMux|output[1]~1_combout\,
	combout => \RegFile|Decoder0~54_combout\);

-- Location: LCCOMB_X30_Y19_N12
\RegFile|Decoder0~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Decoder0~25_combout\ = (\RegFile|Decoder0~55_combout\ & (\RegDstMux|output[2]~3_combout\ & \RegFile|Decoder0~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Decoder0~55_combout\,
	datac => \RegDstMux|output[2]~3_combout\,
	datad => \RegFile|Decoder0~54_combout\,
	combout => \RegFile|Decoder0~25_combout\);

-- Location: FF_X40_Y16_N11
\RegFile|regs[21][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[21][15]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[21][15]~q\);

-- Location: LCCOMB_X29_Y19_N10
\RegFile|Decoder0~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Decoder0~28_combout\ = (\RegDstMux|output[2]~3_combout\ & (\RegDstMux|output[3]~2_combout\ & (\RegFile|Decoder0~54_combout\ & \RegFile|Decoder0~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegDstMux|output[2]~3_combout\,
	datab => \RegDstMux|output[3]~2_combout\,
	datac => \RegFile|Decoder0~54_combout\,
	datad => \RegFile|Decoder0~24_combout\,
	combout => \RegFile|Decoder0~28_combout\);

-- Location: FF_X36_Y16_N7
\RegFile|regs[29][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[15]~15_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[29][15]~q\);

-- Location: LCCOMB_X37_Y16_N20
\RegFile|regs[25][15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[25][15]~feeder_combout\ = \MemtoRegMux|output[15]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[15]~15_combout\,
	combout => \RegFile|regs[25][15]~feeder_combout\);

-- Location: LCCOMB_X29_Y19_N14
\RegFile|Decoder0~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Decoder0~26_combout\ = (!\RegDstMux|output[2]~3_combout\ & (\RegDstMux|output[3]~2_combout\ & (\RegFile|Decoder0~54_combout\ & \RegFile|Decoder0~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegDstMux|output[2]~3_combout\,
	datab => \RegDstMux|output[3]~2_combout\,
	datac => \RegFile|Decoder0~54_combout\,
	datad => \RegFile|Decoder0~24_combout\,
	combout => \RegFile|Decoder0~26_combout\);

-- Location: FF_X37_Y16_N21
\RegFile|regs[25][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[25][15]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[25][15]~q\);

-- Location: LCCOMB_X29_Y19_N16
\RegFile|Decoder0~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Decoder0~27_combout\ = (\RegFile|Decoder0~55_combout\ & (\RegFile|Decoder0~54_combout\ & !\RegDstMux|output[2]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Decoder0~55_combout\,
	datac => \RegFile|Decoder0~54_combout\,
	datad => \RegDstMux|output[2]~3_combout\,
	combout => \RegFile|Decoder0~27_combout\);

-- Location: FF_X36_Y16_N25
\RegFile|regs[17][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[15]~15_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[17][15]~q\);

-- Location: LCCOMB_X36_Y16_N24
\RegFile|Mux48~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux48~4_combout\ = (\InstReg|out20_to_16\(3) & ((\RegFile|regs[25][15]~q\) # ((\InstReg|out20_to_16\(2))))) # (!\InstReg|out20_to_16\(3) & (((\RegFile|regs[17][15]~q\ & !\InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[25][15]~q\,
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[17][15]~q\,
	datad => \InstReg|out20_to_16\(2),
	combout => \RegFile|Mux48~4_combout\);

-- Location: LCCOMB_X36_Y16_N6
\RegFile|Mux48~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux48~5_combout\ = (\InstReg|out20_to_16\(2) & ((\RegFile|Mux48~4_combout\ & ((\RegFile|regs[29][15]~q\))) # (!\RegFile|Mux48~4_combout\ & (\RegFile|regs[21][15]~q\)))) # (!\InstReg|out20_to_16\(2) & (((\RegFile|Mux48~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(2),
	datab => \RegFile|regs[21][15]~q\,
	datac => \RegFile|regs[29][15]~q\,
	datad => \RegFile|Mux48~4_combout\,
	combout => \RegFile|Mux48~5_combout\);

-- Location: LCCOMB_X39_Y18_N16
\RegFile|regs[20][15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[20][15]~feeder_combout\ = \MemtoRegMux|output[15]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[15]~15_combout\,
	combout => \RegFile|regs[20][15]~feeder_combout\);

-- Location: LCCOMB_X30_Y17_N22
\RegFile|Decoder0~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Decoder0~30_combout\ = (\RegFile|Decoder0~54_combout\ & (!\RegDstMux|output[3]~2_combout\ & \RegFile|Decoder0~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RegFile|Decoder0~54_combout\,
	datac => \RegDstMux|output[3]~2_combout\,
	datad => \RegFile|Decoder0~20_combout\,
	combout => \RegFile|Decoder0~30_combout\);

-- Location: FF_X39_Y18_N17
\RegFile|regs[20][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[20][15]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[20][15]~q\);

-- Location: LCCOMB_X30_Y17_N16
\RegFile|Decoder0~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Decoder0~32_combout\ = (\RegDstMux|output[3]~2_combout\ & (\RegFile|Decoder0~20_combout\ & \RegFile|Decoder0~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegDstMux|output[3]~2_combout\,
	datab => \RegFile|Decoder0~20_combout\,
	datad => \RegFile|Decoder0~54_combout\,
	combout => \RegFile|Decoder0~32_combout\);

-- Location: FF_X38_Y17_N23
\RegFile|regs[28][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[15]~15_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[28][15]~q\);

-- Location: LCCOMB_X41_Y17_N2
\RegFile|regs[24][15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[24][15]~feeder_combout\ = \MemtoRegMux|output[15]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[15]~15_combout\,
	combout => \RegFile|regs[24][15]~feeder_combout\);

-- Location: LCCOMB_X30_Y17_N24
\RegFile|Decoder0~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Decoder0~29_combout\ = (!\RegDstMux|output[2]~3_combout\ & (\RegFile|Decoder0~18_combout\ & (\RegDstMux|output[3]~2_combout\ & \RegFile|Decoder0~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegDstMux|output[2]~3_combout\,
	datab => \RegFile|Decoder0~18_combout\,
	datac => \RegDstMux|output[3]~2_combout\,
	datad => \RegFile|Decoder0~54_combout\,
	combout => \RegFile|Decoder0~29_combout\);

-- Location: FF_X41_Y17_N3
\RegFile|regs[24][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[24][15]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[24][15]~q\);

-- Location: LCCOMB_X30_Y17_N0
\RegFile|Decoder0~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Decoder0~31_combout\ = (!\RegDstMux|output[2]~3_combout\ & (\RegFile|Decoder0~54_combout\ & (!\RegDstMux|output[3]~2_combout\ & \RegFile|Decoder0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegDstMux|output[2]~3_combout\,
	datab => \RegFile|Decoder0~54_combout\,
	datac => \RegDstMux|output[3]~2_combout\,
	datad => \RegFile|Decoder0~18_combout\,
	combout => \RegFile|Decoder0~31_combout\);

-- Location: FF_X38_Y17_N17
\RegFile|regs[16][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[15]~15_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[16][15]~q\);

-- Location: LCCOMB_X38_Y17_N16
\RegFile|Mux48~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux48~8_combout\ = (\InstReg|out20_to_16\(2) & (((\InstReg|out20_to_16\(3))))) # (!\InstReg|out20_to_16\(2) & ((\InstReg|out20_to_16\(3) & (\RegFile|regs[24][15]~q\)) # (!\InstReg|out20_to_16\(3) & ((\RegFile|regs[16][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[24][15]~q\,
	datab => \InstReg|out20_to_16\(2),
	datac => \RegFile|regs[16][15]~q\,
	datad => \InstReg|out20_to_16\(3),
	combout => \RegFile|Mux48~8_combout\);

-- Location: LCCOMB_X38_Y17_N22
\RegFile|Mux48~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux48~9_combout\ = (\InstReg|out20_to_16\(2) & ((\RegFile|Mux48~8_combout\ & ((\RegFile|regs[28][15]~q\))) # (!\RegFile|Mux48~8_combout\ & (\RegFile|regs[20][15]~q\)))) # (!\InstReg|out20_to_16\(2) & (((\RegFile|Mux48~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(2),
	datab => \RegFile|regs[20][15]~q\,
	datac => \RegFile|regs[28][15]~q\,
	datad => \RegFile|Mux48~8_combout\,
	combout => \RegFile|Mux48~9_combout\);

-- Location: LCCOMB_X31_Y20_N30
\RegFile|regs[26][15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[26][15]~feeder_combout\ = \MemtoRegMux|output[15]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[15]~15_combout\,
	combout => \RegFile|regs[26][15]~feeder_combout\);

-- Location: LCCOMB_X30_Y19_N10
\RegFile|Decoder0~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Decoder0~53_combout\ = (\RegDstMux|output[1]~1_combout\ & ((\RegDst~input_o\ & (\InstReg|out15_to_0\(15))) # (!\RegDst~input_o\ & ((\InstReg|out20_to_16\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegDst~input_o\,
	datab => \InstReg|out15_to_0\(15),
	datac => \InstReg|out20_to_16\(4),
	datad => \RegDstMux|output[1]~1_combout\,
	combout => \RegFile|Decoder0~53_combout\);

-- Location: LCCOMB_X30_Y17_N30
\RegFile|Decoder0~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Decoder0~19_combout\ = (!\RegDstMux|output[2]~3_combout\ & (\RegDstMux|output[3]~2_combout\ & (\RegFile|Decoder0~53_combout\ & \RegFile|Decoder0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegDstMux|output[2]~3_combout\,
	datab => \RegDstMux|output[3]~2_combout\,
	datac => \RegFile|Decoder0~53_combout\,
	datad => \RegFile|Decoder0~18_combout\,
	combout => \RegFile|Decoder0~19_combout\);

-- Location: FF_X31_Y20_N31
\RegFile|regs[26][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[26][15]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[26][15]~q\);

-- Location: LCCOMB_X30_Y17_N4
\RegFile|Decoder0~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Decoder0~23_combout\ = (\RegFile|Decoder0~53_combout\ & (\RegDstMux|output[3]~2_combout\ & \RegFile|Decoder0~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Decoder0~53_combout\,
	datab => \RegDstMux|output[3]~2_combout\,
	datad => \RegFile|Decoder0~20_combout\,
	combout => \RegFile|Decoder0~23_combout\);

-- Location: FF_X30_Y20_N7
\RegFile|regs[30][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[15]~15_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[30][15]~q\);

-- Location: LCCOMB_X29_Y21_N0
\RegFile|regs[22][15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[22][15]~feeder_combout\ = \MemtoRegMux|output[15]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[15]~15_combout\,
	combout => \RegFile|regs[22][15]~feeder_combout\);

-- Location: LCCOMB_X30_Y17_N6
\RegFile|Decoder0~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Decoder0~21_combout\ = (!\RegDstMux|output[3]~2_combout\ & (\RegFile|Decoder0~53_combout\ & \RegFile|Decoder0~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegDstMux|output[3]~2_combout\,
	datac => \RegFile|Decoder0~53_combout\,
	datad => \RegFile|Decoder0~20_combout\,
	combout => \RegFile|Decoder0~21_combout\);

-- Location: FF_X29_Y21_N1
\RegFile|regs[22][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[22][15]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[22][15]~q\);

-- Location: LCCOMB_X29_Y18_N12
\RegFile|Decoder0~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Decoder0~22_combout\ = (!\RegDstMux|output[2]~3_combout\ & (\RegFile|Decoder0~53_combout\ & (!\RegDstMux|output[3]~2_combout\ & \RegFile|Decoder0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegDstMux|output[2]~3_combout\,
	datab => \RegFile|Decoder0~53_combout\,
	datac => \RegDstMux|output[3]~2_combout\,
	datad => \RegFile|Decoder0~18_combout\,
	combout => \RegFile|Decoder0~22_combout\);

-- Location: FF_X30_Y20_N13
\RegFile|regs[18][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[15]~15_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[18][15]~q\);

-- Location: LCCOMB_X30_Y20_N12
\RegFile|Mux48~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux48~6_combout\ = (\InstReg|out20_to_16\(3) & (((\InstReg|out20_to_16\(2))))) # (!\InstReg|out20_to_16\(3) & ((\InstReg|out20_to_16\(2) & (\RegFile|regs[22][15]~q\)) # (!\InstReg|out20_to_16\(2) & ((\RegFile|regs[18][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[22][15]~q\,
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[18][15]~q\,
	datad => \InstReg|out20_to_16\(2),
	combout => \RegFile|Mux48~6_combout\);

-- Location: LCCOMB_X30_Y20_N6
\RegFile|Mux48~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux48~7_combout\ = (\InstReg|out20_to_16\(3) & ((\RegFile|Mux48~6_combout\ & ((\RegFile|regs[30][15]~q\))) # (!\RegFile|Mux48~6_combout\ & (\RegFile|regs[26][15]~q\)))) # (!\InstReg|out20_to_16\(3) & (((\RegFile|Mux48~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[26][15]~q\,
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[30][15]~q\,
	datad => \RegFile|Mux48~6_combout\,
	combout => \RegFile|Mux48~7_combout\);

-- Location: LCCOMB_X38_Y17_N4
\RegFile|Mux48~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux48~10_combout\ = (\InstReg|out20_to_16\(1) & (((\InstReg|out20_to_16\(0)) # (\RegFile|Mux48~7_combout\)))) # (!\InstReg|out20_to_16\(1) & (\RegFile|Mux48~9_combout\ & (!\InstReg|out20_to_16\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux48~9_combout\,
	datab => \InstReg|out20_to_16\(1),
	datac => \InstReg|out20_to_16\(0),
	datad => \RegFile|Mux48~7_combout\,
	combout => \RegFile|Mux48~10_combout\);

-- Location: IOIBUF_X20_Y0_N15
\JumpAndLink~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_JumpAndLink,
	o => \JumpAndLink~input_o\);

-- Location: LCCOMB_X26_Y18_N14
\RegFile|regs~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs~16_combout\ = (!\MemToReg~input_o\ & (\InstReg|out15_to_0\(15) & !\JumpAndLink~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemToReg~input_o\,
	datac => \InstReg|out15_to_0\(15),
	datad => \JumpAndLink~input_o\,
	combout => \RegFile|regs~16_combout\);

-- Location: LCCOMB_X29_Y19_N12
\RegFile|Decoder0~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Decoder0~33_combout\ = (\RegDstMux|output[4]~0_combout\ & (\RegDstMux|output[3]~2_combout\ & \RegFile|Decoder0~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegDstMux|output[4]~0_combout\,
	datac => \RegDstMux|output[3]~2_combout\,
	datad => \RegFile|Decoder0~24_combout\,
	combout => \RegFile|Decoder0~33_combout\);

-- Location: LCCOMB_X29_Y19_N0
\RegFile|regs[31][13]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[31][13]~1_combout\ = (\JumpAndLink~input_o\) # ((\RegDstMux|output[1]~1_combout\ & (\RegDstMux|output[2]~3_combout\ & \RegFile|Decoder0~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegDstMux|output[1]~1_combout\,
	datab => \JumpAndLink~input_o\,
	datac => \RegDstMux|output[2]~3_combout\,
	datad => \RegFile|Decoder0~33_combout\,
	combout => \RegFile|regs[31][13]~1_combout\);

-- Location: FF_X26_Y18_N15
\RegFile|regs[31][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs~16_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|regs[31][13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[31][15]~q\);

-- Location: LCCOMB_X29_Y19_N6
\RegFile|Decoder0~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Decoder0~34_combout\ = (\RegDstMux|output[1]~1_combout\ & (!\RegDstMux|output[2]~3_combout\ & \RegFile|Decoder0~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegDstMux|output[1]~1_combout\,
	datac => \RegDstMux|output[2]~3_combout\,
	datad => \RegFile|Decoder0~33_combout\,
	combout => \RegFile|Decoder0~34_combout\);

-- Location: FF_X29_Y20_N17
\RegFile|regs[27][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[15]~15_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[27][15]~q\);

-- Location: LCCOMB_X27_Y20_N26
\RegFile|regs[23][15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[23][15]~feeder_combout\ = \MemtoRegMux|output[15]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[15]~15_combout\,
	combout => \RegFile|regs[23][15]~feeder_combout\);

-- Location: FF_X27_Y20_N27
\RegFile|regs[23][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[23][15]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[23][15]~q\);

-- Location: LCCOMB_X29_Y18_N10
\RegFile|Decoder0~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Decoder0~36_combout\ = (!\RegDstMux|output[2]~3_combout\ & (\RegFile|Decoder0~55_combout\ & \RegFile|Decoder0~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegDstMux|output[2]~3_combout\,
	datac => \RegFile|Decoder0~55_combout\,
	datad => \RegFile|Decoder0~53_combout\,
	combout => \RegFile|Decoder0~36_combout\);

-- Location: FF_X29_Y20_N11
\RegFile|regs[19][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[15]~15_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[19][15]~q\);

-- Location: LCCOMB_X29_Y20_N10
\RegFile|Mux48~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux48~11_combout\ = (\InstReg|out20_to_16\(3) & (((\InstReg|out20_to_16\(2))))) # (!\InstReg|out20_to_16\(3) & ((\InstReg|out20_to_16\(2) & (\RegFile|regs[23][15]~q\)) # (!\InstReg|out20_to_16\(2) & ((\RegFile|regs[19][15]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(3),
	datab => \RegFile|regs[23][15]~q\,
	datac => \RegFile|regs[19][15]~q\,
	datad => \InstReg|out20_to_16\(2),
	combout => \RegFile|Mux48~11_combout\);

-- Location: LCCOMB_X29_Y20_N16
\RegFile|Mux48~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux48~12_combout\ = (\InstReg|out20_to_16\(3) & ((\RegFile|Mux48~11_combout\ & (\RegFile|regs[31][15]~q\)) # (!\RegFile|Mux48~11_combout\ & ((\RegFile|regs[27][15]~q\))))) # (!\InstReg|out20_to_16\(3) & (((\RegFile|Mux48~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(3),
	datab => \RegFile|regs[31][15]~q\,
	datac => \RegFile|regs[27][15]~q\,
	datad => \RegFile|Mux48~11_combout\,
	combout => \RegFile|Mux48~12_combout\);

-- Location: LCCOMB_X38_Y17_N6
\RegFile|Mux48~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux48~13_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|Mux48~10_combout\ & ((\RegFile|Mux48~12_combout\))) # (!\RegFile|Mux48~10_combout\ & (\RegFile|Mux48~5_combout\)))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|Mux48~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux48~5_combout\,
	datab => \InstReg|out20_to_16\(0),
	datac => \RegFile|Mux48~10_combout\,
	datad => \RegFile|Mux48~12_combout\,
	combout => \RegFile|Mux48~13_combout\);

-- Location: LCCOMB_X37_Y17_N6
\RegFile|Mux48~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux48~18_combout\ = (\RegFile|rd_data1[31]~3_combout\ & (\RegFile|rd_data1[31]~2_combout\)) # (!\RegFile|rd_data1[31]~3_combout\ & ((\RegFile|rd_data1[31]~2_combout\ & ((\RegFile|Mux48~13_combout\))) # (!\RegFile|rd_data1[31]~2_combout\ & 
-- (\RegFile|Mux48~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~3_combout\,
	datab => \RegFile|rd_data1[31]~2_combout\,
	datac => \RegFile|Mux48~17_combout\,
	datad => \RegFile|Mux48~13_combout\,
	combout => \RegFile|Mux48~18_combout\);

-- Location: LCCOMB_X37_Y17_N12
\RegFile|Mux48~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux48~21_combout\ = (\RegFile|rd_data1[31]~3_combout\ & ((\RegFile|Mux48~18_combout\ & ((\RegFile|Mux48~20_combout\))) # (!\RegFile|Mux48~18_combout\ & (\RegFile|Mux48~3_combout\)))) # (!\RegFile|rd_data1[31]~3_combout\ & 
-- (((\RegFile|Mux48~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~3_combout\,
	datab => \RegFile|Mux48~3_combout\,
	datac => \RegFile|Mux48~20_combout\,
	datad => \RegFile|Mux48~18_combout\,
	combout => \RegFile|Mux48~21_combout\);

-- Location: LCCOMB_X37_Y17_N28
\RegFile|Mux48~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux48~22_combout\ = (\RegFile|Mux48~21_combout\ & ((\InstReg|out20_to_16\(0)) # ((\InstReg|out20_to_16\(2)) # (\RegFile|rd_data1[31]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \InstReg|out20_to_16\(2),
	datac => \RegFile|rd_data1[31]~6_combout\,
	datad => \RegFile|Mux48~21_combout\,
	combout => \RegFile|Mux48~22_combout\);

-- Location: FF_X37_Y17_N29
\RegFile|rd_data1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|Mux48~22_combout\,
	ena => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|rd_data1\(15));

-- Location: LCCOMB_X37_Y15_N24
\RegB|output[15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegB|output[15]~feeder_combout\ = \RegFile|rd_data1\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RegFile|rd_data1\(15),
	combout => \RegB|output[15]~feeder_combout\);

-- Location: FF_X37_Y15_N25
\RegB|output[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegB|output[15]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegB|output\(15));

-- Location: LCCOMB_X34_Y20_N2
\MemtoRegMux|output[17]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MemtoRegMux|output[17]~17_combout\ = (\InstReg|out20_to_16\(1) & !\MemToReg~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InstReg|out20_to_16\(1),
	datac => \MemToReg~input_o\,
	combout => \MemtoRegMux|output[17]~17_combout\);

-- Location: LCCOMB_X36_Y22_N0
\RegFile|regs[10][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[10][17]~feeder_combout\ = \MemtoRegMux|output[17]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[17]~17_combout\,
	combout => \RegFile|regs[10][17]~feeder_combout\);

-- Location: FF_X36_Y22_N1
\RegFile|regs[10][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[10][17]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[10][17]~q\);

-- Location: FF_X37_Y22_N31
\RegFile|regs[11][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[17]~17_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[11][17]~q\);

-- Location: LCCOMB_X38_Y21_N24
\RegFile|regs[9][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[9][17]~feeder_combout\ = \MemtoRegMux|output[17]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[17]~17_combout\,
	combout => \RegFile|regs[9][17]~feeder_combout\);

-- Location: FF_X38_Y21_N25
\RegFile|regs[9][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[9][17]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[9][17]~q\);

-- Location: FF_X37_Y21_N27
\RegFile|regs[8][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[17]~17_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[8][17]~q\);

-- Location: LCCOMB_X37_Y21_N26
\RegFile|Mux46~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux46~2_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|regs[9][17]~q\) # ((\InstReg|out20_to_16\(1))))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|regs[8][17]~q\ & !\InstReg|out20_to_16\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \RegFile|regs[9][17]~q\,
	datac => \RegFile|regs[8][17]~q\,
	datad => \InstReg|out20_to_16\(1),
	combout => \RegFile|Mux46~2_combout\);

-- Location: LCCOMB_X37_Y22_N30
\RegFile|Mux46~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux46~3_combout\ = (\InstReg|out20_to_16\(1) & ((\RegFile|Mux46~2_combout\ & ((\RegFile|regs[11][17]~q\))) # (!\RegFile|Mux46~2_combout\ & (\RegFile|regs[10][17]~q\)))) # (!\InstReg|out20_to_16\(1) & (((\RegFile|Mux46~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[10][17]~q\,
	datab => \InstReg|out20_to_16\(1),
	datac => \RegFile|regs[11][17]~q\,
	datad => \RegFile|Mux46~2_combout\,
	combout => \RegFile|Mux46~3_combout\);

-- Location: LCCOMB_X30_Y17_N14
\RegFile|regs[15][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[15][17]~feeder_combout\ = \MemtoRegMux|output[17]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[17]~17_combout\,
	combout => \RegFile|regs[15][17]~feeder_combout\);

-- Location: FF_X30_Y17_N15
\RegFile|regs[15][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[15][17]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[15][17]~q\);

-- Location: FF_X25_Y17_N15
\RegFile|regs[13][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[17]~17_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[13][17]~q\);

-- Location: LCCOMB_X26_Y17_N24
\RegFile|regs[14][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[14][17]~feeder_combout\ = \MemtoRegMux|output[17]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[17]~17_combout\,
	combout => \RegFile|regs[14][17]~feeder_combout\);

-- Location: FF_X26_Y17_N25
\RegFile|regs[14][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[14][17]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[14][17]~q\);

-- Location: FF_X27_Y17_N27
\RegFile|regs[12][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[17]~17_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[12][17]~q\);

-- Location: LCCOMB_X27_Y17_N26
\RegFile|Mux46~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux46~19_combout\ = (\InstReg|out20_to_16\(1) & ((\RegFile|regs[14][17]~q\) # ((\InstReg|out20_to_16\(0))))) # (!\InstReg|out20_to_16\(1) & (((\RegFile|regs[12][17]~q\ & !\InstReg|out20_to_16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(1),
	datab => \RegFile|regs[14][17]~q\,
	datac => \RegFile|regs[12][17]~q\,
	datad => \InstReg|out20_to_16\(0),
	combout => \RegFile|Mux46~19_combout\);

-- Location: LCCOMB_X25_Y17_N14
\RegFile|Mux46~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux46~20_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|Mux46~19_combout\ & (\RegFile|regs[15][17]~q\)) # (!\RegFile|Mux46~19_combout\ & ((\RegFile|regs[13][17]~q\))))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|Mux46~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \RegFile|regs[15][17]~q\,
	datac => \RegFile|regs[13][17]~q\,
	datad => \RegFile|Mux46~19_combout\,
	combout => \RegFile|Mux46~20_combout\);

-- Location: LCCOMB_X41_Y19_N10
\RegFile|regs[2][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[2][17]~feeder_combout\ = \MemtoRegMux|output[17]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[17]~17_combout\,
	combout => \RegFile|regs[2][17]~feeder_combout\);

-- Location: FF_X41_Y19_N11
\RegFile|regs[2][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[2][17]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[2][17]~q\);

-- Location: FF_X37_Y19_N1
\RegFile|regs[3][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[17]~17_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[3][17]~q\);

-- Location: FF_X37_Y19_N3
\RegFile|regs[1][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[17]~17_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[1][17]~q\);

-- Location: LCCOMB_X39_Y19_N22
\RegFile|regs[5][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[5][17]~feeder_combout\ = \MemtoRegMux|output[17]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[17]~17_combout\,
	combout => \RegFile|regs[5][17]~feeder_combout\);

-- Location: FF_X39_Y19_N23
\RegFile|regs[5][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[5][17]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[5][17]~q\);

-- Location: FF_X35_Y19_N9
\RegFile|regs[7][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[17]~17_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[7][17]~q\);

-- Location: FF_X35_Y19_N19
\RegFile|regs[4][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[17]~17_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[4][17]~q\);

-- Location: LCCOMB_X34_Y20_N8
\RegFile|regs[6][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[6][17]~feeder_combout\ = \MemtoRegMux|output[17]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[17]~17_combout\,
	combout => \RegFile|regs[6][17]~feeder_combout\);

-- Location: FF_X34_Y20_N9
\RegFile|regs[6][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[6][17]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[6][17]~q\);

-- Location: LCCOMB_X35_Y19_N18
\RegFile|Mux46~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux46~14_combout\ = (\InstReg|out20_to_16\(1) & ((\InstReg|out20_to_16\(0)) # ((\RegFile|regs[6][17]~q\)))) # (!\InstReg|out20_to_16\(1) & (!\InstReg|out20_to_16\(0) & (\RegFile|regs[4][17]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(1),
	datab => \InstReg|out20_to_16\(0),
	datac => \RegFile|regs[4][17]~q\,
	datad => \RegFile|regs[6][17]~q\,
	combout => \RegFile|Mux46~14_combout\);

-- Location: LCCOMB_X35_Y19_N8
\RegFile|Mux46~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux46~15_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|Mux46~14_combout\ & ((\RegFile|regs[7][17]~q\))) # (!\RegFile|Mux46~14_combout\ & (\RegFile|regs[5][17]~q\)))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|Mux46~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[5][17]~q\,
	datab => \InstReg|out20_to_16\(0),
	datac => \RegFile|regs[7][17]~q\,
	datad => \RegFile|Mux46~14_combout\,
	combout => \RegFile|Mux46~15_combout\);

-- Location: LCCOMB_X37_Y19_N2
\RegFile|Mux46~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux46~16_combout\ = (\RegFile|rd_data1[31]~4_combout\ & ((\RegFile|rd_data1[31]~5_combout\) # ((\RegFile|Mux46~15_combout\)))) # (!\RegFile|rd_data1[31]~4_combout\ & (!\RegFile|rd_data1[31]~5_combout\ & (\RegFile|regs[1][17]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~4_combout\,
	datab => \RegFile|rd_data1[31]~5_combout\,
	datac => \RegFile|regs[1][17]~q\,
	datad => \RegFile|Mux46~15_combout\,
	combout => \RegFile|Mux46~16_combout\);

-- Location: LCCOMB_X37_Y19_N0
\RegFile|Mux46~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux46~17_combout\ = (\RegFile|rd_data1[31]~5_combout\ & ((\RegFile|Mux46~16_combout\ & ((\RegFile|regs[3][17]~q\))) # (!\RegFile|Mux46~16_combout\ & (\RegFile|regs[2][17]~q\)))) # (!\RegFile|rd_data1[31]~5_combout\ & 
-- (((\RegFile|Mux46~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[2][17]~q\,
	datab => \RegFile|rd_data1[31]~5_combout\,
	datac => \RegFile|regs[3][17]~q\,
	datad => \RegFile|Mux46~16_combout\,
	combout => \RegFile|Mux46~17_combout\);

-- Location: LCCOMB_X24_Y18_N12
\RegFile|regs~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs~18_combout\ = (!\JumpAndLink~input_o\ & (\InstReg|out20_to_16\(1) & !\MemToReg~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \JumpAndLink~input_o\,
	datac => \InstReg|out20_to_16\(1),
	datad => \MemToReg~input_o\,
	combout => \RegFile|regs~18_combout\);

-- Location: FF_X24_Y18_N13
\RegFile|regs[31][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs~18_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|regs[31][13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[31][17]~q\);

-- Location: FF_X25_Y18_N5
\RegFile|regs[27][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[17]~17_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[27][17]~q\);

-- Location: LCCOMB_X26_Y20_N8
\RegFile|regs[23][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[23][17]~feeder_combout\ = \MemtoRegMux|output[17]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[17]~17_combout\,
	combout => \RegFile|regs[23][17]~feeder_combout\);

-- Location: FF_X26_Y20_N9
\RegFile|regs[23][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[23][17]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[23][17]~q\);

-- Location: FF_X25_Y18_N7
\RegFile|regs[19][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[17]~17_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[19][17]~q\);

-- Location: LCCOMB_X25_Y18_N6
\RegFile|Mux46~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux46~11_combout\ = (\InstReg|out20_to_16\(3) & (((\InstReg|out20_to_16\(2))))) # (!\InstReg|out20_to_16\(3) & ((\InstReg|out20_to_16\(2) & (\RegFile|regs[23][17]~q\)) # (!\InstReg|out20_to_16\(2) & ((\RegFile|regs[19][17]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(3),
	datab => \RegFile|regs[23][17]~q\,
	datac => \RegFile|regs[19][17]~q\,
	datad => \InstReg|out20_to_16\(2),
	combout => \RegFile|Mux46~11_combout\);

-- Location: LCCOMB_X25_Y18_N4
\RegFile|Mux46~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux46~12_combout\ = (\InstReg|out20_to_16\(3) & ((\RegFile|Mux46~11_combout\ & (\RegFile|regs[31][17]~q\)) # (!\RegFile|Mux46~11_combout\ & ((\RegFile|regs[27][17]~q\))))) # (!\InstReg|out20_to_16\(3) & (((\RegFile|Mux46~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[31][17]~q\,
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[27][17]~q\,
	datad => \RegFile|Mux46~11_combout\,
	combout => \RegFile|Mux46~12_combout\);

-- Location: LCCOMB_X40_Y16_N16
\RegFile|regs[21][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[21][17]~feeder_combout\ = \MemtoRegMux|output[17]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[17]~17_combout\,
	combout => \RegFile|regs[21][17]~feeder_combout\);

-- Location: FF_X40_Y16_N17
\RegFile|regs[21][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[21][17]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[21][17]~q\);

-- Location: FF_X36_Y16_N23
\RegFile|regs[29][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[17]~17_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[29][17]~q\);

-- Location: LCCOMB_X37_Y16_N24
\RegFile|regs[25][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[25][17]~feeder_combout\ = \MemtoRegMux|output[17]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[17]~17_combout\,
	combout => \RegFile|regs[25][17]~feeder_combout\);

-- Location: FF_X37_Y16_N25
\RegFile|regs[25][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[25][17]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[25][17]~q\);

-- Location: FF_X36_Y16_N17
\RegFile|regs[17][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[17]~17_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[17][17]~q\);

-- Location: LCCOMB_X36_Y16_N16
\RegFile|Mux46~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux46~4_combout\ = (\InstReg|out20_to_16\(3) & ((\RegFile|regs[25][17]~q\) # ((\InstReg|out20_to_16\(2))))) # (!\InstReg|out20_to_16\(3) & (((\RegFile|regs[17][17]~q\ & !\InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[25][17]~q\,
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[17][17]~q\,
	datad => \InstReg|out20_to_16\(2),
	combout => \RegFile|Mux46~4_combout\);

-- Location: LCCOMB_X36_Y16_N22
\RegFile|Mux46~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux46~5_combout\ = (\InstReg|out20_to_16\(2) & ((\RegFile|Mux46~4_combout\ & ((\RegFile|regs[29][17]~q\))) # (!\RegFile|Mux46~4_combout\ & (\RegFile|regs[21][17]~q\)))) # (!\InstReg|out20_to_16\(2) & (((\RegFile|Mux46~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(2),
	datab => \RegFile|regs[21][17]~q\,
	datac => \RegFile|regs[29][17]~q\,
	datad => \RegFile|Mux46~4_combout\,
	combout => \RegFile|Mux46~5_combout\);

-- Location: LCCOMB_X31_Y18_N28
\RegFile|regs[24][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[24][17]~feeder_combout\ = \MemtoRegMux|output[17]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[17]~17_combout\,
	combout => \RegFile|regs[24][17]~feeder_combout\);

-- Location: FF_X31_Y18_N29
\RegFile|regs[24][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[24][17]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[24][17]~q\);

-- Location: FF_X32_Y18_N31
\RegFile|regs[16][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[17]~17_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[16][17]~q\);

-- Location: LCCOMB_X32_Y18_N30
\RegFile|Mux46~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux46~8_combout\ = (\InstReg|out20_to_16\(3) & ((\RegFile|regs[24][17]~q\) # ((\InstReg|out20_to_16\(2))))) # (!\InstReg|out20_to_16\(3) & (((\RegFile|regs[16][17]~q\ & !\InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(3),
	datab => \RegFile|regs[24][17]~q\,
	datac => \RegFile|regs[16][17]~q\,
	datad => \InstReg|out20_to_16\(2),
	combout => \RegFile|Mux46~8_combout\);

-- Location: LCCOMB_X37_Y18_N6
\RegFile|regs[20][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[20][17]~feeder_combout\ = \MemtoRegMux|output[17]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[17]~17_combout\,
	combout => \RegFile|regs[20][17]~feeder_combout\);

-- Location: FF_X37_Y18_N7
\RegFile|regs[20][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[20][17]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[20][17]~q\);

-- Location: FF_X32_Y18_N29
\RegFile|regs[28][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[17]~17_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[28][17]~q\);

-- Location: LCCOMB_X32_Y18_N28
\RegFile|Mux46~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux46~9_combout\ = (\RegFile|Mux46~8_combout\ & (((\RegFile|regs[28][17]~q\) # (!\InstReg|out20_to_16\(2))))) # (!\RegFile|Mux46~8_combout\ & (\RegFile|regs[20][17]~q\ & ((\InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux46~8_combout\,
	datab => \RegFile|regs[20][17]~q\,
	datac => \RegFile|regs[28][17]~q\,
	datad => \InstReg|out20_to_16\(2),
	combout => \RegFile|Mux46~9_combout\);

-- Location: LCCOMB_X31_Y20_N4
\RegFile|regs[26][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[26][17]~feeder_combout\ = \MemtoRegMux|output[17]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[17]~17_combout\,
	combout => \RegFile|regs[26][17]~feeder_combout\);

-- Location: FF_X31_Y20_N5
\RegFile|regs[26][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[26][17]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[26][17]~q\);

-- Location: FF_X30_Y20_N27
\RegFile|regs[30][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[17]~17_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[30][17]~q\);

-- Location: LCCOMB_X29_Y21_N30
\RegFile|regs[22][17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[22][17]~feeder_combout\ = \MemtoRegMux|output[17]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[17]~17_combout\,
	combout => \RegFile|regs[22][17]~feeder_combout\);

-- Location: FF_X29_Y21_N31
\RegFile|regs[22][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[22][17]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[22][17]~q\);

-- Location: FF_X30_Y20_N21
\RegFile|regs[18][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[17]~17_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[18][17]~q\);

-- Location: LCCOMB_X30_Y20_N20
\RegFile|Mux46~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux46~6_combout\ = (\InstReg|out20_to_16\(3) & (((\InstReg|out20_to_16\(2))))) # (!\InstReg|out20_to_16\(3) & ((\InstReg|out20_to_16\(2) & (\RegFile|regs[22][17]~q\)) # (!\InstReg|out20_to_16\(2) & ((\RegFile|regs[18][17]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[22][17]~q\,
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[18][17]~q\,
	datad => \InstReg|out20_to_16\(2),
	combout => \RegFile|Mux46~6_combout\);

-- Location: LCCOMB_X30_Y20_N26
\RegFile|Mux46~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux46~7_combout\ = (\InstReg|out20_to_16\(3) & ((\RegFile|Mux46~6_combout\ & ((\RegFile|regs[30][17]~q\))) # (!\RegFile|Mux46~6_combout\ & (\RegFile|regs[26][17]~q\)))) # (!\InstReg|out20_to_16\(3) & (((\RegFile|Mux46~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[26][17]~q\,
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[30][17]~q\,
	datad => \RegFile|Mux46~6_combout\,
	combout => \RegFile|Mux46~7_combout\);

-- Location: LCCOMB_X32_Y18_N18
\RegFile|Mux46~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux46~10_combout\ = (\InstReg|out20_to_16\(1) & (((\InstReg|out20_to_16\(0)) # (\RegFile|Mux46~7_combout\)))) # (!\InstReg|out20_to_16\(1) & (\RegFile|Mux46~9_combout\ & (!\InstReg|out20_to_16\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(1),
	datab => \RegFile|Mux46~9_combout\,
	datac => \InstReg|out20_to_16\(0),
	datad => \RegFile|Mux46~7_combout\,
	combout => \RegFile|Mux46~10_combout\);

-- Location: LCCOMB_X32_Y18_N8
\RegFile|Mux46~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux46~13_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|Mux46~10_combout\ & (\RegFile|Mux46~12_combout\)) # (!\RegFile|Mux46~10_combout\ & ((\RegFile|Mux46~5_combout\))))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|Mux46~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \RegFile|Mux46~12_combout\,
	datac => \RegFile|Mux46~5_combout\,
	datad => \RegFile|Mux46~10_combout\,
	combout => \RegFile|Mux46~13_combout\);

-- Location: LCCOMB_X34_Y17_N6
\RegFile|Mux46~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux46~18_combout\ = (\RegFile|rd_data1[31]~2_combout\ & ((\RegFile|rd_data1[31]~3_combout\) # ((\RegFile|Mux46~13_combout\)))) # (!\RegFile|rd_data1[31]~2_combout\ & (!\RegFile|rd_data1[31]~3_combout\ & (\RegFile|Mux46~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~2_combout\,
	datab => \RegFile|rd_data1[31]~3_combout\,
	datac => \RegFile|Mux46~17_combout\,
	datad => \RegFile|Mux46~13_combout\,
	combout => \RegFile|Mux46~18_combout\);

-- Location: LCCOMB_X34_Y17_N24
\RegFile|Mux46~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux46~21_combout\ = (\RegFile|rd_data1[31]~3_combout\ & ((\RegFile|Mux46~18_combout\ & ((\RegFile|Mux46~20_combout\))) # (!\RegFile|Mux46~18_combout\ & (\RegFile|Mux46~3_combout\)))) # (!\RegFile|rd_data1[31]~3_combout\ & 
-- (((\RegFile|Mux46~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux46~3_combout\,
	datab => \RegFile|rd_data1[31]~3_combout\,
	datac => \RegFile|Mux46~20_combout\,
	datad => \RegFile|Mux46~18_combout\,
	combout => \RegFile|Mux46~21_combout\);

-- Location: LCCOMB_X34_Y17_N0
\RegFile|Mux46~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux46~22_combout\ = (\RegFile|Mux46~21_combout\ & ((\RegFile|rd_data1[31]~6_combout\) # ((\InstReg|out20_to_16\(2)) # (\InstReg|out20_to_16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~6_combout\,
	datab => \InstReg|out20_to_16\(2),
	datac => \InstReg|out20_to_16\(0),
	datad => \RegFile|Mux46~21_combout\,
	combout => \RegFile|Mux46~22_combout\);

-- Location: FF_X34_Y17_N1
\RegFile|rd_data1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|Mux46~22_combout\,
	ena => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|rd_data1\(17));

-- Location: LCCOMB_X34_Y15_N8
\RegB|output[17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegB|output[17]~feeder_combout\ = \RegFile|rd_data1\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RegFile|rd_data1\(17),
	combout => \RegB|output[17]~feeder_combout\);

-- Location: FF_X34_Y15_N9
\RegB|output[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegB|output[17]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegB|output\(17));

-- Location: LCCOMB_X32_Y17_N12
\MemtoRegMux|output[18]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MemtoRegMux|output[18]~18_combout\ = (\InstReg|out20_to_16\(2) & !\MemToReg~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InstReg|out20_to_16\(2),
	datad => \MemToReg~input_o\,
	combout => \MemtoRegMux|output[18]~18_combout\);

-- Location: FF_X32_Y17_N9
\RegFile|regs[15][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[18]~18_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[15][18]~q\);

-- Location: FF_X31_Y17_N9
\RegFile|regs[14][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[18]~18_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[14][18]~q\);

-- Location: LCCOMB_X27_Y17_N24
\RegFile|regs[13][18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[13][18]~feeder_combout\ = \MemtoRegMux|output[18]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[18]~18_combout\,
	combout => \RegFile|regs[13][18]~feeder_combout\);

-- Location: FF_X27_Y17_N25
\RegFile|regs[13][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[13][18]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[13][18]~q\);

-- Location: FF_X27_Y17_N19
\RegFile|regs[12][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[18]~18_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[12][18]~q\);

-- Location: LCCOMB_X27_Y17_N18
\RegFile|Mux45~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux45~19_combout\ = (\InstReg|out20_to_16\(1) & (((\InstReg|out20_to_16\(0))))) # (!\InstReg|out20_to_16\(1) & ((\InstReg|out20_to_16\(0) & (\RegFile|regs[13][18]~q\)) # (!\InstReg|out20_to_16\(0) & ((\RegFile|regs[12][18]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(1),
	datab => \RegFile|regs[13][18]~q\,
	datac => \RegFile|regs[12][18]~q\,
	datad => \InstReg|out20_to_16\(0),
	combout => \RegFile|Mux45~19_combout\);

-- Location: LCCOMB_X31_Y17_N8
\RegFile|Mux45~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux45~20_combout\ = (\InstReg|out20_to_16\(1) & ((\RegFile|Mux45~19_combout\ & (\RegFile|regs[15][18]~q\)) # (!\RegFile|Mux45~19_combout\ & ((\RegFile|regs[14][18]~q\))))) # (!\InstReg|out20_to_16\(1) & (((\RegFile|Mux45~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(1),
	datab => \RegFile|regs[15][18]~q\,
	datac => \RegFile|regs[14][18]~q\,
	datad => \RegFile|Mux45~19_combout\,
	combout => \RegFile|Mux45~20_combout\);

-- Location: LCCOMB_X39_Y21_N24
\RegFile|regs[9][18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[9][18]~feeder_combout\ = \MemtoRegMux|output[18]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[18]~18_combout\,
	combout => \RegFile|regs[9][18]~feeder_combout\);

-- Location: FF_X39_Y21_N25
\RegFile|regs[9][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[9][18]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[9][18]~q\);

-- Location: FF_X38_Y21_N31
\RegFile|regs[11][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[18]~18_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[11][18]~q\);

-- Location: LCCOMB_X37_Y21_N20
\RegFile|regs[10][18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[10][18]~feeder_combout\ = \MemtoRegMux|output[18]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[18]~18_combout\,
	combout => \RegFile|regs[10][18]~feeder_combout\);

-- Location: FF_X37_Y21_N21
\RegFile|regs[10][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[10][18]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[10][18]~q\);

-- Location: FF_X37_Y21_N15
\RegFile|regs[8][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[18]~18_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[8][18]~q\);

-- Location: LCCOMB_X37_Y21_N14
\RegFile|Mux45~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux45~12_combout\ = (\InstReg|out20_to_16\(0) & (((\InstReg|out20_to_16\(1))))) # (!\InstReg|out20_to_16\(0) & ((\InstReg|out20_to_16\(1) & (\RegFile|regs[10][18]~q\)) # (!\InstReg|out20_to_16\(1) & ((\RegFile|regs[8][18]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \RegFile|regs[10][18]~q\,
	datac => \RegFile|regs[8][18]~q\,
	datad => \InstReg|out20_to_16\(1),
	combout => \RegFile|Mux45~12_combout\);

-- Location: LCCOMB_X38_Y21_N30
\RegFile|Mux45~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux45~13_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|Mux45~12_combout\ & ((\RegFile|regs[11][18]~q\))) # (!\RegFile|Mux45~12_combout\ & (\RegFile|regs[9][18]~q\)))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|Mux45~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \RegFile|regs[9][18]~q\,
	datac => \RegFile|regs[11][18]~q\,
	datad => \RegFile|Mux45~12_combout\,
	combout => \RegFile|Mux45~13_combout\);

-- Location: FF_X35_Y19_N15
\RegFile|regs[4][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[18]~18_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[4][18]~q\);

-- Location: LCCOMB_X39_Y19_N28
\RegFile|regs[5][18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[5][18]~feeder_combout\ = \MemtoRegMux|output[18]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[18]~18_combout\,
	combout => \RegFile|regs[5][18]~feeder_combout\);

-- Location: FF_X39_Y19_N29
\RegFile|regs[5][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[5][18]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[5][18]~q\);

-- Location: LCCOMB_X35_Y19_N14
\RegFile|Mux45~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux45~14_combout\ = (\InstReg|out20_to_16\(1) & (\InstReg|out20_to_16\(0))) # (!\InstReg|out20_to_16\(1) & ((\InstReg|out20_to_16\(0) & ((\RegFile|regs[5][18]~q\))) # (!\InstReg|out20_to_16\(0) & (\RegFile|regs[4][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(1),
	datab => \InstReg|out20_to_16\(0),
	datac => \RegFile|regs[4][18]~q\,
	datad => \RegFile|regs[5][18]~q\,
	combout => \RegFile|Mux45~14_combout\);

-- Location: FF_X35_Y19_N13
\RegFile|regs[7][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[18]~18_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[7][18]~q\);

-- Location: LCCOMB_X35_Y17_N28
\RegFile|regs[6][18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[6][18]~feeder_combout\ = \MemtoRegMux|output[18]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[18]~18_combout\,
	combout => \RegFile|regs[6][18]~feeder_combout\);

-- Location: FF_X35_Y17_N29
\RegFile|regs[6][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[6][18]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[6][18]~q\);

-- Location: LCCOMB_X35_Y19_N12
\RegFile|Mux45~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux45~15_combout\ = (\InstReg|out20_to_16\(1) & ((\RegFile|Mux45~14_combout\ & (\RegFile|regs[7][18]~q\)) # (!\RegFile|Mux45~14_combout\ & ((\RegFile|regs[6][18]~q\))))) # (!\InstReg|out20_to_16\(1) & (\RegFile|Mux45~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(1),
	datab => \RegFile|Mux45~14_combout\,
	datac => \RegFile|regs[7][18]~q\,
	datad => \RegFile|regs[6][18]~q\,
	combout => \RegFile|Mux45~15_combout\);

-- Location: FF_X38_Y16_N23
\RegFile|regs[3][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[18]~18_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[3][18]~q\);

-- Location: FF_X37_Y19_N31
\RegFile|regs[1][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[18]~18_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[1][18]~q\);

-- Location: LCCOMB_X39_Y19_N10
\RegFile|regs[2][18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[2][18]~feeder_combout\ = \MemtoRegMux|output[18]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[18]~18_combout\,
	combout => \RegFile|regs[2][18]~feeder_combout\);

-- Location: FF_X39_Y19_N11
\RegFile|regs[2][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[2][18]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[2][18]~q\);

-- Location: LCCOMB_X37_Y19_N30
\RegFile|Mux45~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux45~16_combout\ = (\RegFile|rd_data1[31]~4_combout\ & (\RegFile|rd_data1[31]~5_combout\)) # (!\RegFile|rd_data1[31]~4_combout\ & ((\RegFile|rd_data1[31]~5_combout\ & ((\RegFile|regs[2][18]~q\))) # (!\RegFile|rd_data1[31]~5_combout\ & 
-- (\RegFile|regs[1][18]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~4_combout\,
	datab => \RegFile|rd_data1[31]~5_combout\,
	datac => \RegFile|regs[1][18]~q\,
	datad => \RegFile|regs[2][18]~q\,
	combout => \RegFile|Mux45~16_combout\);

-- Location: LCCOMB_X38_Y16_N22
\RegFile|Mux45~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux45~17_combout\ = (\RegFile|rd_data1[31]~4_combout\ & ((\RegFile|Mux45~16_combout\ & ((\RegFile|regs[3][18]~q\))) # (!\RegFile|Mux45~16_combout\ & (\RegFile|Mux45~15_combout\)))) # (!\RegFile|rd_data1[31]~4_combout\ & 
-- (((\RegFile|Mux45~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux45~15_combout\,
	datab => \RegFile|rd_data1[31]~4_combout\,
	datac => \RegFile|regs[3][18]~q\,
	datad => \RegFile|Mux45~16_combout\,
	combout => \RegFile|Mux45~17_combout\);

-- Location: LCCOMB_X38_Y16_N8
\RegFile|Mux45~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux45~18_combout\ = (\RegFile|rd_data1[31]~2_combout\ & (((\RegFile|rd_data1[31]~3_combout\)))) # (!\RegFile|rd_data1[31]~2_combout\ & ((\RegFile|rd_data1[31]~3_combout\ & (\RegFile|Mux45~13_combout\)) # (!\RegFile|rd_data1[31]~3_combout\ & 
-- ((\RegFile|Mux45~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux45~13_combout\,
	datab => \RegFile|rd_data1[31]~2_combout\,
	datac => \RegFile|Mux45~17_combout\,
	datad => \RegFile|rd_data1[31]~3_combout\,
	combout => \RegFile|Mux45~18_combout\);

-- Location: LCCOMB_X25_Y20_N22
\RegFile|regs[30][18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[30][18]~feeder_combout\ = \MemtoRegMux|output[18]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[18]~18_combout\,
	combout => \RegFile|regs[30][18]~feeder_combout\);

-- Location: FF_X25_Y20_N23
\RegFile|regs[30][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[30][18]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[30][18]~q\);

-- Location: FF_X31_Y20_N19
\RegFile|regs[26][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[18]~18_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[26][18]~q\);

-- Location: LCCOMB_X26_Y20_N14
\RegFile|regs[22][18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[22][18]~feeder_combout\ = \MemtoRegMux|output[18]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[18]~18_combout\,
	combout => \RegFile|regs[22][18]~feeder_combout\);

-- Location: FF_X26_Y20_N15
\RegFile|regs[22][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[22][18]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[22][18]~q\);

-- Location: FF_X27_Y20_N5
\RegFile|regs[18][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[18]~18_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[18][18]~q\);

-- Location: LCCOMB_X27_Y20_N4
\RegFile|Mux45~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux45~2_combout\ = (\InstReg|out20_to_16\(3) & (((\InstReg|out20_to_16\(2))))) # (!\InstReg|out20_to_16\(3) & ((\InstReg|out20_to_16\(2) & (\RegFile|regs[22][18]~q\)) # (!\InstReg|out20_to_16\(2) & ((\RegFile|regs[18][18]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(3),
	datab => \RegFile|regs[22][18]~q\,
	datac => \RegFile|regs[18][18]~q\,
	datad => \InstReg|out20_to_16\(2),
	combout => \RegFile|Mux45~2_combout\);

-- Location: LCCOMB_X31_Y20_N18
\RegFile|Mux45~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux45~3_combout\ = (\InstReg|out20_to_16\(3) & ((\RegFile|Mux45~2_combout\ & (\RegFile|regs[30][18]~q\)) # (!\RegFile|Mux45~2_combout\ & ((\RegFile|regs[26][18]~q\))))) # (!\InstReg|out20_to_16\(3) & (((\RegFile|Mux45~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(3),
	datab => \RegFile|regs[30][18]~q\,
	datac => \RegFile|regs[26][18]~q\,
	datad => \RegFile|Mux45~2_combout\,
	combout => \RegFile|Mux45~3_combout\);

-- Location: LCCOMB_X37_Y16_N22
\RegFile|regs[21][18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[21][18]~feeder_combout\ = \MemtoRegMux|output[18]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[18]~18_combout\,
	combout => \RegFile|regs[21][18]~feeder_combout\);

-- Location: FF_X37_Y16_N23
\RegFile|regs[21][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[21][18]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[21][18]~q\);

-- Location: LCCOMB_X37_Y16_N12
\RegFile|regs[25][18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[25][18]~feeder_combout\ = \MemtoRegMux|output[18]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[18]~18_combout\,
	combout => \RegFile|regs[25][18]~feeder_combout\);

-- Location: FF_X37_Y16_N13
\RegFile|regs[25][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[25][18]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[25][18]~q\);

-- Location: FF_X36_Y16_N9
\RegFile|regs[17][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[18]~18_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[17][18]~q\);

-- Location: LCCOMB_X36_Y16_N8
\RegFile|Mux45~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux45~4_combout\ = (\InstReg|out20_to_16\(3) & ((\RegFile|regs[25][18]~q\) # ((\InstReg|out20_to_16\(2))))) # (!\InstReg|out20_to_16\(3) & (((\RegFile|regs[17][18]~q\ & !\InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[25][18]~q\,
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[17][18]~q\,
	datad => \InstReg|out20_to_16\(2),
	combout => \RegFile|Mux45~4_combout\);

-- Location: FF_X36_Y16_N15
\RegFile|regs[29][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[18]~18_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[29][18]~q\);

-- Location: LCCOMB_X36_Y16_N14
\RegFile|Mux45~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux45~5_combout\ = (\RegFile|Mux45~4_combout\ & (((\RegFile|regs[29][18]~q\) # (!\InstReg|out20_to_16\(2))))) # (!\RegFile|Mux45~4_combout\ & (\RegFile|regs[21][18]~q\ & ((\InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[21][18]~q\,
	datab => \RegFile|Mux45~4_combout\,
	datac => \RegFile|regs[29][18]~q\,
	datad => \InstReg|out20_to_16\(2),
	combout => \RegFile|Mux45~5_combout\);

-- Location: LCCOMB_X37_Y18_N12
\RegFile|regs[20][18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[20][18]~feeder_combout\ = \MemtoRegMux|output[18]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[18]~18_combout\,
	combout => \RegFile|regs[20][18]~feeder_combout\);

-- Location: FF_X37_Y18_N13
\RegFile|regs[20][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[20][18]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[20][18]~q\);

-- Location: FF_X38_Y18_N15
\RegFile|regs[28][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[18]~18_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[28][18]~q\);

-- Location: LCCOMB_X34_Y18_N18
\RegFile|regs[24][18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[24][18]~feeder_combout\ = \MemtoRegMux|output[18]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[18]~18_combout\,
	combout => \RegFile|regs[24][18]~feeder_combout\);

-- Location: FF_X34_Y18_N19
\RegFile|regs[24][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[24][18]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[24][18]~q\);

-- Location: FF_X38_Y18_N13
\RegFile|regs[16][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[18]~18_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[16][18]~q\);

-- Location: LCCOMB_X38_Y18_N12
\RegFile|Mux45~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux45~6_combout\ = (\InstReg|out20_to_16\(2) & (((\InstReg|out20_to_16\(3))))) # (!\InstReg|out20_to_16\(2) & ((\InstReg|out20_to_16\(3) & (\RegFile|regs[24][18]~q\)) # (!\InstReg|out20_to_16\(3) & ((\RegFile|regs[16][18]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[24][18]~q\,
	datab => \InstReg|out20_to_16\(2),
	datac => \RegFile|regs[16][18]~q\,
	datad => \InstReg|out20_to_16\(3),
	combout => \RegFile|Mux45~6_combout\);

-- Location: LCCOMB_X38_Y18_N14
\RegFile|Mux45~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux45~7_combout\ = (\InstReg|out20_to_16\(2) & ((\RegFile|Mux45~6_combout\ & ((\RegFile|regs[28][18]~q\))) # (!\RegFile|Mux45~6_combout\ & (\RegFile|regs[20][18]~q\)))) # (!\InstReg|out20_to_16\(2) & (((\RegFile|Mux45~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(2),
	datab => \RegFile|regs[20][18]~q\,
	datac => \RegFile|regs[28][18]~q\,
	datad => \RegFile|Mux45~6_combout\,
	combout => \RegFile|Mux45~7_combout\);

-- Location: LCCOMB_X38_Y16_N14
\RegFile|Mux45~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux45~8_combout\ = (\InstReg|out20_to_16\(0) & ((\InstReg|out20_to_16\(1)) # ((\RegFile|Mux45~5_combout\)))) # (!\InstReg|out20_to_16\(0) & (!\InstReg|out20_to_16\(1) & ((\RegFile|Mux45~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \InstReg|out20_to_16\(1),
	datac => \RegFile|Mux45~5_combout\,
	datad => \RegFile|Mux45~7_combout\,
	combout => \RegFile|Mux45~8_combout\);

-- Location: LCCOMB_X26_Y20_N12
\RegFile|regs[23][18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[23][18]~feeder_combout\ = \MemtoRegMux|output[18]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[18]~18_combout\,
	combout => \RegFile|regs[23][18]~feeder_combout\);

-- Location: FF_X26_Y20_N13
\RegFile|regs[23][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[23][18]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[23][18]~q\);

-- Location: FF_X25_Y18_N23
\RegFile|regs[19][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[18]~18_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[19][18]~q\);

-- Location: LCCOMB_X25_Y18_N22
\RegFile|Mux45~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux45~9_combout\ = (\InstReg|out20_to_16\(3) & (((\InstReg|out20_to_16\(2))))) # (!\InstReg|out20_to_16\(3) & ((\InstReg|out20_to_16\(2) & (\RegFile|regs[23][18]~q\)) # (!\InstReg|out20_to_16\(2) & ((\RegFile|regs[19][18]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(3),
	datab => \RegFile|regs[23][18]~q\,
	datac => \RegFile|regs[19][18]~q\,
	datad => \InstReg|out20_to_16\(2),
	combout => \RegFile|Mux45~9_combout\);

-- Location: FF_X25_Y18_N21
\RegFile|regs[27][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[18]~18_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[27][18]~q\);

-- Location: LCCOMB_X24_Y18_N22
\RegFile|regs~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs~19_combout\ = (!\JumpAndLink~input_o\ & (\InstReg|out20_to_16\(2) & !\MemToReg~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \JumpAndLink~input_o\,
	datac => \InstReg|out20_to_16\(2),
	datad => \MemToReg~input_o\,
	combout => \RegFile|regs~19_combout\);

-- Location: FF_X24_Y18_N23
\RegFile|regs[31][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs~19_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|regs[31][13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[31][18]~q\);

-- Location: LCCOMB_X25_Y18_N20
\RegFile|Mux45~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux45~10_combout\ = (\RegFile|Mux45~9_combout\ & (((\RegFile|regs[31][18]~q\)) # (!\InstReg|out20_to_16\(3)))) # (!\RegFile|Mux45~9_combout\ & (\InstReg|out20_to_16\(3) & (\RegFile|regs[27][18]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux45~9_combout\,
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[27][18]~q\,
	datad => \RegFile|regs[31][18]~q\,
	combout => \RegFile|Mux45~10_combout\);

-- Location: LCCOMB_X38_Y16_N16
\RegFile|Mux45~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux45~11_combout\ = (\InstReg|out20_to_16\(1) & ((\RegFile|Mux45~8_combout\ & ((\RegFile|Mux45~10_combout\))) # (!\RegFile|Mux45~8_combout\ & (\RegFile|Mux45~3_combout\)))) # (!\InstReg|out20_to_16\(1) & (((\RegFile|Mux45~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(1),
	datab => \RegFile|Mux45~3_combout\,
	datac => \RegFile|Mux45~8_combout\,
	datad => \RegFile|Mux45~10_combout\,
	combout => \RegFile|Mux45~11_combout\);

-- Location: LCCOMB_X38_Y16_N2
\RegFile|Mux45~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux45~21_combout\ = (\RegFile|rd_data1[31]~2_combout\ & ((\RegFile|Mux45~18_combout\ & (\RegFile|Mux45~20_combout\)) # (!\RegFile|Mux45~18_combout\ & ((\RegFile|Mux45~11_combout\))))) # (!\RegFile|rd_data1[31]~2_combout\ & 
-- (((\RegFile|Mux45~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux45~20_combout\,
	datab => \RegFile|rd_data1[31]~2_combout\,
	datac => \RegFile|Mux45~18_combout\,
	datad => \RegFile|Mux45~11_combout\,
	combout => \RegFile|Mux45~21_combout\);

-- Location: LCCOMB_X38_Y16_N4
\RegFile|Mux45~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux45~22_combout\ = (\RegFile|Mux45~21_combout\ & ((\InstReg|out20_to_16\(0)) # ((\InstReg|out20_to_16\(2)) # (\RegFile|rd_data1[31]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \InstReg|out20_to_16\(2),
	datac => \RegFile|rd_data1[31]~6_combout\,
	datad => \RegFile|Mux45~21_combout\,
	combout => \RegFile|Mux45~22_combout\);

-- Location: FF_X38_Y16_N5
\RegFile|rd_data1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|Mux45~22_combout\,
	ena => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|rd_data1\(18));

-- Location: LCCOMB_X37_Y15_N10
\RegB|output[18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegB|output[18]~feeder_combout\ = \RegFile|rd_data1\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegFile|rd_data1\(18),
	combout => \RegB|output[18]~feeder_combout\);

-- Location: FF_X37_Y15_N11
\RegB|output[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegB|output[18]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegB|output\(18));

-- Location: LCCOMB_X34_Y20_N16
\MemtoRegMux|output[19]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MemtoRegMux|output[19]~19_combout\ = (\InstReg|out20_to_16\(3) & !\MemToReg~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InstReg|out20_to_16\(3),
	datac => \MemToReg~input_o\,
	combout => \MemtoRegMux|output[19]~19_combout\);

-- Location: LCCOMB_X31_Y17_N6
\RegFile|regs[15][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[15][19]~feeder_combout\ = \MemtoRegMux|output[19]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[19]~19_combout\,
	combout => \RegFile|regs[15][19]~feeder_combout\);

-- Location: FF_X31_Y17_N7
\RegFile|regs[15][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[15][19]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[15][19]~q\);

-- Location: FF_X27_Y17_N21
\RegFile|regs[13][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[19]~19_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[13][19]~q\);

-- Location: LCCOMB_X26_Y17_N26
\RegFile|regs[14][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[14][19]~feeder_combout\ = \MemtoRegMux|output[19]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[19]~19_combout\,
	combout => \RegFile|regs[14][19]~feeder_combout\);

-- Location: FF_X26_Y17_N27
\RegFile|regs[14][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[14][19]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[14][19]~q\);

-- Location: FF_X27_Y17_N7
\RegFile|regs[12][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[19]~19_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[12][19]~q\);

-- Location: LCCOMB_X27_Y17_N6
\RegFile|Mux44~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux44~19_combout\ = (\InstReg|out20_to_16\(0) & (((\InstReg|out20_to_16\(1))))) # (!\InstReg|out20_to_16\(0) & ((\InstReg|out20_to_16\(1) & (\RegFile|regs[14][19]~q\)) # (!\InstReg|out20_to_16\(1) & ((\RegFile|regs[12][19]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[14][19]~q\,
	datab => \InstReg|out20_to_16\(0),
	datac => \RegFile|regs[12][19]~q\,
	datad => \InstReg|out20_to_16\(1),
	combout => \RegFile|Mux44~19_combout\);

-- Location: LCCOMB_X27_Y17_N20
\RegFile|Mux44~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux44~20_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|Mux44~19_combout\ & (\RegFile|regs[15][19]~q\)) # (!\RegFile|Mux44~19_combout\ & ((\RegFile|regs[13][19]~q\))))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|Mux44~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[15][19]~q\,
	datab => \InstReg|out20_to_16\(0),
	datac => \RegFile|regs[13][19]~q\,
	datad => \RegFile|Mux44~19_combout\,
	combout => \RegFile|Mux44~20_combout\);

-- Location: LCCOMB_X37_Y21_N12
\RegFile|regs[10][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[10][19]~feeder_combout\ = \MemtoRegMux|output[19]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[19]~19_combout\,
	combout => \RegFile|regs[10][19]~feeder_combout\);

-- Location: FF_X37_Y21_N13
\RegFile|regs[10][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[10][19]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[10][19]~q\);

-- Location: FF_X36_Y21_N29
\RegFile|regs[11][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[19]~19_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[11][19]~q\);

-- Location: LCCOMB_X36_Y21_N18
\RegFile|regs[9][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[9][19]~feeder_combout\ = \MemtoRegMux|output[19]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[19]~19_combout\,
	combout => \RegFile|regs[9][19]~feeder_combout\);

-- Location: FF_X36_Y21_N19
\RegFile|regs[9][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[9][19]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[9][19]~q\);

-- Location: FF_X37_Y21_N3
\RegFile|regs[8][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[19]~19_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[8][19]~q\);

-- Location: LCCOMB_X37_Y21_N2
\RegFile|Mux44~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux44~2_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|regs[9][19]~q\) # ((\InstReg|out20_to_16\(1))))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|regs[8][19]~q\ & !\InstReg|out20_to_16\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \RegFile|regs[9][19]~q\,
	datac => \RegFile|regs[8][19]~q\,
	datad => \InstReg|out20_to_16\(1),
	combout => \RegFile|Mux44~2_combout\);

-- Location: LCCOMB_X36_Y21_N28
\RegFile|Mux44~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux44~3_combout\ = (\InstReg|out20_to_16\(1) & ((\RegFile|Mux44~2_combout\ & ((\RegFile|regs[11][19]~q\))) # (!\RegFile|Mux44~2_combout\ & (\RegFile|regs[10][19]~q\)))) # (!\InstReg|out20_to_16\(1) & (((\RegFile|Mux44~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(1),
	datab => \RegFile|regs[10][19]~q\,
	datac => \RegFile|regs[11][19]~q\,
	datad => \RegFile|Mux44~2_combout\,
	combout => \RegFile|Mux44~3_combout\);

-- Location: LCCOMB_X37_Y16_N30
\RegFile|regs[21][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[21][19]~feeder_combout\ = \MemtoRegMux|output[19]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[19]~19_combout\,
	combout => \RegFile|regs[21][19]~feeder_combout\);

-- Location: FF_X37_Y16_N31
\RegFile|regs[21][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[21][19]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[21][19]~q\);

-- Location: LCCOMB_X37_Y16_N8
\RegFile|regs[25][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[25][19]~feeder_combout\ = \MemtoRegMux|output[19]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[19]~19_combout\,
	combout => \RegFile|regs[25][19]~feeder_combout\);

-- Location: FF_X37_Y16_N9
\RegFile|regs[25][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[25][19]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[25][19]~q\);

-- Location: FF_X36_Y16_N5
\RegFile|regs[17][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[19]~19_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[17][19]~q\);

-- Location: LCCOMB_X36_Y16_N4
\RegFile|Mux44~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux44~4_combout\ = (\InstReg|out20_to_16\(2) & (((\InstReg|out20_to_16\(3))))) # (!\InstReg|out20_to_16\(2) & ((\InstReg|out20_to_16\(3) & (\RegFile|regs[25][19]~q\)) # (!\InstReg|out20_to_16\(3) & ((\RegFile|regs[17][19]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(2),
	datab => \RegFile|regs[25][19]~q\,
	datac => \RegFile|regs[17][19]~q\,
	datad => \InstReg|out20_to_16\(3),
	combout => \RegFile|Mux44~4_combout\);

-- Location: FF_X36_Y16_N11
\RegFile|regs[29][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[19]~19_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[29][19]~q\);

-- Location: LCCOMB_X36_Y16_N10
\RegFile|Mux44~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux44~5_combout\ = (\RegFile|Mux44~4_combout\ & (((\RegFile|regs[29][19]~q\) # (!\InstReg|out20_to_16\(2))))) # (!\RegFile|Mux44~4_combout\ & (\RegFile|regs[21][19]~q\ & ((\InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[21][19]~q\,
	datab => \RegFile|Mux44~4_combout\,
	datac => \RegFile|regs[29][19]~q\,
	datad => \InstReg|out20_to_16\(2),
	combout => \RegFile|Mux44~5_combout\);

-- Location: LCCOMB_X24_Y18_N20
\RegFile|regs~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs~20_combout\ = (!\JumpAndLink~input_o\ & (!\MemToReg~input_o\ & \InstReg|out20_to_16\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \JumpAndLink~input_o\,
	datac => \MemToReg~input_o\,
	datad => \InstReg|out20_to_16\(3),
	combout => \RegFile|regs~20_combout\);

-- Location: FF_X24_Y18_N21
\RegFile|regs[31][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|regs[31][13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[31][19]~q\);

-- Location: FF_X25_Y18_N13
\RegFile|regs[27][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[19]~19_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[27][19]~q\);

-- Location: LCCOMB_X26_Y20_N0
\RegFile|regs[23][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[23][19]~feeder_combout\ = \MemtoRegMux|output[19]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[19]~19_combout\,
	combout => \RegFile|regs[23][19]~feeder_combout\);

-- Location: FF_X26_Y20_N1
\RegFile|regs[23][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[23][19]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[23][19]~q\);

-- Location: FF_X25_Y18_N11
\RegFile|regs[19][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[19]~19_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[19][19]~q\);

-- Location: LCCOMB_X25_Y18_N10
\RegFile|Mux44~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux44~11_combout\ = (\InstReg|out20_to_16\(3) & (((\InstReg|out20_to_16\(2))))) # (!\InstReg|out20_to_16\(3) & ((\InstReg|out20_to_16\(2) & (\RegFile|regs[23][19]~q\)) # (!\InstReg|out20_to_16\(2) & ((\RegFile|regs[19][19]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(3),
	datab => \RegFile|regs[23][19]~q\,
	datac => \RegFile|regs[19][19]~q\,
	datad => \InstReg|out20_to_16\(2),
	combout => \RegFile|Mux44~11_combout\);

-- Location: LCCOMB_X25_Y18_N12
\RegFile|Mux44~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux44~12_combout\ = (\InstReg|out20_to_16\(3) & ((\RegFile|Mux44~11_combout\ & (\RegFile|regs[31][19]~q\)) # (!\RegFile|Mux44~11_combout\ & ((\RegFile|regs[27][19]~q\))))) # (!\InstReg|out20_to_16\(3) & (((\RegFile|Mux44~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(3),
	datab => \RegFile|regs[31][19]~q\,
	datac => \RegFile|regs[27][19]~q\,
	datad => \RegFile|Mux44~11_combout\,
	combout => \RegFile|Mux44~12_combout\);

-- Location: LCCOMB_X34_Y18_N8
\RegFile|regs[24][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[24][19]~feeder_combout\ = \MemtoRegMux|output[19]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[19]~19_combout\,
	combout => \RegFile|regs[24][19]~feeder_combout\);

-- Location: FF_X34_Y18_N9
\RegFile|regs[24][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[24][19]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[24][19]~q\);

-- Location: FF_X38_Y18_N5
\RegFile|regs[16][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[19]~19_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[16][19]~q\);

-- Location: LCCOMB_X38_Y18_N4
\RegFile|Mux44~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux44~8_combout\ = (\InstReg|out20_to_16\(2) & (((\InstReg|out20_to_16\(3))))) # (!\InstReg|out20_to_16\(2) & ((\InstReg|out20_to_16\(3) & (\RegFile|regs[24][19]~q\)) # (!\InstReg|out20_to_16\(3) & ((\RegFile|regs[16][19]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[24][19]~q\,
	datab => \InstReg|out20_to_16\(2),
	datac => \RegFile|regs[16][19]~q\,
	datad => \InstReg|out20_to_16\(3),
	combout => \RegFile|Mux44~8_combout\);

-- Location: FF_X38_Y18_N19
\RegFile|regs[28][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[19]~19_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[28][19]~q\);

-- Location: LCCOMB_X39_Y18_N18
\RegFile|regs[20][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[20][19]~feeder_combout\ = \MemtoRegMux|output[19]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[19]~19_combout\,
	combout => \RegFile|regs[20][19]~feeder_combout\);

-- Location: FF_X39_Y18_N19
\RegFile|regs[20][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[20][19]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[20][19]~q\);

-- Location: LCCOMB_X38_Y18_N18
\RegFile|Mux44~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux44~9_combout\ = (\InstReg|out20_to_16\(2) & ((\RegFile|Mux44~8_combout\ & (\RegFile|regs[28][19]~q\)) # (!\RegFile|Mux44~8_combout\ & ((\RegFile|regs[20][19]~q\))))) # (!\InstReg|out20_to_16\(2) & (\RegFile|Mux44~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(2),
	datab => \RegFile|Mux44~8_combout\,
	datac => \RegFile|regs[28][19]~q\,
	datad => \RegFile|regs[20][19]~q\,
	combout => \RegFile|Mux44~9_combout\);

-- Location: LCCOMB_X29_Y21_N28
\RegFile|regs[26][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[26][19]~feeder_combout\ = \MemtoRegMux|output[19]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[19]~19_combout\,
	combout => \RegFile|regs[26][19]~feeder_combout\);

-- Location: FF_X29_Y21_N29
\RegFile|regs[26][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[26][19]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[26][19]~q\);

-- Location: FF_X26_Y19_N23
\RegFile|regs[30][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[19]~19_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[30][19]~q\);

-- Location: LCCOMB_X26_Y20_N6
\RegFile|regs[22][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[22][19]~feeder_combout\ = \MemtoRegMux|output[19]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[19]~19_combout\,
	combout => \RegFile|regs[22][19]~feeder_combout\);

-- Location: FF_X26_Y20_N7
\RegFile|regs[22][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[22][19]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[22][19]~q\);

-- Location: FF_X26_Y19_N17
\RegFile|regs[18][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[19]~19_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[18][19]~q\);

-- Location: LCCOMB_X26_Y19_N16
\RegFile|Mux44~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux44~6_combout\ = (\InstReg|out20_to_16\(2) & ((\RegFile|regs[22][19]~q\) # ((\InstReg|out20_to_16\(3))))) # (!\InstReg|out20_to_16\(2) & (((\RegFile|regs[18][19]~q\ & !\InstReg|out20_to_16\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(2),
	datab => \RegFile|regs[22][19]~q\,
	datac => \RegFile|regs[18][19]~q\,
	datad => \InstReg|out20_to_16\(3),
	combout => \RegFile|Mux44~6_combout\);

-- Location: LCCOMB_X26_Y19_N22
\RegFile|Mux44~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux44~7_combout\ = (\InstReg|out20_to_16\(3) & ((\RegFile|Mux44~6_combout\ & ((\RegFile|regs[30][19]~q\))) # (!\RegFile|Mux44~6_combout\ & (\RegFile|regs[26][19]~q\)))) # (!\InstReg|out20_to_16\(3) & (((\RegFile|Mux44~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[26][19]~q\,
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[30][19]~q\,
	datad => \RegFile|Mux44~6_combout\,
	combout => \RegFile|Mux44~7_combout\);

-- Location: LCCOMB_X38_Y16_N0
\RegFile|Mux44~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux44~10_combout\ = (\InstReg|out20_to_16\(0) & (\InstReg|out20_to_16\(1))) # (!\InstReg|out20_to_16\(0) & ((\InstReg|out20_to_16\(1) & ((\RegFile|Mux44~7_combout\))) # (!\InstReg|out20_to_16\(1) & (\RegFile|Mux44~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \InstReg|out20_to_16\(1),
	datac => \RegFile|Mux44~9_combout\,
	datad => \RegFile|Mux44~7_combout\,
	combout => \RegFile|Mux44~10_combout\);

-- Location: LCCOMB_X38_Y16_N26
\RegFile|Mux44~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux44~13_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|Mux44~10_combout\ & ((\RegFile|Mux44~12_combout\))) # (!\RegFile|Mux44~10_combout\ & (\RegFile|Mux44~5_combout\)))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|Mux44~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \RegFile|Mux44~5_combout\,
	datac => \RegFile|Mux44~12_combout\,
	datad => \RegFile|Mux44~10_combout\,
	combout => \RegFile|Mux44~13_combout\);

-- Location: LCCOMB_X39_Y18_N4
\RegFile|regs[2][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[2][19]~feeder_combout\ = \MemtoRegMux|output[19]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[19]~19_combout\,
	combout => \RegFile|regs[2][19]~feeder_combout\);

-- Location: FF_X39_Y18_N5
\RegFile|regs[2][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[2][19]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[2][19]~q\);

-- Location: FF_X38_Y16_N21
\RegFile|regs[3][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[19]~19_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[3][19]~q\);

-- Location: FF_X37_Y19_N25
\RegFile|regs[1][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[19]~19_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[1][19]~q\);

-- Location: FF_X30_Y19_N5
\RegFile|regs[5][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[19]~19_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[5][19]~q\);

-- Location: FF_X30_Y19_N27
\RegFile|regs[7][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[19]~19_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[7][19]~q\);

-- Location: FF_X35_Y19_N31
\RegFile|regs[4][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[19]~19_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[4][19]~q\);

-- Location: LCCOMB_X34_Y20_N26
\RegFile|regs[6][19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[6][19]~feeder_combout\ = \MemtoRegMux|output[19]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[19]~19_combout\,
	combout => \RegFile|regs[6][19]~feeder_combout\);

-- Location: FF_X34_Y20_N27
\RegFile|regs[6][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[6][19]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[6][19]~q\);

-- Location: LCCOMB_X35_Y19_N30
\RegFile|Mux44~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux44~14_combout\ = (\InstReg|out20_to_16\(1) & ((\InstReg|out20_to_16\(0)) # ((\RegFile|regs[6][19]~q\)))) # (!\InstReg|out20_to_16\(1) & (!\InstReg|out20_to_16\(0) & (\RegFile|regs[4][19]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(1),
	datab => \InstReg|out20_to_16\(0),
	datac => \RegFile|regs[4][19]~q\,
	datad => \RegFile|regs[6][19]~q\,
	combout => \RegFile|Mux44~14_combout\);

-- Location: LCCOMB_X30_Y19_N26
\RegFile|Mux44~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux44~15_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|Mux44~14_combout\ & ((\RegFile|regs[7][19]~q\))) # (!\RegFile|Mux44~14_combout\ & (\RegFile|regs[5][19]~q\)))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|Mux44~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \RegFile|regs[5][19]~q\,
	datac => \RegFile|regs[7][19]~q\,
	datad => \RegFile|Mux44~14_combout\,
	combout => \RegFile|Mux44~15_combout\);

-- Location: LCCOMB_X37_Y19_N24
\RegFile|Mux44~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux44~16_combout\ = (\RegFile|rd_data1[31]~4_combout\ & ((\RegFile|rd_data1[31]~5_combout\) # ((\RegFile|Mux44~15_combout\)))) # (!\RegFile|rd_data1[31]~4_combout\ & (!\RegFile|rd_data1[31]~5_combout\ & (\RegFile|regs[1][19]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~4_combout\,
	datab => \RegFile|rd_data1[31]~5_combout\,
	datac => \RegFile|regs[1][19]~q\,
	datad => \RegFile|Mux44~15_combout\,
	combout => \RegFile|Mux44~16_combout\);

-- Location: LCCOMB_X38_Y16_N20
\RegFile|Mux44~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux44~17_combout\ = (\RegFile|rd_data1[31]~5_combout\ & ((\RegFile|Mux44~16_combout\ & ((\RegFile|regs[3][19]~q\))) # (!\RegFile|Mux44~16_combout\ & (\RegFile|regs[2][19]~q\)))) # (!\RegFile|rd_data1[31]~5_combout\ & 
-- (((\RegFile|Mux44~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~5_combout\,
	datab => \RegFile|regs[2][19]~q\,
	datac => \RegFile|regs[3][19]~q\,
	datad => \RegFile|Mux44~16_combout\,
	combout => \RegFile|Mux44~17_combout\);

-- Location: LCCOMB_X38_Y16_N10
\RegFile|Mux44~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux44~18_combout\ = (\RegFile|rd_data1[31]~3_combout\ & (\RegFile|rd_data1[31]~2_combout\)) # (!\RegFile|rd_data1[31]~3_combout\ & ((\RegFile|rd_data1[31]~2_combout\ & (\RegFile|Mux44~13_combout\)) # (!\RegFile|rd_data1[31]~2_combout\ & 
-- ((\RegFile|Mux44~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~3_combout\,
	datab => \RegFile|rd_data1[31]~2_combout\,
	datac => \RegFile|Mux44~13_combout\,
	datad => \RegFile|Mux44~17_combout\,
	combout => \RegFile|Mux44~18_combout\);

-- Location: LCCOMB_X38_Y16_N24
\RegFile|Mux44~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux44~21_combout\ = (\RegFile|rd_data1[31]~3_combout\ & ((\RegFile|Mux44~18_combout\ & (\RegFile|Mux44~20_combout\)) # (!\RegFile|Mux44~18_combout\ & ((\RegFile|Mux44~3_combout\))))) # (!\RegFile|rd_data1[31]~3_combout\ & 
-- (((\RegFile|Mux44~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~3_combout\,
	datab => \RegFile|Mux44~20_combout\,
	datac => \RegFile|Mux44~3_combout\,
	datad => \RegFile|Mux44~18_combout\,
	combout => \RegFile|Mux44~21_combout\);

-- Location: LCCOMB_X38_Y16_N30
\RegFile|Mux44~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux44~22_combout\ = (\RegFile|Mux44~21_combout\ & ((\InstReg|out20_to_16\(0)) # ((\InstReg|out20_to_16\(2)) # (\RegFile|rd_data1[31]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \InstReg|out20_to_16\(2),
	datac => \RegFile|rd_data1[31]~6_combout\,
	datad => \RegFile|Mux44~21_combout\,
	combout => \RegFile|Mux44~22_combout\);

-- Location: FF_X38_Y16_N31
\RegFile|rd_data1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|Mux44~22_combout\,
	ena => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|rd_data1\(19));

-- Location: LCCOMB_X37_Y15_N20
\RegB|output[19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegB|output[19]~feeder_combout\ = \RegFile|rd_data1\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RegFile|rd_data1\(19),
	combout => \RegB|output[19]~feeder_combout\);

-- Location: FF_X37_Y15_N21
\RegB|output[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegB|output[19]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegB|output\(19));

-- Location: LCCOMB_X34_Y19_N8
\MemtoRegMux|output[20]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MemtoRegMux|output[20]~20_combout\ = (\InstReg|out20_to_16\(4) & !\MemToReg~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InstReg|out20_to_16\(4),
	datad => \MemToReg~input_o\,
	combout => \MemtoRegMux|output[20]~20_combout\);

-- Location: LCCOMB_X36_Y21_N26
\RegFile|regs[9][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[9][20]~feeder_combout\ = \MemtoRegMux|output[20]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[20]~20_combout\,
	combout => \RegFile|regs[9][20]~feeder_combout\);

-- Location: FF_X36_Y21_N27
\RegFile|regs[9][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[9][20]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[9][20]~q\);

-- Location: FF_X36_Y21_N13
\RegFile|regs[11][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[20]~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[11][20]~q\);

-- Location: LCCOMB_X37_Y21_N0
\RegFile|regs[10][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[10][20]~feeder_combout\ = \MemtoRegMux|output[20]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[20]~20_combout\,
	combout => \RegFile|regs[10][20]~feeder_combout\);

-- Location: FF_X37_Y21_N1
\RegFile|regs[10][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[10][20]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[10][20]~q\);

-- Location: FF_X37_Y21_N23
\RegFile|regs[8][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[20]~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[8][20]~q\);

-- Location: LCCOMB_X37_Y21_N22
\RegFile|Mux43~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux43~12_combout\ = (\InstReg|out20_to_16\(0) & (((\InstReg|out20_to_16\(1))))) # (!\InstReg|out20_to_16\(0) & ((\InstReg|out20_to_16\(1) & (\RegFile|regs[10][20]~q\)) # (!\InstReg|out20_to_16\(1) & ((\RegFile|regs[8][20]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \RegFile|regs[10][20]~q\,
	datac => \RegFile|regs[8][20]~q\,
	datad => \InstReg|out20_to_16\(1),
	combout => \RegFile|Mux43~12_combout\);

-- Location: LCCOMB_X36_Y21_N12
\RegFile|Mux43~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux43~13_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|Mux43~12_combout\ & ((\RegFile|regs[11][20]~q\))) # (!\RegFile|Mux43~12_combout\ & (\RegFile|regs[9][20]~q\)))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|Mux43~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[9][20]~q\,
	datab => \InstReg|out20_to_16\(0),
	datac => \RegFile|regs[11][20]~q\,
	datad => \RegFile|Mux43~12_combout\,
	combout => \RegFile|Mux43~13_combout\);

-- Location: LCCOMB_X39_Y19_N24
\RegFile|regs[5][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[5][20]~feeder_combout\ = \MemtoRegMux|output[20]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[20]~20_combout\,
	combout => \RegFile|regs[5][20]~feeder_combout\);

-- Location: FF_X39_Y19_N25
\RegFile|regs[5][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[5][20]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[5][20]~q\);

-- Location: FF_X38_Y19_N13
\RegFile|regs[4][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[20]~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[4][20]~q\);

-- Location: LCCOMB_X38_Y19_N12
\RegFile|Mux43~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux43~14_combout\ = (\InstReg|out20_to_16\(1) & (((\InstReg|out20_to_16\(0))))) # (!\InstReg|out20_to_16\(1) & ((\InstReg|out20_to_16\(0) & (\RegFile|regs[5][20]~q\)) # (!\InstReg|out20_to_16\(0) & ((\RegFile|regs[4][20]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(1),
	datab => \RegFile|regs[5][20]~q\,
	datac => \RegFile|regs[4][20]~q\,
	datad => \InstReg|out20_to_16\(0),
	combout => \RegFile|Mux43~14_combout\);

-- Location: LCCOMB_X34_Y19_N24
\RegFile|regs[6][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[6][20]~feeder_combout\ = \MemtoRegMux|output[20]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[20]~20_combout\,
	combout => \RegFile|regs[6][20]~feeder_combout\);

-- Location: FF_X34_Y19_N25
\RegFile|regs[6][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[6][20]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[6][20]~q\);

-- Location: FF_X38_Y19_N27
\RegFile|regs[7][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[20]~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[7][20]~q\);

-- Location: LCCOMB_X38_Y19_N26
\RegFile|Mux43~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux43~15_combout\ = (\RegFile|Mux43~14_combout\ & (((\RegFile|regs[7][20]~q\) # (!\InstReg|out20_to_16\(1))))) # (!\RegFile|Mux43~14_combout\ & (\RegFile|regs[6][20]~q\ & ((\InstReg|out20_to_16\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux43~14_combout\,
	datab => \RegFile|regs[6][20]~q\,
	datac => \RegFile|regs[7][20]~q\,
	datad => \InstReg|out20_to_16\(1),
	combout => \RegFile|Mux43~15_combout\);

-- Location: FF_X39_Y17_N1
\RegFile|regs[3][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[20]~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[3][20]~q\);

-- Location: LCCOMB_X40_Y17_N14
\RegFile|regs[2][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[2][20]~feeder_combout\ = \MemtoRegMux|output[20]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[20]~20_combout\,
	combout => \RegFile|regs[2][20]~feeder_combout\);

-- Location: FF_X40_Y17_N15
\RegFile|regs[2][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[2][20]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[2][20]~q\);

-- Location: FF_X39_Y17_N7
\RegFile|regs[1][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[20]~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[1][20]~q\);

-- Location: LCCOMB_X39_Y17_N6
\RegFile|Mux43~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux43~16_combout\ = (\RegFile|rd_data1[31]~5_combout\ & ((\RegFile|regs[2][20]~q\) # ((\RegFile|rd_data1[31]~4_combout\)))) # (!\RegFile|rd_data1[31]~5_combout\ & (((\RegFile|regs[1][20]~q\ & !\RegFile|rd_data1[31]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[2][20]~q\,
	datab => \RegFile|rd_data1[31]~5_combout\,
	datac => \RegFile|regs[1][20]~q\,
	datad => \RegFile|rd_data1[31]~4_combout\,
	combout => \RegFile|Mux43~16_combout\);

-- Location: LCCOMB_X39_Y17_N0
\RegFile|Mux43~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux43~17_combout\ = (\RegFile|rd_data1[31]~4_combout\ & ((\RegFile|Mux43~16_combout\ & ((\RegFile|regs[3][20]~q\))) # (!\RegFile|Mux43~16_combout\ & (\RegFile|Mux43~15_combout\)))) # (!\RegFile|rd_data1[31]~4_combout\ & 
-- (((\RegFile|Mux43~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux43~15_combout\,
	datab => \RegFile|rd_data1[31]~4_combout\,
	datac => \RegFile|regs[3][20]~q\,
	datad => \RegFile|Mux43~16_combout\,
	combout => \RegFile|Mux43~17_combout\);

-- Location: LCCOMB_X39_Y17_N30
\RegFile|Mux43~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux43~18_combout\ = (\RegFile|rd_data1[31]~2_combout\ & (\RegFile|rd_data1[31]~3_combout\)) # (!\RegFile|rd_data1[31]~2_combout\ & ((\RegFile|rd_data1[31]~3_combout\ & (\RegFile|Mux43~13_combout\)) # (!\RegFile|rd_data1[31]~3_combout\ & 
-- ((\RegFile|Mux43~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~2_combout\,
	datab => \RegFile|rd_data1[31]~3_combout\,
	datac => \RegFile|Mux43~13_combout\,
	datad => \RegFile|Mux43~17_combout\,
	combout => \RegFile|Mux43~18_combout\);

-- Location: LCCOMB_X34_Y20_N20
\RegFile|regs[15][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[15][20]~feeder_combout\ = \MemtoRegMux|output[20]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[20]~20_combout\,
	combout => \RegFile|regs[15][20]~feeder_combout\);

-- Location: FF_X34_Y20_N21
\RegFile|regs[15][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[15][20]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[15][20]~q\);

-- Location: FF_X26_Y17_N29
\RegFile|regs[14][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[20]~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[14][20]~q\);

-- Location: LCCOMB_X25_Y17_N16
\RegFile|regs[13][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[13][20]~feeder_combout\ = \MemtoRegMux|output[20]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[20]~20_combout\,
	combout => \RegFile|regs[13][20]~feeder_combout\);

-- Location: FF_X25_Y17_N17
\RegFile|regs[13][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[13][20]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[13][20]~q\);

-- Location: LCCOMB_X27_Y17_N0
\RegFile|regs[12][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[12][20]~feeder_combout\ = \MemtoRegMux|output[20]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[20]~20_combout\,
	combout => \RegFile|regs[12][20]~feeder_combout\);

-- Location: FF_X27_Y17_N1
\RegFile|regs[12][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[12][20]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[12][20]~q\);

-- Location: LCCOMB_X26_Y17_N18
\RegFile|Mux43~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux43~19_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|regs[13][20]~q\) # ((\InstReg|out20_to_16\(1))))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|regs[12][20]~q\ & !\InstReg|out20_to_16\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[13][20]~q\,
	datab => \RegFile|regs[12][20]~q\,
	datac => \InstReg|out20_to_16\(0),
	datad => \InstReg|out20_to_16\(1),
	combout => \RegFile|Mux43~19_combout\);

-- Location: LCCOMB_X26_Y17_N28
\RegFile|Mux43~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux43~20_combout\ = (\InstReg|out20_to_16\(1) & ((\RegFile|Mux43~19_combout\ & (\RegFile|regs[15][20]~q\)) # (!\RegFile|Mux43~19_combout\ & ((\RegFile|regs[14][20]~q\))))) # (!\InstReg|out20_to_16\(1) & (((\RegFile|Mux43~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(1),
	datab => \RegFile|regs[15][20]~q\,
	datac => \RegFile|regs[14][20]~q\,
	datad => \RegFile|Mux43~19_combout\,
	combout => \RegFile|Mux43~20_combout\);

-- Location: LCCOMB_X26_Y19_N18
\RegFile|regs[30][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[30][20]~feeder_combout\ = \MemtoRegMux|output[20]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[20]~20_combout\,
	combout => \RegFile|regs[30][20]~feeder_combout\);

-- Location: FF_X26_Y19_N19
\RegFile|regs[30][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[30][20]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[30][20]~q\);

-- Location: FF_X27_Y19_N17
\RegFile|regs[26][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[20]~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[26][20]~q\);

-- Location: LCCOMB_X27_Y19_N6
\RegFile|regs[22][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[22][20]~feeder_combout\ = \MemtoRegMux|output[20]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[20]~20_combout\,
	combout => \RegFile|regs[22][20]~feeder_combout\);

-- Location: FF_X27_Y19_N7
\RegFile|regs[22][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[22][20]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[22][20]~q\);

-- Location: FF_X26_Y19_N9
\RegFile|regs[18][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[20]~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[18][20]~q\);

-- Location: LCCOMB_X26_Y19_N8
\RegFile|Mux43~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux43~2_combout\ = (\InstReg|out20_to_16\(3) & (((\InstReg|out20_to_16\(2))))) # (!\InstReg|out20_to_16\(3) & ((\InstReg|out20_to_16\(2) & (\RegFile|regs[22][20]~q\)) # (!\InstReg|out20_to_16\(2) & ((\RegFile|regs[18][20]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[22][20]~q\,
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[18][20]~q\,
	datad => \InstReg|out20_to_16\(2),
	combout => \RegFile|Mux43~2_combout\);

-- Location: LCCOMB_X27_Y19_N16
\RegFile|Mux43~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux43~3_combout\ = (\InstReg|out20_to_16\(3) & ((\RegFile|Mux43~2_combout\ & (\RegFile|regs[30][20]~q\)) # (!\RegFile|Mux43~2_combout\ & ((\RegFile|regs[26][20]~q\))))) # (!\InstReg|out20_to_16\(3) & (((\RegFile|Mux43~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(3),
	datab => \RegFile|regs[30][20]~q\,
	datac => \RegFile|regs[26][20]~q\,
	datad => \RegFile|Mux43~2_combout\,
	combout => \RegFile|Mux43~3_combout\);

-- Location: LCCOMB_X24_Y18_N18
\RegFile|regs~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs~21_combout\ = (!\JumpAndLink~input_o\ & (\InstReg|out20_to_16\(4) & !\MemToReg~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \JumpAndLink~input_o\,
	datac => \InstReg|out20_to_16\(4),
	datad => \MemToReg~input_o\,
	combout => \RegFile|regs~21_combout\);

-- Location: FF_X24_Y18_N19
\RegFile|regs[31][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs~21_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|regs[31][13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[31][20]~q\);

-- Location: FF_X25_Y18_N9
\RegFile|regs[27][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[20]~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[27][20]~q\);

-- Location: FF_X25_Y18_N3
\RegFile|regs[19][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[20]~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[19][20]~q\);

-- Location: LCCOMB_X26_Y21_N26
\RegFile|regs[23][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[23][20]~feeder_combout\ = \MemtoRegMux|output[20]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[20]~20_combout\,
	combout => \RegFile|regs[23][20]~feeder_combout\);

-- Location: FF_X26_Y21_N27
\RegFile|regs[23][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[23][20]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[23][20]~q\);

-- Location: LCCOMB_X25_Y18_N2
\RegFile|Mux43~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux43~9_combout\ = (\InstReg|out20_to_16\(3) & (\InstReg|out20_to_16\(2))) # (!\InstReg|out20_to_16\(3) & ((\InstReg|out20_to_16\(2) & ((\RegFile|regs[23][20]~q\))) # (!\InstReg|out20_to_16\(2) & (\RegFile|regs[19][20]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(3),
	datab => \InstReg|out20_to_16\(2),
	datac => \RegFile|regs[19][20]~q\,
	datad => \RegFile|regs[23][20]~q\,
	combout => \RegFile|Mux43~9_combout\);

-- Location: LCCOMB_X25_Y18_N8
\RegFile|Mux43~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux43~10_combout\ = (\InstReg|out20_to_16\(3) & ((\RegFile|Mux43~9_combout\ & (\RegFile|regs[31][20]~q\)) # (!\RegFile|Mux43~9_combout\ & ((\RegFile|regs[27][20]~q\))))) # (!\InstReg|out20_to_16\(3) & (((\RegFile|Mux43~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(3),
	datab => \RegFile|regs[31][20]~q\,
	datac => \RegFile|regs[27][20]~q\,
	datad => \RegFile|Mux43~9_combout\,
	combout => \RegFile|Mux43~10_combout\);

-- Location: LCCOMB_X29_Y16_N14
\RegFile|regs[29][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[29][20]~feeder_combout\ = \MemtoRegMux|output[20]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[20]~20_combout\,
	combout => \RegFile|regs[29][20]~feeder_combout\);

-- Location: FF_X29_Y16_N15
\RegFile|regs[29][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[29][20]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[29][20]~q\);

-- Location: LCCOMB_X29_Y16_N20
\RegFile|regs[21][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[21][20]~feeder_combout\ = \MemtoRegMux|output[20]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[20]~20_combout\,
	combout => \RegFile|regs[21][20]~feeder_combout\);

-- Location: FF_X29_Y16_N21
\RegFile|regs[21][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[21][20]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[21][20]~q\);

-- Location: LCCOMB_X27_Y16_N16
\RegFile|regs[25][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[25][20]~feeder_combout\ = \MemtoRegMux|output[20]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[20]~20_combout\,
	combout => \RegFile|regs[25][20]~feeder_combout\);

-- Location: FF_X27_Y16_N17
\RegFile|regs[25][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[25][20]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[25][20]~q\);

-- Location: FF_X27_Y16_N31
\RegFile|regs[17][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[20]~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[17][20]~q\);

-- Location: LCCOMB_X27_Y16_N30
\RegFile|Mux43~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux43~4_combout\ = (\InstReg|out20_to_16\(2) & (((\InstReg|out20_to_16\(3))))) # (!\InstReg|out20_to_16\(2) & ((\InstReg|out20_to_16\(3) & (\RegFile|regs[25][20]~q\)) # (!\InstReg|out20_to_16\(3) & ((\RegFile|regs[17][20]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(2),
	datab => \RegFile|regs[25][20]~q\,
	datac => \RegFile|regs[17][20]~q\,
	datad => \InstReg|out20_to_16\(3),
	combout => \RegFile|Mux43~4_combout\);

-- Location: LCCOMB_X30_Y16_N24
\RegFile|Mux43~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux43~5_combout\ = (\InstReg|out20_to_16\(2) & ((\RegFile|Mux43~4_combout\ & (\RegFile|regs[29][20]~q\)) # (!\RegFile|Mux43~4_combout\ & ((\RegFile|regs[21][20]~q\))))) # (!\InstReg|out20_to_16\(2) & (((\RegFile|Mux43~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[29][20]~q\,
	datab => \RegFile|regs[21][20]~q\,
	datac => \InstReg|out20_to_16\(2),
	datad => \RegFile|Mux43~4_combout\,
	combout => \RegFile|Mux43~5_combout\);

-- Location: LCCOMB_X37_Y18_N14
\RegFile|regs[20][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[20][20]~feeder_combout\ = \MemtoRegMux|output[20]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[20]~20_combout\,
	combout => \RegFile|regs[20][20]~feeder_combout\);

-- Location: FF_X37_Y18_N15
\RegFile|regs[20][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[20][20]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[20][20]~q\);

-- Location: FF_X30_Y18_N19
\RegFile|regs[28][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[20]~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[28][20]~q\);

-- Location: LCCOMB_X31_Y18_N2
\RegFile|regs[24][20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[24][20]~feeder_combout\ = \MemtoRegMux|output[20]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[20]~20_combout\,
	combout => \RegFile|regs[24][20]~feeder_combout\);

-- Location: FF_X31_Y18_N3
\RegFile|regs[24][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[24][20]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[24][20]~q\);

-- Location: FF_X30_Y18_N13
\RegFile|regs[16][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[20]~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[16][20]~q\);

-- Location: LCCOMB_X30_Y18_N12
\RegFile|Mux43~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux43~6_combout\ = (\InstReg|out20_to_16\(3) & ((\RegFile|regs[24][20]~q\) # ((\InstReg|out20_to_16\(2))))) # (!\InstReg|out20_to_16\(3) & (((\RegFile|regs[16][20]~q\ & !\InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[24][20]~q\,
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[16][20]~q\,
	datad => \InstReg|out20_to_16\(2),
	combout => \RegFile|Mux43~6_combout\);

-- Location: LCCOMB_X30_Y18_N18
\RegFile|Mux43~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux43~7_combout\ = (\InstReg|out20_to_16\(2) & ((\RegFile|Mux43~6_combout\ & ((\RegFile|regs[28][20]~q\))) # (!\RegFile|Mux43~6_combout\ & (\RegFile|regs[20][20]~q\)))) # (!\InstReg|out20_to_16\(2) & (((\RegFile|Mux43~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(2),
	datab => \RegFile|regs[20][20]~q\,
	datac => \RegFile|regs[28][20]~q\,
	datad => \RegFile|Mux43~6_combout\,
	combout => \RegFile|Mux43~7_combout\);

-- Location: LCCOMB_X38_Y16_N18
\RegFile|Mux43~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux43~8_combout\ = (\InstReg|out20_to_16\(0) & ((\InstReg|out20_to_16\(1)) # ((\RegFile|Mux43~5_combout\)))) # (!\InstReg|out20_to_16\(0) & (!\InstReg|out20_to_16\(1) & ((\RegFile|Mux43~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \InstReg|out20_to_16\(1),
	datac => \RegFile|Mux43~5_combout\,
	datad => \RegFile|Mux43~7_combout\,
	combout => \RegFile|Mux43~8_combout\);

-- Location: LCCOMB_X38_Y16_N12
\RegFile|Mux43~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux43~11_combout\ = (\InstReg|out20_to_16\(1) & ((\RegFile|Mux43~8_combout\ & ((\RegFile|Mux43~10_combout\))) # (!\RegFile|Mux43~8_combout\ & (\RegFile|Mux43~3_combout\)))) # (!\InstReg|out20_to_16\(1) & (((\RegFile|Mux43~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux43~3_combout\,
	datab => \InstReg|out20_to_16\(1),
	datac => \RegFile|Mux43~10_combout\,
	datad => \RegFile|Mux43~8_combout\,
	combout => \RegFile|Mux43~11_combout\);

-- Location: LCCOMB_X38_Y16_N6
\RegFile|Mux43~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux43~21_combout\ = (\RegFile|rd_data1[31]~2_combout\ & ((\RegFile|Mux43~18_combout\ & (\RegFile|Mux43~20_combout\)) # (!\RegFile|Mux43~18_combout\ & ((\RegFile|Mux43~11_combout\))))) # (!\RegFile|rd_data1[31]~2_combout\ & 
-- (\RegFile|Mux43~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~2_combout\,
	datab => \RegFile|Mux43~18_combout\,
	datac => \RegFile|Mux43~20_combout\,
	datad => \RegFile|Mux43~11_combout\,
	combout => \RegFile|Mux43~21_combout\);

-- Location: LCCOMB_X38_Y16_N28
\RegFile|Mux43~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux43~22_combout\ = (\RegFile|Mux43~21_combout\ & ((\InstReg|out20_to_16\(0)) # ((\InstReg|out20_to_16\(2)) # (\RegFile|rd_data1[31]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \InstReg|out20_to_16\(2),
	datac => \RegFile|rd_data1[31]~6_combout\,
	datad => \RegFile|Mux43~21_combout\,
	combout => \RegFile|Mux43~22_combout\);

-- Location: FF_X38_Y16_N29
\RegFile|rd_data1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|Mux43~22_combout\,
	ena => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|rd_data1\(20));

-- Location: LCCOMB_X37_Y15_N6
\RegB|output[20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegB|output[20]~feeder_combout\ = \RegFile|rd_data1\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegFile|rd_data1\(20),
	combout => \RegB|output[20]~feeder_combout\);

-- Location: FF_X37_Y15_N7
\RegB|output[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegB|output[20]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegB|output\(20));

-- Location: LCCOMB_X34_Y20_N30
\MemtoRegMux|output[21]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MemtoRegMux|output[21]~21_combout\ = (!\MemToReg~input_o\ & \InstReg|out25_to_0\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemToReg~input_o\,
	datad => \InstReg|out25_to_0\(21),
	combout => \MemtoRegMux|output[21]~21_combout\);

-- Location: FF_X31_Y17_N29
\RegFile|regs[15][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[21]~21_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[15][21]~q\);

-- Location: FF_X27_Y17_N11
\RegFile|regs[13][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[21]~21_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[13][21]~q\);

-- Location: LCCOMB_X26_Y17_N2
\RegFile|regs[14][21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[14][21]~feeder_combout\ = \MemtoRegMux|output[21]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[21]~21_combout\,
	combout => \RegFile|regs[14][21]~feeder_combout\);

-- Location: FF_X26_Y17_N3
\RegFile|regs[14][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[14][21]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[14][21]~q\);

-- Location: FF_X27_Y17_N13
\RegFile|regs[12][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[21]~21_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[12][21]~q\);

-- Location: LCCOMB_X27_Y17_N12
\RegFile|Mux42~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux42~19_combout\ = (\InstReg|out20_to_16\(0) & (((\InstReg|out20_to_16\(1))))) # (!\InstReg|out20_to_16\(0) & ((\InstReg|out20_to_16\(1) & (\RegFile|regs[14][21]~q\)) # (!\InstReg|out20_to_16\(1) & ((\RegFile|regs[12][21]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[14][21]~q\,
	datab => \InstReg|out20_to_16\(0),
	datac => \RegFile|regs[12][21]~q\,
	datad => \InstReg|out20_to_16\(1),
	combout => \RegFile|Mux42~19_combout\);

-- Location: LCCOMB_X27_Y17_N10
\RegFile|Mux42~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux42~20_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|Mux42~19_combout\ & (\RegFile|regs[15][21]~q\)) # (!\RegFile|Mux42~19_combout\ & ((\RegFile|regs[13][21]~q\))))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|Mux42~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[15][21]~q\,
	datab => \InstReg|out20_to_16\(0),
	datac => \RegFile|regs[13][21]~q\,
	datad => \RegFile|Mux42~19_combout\,
	combout => \RegFile|Mux42~20_combout\);

-- Location: LCCOMB_X39_Y21_N26
\RegFile|regs[10][21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[10][21]~feeder_combout\ = \MemtoRegMux|output[21]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[21]~21_combout\,
	combout => \RegFile|regs[10][21]~feeder_combout\);

-- Location: FF_X39_Y21_N27
\RegFile|regs[10][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[10][21]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[10][21]~q\);

-- Location: FF_X36_Y21_N1
\RegFile|regs[11][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[21]~21_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[11][21]~q\);

-- Location: LCCOMB_X36_Y21_N22
\RegFile|regs[9][21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[9][21]~feeder_combout\ = \MemtoRegMux|output[21]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[21]~21_combout\,
	combout => \RegFile|regs[9][21]~feeder_combout\);

-- Location: FF_X36_Y21_N23
\RegFile|regs[9][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[9][21]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[9][21]~q\);

-- Location: FF_X37_Y23_N15
\RegFile|regs[8][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[21]~21_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[8][21]~q\);

-- Location: LCCOMB_X37_Y23_N14
\RegFile|Mux42~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux42~2_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|regs[9][21]~q\) # ((\InstReg|out20_to_16\(1))))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|regs[8][21]~q\ & !\InstReg|out20_to_16\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[9][21]~q\,
	datab => \InstReg|out20_to_16\(0),
	datac => \RegFile|regs[8][21]~q\,
	datad => \InstReg|out20_to_16\(1),
	combout => \RegFile|Mux42~2_combout\);

-- Location: LCCOMB_X36_Y21_N0
\RegFile|Mux42~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux42~3_combout\ = (\InstReg|out20_to_16\(1) & ((\RegFile|Mux42~2_combout\ & ((\RegFile|regs[11][21]~q\))) # (!\RegFile|Mux42~2_combout\ & (\RegFile|regs[10][21]~q\)))) # (!\InstReg|out20_to_16\(1) & (((\RegFile|Mux42~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(1),
	datab => \RegFile|regs[10][21]~q\,
	datac => \RegFile|regs[11][21]~q\,
	datad => \RegFile|Mux42~2_combout\,
	combout => \RegFile|Mux42~3_combout\);

-- Location: LCCOMB_X39_Y19_N14
\RegFile|regs[2][21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[2][21]~feeder_combout\ = \MemtoRegMux|output[21]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[21]~21_combout\,
	combout => \RegFile|regs[2][21]~feeder_combout\);

-- Location: FF_X39_Y19_N15
\RegFile|regs[2][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[2][21]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[2][21]~q\);

-- Location: FF_X32_Y19_N27
\RegFile|regs[3][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[21]~21_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[3][21]~q\);

-- Location: FF_X37_Y19_N19
\RegFile|regs[1][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[21]~21_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[1][21]~q\);

-- Location: LCCOMB_X39_Y19_N4
\RegFile|regs[5][21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[5][21]~feeder_combout\ = \MemtoRegMux|output[21]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[21]~21_combout\,
	combout => \RegFile|regs[5][21]~feeder_combout\);

-- Location: FF_X39_Y19_N5
\RegFile|regs[5][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[5][21]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[5][21]~q\);

-- Location: FF_X38_Y19_N19
\RegFile|regs[7][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[21]~21_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[7][21]~q\);

-- Location: LCCOMB_X41_Y19_N12
\RegFile|regs[6][21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[6][21]~feeder_combout\ = \MemtoRegMux|output[21]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[21]~21_combout\,
	combout => \RegFile|regs[6][21]~feeder_combout\);

-- Location: FF_X41_Y19_N13
\RegFile|regs[6][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[6][21]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[6][21]~q\);

-- Location: FF_X38_Y19_N29
\RegFile|regs[4][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[21]~21_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[4][21]~q\);

-- Location: LCCOMB_X38_Y19_N28
\RegFile|Mux42~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux42~14_combout\ = (\InstReg|out20_to_16\(1) & ((\RegFile|regs[6][21]~q\) # ((\InstReg|out20_to_16\(0))))) # (!\InstReg|out20_to_16\(1) & (((\RegFile|regs[4][21]~q\ & !\InstReg|out20_to_16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(1),
	datab => \RegFile|regs[6][21]~q\,
	datac => \RegFile|regs[4][21]~q\,
	datad => \InstReg|out20_to_16\(0),
	combout => \RegFile|Mux42~14_combout\);

-- Location: LCCOMB_X38_Y19_N18
\RegFile|Mux42~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux42~15_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|Mux42~14_combout\ & ((\RegFile|regs[7][21]~q\))) # (!\RegFile|Mux42~14_combout\ & (\RegFile|regs[5][21]~q\)))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|Mux42~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[5][21]~q\,
	datab => \InstReg|out20_to_16\(0),
	datac => \RegFile|regs[7][21]~q\,
	datad => \RegFile|Mux42~14_combout\,
	combout => \RegFile|Mux42~15_combout\);

-- Location: LCCOMB_X37_Y19_N18
\RegFile|Mux42~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux42~16_combout\ = (\RegFile|rd_data1[31]~4_combout\ & ((\RegFile|rd_data1[31]~5_combout\) # ((\RegFile|Mux42~15_combout\)))) # (!\RegFile|rd_data1[31]~4_combout\ & (!\RegFile|rd_data1[31]~5_combout\ & (\RegFile|regs[1][21]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~4_combout\,
	datab => \RegFile|rd_data1[31]~5_combout\,
	datac => \RegFile|regs[1][21]~q\,
	datad => \RegFile|Mux42~15_combout\,
	combout => \RegFile|Mux42~16_combout\);

-- Location: LCCOMB_X32_Y19_N26
\RegFile|Mux42~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux42~17_combout\ = (\RegFile|rd_data1[31]~5_combout\ & ((\RegFile|Mux42~16_combout\ & ((\RegFile|regs[3][21]~q\))) # (!\RegFile|Mux42~16_combout\ & (\RegFile|regs[2][21]~q\)))) # (!\RegFile|rd_data1[31]~5_combout\ & 
-- (((\RegFile|Mux42~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~5_combout\,
	datab => \RegFile|regs[2][21]~q\,
	datac => \RegFile|regs[3][21]~q\,
	datad => \RegFile|Mux42~16_combout\,
	combout => \RegFile|Mux42~17_combout\);

-- Location: LCCOMB_X26_Y20_N30
\RegFile|regs[23][21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[23][21]~feeder_combout\ = \MemtoRegMux|output[21]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[21]~21_combout\,
	combout => \RegFile|regs[23][21]~feeder_combout\);

-- Location: FF_X26_Y20_N31
\RegFile|regs[23][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[23][21]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[23][21]~q\);

-- Location: FF_X25_Y18_N27
\RegFile|regs[19][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[21]~21_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[19][21]~q\);

-- Location: LCCOMB_X25_Y18_N26
\RegFile|Mux42~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux42~11_combout\ = (\InstReg|out20_to_16\(3) & (((\InstReg|out20_to_16\(2))))) # (!\InstReg|out20_to_16\(3) & ((\InstReg|out20_to_16\(2) & (\RegFile|regs[23][21]~q\)) # (!\InstReg|out20_to_16\(2) & ((\RegFile|regs[19][21]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[23][21]~q\,
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[19][21]~q\,
	datad => \InstReg|out20_to_16\(2),
	combout => \RegFile|Mux42~11_combout\);

-- Location: FF_X25_Y18_N25
\RegFile|regs[27][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[21]~21_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[27][21]~q\);

-- Location: LCCOMB_X26_Y18_N2
\RegFile|regs~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs~22_combout\ = (!\MemToReg~input_o\ & (\InstReg|out25_to_0\(21) & !\JumpAndLink~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemToReg~input_o\,
	datac => \InstReg|out25_to_0\(21),
	datad => \JumpAndLink~input_o\,
	combout => \RegFile|regs~22_combout\);

-- Location: FF_X26_Y18_N3
\RegFile|regs[31][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs~22_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|regs[31][13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[31][21]~q\);

-- Location: LCCOMB_X25_Y18_N24
\RegFile|Mux42~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux42~12_combout\ = (\RegFile|Mux42~11_combout\ & (((\RegFile|regs[31][21]~q\)) # (!\InstReg|out20_to_16\(3)))) # (!\RegFile|Mux42~11_combout\ & (\InstReg|out20_to_16\(3) & (\RegFile|regs[27][21]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux42~11_combout\,
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[27][21]~q\,
	datad => \RegFile|regs[31][21]~q\,
	combout => \RegFile|Mux42~12_combout\);

-- Location: LCCOMB_X26_Y17_N4
\RegFile|regs[20][21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[20][21]~feeder_combout\ = \MemtoRegMux|output[21]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[21]~21_combout\,
	combout => \RegFile|regs[20][21]~feeder_combout\);

-- Location: FF_X26_Y17_N5
\RegFile|regs[20][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[20][21]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[20][21]~q\);

-- Location: FF_X30_Y18_N7
\RegFile|regs[28][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[21]~21_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[28][21]~q\);

-- Location: LCCOMB_X31_Y18_N0
\RegFile|regs[24][21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[24][21]~feeder_combout\ = \MemtoRegMux|output[21]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[21]~21_combout\,
	combout => \RegFile|regs[24][21]~feeder_combout\);

-- Location: FF_X31_Y18_N1
\RegFile|regs[24][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[24][21]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[24][21]~q\);

-- Location: FF_X30_Y18_N17
\RegFile|regs[16][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[21]~21_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[16][21]~q\);

-- Location: LCCOMB_X30_Y18_N16
\RegFile|Mux42~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux42~8_combout\ = (\InstReg|out20_to_16\(3) & ((\RegFile|regs[24][21]~q\) # ((\InstReg|out20_to_16\(2))))) # (!\InstReg|out20_to_16\(3) & (((\RegFile|regs[16][21]~q\ & !\InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(3),
	datab => \RegFile|regs[24][21]~q\,
	datac => \RegFile|regs[16][21]~q\,
	datad => \InstReg|out20_to_16\(2),
	combout => \RegFile|Mux42~8_combout\);

-- Location: LCCOMB_X30_Y18_N6
\RegFile|Mux42~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux42~9_combout\ = (\InstReg|out20_to_16\(2) & ((\RegFile|Mux42~8_combout\ & ((\RegFile|regs[28][21]~q\))) # (!\RegFile|Mux42~8_combout\ & (\RegFile|regs[20][21]~q\)))) # (!\InstReg|out20_to_16\(2) & (((\RegFile|Mux42~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(2),
	datab => \RegFile|regs[20][21]~q\,
	datac => \RegFile|regs[28][21]~q\,
	datad => \RegFile|Mux42~8_combout\,
	combout => \RegFile|Mux42~9_combout\);

-- Location: LCCOMB_X27_Y19_N28
\RegFile|regs[26][21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[26][21]~feeder_combout\ = \MemtoRegMux|output[21]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[21]~21_combout\,
	combout => \RegFile|regs[26][21]~feeder_combout\);

-- Location: FF_X27_Y19_N29
\RegFile|regs[26][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[26][21]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[26][21]~q\);

-- Location: FF_X26_Y19_N27
\RegFile|regs[30][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[21]~21_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[30][21]~q\);

-- Location: LCCOMB_X27_Y19_N18
\RegFile|regs[22][21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[22][21]~feeder_combout\ = \MemtoRegMux|output[21]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[21]~21_combout\,
	combout => \RegFile|regs[22][21]~feeder_combout\);

-- Location: FF_X27_Y19_N19
\RegFile|regs[22][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[22][21]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[22][21]~q\);

-- Location: FF_X26_Y19_N29
\RegFile|regs[18][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[21]~21_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[18][21]~q\);

-- Location: LCCOMB_X26_Y19_N28
\RegFile|Mux42~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux42~6_combout\ = (\InstReg|out20_to_16\(3) & (((\InstReg|out20_to_16\(2))))) # (!\InstReg|out20_to_16\(3) & ((\InstReg|out20_to_16\(2) & (\RegFile|regs[22][21]~q\)) # (!\InstReg|out20_to_16\(2) & ((\RegFile|regs[18][21]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[22][21]~q\,
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[18][21]~q\,
	datad => \InstReg|out20_to_16\(2),
	combout => \RegFile|Mux42~6_combout\);

-- Location: LCCOMB_X26_Y19_N26
\RegFile|Mux42~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux42~7_combout\ = (\InstReg|out20_to_16\(3) & ((\RegFile|Mux42~6_combout\ & ((\RegFile|regs[30][21]~q\))) # (!\RegFile|Mux42~6_combout\ & (\RegFile|regs[26][21]~q\)))) # (!\InstReg|out20_to_16\(3) & (((\RegFile|Mux42~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(3),
	datab => \RegFile|regs[26][21]~q\,
	datac => \RegFile|regs[30][21]~q\,
	datad => \RegFile|Mux42~6_combout\,
	combout => \RegFile|Mux42~7_combout\);

-- Location: LCCOMB_X32_Y19_N30
\RegFile|Mux42~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux42~10_combout\ = (\InstReg|out20_to_16\(0) & (\InstReg|out20_to_16\(1))) # (!\InstReg|out20_to_16\(0) & ((\InstReg|out20_to_16\(1) & ((\RegFile|Mux42~7_combout\))) # (!\InstReg|out20_to_16\(1) & (\RegFile|Mux42~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \InstReg|out20_to_16\(1),
	datac => \RegFile|Mux42~9_combout\,
	datad => \RegFile|Mux42~7_combout\,
	combout => \RegFile|Mux42~10_combout\);

-- Location: LCCOMB_X35_Y16_N20
\RegFile|regs[21][21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[21][21]~feeder_combout\ = \MemtoRegMux|output[21]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[21]~21_combout\,
	combout => \RegFile|regs[21][21]~feeder_combout\);

-- Location: FF_X35_Y16_N21
\RegFile|regs[21][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[21][21]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[21][21]~q\);

-- Location: FF_X32_Y16_N17
\RegFile|regs[29][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[21]~21_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[29][21]~q\);

-- Location: LCCOMB_X27_Y16_N12
\RegFile|regs[25][21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[25][21]~feeder_combout\ = \MemtoRegMux|output[21]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[21]~21_combout\,
	combout => \RegFile|regs[25][21]~feeder_combout\);

-- Location: FF_X27_Y16_N13
\RegFile|regs[25][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[25][21]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[25][21]~q\);

-- Location: FF_X27_Y16_N11
\RegFile|regs[17][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[21]~21_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[17][21]~q\);

-- Location: LCCOMB_X27_Y16_N10
\RegFile|Mux42~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux42~4_combout\ = (\InstReg|out20_to_16\(2) & (((\InstReg|out20_to_16\(3))))) # (!\InstReg|out20_to_16\(2) & ((\InstReg|out20_to_16\(3) & (\RegFile|regs[25][21]~q\)) # (!\InstReg|out20_to_16\(3) & ((\RegFile|regs[17][21]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[25][21]~q\,
	datab => \InstReg|out20_to_16\(2),
	datac => \RegFile|regs[17][21]~q\,
	datad => \InstReg|out20_to_16\(3),
	combout => \RegFile|Mux42~4_combout\);

-- Location: LCCOMB_X32_Y16_N16
\RegFile|Mux42~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux42~5_combout\ = (\InstReg|out20_to_16\(2) & ((\RegFile|Mux42~4_combout\ & ((\RegFile|regs[29][21]~q\))) # (!\RegFile|Mux42~4_combout\ & (\RegFile|regs[21][21]~q\)))) # (!\InstReg|out20_to_16\(2) & (((\RegFile|Mux42~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(2),
	datab => \RegFile|regs[21][21]~q\,
	datac => \RegFile|regs[29][21]~q\,
	datad => \RegFile|Mux42~4_combout\,
	combout => \RegFile|Mux42~5_combout\);

-- Location: LCCOMB_X32_Y19_N28
\RegFile|Mux42~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux42~13_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|Mux42~10_combout\ & (\RegFile|Mux42~12_combout\)) # (!\RegFile|Mux42~10_combout\ & ((\RegFile|Mux42~5_combout\))))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|Mux42~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \RegFile|Mux42~12_combout\,
	datac => \RegFile|Mux42~10_combout\,
	datad => \RegFile|Mux42~5_combout\,
	combout => \RegFile|Mux42~13_combout\);

-- Location: LCCOMB_X32_Y19_N16
\RegFile|Mux42~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux42~18_combout\ = (\RegFile|rd_data1[31]~2_combout\ & ((\RegFile|rd_data1[31]~3_combout\) # ((\RegFile|Mux42~13_combout\)))) # (!\RegFile|rd_data1[31]~2_combout\ & (!\RegFile|rd_data1[31]~3_combout\ & (\RegFile|Mux42~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~2_combout\,
	datab => \RegFile|rd_data1[31]~3_combout\,
	datac => \RegFile|Mux42~17_combout\,
	datad => \RegFile|Mux42~13_combout\,
	combout => \RegFile|Mux42~18_combout\);

-- Location: LCCOMB_X32_Y19_N10
\RegFile|Mux42~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux42~21_combout\ = (\RegFile|rd_data1[31]~3_combout\ & ((\RegFile|Mux42~18_combout\ & (\RegFile|Mux42~20_combout\)) # (!\RegFile|Mux42~18_combout\ & ((\RegFile|Mux42~3_combout\))))) # (!\RegFile|rd_data1[31]~3_combout\ & 
-- (((\RegFile|Mux42~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux42~20_combout\,
	datab => \RegFile|rd_data1[31]~3_combout\,
	datac => \RegFile|Mux42~3_combout\,
	datad => \RegFile|Mux42~18_combout\,
	combout => \RegFile|Mux42~21_combout\);

-- Location: LCCOMB_X32_Y19_N4
\RegFile|Mux42~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux42~22_combout\ = (\RegFile|Mux42~21_combout\ & ((\InstReg|out20_to_16\(0)) # ((\RegFile|rd_data1[31]~6_combout\) # (\InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \RegFile|rd_data1[31]~6_combout\,
	datac => \InstReg|out20_to_16\(2),
	datad => \RegFile|Mux42~21_combout\,
	combout => \RegFile|Mux42~22_combout\);

-- Location: FF_X32_Y19_N5
\RegFile|rd_data1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|Mux42~22_combout\,
	ena => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|rd_data1\(21));

-- Location: LCCOMB_X31_Y15_N18
\RegB|output[21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegB|output[21]~feeder_combout\ = \RegFile|rd_data1\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RegFile|rd_data1\(21),
	combout => \RegB|output[21]~feeder_combout\);

-- Location: FF_X31_Y15_N19
\RegB|output[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegB|output[21]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegB|output\(21));

-- Location: LCCOMB_X34_Y20_N12
\MemtoRegMux|output[22]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MemtoRegMux|output[22]~22_combout\ = (!\MemToReg~input_o\ & \InstReg|out25_to_0\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemToReg~input_o\,
	datad => \InstReg|out25_to_0\(22),
	combout => \MemtoRegMux|output[22]~22_combout\);

-- Location: LCCOMB_X27_Y17_N30
\RegFile|regs[13][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[13][22]~feeder_combout\ = \MemtoRegMux|output[22]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[22]~22_combout\,
	combout => \RegFile|regs[13][22]~feeder_combout\);

-- Location: FF_X27_Y17_N31
\RegFile|regs[13][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[13][22]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[13][22]~q\);

-- Location: FF_X27_Y17_N17
\RegFile|regs[12][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[22]~22_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[12][22]~q\);

-- Location: LCCOMB_X27_Y17_N16
\RegFile|Mux41~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux41~19_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|regs[13][22]~q\) # ((\InstReg|out20_to_16\(1))))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|regs[12][22]~q\ & !\InstReg|out20_to_16\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[13][22]~q\,
	datab => \InstReg|out20_to_16\(0),
	datac => \RegFile|regs[12][22]~q\,
	datad => \InstReg|out20_to_16\(1),
	combout => \RegFile|Mux41~19_combout\);

-- Location: FF_X32_Y17_N21
\RegFile|regs[15][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[22]~22_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[15][22]~q\);

-- Location: FF_X32_Y17_N19
\RegFile|regs[14][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[22]~22_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[14][22]~q\);

-- Location: LCCOMB_X32_Y17_N18
\RegFile|Mux41~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux41~20_combout\ = (\RegFile|Mux41~19_combout\ & ((\RegFile|regs[15][22]~q\) # ((!\InstReg|out20_to_16\(1))))) # (!\RegFile|Mux41~19_combout\ & (((\RegFile|regs[14][22]~q\ & \InstReg|out20_to_16\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux41~19_combout\,
	datab => \RegFile|regs[15][22]~q\,
	datac => \RegFile|regs[14][22]~q\,
	datad => \InstReg|out20_to_16\(1),
	combout => \RegFile|Mux41~20_combout\);

-- Location: LCCOMB_X26_Y19_N10
\RegFile|regs[30][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[30][22]~feeder_combout\ = \MemtoRegMux|output[22]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[22]~22_combout\,
	combout => \RegFile|regs[30][22]~feeder_combout\);

-- Location: FF_X26_Y19_N11
\RegFile|regs[30][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[30][22]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[30][22]~q\);

-- Location: LCCOMB_X27_Y19_N10
\RegFile|regs[22][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[22][22]~feeder_combout\ = \MemtoRegMux|output[22]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[22]~22_combout\,
	combout => \RegFile|regs[22][22]~feeder_combout\);

-- Location: FF_X27_Y19_N11
\RegFile|regs[22][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[22][22]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[22][22]~q\);

-- Location: FF_X26_Y19_N25
\RegFile|regs[18][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[22]~22_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[18][22]~q\);

-- Location: LCCOMB_X26_Y19_N24
\RegFile|Mux41~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux41~2_combout\ = (\InstReg|out20_to_16\(3) & (((\InstReg|out20_to_16\(2))))) # (!\InstReg|out20_to_16\(3) & ((\InstReg|out20_to_16\(2) & (\RegFile|regs[22][22]~q\)) # (!\InstReg|out20_to_16\(2) & ((\RegFile|regs[18][22]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(3),
	datab => \RegFile|regs[22][22]~q\,
	datac => \RegFile|regs[18][22]~q\,
	datad => \InstReg|out20_to_16\(2),
	combout => \RegFile|Mux41~2_combout\);

-- Location: FF_X27_Y19_N21
\RegFile|regs[26][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[22]~22_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[26][22]~q\);

-- Location: LCCOMB_X27_Y19_N20
\RegFile|Mux41~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux41~3_combout\ = (\RegFile|Mux41~2_combout\ & ((\RegFile|regs[30][22]~q\) # ((!\InstReg|out20_to_16\(3))))) # (!\RegFile|Mux41~2_combout\ & (((\RegFile|regs[26][22]~q\ & \InstReg|out20_to_16\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[30][22]~q\,
	datab => \RegFile|Mux41~2_combout\,
	datac => \RegFile|regs[26][22]~q\,
	datad => \InstReg|out20_to_16\(3),
	combout => \RegFile|Mux41~3_combout\);

-- Location: LCCOMB_X26_Y20_N24
\RegFile|regs[23][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[23][22]~feeder_combout\ = \MemtoRegMux|output[22]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[22]~22_combout\,
	combout => \RegFile|regs[23][22]~feeder_combout\);

-- Location: FF_X26_Y20_N25
\RegFile|regs[23][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[23][22]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[23][22]~q\);

-- Location: FF_X25_Y19_N31
\RegFile|regs[19][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[22]~22_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[19][22]~q\);

-- Location: LCCOMB_X25_Y19_N30
\RegFile|Mux41~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux41~9_combout\ = (\InstReg|out20_to_16\(3) & (((\InstReg|out20_to_16\(2))))) # (!\InstReg|out20_to_16\(3) & ((\InstReg|out20_to_16\(2) & (\RegFile|regs[23][22]~q\)) # (!\InstReg|out20_to_16\(2) & ((\RegFile|regs[19][22]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[23][22]~q\,
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[19][22]~q\,
	datad => \InstReg|out20_to_16\(2),
	combout => \RegFile|Mux41~9_combout\);

-- Location: FF_X25_Y19_N17
\RegFile|regs[27][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[22]~22_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[27][22]~q\);

-- Location: LCCOMB_X26_Y18_N20
\RegFile|regs~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs~23_combout\ = (\InstReg|out25_to_0\(22) & (!\MemToReg~input_o\ & !\JumpAndLink~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InstReg|out25_to_0\(22),
	datac => \MemToReg~input_o\,
	datad => \JumpAndLink~input_o\,
	combout => \RegFile|regs~23_combout\);

-- Location: FF_X26_Y18_N21
\RegFile|regs[31][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs~23_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|regs[31][13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[31][22]~q\);

-- Location: LCCOMB_X25_Y19_N16
\RegFile|Mux41~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux41~10_combout\ = (\RegFile|Mux41~9_combout\ & (((\RegFile|regs[31][22]~q\)) # (!\InstReg|out20_to_16\(3)))) # (!\RegFile|Mux41~9_combout\ & (\InstReg|out20_to_16\(3) & (\RegFile|regs[27][22]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux41~9_combout\,
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[27][22]~q\,
	datad => \RegFile|regs[31][22]~q\,
	combout => \RegFile|Mux41~10_combout\);

-- Location: LCCOMB_X26_Y17_N0
\RegFile|regs[20][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[20][22]~feeder_combout\ = \MemtoRegMux|output[22]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[22]~22_combout\,
	combout => \RegFile|regs[20][22]~feeder_combout\);

-- Location: FF_X26_Y17_N1
\RegFile|regs[20][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[20][22]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[20][22]~q\);

-- Location: FF_X30_Y18_N1
\RegFile|regs[16][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[22]~22_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[16][22]~q\);

-- Location: LCCOMB_X34_Y18_N14
\RegFile|regs[24][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[24][22]~feeder_combout\ = \MemtoRegMux|output[22]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[22]~22_combout\,
	combout => \RegFile|regs[24][22]~feeder_combout\);

-- Location: FF_X34_Y18_N15
\RegFile|regs[24][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[24][22]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[24][22]~q\);

-- Location: LCCOMB_X30_Y18_N0
\RegFile|Mux41~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux41~6_combout\ = (\InstReg|out20_to_16\(3) & ((\InstReg|out20_to_16\(2)) # ((\RegFile|regs[24][22]~q\)))) # (!\InstReg|out20_to_16\(3) & (!\InstReg|out20_to_16\(2) & (\RegFile|regs[16][22]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(3),
	datab => \InstReg|out20_to_16\(2),
	datac => \RegFile|regs[16][22]~q\,
	datad => \RegFile|regs[24][22]~q\,
	combout => \RegFile|Mux41~6_combout\);

-- Location: FF_X30_Y18_N15
\RegFile|regs[28][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[22]~22_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[28][22]~q\);

-- Location: LCCOMB_X30_Y18_N14
\RegFile|Mux41~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux41~7_combout\ = (\RegFile|Mux41~6_combout\ & (((\RegFile|regs[28][22]~q\) # (!\InstReg|out20_to_16\(2))))) # (!\RegFile|Mux41~6_combout\ & (\RegFile|regs[20][22]~q\ & ((\InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[20][22]~q\,
	datab => \RegFile|Mux41~6_combout\,
	datac => \RegFile|regs[28][22]~q\,
	datad => \InstReg|out20_to_16\(2),
	combout => \RegFile|Mux41~7_combout\);

-- Location: LCCOMB_X29_Y19_N20
\RegFile|regs[21][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[21][22]~feeder_combout\ = \MemtoRegMux|output[22]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[22]~22_combout\,
	combout => \RegFile|regs[21][22]~feeder_combout\);

-- Location: FF_X29_Y19_N21
\RegFile|regs[21][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[21][22]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[21][22]~q\);

-- Location: FF_X29_Y19_N19
\RegFile|regs[29][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[22]~22_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[29][22]~q\);

-- Location: LCCOMB_X27_Y16_N8
\RegFile|regs[25][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[25][22]~feeder_combout\ = \MemtoRegMux|output[22]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[22]~22_combout\,
	combout => \RegFile|regs[25][22]~feeder_combout\);

-- Location: FF_X27_Y16_N9
\RegFile|regs[25][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[25][22]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[25][22]~q\);

-- Location: FF_X27_Y16_N27
\RegFile|regs[17][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[22]~22_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[17][22]~q\);

-- Location: LCCOMB_X27_Y16_N26
\RegFile|Mux41~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux41~4_combout\ = (\InstReg|out20_to_16\(2) & (((\InstReg|out20_to_16\(3))))) # (!\InstReg|out20_to_16\(2) & ((\InstReg|out20_to_16\(3) & (\RegFile|regs[25][22]~q\)) # (!\InstReg|out20_to_16\(3) & ((\RegFile|regs[17][22]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[25][22]~q\,
	datab => \InstReg|out20_to_16\(2),
	datac => \RegFile|regs[17][22]~q\,
	datad => \InstReg|out20_to_16\(3),
	combout => \RegFile|Mux41~4_combout\);

-- Location: LCCOMB_X29_Y19_N18
\RegFile|Mux41~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux41~5_combout\ = (\InstReg|out20_to_16\(2) & ((\RegFile|Mux41~4_combout\ & ((\RegFile|regs[29][22]~q\))) # (!\RegFile|Mux41~4_combout\ & (\RegFile|regs[21][22]~q\)))) # (!\InstReg|out20_to_16\(2) & (((\RegFile|Mux41~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(2),
	datab => \RegFile|regs[21][22]~q\,
	datac => \RegFile|regs[29][22]~q\,
	datad => \RegFile|Mux41~4_combout\,
	combout => \RegFile|Mux41~5_combout\);

-- Location: LCCOMB_X32_Y19_N0
\RegFile|Mux41~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux41~8_combout\ = (\InstReg|out20_to_16\(0) & ((\InstReg|out20_to_16\(1)) # ((\RegFile|Mux41~5_combout\)))) # (!\InstReg|out20_to_16\(0) & (!\InstReg|out20_to_16\(1) & (\RegFile|Mux41~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \InstReg|out20_to_16\(1),
	datac => \RegFile|Mux41~7_combout\,
	datad => \RegFile|Mux41~5_combout\,
	combout => \RegFile|Mux41~8_combout\);

-- Location: LCCOMB_X32_Y19_N14
\RegFile|Mux41~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux41~11_combout\ = (\InstReg|out20_to_16\(1) & ((\RegFile|Mux41~8_combout\ & ((\RegFile|Mux41~10_combout\))) # (!\RegFile|Mux41~8_combout\ & (\RegFile|Mux41~3_combout\)))) # (!\InstReg|out20_to_16\(1) & (((\RegFile|Mux41~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux41~3_combout\,
	datab => \InstReg|out20_to_16\(1),
	datac => \RegFile|Mux41~10_combout\,
	datad => \RegFile|Mux41~8_combout\,
	combout => \RegFile|Mux41~11_combout\);

-- Location: LCCOMB_X36_Y23_N14
\RegFile|regs[9][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[9][22]~feeder_combout\ = \MemtoRegMux|output[22]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[22]~22_combout\,
	combout => \RegFile|regs[9][22]~feeder_combout\);

-- Location: FF_X36_Y23_N15
\RegFile|regs[9][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[9][22]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[9][22]~q\);

-- Location: FF_X36_Y23_N5
\RegFile|regs[11][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[22]~22_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[11][22]~q\);

-- Location: LCCOMB_X37_Y23_N8
\RegFile|regs[10][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[10][22]~feeder_combout\ = \MemtoRegMux|output[22]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[22]~22_combout\,
	combout => \RegFile|regs[10][22]~feeder_combout\);

-- Location: FF_X37_Y23_N9
\RegFile|regs[10][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[10][22]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[10][22]~q\);

-- Location: FF_X37_Y23_N27
\RegFile|regs[8][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[22]~22_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[8][22]~q\);

-- Location: LCCOMB_X37_Y23_N26
\RegFile|Mux41~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux41~12_combout\ = (\InstReg|out20_to_16\(1) & ((\RegFile|regs[10][22]~q\) # ((\InstReg|out20_to_16\(0))))) # (!\InstReg|out20_to_16\(1) & (((\RegFile|regs[8][22]~q\ & !\InstReg|out20_to_16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(1),
	datab => \RegFile|regs[10][22]~q\,
	datac => \RegFile|regs[8][22]~q\,
	datad => \InstReg|out20_to_16\(0),
	combout => \RegFile|Mux41~12_combout\);

-- Location: LCCOMB_X36_Y23_N4
\RegFile|Mux41~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux41~13_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|Mux41~12_combout\ & ((\RegFile|regs[11][22]~q\))) # (!\RegFile|Mux41~12_combout\ & (\RegFile|regs[9][22]~q\)))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|Mux41~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \RegFile|regs[9][22]~q\,
	datac => \RegFile|regs[11][22]~q\,
	datad => \RegFile|Mux41~12_combout\,
	combout => \RegFile|Mux41~13_combout\);

-- Location: LCCOMB_X39_Y19_N30
\RegFile|regs[5][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[5][22]~feeder_combout\ = \MemtoRegMux|output[22]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[22]~22_combout\,
	combout => \RegFile|regs[5][22]~feeder_combout\);

-- Location: FF_X39_Y19_N31
\RegFile|regs[5][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[5][22]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[5][22]~q\);

-- Location: FF_X38_Y19_N5
\RegFile|regs[4][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[22]~22_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[4][22]~q\);

-- Location: LCCOMB_X38_Y19_N4
\RegFile|Mux41~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux41~14_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|regs[5][22]~q\) # ((\InstReg|out20_to_16\(1))))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|regs[4][22]~q\ & !\InstReg|out20_to_16\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[5][22]~q\,
	datab => \InstReg|out20_to_16\(0),
	datac => \RegFile|regs[4][22]~q\,
	datad => \InstReg|out20_to_16\(1),
	combout => \RegFile|Mux41~14_combout\);

-- Location: FF_X38_Y19_N23
\RegFile|regs[7][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[22]~22_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[7][22]~q\);

-- Location: LCCOMB_X40_Y17_N16
\RegFile|regs[6][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[6][22]~feeder_combout\ = \MemtoRegMux|output[22]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[22]~22_combout\,
	combout => \RegFile|regs[6][22]~feeder_combout\);

-- Location: FF_X40_Y17_N17
\RegFile|regs[6][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[6][22]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[6][22]~q\);

-- Location: LCCOMB_X38_Y19_N22
\RegFile|Mux41~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux41~15_combout\ = (\InstReg|out20_to_16\(1) & ((\RegFile|Mux41~14_combout\ & (\RegFile|regs[7][22]~q\)) # (!\RegFile|Mux41~14_combout\ & ((\RegFile|regs[6][22]~q\))))) # (!\InstReg|out20_to_16\(1) & (\RegFile|Mux41~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(1),
	datab => \RegFile|Mux41~14_combout\,
	datac => \RegFile|regs[7][22]~q\,
	datad => \RegFile|regs[6][22]~q\,
	combout => \RegFile|Mux41~15_combout\);

-- Location: FF_X32_Y19_N21
\RegFile|regs[3][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[22]~22_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[3][22]~q\);

-- Location: LCCOMB_X40_Y17_N22
\RegFile|regs[2][22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[2][22]~feeder_combout\ = \MemtoRegMux|output[22]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[22]~22_combout\,
	combout => \RegFile|regs[2][22]~feeder_combout\);

-- Location: FF_X40_Y17_N23
\RegFile|regs[2][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[2][22]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[2][22]~q\);

-- Location: FF_X36_Y18_N19
\RegFile|regs[1][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[22]~22_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[1][22]~q\);

-- Location: LCCOMB_X36_Y18_N18
\RegFile|Mux41~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux41~16_combout\ = (\RegFile|rd_data1[31]~5_combout\ & ((\RegFile|regs[2][22]~q\) # ((\RegFile|rd_data1[31]~4_combout\)))) # (!\RegFile|rd_data1[31]~5_combout\ & (((\RegFile|regs[1][22]~q\ & !\RegFile|rd_data1[31]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[2][22]~q\,
	datab => \RegFile|rd_data1[31]~5_combout\,
	datac => \RegFile|regs[1][22]~q\,
	datad => \RegFile|rd_data1[31]~4_combout\,
	combout => \RegFile|Mux41~16_combout\);

-- Location: LCCOMB_X32_Y19_N20
\RegFile|Mux41~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux41~17_combout\ = (\RegFile|rd_data1[31]~4_combout\ & ((\RegFile|Mux41~16_combout\ & ((\RegFile|regs[3][22]~q\))) # (!\RegFile|Mux41~16_combout\ & (\RegFile|Mux41~15_combout\)))) # (!\RegFile|rd_data1[31]~4_combout\ & 
-- (((\RegFile|Mux41~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~4_combout\,
	datab => \RegFile|Mux41~15_combout\,
	datac => \RegFile|regs[3][22]~q\,
	datad => \RegFile|Mux41~16_combout\,
	combout => \RegFile|Mux41~17_combout\);

-- Location: LCCOMB_X32_Y19_N2
\RegFile|Mux41~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux41~18_combout\ = (\RegFile|rd_data1[31]~2_combout\ & (\RegFile|rd_data1[31]~3_combout\)) # (!\RegFile|rd_data1[31]~2_combout\ & ((\RegFile|rd_data1[31]~3_combout\ & (\RegFile|Mux41~13_combout\)) # (!\RegFile|rd_data1[31]~3_combout\ & 
-- ((\RegFile|Mux41~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~2_combout\,
	datab => \RegFile|rd_data1[31]~3_combout\,
	datac => \RegFile|Mux41~13_combout\,
	datad => \RegFile|Mux41~17_combout\,
	combout => \RegFile|Mux41~18_combout\);

-- Location: LCCOMB_X32_Y19_N24
\RegFile|Mux41~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux41~21_combout\ = (\RegFile|rd_data1[31]~2_combout\ & ((\RegFile|Mux41~18_combout\ & (\RegFile|Mux41~20_combout\)) # (!\RegFile|Mux41~18_combout\ & ((\RegFile|Mux41~11_combout\))))) # (!\RegFile|rd_data1[31]~2_combout\ & 
-- (((\RegFile|Mux41~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~2_combout\,
	datab => \RegFile|Mux41~20_combout\,
	datac => \RegFile|Mux41~11_combout\,
	datad => \RegFile|Mux41~18_combout\,
	combout => \RegFile|Mux41~21_combout\);

-- Location: LCCOMB_X32_Y19_N6
\RegFile|Mux41~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux41~22_combout\ = (\RegFile|Mux41~21_combout\ & ((\InstReg|out20_to_16\(0)) # ((\RegFile|rd_data1[31]~6_combout\) # (\InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \RegFile|rd_data1[31]~6_combout\,
	datac => \InstReg|out20_to_16\(2),
	datad => \RegFile|Mux41~21_combout\,
	combout => \RegFile|Mux41~22_combout\);

-- Location: FF_X32_Y19_N7
\RegFile|rd_data1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|Mux41~22_combout\,
	ena => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|rd_data1\(22));

-- Location: LCCOMB_X34_Y15_N6
\RegB|output[22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegB|output[22]~feeder_combout\ = \RegFile|rd_data1\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegFile|rd_data1\(22),
	combout => \RegB|output[22]~feeder_combout\);

-- Location: FF_X34_Y15_N7
\RegB|output[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegB|output[22]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegB|output\(22));

-- Location: M9K_X33_Y15_N0
\Mem|Storage|altsyncram_component|auto_generated|ram_block1a2\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Memory:Mem|RAM:Storage|altsyncram:altsyncram_component|altsyncram_d4o3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Mem|SIG_ram_en~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \Mem|Storage|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \Mem|Storage|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Mem|Storage|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: LCCOMB_X34_Y16_N2
\Mem|SIG_data_out[21]~72\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_data_out[21]~72_combout\ = (\Mem|Storage|altsyncram_component|auto_generated|q_a\(21) & (((!\Mem|Equal0~3_combout\) # (!\Mem|Equal0~9_combout\)) # (!\Mem|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem|Equal0~6_combout\,
	datab => \Mem|Equal0~9_combout\,
	datac => \Mem|Equal0~3_combout\,
	datad => \Mem|Storage|altsyncram_component|auto_generated|q_a\(21),
	combout => \Mem|SIG_data_out[21]~72_combout\);

-- Location: LCCOMB_X34_Y16_N24
\Mem|SIG_data_out[21]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_data_out\(21) = (!\rst~input_o\ & ((GLOBAL(\Mem|SIG_data_out[31]~46clkctrl_outclk\) & (\Mem|SIG_data_out[21]~72_combout\)) # (!GLOBAL(\Mem|SIG_data_out[31]~46clkctrl_outclk\) & ((\Mem|SIG_data_out\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem|SIG_data_out[21]~72_combout\,
	datab => \Mem|SIG_data_out\(21),
	datac => \rst~input_o\,
	datad => \Mem|SIG_data_out[31]~46clkctrl_outclk\,
	combout => \Mem|SIG_data_out\(21));

-- Location: FF_X34_Y16_N25
\InstReg|out25_to_0[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mem|SIG_data_out\(21),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InstReg|out25_to_0\(21));

-- Location: LCCOMB_X32_Y17_N24
\MemtoRegMux|output[14]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MemtoRegMux|output[14]~14_combout\ = (!\MemToReg~input_o\ & \InstReg|out15_to_0\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemToReg~input_o\,
	datad => \InstReg|out15_to_0\(14),
	combout => \MemtoRegMux|output[14]~14_combout\);

-- Location: FF_X29_Y17_N1
\RegFile|regs[13][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[14]~14_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[13][14]~q\);

-- Location: FF_X29_Y17_N15
\RegFile|regs[12][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[14]~14_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[12][14]~q\);

-- Location: LCCOMB_X29_Y17_N14
\RegFile|Mux49~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux49~19_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|regs[13][14]~q\) # ((\InstReg|out20_to_16\(1))))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|regs[12][14]~q\ & !\InstReg|out20_to_16\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \RegFile|regs[13][14]~q\,
	datac => \RegFile|regs[12][14]~q\,
	datad => \InstReg|out20_to_16\(1),
	combout => \RegFile|Mux49~19_combout\);

-- Location: FF_X32_Y17_N25
\RegFile|regs[15][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemtoRegMux|output[14]~14_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[15][14]~q\);

-- Location: FF_X30_Y17_N21
\RegFile|regs[14][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[14]~14_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[14][14]~q\);

-- Location: LCCOMB_X30_Y17_N20
\RegFile|Mux49~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux49~20_combout\ = (\RegFile|Mux49~19_combout\ & ((\RegFile|regs[15][14]~q\) # ((!\InstReg|out20_to_16\(1))))) # (!\RegFile|Mux49~19_combout\ & (((\RegFile|regs[14][14]~q\ & \InstReg|out20_to_16\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux49~19_combout\,
	datab => \RegFile|regs[15][14]~q\,
	datac => \RegFile|regs[14][14]~q\,
	datad => \InstReg|out20_to_16\(1),
	combout => \RegFile|Mux49~20_combout\);

-- Location: LCCOMB_X26_Y20_N18
\RegFile|regs[23][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[23][14]~feeder_combout\ = \MemtoRegMux|output[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[14]~14_combout\,
	combout => \RegFile|regs[23][14]~feeder_combout\);

-- Location: FF_X26_Y20_N19
\RegFile|regs[23][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[23][14]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[23][14]~q\);

-- Location: FF_X25_Y18_N31
\RegFile|regs[19][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[14]~14_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[19][14]~q\);

-- Location: LCCOMB_X25_Y18_N30
\RegFile|Mux49~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux49~9_combout\ = (\InstReg|out20_to_16\(3) & (((\InstReg|out20_to_16\(2))))) # (!\InstReg|out20_to_16\(3) & ((\InstReg|out20_to_16\(2) & (\RegFile|regs[23][14]~q\)) # (!\InstReg|out20_to_16\(2) & ((\RegFile|regs[19][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[23][14]~q\,
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[19][14]~q\,
	datad => \InstReg|out20_to_16\(2),
	combout => \RegFile|Mux49~9_combout\);

-- Location: FF_X25_Y18_N29
\RegFile|regs[27][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[14]~14_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[27][14]~q\);

-- Location: LCCOMB_X24_Y18_N30
\RegFile|regs~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs~15_combout\ = (!\JumpAndLink~input_o\ & (\InstReg|out15_to_0\(14) & !\MemToReg~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \JumpAndLink~input_o\,
	datac => \InstReg|out15_to_0\(14),
	datad => \MemToReg~input_o\,
	combout => \RegFile|regs~15_combout\);

-- Location: FF_X24_Y18_N31
\RegFile|regs[31][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs~15_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|regs[31][13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[31][14]~q\);

-- Location: LCCOMB_X25_Y18_N28
\RegFile|Mux49~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux49~10_combout\ = (\RegFile|Mux49~9_combout\ & (((\RegFile|regs[31][14]~q\)) # (!\InstReg|out20_to_16\(3)))) # (!\RegFile|Mux49~9_combout\ & (\InstReg|out20_to_16\(3) & (\RegFile|regs[27][14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux49~9_combout\,
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[27][14]~q\,
	datad => \RegFile|regs[31][14]~q\,
	combout => \RegFile|Mux49~10_combout\);

-- Location: LCCOMB_X30_Y20_N14
\RegFile|regs[30][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[30][14]~feeder_combout\ = \MemtoRegMux|output[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[14]~14_combout\,
	combout => \RegFile|regs[30][14]~feeder_combout\);

-- Location: FF_X30_Y20_N15
\RegFile|regs[30][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[30][14]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[30][14]~q\);

-- Location: FF_X31_Y20_N17
\RegFile|regs[26][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[14]~14_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[26][14]~q\);

-- Location: LCCOMB_X26_Y20_N20
\RegFile|regs[22][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[22][14]~feeder_combout\ = \MemtoRegMux|output[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[14]~14_combout\,
	combout => \RegFile|regs[22][14]~feeder_combout\);

-- Location: FF_X26_Y20_N21
\RegFile|regs[22][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[22][14]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[22][14]~q\);

-- Location: FF_X30_Y20_N25
\RegFile|regs[18][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[14]~14_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[18][14]~q\);

-- Location: LCCOMB_X30_Y20_N24
\RegFile|Mux49~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux49~2_combout\ = (\InstReg|out20_to_16\(3) & (((\InstReg|out20_to_16\(2))))) # (!\InstReg|out20_to_16\(3) & ((\InstReg|out20_to_16\(2) & (\RegFile|regs[22][14]~q\)) # (!\InstReg|out20_to_16\(2) & ((\RegFile|regs[18][14]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[22][14]~q\,
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[18][14]~q\,
	datad => \InstReg|out20_to_16\(2),
	combout => \RegFile|Mux49~2_combout\);

-- Location: LCCOMB_X31_Y20_N16
\RegFile|Mux49~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux49~3_combout\ = (\InstReg|out20_to_16\(3) & ((\RegFile|Mux49~2_combout\ & (\RegFile|regs[30][14]~q\)) # (!\RegFile|Mux49~2_combout\ & ((\RegFile|regs[26][14]~q\))))) # (!\InstReg|out20_to_16\(3) & (((\RegFile|Mux49~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(3),
	datab => \RegFile|regs[30][14]~q\,
	datac => \RegFile|regs[26][14]~q\,
	datad => \RegFile|Mux49~2_combout\,
	combout => \RegFile|Mux49~3_combout\);

-- Location: LCCOMB_X31_Y18_N10
\RegFile|regs[24][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[24][14]~feeder_combout\ = \MemtoRegMux|output[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[14]~14_combout\,
	combout => \RegFile|regs[24][14]~feeder_combout\);

-- Location: FF_X31_Y18_N11
\RegFile|regs[24][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[24][14]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[24][14]~q\);

-- Location: FF_X32_Y18_N27
\RegFile|regs[16][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[14]~14_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[16][14]~q\);

-- Location: LCCOMB_X32_Y18_N26
\RegFile|Mux49~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux49~6_combout\ = (\InstReg|out20_to_16\(3) & ((\RegFile|regs[24][14]~q\) # ((\InstReg|out20_to_16\(2))))) # (!\InstReg|out20_to_16\(3) & (((\RegFile|regs[16][14]~q\ & !\InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(3),
	datab => \RegFile|regs[24][14]~q\,
	datac => \RegFile|regs[16][14]~q\,
	datad => \InstReg|out20_to_16\(2),
	combout => \RegFile|Mux49~6_combout\);

-- Location: LCCOMB_X37_Y18_N8
\RegFile|regs[20][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[20][14]~feeder_combout\ = \MemtoRegMux|output[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[14]~14_combout\,
	combout => \RegFile|regs[20][14]~feeder_combout\);

-- Location: FF_X37_Y18_N9
\RegFile|regs[20][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[20][14]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[20][14]~q\);

-- Location: FF_X32_Y18_N21
\RegFile|regs[28][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[14]~14_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[28][14]~q\);

-- Location: LCCOMB_X32_Y18_N20
\RegFile|Mux49~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux49~7_combout\ = (\RegFile|Mux49~6_combout\ & (((\RegFile|regs[28][14]~q\) # (!\InstReg|out20_to_16\(2))))) # (!\RegFile|Mux49~6_combout\ & (\RegFile|regs[20][14]~q\ & ((\InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux49~6_combout\,
	datab => \RegFile|regs[20][14]~q\,
	datac => \RegFile|regs[28][14]~q\,
	datad => \InstReg|out20_to_16\(2),
	combout => \RegFile|Mux49~7_combout\);

-- Location: LCCOMB_X37_Y16_N4
\RegFile|regs[21][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[21][14]~feeder_combout\ = \MemtoRegMux|output[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[14]~14_combout\,
	combout => \RegFile|regs[21][14]~feeder_combout\);

-- Location: FF_X37_Y16_N5
\RegFile|regs[21][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[21][14]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[21][14]~q\);

-- Location: FF_X36_Y16_N27
\RegFile|regs[29][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[14]~14_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[29][14]~q\);

-- Location: LCCOMB_X37_Y16_N10
\RegFile|regs[25][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[25][14]~feeder_combout\ = \MemtoRegMux|output[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[14]~14_combout\,
	combout => \RegFile|regs[25][14]~feeder_combout\);

-- Location: FF_X37_Y16_N11
\RegFile|regs[25][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[25][14]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[25][14]~q\);

-- Location: FF_X36_Y16_N21
\RegFile|regs[17][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[14]~14_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[17][14]~q\);

-- Location: LCCOMB_X36_Y16_N20
\RegFile|Mux49~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux49~4_combout\ = (\InstReg|out20_to_16\(3) & ((\RegFile|regs[25][14]~q\) # ((\InstReg|out20_to_16\(2))))) # (!\InstReg|out20_to_16\(3) & (((\RegFile|regs[17][14]~q\ & !\InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[25][14]~q\,
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[17][14]~q\,
	datad => \InstReg|out20_to_16\(2),
	combout => \RegFile|Mux49~4_combout\);

-- Location: LCCOMB_X36_Y16_N26
\RegFile|Mux49~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux49~5_combout\ = (\InstReg|out20_to_16\(2) & ((\RegFile|Mux49~4_combout\ & ((\RegFile|regs[29][14]~q\))) # (!\RegFile|Mux49~4_combout\ & (\RegFile|regs[21][14]~q\)))) # (!\InstReg|out20_to_16\(2) & (((\RegFile|Mux49~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(2),
	datab => \RegFile|regs[21][14]~q\,
	datac => \RegFile|regs[29][14]~q\,
	datad => \RegFile|Mux49~4_combout\,
	combout => \RegFile|Mux49~5_combout\);

-- Location: LCCOMB_X32_Y18_N2
\RegFile|Mux49~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux49~8_combout\ = (\InstReg|out20_to_16\(0) & (((\InstReg|out20_to_16\(1)) # (\RegFile|Mux49~5_combout\)))) # (!\InstReg|out20_to_16\(0) & (\RegFile|Mux49~7_combout\ & (!\InstReg|out20_to_16\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \RegFile|Mux49~7_combout\,
	datac => \InstReg|out20_to_16\(1),
	datad => \RegFile|Mux49~5_combout\,
	combout => \RegFile|Mux49~8_combout\);

-- Location: LCCOMB_X32_Y18_N24
\RegFile|Mux49~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux49~11_combout\ = (\InstReg|out20_to_16\(1) & ((\RegFile|Mux49~8_combout\ & (\RegFile|Mux49~10_combout\)) # (!\RegFile|Mux49~8_combout\ & ((\RegFile|Mux49~3_combout\))))) # (!\InstReg|out20_to_16\(1) & (((\RegFile|Mux49~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(1),
	datab => \RegFile|Mux49~10_combout\,
	datac => \RegFile|Mux49~3_combout\,
	datad => \RegFile|Mux49~8_combout\,
	combout => \RegFile|Mux49~11_combout\);

-- Location: LCCOMB_X40_Y19_N0
\RegFile|regs[5][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[5][14]~feeder_combout\ = \MemtoRegMux|output[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[14]~14_combout\,
	combout => \RegFile|regs[5][14]~feeder_combout\);

-- Location: FF_X40_Y19_N1
\RegFile|regs[5][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[5][14]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[5][14]~q\);

-- Location: FF_X35_Y19_N23
\RegFile|regs[4][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[14]~14_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[4][14]~q\);

-- Location: LCCOMB_X35_Y19_N22
\RegFile|Mux49~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux49~14_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|regs[5][14]~q\) # ((\InstReg|out20_to_16\(1))))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|regs[4][14]~q\ & !\InstReg|out20_to_16\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[5][14]~q\,
	datab => \InstReg|out20_to_16\(0),
	datac => \RegFile|regs[4][14]~q\,
	datad => \InstReg|out20_to_16\(1),
	combout => \RegFile|Mux49~14_combout\);

-- Location: LCCOMB_X34_Y19_N18
\RegFile|regs[6][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[6][14]~feeder_combout\ = \MemtoRegMux|output[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[14]~14_combout\,
	combout => \RegFile|regs[6][14]~feeder_combout\);

-- Location: FF_X34_Y19_N19
\RegFile|regs[6][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[6][14]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[6][14]~q\);

-- Location: FF_X35_Y19_N29
\RegFile|regs[7][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[14]~14_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[7][14]~q\);

-- Location: LCCOMB_X35_Y19_N28
\RegFile|Mux49~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux49~15_combout\ = (\RegFile|Mux49~14_combout\ & (((\RegFile|regs[7][14]~q\) # (!\InstReg|out20_to_16\(1))))) # (!\RegFile|Mux49~14_combout\ & (\RegFile|regs[6][14]~q\ & ((\InstReg|out20_to_16\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux49~14_combout\,
	datab => \RegFile|regs[6][14]~q\,
	datac => \RegFile|regs[7][14]~q\,
	datad => \InstReg|out20_to_16\(1),
	combout => \RegFile|Mux49~15_combout\);

-- Location: FF_X34_Y17_N17
\RegFile|regs[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[14]~14_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[3][14]~q\);

-- Location: LCCOMB_X41_Y19_N18
\RegFile|regs[2][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[2][14]~feeder_combout\ = \MemtoRegMux|output[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[14]~14_combout\,
	combout => \RegFile|regs[2][14]~feeder_combout\);

-- Location: FF_X41_Y19_N19
\RegFile|regs[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[2][14]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[2][14]~q\);

-- Location: FF_X37_Y19_N9
\RegFile|regs[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[14]~14_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[1][14]~q\);

-- Location: LCCOMB_X37_Y19_N8
\RegFile|Mux49~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux49~16_combout\ = (\RegFile|rd_data1[31]~5_combout\ & ((\RegFile|regs[2][14]~q\) # ((\RegFile|rd_data1[31]~4_combout\)))) # (!\RegFile|rd_data1[31]~5_combout\ & (((\RegFile|regs[1][14]~q\ & !\RegFile|rd_data1[31]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[2][14]~q\,
	datab => \RegFile|rd_data1[31]~5_combout\,
	datac => \RegFile|regs[1][14]~q\,
	datad => \RegFile|rd_data1[31]~4_combout\,
	combout => \RegFile|Mux49~16_combout\);

-- Location: LCCOMB_X34_Y17_N16
\RegFile|Mux49~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux49~17_combout\ = (\RegFile|rd_data1[31]~4_combout\ & ((\RegFile|Mux49~16_combout\ & ((\RegFile|regs[3][14]~q\))) # (!\RegFile|Mux49~16_combout\ & (\RegFile|Mux49~15_combout\)))) # (!\RegFile|rd_data1[31]~4_combout\ & 
-- (((\RegFile|Mux49~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux49~15_combout\,
	datab => \RegFile|rd_data1[31]~4_combout\,
	datac => \RegFile|regs[3][14]~q\,
	datad => \RegFile|Mux49~16_combout\,
	combout => \RegFile|Mux49~17_combout\);

-- Location: LCCOMB_X38_Y21_N4
\RegFile|regs[9][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[9][14]~feeder_combout\ = \MemtoRegMux|output[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[14]~14_combout\,
	combout => \RegFile|regs[9][14]~feeder_combout\);

-- Location: FF_X38_Y21_N5
\RegFile|regs[9][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[9][14]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[9][14]~q\);

-- Location: FF_X38_Y21_N7
\RegFile|regs[11][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[14]~14_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[11][14]~q\);

-- Location: LCCOMB_X38_Y22_N24
\RegFile|regs[10][14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[10][14]~feeder_combout\ = \MemtoRegMux|output[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[14]~14_combout\,
	combout => \RegFile|regs[10][14]~feeder_combout\);

-- Location: FF_X38_Y22_N25
\RegFile|regs[10][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[10][14]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[10][14]~q\);

-- Location: FF_X38_Y22_N31
\RegFile|regs[8][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[14]~14_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[8][14]~q\);

-- Location: LCCOMB_X38_Y22_N30
\RegFile|Mux49~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux49~12_combout\ = (\InstReg|out20_to_16\(1) & ((\RegFile|regs[10][14]~q\) # ((\InstReg|out20_to_16\(0))))) # (!\InstReg|out20_to_16\(1) & (((\RegFile|regs[8][14]~q\ & !\InstReg|out20_to_16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(1),
	datab => \RegFile|regs[10][14]~q\,
	datac => \RegFile|regs[8][14]~q\,
	datad => \InstReg|out20_to_16\(0),
	combout => \RegFile|Mux49~12_combout\);

-- Location: LCCOMB_X38_Y21_N6
\RegFile|Mux49~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux49~13_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|Mux49~12_combout\ & ((\RegFile|regs[11][14]~q\))) # (!\RegFile|Mux49~12_combout\ & (\RegFile|regs[9][14]~q\)))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|Mux49~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \RegFile|regs[9][14]~q\,
	datac => \RegFile|regs[11][14]~q\,
	datad => \RegFile|Mux49~12_combout\,
	combout => \RegFile|Mux49~13_combout\);

-- Location: LCCOMB_X34_Y17_N10
\RegFile|Mux49~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux49~18_combout\ = (\RegFile|rd_data1[31]~2_combout\ & (((\RegFile|rd_data1[31]~3_combout\)))) # (!\RegFile|rd_data1[31]~2_combout\ & ((\RegFile|rd_data1[31]~3_combout\ & ((\RegFile|Mux49~13_combout\))) # (!\RegFile|rd_data1[31]~3_combout\ & 
-- (\RegFile|Mux49~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~2_combout\,
	datab => \RegFile|Mux49~17_combout\,
	datac => \RegFile|Mux49~13_combout\,
	datad => \RegFile|rd_data1[31]~3_combout\,
	combout => \RegFile|Mux49~18_combout\);

-- Location: LCCOMB_X34_Y17_N20
\RegFile|Mux49~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux49~21_combout\ = (\RegFile|rd_data1[31]~2_combout\ & ((\RegFile|Mux49~18_combout\ & (\RegFile|Mux49~20_combout\)) # (!\RegFile|Mux49~18_combout\ & ((\RegFile|Mux49~11_combout\))))) # (!\RegFile|rd_data1[31]~2_combout\ & 
-- (((\RegFile|Mux49~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~2_combout\,
	datab => \RegFile|Mux49~20_combout\,
	datac => \RegFile|Mux49~11_combout\,
	datad => \RegFile|Mux49~18_combout\,
	combout => \RegFile|Mux49~21_combout\);

-- Location: LCCOMB_X34_Y17_N28
\RegFile|Mux49~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux49~22_combout\ = (\RegFile|Mux49~21_combout\ & ((\RegFile|rd_data1[31]~6_combout\) # ((\InstReg|out20_to_16\(2)) # (\InstReg|out20_to_16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~6_combout\,
	datab => \InstReg|out20_to_16\(2),
	datac => \InstReg|out20_to_16\(0),
	datad => \RegFile|Mux49~21_combout\,
	combout => \RegFile|Mux49~22_combout\);

-- Location: FF_X34_Y17_N29
\RegFile|rd_data1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|Mux49~22_combout\,
	ena => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|rd_data1\(14));

-- Location: LCCOMB_X34_Y15_N20
\RegB|output[14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegB|output[14]~feeder_combout\ = \RegFile|rd_data1\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RegFile|rd_data1\(14),
	combout => \RegB|output[14]~feeder_combout\);

-- Location: FF_X34_Y15_N21
\RegB|output[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegB|output[14]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegB|output\(14));

-- Location: LCCOMB_X31_Y20_N26
\MemtoRegMux|output[23]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MemtoRegMux|output[23]~23_combout\ = (!\MemToReg~input_o\ & \InstReg|out25_to_0\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemToReg~input_o\,
	datad => \InstReg|out25_to_0\(23),
	combout => \MemtoRegMux|output[23]~23_combout\);

-- Location: LCCOMB_X31_Y17_N22
\RegFile|regs[15][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[15][23]~feeder_combout\ = \MemtoRegMux|output[23]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[23]~23_combout\,
	combout => \RegFile|regs[15][23]~feeder_combout\);

-- Location: FF_X31_Y17_N23
\RegFile|regs[15][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[15][23]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[15][23]~q\);

-- Location: FF_X27_Y17_N23
\RegFile|regs[13][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[23]~23_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[13][23]~q\);

-- Location: LCCOMB_X26_Y17_N30
\RegFile|regs[14][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[14][23]~feeder_combout\ = \MemtoRegMux|output[23]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[23]~23_combout\,
	combout => \RegFile|regs[14][23]~feeder_combout\);

-- Location: FF_X26_Y17_N31
\RegFile|regs[14][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[14][23]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[14][23]~q\);

-- Location: FF_X27_Y17_N29
\RegFile|regs[12][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[23]~23_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[12][23]~q\);

-- Location: LCCOMB_X27_Y17_N28
\RegFile|Mux40~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux40~19_combout\ = (\InstReg|out20_to_16\(1) & ((\RegFile|regs[14][23]~q\) # ((\InstReg|out20_to_16\(0))))) # (!\InstReg|out20_to_16\(1) & (((\RegFile|regs[12][23]~q\ & !\InstReg|out20_to_16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(1),
	datab => \RegFile|regs[14][23]~q\,
	datac => \RegFile|regs[12][23]~q\,
	datad => \InstReg|out20_to_16\(0),
	combout => \RegFile|Mux40~19_combout\);

-- Location: LCCOMB_X27_Y17_N22
\RegFile|Mux40~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux40~20_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|Mux40~19_combout\ & (\RegFile|regs[15][23]~q\)) # (!\RegFile|Mux40~19_combout\ & ((\RegFile|regs[13][23]~q\))))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|Mux40~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[15][23]~q\,
	datab => \InstReg|out20_to_16\(0),
	datac => \RegFile|regs[13][23]~q\,
	datad => \RegFile|Mux40~19_combout\,
	combout => \RegFile|Mux40~20_combout\);

-- Location: LCCOMB_X38_Y23_N12
\RegFile|regs[10][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[10][23]~feeder_combout\ = \MemtoRegMux|output[23]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[23]~23_combout\,
	combout => \RegFile|regs[10][23]~feeder_combout\);

-- Location: FF_X38_Y23_N13
\RegFile|regs[10][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[10][23]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[10][23]~q\);

-- Location: FF_X38_Y23_N23
\RegFile|regs[11][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[23]~23_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[11][23]~q\);

-- Location: LCCOMB_X37_Y22_N0
\RegFile|regs[9][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[9][23]~feeder_combout\ = \MemtoRegMux|output[23]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[23]~23_combout\,
	combout => \RegFile|regs[9][23]~feeder_combout\);

-- Location: FF_X37_Y22_N1
\RegFile|regs[9][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[9][23]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[9][23]~q\);

-- Location: FF_X37_Y23_N29
\RegFile|regs[8][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[23]~23_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[8][23]~q\);

-- Location: LCCOMB_X37_Y23_N28
\RegFile|Mux40~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux40~2_combout\ = (\InstReg|out20_to_16\(1) & (((\InstReg|out20_to_16\(0))))) # (!\InstReg|out20_to_16\(1) & ((\InstReg|out20_to_16\(0) & (\RegFile|regs[9][23]~q\)) # (!\InstReg|out20_to_16\(0) & ((\RegFile|regs[8][23]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(1),
	datab => \RegFile|regs[9][23]~q\,
	datac => \RegFile|regs[8][23]~q\,
	datad => \InstReg|out20_to_16\(0),
	combout => \RegFile|Mux40~2_combout\);

-- Location: LCCOMB_X38_Y23_N22
\RegFile|Mux40~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux40~3_combout\ = (\InstReg|out20_to_16\(1) & ((\RegFile|Mux40~2_combout\ & ((\RegFile|regs[11][23]~q\))) # (!\RegFile|Mux40~2_combout\ & (\RegFile|regs[10][23]~q\)))) # (!\InstReg|out20_to_16\(1) & (((\RegFile|Mux40~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[10][23]~q\,
	datab => \InstReg|out20_to_16\(1),
	datac => \RegFile|regs[11][23]~q\,
	datad => \RegFile|Mux40~2_combout\,
	combout => \RegFile|Mux40~3_combout\);

-- Location: LCCOMB_X29_Y22_N24
\RegFile|regs[23][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[23][23]~feeder_combout\ = \MemtoRegMux|output[23]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[23]~23_combout\,
	combout => \RegFile|regs[23][23]~feeder_combout\);

-- Location: FF_X29_Y22_N25
\RegFile|regs[23][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[23][23]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[23][23]~q\);

-- Location: FF_X25_Y19_N27
\RegFile|regs[19][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[23]~23_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[19][23]~q\);

-- Location: LCCOMB_X25_Y19_N26
\RegFile|Mux40~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux40~11_combout\ = (\InstReg|out20_to_16\(3) & (((\InstReg|out20_to_16\(2))))) # (!\InstReg|out20_to_16\(3) & ((\InstReg|out20_to_16\(2) & (\RegFile|regs[23][23]~q\)) # (!\InstReg|out20_to_16\(2) & ((\RegFile|regs[19][23]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[23][23]~q\,
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[19][23]~q\,
	datad => \InstReg|out20_to_16\(2),
	combout => \RegFile|Mux40~11_combout\);

-- Location: FF_X25_Y19_N21
\RegFile|regs[27][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[23]~23_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[27][23]~q\);

-- Location: LCCOMB_X24_Y18_N24
\RegFile|regs~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs~24_combout\ = (!\JumpAndLink~input_o\ & (\InstReg|out25_to_0\(23) & !\MemToReg~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \JumpAndLink~input_o\,
	datac => \InstReg|out25_to_0\(23),
	datad => \MemToReg~input_o\,
	combout => \RegFile|regs~24_combout\);

-- Location: FF_X24_Y18_N25
\RegFile|regs[31][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs~24_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|regs[31][13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[31][23]~q\);

-- Location: LCCOMB_X25_Y19_N20
\RegFile|Mux40~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux40~12_combout\ = (\RegFile|Mux40~11_combout\ & (((\RegFile|regs[31][23]~q\)) # (!\InstReg|out20_to_16\(3)))) # (!\RegFile|Mux40~11_combout\ & (\InstReg|out20_to_16\(3) & (\RegFile|regs[27][23]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux40~11_combout\,
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[27][23]~q\,
	datad => \RegFile|regs[31][23]~q\,
	combout => \RegFile|Mux40~12_combout\);

-- Location: LCCOMB_X29_Y16_N28
\RegFile|regs[21][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[21][23]~feeder_combout\ = \MemtoRegMux|output[23]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[23]~23_combout\,
	combout => \RegFile|regs[21][23]~feeder_combout\);

-- Location: FF_X29_Y16_N29
\RegFile|regs[21][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[21][23]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[21][23]~q\);

-- Location: FF_X29_Y16_N7
\RegFile|regs[29][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[23]~23_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[29][23]~q\);

-- Location: LCCOMB_X27_Y16_N28
\RegFile|regs[25][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[25][23]~feeder_combout\ = \MemtoRegMux|output[23]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[23]~23_combout\,
	combout => \RegFile|regs[25][23]~feeder_combout\);

-- Location: FF_X27_Y16_N29
\RegFile|regs[25][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[25][23]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[25][23]~q\);

-- Location: FF_X27_Y16_N19
\RegFile|regs[17][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[23]~23_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[17][23]~q\);

-- Location: LCCOMB_X27_Y16_N18
\RegFile|Mux40~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux40~4_combout\ = (\InstReg|out20_to_16\(2) & (((\InstReg|out20_to_16\(3))))) # (!\InstReg|out20_to_16\(2) & ((\InstReg|out20_to_16\(3) & (\RegFile|regs[25][23]~q\)) # (!\InstReg|out20_to_16\(3) & ((\RegFile|regs[17][23]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(2),
	datab => \RegFile|regs[25][23]~q\,
	datac => \RegFile|regs[17][23]~q\,
	datad => \InstReg|out20_to_16\(3),
	combout => \RegFile|Mux40~4_combout\);

-- Location: LCCOMB_X29_Y16_N6
\RegFile|Mux40~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux40~5_combout\ = (\InstReg|out20_to_16\(2) & ((\RegFile|Mux40~4_combout\ & ((\RegFile|regs[29][23]~q\))) # (!\RegFile|Mux40~4_combout\ & (\RegFile|regs[21][23]~q\)))) # (!\InstReg|out20_to_16\(2) & (((\RegFile|Mux40~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(2),
	datab => \RegFile|regs[21][23]~q\,
	datac => \RegFile|regs[29][23]~q\,
	datad => \RegFile|Mux40~4_combout\,
	combout => \RegFile|Mux40~5_combout\);

-- Location: LCCOMB_X27_Y19_N4
\RegFile|regs[26][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[26][23]~feeder_combout\ = \MemtoRegMux|output[23]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[23]~23_combout\,
	combout => \RegFile|regs[26][23]~feeder_combout\);

-- Location: FF_X27_Y19_N5
\RegFile|regs[26][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[26][23]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[26][23]~q\);

-- Location: FF_X26_Y19_N31
\RegFile|regs[30][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[23]~23_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[30][23]~q\);

-- Location: LCCOMB_X27_Y19_N2
\RegFile|regs[22][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[22][23]~feeder_combout\ = \MemtoRegMux|output[23]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[23]~23_combout\,
	combout => \RegFile|regs[22][23]~feeder_combout\);

-- Location: FF_X27_Y19_N3
\RegFile|regs[22][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[22][23]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[22][23]~q\);

-- Location: FF_X26_Y19_N1
\RegFile|regs[18][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[23]~23_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[18][23]~q\);

-- Location: LCCOMB_X26_Y19_N0
\RegFile|Mux40~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux40~6_combout\ = (\InstReg|out20_to_16\(3) & (((\InstReg|out20_to_16\(2))))) # (!\InstReg|out20_to_16\(3) & ((\InstReg|out20_to_16\(2) & (\RegFile|regs[22][23]~q\)) # (!\InstReg|out20_to_16\(2) & ((\RegFile|regs[18][23]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[22][23]~q\,
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[18][23]~q\,
	datad => \InstReg|out20_to_16\(2),
	combout => \RegFile|Mux40~6_combout\);

-- Location: LCCOMB_X26_Y19_N30
\RegFile|Mux40~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux40~7_combout\ = (\InstReg|out20_to_16\(3) & ((\RegFile|Mux40~6_combout\ & ((\RegFile|regs[30][23]~q\))) # (!\RegFile|Mux40~6_combout\ & (\RegFile|regs[26][23]~q\)))) # (!\InstReg|out20_to_16\(3) & (((\RegFile|Mux40~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(3),
	datab => \RegFile|regs[26][23]~q\,
	datac => \RegFile|regs[30][23]~q\,
	datad => \RegFile|Mux40~6_combout\,
	combout => \RegFile|Mux40~7_combout\);

-- Location: LCCOMB_X31_Y18_N6
\RegFile|regs[24][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[24][23]~feeder_combout\ = \MemtoRegMux|output[23]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[23]~23_combout\,
	combout => \RegFile|regs[24][23]~feeder_combout\);

-- Location: FF_X31_Y18_N7
\RegFile|regs[24][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[24][23]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[24][23]~q\);

-- Location: FF_X32_Y18_N11
\RegFile|regs[16][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[23]~23_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[16][23]~q\);

-- Location: LCCOMB_X32_Y18_N10
\RegFile|Mux40~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux40~8_combout\ = (\InstReg|out20_to_16\(2) & (((\InstReg|out20_to_16\(3))))) # (!\InstReg|out20_to_16\(2) & ((\InstReg|out20_to_16\(3) & (\RegFile|regs[24][23]~q\)) # (!\InstReg|out20_to_16\(3) & ((\RegFile|regs[16][23]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[24][23]~q\,
	datab => \InstReg|out20_to_16\(2),
	datac => \RegFile|regs[16][23]~q\,
	datad => \InstReg|out20_to_16\(3),
	combout => \RegFile|Mux40~8_combout\);

-- Location: LCCOMB_X37_Y18_N20
\RegFile|regs[20][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[20][23]~feeder_combout\ = \MemtoRegMux|output[23]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[23]~23_combout\,
	combout => \RegFile|regs[20][23]~feeder_combout\);

-- Location: FF_X37_Y18_N21
\RegFile|regs[20][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[20][23]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[20][23]~q\);

-- Location: FF_X32_Y18_N5
\RegFile|regs[28][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[23]~23_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[28][23]~q\);

-- Location: LCCOMB_X32_Y18_N4
\RegFile|Mux40~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux40~9_combout\ = (\RegFile|Mux40~8_combout\ & (((\RegFile|regs[28][23]~q\) # (!\InstReg|out20_to_16\(2))))) # (!\RegFile|Mux40~8_combout\ & (\RegFile|regs[20][23]~q\ & ((\InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux40~8_combout\,
	datab => \RegFile|regs[20][23]~q\,
	datac => \RegFile|regs[28][23]~q\,
	datad => \InstReg|out20_to_16\(2),
	combout => \RegFile|Mux40~9_combout\);

-- Location: LCCOMB_X31_Y19_N30
\RegFile|Mux40~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux40~10_combout\ = (\InstReg|out20_to_16\(1) & ((\InstReg|out20_to_16\(0)) # ((\RegFile|Mux40~7_combout\)))) # (!\InstReg|out20_to_16\(1) & (!\InstReg|out20_to_16\(0) & ((\RegFile|Mux40~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(1),
	datab => \InstReg|out20_to_16\(0),
	datac => \RegFile|Mux40~7_combout\,
	datad => \RegFile|Mux40~9_combout\,
	combout => \RegFile|Mux40~10_combout\);

-- Location: LCCOMB_X32_Y19_N22
\RegFile|Mux40~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux40~13_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|Mux40~10_combout\ & (\RegFile|Mux40~12_combout\)) # (!\RegFile|Mux40~10_combout\ & ((\RegFile|Mux40~5_combout\))))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|Mux40~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \RegFile|Mux40~12_combout\,
	datac => \RegFile|Mux40~5_combout\,
	datad => \RegFile|Mux40~10_combout\,
	combout => \RegFile|Mux40~13_combout\);

-- Location: LCCOMB_X40_Y18_N16
\RegFile|regs[2][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[2][23]~feeder_combout\ = \MemtoRegMux|output[23]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[23]~23_combout\,
	combout => \RegFile|regs[2][23]~feeder_combout\);

-- Location: FF_X40_Y18_N17
\RegFile|regs[2][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[2][23]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[2][23]~q\);

-- Location: FF_X36_Y18_N15
\RegFile|regs[3][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[23]~23_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[3][23]~q\);

-- Location: LCCOMB_X39_Y19_N20
\RegFile|regs[5][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[5][23]~feeder_combout\ = \MemtoRegMux|output[23]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[23]~23_combout\,
	combout => \RegFile|regs[5][23]~feeder_combout\);

-- Location: FF_X39_Y19_N21
\RegFile|regs[5][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[5][23]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[5][23]~q\);

-- Location: FF_X38_Y19_N31
\RegFile|regs[7][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[23]~23_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[7][23]~q\);

-- Location: FF_X38_Y19_N17
\RegFile|regs[4][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[23]~23_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[4][23]~q\);

-- Location: LCCOMB_X35_Y17_N22
\RegFile|regs[6][23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[6][23]~feeder_combout\ = \MemtoRegMux|output[23]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[23]~23_combout\,
	combout => \RegFile|regs[6][23]~feeder_combout\);

-- Location: FF_X35_Y17_N23
\RegFile|regs[6][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[6][23]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[6][23]~q\);

-- Location: LCCOMB_X38_Y19_N16
\RegFile|Mux40~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux40~14_combout\ = (\InstReg|out20_to_16\(1) & ((\InstReg|out20_to_16\(0)) # ((\RegFile|regs[6][23]~q\)))) # (!\InstReg|out20_to_16\(1) & (!\InstReg|out20_to_16\(0) & (\RegFile|regs[4][23]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(1),
	datab => \InstReg|out20_to_16\(0),
	datac => \RegFile|regs[4][23]~q\,
	datad => \RegFile|regs[6][23]~q\,
	combout => \RegFile|Mux40~14_combout\);

-- Location: LCCOMB_X38_Y19_N30
\RegFile|Mux40~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux40~15_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|Mux40~14_combout\ & ((\RegFile|regs[7][23]~q\))) # (!\RegFile|Mux40~14_combout\ & (\RegFile|regs[5][23]~q\)))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|Mux40~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[5][23]~q\,
	datab => \InstReg|out20_to_16\(0),
	datac => \RegFile|regs[7][23]~q\,
	datad => \RegFile|Mux40~14_combout\,
	combout => \RegFile|Mux40~15_combout\);

-- Location: FF_X36_Y18_N13
\RegFile|regs[1][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[23]~23_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[1][23]~q\);

-- Location: LCCOMB_X36_Y18_N12
\RegFile|Mux40~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux40~16_combout\ = (\RegFile|rd_data1[31]~5_combout\ & (((\RegFile|rd_data1[31]~4_combout\)))) # (!\RegFile|rd_data1[31]~5_combout\ & ((\RegFile|rd_data1[31]~4_combout\ & (\RegFile|Mux40~15_combout\)) # (!\RegFile|rd_data1[31]~4_combout\ & 
-- ((\RegFile|regs[1][23]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~5_combout\,
	datab => \RegFile|Mux40~15_combout\,
	datac => \RegFile|regs[1][23]~q\,
	datad => \RegFile|rd_data1[31]~4_combout\,
	combout => \RegFile|Mux40~16_combout\);

-- Location: LCCOMB_X36_Y18_N14
\RegFile|Mux40~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux40~17_combout\ = (\RegFile|rd_data1[31]~5_combout\ & ((\RegFile|Mux40~16_combout\ & ((\RegFile|regs[3][23]~q\))) # (!\RegFile|Mux40~16_combout\ & (\RegFile|regs[2][23]~q\)))) # (!\RegFile|rd_data1[31]~5_combout\ & 
-- (((\RegFile|Mux40~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[2][23]~q\,
	datab => \RegFile|rd_data1[31]~5_combout\,
	datac => \RegFile|regs[3][23]~q\,
	datad => \RegFile|Mux40~16_combout\,
	combout => \RegFile|Mux40~17_combout\);

-- Location: LCCOMB_X32_Y19_N12
\RegFile|Mux40~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux40~18_combout\ = (\RegFile|rd_data1[31]~2_combout\ & ((\RegFile|rd_data1[31]~3_combout\) # ((\RegFile|Mux40~13_combout\)))) # (!\RegFile|rd_data1[31]~2_combout\ & (!\RegFile|rd_data1[31]~3_combout\ & ((\RegFile|Mux40~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~2_combout\,
	datab => \RegFile|rd_data1[31]~3_combout\,
	datac => \RegFile|Mux40~13_combout\,
	datad => \RegFile|Mux40~17_combout\,
	combout => \RegFile|Mux40~18_combout\);

-- Location: LCCOMB_X32_Y19_N18
\RegFile|Mux40~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux40~21_combout\ = (\RegFile|rd_data1[31]~3_combout\ & ((\RegFile|Mux40~18_combout\ & (\RegFile|Mux40~20_combout\)) # (!\RegFile|Mux40~18_combout\ & ((\RegFile|Mux40~3_combout\))))) # (!\RegFile|rd_data1[31]~3_combout\ & 
-- (((\RegFile|Mux40~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux40~20_combout\,
	datab => \RegFile|rd_data1[31]~3_combout\,
	datac => \RegFile|Mux40~3_combout\,
	datad => \RegFile|Mux40~18_combout\,
	combout => \RegFile|Mux40~21_combout\);

-- Location: LCCOMB_X32_Y19_N8
\RegFile|Mux40~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux40~22_combout\ = (\RegFile|Mux40~21_combout\ & ((\InstReg|out20_to_16\(0)) # ((\RegFile|rd_data1[31]~6_combout\) # (\InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \RegFile|rd_data1[31]~6_combout\,
	datac => \InstReg|out20_to_16\(2),
	datad => \RegFile|Mux40~21_combout\,
	combout => \RegFile|Mux40~22_combout\);

-- Location: FF_X32_Y19_N9
\RegFile|rd_data1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|Mux40~22_combout\,
	ena => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|rd_data1\(23));

-- Location: LCCOMB_X35_Y15_N4
\RegB|output[23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegB|output[23]~feeder_combout\ = \RegFile|rd_data1\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegFile|rd_data1\(23),
	combout => \RegB|output[23]~feeder_combout\);

-- Location: FF_X35_Y15_N5
\RegB|output[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegB|output[23]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegB|output\(23));

-- Location: LCCOMB_X31_Y21_N18
\MemtoRegMux|output[24]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MemtoRegMux|output[24]~24_combout\ = (\InstReg|out25_to_0\(24) & !\MemToReg~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InstReg|out25_to_0\(24),
	datad => \MemToReg~input_o\,
	combout => \MemtoRegMux|output[24]~24_combout\);

-- Location: FF_X30_Y17_N5
\RegFile|regs[14][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[24]~24_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[14][24]~q\);

-- Location: FF_X32_Y17_N27
\RegFile|regs[15][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[24]~24_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[15][24]~q\);

-- Location: FF_X29_Y17_N27
\RegFile|regs[12][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[24]~24_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[12][24]~q\);

-- Location: FF_X29_Y17_N25
\RegFile|regs[13][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[24]~24_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[13][24]~q\);

-- Location: LCCOMB_X29_Y17_N26
\RegFile|Mux39~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux39~19_combout\ = (\InstReg|out20_to_16\(1) & (\InstReg|out20_to_16\(0))) # (!\InstReg|out20_to_16\(1) & ((\InstReg|out20_to_16\(0) & ((\RegFile|regs[13][24]~q\))) # (!\InstReg|out20_to_16\(0) & (\RegFile|regs[12][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(1),
	datab => \InstReg|out20_to_16\(0),
	datac => \RegFile|regs[12][24]~q\,
	datad => \RegFile|regs[13][24]~q\,
	combout => \RegFile|Mux39~19_combout\);

-- Location: LCCOMB_X29_Y17_N12
\RegFile|Mux39~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux39~20_combout\ = (\RegFile|Mux39~19_combout\ & (((\RegFile|regs[15][24]~q\) # (!\InstReg|out20_to_16\(1))))) # (!\RegFile|Mux39~19_combout\ & (\RegFile|regs[14][24]~q\ & ((\InstReg|out20_to_16\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[14][24]~q\,
	datab => \RegFile|regs[15][24]~q\,
	datac => \RegFile|Mux39~19_combout\,
	datad => \InstReg|out20_to_16\(1),
	combout => \RegFile|Mux39~20_combout\);

-- Location: LCCOMB_X36_Y23_N2
\RegFile|regs[9][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[9][24]~feeder_combout\ = \MemtoRegMux|output[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[24]~24_combout\,
	combout => \RegFile|regs[9][24]~feeder_combout\);

-- Location: FF_X36_Y23_N3
\RegFile|regs[9][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[9][24]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[9][24]~q\);

-- Location: LCCOMB_X36_Y23_N0
\RegFile|regs[11][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[11][24]~feeder_combout\ = \MemtoRegMux|output[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[24]~24_combout\,
	combout => \RegFile|regs[11][24]~feeder_combout\);

-- Location: FF_X36_Y23_N1
\RegFile|regs[11][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[11][24]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[11][24]~q\);

-- Location: LCCOMB_X37_Y23_N2
\RegFile|regs[10][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[10][24]~feeder_combout\ = \MemtoRegMux|output[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[24]~24_combout\,
	combout => \RegFile|regs[10][24]~feeder_combout\);

-- Location: FF_X37_Y23_N3
\RegFile|regs[10][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[10][24]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[10][24]~q\);

-- Location: FF_X37_Y23_N1
\RegFile|regs[8][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[24]~24_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[8][24]~q\);

-- Location: LCCOMB_X37_Y23_N0
\RegFile|Mux39~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux39~12_combout\ = (\InstReg|out20_to_16\(1) & ((\RegFile|regs[10][24]~q\) # ((\InstReg|out20_to_16\(0))))) # (!\InstReg|out20_to_16\(1) & (((\RegFile|regs[8][24]~q\ & !\InstReg|out20_to_16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(1),
	datab => \RegFile|regs[10][24]~q\,
	datac => \RegFile|regs[8][24]~q\,
	datad => \InstReg|out20_to_16\(0),
	combout => \RegFile|Mux39~12_combout\);

-- Location: LCCOMB_X37_Y23_N30
\RegFile|Mux39~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux39~13_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|Mux39~12_combout\ & ((\RegFile|regs[11][24]~q\))) # (!\RegFile|Mux39~12_combout\ & (\RegFile|regs[9][24]~q\)))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|Mux39~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[9][24]~q\,
	datab => \InstReg|out20_to_16\(0),
	datac => \RegFile|regs[11][24]~q\,
	datad => \RegFile|Mux39~12_combout\,
	combout => \RegFile|Mux39~13_combout\);

-- Location: LCCOMB_X37_Y17_N26
\RegFile|regs[6][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[6][24]~feeder_combout\ = \MemtoRegMux|output[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[24]~24_combout\,
	combout => \RegFile|regs[6][24]~feeder_combout\);

-- Location: FF_X37_Y17_N27
\RegFile|regs[6][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[6][24]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[6][24]~q\);

-- Location: FF_X38_Y19_N9
\RegFile|regs[4][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[24]~24_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[4][24]~q\);

-- Location: LCCOMB_X39_Y19_N18
\RegFile|regs[5][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[5][24]~feeder_combout\ = \MemtoRegMux|output[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[24]~24_combout\,
	combout => \RegFile|regs[5][24]~feeder_combout\);

-- Location: FF_X39_Y19_N19
\RegFile|regs[5][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[5][24]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[5][24]~q\);

-- Location: LCCOMB_X38_Y19_N8
\RegFile|Mux39~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux39~14_combout\ = (\InstReg|out20_to_16\(1) & (\InstReg|out20_to_16\(0))) # (!\InstReg|out20_to_16\(1) & ((\InstReg|out20_to_16\(0) & ((\RegFile|regs[5][24]~q\))) # (!\InstReg|out20_to_16\(0) & (\RegFile|regs[4][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(1),
	datab => \InstReg|out20_to_16\(0),
	datac => \RegFile|regs[4][24]~q\,
	datad => \RegFile|regs[5][24]~q\,
	combout => \RegFile|Mux39~14_combout\);

-- Location: FF_X38_Y19_N11
\RegFile|regs[7][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[24]~24_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[7][24]~q\);

-- Location: LCCOMB_X38_Y19_N10
\RegFile|Mux39~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux39~15_combout\ = (\RegFile|Mux39~14_combout\ & (((\RegFile|regs[7][24]~q\) # (!\InstReg|out20_to_16\(1))))) # (!\RegFile|Mux39~14_combout\ & (\RegFile|regs[6][24]~q\ & ((\InstReg|out20_to_16\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[6][24]~q\,
	datab => \RegFile|Mux39~14_combout\,
	datac => \RegFile|regs[7][24]~q\,
	datad => \InstReg|out20_to_16\(1),
	combout => \RegFile|Mux39~15_combout\);

-- Location: FF_X31_Y19_N17
\RegFile|regs[3][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[24]~24_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[3][24]~q\);

-- Location: LCCOMB_X39_Y18_N20
\RegFile|regs[2][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[2][24]~feeder_combout\ = \MemtoRegMux|output[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[24]~24_combout\,
	combout => \RegFile|regs[2][24]~feeder_combout\);

-- Location: FF_X39_Y18_N21
\RegFile|regs[2][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[2][24]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[2][24]~q\);

-- Location: FF_X36_Y18_N17
\RegFile|regs[1][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[24]~24_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[1][24]~q\);

-- Location: LCCOMB_X36_Y18_N16
\RegFile|Mux39~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux39~16_combout\ = (\RegFile|rd_data1[31]~5_combout\ & ((\RegFile|regs[2][24]~q\) # ((\RegFile|rd_data1[31]~4_combout\)))) # (!\RegFile|rd_data1[31]~5_combout\ & (((\RegFile|regs[1][24]~q\ & !\RegFile|rd_data1[31]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[2][24]~q\,
	datab => \RegFile|rd_data1[31]~5_combout\,
	datac => \RegFile|regs[1][24]~q\,
	datad => \RegFile|rd_data1[31]~4_combout\,
	combout => \RegFile|Mux39~16_combout\);

-- Location: LCCOMB_X31_Y19_N16
\RegFile|Mux39~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux39~17_combout\ = (\RegFile|rd_data1[31]~4_combout\ & ((\RegFile|Mux39~16_combout\ & ((\RegFile|regs[3][24]~q\))) # (!\RegFile|Mux39~16_combout\ & (\RegFile|Mux39~15_combout\)))) # (!\RegFile|rd_data1[31]~4_combout\ & 
-- (((\RegFile|Mux39~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux39~15_combout\,
	datab => \RegFile|rd_data1[31]~4_combout\,
	datac => \RegFile|regs[3][24]~q\,
	datad => \RegFile|Mux39~16_combout\,
	combout => \RegFile|Mux39~17_combout\);

-- Location: LCCOMB_X31_Y19_N22
\RegFile|Mux39~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux39~18_combout\ = (\RegFile|rd_data1[31]~3_combout\ & ((\RegFile|Mux39~13_combout\) # ((\RegFile|rd_data1[31]~2_combout\)))) # (!\RegFile|rd_data1[31]~3_combout\ & (((!\RegFile|rd_data1[31]~2_combout\ & \RegFile|Mux39~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~3_combout\,
	datab => \RegFile|Mux39~13_combout\,
	datac => \RegFile|rd_data1[31]~2_combout\,
	datad => \RegFile|Mux39~17_combout\,
	combout => \RegFile|Mux39~18_combout\);

-- Location: LCCOMB_X26_Y19_N14
\RegFile|regs[30][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[30][24]~feeder_combout\ = \MemtoRegMux|output[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[24]~24_combout\,
	combout => \RegFile|regs[30][24]~feeder_combout\);

-- Location: FF_X26_Y19_N15
\RegFile|regs[30][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[30][24]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[30][24]~q\);

-- Location: LCCOMB_X27_Y19_N30
\RegFile|regs[22][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[22][24]~feeder_combout\ = \MemtoRegMux|output[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[24]~24_combout\,
	combout => \RegFile|regs[22][24]~feeder_combout\);

-- Location: FF_X27_Y19_N31
\RegFile|regs[22][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[22][24]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[22][24]~q\);

-- Location: FF_X26_Y19_N21
\RegFile|regs[18][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[24]~24_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[18][24]~q\);

-- Location: LCCOMB_X26_Y19_N20
\RegFile|Mux39~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux39~2_combout\ = (\InstReg|out20_to_16\(3) & (((\InstReg|out20_to_16\(2))))) # (!\InstReg|out20_to_16\(3) & ((\InstReg|out20_to_16\(2) & (\RegFile|regs[22][24]~q\)) # (!\InstReg|out20_to_16\(2) & ((\RegFile|regs[18][24]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[22][24]~q\,
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[18][24]~q\,
	datad => \InstReg|out20_to_16\(2),
	combout => \RegFile|Mux39~2_combout\);

-- Location: FF_X27_Y19_N9
\RegFile|regs[26][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[24]~24_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[26][24]~q\);

-- Location: LCCOMB_X27_Y19_N8
\RegFile|Mux39~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux39~3_combout\ = (\RegFile|Mux39~2_combout\ & ((\RegFile|regs[30][24]~q\) # ((!\InstReg|out20_to_16\(3))))) # (!\RegFile|Mux39~2_combout\ & (((\RegFile|regs[26][24]~q\ & \InstReg|out20_to_16\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[30][24]~q\,
	datab => \RegFile|Mux39~2_combout\,
	datac => \RegFile|regs[26][24]~q\,
	datad => \InstReg|out20_to_16\(3),
	combout => \RegFile|Mux39~3_combout\);

-- Location: LCCOMB_X24_Y18_N2
\RegFile|regs~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs~25_combout\ = (\InstReg|out25_to_0\(24) & (!\JumpAndLink~input_o\ & !\MemToReg~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out25_to_0\(24),
	datab => \JumpAndLink~input_o\,
	datad => \MemToReg~input_o\,
	combout => \RegFile|regs~25_combout\);

-- Location: FF_X24_Y18_N3
\RegFile|regs[31][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs~25_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|regs[31][13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[31][24]~q\);

-- Location: FF_X25_Y19_N13
\RegFile|regs[27][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[24]~24_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[27][24]~q\);

-- Location: LCCOMB_X25_Y22_N20
\RegFile|regs[23][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[23][24]~feeder_combout\ = \MemtoRegMux|output[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[24]~24_combout\,
	combout => \RegFile|regs[23][24]~feeder_combout\);

-- Location: FF_X25_Y22_N21
\RegFile|regs[23][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[23][24]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[23][24]~q\);

-- Location: FF_X25_Y19_N19
\RegFile|regs[19][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[24]~24_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[19][24]~q\);

-- Location: LCCOMB_X25_Y19_N18
\RegFile|Mux39~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux39~9_combout\ = (\InstReg|out20_to_16\(3) & (((\InstReg|out20_to_16\(2))))) # (!\InstReg|out20_to_16\(3) & ((\InstReg|out20_to_16\(2) & (\RegFile|regs[23][24]~q\)) # (!\InstReg|out20_to_16\(2) & ((\RegFile|regs[19][24]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[23][24]~q\,
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[19][24]~q\,
	datad => \InstReg|out20_to_16\(2),
	combout => \RegFile|Mux39~9_combout\);

-- Location: LCCOMB_X25_Y19_N12
\RegFile|Mux39~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux39~10_combout\ = (\InstReg|out20_to_16\(3) & ((\RegFile|Mux39~9_combout\ & (\RegFile|regs[31][24]~q\)) # (!\RegFile|Mux39~9_combout\ & ((\RegFile|regs[27][24]~q\))))) # (!\InstReg|out20_to_16\(3) & (((\RegFile|Mux39~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[31][24]~q\,
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[27][24]~q\,
	datad => \RegFile|Mux39~9_combout\,
	combout => \RegFile|Mux39~10_combout\);

-- Location: LCCOMB_X29_Y18_N22
\RegFile|regs[24][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[24][24]~feeder_combout\ = \MemtoRegMux|output[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[24]~24_combout\,
	combout => \RegFile|regs[24][24]~feeder_combout\);

-- Location: FF_X29_Y18_N23
\RegFile|regs[24][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[24][24]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[24][24]~q\);

-- Location: FF_X32_Y18_N15
\RegFile|regs[16][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[24]~24_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[16][24]~q\);

-- Location: LCCOMB_X32_Y18_N14
\RegFile|Mux39~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux39~6_combout\ = (\InstReg|out20_to_16\(3) & ((\RegFile|regs[24][24]~q\) # ((\InstReg|out20_to_16\(2))))) # (!\InstReg|out20_to_16\(3) & (((\RegFile|regs[16][24]~q\ & !\InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(3),
	datab => \RegFile|regs[24][24]~q\,
	datac => \RegFile|regs[16][24]~q\,
	datad => \InstReg|out20_to_16\(2),
	combout => \RegFile|Mux39~6_combout\);

-- Location: FF_X32_Y18_N1
\RegFile|regs[28][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[24]~24_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[28][24]~q\);

-- Location: LCCOMB_X39_Y18_N14
\RegFile|regs[20][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[20][24]~feeder_combout\ = \MemtoRegMux|output[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[24]~24_combout\,
	combout => \RegFile|regs[20][24]~feeder_combout\);

-- Location: FF_X39_Y18_N15
\RegFile|regs[20][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[20][24]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[20][24]~q\);

-- Location: LCCOMB_X32_Y18_N0
\RegFile|Mux39~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux39~7_combout\ = (\RegFile|Mux39~6_combout\ & (((\RegFile|regs[28][24]~q\)) # (!\InstReg|out20_to_16\(2)))) # (!\RegFile|Mux39~6_combout\ & (\InstReg|out20_to_16\(2) & ((\RegFile|regs[20][24]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux39~6_combout\,
	datab => \InstReg|out20_to_16\(2),
	datac => \RegFile|regs[28][24]~q\,
	datad => \RegFile|regs[20][24]~q\,
	combout => \RegFile|Mux39~7_combout\);

-- Location: LCCOMB_X35_Y16_N10
\RegFile|regs[21][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[21][24]~feeder_combout\ = \MemtoRegMux|output[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[24]~24_combout\,
	combout => \RegFile|regs[21][24]~feeder_combout\);

-- Location: FF_X35_Y16_N11
\RegFile|regs[21][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[21][24]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[21][24]~q\);

-- Location: FF_X35_Y16_N29
\RegFile|regs[29][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[24]~24_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[29][24]~q\);

-- Location: LCCOMB_X27_Y16_N4
\RegFile|regs[25][24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[25][24]~feeder_combout\ = \MemtoRegMux|output[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[24]~24_combout\,
	combout => \RegFile|regs[25][24]~feeder_combout\);

-- Location: FF_X27_Y16_N5
\RegFile|regs[25][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[25][24]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[25][24]~q\);

-- Location: FF_X27_Y16_N3
\RegFile|regs[17][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[24]~24_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[17][24]~q\);

-- Location: LCCOMB_X27_Y16_N2
\RegFile|Mux39~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux39~4_combout\ = (\InstReg|out20_to_16\(2) & (((\InstReg|out20_to_16\(3))))) # (!\InstReg|out20_to_16\(2) & ((\InstReg|out20_to_16\(3) & (\RegFile|regs[25][24]~q\)) # (!\InstReg|out20_to_16\(3) & ((\RegFile|regs[17][24]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(2),
	datab => \RegFile|regs[25][24]~q\,
	datac => \RegFile|regs[17][24]~q\,
	datad => \InstReg|out20_to_16\(3),
	combout => \RegFile|Mux39~4_combout\);

-- Location: LCCOMB_X35_Y16_N28
\RegFile|Mux39~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux39~5_combout\ = (\InstReg|out20_to_16\(2) & ((\RegFile|Mux39~4_combout\ & ((\RegFile|regs[29][24]~q\))) # (!\RegFile|Mux39~4_combout\ & (\RegFile|regs[21][24]~q\)))) # (!\InstReg|out20_to_16\(2) & (((\RegFile|Mux39~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[21][24]~q\,
	datab => \InstReg|out20_to_16\(2),
	datac => \RegFile|regs[29][24]~q\,
	datad => \RegFile|Mux39~4_combout\,
	combout => \RegFile|Mux39~5_combout\);

-- Location: LCCOMB_X31_Y19_N24
\RegFile|Mux39~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux39~8_combout\ = (\InstReg|out20_to_16\(1) & (\InstReg|out20_to_16\(0))) # (!\InstReg|out20_to_16\(1) & ((\InstReg|out20_to_16\(0) & ((\RegFile|Mux39~5_combout\))) # (!\InstReg|out20_to_16\(0) & (\RegFile|Mux39~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(1),
	datab => \InstReg|out20_to_16\(0),
	datac => \RegFile|Mux39~7_combout\,
	datad => \RegFile|Mux39~5_combout\,
	combout => \RegFile|Mux39~8_combout\);

-- Location: LCCOMB_X31_Y19_N10
\RegFile|Mux39~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux39~11_combout\ = (\InstReg|out20_to_16\(1) & ((\RegFile|Mux39~8_combout\ & ((\RegFile|Mux39~10_combout\))) # (!\RegFile|Mux39~8_combout\ & (\RegFile|Mux39~3_combout\)))) # (!\InstReg|out20_to_16\(1) & (((\RegFile|Mux39~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(1),
	datab => \RegFile|Mux39~3_combout\,
	datac => \RegFile|Mux39~10_combout\,
	datad => \RegFile|Mux39~8_combout\,
	combout => \RegFile|Mux39~11_combout\);

-- Location: LCCOMB_X31_Y19_N28
\RegFile|Mux39~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux39~21_combout\ = (\RegFile|rd_data1[31]~2_combout\ & ((\RegFile|Mux39~18_combout\ & (\RegFile|Mux39~20_combout\)) # (!\RegFile|Mux39~18_combout\ & ((\RegFile|Mux39~11_combout\))))) # (!\RegFile|rd_data1[31]~2_combout\ & 
-- (((\RegFile|Mux39~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux39~20_combout\,
	datab => \RegFile|rd_data1[31]~2_combout\,
	datac => \RegFile|Mux39~18_combout\,
	datad => \RegFile|Mux39~11_combout\,
	combout => \RegFile|Mux39~21_combout\);

-- Location: LCCOMB_X31_Y19_N20
\RegFile|Mux39~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux39~22_combout\ = (\RegFile|Mux39~21_combout\ & ((\RegFile|rd_data1[31]~6_combout\) # ((\InstReg|out20_to_16\(0)) # (\InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~6_combout\,
	datab => \InstReg|out20_to_16\(0),
	datac => \InstReg|out20_to_16\(2),
	datad => \RegFile|Mux39~21_combout\,
	combout => \RegFile|Mux39~22_combout\);

-- Location: FF_X31_Y19_N21
\RegFile|rd_data1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|Mux39~22_combout\,
	ena => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|rd_data1\(24));

-- Location: LCCOMB_X34_Y15_N4
\RegB|output[24]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegB|output[24]~feeder_combout\ = \RegFile|rd_data1\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegFile|rd_data1\(24),
	combout => \RegB|output[24]~feeder_combout\);

-- Location: FF_X34_Y15_N5
\RegB|output[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegB|output[24]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegB|output\(24));

-- Location: LCCOMB_X29_Y17_N0
\MemtoRegMux|output[25]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MemtoRegMux|output[25]~25_combout\ = (!\MemToReg~input_o\ & \InstReg|out25_to_0\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemToReg~input_o\,
	datad => \InstReg|out25_to_0\(25),
	combout => \MemtoRegMux|output[25]~25_combout\);

-- Location: LCCOMB_X27_Y21_N6
\RegFile|regs[15][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[15][25]~feeder_combout\ = \MemtoRegMux|output[25]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[25]~25_combout\,
	combout => \RegFile|regs[15][25]~feeder_combout\);

-- Location: FF_X27_Y21_N7
\RegFile|regs[15][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[15][25]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[15][25]~q\);

-- Location: FF_X29_Y17_N11
\RegFile|regs[13][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[25]~25_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[13][25]~q\);

-- Location: FF_X29_Y17_N29
\RegFile|regs[12][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[25]~25_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[12][25]~q\);

-- Location: FF_X30_Y17_N27
\RegFile|regs[14][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[25]~25_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[14][25]~q\);

-- Location: LCCOMB_X29_Y17_N28
\RegFile|Mux38~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux38~19_combout\ = (\InstReg|out20_to_16\(1) & ((\InstReg|out20_to_16\(0)) # ((\RegFile|regs[14][25]~q\)))) # (!\InstReg|out20_to_16\(1) & (!\InstReg|out20_to_16\(0) & (\RegFile|regs[12][25]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(1),
	datab => \InstReg|out20_to_16\(0),
	datac => \RegFile|regs[12][25]~q\,
	datad => \RegFile|regs[14][25]~q\,
	combout => \RegFile|Mux38~19_combout\);

-- Location: LCCOMB_X29_Y17_N10
\RegFile|Mux38~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux38~20_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|Mux38~19_combout\ & (\RegFile|regs[15][25]~q\)) # (!\RegFile|Mux38~19_combout\ & ((\RegFile|regs[13][25]~q\))))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|Mux38~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[15][25]~q\,
	datab => \InstReg|out20_to_16\(0),
	datac => \RegFile|regs[13][25]~q\,
	datad => \RegFile|Mux38~19_combout\,
	combout => \RegFile|Mux38~20_combout\);

-- Location: LCCOMB_X36_Y22_N10
\RegFile|regs[10][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[10][25]~feeder_combout\ = \MemtoRegMux|output[25]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[25]~25_combout\,
	combout => \RegFile|regs[10][25]~feeder_combout\);

-- Location: FF_X36_Y22_N11
\RegFile|regs[10][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[10][25]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[10][25]~q\);

-- Location: FF_X37_Y22_N29
\RegFile|regs[11][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[25]~25_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[11][25]~q\);

-- Location: LCCOMB_X37_Y22_N2
\RegFile|regs[9][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[9][25]~feeder_combout\ = \MemtoRegMux|output[25]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[25]~25_combout\,
	combout => \RegFile|regs[9][25]~feeder_combout\);

-- Location: FF_X37_Y22_N3
\RegFile|regs[9][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[9][25]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[9][25]~q\);

-- Location: FF_X38_Y22_N17
\RegFile|regs[8][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[25]~25_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[8][25]~q\);

-- Location: LCCOMB_X38_Y22_N16
\RegFile|Mux38~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux38~2_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|regs[9][25]~q\) # ((\InstReg|out20_to_16\(1))))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|regs[8][25]~q\ & !\InstReg|out20_to_16\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[9][25]~q\,
	datab => \InstReg|out20_to_16\(0),
	datac => \RegFile|regs[8][25]~q\,
	datad => \InstReg|out20_to_16\(1),
	combout => \RegFile|Mux38~2_combout\);

-- Location: LCCOMB_X37_Y22_N28
\RegFile|Mux38~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux38~3_combout\ = (\InstReg|out20_to_16\(1) & ((\RegFile|Mux38~2_combout\ & ((\RegFile|regs[11][25]~q\))) # (!\RegFile|Mux38~2_combout\ & (\RegFile|regs[10][25]~q\)))) # (!\InstReg|out20_to_16\(1) & (((\RegFile|Mux38~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[10][25]~q\,
	datab => \InstReg|out20_to_16\(1),
	datac => \RegFile|regs[11][25]~q\,
	datad => \RegFile|Mux38~2_combout\,
	combout => \RegFile|Mux38~3_combout\);

-- Location: LCCOMB_X39_Y19_N12
\RegFile|regs[2][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[2][25]~feeder_combout\ = \MemtoRegMux|output[25]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[25]~25_combout\,
	combout => \RegFile|regs[2][25]~feeder_combout\);

-- Location: FF_X39_Y19_N13
\RegFile|regs[2][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[2][25]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[2][25]~q\);

-- Location: FF_X31_Y19_N15
\RegFile|regs[3][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[25]~25_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[3][25]~q\);

-- Location: LCCOMB_X42_Y19_N24
\RegFile|regs[1][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[1][25]~feeder_combout\ = \MemtoRegMux|output[25]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[25]~25_combout\,
	combout => \RegFile|regs[1][25]~feeder_combout\);

-- Location: FF_X42_Y19_N25
\RegFile|regs[1][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[1][25]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[1][25]~q\);

-- Location: LCCOMB_X39_Y19_N6
\RegFile|regs[5][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[5][25]~feeder_combout\ = \MemtoRegMux|output[25]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[25]~25_combout\,
	combout => \RegFile|regs[5][25]~feeder_combout\);

-- Location: FF_X39_Y19_N7
\RegFile|regs[5][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[5][25]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[5][25]~q\);

-- Location: FF_X38_Y19_N15
\RegFile|regs[7][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[25]~25_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[7][25]~q\);

-- Location: LCCOMB_X34_Y19_N14
\RegFile|regs[6][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[6][25]~feeder_combout\ = \MemtoRegMux|output[25]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[25]~25_combout\,
	combout => \RegFile|regs[6][25]~feeder_combout\);

-- Location: FF_X34_Y19_N15
\RegFile|regs[6][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[6][25]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[6][25]~q\);

-- Location: FF_X38_Y19_N1
\RegFile|regs[4][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[25]~25_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[4][25]~q\);

-- Location: LCCOMB_X38_Y19_N0
\RegFile|Mux38~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux38~14_combout\ = (\InstReg|out20_to_16\(0) & (((\InstReg|out20_to_16\(1))))) # (!\InstReg|out20_to_16\(0) & ((\InstReg|out20_to_16\(1) & (\RegFile|regs[6][25]~q\)) # (!\InstReg|out20_to_16\(1) & ((\RegFile|regs[4][25]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[6][25]~q\,
	datab => \InstReg|out20_to_16\(0),
	datac => \RegFile|regs[4][25]~q\,
	datad => \InstReg|out20_to_16\(1),
	combout => \RegFile|Mux38~14_combout\);

-- Location: LCCOMB_X38_Y19_N14
\RegFile|Mux38~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux38~15_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|Mux38~14_combout\ & ((\RegFile|regs[7][25]~q\))) # (!\RegFile|Mux38~14_combout\ & (\RegFile|regs[5][25]~q\)))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|Mux38~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[5][25]~q\,
	datab => \InstReg|out20_to_16\(0),
	datac => \RegFile|regs[7][25]~q\,
	datad => \RegFile|Mux38~14_combout\,
	combout => \RegFile|Mux38~15_combout\);

-- Location: LCCOMB_X36_Y19_N14
\RegFile|Mux38~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux38~16_combout\ = (\RegFile|rd_data1[31]~4_combout\ & (((\RegFile|Mux38~15_combout\) # (\RegFile|rd_data1[31]~5_combout\)))) # (!\RegFile|rd_data1[31]~4_combout\ & (\RegFile|regs[1][25]~q\ & ((!\RegFile|rd_data1[31]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[1][25]~q\,
	datab => \RegFile|rd_data1[31]~4_combout\,
	datac => \RegFile|Mux38~15_combout\,
	datad => \RegFile|rd_data1[31]~5_combout\,
	combout => \RegFile|Mux38~16_combout\);

-- Location: LCCOMB_X31_Y19_N14
\RegFile|Mux38~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux38~17_combout\ = (\RegFile|rd_data1[31]~5_combout\ & ((\RegFile|Mux38~16_combout\ & ((\RegFile|regs[3][25]~q\))) # (!\RegFile|Mux38~16_combout\ & (\RegFile|regs[2][25]~q\)))) # (!\RegFile|rd_data1[31]~5_combout\ & 
-- (((\RegFile|Mux38~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~5_combout\,
	datab => \RegFile|regs[2][25]~q\,
	datac => \RegFile|regs[3][25]~q\,
	datad => \RegFile|Mux38~16_combout\,
	combout => \RegFile|Mux38~17_combout\);

-- Location: LCCOMB_X32_Y16_N2
\RegFile|regs[21][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[21][25]~feeder_combout\ = \MemtoRegMux|output[25]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[25]~25_combout\,
	combout => \RegFile|regs[21][25]~feeder_combout\);

-- Location: FF_X32_Y16_N3
\RegFile|regs[21][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[21][25]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[21][25]~q\);

-- Location: FF_X27_Y16_N25
\RegFile|regs[25][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[25]~25_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[25][25]~q\);

-- Location: FF_X27_Y16_N15
\RegFile|regs[17][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[25]~25_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[17][25]~q\);

-- Location: LCCOMB_X27_Y16_N14
\RegFile|Mux38~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux38~4_combout\ = (\InstReg|out20_to_16\(2) & (((\InstReg|out20_to_16\(3))))) # (!\InstReg|out20_to_16\(2) & ((\InstReg|out20_to_16\(3) & (\RegFile|regs[25][25]~q\)) # (!\InstReg|out20_to_16\(3) & ((\RegFile|regs[17][25]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(2),
	datab => \RegFile|regs[25][25]~q\,
	datac => \RegFile|regs[17][25]~q\,
	datad => \InstReg|out20_to_16\(3),
	combout => \RegFile|Mux38~4_combout\);

-- Location: LCCOMB_X32_Y16_N4
\RegFile|regs[29][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[29][25]~feeder_combout\ = \MemtoRegMux|output[25]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[25]~25_combout\,
	combout => \RegFile|regs[29][25]~feeder_combout\);

-- Location: FF_X32_Y16_N5
\RegFile|regs[29][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[29][25]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[29][25]~q\);

-- Location: LCCOMB_X31_Y16_N10
\RegFile|Mux38~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux38~5_combout\ = (\InstReg|out20_to_16\(2) & ((\RegFile|Mux38~4_combout\ & ((\RegFile|regs[29][25]~q\))) # (!\RegFile|Mux38~4_combout\ & (\RegFile|regs[21][25]~q\)))) # (!\InstReg|out20_to_16\(2) & (((\RegFile|Mux38~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[21][25]~q\,
	datab => \InstReg|out20_to_16\(2),
	datac => \RegFile|Mux38~4_combout\,
	datad => \RegFile|regs[29][25]~q\,
	combout => \RegFile|Mux38~5_combout\);

-- Location: LCCOMB_X24_Y18_N6
\RegFile|regs~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs~26_combout\ = (!\MemToReg~input_o\ & (\InstReg|out25_to_0\(25) & !\JumpAndLink~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MemToReg~input_o\,
	datac => \InstReg|out25_to_0\(25),
	datad => \JumpAndLink~input_o\,
	combout => \RegFile|regs~26_combout\);

-- Location: LCCOMB_X24_Y19_N8
\RegFile|regs[31][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[31][25]~feeder_combout\ = \RegFile|regs~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegFile|regs~26_combout\,
	combout => \RegFile|regs[31][25]~feeder_combout\);

-- Location: FF_X24_Y19_N9
\RegFile|regs[31][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[31][25]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|regs[31][13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[31][25]~q\);

-- Location: LCCOMB_X25_Y20_N20
\RegFile|regs[23][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[23][25]~feeder_combout\ = \MemtoRegMux|output[25]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[25]~25_combout\,
	combout => \RegFile|regs[23][25]~feeder_combout\);

-- Location: FF_X25_Y20_N21
\RegFile|regs[23][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[23][25]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[23][25]~q\);

-- Location: FF_X25_Y19_N15
\RegFile|regs[19][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[25]~25_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[19][25]~q\);

-- Location: LCCOMB_X25_Y19_N14
\RegFile|Mux38~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux38~11_combout\ = (\InstReg|out20_to_16\(2) & ((\RegFile|regs[23][25]~q\) # ((\InstReg|out20_to_16\(3))))) # (!\InstReg|out20_to_16\(2) & (((\RegFile|regs[19][25]~q\ & !\InstReg|out20_to_16\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(2),
	datab => \RegFile|regs[23][25]~q\,
	datac => \RegFile|regs[19][25]~q\,
	datad => \InstReg|out20_to_16\(3),
	combout => \RegFile|Mux38~11_combout\);

-- Location: FF_X25_Y19_N5
\RegFile|regs[27][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[25]~25_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[27][25]~q\);

-- Location: LCCOMB_X25_Y19_N4
\RegFile|Mux38~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux38~12_combout\ = (\RegFile|Mux38~11_combout\ & ((\RegFile|regs[31][25]~q\) # ((!\InstReg|out20_to_16\(3))))) # (!\RegFile|Mux38~11_combout\ & (((\RegFile|regs[27][25]~q\ & \InstReg|out20_to_16\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[31][25]~q\,
	datab => \RegFile|Mux38~11_combout\,
	datac => \RegFile|regs[27][25]~q\,
	datad => \InstReg|out20_to_16\(3),
	combout => \RegFile|Mux38~12_combout\);

-- Location: LCCOMB_X26_Y19_N2
\RegFile|regs[30][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[30][25]~feeder_combout\ = \MemtoRegMux|output[25]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[25]~25_combout\,
	combout => \RegFile|regs[30][25]~feeder_combout\);

-- Location: FF_X26_Y19_N3
\RegFile|regs[30][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[30][25]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[30][25]~q\);

-- Location: FF_X27_Y19_N25
\RegFile|regs[26][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[25]~25_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[26][25]~q\);

-- Location: LCCOMB_X27_Y19_N14
\RegFile|regs[22][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[22][25]~feeder_combout\ = \MemtoRegMux|output[25]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[25]~25_combout\,
	combout => \RegFile|regs[22][25]~feeder_combout\);

-- Location: FF_X27_Y19_N15
\RegFile|regs[22][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[22][25]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[22][25]~q\);

-- Location: FF_X26_Y19_N13
\RegFile|regs[18][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[25]~25_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[18][25]~q\);

-- Location: LCCOMB_X26_Y19_N12
\RegFile|Mux38~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux38~6_combout\ = (\InstReg|out20_to_16\(2) & ((\RegFile|regs[22][25]~q\) # ((\InstReg|out20_to_16\(3))))) # (!\InstReg|out20_to_16\(2) & (((\RegFile|regs[18][25]~q\ & !\InstReg|out20_to_16\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(2),
	datab => \RegFile|regs[22][25]~q\,
	datac => \RegFile|regs[18][25]~q\,
	datad => \InstReg|out20_to_16\(3),
	combout => \RegFile|Mux38~6_combout\);

-- Location: LCCOMB_X27_Y19_N24
\RegFile|Mux38~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux38~7_combout\ = (\InstReg|out20_to_16\(3) & ((\RegFile|Mux38~6_combout\ & (\RegFile|regs[30][25]~q\)) # (!\RegFile|Mux38~6_combout\ & ((\RegFile|regs[26][25]~q\))))) # (!\InstReg|out20_to_16\(3) & (((\RegFile|Mux38~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(3),
	datab => \RegFile|regs[30][25]~q\,
	datac => \RegFile|regs[26][25]~q\,
	datad => \RegFile|Mux38~6_combout\,
	combout => \RegFile|Mux38~7_combout\);

-- Location: LCCOMB_X37_Y18_N2
\RegFile|regs[20][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[20][25]~feeder_combout\ = \MemtoRegMux|output[25]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[25]~25_combout\,
	combout => \RegFile|regs[20][25]~feeder_combout\);

-- Location: FF_X37_Y18_N3
\RegFile|regs[20][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[20][25]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[20][25]~q\);

-- Location: FF_X38_Y18_N23
\RegFile|regs[28][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[25]~25_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[28][25]~q\);

-- Location: LCCOMB_X41_Y18_N8
\RegFile|regs[24][25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[24][25]~feeder_combout\ = \MemtoRegMux|output[25]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[25]~25_combout\,
	combout => \RegFile|regs[24][25]~feeder_combout\);

-- Location: FF_X41_Y18_N9
\RegFile|regs[24][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[24][25]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[24][25]~q\);

-- Location: FF_X38_Y18_N29
\RegFile|regs[16][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[25]~25_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[16][25]~q\);

-- Location: LCCOMB_X38_Y18_N28
\RegFile|Mux38~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux38~8_combout\ = (\InstReg|out20_to_16\(2) & (((\InstReg|out20_to_16\(3))))) # (!\InstReg|out20_to_16\(2) & ((\InstReg|out20_to_16\(3) & (\RegFile|regs[24][25]~q\)) # (!\InstReg|out20_to_16\(3) & ((\RegFile|regs[16][25]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[24][25]~q\,
	datab => \InstReg|out20_to_16\(2),
	datac => \RegFile|regs[16][25]~q\,
	datad => \InstReg|out20_to_16\(3),
	combout => \RegFile|Mux38~8_combout\);

-- Location: LCCOMB_X38_Y18_N22
\RegFile|Mux38~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux38~9_combout\ = (\InstReg|out20_to_16\(2) & ((\RegFile|Mux38~8_combout\ & ((\RegFile|regs[28][25]~q\))) # (!\RegFile|Mux38~8_combout\ & (\RegFile|regs[20][25]~q\)))) # (!\InstReg|out20_to_16\(2) & (((\RegFile|Mux38~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[20][25]~q\,
	datab => \InstReg|out20_to_16\(2),
	datac => \RegFile|regs[28][25]~q\,
	datad => \RegFile|Mux38~8_combout\,
	combout => \RegFile|Mux38~9_combout\);

-- Location: LCCOMB_X31_Y19_N6
\RegFile|Mux38~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux38~10_combout\ = (\InstReg|out20_to_16\(1) & ((\InstReg|out20_to_16\(0)) # ((\RegFile|Mux38~7_combout\)))) # (!\InstReg|out20_to_16\(1) & (!\InstReg|out20_to_16\(0) & ((\RegFile|Mux38~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(1),
	datab => \InstReg|out20_to_16\(0),
	datac => \RegFile|Mux38~7_combout\,
	datad => \RegFile|Mux38~9_combout\,
	combout => \RegFile|Mux38~10_combout\);

-- Location: LCCOMB_X31_Y19_N0
\RegFile|Mux38~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux38~13_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|Mux38~10_combout\ & ((\RegFile|Mux38~12_combout\))) # (!\RegFile|Mux38~10_combout\ & (\RegFile|Mux38~5_combout\)))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|Mux38~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux38~5_combout\,
	datab => \InstReg|out20_to_16\(0),
	datac => \RegFile|Mux38~12_combout\,
	datad => \RegFile|Mux38~10_combout\,
	combout => \RegFile|Mux38~13_combout\);

-- Location: LCCOMB_X31_Y19_N12
\RegFile|Mux38~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux38~18_combout\ = (\RegFile|rd_data1[31]~3_combout\ & (\RegFile|rd_data1[31]~2_combout\)) # (!\RegFile|rd_data1[31]~3_combout\ & ((\RegFile|rd_data1[31]~2_combout\ & ((\RegFile|Mux38~13_combout\))) # (!\RegFile|rd_data1[31]~2_combout\ & 
-- (\RegFile|Mux38~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~3_combout\,
	datab => \RegFile|rd_data1[31]~2_combout\,
	datac => \RegFile|Mux38~17_combout\,
	datad => \RegFile|Mux38~13_combout\,
	combout => \RegFile|Mux38~18_combout\);

-- Location: LCCOMB_X31_Y19_N18
\RegFile|Mux38~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux38~21_combout\ = (\RegFile|rd_data1[31]~3_combout\ & ((\RegFile|Mux38~18_combout\ & (\RegFile|Mux38~20_combout\)) # (!\RegFile|Mux38~18_combout\ & ((\RegFile|Mux38~3_combout\))))) # (!\RegFile|rd_data1[31]~3_combout\ & 
-- (((\RegFile|Mux38~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux38~20_combout\,
	datab => \RegFile|Mux38~3_combout\,
	datac => \RegFile|rd_data1[31]~3_combout\,
	datad => \RegFile|Mux38~18_combout\,
	combout => \RegFile|Mux38~21_combout\);

-- Location: LCCOMB_X31_Y19_N26
\RegFile|Mux38~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux38~22_combout\ = (\RegFile|Mux38~21_combout\ & ((\RegFile|rd_data1[31]~6_combout\) # ((\InstReg|out20_to_16\(0)) # (\InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~6_combout\,
	datab => \InstReg|out20_to_16\(0),
	datac => \InstReg|out20_to_16\(2),
	datad => \RegFile|Mux38~21_combout\,
	combout => \RegFile|Mux38~22_combout\);

-- Location: FF_X31_Y19_N27
\RegFile|rd_data1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|Mux38~22_combout\,
	ena => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|rd_data1\(25));

-- Location: LCCOMB_X31_Y15_N30
\RegB|output[25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegB|output[25]~feeder_combout\ = \RegFile|rd_data1\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegFile|rd_data1\(25),
	combout => \RegB|output[25]~feeder_combout\);

-- Location: FF_X31_Y15_N31
\RegB|output[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegB|output[25]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegB|output\(25));

-- Location: M9K_X33_Y15_N0
\Mem|Storage|altsyncram_component|auto_generated|ram_block1a0\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Memory:Mem|RAM:Storage|altsyncram:altsyncram_component|altsyncram_d4o3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "old_data",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Mem|SIG_ram_en~0_combout\,
	portare => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \Mem|Storage|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \Mem|Storage|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Mem|Storage|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X29_Y15_N30
\Mem|SIG_data_out[31]~86\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_data_out[31]~86_combout\ = (\Mem|Storage|altsyncram_component|auto_generated|q_a\(31) & (((!\Mem|Equal0~6_combout\) # (!\Mem|Equal0~9_combout\)) # (!\Mem|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem|Storage|altsyncram_component|auto_generated|q_a\(31),
	datab => \Mem|Equal0~3_combout\,
	datac => \Mem|Equal0~9_combout\,
	datad => \Mem|Equal0~6_combout\,
	combout => \Mem|SIG_data_out[31]~86_combout\);

-- Location: LCCOMB_X29_Y15_N10
\Mem|SIG_data_out[31]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_data_out\(31) = (!\rst~input_o\ & ((GLOBAL(\Mem|SIG_data_out[31]~46clkctrl_outclk\) & ((\Mem|SIG_data_out[31]~86_combout\))) # (!GLOBAL(\Mem|SIG_data_out[31]~46clkctrl_outclk\) & (\Mem|SIG_data_out\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem|SIG_data_out\(31),
	datab => \rst~input_o\,
	datac => \Mem|SIG_data_out[31]~86_combout\,
	datad => \Mem|SIG_data_out[31]~46clkctrl_outclk\,
	combout => \Mem|SIG_data_out\(31));

-- Location: FF_X29_Y15_N11
\MemDataReg|output[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mem|SIG_data_out\(31),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDataReg|output\(31));

-- Location: LCCOMB_X27_Y15_N18
\PCSourceMux|output[31]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PCSourceMux|output[31]~22_combout\ = (\PCSource[0]~input_o\ & (((\ALUOut|output\(31))))) # (!\PCSource[0]~input_o\ & ((\PCSource[1]~input_o\ & ((\ALUOut|output\(31)))) # (!\PCSource[1]~input_o\ & (\RegAMux|output[31]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PCSource[0]~input_o\,
	datab => \RegAMux|output[31]~4_combout\,
	datac => \PCSource[1]~input_o\,
	datad => \ALUOut|output\(31),
	combout => \PCSourceMux|output[31]~22_combout\);

-- Location: LCCOMB_X26_Y15_N0
\PCReg|output[31]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PCReg|output[31]~0_combout\ = (\PCWrite~input_o\ & !\PCSource[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PCWrite~input_o\,
	datac => \PCSource[1]~input_o\,
	combout => \PCReg|output[31]~0_combout\);

-- Location: FF_X27_Y15_N19
\PCReg|output[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PCSourceMux|output[31]~22_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \PCReg|output[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCReg|output\(31));

-- Location: LCCOMB_X34_Y22_N16
\RegFile|rd_data0[3]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|rd_data0[3]~5_combout\ = (\InstReg|out25_to_0\(24) & !\InstReg|out25_to_0\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InstReg|out25_to_0\(24),
	datad => \InstReg|out25_to_0\(25),
	combout => \RegFile|rd_data0[3]~5_combout\);

-- Location: FF_X36_Y22_N25
\RegFile|regs[10][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[31]~31_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[10][31]~q\);

-- Location: FF_X37_Y22_N19
\RegFile|regs[11][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[31]~31_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[11][31]~q\);

-- Location: FF_X31_Y22_N19
\RegFile|regs[9][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[31]~31_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[9][31]~q\);

-- Location: FF_X32_Y22_N25
\RegFile|regs[8][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[31]~31_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[8][31]~q\);

-- Location: LCCOMB_X32_Y22_N24
\RegFile|Mux0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux0~2_combout\ = (\InstReg|out25_to_0\(21) & ((\RegFile|regs[9][31]~q\) # ((\InstReg|out25_to_0\(22))))) # (!\InstReg|out25_to_0\(21) & (((\RegFile|regs[8][31]~q\ & !\InstReg|out25_to_0\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out25_to_0\(21),
	datab => \RegFile|regs[9][31]~q\,
	datac => \RegFile|regs[8][31]~q\,
	datad => \InstReg|out25_to_0\(22),
	combout => \RegFile|Mux0~2_combout\);

-- Location: LCCOMB_X37_Y22_N18
\RegFile|Mux0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux0~3_combout\ = (\InstReg|out25_to_0\(22) & ((\RegFile|Mux0~2_combout\ & ((\RegFile|regs[11][31]~q\))) # (!\RegFile|Mux0~2_combout\ & (\RegFile|regs[10][31]~q\)))) # (!\InstReg|out25_to_0\(22) & (((\RegFile|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out25_to_0\(22),
	datab => \RegFile|regs[10][31]~q\,
	datac => \RegFile|regs[11][31]~q\,
	datad => \RegFile|Mux0~2_combout\,
	combout => \RegFile|Mux0~3_combout\);

-- Location: LCCOMB_X32_Y22_N30
\RegFile|regs[14][31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[14][31]~feeder_combout\ = \MemtoRegMux|output[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[31]~31_combout\,
	combout => \RegFile|regs[14][31]~feeder_combout\);

-- Location: FF_X32_Y22_N31
\RegFile|regs[14][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[14][31]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[14][31]~q\);

-- Location: FF_X32_Y20_N11
\RegFile|regs[12][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[31]~31_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[12][31]~q\);

-- Location: LCCOMB_X32_Y20_N10
\RegFile|Mux0~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux0~19_combout\ = (\InstReg|out25_to_0\(22) & ((\RegFile|regs[14][31]~q\) # ((\InstReg|out25_to_0\(21))))) # (!\InstReg|out25_to_0\(22) & (((\RegFile|regs[12][31]~q\ & !\InstReg|out25_to_0\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out25_to_0\(22),
	datab => \RegFile|regs[14][31]~q\,
	datac => \RegFile|regs[12][31]~q\,
	datad => \InstReg|out25_to_0\(21),
	combout => \RegFile|Mux0~19_combout\);

-- Location: LCCOMB_X32_Y17_N10
\RegFile|regs[15][31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[15][31]~feeder_combout\ = \MemtoRegMux|output[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[31]~31_combout\,
	combout => \RegFile|regs[15][31]~feeder_combout\);

-- Location: FF_X32_Y17_N11
\RegFile|regs[15][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[15][31]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[15][31]~q\);

-- Location: LCCOMB_X32_Y20_N0
\RegFile|Mux0~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux0~20_combout\ = (\RegFile|Mux0~19_combout\ & ((\RegFile|regs[15][31]~q\) # ((!\InstReg|out25_to_0\(21))))) # (!\RegFile|Mux0~19_combout\ & (((\RegFile|regs[13][31]~q\ & \InstReg|out25_to_0\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux0~19_combout\,
	datab => \RegFile|regs[15][31]~q\,
	datac => \RegFile|regs[13][31]~q\,
	datad => \InstReg|out25_to_0\(21),
	combout => \RegFile|Mux0~20_combout\);

-- Location: LCCOMB_X26_Y18_N6
\RegFile|regs~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs~32_combout\ = (\MemToReg~input_o\ & (((\ALUOut|output\(31))))) # (!\MemToReg~input_o\ & ((\JumpAndLink~input_o\ & ((\ALUOut|output\(31)))) # (!\JumpAndLink~input_o\ & (\MemDataReg|output\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDataReg|output\(31),
	datab => \ALUOut|output\(31),
	datac => \MemToReg~input_o\,
	datad => \JumpAndLink~input_o\,
	combout => \RegFile|regs~32_combout\);

-- Location: FF_X26_Y18_N7
\RegFile|regs[31][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs~32_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|regs[31][13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[31][31]~q\);

-- Location: FF_X32_Y21_N1
\RegFile|regs[27][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[31]~31_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[27][31]~q\);

-- Location: FF_X31_Y21_N3
\RegFile|regs[23][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[31]~31_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[23][31]~q\);

-- Location: FF_X32_Y21_N3
\RegFile|regs[19][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[31]~31_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[19][31]~q\);

-- Location: LCCOMB_X32_Y21_N2
\RegFile|Mux0~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux0~11_combout\ = (\InstReg|out25_to_0\(24) & (((\InstReg|out25_to_0\(23))))) # (!\InstReg|out25_to_0\(24) & ((\InstReg|out25_to_0\(23) & (\RegFile|regs[23][31]~q\)) # (!\InstReg|out25_to_0\(23) & ((\RegFile|regs[19][31]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[23][31]~q\,
	datab => \InstReg|out25_to_0\(24),
	datac => \RegFile|regs[19][31]~q\,
	datad => \InstReg|out25_to_0\(23),
	combout => \RegFile|Mux0~11_combout\);

-- Location: LCCOMB_X32_Y21_N0
\RegFile|Mux0~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux0~12_combout\ = (\InstReg|out25_to_0\(24) & ((\RegFile|Mux0~11_combout\ & (\RegFile|regs[31][31]~q\)) # (!\RegFile|Mux0~11_combout\ & ((\RegFile|regs[27][31]~q\))))) # (!\InstReg|out25_to_0\(24) & (((\RegFile|Mux0~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out25_to_0\(24),
	datab => \RegFile|regs[31][31]~q\,
	datac => \RegFile|regs[27][31]~q\,
	datad => \RegFile|Mux0~11_combout\,
	combout => \RegFile|Mux0~12_combout\);

-- Location: LCCOMB_X31_Y22_N12
\RegFile|regs[26][31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[26][31]~feeder_combout\ = \MemtoRegMux|output[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[31]~31_combout\,
	combout => \RegFile|regs[26][31]~feeder_combout\);

-- Location: FF_X31_Y22_N13
\RegFile|regs[26][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[26][31]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[26][31]~q\);

-- Location: FF_X30_Y21_N23
\RegFile|regs[30][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[31]~31_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[30][31]~q\);

-- Location: FF_X30_Y21_N13
\RegFile|regs[18][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[31]~31_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[18][31]~q\);

-- Location: LCCOMB_X31_Y21_N8
\RegFile|regs[22][31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[22][31]~feeder_combout\ = \MemtoRegMux|output[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[31]~31_combout\,
	combout => \RegFile|regs[22][31]~feeder_combout\);

-- Location: FF_X31_Y21_N9
\RegFile|regs[22][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[22][31]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[22][31]~q\);

-- Location: LCCOMB_X31_Y21_N22
\RegFile|Mux0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux0~4_combout\ = (\InstReg|out25_to_0\(24) & (((\InstReg|out25_to_0\(23))))) # (!\InstReg|out25_to_0\(24) & ((\InstReg|out25_to_0\(23) & ((\RegFile|regs[22][31]~q\))) # (!\InstReg|out25_to_0\(23) & (\RegFile|regs[18][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[18][31]~q\,
	datab => \RegFile|regs[22][31]~q\,
	datac => \InstReg|out25_to_0\(24),
	datad => \InstReg|out25_to_0\(23),
	combout => \RegFile|Mux0~4_combout\);

-- Location: LCCOMB_X31_Y22_N4
\RegFile|Mux0~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux0~5_combout\ = (\InstReg|out25_to_0\(24) & ((\RegFile|Mux0~4_combout\ & ((\RegFile|regs[30][31]~q\))) # (!\RegFile|Mux0~4_combout\ & (\RegFile|regs[26][31]~q\)))) # (!\InstReg|out25_to_0\(24) & (((\RegFile|Mux0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[26][31]~q\,
	datab => \RegFile|regs[30][31]~q\,
	datac => \InstReg|out25_to_0\(24),
	datad => \RegFile|Mux0~4_combout\,
	combout => \RegFile|Mux0~5_combout\);

-- Location: FF_X35_Y18_N7
\RegFile|regs[20][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[31]~31_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[20][31]~q\);

-- Location: FF_X31_Y18_N21
\RegFile|regs[24][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[31]~31_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[24][31]~q\);

-- Location: FF_X34_Y22_N21
\RegFile|regs[16][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[31]~31_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[16][31]~q\);

-- Location: LCCOMB_X34_Y22_N14
\RegFile|Mux0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux0~8_combout\ = (\InstReg|out25_to_0\(24) & ((\RegFile|regs[24][31]~q\) # ((\InstReg|out25_to_0\(23))))) # (!\InstReg|out25_to_0\(24) & (((\RegFile|regs[16][31]~q\ & !\InstReg|out25_to_0\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[24][31]~q\,
	datab => \RegFile|regs[16][31]~q\,
	datac => \InstReg|out25_to_0\(24),
	datad => \InstReg|out25_to_0\(23),
	combout => \RegFile|Mux0~8_combout\);

-- Location: FF_X34_Y22_N3
\RegFile|regs[28][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[31]~31_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[28][31]~q\);

-- Location: LCCOMB_X34_Y22_N2
\RegFile|Mux0~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux0~9_combout\ = (\RegFile|Mux0~8_combout\ & (((\RegFile|regs[28][31]~q\) # (!\InstReg|out25_to_0\(23))))) # (!\RegFile|Mux0~8_combout\ & (\RegFile|regs[20][31]~q\ & ((\InstReg|out25_to_0\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[20][31]~q\,
	datab => \RegFile|Mux0~8_combout\,
	datac => \RegFile|regs[28][31]~q\,
	datad => \InstReg|out25_to_0\(23),
	combout => \RegFile|Mux0~9_combout\);

-- Location: LCCOMB_X35_Y16_N14
\RegFile|regs[21][31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[21][31]~feeder_combout\ = \MemtoRegMux|output[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[31]~31_combout\,
	combout => \RegFile|regs[21][31]~feeder_combout\);

-- Location: FF_X35_Y16_N15
\RegFile|regs[21][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[21][31]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[21][31]~q\);

-- Location: FF_X35_Y16_N5
\RegFile|regs[29][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[31]~31_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[29][31]~q\);

-- Location: FF_X34_Y16_N19
\RegFile|regs[17][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[31]~31_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[17][31]~q\);

-- Location: FF_X30_Y16_N27
\RegFile|regs[25][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[31]~31_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[25][31]~q\);

-- Location: LCCOMB_X34_Y16_N18
\RegFile|Mux0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux0~6_combout\ = (\InstReg|out25_to_0\(24) & ((\InstReg|out25_to_0\(23)) # ((\RegFile|regs[25][31]~q\)))) # (!\InstReg|out25_to_0\(24) & (!\InstReg|out25_to_0\(23) & (\RegFile|regs[17][31]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out25_to_0\(24),
	datab => \InstReg|out25_to_0\(23),
	datac => \RegFile|regs[17][31]~q\,
	datad => \RegFile|regs[25][31]~q\,
	combout => \RegFile|Mux0~6_combout\);

-- Location: LCCOMB_X35_Y16_N4
\RegFile|Mux0~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux0~7_combout\ = (\InstReg|out25_to_0\(23) & ((\RegFile|Mux0~6_combout\ & ((\RegFile|regs[29][31]~q\))) # (!\RegFile|Mux0~6_combout\ & (\RegFile|regs[21][31]~q\)))) # (!\InstReg|out25_to_0\(23) & (((\RegFile|Mux0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out25_to_0\(23),
	datab => \RegFile|regs[21][31]~q\,
	datac => \RegFile|regs[29][31]~q\,
	datad => \RegFile|Mux0~6_combout\,
	combout => \RegFile|Mux0~7_combout\);

-- Location: LCCOMB_X34_Y22_N12
\RegFile|Mux0~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux0~10_combout\ = (\InstReg|out25_to_0\(22) & (((\InstReg|out25_to_0\(21))))) # (!\InstReg|out25_to_0\(22) & ((\InstReg|out25_to_0\(21) & ((\RegFile|Mux0~7_combout\))) # (!\InstReg|out25_to_0\(21) & (\RegFile|Mux0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out25_to_0\(22),
	datab => \RegFile|Mux0~9_combout\,
	datac => \InstReg|out25_to_0\(21),
	datad => \RegFile|Mux0~7_combout\,
	combout => \RegFile|Mux0~10_combout\);

-- Location: LCCOMB_X34_Y22_N26
\RegFile|Mux0~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux0~13_combout\ = (\InstReg|out25_to_0\(22) & ((\RegFile|Mux0~10_combout\ & (\RegFile|Mux0~12_combout\)) # (!\RegFile|Mux0~10_combout\ & ((\RegFile|Mux0~5_combout\))))) # (!\InstReg|out25_to_0\(22) & (((\RegFile|Mux0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux0~12_combout\,
	datab => \InstReg|out25_to_0\(22),
	datac => \RegFile|Mux0~5_combout\,
	datad => \RegFile|Mux0~10_combout\,
	combout => \RegFile|Mux0~13_combout\);

-- Location: LCCOMB_X35_Y18_N10
\RegFile|rd_data0[3]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|rd_data0[3]~6_combout\ = (\InstReg|out25_to_0\(22) & !\InstReg|out25_to_0\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InstReg|out25_to_0\(22),
	datad => \InstReg|out25_to_0\(23),
	combout => \RegFile|rd_data0[3]~6_combout\);

-- Location: LCCOMB_X35_Y20_N26
\RegFile|regs[2][31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[2][31]~feeder_combout\ = \MemtoRegMux|output[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[31]~31_combout\,
	combout => \RegFile|regs[2][31]~feeder_combout\);

-- Location: FF_X35_Y20_N27
\RegFile|regs[2][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[2][31]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[2][31]~q\);

-- Location: FF_X36_Y18_N27
\RegFile|regs[3][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[31]~31_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[3][31]~q\);

-- Location: LCCOMB_X35_Y21_N16
\RegFile|rd_data0[3]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|rd_data0[3]~2_combout\ = (\InstReg|out25_to_0\(23)) # ((\InstReg|out25_to_0\(22) & \InstReg|out25_to_0\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InstReg|out25_to_0\(22),
	datac => \InstReg|out25_to_0\(21),
	datad => \InstReg|out25_to_0\(23),
	combout => \RegFile|rd_data0[3]~2_combout\);

-- Location: FF_X36_Y18_N25
\RegFile|regs[1][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[31]~31_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[1][31]~q\);

-- Location: FF_X34_Y21_N9
\RegFile|regs[7][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[31]~31_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[7][31]~q\);

-- Location: FF_X35_Y21_N3
\RegFile|regs[5][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[31]~31_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[5][31]~q\);

-- Location: FF_X34_Y19_N21
\RegFile|regs[6][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[31]~31_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[6][31]~q\);

-- Location: FF_X34_Y21_N15
\RegFile|regs[4][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[31]~31_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[4][31]~q\);

-- Location: LCCOMB_X34_Y21_N14
\RegFile|Mux0~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux0~14_combout\ = (\InstReg|out25_to_0\(21) & (((\InstReg|out25_to_0\(22))))) # (!\InstReg|out25_to_0\(21) & ((\InstReg|out25_to_0\(22) & (\RegFile|regs[6][31]~q\)) # (!\InstReg|out25_to_0\(22) & ((\RegFile|regs[4][31]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out25_to_0\(21),
	datab => \RegFile|regs[6][31]~q\,
	datac => \RegFile|regs[4][31]~q\,
	datad => \InstReg|out25_to_0\(22),
	combout => \RegFile|Mux0~14_combout\);

-- Location: LCCOMB_X35_Y21_N2
\RegFile|Mux0~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux0~15_combout\ = (\InstReg|out25_to_0\(21) & ((\RegFile|Mux0~14_combout\ & (\RegFile|regs[7][31]~q\)) # (!\RegFile|Mux0~14_combout\ & ((\RegFile|regs[5][31]~q\))))) # (!\InstReg|out25_to_0\(21) & (((\RegFile|Mux0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[7][31]~q\,
	datab => \InstReg|out25_to_0\(21),
	datac => \RegFile|regs[5][31]~q\,
	datad => \RegFile|Mux0~14_combout\,
	combout => \RegFile|Mux0~15_combout\);

-- Location: LCCOMB_X36_Y18_N24
\RegFile|Mux0~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux0~16_combout\ = (\RegFile|rd_data0[3]~6_combout\ & (\RegFile|rd_data0[3]~2_combout\)) # (!\RegFile|rd_data0[3]~6_combout\ & ((\RegFile|rd_data0[3]~2_combout\ & ((\RegFile|Mux0~15_combout\))) # (!\RegFile|rd_data0[3]~2_combout\ & 
-- (\RegFile|regs[1][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data0[3]~6_combout\,
	datab => \RegFile|rd_data0[3]~2_combout\,
	datac => \RegFile|regs[1][31]~q\,
	datad => \RegFile|Mux0~15_combout\,
	combout => \RegFile|Mux0~16_combout\);

-- Location: LCCOMB_X36_Y18_N26
\RegFile|Mux0~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux0~17_combout\ = (\RegFile|rd_data0[3]~6_combout\ & ((\RegFile|Mux0~16_combout\ & ((\RegFile|regs[3][31]~q\))) # (!\RegFile|Mux0~16_combout\ & (\RegFile|regs[2][31]~q\)))) # (!\RegFile|rd_data0[3]~6_combout\ & (((\RegFile|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data0[3]~6_combout\,
	datab => \RegFile|regs[2][31]~q\,
	datac => \RegFile|regs[3][31]~q\,
	datad => \RegFile|Mux0~16_combout\,
	combout => \RegFile|Mux0~17_combout\);

-- Location: LCCOMB_X35_Y22_N20
\RegFile|Mux0~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux0~18_combout\ = (\RegFile|rd_data0[3]~5_combout\ & (\RegFile|rd_data0[3]~4_combout\)) # (!\RegFile|rd_data0[3]~5_combout\ & ((\RegFile|rd_data0[3]~4_combout\ & (\RegFile|Mux0~13_combout\)) # (!\RegFile|rd_data0[3]~4_combout\ & 
-- ((\RegFile|Mux0~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data0[3]~5_combout\,
	datab => \RegFile|rd_data0[3]~4_combout\,
	datac => \RegFile|Mux0~13_combout\,
	datad => \RegFile|Mux0~17_combout\,
	combout => \RegFile|Mux0~18_combout\);

-- Location: LCCOMB_X35_Y22_N6
\RegFile|Mux0~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux0~21_combout\ = (\RegFile|rd_data0[3]~5_combout\ & ((\RegFile|Mux0~18_combout\ & ((\RegFile|Mux0~20_combout\))) # (!\RegFile|Mux0~18_combout\ & (\RegFile|Mux0~3_combout\)))) # (!\RegFile|rd_data0[3]~5_combout\ & 
-- (((\RegFile|Mux0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data0[3]~5_combout\,
	datab => \RegFile|Mux0~3_combout\,
	datac => \RegFile|Mux0~20_combout\,
	datad => \RegFile|Mux0~18_combout\,
	combout => \RegFile|Mux0~21_combout\);

-- Location: LCCOMB_X35_Y22_N14
\RegFile|Mux0~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux0~22_combout\ = (\RegFile|Mux0~21_combout\ & ((\InstReg|out25_to_0\(23)) # ((\RegFile|rd_data0[3]~3_combout\) # (\InstReg|out25_to_0\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out25_to_0\(23),
	datab => \RegFile|rd_data0[3]~3_combout\,
	datac => \InstReg|out25_to_0\(21),
	datad => \RegFile|Mux0~21_combout\,
	combout => \RegFile|Mux0~22_combout\);

-- Location: FF_X35_Y22_N15
\RegFile|rd_data0[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|Mux0~22_combout\,
	ena => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|rd_data0\(31));

-- Location: LCCOMB_X31_Y15_N2
\RegA|output[31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegA|output[31]~feeder_combout\ = \RegFile|rd_data0\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RegFile|rd_data0\(31),
	combout => \RegA|output[31]~feeder_combout\);

-- Location: FF_X31_Y15_N3
\RegA|output[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegA|output[31]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegA|output\(31));

-- Location: LCCOMB_X27_Y15_N4
\RegAMux|output[31]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegAMux|output[31]~4_combout\ = (\ALUSrcA~input_o\ & ((\RegA|output\(31)))) # (!\ALUSrcA~input_o\ & (\PCReg|output\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PCReg|output\(31),
	datac => \ALUSrcA~input_o\,
	datad => \RegA|output\(31),
	combout => \RegAMux|output[31]~4_combout\);

-- Location: LCCOMB_X27_Y15_N20
\ALUOut|output[31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALUOut|output[31]~feeder_combout\ = \RegAMux|output[31]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RegAMux|output[31]~4_combout\,
	combout => \ALUOut|output[31]~feeder_combout\);

-- Location: FF_X27_Y15_N21
\ALUOut|output[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ALUOut|output[31]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ALUOut|output\(31));

-- Location: LCCOMB_X29_Y17_N18
\MemtoRegMux|output[31]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MemtoRegMux|output[31]~31_combout\ = (\MemToReg~input_o\ & ((\ALUOut|output\(31)))) # (!\MemToReg~input_o\ & (\MemDataReg|output\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDataReg|output\(31),
	datab => \MemToReg~input_o\,
	datad => \ALUOut|output\(31),
	combout => \MemtoRegMux|output[31]~31_combout\);

-- Location: FF_X32_Y20_N1
\RegFile|regs[13][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[31]~31_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[13][31]~q\);

-- Location: LCCOMB_X32_Y22_N4
\RegFile|Mux32~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux32~19_combout\ = (\InstReg|out20_to_16\(1) & ((\RegFile|regs[14][31]~q\) # ((\InstReg|out20_to_16\(0))))) # (!\InstReg|out20_to_16\(1) & (((\RegFile|regs[12][31]~q\ & !\InstReg|out20_to_16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[14][31]~q\,
	datab => \InstReg|out20_to_16\(1),
	datac => \RegFile|regs[12][31]~q\,
	datad => \InstReg|out20_to_16\(0),
	combout => \RegFile|Mux32~19_combout\);

-- Location: LCCOMB_X32_Y22_N18
\RegFile|Mux32~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux32~20_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|Mux32~19_combout\ & ((\RegFile|regs[15][31]~q\))) # (!\RegFile|Mux32~19_combout\ & (\RegFile|regs[13][31]~q\)))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|Mux32~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[13][31]~q\,
	datab => \InstReg|out20_to_16\(0),
	datac => \RegFile|Mux32~19_combout\,
	datad => \RegFile|regs[15][31]~q\,
	combout => \RegFile|Mux32~20_combout\);

-- Location: LCCOMB_X31_Y22_N18
\RegFile|Mux32~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux32~2_combout\ = (\InstReg|out20_to_16\(1) & (((\InstReg|out20_to_16\(0))))) # (!\InstReg|out20_to_16\(1) & ((\InstReg|out20_to_16\(0) & ((\RegFile|regs[9][31]~q\))) # (!\InstReg|out20_to_16\(0) & (\RegFile|regs[8][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(1),
	datab => \RegFile|regs[8][31]~q\,
	datac => \RegFile|regs[9][31]~q\,
	datad => \InstReg|out20_to_16\(0),
	combout => \RegFile|Mux32~2_combout\);

-- Location: LCCOMB_X36_Y22_N24
\RegFile|Mux32~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux32~3_combout\ = (\InstReg|out20_to_16\(1) & ((\RegFile|Mux32~2_combout\ & (\RegFile|regs[11][31]~q\)) # (!\RegFile|Mux32~2_combout\ & ((\RegFile|regs[10][31]~q\))))) # (!\InstReg|out20_to_16\(1) & (((\RegFile|Mux32~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(1),
	datab => \RegFile|regs[11][31]~q\,
	datac => \RegFile|regs[10][31]~q\,
	datad => \RegFile|Mux32~2_combout\,
	combout => \RegFile|Mux32~3_combout\);

-- Location: LCCOMB_X34_Y19_N20
\RegFile|Mux32~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux32~14_combout\ = (\InstReg|out20_to_16\(0) & (\InstReg|out20_to_16\(1))) # (!\InstReg|out20_to_16\(0) & ((\InstReg|out20_to_16\(1) & (\RegFile|regs[6][31]~q\)) # (!\InstReg|out20_to_16\(1) & ((\RegFile|regs[4][31]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \InstReg|out20_to_16\(1),
	datac => \RegFile|regs[6][31]~q\,
	datad => \RegFile|regs[4][31]~q\,
	combout => \RegFile|Mux32~14_combout\);

-- Location: LCCOMB_X34_Y21_N8
\RegFile|Mux32~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux32~15_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|Mux32~14_combout\ & ((\RegFile|regs[7][31]~q\))) # (!\RegFile|Mux32~14_combout\ & (\RegFile|regs[5][31]~q\)))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|Mux32~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \RegFile|regs[5][31]~q\,
	datac => \RegFile|regs[7][31]~q\,
	datad => \RegFile|Mux32~14_combout\,
	combout => \RegFile|Mux32~15_combout\);

-- Location: LCCOMB_X35_Y23_N12
\RegFile|Mux32~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux32~16_combout\ = (\RegFile|rd_data1[31]~4_combout\ & ((\RegFile|rd_data1[31]~5_combout\) # ((\RegFile|Mux32~15_combout\)))) # (!\RegFile|rd_data1[31]~4_combout\ & (!\RegFile|rd_data1[31]~5_combout\ & (\RegFile|regs[1][31]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~4_combout\,
	datab => \RegFile|rd_data1[31]~5_combout\,
	datac => \RegFile|regs[1][31]~q\,
	datad => \RegFile|Mux32~15_combout\,
	combout => \RegFile|Mux32~16_combout\);

-- Location: LCCOMB_X35_Y23_N14
\RegFile|Mux32~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux32~17_combout\ = (\RegFile|rd_data1[31]~5_combout\ & ((\RegFile|Mux32~16_combout\ & ((\RegFile|regs[3][31]~q\))) # (!\RegFile|Mux32~16_combout\ & (\RegFile|regs[2][31]~q\)))) # (!\RegFile|rd_data1[31]~5_combout\ & 
-- (((\RegFile|Mux32~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[2][31]~q\,
	datab => \RegFile|regs[3][31]~q\,
	datac => \RegFile|rd_data1[31]~5_combout\,
	datad => \RegFile|Mux32~16_combout\,
	combout => \RegFile|Mux32~17_combout\);

-- Location: LCCOMB_X30_Y16_N26
\RegFile|Mux32~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux32~4_combout\ = (\InstReg|out20_to_16\(2) & (((\InstReg|out20_to_16\(3))))) # (!\InstReg|out20_to_16\(2) & ((\InstReg|out20_to_16\(3) & ((\RegFile|regs[25][31]~q\))) # (!\InstReg|out20_to_16\(3) & (\RegFile|regs[17][31]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(2),
	datab => \RegFile|regs[17][31]~q\,
	datac => \RegFile|regs[25][31]~q\,
	datad => \InstReg|out20_to_16\(3),
	combout => \RegFile|Mux32~4_combout\);

-- Location: LCCOMB_X35_Y16_N18
\RegFile|Mux32~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux32~5_combout\ = (\InstReg|out20_to_16\(2) & ((\RegFile|Mux32~4_combout\ & ((\RegFile|regs[29][31]~q\))) # (!\RegFile|Mux32~4_combout\ & (\RegFile|regs[21][31]~q\)))) # (!\InstReg|out20_to_16\(2) & (((\RegFile|Mux32~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(2),
	datab => \RegFile|regs[21][31]~q\,
	datac => \RegFile|regs[29][31]~q\,
	datad => \RegFile|Mux32~4_combout\,
	combout => \RegFile|Mux32~5_combout\);

-- Location: LCCOMB_X31_Y21_N2
\RegFile|Mux32~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux32~11_combout\ = (\InstReg|out20_to_16\(2) & (((\RegFile|regs[23][31]~q\) # (\InstReg|out20_to_16\(3))))) # (!\InstReg|out20_to_16\(2) & (\RegFile|regs[19][31]~q\ & ((!\InstReg|out20_to_16\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[19][31]~q\,
	datab => \InstReg|out20_to_16\(2),
	datac => \RegFile|regs[23][31]~q\,
	datad => \InstReg|out20_to_16\(3),
	combout => \RegFile|Mux32~11_combout\);

-- Location: LCCOMB_X32_Y23_N20
\RegFile|Mux32~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux32~12_combout\ = (\InstReg|out20_to_16\(3) & ((\RegFile|Mux32~11_combout\ & ((\RegFile|regs[31][31]~q\))) # (!\RegFile|Mux32~11_combout\ & (\RegFile|regs[27][31]~q\)))) # (!\InstReg|out20_to_16\(3) & (((\RegFile|Mux32~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(3),
	datab => \RegFile|regs[27][31]~q\,
	datac => \RegFile|Mux32~11_combout\,
	datad => \RegFile|regs[31][31]~q\,
	combout => \RegFile|Mux32~12_combout\);

-- Location: LCCOMB_X30_Y21_N12
\RegFile|Mux32~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux32~6_combout\ = (\InstReg|out20_to_16\(2) & ((\RegFile|regs[22][31]~q\) # ((\InstReg|out20_to_16\(3))))) # (!\InstReg|out20_to_16\(2) & (((\RegFile|regs[18][31]~q\ & !\InstReg|out20_to_16\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(2),
	datab => \RegFile|regs[22][31]~q\,
	datac => \RegFile|regs[18][31]~q\,
	datad => \InstReg|out20_to_16\(3),
	combout => \RegFile|Mux32~6_combout\);

-- Location: LCCOMB_X30_Y21_N22
\RegFile|Mux32~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux32~7_combout\ = (\InstReg|out20_to_16\(3) & ((\RegFile|Mux32~6_combout\ & ((\RegFile|regs[30][31]~q\))) # (!\RegFile|Mux32~6_combout\ & (\RegFile|regs[26][31]~q\)))) # (!\InstReg|out20_to_16\(3) & (((\RegFile|Mux32~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[26][31]~q\,
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[30][31]~q\,
	datad => \RegFile|Mux32~6_combout\,
	combout => \RegFile|Mux32~7_combout\);

-- Location: LCCOMB_X31_Y18_N14
\RegFile|Mux32~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux32~8_combout\ = (\InstReg|out20_to_16\(2) & (((\InstReg|out20_to_16\(3))))) # (!\InstReg|out20_to_16\(2) & ((\InstReg|out20_to_16\(3) & (\RegFile|regs[24][31]~q\)) # (!\InstReg|out20_to_16\(3) & ((\RegFile|regs[16][31]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(2),
	datab => \RegFile|regs[24][31]~q\,
	datac => \InstReg|out20_to_16\(3),
	datad => \RegFile|regs[16][31]~q\,
	combout => \RegFile|Mux32~8_combout\);

-- Location: LCCOMB_X35_Y18_N6
\RegFile|Mux32~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux32~9_combout\ = (\InstReg|out20_to_16\(2) & ((\RegFile|Mux32~8_combout\ & (\RegFile|regs[28][31]~q\)) # (!\RegFile|Mux32~8_combout\ & ((\RegFile|regs[20][31]~q\))))) # (!\InstReg|out20_to_16\(2) & (((\RegFile|Mux32~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(2),
	datab => \RegFile|regs[28][31]~q\,
	datac => \RegFile|regs[20][31]~q\,
	datad => \RegFile|Mux32~8_combout\,
	combout => \RegFile|Mux32~9_combout\);

-- Location: LCCOMB_X35_Y23_N20
\RegFile|Mux32~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux32~10_combout\ = (\InstReg|out20_to_16\(1) & ((\RegFile|Mux32~7_combout\) # ((\InstReg|out20_to_16\(0))))) # (!\InstReg|out20_to_16\(1) & (((!\InstReg|out20_to_16\(0) & \RegFile|Mux32~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux32~7_combout\,
	datab => \InstReg|out20_to_16\(1),
	datac => \InstReg|out20_to_16\(0),
	datad => \RegFile|Mux32~9_combout\,
	combout => \RegFile|Mux32~10_combout\);

-- Location: LCCOMB_X35_Y23_N6
\RegFile|Mux32~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux32~13_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|Mux32~10_combout\ & ((\RegFile|Mux32~12_combout\))) # (!\RegFile|Mux32~10_combout\ & (\RegFile|Mux32~5_combout\)))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|Mux32~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \RegFile|Mux32~5_combout\,
	datac => \RegFile|Mux32~12_combout\,
	datad => \RegFile|Mux32~10_combout\,
	combout => \RegFile|Mux32~13_combout\);

-- Location: LCCOMB_X35_Y23_N16
\RegFile|Mux32~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux32~18_combout\ = (\RegFile|rd_data1[31]~3_combout\ & (\RegFile|rd_data1[31]~2_combout\)) # (!\RegFile|rd_data1[31]~3_combout\ & ((\RegFile|rd_data1[31]~2_combout\ & ((\RegFile|Mux32~13_combout\))) # (!\RegFile|rd_data1[31]~2_combout\ & 
-- (\RegFile|Mux32~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~3_combout\,
	datab => \RegFile|rd_data1[31]~2_combout\,
	datac => \RegFile|Mux32~17_combout\,
	datad => \RegFile|Mux32~13_combout\,
	combout => \RegFile|Mux32~18_combout\);

-- Location: LCCOMB_X35_Y23_N18
\RegFile|Mux32~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux32~21_combout\ = (\RegFile|rd_data1[31]~3_combout\ & ((\RegFile|Mux32~18_combout\ & (\RegFile|Mux32~20_combout\)) # (!\RegFile|Mux32~18_combout\ & ((\RegFile|Mux32~3_combout\))))) # (!\RegFile|rd_data1[31]~3_combout\ & 
-- (((\RegFile|Mux32~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~3_combout\,
	datab => \RegFile|Mux32~20_combout\,
	datac => \RegFile|Mux32~3_combout\,
	datad => \RegFile|Mux32~18_combout\,
	combout => \RegFile|Mux32~21_combout\);

-- Location: LCCOMB_X35_Y23_N22
\RegFile|Mux32~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux32~22_combout\ = (\RegFile|Mux32~21_combout\ & ((\RegFile|rd_data1[31]~6_combout\) # ((\InstReg|out20_to_16\(2)) # (\InstReg|out20_to_16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~6_combout\,
	datab => \InstReg|out20_to_16\(2),
	datac => \InstReg|out20_to_16\(0),
	datad => \RegFile|Mux32~21_combout\,
	combout => \RegFile|Mux32~22_combout\);

-- Location: FF_X35_Y23_N23
\RegFile|rd_data1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|Mux32~22_combout\,
	ena => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|rd_data1\(31));

-- Location: LCCOMB_X34_Y15_N10
\RegB|output[31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegB|output[31]~feeder_combout\ = \RegFile|rd_data1\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegFile|rd_data1\(31),
	combout => \RegB|output[31]~feeder_combout\);

-- Location: FF_X34_Y15_N11
\RegB|output[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegB|output[31]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegB|output\(31));

-- Location: LCCOMB_X29_Y15_N0
\Mem|SIG_data_out[30]~85\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_data_out[30]~85_combout\ = (\Mem|Storage|altsyncram_component|auto_generated|q_a\(30) & (((!\Mem|Equal0~6_combout\) # (!\Mem|Equal0~3_combout\)) # (!\Mem|Equal0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem|Equal0~9_combout\,
	datab => \Mem|Equal0~3_combout\,
	datac => \Mem|Equal0~6_combout\,
	datad => \Mem|Storage|altsyncram_component|auto_generated|q_a\(30),
	combout => \Mem|SIG_data_out[30]~85_combout\);

-- Location: LCCOMB_X29_Y15_N20
\Mem|SIG_data_out[30]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_data_out\(30) = (!\rst~input_o\ & ((GLOBAL(\Mem|SIG_data_out[31]~46clkctrl_outclk\) & ((\Mem|SIG_data_out[30]~85_combout\))) # (!GLOBAL(\Mem|SIG_data_out[31]~46clkctrl_outclk\) & (\Mem|SIG_data_out\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \Mem|SIG_data_out\(30),
	datac => \Mem|SIG_data_out[31]~46clkctrl_outclk\,
	datad => \Mem|SIG_data_out[30]~85_combout\,
	combout => \Mem|SIG_data_out\(30));

-- Location: FF_X29_Y15_N21
\MemDataReg|output[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mem|SIG_data_out\(30),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDataReg|output\(30));

-- Location: LCCOMB_X27_Y15_N24
\ALUOut|output[30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALUOut|output[30]~feeder_combout\ = \RegAMux|output[30]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegAMux|output[30]~3_combout\,
	combout => \ALUOut|output[30]~feeder_combout\);

-- Location: FF_X27_Y15_N25
\ALUOut|output[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ALUOut|output[30]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ALUOut|output\(30));

-- Location: LCCOMB_X27_Y15_N16
\MemtoRegMux|output[30]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MemtoRegMux|output[30]~30_combout\ = (\MemToReg~input_o\ & ((\ALUOut|output\(30)))) # (!\MemToReg~input_o\ & (\MemDataReg|output\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemToReg~input_o\,
	datac => \MemDataReg|output\(30),
	datad => \ALUOut|output\(30),
	combout => \MemtoRegMux|output[30]~30_combout\);

-- Location: LCCOMB_X34_Y20_N4
\RegFile|regs[15][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[15][30]~feeder_combout\ = \MemtoRegMux|output[30]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[30]~30_combout\,
	combout => \RegFile|regs[15][30]~feeder_combout\);

-- Location: FF_X34_Y20_N5
\RegFile|regs[15][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[15][30]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[15][30]~q\);

-- Location: FF_X32_Y22_N21
\RegFile|regs[14][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[30]~30_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[14][30]~q\);

-- Location: FF_X32_Y20_N31
\RegFile|regs[12][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[30]~30_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[12][30]~q\);

-- Location: FF_X32_Y20_N25
\RegFile|regs[13][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[30]~30_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[13][30]~q\);

-- Location: LCCOMB_X32_Y20_N24
\RegFile|Mux33~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux33~19_combout\ = (\InstReg|out20_to_16\(1) & (((\InstReg|out20_to_16\(0))))) # (!\InstReg|out20_to_16\(1) & ((\InstReg|out20_to_16\(0) & ((\RegFile|regs[13][30]~q\))) # (!\InstReg|out20_to_16\(0) & (\RegFile|regs[12][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[12][30]~q\,
	datab => \InstReg|out20_to_16\(1),
	datac => \RegFile|regs[13][30]~q\,
	datad => \InstReg|out20_to_16\(0),
	combout => \RegFile|Mux33~19_combout\);

-- Location: LCCOMB_X32_Y22_N26
\RegFile|Mux33~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux33~20_combout\ = (\RegFile|Mux33~19_combout\ & ((\RegFile|regs[15][30]~q\) # ((!\InstReg|out20_to_16\(1))))) # (!\RegFile|Mux33~19_combout\ & (((\RegFile|regs[14][30]~q\ & \InstReg|out20_to_16\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[15][30]~q\,
	datab => \RegFile|regs[14][30]~q\,
	datac => \RegFile|Mux33~19_combout\,
	datad => \InstReg|out20_to_16\(1),
	combout => \RegFile|Mux33~20_combout\);

-- Location: FF_X35_Y22_N31
\RegFile|regs[3][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[30]~30_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[3][30]~q\);

-- Location: LCCOMB_X34_Y20_N10
\RegFile|regs[6][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[6][30]~feeder_combout\ = \MemtoRegMux|output[30]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[30]~30_combout\,
	combout => \RegFile|regs[6][30]~feeder_combout\);

-- Location: FF_X34_Y20_N11
\RegFile|regs[6][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[6][30]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[6][30]~q\);

-- Location: FF_X34_Y21_N17
\RegFile|regs[7][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[30]~30_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[7][30]~q\);

-- Location: FF_X35_Y21_N19
\RegFile|regs[5][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[30]~30_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[5][30]~q\);

-- Location: FF_X34_Y21_N7
\RegFile|regs[4][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[30]~30_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[4][30]~q\);

-- Location: LCCOMB_X35_Y21_N18
\RegFile|Mux33~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux33~14_combout\ = (\InstReg|out20_to_16\(1) & (\InstReg|out20_to_16\(0))) # (!\InstReg|out20_to_16\(1) & ((\InstReg|out20_to_16\(0) & (\RegFile|regs[5][30]~q\)) # (!\InstReg|out20_to_16\(0) & ((\RegFile|regs[4][30]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(1),
	datab => \InstReg|out20_to_16\(0),
	datac => \RegFile|regs[5][30]~q\,
	datad => \RegFile|regs[4][30]~q\,
	combout => \RegFile|Mux33~14_combout\);

-- Location: LCCOMB_X35_Y23_N28
\RegFile|Mux33~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux33~15_combout\ = (\InstReg|out20_to_16\(1) & ((\RegFile|Mux33~14_combout\ & ((\RegFile|regs[7][30]~q\))) # (!\RegFile|Mux33~14_combout\ & (\RegFile|regs[6][30]~q\)))) # (!\InstReg|out20_to_16\(1) & (((\RegFile|Mux33~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[6][30]~q\,
	datab => \RegFile|regs[7][30]~q\,
	datac => \InstReg|out20_to_16\(1),
	datad => \RegFile|Mux33~14_combout\,
	combout => \RegFile|Mux33~15_combout\);

-- Location: FF_X35_Y21_N5
\RegFile|regs[1][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[30]~30_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[1][30]~q\);

-- Location: LCCOMB_X35_Y23_N30
\RegFile|regs[2][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[2][30]~feeder_combout\ = \MemtoRegMux|output[30]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[30]~30_combout\,
	combout => \RegFile|regs[2][30]~feeder_combout\);

-- Location: FF_X35_Y23_N31
\RegFile|regs[2][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[2][30]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[2][30]~q\);

-- Location: LCCOMB_X35_Y23_N4
\RegFile|Mux33~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux33~16_combout\ = (\RegFile|rd_data1[31]~5_combout\ & (((\RegFile|regs[2][30]~q\) # (\RegFile|rd_data1[31]~4_combout\)))) # (!\RegFile|rd_data1[31]~5_combout\ & (\RegFile|regs[1][30]~q\ & ((!\RegFile|rd_data1[31]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[1][30]~q\,
	datab => \RegFile|rd_data1[31]~5_combout\,
	datac => \RegFile|regs[2][30]~q\,
	datad => \RegFile|rd_data1[31]~4_combout\,
	combout => \RegFile|Mux33~16_combout\);

-- Location: LCCOMB_X35_Y23_N26
\RegFile|Mux33~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux33~17_combout\ = (\RegFile|Mux33~16_combout\ & ((\RegFile|regs[3][30]~q\) # ((!\RegFile|rd_data1[31]~4_combout\)))) # (!\RegFile|Mux33~16_combout\ & (((\RegFile|Mux33~15_combout\ & \RegFile|rd_data1[31]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[3][30]~q\,
	datab => \RegFile|Mux33~15_combout\,
	datac => \RegFile|Mux33~16_combout\,
	datad => \RegFile|rd_data1[31]~4_combout\,
	combout => \RegFile|Mux33~17_combout\);

-- Location: LCCOMB_X36_Y23_N24
\RegFile|regs[11][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[11][30]~feeder_combout\ = \MemtoRegMux|output[30]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[30]~30_combout\,
	combout => \RegFile|regs[11][30]~feeder_combout\);

-- Location: FF_X36_Y23_N25
\RegFile|regs[11][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[11][30]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[11][30]~q\);

-- Location: FF_X36_Y23_N23
\RegFile|regs[9][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[30]~30_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[9][30]~q\);

-- Location: LCCOMB_X36_Y22_N4
\RegFile|regs[10][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[10][30]~feeder_combout\ = \MemtoRegMux|output[30]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[30]~30_combout\,
	combout => \RegFile|regs[10][30]~feeder_combout\);

-- Location: FF_X36_Y22_N5
\RegFile|regs[10][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[10][30]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[10][30]~q\);

-- Location: LCCOMB_X32_Y22_N6
\RegFile|regs[8][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[8][30]~feeder_combout\ = \MemtoRegMux|output[30]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[30]~30_combout\,
	combout => \RegFile|regs[8][30]~feeder_combout\);

-- Location: FF_X32_Y22_N7
\RegFile|regs[8][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[8][30]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[8][30]~q\);

-- Location: LCCOMB_X36_Y22_N6
\RegFile|Mux33~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux33~12_combout\ = (\InstReg|out20_to_16\(1) & ((\RegFile|regs[10][30]~q\) # ((\InstReg|out20_to_16\(0))))) # (!\InstReg|out20_to_16\(1) & (((!\InstReg|out20_to_16\(0) & \RegFile|regs[8][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(1),
	datab => \RegFile|regs[10][30]~q\,
	datac => \InstReg|out20_to_16\(0),
	datad => \RegFile|regs[8][30]~q\,
	combout => \RegFile|Mux33~12_combout\);

-- Location: LCCOMB_X36_Y23_N22
\RegFile|Mux33~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux33~13_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|Mux33~12_combout\ & (\RegFile|regs[11][30]~q\)) # (!\RegFile|Mux33~12_combout\ & ((\RegFile|regs[9][30]~q\))))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|Mux33~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \RegFile|regs[11][30]~q\,
	datac => \RegFile|regs[9][30]~q\,
	datad => \RegFile|Mux33~12_combout\,
	combout => \RegFile|Mux33~13_combout\);

-- Location: LCCOMB_X35_Y23_N8
\RegFile|Mux33~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux33~18_combout\ = (\RegFile|rd_data1[31]~3_combout\ & ((\RegFile|rd_data1[31]~2_combout\) # ((\RegFile|Mux33~13_combout\)))) # (!\RegFile|rd_data1[31]~3_combout\ & (!\RegFile|rd_data1[31]~2_combout\ & (\RegFile|Mux33~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~3_combout\,
	datab => \RegFile|rd_data1[31]~2_combout\,
	datac => \RegFile|Mux33~17_combout\,
	datad => \RegFile|Mux33~13_combout\,
	combout => \RegFile|Mux33~18_combout\);

-- Location: LCCOMB_X26_Y18_N24
\RegFile|regs~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs~31_combout\ = (\MemToReg~input_o\ & (\ALUOut|output\(30))) # (!\MemToReg~input_o\ & ((\JumpAndLink~input_o\ & (\ALUOut|output\(30))) # (!\JumpAndLink~input_o\ & ((\MemDataReg|output\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUOut|output\(30),
	datab => \MemDataReg|output\(30),
	datac => \MemToReg~input_o\,
	datad => \JumpAndLink~input_o\,
	combout => \RegFile|regs~31_combout\);

-- Location: FF_X26_Y18_N25
\RegFile|regs[31][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs~31_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|regs[31][13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[31][30]~q\);

-- Location: FF_X32_Y21_N27
\RegFile|regs[19][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[30]~30_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[19][30]~q\);

-- Location: FF_X31_Y21_N15
\RegFile|regs[23][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[30]~30_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[23][30]~q\);

-- Location: LCCOMB_X31_Y21_N14
\RegFile|Mux33~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux33~9_combout\ = (\InstReg|out20_to_16\(2) & (((\RegFile|regs[23][30]~q\) # (\InstReg|out20_to_16\(3))))) # (!\InstReg|out20_to_16\(2) & (\RegFile|regs[19][30]~q\ & ((!\InstReg|out20_to_16\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(2),
	datab => \RegFile|regs[19][30]~q\,
	datac => \RegFile|regs[23][30]~q\,
	datad => \InstReg|out20_to_16\(3),
	combout => \RegFile|Mux33~9_combout\);

-- Location: FF_X32_Y21_N29
\RegFile|regs[27][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[30]~30_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[27][30]~q\);

-- Location: LCCOMB_X35_Y21_N0
\RegFile|Mux33~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux33~10_combout\ = (\InstReg|out20_to_16\(3) & ((\RegFile|Mux33~9_combout\ & (\RegFile|regs[31][30]~q\)) # (!\RegFile|Mux33~9_combout\ & ((\RegFile|regs[27][30]~q\))))) # (!\InstReg|out20_to_16\(3) & (((\RegFile|Mux33~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(3),
	datab => \RegFile|regs[31][30]~q\,
	datac => \RegFile|Mux33~9_combout\,
	datad => \RegFile|regs[27][30]~q\,
	combout => \RegFile|Mux33~10_combout\);

-- Location: LCCOMB_X30_Y21_N26
\RegFile|regs[30][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[30][30]~feeder_combout\ = \MemtoRegMux|output[30]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[30]~30_combout\,
	combout => \RegFile|regs[30][30]~feeder_combout\);

-- Location: FF_X30_Y21_N27
\RegFile|regs[30][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[30][30]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[30][30]~q\);

-- Location: LCCOMB_X31_Y20_N10
\RegFile|regs[26][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[26][30]~feeder_combout\ = \MemtoRegMux|output[30]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[30]~30_combout\,
	combout => \RegFile|regs[26][30]~feeder_combout\);

-- Location: FF_X31_Y20_N11
\RegFile|regs[26][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[26][30]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[26][30]~q\);

-- Location: LCCOMB_X30_Y21_N8
\RegFile|regs[18][30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[18][30]~feeder_combout\ = \MemtoRegMux|output[30]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[30]~30_combout\,
	combout => \RegFile|regs[18][30]~feeder_combout\);

-- Location: FF_X30_Y21_N9
\RegFile|regs[18][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[18][30]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[18][30]~q\);

-- Location: FF_X31_Y21_N17
\RegFile|regs[22][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[30]~30_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[22][30]~q\);

-- Location: LCCOMB_X31_Y21_N16
\RegFile|Mux33~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux33~2_combout\ = (\InstReg|out20_to_16\(2) & (((\RegFile|regs[22][30]~q\) # (\InstReg|out20_to_16\(3))))) # (!\InstReg|out20_to_16\(2) & (\RegFile|regs[18][30]~q\ & ((!\InstReg|out20_to_16\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[18][30]~q\,
	datab => \InstReg|out20_to_16\(2),
	datac => \RegFile|regs[22][30]~q\,
	datad => \InstReg|out20_to_16\(3),
	combout => \RegFile|Mux33~2_combout\);

-- Location: LCCOMB_X31_Y20_N0
\RegFile|Mux33~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux33~3_combout\ = (\InstReg|out20_to_16\(3) & ((\RegFile|Mux33~2_combout\ & (\RegFile|regs[30][30]~q\)) # (!\RegFile|Mux33~2_combout\ & ((\RegFile|regs[26][30]~q\))))) # (!\InstReg|out20_to_16\(3) & (((\RegFile|Mux33~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(3),
	datab => \RegFile|regs[30][30]~q\,
	datac => \RegFile|regs[26][30]~q\,
	datad => \RegFile|Mux33~2_combout\,
	combout => \RegFile|Mux33~3_combout\);

-- Location: FF_X35_Y18_N9
\RegFile|regs[28][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[30]~30_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[28][30]~q\);

-- Location: FF_X35_Y18_N19
\RegFile|regs[20][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[30]~30_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[20][30]~q\);

-- Location: FF_X34_Y18_N23
\RegFile|regs[16][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[30]~30_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[16][30]~q\);

-- Location: FF_X34_Y18_N29
\RegFile|regs[24][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[30]~30_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[24][30]~q\);

-- Location: LCCOMB_X34_Y18_N28
\RegFile|Mux33~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux33~6_combout\ = (\InstReg|out20_to_16\(2) & (((\InstReg|out20_to_16\(3))))) # (!\InstReg|out20_to_16\(2) & ((\InstReg|out20_to_16\(3) & ((\RegFile|regs[24][30]~q\))) # (!\InstReg|out20_to_16\(3) & (\RegFile|regs[16][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[16][30]~q\,
	datab => \InstReg|out20_to_16\(2),
	datac => \RegFile|regs[24][30]~q\,
	datad => \InstReg|out20_to_16\(3),
	combout => \RegFile|Mux33~6_combout\);

-- Location: LCCOMB_X35_Y18_N18
\RegFile|Mux33~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux33~7_combout\ = (\InstReg|out20_to_16\(2) & ((\RegFile|Mux33~6_combout\ & (\RegFile|regs[28][30]~q\)) # (!\RegFile|Mux33~6_combout\ & ((\RegFile|regs[20][30]~q\))))) # (!\InstReg|out20_to_16\(2) & (((\RegFile|Mux33~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(2),
	datab => \RegFile|regs[28][30]~q\,
	datac => \RegFile|regs[20][30]~q\,
	datad => \RegFile|Mux33~6_combout\,
	combout => \RegFile|Mux33~7_combout\);

-- Location: FF_X35_Y16_N3
\RegFile|regs[21][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[30]~30_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[21][30]~q\);

-- Location: FF_X35_Y16_N17
\RegFile|regs[29][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[30]~30_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[29][30]~q\);

-- Location: FF_X31_Y16_N9
\RegFile|regs[17][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[30]~30_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[17][30]~q\);

-- Location: FF_X37_Y16_N27
\RegFile|regs[25][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[30]~30_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[25][30]~q\);

-- Location: LCCOMB_X31_Y16_N6
\RegFile|Mux33~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux33~4_combout\ = (\InstReg|out20_to_16\(2) & (((\InstReg|out20_to_16\(3))))) # (!\InstReg|out20_to_16\(2) & ((\InstReg|out20_to_16\(3) & ((\RegFile|regs[25][30]~q\))) # (!\InstReg|out20_to_16\(3) & (\RegFile|regs[17][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[17][30]~q\,
	datab => \RegFile|regs[25][30]~q\,
	datac => \InstReg|out20_to_16\(2),
	datad => \InstReg|out20_to_16\(3),
	combout => \RegFile|Mux33~4_combout\);

-- Location: LCCOMB_X35_Y16_N16
\RegFile|Mux33~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux33~5_combout\ = (\InstReg|out20_to_16\(2) & ((\RegFile|Mux33~4_combout\ & ((\RegFile|regs[29][30]~q\))) # (!\RegFile|Mux33~4_combout\ & (\RegFile|regs[21][30]~q\)))) # (!\InstReg|out20_to_16\(2) & (((\RegFile|Mux33~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(2),
	datab => \RegFile|regs[21][30]~q\,
	datac => \RegFile|regs[29][30]~q\,
	datad => \RegFile|Mux33~4_combout\,
	combout => \RegFile|Mux33~5_combout\);

-- Location: LCCOMB_X35_Y23_N24
\RegFile|Mux33~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux33~8_combout\ = (\InstReg|out20_to_16\(0) & ((\InstReg|out20_to_16\(1)) # ((\RegFile|Mux33~5_combout\)))) # (!\InstReg|out20_to_16\(0) & (!\InstReg|out20_to_16\(1) & (\RegFile|Mux33~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \InstReg|out20_to_16\(1),
	datac => \RegFile|Mux33~7_combout\,
	datad => \RegFile|Mux33~5_combout\,
	combout => \RegFile|Mux33~8_combout\);

-- Location: LCCOMB_X35_Y23_N10
\RegFile|Mux33~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux33~11_combout\ = (\InstReg|out20_to_16\(1) & ((\RegFile|Mux33~8_combout\ & (\RegFile|Mux33~10_combout\)) # (!\RegFile|Mux33~8_combout\ & ((\RegFile|Mux33~3_combout\))))) # (!\InstReg|out20_to_16\(1) & (((\RegFile|Mux33~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(1),
	datab => \RegFile|Mux33~10_combout\,
	datac => \RegFile|Mux33~3_combout\,
	datad => \RegFile|Mux33~8_combout\,
	combout => \RegFile|Mux33~11_combout\);

-- Location: LCCOMB_X35_Y23_N2
\RegFile|Mux33~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux33~21_combout\ = (\RegFile|rd_data1[31]~2_combout\ & ((\RegFile|Mux33~18_combout\ & (\RegFile|Mux33~20_combout\)) # (!\RegFile|Mux33~18_combout\ & ((\RegFile|Mux33~11_combout\))))) # (!\RegFile|rd_data1[31]~2_combout\ & 
-- (((\RegFile|Mux33~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux33~20_combout\,
	datab => \RegFile|rd_data1[31]~2_combout\,
	datac => \RegFile|Mux33~18_combout\,
	datad => \RegFile|Mux33~11_combout\,
	combout => \RegFile|Mux33~21_combout\);

-- Location: LCCOMB_X35_Y23_N0
\RegFile|Mux33~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux33~22_combout\ = (\RegFile|Mux33~21_combout\ & ((\RegFile|rd_data1[31]~6_combout\) # ((\InstReg|out20_to_16\(2)) # (\InstReg|out20_to_16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~6_combout\,
	datab => \InstReg|out20_to_16\(2),
	datac => \InstReg|out20_to_16\(0),
	datad => \RegFile|Mux33~21_combout\,
	combout => \RegFile|Mux33~22_combout\);

-- Location: FF_X35_Y23_N1
\RegFile|rd_data1[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|Mux33~22_combout\,
	ena => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|rd_data1\(30));

-- Location: LCCOMB_X35_Y15_N14
\RegB|output[30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegB|output[30]~feeder_combout\ = \RegFile|rd_data1\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RegFile|rd_data1\(30),
	combout => \RegB|output[30]~feeder_combout\);

-- Location: FF_X35_Y15_N15
\RegB|output[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegB|output[30]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegB|output\(30));

-- Location: LCCOMB_X29_Y15_N14
\Mem|SIG_data_out[29]~84\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_data_out[29]~84_combout\ = (\Mem|Storage|altsyncram_component|auto_generated|q_a\(29) & (((!\Mem|Equal0~9_combout\) # (!\Mem|Equal0~3_combout\)) # (!\Mem|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem|Equal0~6_combout\,
	datab => \Mem|Equal0~3_combout\,
	datac => \Mem|Equal0~9_combout\,
	datad => \Mem|Storage|altsyncram_component|auto_generated|q_a\(29),
	combout => \Mem|SIG_data_out[29]~84_combout\);

-- Location: LCCOMB_X29_Y15_N22
\Mem|SIG_data_out[29]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_data_out\(29) = (!\rst~input_o\ & ((GLOBAL(\Mem|SIG_data_out[31]~46clkctrl_outclk\) & ((\Mem|SIG_data_out[29]~84_combout\))) # (!GLOBAL(\Mem|SIG_data_out[31]~46clkctrl_outclk\) & (\Mem|SIG_data_out\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem|SIG_data_out\(29),
	datab => \rst~input_o\,
	datac => \Mem|SIG_data_out[29]~84_combout\,
	datad => \Mem|SIG_data_out[31]~46clkctrl_outclk\,
	combout => \Mem|SIG_data_out\(29));

-- Location: FF_X29_Y15_N23
\MemDataReg|output[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mem|SIG_data_out\(29),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDataReg|output\(29));

-- Location: LCCOMB_X29_Y17_N22
\MemtoRegMux|output[29]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MemtoRegMux|output[29]~29_combout\ = (\MemDataReg|output\(29) & !\MemToReg~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDataReg|output\(29),
	datad => \MemToReg~input_o\,
	combout => \MemtoRegMux|output[29]~29_combout\);

-- Location: FF_X30_Y17_N9
\RegFile|regs[15][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[29]~29_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[15][29]~q\);

-- Location: FF_X29_Y17_N31
\RegFile|regs[13][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[29]~29_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[13][29]~q\);

-- Location: FF_X26_Y18_N31
\RegFile|regs[14][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[29]~29_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[14][29]~q\);

-- Location: FF_X29_Y17_N17
\RegFile|regs[12][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[29]~29_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[12][29]~q\);

-- Location: LCCOMB_X29_Y17_N16
\RegFile|Mux34~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux34~19_combout\ = (\InstReg|out20_to_16\(0) & (((\InstReg|out20_to_16\(1))))) # (!\InstReg|out20_to_16\(0) & ((\InstReg|out20_to_16\(1) & (\RegFile|regs[14][29]~q\)) # (!\InstReg|out20_to_16\(1) & ((\RegFile|regs[12][29]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[14][29]~q\,
	datab => \InstReg|out20_to_16\(0),
	datac => \RegFile|regs[12][29]~q\,
	datad => \InstReg|out20_to_16\(1),
	combout => \RegFile|Mux34~19_combout\);

-- Location: LCCOMB_X29_Y17_N30
\RegFile|Mux34~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux34~20_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|Mux34~19_combout\ & (\RegFile|regs[15][29]~q\)) # (!\RegFile|Mux34~19_combout\ & ((\RegFile|regs[13][29]~q\))))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|Mux34~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \RegFile|regs[15][29]~q\,
	datac => \RegFile|regs[13][29]~q\,
	datad => \RegFile|Mux34~19_combout\,
	combout => \RegFile|Mux34~20_combout\);

-- Location: LCCOMB_X38_Y22_N8
\RegFile|regs[10][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[10][29]~feeder_combout\ = \MemtoRegMux|output[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[29]~29_combout\,
	combout => \RegFile|regs[10][29]~feeder_combout\);

-- Location: FF_X38_Y22_N9
\RegFile|regs[10][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[10][29]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[10][29]~q\);

-- Location: FF_X37_Y22_N21
\RegFile|regs[11][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[29]~29_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[11][29]~q\);

-- Location: LCCOMB_X37_Y22_N6
\RegFile|regs[9][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[9][29]~feeder_combout\ = \MemtoRegMux|output[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[29]~29_combout\,
	combout => \RegFile|regs[9][29]~feeder_combout\);

-- Location: FF_X37_Y22_N7
\RegFile|regs[9][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[9][29]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[9][29]~q\);

-- Location: FF_X38_Y22_N3
\RegFile|regs[8][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[29]~29_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[8][29]~q\);

-- Location: LCCOMB_X38_Y22_N2
\RegFile|Mux34~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux34~2_combout\ = (\InstReg|out20_to_16\(1) & (((\InstReg|out20_to_16\(0))))) # (!\InstReg|out20_to_16\(1) & ((\InstReg|out20_to_16\(0) & (\RegFile|regs[9][29]~q\)) # (!\InstReg|out20_to_16\(0) & ((\RegFile|regs[8][29]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(1),
	datab => \RegFile|regs[9][29]~q\,
	datac => \RegFile|regs[8][29]~q\,
	datad => \InstReg|out20_to_16\(0),
	combout => \RegFile|Mux34~2_combout\);

-- Location: LCCOMB_X37_Y22_N20
\RegFile|Mux34~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux34~3_combout\ = (\InstReg|out20_to_16\(1) & ((\RegFile|Mux34~2_combout\ & ((\RegFile|regs[11][29]~q\))) # (!\RegFile|Mux34~2_combout\ & (\RegFile|regs[10][29]~q\)))) # (!\InstReg|out20_to_16\(1) & (((\RegFile|Mux34~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[10][29]~q\,
	datab => \InstReg|out20_to_16\(1),
	datac => \RegFile|regs[11][29]~q\,
	datad => \RegFile|Mux34~2_combout\,
	combout => \RegFile|Mux34~3_combout\);

-- Location: LCCOMB_X26_Y17_N16
\RegFile|regs[20][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[20][29]~feeder_combout\ = \MemtoRegMux|output[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[29]~29_combout\,
	combout => \RegFile|regs[20][29]~feeder_combout\);

-- Location: FF_X26_Y17_N17
\RegFile|regs[20][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[20][29]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[20][29]~q\);

-- Location: FF_X27_Y18_N15
\RegFile|regs[28][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[29]~29_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[28][29]~q\);

-- Location: LCCOMB_X34_Y18_N24
\RegFile|regs[24][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[24][29]~feeder_combout\ = \MemtoRegMux|output[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[29]~29_combout\,
	combout => \RegFile|regs[24][29]~feeder_combout\);

-- Location: FF_X34_Y18_N25
\RegFile|regs[24][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[24][29]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[24][29]~q\);

-- Location: FF_X34_Y18_N7
\RegFile|regs[16][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[29]~29_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[16][29]~q\);

-- Location: LCCOMB_X34_Y18_N6
\RegFile|Mux34~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux34~8_combout\ = (\InstReg|out20_to_16\(2) & (((\InstReg|out20_to_16\(3))))) # (!\InstReg|out20_to_16\(2) & ((\InstReg|out20_to_16\(3) & (\RegFile|regs[24][29]~q\)) # (!\InstReg|out20_to_16\(3) & ((\RegFile|regs[16][29]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(2),
	datab => \RegFile|regs[24][29]~q\,
	datac => \RegFile|regs[16][29]~q\,
	datad => \InstReg|out20_to_16\(3),
	combout => \RegFile|Mux34~8_combout\);

-- Location: LCCOMB_X27_Y18_N14
\RegFile|Mux34~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux34~9_combout\ = (\InstReg|out20_to_16\(2) & ((\RegFile|Mux34~8_combout\ & ((\RegFile|regs[28][29]~q\))) # (!\RegFile|Mux34~8_combout\ & (\RegFile|regs[20][29]~q\)))) # (!\InstReg|out20_to_16\(2) & (((\RegFile|Mux34~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[20][29]~q\,
	datab => \InstReg|out20_to_16\(2),
	datac => \RegFile|regs[28][29]~q\,
	datad => \RegFile|Mux34~8_combout\,
	combout => \RegFile|Mux34~9_combout\);

-- Location: LCCOMB_X29_Y21_N8
\RegFile|regs[26][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[26][29]~feeder_combout\ = \MemtoRegMux|output[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[29]~29_combout\,
	combout => \RegFile|regs[26][29]~feeder_combout\);

-- Location: FF_X29_Y21_N9
\RegFile|regs[26][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[26][29]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[26][29]~q\);

-- Location: FF_X30_Y21_N3
\RegFile|regs[30][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[29]~29_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[30][29]~q\);

-- Location: LCCOMB_X29_Y21_N14
\RegFile|regs[22][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[22][29]~feeder_combout\ = \MemtoRegMux|output[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[29]~29_combout\,
	combout => \RegFile|regs[22][29]~feeder_combout\);

-- Location: FF_X29_Y21_N15
\RegFile|regs[22][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[22][29]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[22][29]~q\);

-- Location: FF_X30_Y21_N25
\RegFile|regs[18][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[29]~29_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[18][29]~q\);

-- Location: LCCOMB_X30_Y21_N24
\RegFile|Mux34~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux34~6_combout\ = (\InstReg|out20_to_16\(3) & (((\InstReg|out20_to_16\(2))))) # (!\InstReg|out20_to_16\(3) & ((\InstReg|out20_to_16\(2) & (\RegFile|regs[22][29]~q\)) # (!\InstReg|out20_to_16\(2) & ((\RegFile|regs[18][29]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[22][29]~q\,
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[18][29]~q\,
	datad => \InstReg|out20_to_16\(2),
	combout => \RegFile|Mux34~6_combout\);

-- Location: LCCOMB_X30_Y21_N2
\RegFile|Mux34~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux34~7_combout\ = (\InstReg|out20_to_16\(3) & ((\RegFile|Mux34~6_combout\ & ((\RegFile|regs[30][29]~q\))) # (!\RegFile|Mux34~6_combout\ & (\RegFile|regs[26][29]~q\)))) # (!\InstReg|out20_to_16\(3) & (((\RegFile|Mux34~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[26][29]~q\,
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[30][29]~q\,
	datad => \RegFile|Mux34~6_combout\,
	combout => \RegFile|Mux34~7_combout\);

-- Location: LCCOMB_X27_Y18_N16
\RegFile|Mux34~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux34~10_combout\ = (\InstReg|out20_to_16\(0) & (\InstReg|out20_to_16\(1))) # (!\InstReg|out20_to_16\(0) & ((\InstReg|out20_to_16\(1) & ((\RegFile|Mux34~7_combout\))) # (!\InstReg|out20_to_16\(1) & (\RegFile|Mux34~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \InstReg|out20_to_16\(1),
	datac => \RegFile|Mux34~9_combout\,
	datad => \RegFile|Mux34~7_combout\,
	combout => \RegFile|Mux34~10_combout\);

-- Location: LCCOMB_X24_Y18_N28
\RegFile|regs~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs~30_combout\ = (!\JumpAndLink~input_o\ & (!\MemToReg~input_o\ & \MemDataReg|output\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \JumpAndLink~input_o\,
	datac => \MemToReg~input_o\,
	datad => \MemDataReg|output\(29),
	combout => \RegFile|regs~30_combout\);

-- Location: FF_X24_Y18_N29
\RegFile|regs[31][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs~30_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|regs[31][13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[31][29]~q\);

-- Location: FF_X25_Y19_N29
\RegFile|regs[27][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[29]~29_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[27][29]~q\);

-- Location: LCCOMB_X26_Y20_N28
\RegFile|regs[23][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[23][29]~feeder_combout\ = \MemtoRegMux|output[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[29]~29_combout\,
	combout => \RegFile|regs[23][29]~feeder_combout\);

-- Location: FF_X26_Y20_N29
\RegFile|regs[23][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[23][29]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[23][29]~q\);

-- Location: FF_X25_Y19_N11
\RegFile|regs[19][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[29]~29_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[19][29]~q\);

-- Location: LCCOMB_X25_Y19_N10
\RegFile|Mux34~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux34~11_combout\ = (\InstReg|out20_to_16\(2) & ((\RegFile|regs[23][29]~q\) # ((\InstReg|out20_to_16\(3))))) # (!\InstReg|out20_to_16\(2) & (((\RegFile|regs[19][29]~q\ & !\InstReg|out20_to_16\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(2),
	datab => \RegFile|regs[23][29]~q\,
	datac => \RegFile|regs[19][29]~q\,
	datad => \InstReg|out20_to_16\(3),
	combout => \RegFile|Mux34~11_combout\);

-- Location: LCCOMB_X25_Y19_N28
\RegFile|Mux34~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux34~12_combout\ = (\InstReg|out20_to_16\(3) & ((\RegFile|Mux34~11_combout\ & (\RegFile|regs[31][29]~q\)) # (!\RegFile|Mux34~11_combout\ & ((\RegFile|regs[27][29]~q\))))) # (!\InstReg|out20_to_16\(3) & (((\RegFile|Mux34~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[31][29]~q\,
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[27][29]~q\,
	datad => \RegFile|Mux34~11_combout\,
	combout => \RegFile|Mux34~12_combout\);

-- Location: LCCOMB_X32_Y16_N26
\RegFile|regs[21][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[21][29]~feeder_combout\ = \MemtoRegMux|output[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[29]~29_combout\,
	combout => \RegFile|regs[21][29]~feeder_combout\);

-- Location: FF_X32_Y16_N27
\RegFile|regs[21][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[21][29]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[21][29]~q\);

-- Location: FF_X29_Y16_N9
\RegFile|regs[29][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[29]~29_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[29][29]~q\);

-- Location: LCCOMB_X27_Y16_N0
\RegFile|regs[25][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[25][29]~feeder_combout\ = \MemtoRegMux|output[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[29]~29_combout\,
	combout => \RegFile|regs[25][29]~feeder_combout\);

-- Location: FF_X27_Y16_N1
\RegFile|regs[25][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[25][29]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[25][29]~q\);

-- Location: FF_X27_Y16_N23
\RegFile|regs[17][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[29]~29_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[17][29]~q\);

-- Location: LCCOMB_X27_Y16_N22
\RegFile|Mux34~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux34~4_combout\ = (\InstReg|out20_to_16\(2) & (((\InstReg|out20_to_16\(3))))) # (!\InstReg|out20_to_16\(2) & ((\InstReg|out20_to_16\(3) & (\RegFile|regs[25][29]~q\)) # (!\InstReg|out20_to_16\(3) & ((\RegFile|regs[17][29]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(2),
	datab => \RegFile|regs[25][29]~q\,
	datac => \RegFile|regs[17][29]~q\,
	datad => \InstReg|out20_to_16\(3),
	combout => \RegFile|Mux34~4_combout\);

-- Location: LCCOMB_X29_Y16_N8
\RegFile|Mux34~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux34~5_combout\ = (\InstReg|out20_to_16\(2) & ((\RegFile|Mux34~4_combout\ & ((\RegFile|regs[29][29]~q\))) # (!\RegFile|Mux34~4_combout\ & (\RegFile|regs[21][29]~q\)))) # (!\InstReg|out20_to_16\(2) & (((\RegFile|Mux34~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[21][29]~q\,
	datab => \InstReg|out20_to_16\(2),
	datac => \RegFile|regs[29][29]~q\,
	datad => \RegFile|Mux34~4_combout\,
	combout => \RegFile|Mux34~5_combout\);

-- Location: LCCOMB_X27_Y18_N22
\RegFile|Mux34~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux34~13_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|Mux34~10_combout\ & (\RegFile|Mux34~12_combout\)) # (!\RegFile|Mux34~10_combout\ & ((\RegFile|Mux34~5_combout\))))) # (!\InstReg|out20_to_16\(0) & (\RegFile|Mux34~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \RegFile|Mux34~10_combout\,
	datac => \RegFile|Mux34~12_combout\,
	datad => \RegFile|Mux34~5_combout\,
	combout => \RegFile|Mux34~13_combout\);

-- Location: LCCOMB_X40_Y18_N10
\RegFile|regs[2][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[2][29]~feeder_combout\ = \MemtoRegMux|output[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[29]~29_combout\,
	combout => \RegFile|regs[2][29]~feeder_combout\);

-- Location: FF_X40_Y18_N11
\RegFile|regs[2][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[2][29]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[2][29]~q\);

-- Location: FF_X36_Y18_N23
\RegFile|regs[3][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[29]~29_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[3][29]~q\);

-- Location: FF_X36_Y18_N21
\RegFile|regs[1][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[29]~29_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[1][29]~q\);

-- Location: LCCOMB_X37_Y18_N30
\RegFile|regs[7][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[7][29]~feeder_combout\ = \MemtoRegMux|output[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[29]~29_combout\,
	combout => \RegFile|regs[7][29]~feeder_combout\);

-- Location: FF_X37_Y18_N31
\RegFile|regs[7][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[7][29]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[7][29]~q\);

-- Location: LCCOMB_X40_Y18_N20
\RegFile|regs[5][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[5][29]~feeder_combout\ = \MemtoRegMux|output[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[29]~29_combout\,
	combout => \RegFile|regs[5][29]~feeder_combout\);

-- Location: FF_X40_Y18_N21
\RegFile|regs[5][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[5][29]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[5][29]~q\);

-- Location: LCCOMB_X35_Y17_N30
\RegFile|regs[6][29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[6][29]~feeder_combout\ = \MemtoRegMux|output[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[29]~29_combout\,
	combout => \RegFile|regs[6][29]~feeder_combout\);

-- Location: FF_X35_Y17_N31
\RegFile|regs[6][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[6][29]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[6][29]~q\);

-- Location: FF_X35_Y17_N5
\RegFile|regs[4][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[29]~29_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[4][29]~q\);

-- Location: LCCOMB_X35_Y17_N4
\RegFile|Mux34~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux34~14_combout\ = (\InstReg|out20_to_16\(0) & (((\InstReg|out20_to_16\(1))))) # (!\InstReg|out20_to_16\(0) & ((\InstReg|out20_to_16\(1) & (\RegFile|regs[6][29]~q\)) # (!\InstReg|out20_to_16\(1) & ((\RegFile|regs[4][29]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[6][29]~q\,
	datab => \InstReg|out20_to_16\(0),
	datac => \RegFile|regs[4][29]~q\,
	datad => \InstReg|out20_to_16\(1),
	combout => \RegFile|Mux34~14_combout\);

-- Location: LCCOMB_X36_Y18_N10
\RegFile|Mux34~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux34~15_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|Mux34~14_combout\ & (\RegFile|regs[7][29]~q\)) # (!\RegFile|Mux34~14_combout\ & ((\RegFile|regs[5][29]~q\))))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|Mux34~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[7][29]~q\,
	datab => \RegFile|regs[5][29]~q\,
	datac => \InstReg|out20_to_16\(0),
	datad => \RegFile|Mux34~14_combout\,
	combout => \RegFile|Mux34~15_combout\);

-- Location: LCCOMB_X36_Y18_N20
\RegFile|Mux34~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux34~16_combout\ = (\RegFile|rd_data1[31]~5_combout\ & (\RegFile|rd_data1[31]~4_combout\)) # (!\RegFile|rd_data1[31]~5_combout\ & ((\RegFile|rd_data1[31]~4_combout\ & ((\RegFile|Mux34~15_combout\))) # (!\RegFile|rd_data1[31]~4_combout\ & 
-- (\RegFile|regs[1][29]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~5_combout\,
	datab => \RegFile|rd_data1[31]~4_combout\,
	datac => \RegFile|regs[1][29]~q\,
	datad => \RegFile|Mux34~15_combout\,
	combout => \RegFile|Mux34~16_combout\);

-- Location: LCCOMB_X36_Y18_N22
\RegFile|Mux34~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux34~17_combout\ = (\RegFile|rd_data1[31]~5_combout\ & ((\RegFile|Mux34~16_combout\ & ((\RegFile|regs[3][29]~q\))) # (!\RegFile|Mux34~16_combout\ & (\RegFile|regs[2][29]~q\)))) # (!\RegFile|rd_data1[31]~5_combout\ & 
-- (((\RegFile|Mux34~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[2][29]~q\,
	datab => \RegFile|rd_data1[31]~5_combout\,
	datac => \RegFile|regs[3][29]~q\,
	datad => \RegFile|Mux34~16_combout\,
	combout => \RegFile|Mux34~17_combout\);

-- Location: LCCOMB_X27_Y18_N24
\RegFile|Mux34~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux34~18_combout\ = (\RegFile|rd_data1[31]~2_combout\ & ((\RegFile|rd_data1[31]~3_combout\) # ((\RegFile|Mux34~13_combout\)))) # (!\RegFile|rd_data1[31]~2_combout\ & (!\RegFile|rd_data1[31]~3_combout\ & ((\RegFile|Mux34~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~2_combout\,
	datab => \RegFile|rd_data1[31]~3_combout\,
	datac => \RegFile|Mux34~13_combout\,
	datad => \RegFile|Mux34~17_combout\,
	combout => \RegFile|Mux34~18_combout\);

-- Location: LCCOMB_X27_Y18_N18
\RegFile|Mux34~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux34~21_combout\ = (\RegFile|rd_data1[31]~3_combout\ & ((\RegFile|Mux34~18_combout\ & (\RegFile|Mux34~20_combout\)) # (!\RegFile|Mux34~18_combout\ & ((\RegFile|Mux34~3_combout\))))) # (!\RegFile|rd_data1[31]~3_combout\ & 
-- (((\RegFile|Mux34~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux34~20_combout\,
	datab => \RegFile|rd_data1[31]~3_combout\,
	datac => \RegFile|Mux34~3_combout\,
	datad => \RegFile|Mux34~18_combout\,
	combout => \RegFile|Mux34~21_combout\);

-- Location: LCCOMB_X27_Y18_N12
\RegFile|Mux34~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux34~22_combout\ = (\RegFile|Mux34~21_combout\ & ((\InstReg|out20_to_16\(0)) # ((\InstReg|out20_to_16\(2)) # (\RegFile|rd_data1[31]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \InstReg|out20_to_16\(2),
	datac => \RegFile|rd_data1[31]~6_combout\,
	datad => \RegFile|Mux34~21_combout\,
	combout => \RegFile|Mux34~22_combout\);

-- Location: FF_X27_Y18_N13
\RegFile|rd_data1[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|Mux34~22_combout\,
	ena => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|rd_data1\(29));

-- Location: LCCOMB_X31_Y14_N0
\RegB|output[29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegB|output[29]~feeder_combout\ = \RegFile|rd_data1\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegFile|rd_data1\(29),
	combout => \RegB|output[29]~feeder_combout\);

-- Location: FF_X31_Y14_N1
\RegB|output[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegB|output[29]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegB|output\(29));

-- Location: LCCOMB_X34_Y16_N14
\Mem|SIG_data_out[28]~83\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_data_out[28]~83_combout\ = (\Mem|Storage|altsyncram_component|auto_generated|q_a\(28) & (((!\Mem|Equal0~6_combout\) # (!\Mem|Equal0~9_combout\)) # (!\Mem|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem|Equal0~3_combout\,
	datab => \Mem|Equal0~9_combout\,
	datac => \Mem|Equal0~6_combout\,
	datad => \Mem|Storage|altsyncram_component|auto_generated|q_a\(28),
	combout => \Mem|SIG_data_out[28]~83_combout\);

-- Location: LCCOMB_X34_Y16_N12
\Mem|SIG_data_out[28]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_data_out\(28) = (!\rst~input_o\ & ((GLOBAL(\Mem|SIG_data_out[31]~46clkctrl_outclk\) & ((\Mem|SIG_data_out[28]~83_combout\))) # (!GLOBAL(\Mem|SIG_data_out[31]~46clkctrl_outclk\) & (\Mem|SIG_data_out\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem|SIG_data_out\(28),
	datab => \rst~input_o\,
	datac => \Mem|SIG_data_out[31]~46clkctrl_outclk\,
	datad => \Mem|SIG_data_out[28]~83_combout\,
	combout => \Mem|SIG_data_out\(28));

-- Location: FF_X34_Y16_N13
\MemDataReg|output[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mem|SIG_data_out\(28),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDataReg|output\(28));

-- Location: LCCOMB_X31_Y17_N2
\MemtoRegMux|output[28]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MemtoRegMux|output[28]~28_combout\ = (!\MemToReg~input_o\ & \MemDataReg|output\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MemToReg~input_o\,
	datad => \MemDataReg|output\(28),
	combout => \MemtoRegMux|output[28]~28_combout\);

-- Location: FF_X31_Y17_N3
\RegFile|regs[15][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemtoRegMux|output[28]~28_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[15][28]~q\);

-- Location: FF_X30_Y17_N3
\RegFile|regs[14][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[28]~28_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[14][28]~q\);

-- Location: FF_X29_Y17_N9
\RegFile|regs[12][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[28]~28_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[12][28]~q\);

-- Location: FF_X29_Y17_N19
\RegFile|regs[13][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[28]~28_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[13][28]~q\);

-- Location: LCCOMB_X29_Y17_N8
\RegFile|Mux35~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux35~19_combout\ = (\InstReg|out20_to_16\(1) & (\InstReg|out20_to_16\(0))) # (!\InstReg|out20_to_16\(1) & ((\InstReg|out20_to_16\(0) & ((\RegFile|regs[13][28]~q\))) # (!\InstReg|out20_to_16\(0) & (\RegFile|regs[12][28]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(1),
	datab => \InstReg|out20_to_16\(0),
	datac => \RegFile|regs[12][28]~q\,
	datad => \RegFile|regs[13][28]~q\,
	combout => \RegFile|Mux35~19_combout\);

-- Location: LCCOMB_X30_Y17_N2
\RegFile|Mux35~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux35~20_combout\ = (\InstReg|out20_to_16\(1) & ((\RegFile|Mux35~19_combout\ & (\RegFile|regs[15][28]~q\)) # (!\RegFile|Mux35~19_combout\ & ((\RegFile|regs[14][28]~q\))))) # (!\InstReg|out20_to_16\(1) & (((\RegFile|Mux35~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[15][28]~q\,
	datab => \InstReg|out20_to_16\(1),
	datac => \RegFile|regs[14][28]~q\,
	datad => \RegFile|Mux35~19_combout\,
	combout => \RegFile|Mux35~20_combout\);

-- Location: LCCOMB_X24_Y18_N26
\RegFile|regs~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs~29_combout\ = (!\MemToReg~input_o\ & (\MemDataReg|output\(28) & !\JumpAndLink~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MemToReg~input_o\,
	datac => \MemDataReg|output\(28),
	datad => \JumpAndLink~input_o\,
	combout => \RegFile|regs~29_combout\);

-- Location: FF_X24_Y18_N27
\RegFile|regs[31][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs~29_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|regs[31][13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[31][28]~q\);

-- Location: FF_X25_Y19_N9
\RegFile|regs[27][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[28]~28_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[27][28]~q\);

-- Location: LCCOMB_X29_Y22_N30
\RegFile|regs[23][28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[23][28]~feeder_combout\ = \MemtoRegMux|output[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[28]~28_combout\,
	combout => \RegFile|regs[23][28]~feeder_combout\);

-- Location: FF_X29_Y22_N31
\RegFile|regs[23][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[23][28]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[23][28]~q\);

-- Location: FF_X25_Y19_N7
\RegFile|regs[19][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[28]~28_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[19][28]~q\);

-- Location: LCCOMB_X25_Y19_N6
\RegFile|Mux35~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux35~9_combout\ = (\InstReg|out20_to_16\(2) & ((\RegFile|regs[23][28]~q\) # ((\InstReg|out20_to_16\(3))))) # (!\InstReg|out20_to_16\(2) & (((\RegFile|regs[19][28]~q\ & !\InstReg|out20_to_16\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(2),
	datab => \RegFile|regs[23][28]~q\,
	datac => \RegFile|regs[19][28]~q\,
	datad => \InstReg|out20_to_16\(3),
	combout => \RegFile|Mux35~9_combout\);

-- Location: LCCOMB_X25_Y19_N8
\RegFile|Mux35~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux35~10_combout\ = (\InstReg|out20_to_16\(3) & ((\RegFile|Mux35~9_combout\ & (\RegFile|regs[31][28]~q\)) # (!\RegFile|Mux35~9_combout\ & ((\RegFile|regs[27][28]~q\))))) # (!\InstReg|out20_to_16\(3) & (((\RegFile|Mux35~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[31][28]~q\,
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[27][28]~q\,
	datad => \RegFile|Mux35~9_combout\,
	combout => \RegFile|Mux35~10_combout\);

-- Location: LCCOMB_X29_Y16_N16
\RegFile|regs[21][28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[21][28]~feeder_combout\ = \MemtoRegMux|output[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[28]~28_combout\,
	combout => \RegFile|regs[21][28]~feeder_combout\);

-- Location: FF_X29_Y16_N17
\RegFile|regs[21][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[21][28]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[21][28]~q\);

-- Location: FF_X29_Y16_N23
\RegFile|regs[29][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[28]~28_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[29][28]~q\);

-- Location: LCCOMB_X30_Y16_N30
\RegFile|regs[25][28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[25][28]~feeder_combout\ = \MemtoRegMux|output[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[28]~28_combout\,
	combout => \RegFile|regs[25][28]~feeder_combout\);

-- Location: FF_X30_Y16_N31
\RegFile|regs[25][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[25][28]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[25][28]~q\);

-- Location: FF_X30_Y16_N5
\RegFile|regs[17][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[28]~28_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[17][28]~q\);

-- Location: LCCOMB_X30_Y16_N4
\RegFile|Mux35~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux35~4_combout\ = (\InstReg|out20_to_16\(2) & (((\InstReg|out20_to_16\(3))))) # (!\InstReg|out20_to_16\(2) & ((\InstReg|out20_to_16\(3) & (\RegFile|regs[25][28]~q\)) # (!\InstReg|out20_to_16\(3) & ((\RegFile|regs[17][28]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(2),
	datab => \RegFile|regs[25][28]~q\,
	datac => \RegFile|regs[17][28]~q\,
	datad => \InstReg|out20_to_16\(3),
	combout => \RegFile|Mux35~4_combout\);

-- Location: LCCOMB_X29_Y16_N22
\RegFile|Mux35~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux35~5_combout\ = (\InstReg|out20_to_16\(2) & ((\RegFile|Mux35~4_combout\ & ((\RegFile|regs[29][28]~q\))) # (!\RegFile|Mux35~4_combout\ & (\RegFile|regs[21][28]~q\)))) # (!\InstReg|out20_to_16\(2) & (((\RegFile|Mux35~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(2),
	datab => \RegFile|regs[21][28]~q\,
	datac => \RegFile|regs[29][28]~q\,
	datad => \RegFile|Mux35~4_combout\,
	combout => \RegFile|Mux35~5_combout\);

-- Location: LCCOMB_X35_Y18_N12
\RegFile|regs[20][28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[20][28]~feeder_combout\ = \MemtoRegMux|output[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[28]~28_combout\,
	combout => \RegFile|regs[20][28]~feeder_combout\);

-- Location: FF_X35_Y18_N13
\RegFile|regs[20][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[20][28]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[20][28]~q\);

-- Location: FF_X30_Y18_N5
\RegFile|regs[28][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[28]~28_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[28][28]~q\);

-- Location: LCCOMB_X34_Y18_N4
\RegFile|regs[24][28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[24][28]~feeder_combout\ = \MemtoRegMux|output[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[28]~28_combout\,
	combout => \RegFile|regs[24][28]~feeder_combout\);

-- Location: FF_X34_Y18_N5
\RegFile|regs[24][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[24][28]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[24][28]~q\);

-- Location: FF_X34_Y18_N31
\RegFile|regs[16][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[28]~28_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[16][28]~q\);

-- Location: LCCOMB_X34_Y18_N30
\RegFile|Mux35~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux35~6_combout\ = (\InstReg|out20_to_16\(2) & (((\InstReg|out20_to_16\(3))))) # (!\InstReg|out20_to_16\(2) & ((\InstReg|out20_to_16\(3) & (\RegFile|regs[24][28]~q\)) # (!\InstReg|out20_to_16\(3) & ((\RegFile|regs[16][28]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(2),
	datab => \RegFile|regs[24][28]~q\,
	datac => \RegFile|regs[16][28]~q\,
	datad => \InstReg|out20_to_16\(3),
	combout => \RegFile|Mux35~6_combout\);

-- Location: LCCOMB_X30_Y18_N4
\RegFile|Mux35~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux35~7_combout\ = (\InstReg|out20_to_16\(2) & ((\RegFile|Mux35~6_combout\ & ((\RegFile|regs[28][28]~q\))) # (!\RegFile|Mux35~6_combout\ & (\RegFile|regs[20][28]~q\)))) # (!\InstReg|out20_to_16\(2) & (((\RegFile|Mux35~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(2),
	datab => \RegFile|regs[20][28]~q\,
	datac => \RegFile|regs[28][28]~q\,
	datad => \RegFile|Mux35~6_combout\,
	combout => \RegFile|Mux35~7_combout\);

-- Location: LCCOMB_X27_Y18_N26
\RegFile|Mux35~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux35~8_combout\ = (\InstReg|out20_to_16\(1) & (((\InstReg|out20_to_16\(0))))) # (!\InstReg|out20_to_16\(1) & ((\InstReg|out20_to_16\(0) & (\RegFile|Mux35~5_combout\)) # (!\InstReg|out20_to_16\(0) & ((\RegFile|Mux35~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux35~5_combout\,
	datab => \InstReg|out20_to_16\(1),
	datac => \InstReg|out20_to_16\(0),
	datad => \RegFile|Mux35~7_combout\,
	combout => \RegFile|Mux35~8_combout\);

-- Location: LCCOMB_X30_Y21_N18
\RegFile|regs[30][28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[30][28]~feeder_combout\ = \MemtoRegMux|output[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[28]~28_combout\,
	combout => \RegFile|regs[30][28]~feeder_combout\);

-- Location: FF_X30_Y21_N19
\RegFile|regs[30][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[30][28]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[30][28]~q\);

-- Location: FF_X31_Y20_N21
\RegFile|regs[26][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[28]~28_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[26][28]~q\);

-- Location: FF_X30_Y21_N5
\RegFile|regs[18][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[28]~28_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[18][28]~q\);

-- Location: LCCOMB_X29_Y21_N10
\RegFile|regs[22][28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[22][28]~feeder_combout\ = \MemtoRegMux|output[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[28]~28_combout\,
	combout => \RegFile|regs[22][28]~feeder_combout\);

-- Location: FF_X29_Y21_N11
\RegFile|regs[22][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[22][28]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[22][28]~q\);

-- Location: LCCOMB_X30_Y21_N4
\RegFile|Mux35~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux35~2_combout\ = (\InstReg|out20_to_16\(2) & ((\InstReg|out20_to_16\(3)) # ((\RegFile|regs[22][28]~q\)))) # (!\InstReg|out20_to_16\(2) & (!\InstReg|out20_to_16\(3) & (\RegFile|regs[18][28]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(2),
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[18][28]~q\,
	datad => \RegFile|regs[22][28]~q\,
	combout => \RegFile|Mux35~2_combout\);

-- Location: LCCOMB_X31_Y20_N20
\RegFile|Mux35~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux35~3_combout\ = (\InstReg|out20_to_16\(3) & ((\RegFile|Mux35~2_combout\ & (\RegFile|regs[30][28]~q\)) # (!\RegFile|Mux35~2_combout\ & ((\RegFile|regs[26][28]~q\))))) # (!\InstReg|out20_to_16\(3) & (((\RegFile|Mux35~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(3),
	datab => \RegFile|regs[30][28]~q\,
	datac => \RegFile|regs[26][28]~q\,
	datad => \RegFile|Mux35~2_combout\,
	combout => \RegFile|Mux35~3_combout\);

-- Location: LCCOMB_X27_Y18_N4
\RegFile|Mux35~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux35~11_combout\ = (\InstReg|out20_to_16\(1) & ((\RegFile|Mux35~8_combout\ & (\RegFile|Mux35~10_combout\)) # (!\RegFile|Mux35~8_combout\ & ((\RegFile|Mux35~3_combout\))))) # (!\InstReg|out20_to_16\(1) & (((\RegFile|Mux35~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux35~10_combout\,
	datab => \InstReg|out20_to_16\(1),
	datac => \RegFile|Mux35~8_combout\,
	datad => \RegFile|Mux35~3_combout\,
	combout => \RegFile|Mux35~11_combout\);

-- Location: LCCOMB_X39_Y18_N28
\RegFile|regs[2][28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[2][28]~feeder_combout\ = \MemtoRegMux|output[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[28]~28_combout\,
	combout => \RegFile|regs[2][28]~feeder_combout\);

-- Location: FF_X39_Y18_N29
\RegFile|regs[2][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[2][28]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[2][28]~q\);

-- Location: FF_X36_Y18_N31
\RegFile|regs[1][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[28]~28_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[1][28]~q\);

-- Location: LCCOMB_X36_Y18_N30
\RegFile|Mux35~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux35~16_combout\ = (\RegFile|rd_data1[31]~5_combout\ & ((\RegFile|regs[2][28]~q\) # ((\RegFile|rd_data1[31]~4_combout\)))) # (!\RegFile|rd_data1[31]~5_combout\ & (((\RegFile|regs[1][28]~q\ & !\RegFile|rd_data1[31]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[2][28]~q\,
	datab => \RegFile|rd_data1[31]~5_combout\,
	datac => \RegFile|regs[1][28]~q\,
	datad => \RegFile|rd_data1[31]~4_combout\,
	combout => \RegFile|Mux35~16_combout\);

-- Location: FF_X36_Y18_N5
\RegFile|regs[3][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[28]~28_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[3][28]~q\);

-- Location: LCCOMB_X35_Y17_N18
\RegFile|regs[6][28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[6][28]~feeder_combout\ = \MemtoRegMux|output[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[28]~28_combout\,
	combout => \RegFile|regs[6][28]~feeder_combout\);

-- Location: FF_X35_Y17_N19
\RegFile|regs[6][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[6][28]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[6][28]~q\);

-- Location: FF_X37_Y18_N5
\RegFile|regs[7][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[28]~28_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[7][28]~q\);

-- Location: LCCOMB_X35_Y21_N6
\RegFile|regs[5][28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[5][28]~feeder_combout\ = \MemtoRegMux|output[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[28]~28_combout\,
	combout => \RegFile|regs[5][28]~feeder_combout\);

-- Location: FF_X35_Y21_N7
\RegFile|regs[5][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[5][28]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[5][28]~q\);

-- Location: FF_X35_Y17_N1
\RegFile|regs[4][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[28]~28_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[4][28]~q\);

-- Location: LCCOMB_X35_Y17_N0
\RegFile|Mux35~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux35~14_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|regs[5][28]~q\) # ((\InstReg|out20_to_16\(1))))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|regs[4][28]~q\ & !\InstReg|out20_to_16\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[5][28]~q\,
	datab => \InstReg|out20_to_16\(0),
	datac => \RegFile|regs[4][28]~q\,
	datad => \InstReg|out20_to_16\(1),
	combout => \RegFile|Mux35~14_combout\);

-- Location: LCCOMB_X37_Y18_N4
\RegFile|Mux35~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux35~15_combout\ = (\InstReg|out20_to_16\(1) & ((\RegFile|Mux35~14_combout\ & ((\RegFile|regs[7][28]~q\))) # (!\RegFile|Mux35~14_combout\ & (\RegFile|regs[6][28]~q\)))) # (!\InstReg|out20_to_16\(1) & (((\RegFile|Mux35~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(1),
	datab => \RegFile|regs[6][28]~q\,
	datac => \RegFile|regs[7][28]~q\,
	datad => \RegFile|Mux35~14_combout\,
	combout => \RegFile|Mux35~15_combout\);

-- Location: LCCOMB_X36_Y18_N4
\RegFile|Mux35~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux35~17_combout\ = (\RegFile|Mux35~16_combout\ & (((\RegFile|regs[3][28]~q\)) # (!\RegFile|rd_data1[31]~4_combout\))) # (!\RegFile|Mux35~16_combout\ & (\RegFile|rd_data1[31]~4_combout\ & ((\RegFile|Mux35~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux35~16_combout\,
	datab => \RegFile|rd_data1[31]~4_combout\,
	datac => \RegFile|regs[3][28]~q\,
	datad => \RegFile|Mux35~15_combout\,
	combout => \RegFile|Mux35~17_combout\);

-- Location: LCCOMB_X38_Y21_N0
\RegFile|regs[9][28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[9][28]~feeder_combout\ = \MemtoRegMux|output[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[28]~28_combout\,
	combout => \RegFile|regs[9][28]~feeder_combout\);

-- Location: FF_X38_Y21_N1
\RegFile|regs[9][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[9][28]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[9][28]~q\);

-- Location: FF_X38_Y21_N23
\RegFile|regs[11][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[28]~28_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[11][28]~q\);

-- Location: LCCOMB_X37_Y23_N6
\RegFile|regs[10][28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[10][28]~feeder_combout\ = \MemtoRegMux|output[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[28]~28_combout\,
	combout => \RegFile|regs[10][28]~feeder_combout\);

-- Location: FF_X37_Y23_N7
\RegFile|regs[10][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[10][28]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[10][28]~q\);

-- Location: FF_X37_Y23_N17
\RegFile|regs[8][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[28]~28_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[8][28]~q\);

-- Location: LCCOMB_X37_Y23_N16
\RegFile|Mux35~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux35~12_combout\ = (\InstReg|out20_to_16\(0) & (((\InstReg|out20_to_16\(1))))) # (!\InstReg|out20_to_16\(0) & ((\InstReg|out20_to_16\(1) & (\RegFile|regs[10][28]~q\)) # (!\InstReg|out20_to_16\(1) & ((\RegFile|regs[8][28]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[10][28]~q\,
	datab => \InstReg|out20_to_16\(0),
	datac => \RegFile|regs[8][28]~q\,
	datad => \InstReg|out20_to_16\(1),
	combout => \RegFile|Mux35~12_combout\);

-- Location: LCCOMB_X38_Y21_N22
\RegFile|Mux35~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux35~13_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|Mux35~12_combout\ & ((\RegFile|regs[11][28]~q\))) # (!\RegFile|Mux35~12_combout\ & (\RegFile|regs[9][28]~q\)))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|Mux35~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \RegFile|regs[9][28]~q\,
	datac => \RegFile|regs[11][28]~q\,
	datad => \RegFile|Mux35~12_combout\,
	combout => \RegFile|Mux35~13_combout\);

-- Location: LCCOMB_X27_Y18_N6
\RegFile|Mux35~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux35~18_combout\ = (\RegFile|rd_data1[31]~2_combout\ & (\RegFile|rd_data1[31]~3_combout\)) # (!\RegFile|rd_data1[31]~2_combout\ & ((\RegFile|rd_data1[31]~3_combout\ & ((\RegFile|Mux35~13_combout\))) # (!\RegFile|rd_data1[31]~3_combout\ & 
-- (\RegFile|Mux35~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~2_combout\,
	datab => \RegFile|rd_data1[31]~3_combout\,
	datac => \RegFile|Mux35~17_combout\,
	datad => \RegFile|Mux35~13_combout\,
	combout => \RegFile|Mux35~18_combout\);

-- Location: LCCOMB_X27_Y18_N0
\RegFile|Mux35~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux35~21_combout\ = (\RegFile|rd_data1[31]~2_combout\ & ((\RegFile|Mux35~18_combout\ & (\RegFile|Mux35~20_combout\)) # (!\RegFile|Mux35~18_combout\ & ((\RegFile|Mux35~11_combout\))))) # (!\RegFile|rd_data1[31]~2_combout\ & 
-- (((\RegFile|Mux35~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~2_combout\,
	datab => \RegFile|Mux35~20_combout\,
	datac => \RegFile|Mux35~11_combout\,
	datad => \RegFile|Mux35~18_combout\,
	combout => \RegFile|Mux35~21_combout\);

-- Location: LCCOMB_X27_Y18_N2
\RegFile|Mux35~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux35~22_combout\ = (\RegFile|Mux35~21_combout\ & ((\InstReg|out20_to_16\(0)) # ((\InstReg|out20_to_16\(2)) # (\RegFile|rd_data1[31]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \InstReg|out20_to_16\(2),
	datac => \RegFile|rd_data1[31]~6_combout\,
	datad => \RegFile|Mux35~21_combout\,
	combout => \RegFile|Mux35~22_combout\);

-- Location: FF_X27_Y18_N3
\RegFile|rd_data1[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|Mux35~22_combout\,
	ena => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|rd_data1\(28));

-- Location: LCCOMB_X27_Y15_N8
\RegB|output[28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegB|output[28]~feeder_combout\ = \RegFile|rd_data1\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RegFile|rd_data1\(28),
	combout => \RegB|output[28]~feeder_combout\);

-- Location: FF_X27_Y15_N9
\RegB|output[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegB|output[28]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegB|output\(28));

-- Location: LCCOMB_X31_Y18_N30
\Mem|SIG_data_out[27]~82\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_data_out[27]~82_combout\ = (\Mem|Storage|altsyncram_component|auto_generated|q_a\(27) & (((!\Mem|Equal0~3_combout\) # (!\Mem|Equal0~9_combout\)) # (!\Mem|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem|Equal0~6_combout\,
	datab => \Mem|Equal0~9_combout\,
	datac => \Mem|Equal0~3_combout\,
	datad => \Mem|Storage|altsyncram_component|auto_generated|q_a\(27),
	combout => \Mem|SIG_data_out[27]~82_combout\);

-- Location: LCCOMB_X31_Y18_N12
\Mem|SIG_data_out[27]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_data_out\(27) = (!\rst~input_o\ & ((GLOBAL(\Mem|SIG_data_out[31]~46clkctrl_outclk\) & (\Mem|SIG_data_out[27]~82_combout\)) # (!GLOBAL(\Mem|SIG_data_out[31]~46clkctrl_outclk\) & ((\Mem|SIG_data_out\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem|SIG_data_out[27]~82_combout\,
	datab => \Mem|SIG_data_out\(27),
	datac => \rst~input_o\,
	datad => \Mem|SIG_data_out[31]~46clkctrl_outclk\,
	combout => \Mem|SIG_data_out\(27));

-- Location: FF_X31_Y18_N13
\MemDataReg|output[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mem|SIG_data_out\(27),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDataReg|output\(27));

-- Location: LCCOMB_X31_Y18_N20
\MemtoRegMux|output[27]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MemtoRegMux|output[27]~27_combout\ = (!\MemToReg~input_o\ & \MemDataReg|output\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MemToReg~input_o\,
	datad => \MemDataReg|output\(27),
	combout => \MemtoRegMux|output[27]~27_combout\);

-- Location: LCCOMB_X37_Y23_N4
\RegFile|regs[10][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[10][27]~feeder_combout\ = \MemtoRegMux|output[27]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[27]~27_combout\,
	combout => \RegFile|regs[10][27]~feeder_combout\);

-- Location: FF_X37_Y23_N5
\RegFile|regs[10][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[10][27]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[10][27]~q\);

-- Location: FF_X37_Y22_N25
\RegFile|regs[11][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[27]~27_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[11][27]~q\);

-- Location: LCCOMB_X37_Y22_N10
\RegFile|regs[9][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[9][27]~feeder_combout\ = \MemtoRegMux|output[27]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[27]~27_combout\,
	combout => \RegFile|regs[9][27]~feeder_combout\);

-- Location: FF_X37_Y22_N11
\RegFile|regs[9][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[9][27]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[9][27]~q\);

-- Location: FF_X38_Y22_N23
\RegFile|regs[8][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[27]~27_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[8][27]~q\);

-- Location: LCCOMB_X38_Y22_N22
\RegFile|Mux36~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux36~2_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|regs[9][27]~q\) # ((\InstReg|out20_to_16\(1))))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|regs[8][27]~q\ & !\InstReg|out20_to_16\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[9][27]~q\,
	datab => \InstReg|out20_to_16\(0),
	datac => \RegFile|regs[8][27]~q\,
	datad => \InstReg|out20_to_16\(1),
	combout => \RegFile|Mux36~2_combout\);

-- Location: LCCOMB_X37_Y22_N24
\RegFile|Mux36~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux36~3_combout\ = (\InstReg|out20_to_16\(1) & ((\RegFile|Mux36~2_combout\ & ((\RegFile|regs[11][27]~q\))) # (!\RegFile|Mux36~2_combout\ & (\RegFile|regs[10][27]~q\)))) # (!\InstReg|out20_to_16\(1) & (((\RegFile|Mux36~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[10][27]~q\,
	datab => \InstReg|out20_to_16\(1),
	datac => \RegFile|regs[11][27]~q\,
	datad => \RegFile|Mux36~2_combout\,
	combout => \RegFile|Mux36~3_combout\);

-- Location: FF_X30_Y17_N17
\RegFile|regs[14][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[27]~27_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[14][27]~q\);

-- Location: FF_X29_Y17_N5
\RegFile|regs[12][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[27]~27_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[12][27]~q\);

-- Location: LCCOMB_X29_Y17_N4
\RegFile|Mux36~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux36~19_combout\ = (\InstReg|out20_to_16\(0) & (((\InstReg|out20_to_16\(1))))) # (!\InstReg|out20_to_16\(0) & ((\InstReg|out20_to_16\(1) & (\RegFile|regs[14][27]~q\)) # (!\InstReg|out20_to_16\(1) & ((\RegFile|regs[12][27]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[14][27]~q\,
	datab => \InstReg|out20_to_16\(0),
	datac => \RegFile|regs[12][27]~q\,
	datad => \InstReg|out20_to_16\(1),
	combout => \RegFile|Mux36~19_combout\);

-- Location: FF_X29_Y17_N7
\RegFile|regs[13][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[27]~27_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[13][27]~q\);

-- Location: FF_X32_Y17_N5
\RegFile|regs[15][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[27]~27_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[15][27]~q\);

-- Location: LCCOMB_X29_Y17_N6
\RegFile|Mux36~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux36~20_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|Mux36~19_combout\ & ((\RegFile|regs[15][27]~q\))) # (!\RegFile|Mux36~19_combout\ & (\RegFile|regs[13][27]~q\)))) # (!\InstReg|out20_to_16\(0) & (\RegFile|Mux36~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \RegFile|Mux36~19_combout\,
	datac => \RegFile|regs[13][27]~q\,
	datad => \RegFile|regs[15][27]~q\,
	combout => \RegFile|Mux36~20_combout\);

-- Location: LCCOMB_X24_Y18_N0
\RegFile|regs~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs~28_combout\ = (!\JumpAndLink~input_o\ & (\MemDataReg|output\(27) & !\MemToReg~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \JumpAndLink~input_o\,
	datac => \MemDataReg|output\(27),
	datad => \MemToReg~input_o\,
	combout => \RegFile|regs~28_combout\);

-- Location: FF_X24_Y18_N1
\RegFile|regs[31][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs~28_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|regs[31][13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[31][27]~q\);

-- Location: FF_X25_Y19_N25
\RegFile|regs[27][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[27]~27_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[27][27]~q\);

-- Location: LCCOMB_X26_Y20_N22
\RegFile|regs[23][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[23][27]~feeder_combout\ = \MemtoRegMux|output[27]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[27]~27_combout\,
	combout => \RegFile|regs[23][27]~feeder_combout\);

-- Location: FF_X26_Y20_N23
\RegFile|regs[23][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[23][27]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[23][27]~q\);

-- Location: FF_X25_Y19_N3
\RegFile|regs[19][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[27]~27_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[19][27]~q\);

-- Location: LCCOMB_X25_Y19_N2
\RegFile|Mux36~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux36~11_combout\ = (\InstReg|out20_to_16\(3) & (((\InstReg|out20_to_16\(2))))) # (!\InstReg|out20_to_16\(3) & ((\InstReg|out20_to_16\(2) & (\RegFile|regs[23][27]~q\)) # (!\InstReg|out20_to_16\(2) & ((\RegFile|regs[19][27]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[23][27]~q\,
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[19][27]~q\,
	datad => \InstReg|out20_to_16\(2),
	combout => \RegFile|Mux36~11_combout\);

-- Location: LCCOMB_X25_Y19_N24
\RegFile|Mux36~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux36~12_combout\ = (\InstReg|out20_to_16\(3) & ((\RegFile|Mux36~11_combout\ & (\RegFile|regs[31][27]~q\)) # (!\RegFile|Mux36~11_combout\ & ((\RegFile|regs[27][27]~q\))))) # (!\InstReg|out20_to_16\(3) & (((\RegFile|Mux36~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[31][27]~q\,
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[27][27]~q\,
	datad => \RegFile|Mux36~11_combout\,
	combout => \RegFile|Mux36~12_combout\);

-- Location: LCCOMB_X35_Y18_N14
\RegFile|regs[20][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[20][27]~feeder_combout\ = \MemtoRegMux|output[27]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[27]~27_combout\,
	combout => \RegFile|regs[20][27]~feeder_combout\);

-- Location: FF_X35_Y18_N15
\RegFile|regs[20][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[20][27]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[20][27]~q\);

-- Location: FF_X30_Y18_N23
\RegFile|regs[28][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[27]~27_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[28][27]~q\);

-- Location: LCCOMB_X34_Y18_N10
\RegFile|regs[24][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[24][27]~feeder_combout\ = \MemtoRegMux|output[27]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[27]~27_combout\,
	combout => \RegFile|regs[24][27]~feeder_combout\);

-- Location: FF_X34_Y18_N11
\RegFile|regs[24][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[24][27]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[24][27]~q\);

-- Location: FF_X32_Y18_N23
\RegFile|regs[16][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[27]~27_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[16][27]~q\);

-- Location: LCCOMB_X32_Y18_N22
\RegFile|Mux36~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux36~8_combout\ = (\InstReg|out20_to_16\(3) & ((\RegFile|regs[24][27]~q\) # ((\InstReg|out20_to_16\(2))))) # (!\InstReg|out20_to_16\(3) & (((\RegFile|regs[16][27]~q\ & !\InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(3),
	datab => \RegFile|regs[24][27]~q\,
	datac => \RegFile|regs[16][27]~q\,
	datad => \InstReg|out20_to_16\(2),
	combout => \RegFile|Mux36~8_combout\);

-- Location: LCCOMB_X30_Y18_N22
\RegFile|Mux36~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux36~9_combout\ = (\InstReg|out20_to_16\(2) & ((\RegFile|Mux36~8_combout\ & ((\RegFile|regs[28][27]~q\))) # (!\RegFile|Mux36~8_combout\ & (\RegFile|regs[20][27]~q\)))) # (!\InstReg|out20_to_16\(2) & (((\RegFile|Mux36~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[20][27]~q\,
	datab => \InstReg|out20_to_16\(2),
	datac => \RegFile|regs[28][27]~q\,
	datad => \RegFile|Mux36~8_combout\,
	combout => \RegFile|Mux36~9_combout\);

-- Location: LCCOMB_X31_Y22_N0
\RegFile|regs[26][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[26][27]~feeder_combout\ = \MemtoRegMux|output[27]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[27]~27_combout\,
	combout => \RegFile|regs[26][27]~feeder_combout\);

-- Location: FF_X31_Y22_N1
\RegFile|regs[26][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[26][27]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[26][27]~q\);

-- Location: FF_X30_Y21_N31
\RegFile|regs[30][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[27]~27_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[30][27]~q\);

-- Location: LCCOMB_X29_Y21_N20
\RegFile|regs[22][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[22][27]~feeder_combout\ = \MemtoRegMux|output[27]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[27]~27_combout\,
	combout => \RegFile|regs[22][27]~feeder_combout\);

-- Location: FF_X29_Y21_N21
\RegFile|regs[22][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[22][27]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[22][27]~q\);

-- Location: FF_X30_Y21_N17
\RegFile|regs[18][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[27]~27_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[18][27]~q\);

-- Location: LCCOMB_X30_Y21_N16
\RegFile|Mux36~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux36~6_combout\ = (\InstReg|out20_to_16\(3) & (((\InstReg|out20_to_16\(2))))) # (!\InstReg|out20_to_16\(3) & ((\InstReg|out20_to_16\(2) & (\RegFile|regs[22][27]~q\)) # (!\InstReg|out20_to_16\(2) & ((\RegFile|regs[18][27]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[22][27]~q\,
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[18][27]~q\,
	datad => \InstReg|out20_to_16\(2),
	combout => \RegFile|Mux36~6_combout\);

-- Location: LCCOMB_X30_Y21_N30
\RegFile|Mux36~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux36~7_combout\ = (\InstReg|out20_to_16\(3) & ((\RegFile|Mux36~6_combout\ & ((\RegFile|regs[30][27]~q\))) # (!\RegFile|Mux36~6_combout\ & (\RegFile|regs[26][27]~q\)))) # (!\InstReg|out20_to_16\(3) & (((\RegFile|Mux36~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(3),
	datab => \RegFile|regs[26][27]~q\,
	datac => \RegFile|regs[30][27]~q\,
	datad => \RegFile|Mux36~6_combout\,
	combout => \RegFile|Mux36~7_combout\);

-- Location: LCCOMB_X27_Y18_N30
\RegFile|Mux36~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux36~10_combout\ = (\InstReg|out20_to_16\(0) & (\InstReg|out20_to_16\(1))) # (!\InstReg|out20_to_16\(0) & ((\InstReg|out20_to_16\(1) & ((\RegFile|Mux36~7_combout\))) # (!\InstReg|out20_to_16\(1) & (\RegFile|Mux36~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \InstReg|out20_to_16\(1),
	datac => \RegFile|Mux36~9_combout\,
	datad => \RegFile|Mux36~7_combout\,
	combout => \RegFile|Mux36~10_combout\);

-- Location: LCCOMB_X29_Y16_N24
\RegFile|regs[21][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[21][27]~feeder_combout\ = \MemtoRegMux|output[27]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[27]~27_combout\,
	combout => \RegFile|regs[21][27]~feeder_combout\);

-- Location: FF_X29_Y16_N25
\RegFile|regs[21][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[21][27]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[21][27]~q\);

-- Location: FF_X29_Y16_N31
\RegFile|regs[29][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[27]~27_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[29][27]~q\);

-- Location: LCCOMB_X30_Y16_N8
\RegFile|regs[17][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[17][27]~feeder_combout\ = \MemtoRegMux|output[27]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[27]~27_combout\,
	combout => \RegFile|regs[17][27]~feeder_combout\);

-- Location: FF_X30_Y16_N9
\RegFile|regs[17][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[17][27]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[17][27]~q\);

-- Location: FF_X30_Y16_N23
\RegFile|regs[25][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[27]~27_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[25][27]~q\);

-- Location: LCCOMB_X30_Y16_N22
\RegFile|Mux36~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux36~4_combout\ = (\InstReg|out20_to_16\(2) & (((\InstReg|out20_to_16\(3))))) # (!\InstReg|out20_to_16\(2) & ((\InstReg|out20_to_16\(3) & ((\RegFile|regs[25][27]~q\))) # (!\InstReg|out20_to_16\(3) & (\RegFile|regs[17][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(2),
	datab => \RegFile|regs[17][27]~q\,
	datac => \RegFile|regs[25][27]~q\,
	datad => \InstReg|out20_to_16\(3),
	combout => \RegFile|Mux36~4_combout\);

-- Location: LCCOMB_X29_Y16_N30
\RegFile|Mux36~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux36~5_combout\ = (\InstReg|out20_to_16\(2) & ((\RegFile|Mux36~4_combout\ & ((\RegFile|regs[29][27]~q\))) # (!\RegFile|Mux36~4_combout\ & (\RegFile|regs[21][27]~q\)))) # (!\InstReg|out20_to_16\(2) & (((\RegFile|Mux36~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(2),
	datab => \RegFile|regs[21][27]~q\,
	datac => \RegFile|regs[29][27]~q\,
	datad => \RegFile|Mux36~4_combout\,
	combout => \RegFile|Mux36~5_combout\);

-- Location: LCCOMB_X27_Y18_N8
\RegFile|Mux36~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux36~13_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|Mux36~10_combout\ & (\RegFile|Mux36~12_combout\)) # (!\RegFile|Mux36~10_combout\ & ((\RegFile|Mux36~5_combout\))))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|Mux36~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \RegFile|Mux36~12_combout\,
	datac => \RegFile|Mux36~10_combout\,
	datad => \RegFile|Mux36~5_combout\,
	combout => \RegFile|Mux36~13_combout\);

-- Location: LCCOMB_X39_Y18_N6
\RegFile|regs[2][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[2][27]~feeder_combout\ = \MemtoRegMux|output[27]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[27]~27_combout\,
	combout => \RegFile|regs[2][27]~feeder_combout\);

-- Location: FF_X39_Y18_N7
\RegFile|regs[2][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[2][27]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[2][27]~q\);

-- Location: FF_X36_Y18_N29
\RegFile|regs[3][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[27]~27_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[3][27]~q\);

-- Location: FF_X36_Y18_N3
\RegFile|regs[1][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[27]~27_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[1][27]~q\);

-- Location: LCCOMB_X39_Y19_N2
\RegFile|regs[5][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[5][27]~feeder_combout\ = \MemtoRegMux|output[27]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[27]~27_combout\,
	combout => \RegFile|regs[5][27]~feeder_combout\);

-- Location: FF_X39_Y19_N3
\RegFile|regs[5][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[5][27]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[5][27]~q\);

-- Location: FF_X38_Y19_N7
\RegFile|regs[7][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[27]~27_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[7][27]~q\);

-- Location: FF_X38_Y19_N21
\RegFile|regs[4][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[27]~27_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[4][27]~q\);

-- Location: LCCOMB_X35_Y17_N20
\RegFile|regs[6][27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[6][27]~feeder_combout\ = \MemtoRegMux|output[27]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[27]~27_combout\,
	combout => \RegFile|regs[6][27]~feeder_combout\);

-- Location: FF_X35_Y17_N21
\RegFile|regs[6][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[6][27]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[6][27]~q\);

-- Location: LCCOMB_X38_Y19_N20
\RegFile|Mux36~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux36~14_combout\ = (\InstReg|out20_to_16\(1) & ((\InstReg|out20_to_16\(0)) # ((\RegFile|regs[6][27]~q\)))) # (!\InstReg|out20_to_16\(1) & (!\InstReg|out20_to_16\(0) & (\RegFile|regs[4][27]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(1),
	datab => \InstReg|out20_to_16\(0),
	datac => \RegFile|regs[4][27]~q\,
	datad => \RegFile|regs[6][27]~q\,
	combout => \RegFile|Mux36~14_combout\);

-- Location: LCCOMB_X38_Y19_N6
\RegFile|Mux36~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux36~15_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|Mux36~14_combout\ & ((\RegFile|regs[7][27]~q\))) # (!\RegFile|Mux36~14_combout\ & (\RegFile|regs[5][27]~q\)))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|Mux36~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[5][27]~q\,
	datab => \InstReg|out20_to_16\(0),
	datac => \RegFile|regs[7][27]~q\,
	datad => \RegFile|Mux36~14_combout\,
	combout => \RegFile|Mux36~15_combout\);

-- Location: LCCOMB_X36_Y18_N2
\RegFile|Mux36~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux36~16_combout\ = (\RegFile|rd_data1[31]~5_combout\ & (\RegFile|rd_data1[31]~4_combout\)) # (!\RegFile|rd_data1[31]~5_combout\ & ((\RegFile|rd_data1[31]~4_combout\ & ((\RegFile|Mux36~15_combout\))) # (!\RegFile|rd_data1[31]~4_combout\ & 
-- (\RegFile|regs[1][27]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~5_combout\,
	datab => \RegFile|rd_data1[31]~4_combout\,
	datac => \RegFile|regs[1][27]~q\,
	datad => \RegFile|Mux36~15_combout\,
	combout => \RegFile|Mux36~16_combout\);

-- Location: LCCOMB_X36_Y18_N28
\RegFile|Mux36~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux36~17_combout\ = (\RegFile|rd_data1[31]~5_combout\ & ((\RegFile|Mux36~16_combout\ & ((\RegFile|regs[3][27]~q\))) # (!\RegFile|Mux36~16_combout\ & (\RegFile|regs[2][27]~q\)))) # (!\RegFile|rd_data1[31]~5_combout\ & 
-- (((\RegFile|Mux36~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[2][27]~q\,
	datab => \RegFile|rd_data1[31]~5_combout\,
	datac => \RegFile|regs[3][27]~q\,
	datad => \RegFile|Mux36~16_combout\,
	combout => \RegFile|Mux36~17_combout\);

-- Location: LCCOMB_X27_Y18_N10
\RegFile|Mux36~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux36~18_combout\ = (\RegFile|rd_data1[31]~2_combout\ & ((\RegFile|rd_data1[31]~3_combout\) # ((\RegFile|Mux36~13_combout\)))) # (!\RegFile|rd_data1[31]~2_combout\ & (!\RegFile|rd_data1[31]~3_combout\ & ((\RegFile|Mux36~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~2_combout\,
	datab => \RegFile|rd_data1[31]~3_combout\,
	datac => \RegFile|Mux36~13_combout\,
	datad => \RegFile|Mux36~17_combout\,
	combout => \RegFile|Mux36~18_combout\);

-- Location: LCCOMB_X27_Y18_N20
\RegFile|Mux36~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux36~21_combout\ = (\RegFile|rd_data1[31]~3_combout\ & ((\RegFile|Mux36~18_combout\ & ((\RegFile|Mux36~20_combout\))) # (!\RegFile|Mux36~18_combout\ & (\RegFile|Mux36~3_combout\)))) # (!\RegFile|rd_data1[31]~3_combout\ & 
-- (((\RegFile|Mux36~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux36~3_combout\,
	datab => \RegFile|rd_data1[31]~3_combout\,
	datac => \RegFile|Mux36~20_combout\,
	datad => \RegFile|Mux36~18_combout\,
	combout => \RegFile|Mux36~21_combout\);

-- Location: LCCOMB_X27_Y18_N28
\RegFile|Mux36~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux36~22_combout\ = (\RegFile|Mux36~21_combout\ & ((\InstReg|out20_to_16\(0)) # ((\InstReg|out20_to_16\(2)) # (\RegFile|rd_data1[31]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \InstReg|out20_to_16\(2),
	datac => \RegFile|rd_data1[31]~6_combout\,
	datad => \RegFile|Mux36~21_combout\,
	combout => \RegFile|Mux36~22_combout\);

-- Location: FF_X27_Y18_N29
\RegFile|rd_data1[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|Mux36~22_combout\,
	ena => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|rd_data1\(27));

-- Location: LCCOMB_X31_Y15_N14
\RegB|output[27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegB|output[27]~feeder_combout\ = \RegFile|rd_data1\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegFile|rd_data1\(27),
	combout => \RegB|output[27]~feeder_combout\);

-- Location: FF_X31_Y15_N15
\RegB|output[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegB|output[27]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegB|output\(27));

-- Location: LCCOMB_X34_Y19_N30
\Mem|SIG_data_out[26]~81\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_data_out[26]~81_combout\ = (\Mem|Storage|altsyncram_component|auto_generated|q_a\(26) & (((!\Mem|Equal0~6_combout\) # (!\Mem|Equal0~3_combout\)) # (!\Mem|Equal0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem|Storage|altsyncram_component|auto_generated|q_a\(26),
	datab => \Mem|Equal0~9_combout\,
	datac => \Mem|Equal0~3_combout\,
	datad => \Mem|Equal0~6_combout\,
	combout => \Mem|SIG_data_out[26]~81_combout\);

-- Location: LCCOMB_X34_Y19_N2
\Mem|SIG_data_out[26]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_data_out\(26) = (!\rst~input_o\ & ((GLOBAL(\Mem|SIG_data_out[31]~46clkctrl_outclk\) & ((\Mem|SIG_data_out[26]~81_combout\))) # (!GLOBAL(\Mem|SIG_data_out[31]~46clkctrl_outclk\) & (\Mem|SIG_data_out\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \Mem|SIG_data_out\(26),
	datac => \Mem|SIG_data_out[31]~46clkctrl_outclk\,
	datad => \Mem|SIG_data_out[26]~81_combout\,
	combout => \Mem|SIG_data_out\(26));

-- Location: FF_X34_Y19_N3
\MemDataReg|output[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mem|SIG_data_out\(26),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \MemDataReg|output\(26));

-- Location: LCCOMB_X34_Y19_N6
\MemtoRegMux|output[26]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MemtoRegMux|output[26]~26_combout\ = (\MemDataReg|output\(26) & !\MemToReg~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemDataReg|output\(26),
	datad => \MemToReg~input_o\,
	combout => \MemtoRegMux|output[26]~26_combout\);

-- Location: FF_X31_Y17_N25
\RegFile|regs[15][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[26]~26_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[15][26]~q\);

-- Location: FF_X29_Y17_N23
\RegFile|regs[13][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[26]~26_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[13][26]~q\);

-- Location: FF_X29_Y17_N21
\RegFile|regs[12][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[26]~26_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[12][26]~q\);

-- Location: LCCOMB_X29_Y17_N20
\RegFile|Mux37~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux37~19_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|regs[13][26]~q\) # ((\InstReg|out20_to_16\(1))))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|regs[12][26]~q\ & !\InstReg|out20_to_16\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[13][26]~q\,
	datab => \InstReg|out20_to_16\(0),
	datac => \RegFile|regs[12][26]~q\,
	datad => \InstReg|out20_to_16\(1),
	combout => \RegFile|Mux37~19_combout\);

-- Location: FF_X26_Y17_N15
\RegFile|regs[14][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[26]~26_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[14][26]~q\);

-- Location: LCCOMB_X26_Y17_N14
\RegFile|Mux37~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux37~20_combout\ = (\RegFile|Mux37~19_combout\ & ((\RegFile|regs[15][26]~q\) # ((!\InstReg|out20_to_16\(1))))) # (!\RegFile|Mux37~19_combout\ & (((\RegFile|regs[14][26]~q\ & \InstReg|out20_to_16\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[15][26]~q\,
	datab => \RegFile|Mux37~19_combout\,
	datac => \RegFile|regs[14][26]~q\,
	datad => \InstReg|out20_to_16\(1),
	combout => \RegFile|Mux37~20_combout\);

-- Location: LCCOMB_X27_Y20_N14
\RegFile|regs[23][26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[23][26]~feeder_combout\ = \MemtoRegMux|output[26]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[26]~26_combout\,
	combout => \RegFile|regs[23][26]~feeder_combout\);

-- Location: FF_X27_Y20_N15
\RegFile|regs[23][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[23][26]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[23][26]~q\);

-- Location: FF_X25_Y19_N23
\RegFile|regs[19][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[26]~26_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[19][26]~q\);

-- Location: LCCOMB_X25_Y19_N22
\RegFile|Mux37~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux37~9_combout\ = (\InstReg|out20_to_16\(3) & (((\InstReg|out20_to_16\(2))))) # (!\InstReg|out20_to_16\(3) & ((\InstReg|out20_to_16\(2) & (\RegFile|regs[23][26]~q\)) # (!\InstReg|out20_to_16\(2) & ((\RegFile|regs[19][26]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[23][26]~q\,
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[19][26]~q\,
	datad => \InstReg|out20_to_16\(2),
	combout => \RegFile|Mux37~9_combout\);

-- Location: LCCOMB_X26_Y18_N30
\RegFile|regs~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs~27_combout\ = (!\MemToReg~input_o\ & (!\JumpAndLink~input_o\ & \MemDataReg|output\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemToReg~input_o\,
	datab => \JumpAndLink~input_o\,
	datad => \MemDataReg|output\(26),
	combout => \RegFile|regs~27_combout\);

-- Location: LCCOMB_X24_Y19_N30
\RegFile|regs[31][26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[31][26]~feeder_combout\ = \RegFile|regs~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegFile|regs~27_combout\,
	combout => \RegFile|regs[31][26]~feeder_combout\);

-- Location: FF_X24_Y19_N31
\RegFile|regs[31][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[31][26]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|regs[31][13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[31][26]~q\);

-- Location: FF_X25_Y19_N1
\RegFile|regs[27][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[26]~26_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[27][26]~q\);

-- Location: LCCOMB_X25_Y19_N0
\RegFile|Mux37~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux37~10_combout\ = (\RegFile|Mux37~9_combout\ & ((\RegFile|regs[31][26]~q\) # ((!\InstReg|out20_to_16\(3))))) # (!\RegFile|Mux37~9_combout\ & (((\RegFile|regs[27][26]~q\ & \InstReg|out20_to_16\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux37~9_combout\,
	datab => \RegFile|regs[31][26]~q\,
	datac => \RegFile|regs[27][26]~q\,
	datad => \InstReg|out20_to_16\(3),
	combout => \RegFile|Mux37~10_combout\);

-- Location: LCCOMB_X26_Y17_N20
\RegFile|regs[20][26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[20][26]~feeder_combout\ = \MemtoRegMux|output[26]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[26]~26_combout\,
	combout => \RegFile|regs[20][26]~feeder_combout\);

-- Location: FF_X26_Y17_N21
\RegFile|regs[20][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[20][26]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[20][26]~q\);

-- Location: FF_X30_Y18_N31
\RegFile|regs[28][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[26]~26_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[28][26]~q\);

-- Location: FF_X30_Y18_N25
\RegFile|regs[16][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[26]~26_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[16][26]~q\);

-- Location: LCCOMB_X34_Y18_N0
\RegFile|regs[24][26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[24][26]~feeder_combout\ = \MemtoRegMux|output[26]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[26]~26_combout\,
	combout => \RegFile|regs[24][26]~feeder_combout\);

-- Location: FF_X34_Y18_N1
\RegFile|regs[24][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[24][26]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[24][26]~q\);

-- Location: LCCOMB_X30_Y18_N24
\RegFile|Mux37~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux37~6_combout\ = (\InstReg|out20_to_16\(3) & ((\InstReg|out20_to_16\(2)) # ((\RegFile|regs[24][26]~q\)))) # (!\InstReg|out20_to_16\(3) & (!\InstReg|out20_to_16\(2) & (\RegFile|regs[16][26]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(3),
	datab => \InstReg|out20_to_16\(2),
	datac => \RegFile|regs[16][26]~q\,
	datad => \RegFile|regs[24][26]~q\,
	combout => \RegFile|Mux37~6_combout\);

-- Location: LCCOMB_X30_Y18_N30
\RegFile|Mux37~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux37~7_combout\ = (\InstReg|out20_to_16\(2) & ((\RegFile|Mux37~6_combout\ & ((\RegFile|regs[28][26]~q\))) # (!\RegFile|Mux37~6_combout\ & (\RegFile|regs[20][26]~q\)))) # (!\InstReg|out20_to_16\(2) & (((\RegFile|Mux37~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[20][26]~q\,
	datab => \InstReg|out20_to_16\(2),
	datac => \RegFile|regs[28][26]~q\,
	datad => \RegFile|Mux37~6_combout\,
	combout => \RegFile|Mux37~7_combout\);

-- Location: LCCOMB_X29_Y16_N4
\RegFile|regs[21][26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[21][26]~feeder_combout\ = \MemtoRegMux|output[26]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[26]~26_combout\,
	combout => \RegFile|regs[21][26]~feeder_combout\);

-- Location: FF_X29_Y16_N5
\RegFile|regs[21][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[21][26]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[21][26]~q\);

-- Location: FF_X29_Y16_N19
\RegFile|regs[29][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[26]~26_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[29][26]~q\);

-- Location: LCCOMB_X30_Y16_N18
\RegFile|regs[25][26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[25][26]~feeder_combout\ = \MemtoRegMux|output[26]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[26]~26_combout\,
	combout => \RegFile|regs[25][26]~feeder_combout\);

-- Location: FF_X30_Y16_N19
\RegFile|regs[25][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[25][26]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[25][26]~q\);

-- Location: FF_X30_Y16_N29
\RegFile|regs[17][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[26]~26_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[17][26]~q\);

-- Location: LCCOMB_X30_Y16_N28
\RegFile|Mux37~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux37~4_combout\ = (\InstReg|out20_to_16\(2) & (((\InstReg|out20_to_16\(3))))) # (!\InstReg|out20_to_16\(2) & ((\InstReg|out20_to_16\(3) & (\RegFile|regs[25][26]~q\)) # (!\InstReg|out20_to_16\(3) & ((\RegFile|regs[17][26]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(2),
	datab => \RegFile|regs[25][26]~q\,
	datac => \RegFile|regs[17][26]~q\,
	datad => \InstReg|out20_to_16\(3),
	combout => \RegFile|Mux37~4_combout\);

-- Location: LCCOMB_X29_Y16_N18
\RegFile|Mux37~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux37~5_combout\ = (\InstReg|out20_to_16\(2) & ((\RegFile|Mux37~4_combout\ & ((\RegFile|regs[29][26]~q\))) # (!\RegFile|Mux37~4_combout\ & (\RegFile|regs[21][26]~q\)))) # (!\InstReg|out20_to_16\(2) & (((\RegFile|Mux37~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(2),
	datab => \RegFile|regs[21][26]~q\,
	datac => \RegFile|regs[29][26]~q\,
	datad => \RegFile|Mux37~4_combout\,
	combout => \RegFile|Mux37~5_combout\);

-- Location: LCCOMB_X30_Y18_N8
\RegFile|Mux37~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux37~8_combout\ = (\InstReg|out20_to_16\(1) & (((\InstReg|out20_to_16\(0))))) # (!\InstReg|out20_to_16\(1) & ((\InstReg|out20_to_16\(0) & ((\RegFile|Mux37~5_combout\))) # (!\InstReg|out20_to_16\(0) & (\RegFile|Mux37~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux37~7_combout\,
	datab => \InstReg|out20_to_16\(1),
	datac => \InstReg|out20_to_16\(0),
	datad => \RegFile|Mux37~5_combout\,
	combout => \RegFile|Mux37~8_combout\);

-- Location: LCCOMB_X30_Y21_N6
\RegFile|regs[30][26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[30][26]~feeder_combout\ = \MemtoRegMux|output[26]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[26]~26_combout\,
	combout => \RegFile|regs[30][26]~feeder_combout\);

-- Location: FF_X30_Y21_N7
\RegFile|regs[30][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[30][26]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[30][26]~q\);

-- Location: FF_X27_Y19_N13
\RegFile|regs[26][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[26]~26_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[26][26]~q\);

-- Location: LCCOMB_X29_Y21_N2
\RegFile|regs[22][26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[22][26]~feeder_combout\ = \MemtoRegMux|output[26]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[26]~26_combout\,
	combout => \RegFile|regs[22][26]~feeder_combout\);

-- Location: FF_X29_Y21_N3
\RegFile|regs[22][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[22][26]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[22][26]~q\);

-- Location: FF_X30_Y21_N1
\RegFile|regs[18][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[26]~26_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[18][26]~q\);

-- Location: LCCOMB_X30_Y21_N0
\RegFile|Mux37~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux37~2_combout\ = (\InstReg|out20_to_16\(3) & (((\InstReg|out20_to_16\(2))))) # (!\InstReg|out20_to_16\(3) & ((\InstReg|out20_to_16\(2) & (\RegFile|regs[22][26]~q\)) # (!\InstReg|out20_to_16\(2) & ((\RegFile|regs[18][26]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[22][26]~q\,
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[18][26]~q\,
	datad => \InstReg|out20_to_16\(2),
	combout => \RegFile|Mux37~2_combout\);

-- Location: LCCOMB_X27_Y19_N12
\RegFile|Mux37~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux37~3_combout\ = (\InstReg|out20_to_16\(3) & ((\RegFile|Mux37~2_combout\ & (\RegFile|regs[30][26]~q\)) # (!\RegFile|Mux37~2_combout\ & ((\RegFile|regs[26][26]~q\))))) # (!\InstReg|out20_to_16\(3) & (((\RegFile|Mux37~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(3),
	datab => \RegFile|regs[30][26]~q\,
	datac => \RegFile|regs[26][26]~q\,
	datad => \RegFile|Mux37~2_combout\,
	combout => \RegFile|Mux37~3_combout\);

-- Location: LCCOMB_X31_Y19_N8
\RegFile|Mux37~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux37~11_combout\ = (\InstReg|out20_to_16\(1) & ((\RegFile|Mux37~8_combout\ & (\RegFile|Mux37~10_combout\)) # (!\RegFile|Mux37~8_combout\ & ((\RegFile|Mux37~3_combout\))))) # (!\InstReg|out20_to_16\(1) & (((\RegFile|Mux37~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(1),
	datab => \RegFile|Mux37~10_combout\,
	datac => \RegFile|Mux37~8_combout\,
	datad => \RegFile|Mux37~3_combout\,
	combout => \RegFile|Mux37~11_combout\);

-- Location: LCCOMB_X36_Y23_N18
\RegFile|regs[9][26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[9][26]~feeder_combout\ = \MemtoRegMux|output[26]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[26]~26_combout\,
	combout => \RegFile|regs[9][26]~feeder_combout\);

-- Location: FF_X36_Y23_N19
\RegFile|regs[9][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[9][26]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[9][26]~q\);

-- Location: FF_X36_Y23_N13
\RegFile|regs[11][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[26]~26_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[11][26]~q\);

-- Location: LCCOMB_X37_Y23_N20
\RegFile|regs[10][26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[10][26]~feeder_combout\ = \MemtoRegMux|output[26]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[26]~26_combout\,
	combout => \RegFile|regs[10][26]~feeder_combout\);

-- Location: FF_X37_Y23_N21
\RegFile|regs[10][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[10][26]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[10][26]~q\);

-- Location: FF_X37_Y23_N23
\RegFile|regs[8][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[26]~26_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[8][26]~q\);

-- Location: LCCOMB_X37_Y23_N22
\RegFile|Mux37~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux37~12_combout\ = (\InstReg|out20_to_16\(0) & (((\InstReg|out20_to_16\(1))))) # (!\InstReg|out20_to_16\(0) & ((\InstReg|out20_to_16\(1) & (\RegFile|regs[10][26]~q\)) # (!\InstReg|out20_to_16\(1) & ((\RegFile|regs[8][26]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[10][26]~q\,
	datab => \InstReg|out20_to_16\(0),
	datac => \RegFile|regs[8][26]~q\,
	datad => \InstReg|out20_to_16\(1),
	combout => \RegFile|Mux37~12_combout\);

-- Location: LCCOMB_X36_Y23_N12
\RegFile|Mux37~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux37~13_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|Mux37~12_combout\ & ((\RegFile|regs[11][26]~q\))) # (!\RegFile|Mux37~12_combout\ & (\RegFile|regs[9][26]~q\)))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|Mux37~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \RegFile|regs[9][26]~q\,
	datac => \RegFile|regs[11][26]~q\,
	datad => \RegFile|Mux37~12_combout\,
	combout => \RegFile|Mux37~13_combout\);

-- Location: LCCOMB_X41_Y19_N2
\RegFile|regs[6][26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[6][26]~feeder_combout\ = \MemtoRegMux|output[26]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[26]~26_combout\,
	combout => \RegFile|regs[6][26]~feeder_combout\);

-- Location: FF_X41_Y19_N3
\RegFile|regs[6][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[6][26]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[6][26]~q\);

-- Location: FF_X38_Y19_N3
\RegFile|regs[7][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[26]~26_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[7][26]~q\);

-- Location: LCCOMB_X39_Y19_N0
\RegFile|regs[5][26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[5][26]~feeder_combout\ = \MemtoRegMux|output[26]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[26]~26_combout\,
	combout => \RegFile|regs[5][26]~feeder_combout\);

-- Location: FF_X39_Y19_N1
\RegFile|regs[5][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[5][26]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[5][26]~q\);

-- Location: FF_X38_Y19_N25
\RegFile|regs[4][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[26]~26_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[4][26]~q\);

-- Location: LCCOMB_X38_Y19_N24
\RegFile|Mux37~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux37~14_combout\ = (\InstReg|out20_to_16\(1) & (((\InstReg|out20_to_16\(0))))) # (!\InstReg|out20_to_16\(1) & ((\InstReg|out20_to_16\(0) & (\RegFile|regs[5][26]~q\)) # (!\InstReg|out20_to_16\(0) & ((\RegFile|regs[4][26]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(1),
	datab => \RegFile|regs[5][26]~q\,
	datac => \RegFile|regs[4][26]~q\,
	datad => \InstReg|out20_to_16\(0),
	combout => \RegFile|Mux37~14_combout\);

-- Location: LCCOMB_X38_Y19_N2
\RegFile|Mux37~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux37~15_combout\ = (\InstReg|out20_to_16\(1) & ((\RegFile|Mux37~14_combout\ & ((\RegFile|regs[7][26]~q\))) # (!\RegFile|Mux37~14_combout\ & (\RegFile|regs[6][26]~q\)))) # (!\InstReg|out20_to_16\(1) & (((\RegFile|Mux37~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(1),
	datab => \RegFile|regs[6][26]~q\,
	datac => \RegFile|regs[7][26]~q\,
	datad => \RegFile|Mux37~14_combout\,
	combout => \RegFile|Mux37~15_combout\);

-- Location: FF_X39_Y17_N11
\RegFile|regs[3][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[26]~26_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[3][26]~q\);

-- Location: LCCOMB_X40_Y17_N4
\RegFile|regs[2][26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[2][26]~feeder_combout\ = \MemtoRegMux|output[26]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[26]~26_combout\,
	combout => \RegFile|regs[2][26]~feeder_combout\);

-- Location: FF_X40_Y17_N5
\RegFile|regs[2][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[2][26]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[2][26]~q\);

-- Location: FF_X39_Y17_N13
\RegFile|regs[1][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[26]~26_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[1][26]~q\);

-- Location: LCCOMB_X39_Y17_N12
\RegFile|Mux37~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux37~16_combout\ = (\RegFile|rd_data1[31]~5_combout\ & ((\RegFile|regs[2][26]~q\) # ((\RegFile|rd_data1[31]~4_combout\)))) # (!\RegFile|rd_data1[31]~5_combout\ & (((\RegFile|regs[1][26]~q\ & !\RegFile|rd_data1[31]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[2][26]~q\,
	datab => \RegFile|rd_data1[31]~5_combout\,
	datac => \RegFile|regs[1][26]~q\,
	datad => \RegFile|rd_data1[31]~4_combout\,
	combout => \RegFile|Mux37~16_combout\);

-- Location: LCCOMB_X39_Y17_N10
\RegFile|Mux37~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux37~17_combout\ = (\RegFile|rd_data1[31]~4_combout\ & ((\RegFile|Mux37~16_combout\ & ((\RegFile|regs[3][26]~q\))) # (!\RegFile|Mux37~16_combout\ & (\RegFile|Mux37~15_combout\)))) # (!\RegFile|rd_data1[31]~4_combout\ & 
-- (((\RegFile|Mux37~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux37~15_combout\,
	datab => \RegFile|rd_data1[31]~4_combout\,
	datac => \RegFile|regs[3][26]~q\,
	datad => \RegFile|Mux37~16_combout\,
	combout => \RegFile|Mux37~17_combout\);

-- Location: LCCOMB_X39_Y17_N4
\RegFile|Mux37~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux37~18_combout\ = (\RegFile|rd_data1[31]~2_combout\ & (\RegFile|rd_data1[31]~3_combout\)) # (!\RegFile|rd_data1[31]~2_combout\ & ((\RegFile|rd_data1[31]~3_combout\ & (\RegFile|Mux37~13_combout\)) # (!\RegFile|rd_data1[31]~3_combout\ & 
-- ((\RegFile|Mux37~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~2_combout\,
	datab => \RegFile|rd_data1[31]~3_combout\,
	datac => \RegFile|Mux37~13_combout\,
	datad => \RegFile|Mux37~17_combout\,
	combout => \RegFile|Mux37~18_combout\);

-- Location: LCCOMB_X31_Y19_N2
\RegFile|Mux37~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux37~21_combout\ = (\RegFile|rd_data1[31]~2_combout\ & ((\RegFile|Mux37~18_combout\ & (\RegFile|Mux37~20_combout\)) # (!\RegFile|Mux37~18_combout\ & ((\RegFile|Mux37~11_combout\))))) # (!\RegFile|rd_data1[31]~2_combout\ & 
-- (((\RegFile|Mux37~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux37~20_combout\,
	datab => \RegFile|rd_data1[31]~2_combout\,
	datac => \RegFile|Mux37~11_combout\,
	datad => \RegFile|Mux37~18_combout\,
	combout => \RegFile|Mux37~21_combout\);

-- Location: LCCOMB_X31_Y19_N4
\RegFile|Mux37~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux37~22_combout\ = (\RegFile|Mux37~21_combout\ & ((\RegFile|rd_data1[31]~6_combout\) # ((\InstReg|out20_to_16\(0)) # (\InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~6_combout\,
	datab => \InstReg|out20_to_16\(0),
	datac => \InstReg|out20_to_16\(2),
	datad => \RegFile|Mux37~21_combout\,
	combout => \RegFile|Mux37~22_combout\);

-- Location: FF_X31_Y19_N5
\RegFile|rd_data1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|Mux37~22_combout\,
	ena => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|rd_data1\(26));

-- Location: LCCOMB_X31_Y16_N20
\RegB|output[26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegB|output[26]~feeder_combout\ = \RegFile|rd_data1\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegFile|rd_data1\(26),
	combout => \RegB|output[26]~feeder_combout\);

-- Location: FF_X31_Y16_N21
\RegB|output[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegB|output[26]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegB|output\(26));

-- Location: LCCOMB_X34_Y16_N0
\Mem|SIG_data_out[25]~73\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_data_out[25]~73_combout\ = (\Mem|Storage|altsyncram_component|auto_generated|q_a\(25) & (((!\Mem|Equal0~3_combout\) # (!\Mem|Equal0~6_combout\)) # (!\Mem|Equal0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem|Equal0~9_combout\,
	datab => \Mem|Equal0~6_combout\,
	datac => \Mem|Equal0~3_combout\,
	datad => \Mem|Storage|altsyncram_component|auto_generated|q_a\(25),
	combout => \Mem|SIG_data_out[25]~73_combout\);

-- Location: LCCOMB_X34_Y16_N22
\Mem|SIG_data_out[25]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_data_out\(25) = (!\rst~input_o\ & ((GLOBAL(\Mem|SIG_data_out[31]~46clkctrl_outclk\) & ((\Mem|SIG_data_out[25]~73_combout\))) # (!GLOBAL(\Mem|SIG_data_out[31]~46clkctrl_outclk\) & (\Mem|SIG_data_out\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem|SIG_data_out\(25),
	datab => \rst~input_o\,
	datac => \Mem|SIG_data_out[31]~46clkctrl_outclk\,
	datad => \Mem|SIG_data_out[25]~73_combout\,
	combout => \Mem|SIG_data_out\(25));

-- Location: FF_X34_Y16_N23
\InstReg|out25_to_0[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mem|SIG_data_out\(25),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InstReg|out25_to_0\(25));

-- Location: LCCOMB_X34_Y22_N20
\RegFile|rd_data0[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|rd_data0[3]~4_combout\ = (\InstReg|out25_to_0\(25)) # ((\InstReg|out25_to_0\(23) & \InstReg|out25_to_0\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out25_to_0\(23),
	datab => \InstReg|out25_to_0\(24),
	datad => \InstReg|out25_to_0\(25),
	combout => \RegFile|rd_data0[3]~4_combout\);

-- Location: LCCOMB_X34_Y20_N0
\RegFile|regs[6][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[6][16]~feeder_combout\ = \MemtoRegMux|output[16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[16]~16_combout\,
	combout => \RegFile|regs[6][16]~feeder_combout\);

-- Location: FF_X34_Y20_N1
\RegFile|regs[6][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[6][16]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[6][16]~q\);

-- Location: FF_X34_Y21_N5
\RegFile|regs[7][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[16]~16_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[7][16]~q\);

-- Location: FF_X35_Y21_N11
\RegFile|regs[5][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[16]~16_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[5][16]~q\);

-- Location: FF_X34_Y21_N3
\RegFile|regs[4][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[16]~16_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[4][16]~q\);

-- Location: LCCOMB_X34_Y21_N2
\RegFile|Mux15~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux15~14_combout\ = (\InstReg|out25_to_0\(22) & (((\InstReg|out25_to_0\(21))))) # (!\InstReg|out25_to_0\(22) & ((\InstReg|out25_to_0\(21) & (\RegFile|regs[5][16]~q\)) # (!\InstReg|out25_to_0\(21) & ((\RegFile|regs[4][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out25_to_0\(22),
	datab => \RegFile|regs[5][16]~q\,
	datac => \RegFile|regs[4][16]~q\,
	datad => \InstReg|out25_to_0\(21),
	combout => \RegFile|Mux15~14_combout\);

-- Location: LCCOMB_X34_Y21_N4
\RegFile|Mux15~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux15~15_combout\ = (\InstReg|out25_to_0\(22) & ((\RegFile|Mux15~14_combout\ & ((\RegFile|regs[7][16]~q\))) # (!\RegFile|Mux15~14_combout\ & (\RegFile|regs[6][16]~q\)))) # (!\InstReg|out25_to_0\(22) & (((\RegFile|Mux15~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out25_to_0\(22),
	datab => \RegFile|regs[6][16]~q\,
	datac => \RegFile|regs[7][16]~q\,
	datad => \RegFile|Mux15~14_combout\,
	combout => \RegFile|Mux15~15_combout\);

-- Location: FF_X35_Y22_N13
\RegFile|regs[3][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[16]~16_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[3][16]~q\);

-- Location: LCCOMB_X35_Y20_N20
\RegFile|regs[2][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[2][16]~feeder_combout\ = \MemtoRegMux|output[16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[16]~16_combout\,
	combout => \RegFile|regs[2][16]~feeder_combout\);

-- Location: FF_X35_Y20_N21
\RegFile|regs[2][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[2][16]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[2][16]~q\);

-- Location: FF_X35_Y21_N13
\RegFile|regs[1][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[16]~16_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[1][16]~q\);

-- Location: LCCOMB_X35_Y21_N12
\RegFile|Mux15~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux15~16_combout\ = (\RegFile|rd_data0[3]~6_combout\ & ((\RegFile|regs[2][16]~q\) # ((\RegFile|rd_data0[3]~2_combout\)))) # (!\RegFile|rd_data0[3]~6_combout\ & (((\RegFile|regs[1][16]~q\ & !\RegFile|rd_data0[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[2][16]~q\,
	datab => \RegFile|rd_data0[3]~6_combout\,
	datac => \RegFile|regs[1][16]~q\,
	datad => \RegFile|rd_data0[3]~2_combout\,
	combout => \RegFile|Mux15~16_combout\);

-- Location: LCCOMB_X35_Y22_N12
\RegFile|Mux15~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux15~17_combout\ = (\RegFile|rd_data0[3]~2_combout\ & ((\RegFile|Mux15~16_combout\ & ((\RegFile|regs[3][16]~q\))) # (!\RegFile|Mux15~16_combout\ & (\RegFile|Mux15~15_combout\)))) # (!\RegFile|rd_data0[3]~2_combout\ & 
-- (((\RegFile|Mux15~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data0[3]~2_combout\,
	datab => \RegFile|Mux15~15_combout\,
	datac => \RegFile|regs[3][16]~q\,
	datad => \RegFile|Mux15~16_combout\,
	combout => \RegFile|Mux15~17_combout\);

-- Location: FF_X36_Y23_N7
\RegFile|regs[9][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[16]~16_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[9][16]~q\);

-- Location: FF_X36_Y23_N29
\RegFile|regs[11][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[16]~16_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[11][16]~q\);

-- Location: LCCOMB_X32_Y22_N12
\RegFile|regs[8][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[8][16]~feeder_combout\ = \MemtoRegMux|output[16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[16]~16_combout\,
	combout => \RegFile|regs[8][16]~feeder_combout\);

-- Location: FF_X32_Y22_N13
\RegFile|regs[8][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[8][16]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[8][16]~q\);

-- Location: LCCOMB_X36_Y22_N20
\RegFile|regs[10][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[10][16]~feeder_combout\ = \MemtoRegMux|output[16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[16]~16_combout\,
	combout => \RegFile|regs[10][16]~feeder_combout\);

-- Location: FF_X36_Y22_N21
\RegFile|regs[10][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[10][16]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[10][16]~q\);

-- Location: LCCOMB_X32_Y22_N2
\RegFile|Mux15~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux15~12_combout\ = (\InstReg|out25_to_0\(21) & (((\InstReg|out25_to_0\(22))))) # (!\InstReg|out25_to_0\(21) & ((\InstReg|out25_to_0\(22) & ((\RegFile|regs[10][16]~q\))) # (!\InstReg|out25_to_0\(22) & (\RegFile|regs[8][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[8][16]~q\,
	datab => \RegFile|regs[10][16]~q\,
	datac => \InstReg|out25_to_0\(21),
	datad => \InstReg|out25_to_0\(22),
	combout => \RegFile|Mux15~12_combout\);

-- Location: LCCOMB_X36_Y23_N28
\RegFile|Mux15~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux15~13_combout\ = (\InstReg|out25_to_0\(21) & ((\RegFile|Mux15~12_combout\ & ((\RegFile|regs[11][16]~q\))) # (!\RegFile|Mux15~12_combout\ & (\RegFile|regs[9][16]~q\)))) # (!\InstReg|out25_to_0\(21) & (((\RegFile|Mux15~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[9][16]~q\,
	datab => \InstReg|out25_to_0\(21),
	datac => \RegFile|regs[11][16]~q\,
	datad => \RegFile|Mux15~12_combout\,
	combout => \RegFile|Mux15~13_combout\);

-- Location: LCCOMB_X35_Y22_N8
\RegFile|Mux15~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux15~18_combout\ = (\RegFile|rd_data0[3]~4_combout\ & (((\RegFile|rd_data0[3]~5_combout\)))) # (!\RegFile|rd_data0[3]~4_combout\ & ((\RegFile|rd_data0[3]~5_combout\ & ((\RegFile|Mux15~13_combout\))) # (!\RegFile|rd_data0[3]~5_combout\ & 
-- (\RegFile|Mux15~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux15~17_combout\,
	datab => \RegFile|rd_data0[3]~4_combout\,
	datac => \RegFile|rd_data0[3]~5_combout\,
	datad => \RegFile|Mux15~13_combout\,
	combout => \RegFile|Mux15~18_combout\);

-- Location: LCCOMB_X26_Y18_N0
\RegFile|regs~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs~17_combout\ = (\MemToReg~input_o\ & (((\ALUOut|output\(16))))) # (!\MemToReg~input_o\ & ((\JumpAndLink~input_o\ & (\ALUOut|output\(16))) # (!\JumpAndLink~input_o\ & ((\InstReg|out20_to_16\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemToReg~input_o\,
	datab => \JumpAndLink~input_o\,
	datac => \ALUOut|output\(16),
	datad => \InstReg|out20_to_16\(0),
	combout => \RegFile|regs~17_combout\);

-- Location: FF_X26_Y18_N1
\RegFile|regs[31][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs~17_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|regs[31][13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[31][16]~q\);

-- Location: FF_X32_Y21_N21
\RegFile|regs[27][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[16]~16_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[27][16]~q\);

-- Location: FF_X31_Y21_N27
\RegFile|regs[23][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[16]~16_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[23][16]~q\);

-- Location: FF_X32_Y21_N7
\RegFile|regs[19][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[16]~16_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[19][16]~q\);

-- Location: LCCOMB_X32_Y21_N6
\RegFile|Mux15~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux15~9_combout\ = (\InstReg|out25_to_0\(24) & (((\InstReg|out25_to_0\(23))))) # (!\InstReg|out25_to_0\(24) & ((\InstReg|out25_to_0\(23) & (\RegFile|regs[23][16]~q\)) # (!\InstReg|out25_to_0\(23) & ((\RegFile|regs[19][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[23][16]~q\,
	datab => \InstReg|out25_to_0\(24),
	datac => \RegFile|regs[19][16]~q\,
	datad => \InstReg|out25_to_0\(23),
	combout => \RegFile|Mux15~9_combout\);

-- Location: LCCOMB_X32_Y21_N20
\RegFile|Mux15~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux15~10_combout\ = (\InstReg|out25_to_0\(24) & ((\RegFile|Mux15~9_combout\ & (\RegFile|regs[31][16]~q\)) # (!\RegFile|Mux15~9_combout\ & ((\RegFile|regs[27][16]~q\))))) # (!\InstReg|out25_to_0\(24) & (((\RegFile|Mux15~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[31][16]~q\,
	datab => \InstReg|out25_to_0\(24),
	datac => \RegFile|regs[27][16]~q\,
	datad => \RegFile|Mux15~9_combout\,
	combout => \RegFile|Mux15~10_combout\);

-- Location: FF_X34_Y18_N3
\RegFile|regs[24][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[16]~16_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[24][16]~q\);

-- Location: FF_X35_Y18_N5
\RegFile|regs[28][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[16]~16_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[28][16]~q\);

-- Location: FF_X35_Y18_N31
\RegFile|regs[20][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[16]~16_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[20][16]~q\);

-- Location: FF_X34_Y18_N21
\RegFile|regs[16][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[16]~16_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[16][16]~q\);

-- Location: LCCOMB_X34_Y18_N20
\RegFile|Mux15~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux15~6_combout\ = (\InstReg|out25_to_0\(24) & (((\InstReg|out25_to_0\(23))))) # (!\InstReg|out25_to_0\(24) & ((\InstReg|out25_to_0\(23) & (\RegFile|regs[20][16]~q\)) # (!\InstReg|out25_to_0\(23) & ((\RegFile|regs[16][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[20][16]~q\,
	datab => \InstReg|out25_to_0\(24),
	datac => \RegFile|regs[16][16]~q\,
	datad => \InstReg|out25_to_0\(23),
	combout => \RegFile|Mux15~6_combout\);

-- Location: LCCOMB_X35_Y18_N4
\RegFile|Mux15~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux15~7_combout\ = (\InstReg|out25_to_0\(24) & ((\RegFile|Mux15~6_combout\ & ((\RegFile|regs[28][16]~q\))) # (!\RegFile|Mux15~6_combout\ & (\RegFile|regs[24][16]~q\)))) # (!\InstReg|out25_to_0\(24) & (((\RegFile|Mux15~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[24][16]~q\,
	datab => \InstReg|out25_to_0\(24),
	datac => \RegFile|regs[28][16]~q\,
	datad => \RegFile|Mux15~6_combout\,
	combout => \RegFile|Mux15~7_combout\);

-- Location: LCCOMB_X29_Y21_N26
\RegFile|regs[26][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[26][16]~feeder_combout\ = \MemtoRegMux|output[16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[16]~16_combout\,
	combout => \RegFile|regs[26][16]~feeder_combout\);

-- Location: FF_X29_Y21_N27
\RegFile|regs[26][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[26][16]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[26][16]~q\);

-- Location: FF_X30_Y21_N11
\RegFile|regs[30][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[16]~16_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[30][16]~q\);

-- Location: FF_X31_Y21_N25
\RegFile|regs[22][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[16]~16_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[22][16]~q\);

-- Location: FF_X30_Y21_N21
\RegFile|regs[18][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[16]~16_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[18][16]~q\);

-- Location: LCCOMB_X30_Y21_N20
\RegFile|Mux15~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux15~4_combout\ = (\InstReg|out25_to_0\(24) & (((\InstReg|out25_to_0\(23))))) # (!\InstReg|out25_to_0\(24) & ((\InstReg|out25_to_0\(23) & (\RegFile|regs[22][16]~q\)) # (!\InstReg|out25_to_0\(23) & ((\RegFile|regs[18][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out25_to_0\(24),
	datab => \RegFile|regs[22][16]~q\,
	datac => \RegFile|regs[18][16]~q\,
	datad => \InstReg|out25_to_0\(23),
	combout => \RegFile|Mux15~4_combout\);

-- Location: LCCOMB_X30_Y21_N10
\RegFile|Mux15~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux15~5_combout\ = (\InstReg|out25_to_0\(24) & ((\RegFile|Mux15~4_combout\ & ((\RegFile|regs[30][16]~q\))) # (!\RegFile|Mux15~4_combout\ & (\RegFile|regs[26][16]~q\)))) # (!\InstReg|out25_to_0\(24) & (((\RegFile|Mux15~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out25_to_0\(24),
	datab => \RegFile|regs[26][16]~q\,
	datac => \RegFile|regs[30][16]~q\,
	datad => \RegFile|Mux15~4_combout\,
	combout => \RegFile|Mux15~5_combout\);

-- Location: LCCOMB_X35_Y21_N8
\RegFile|Mux15~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux15~8_combout\ = (\InstReg|out25_to_0\(21) & (\InstReg|out25_to_0\(22))) # (!\InstReg|out25_to_0\(21) & ((\InstReg|out25_to_0\(22) & ((\RegFile|Mux15~5_combout\))) # (!\InstReg|out25_to_0\(22) & (\RegFile|Mux15~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out25_to_0\(21),
	datab => \InstReg|out25_to_0\(22),
	datac => \RegFile|Mux15~7_combout\,
	datad => \RegFile|Mux15~5_combout\,
	combout => \RegFile|Mux15~8_combout\);

-- Location: FF_X35_Y16_N27
\RegFile|regs[29][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[16]~16_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[29][16]~q\);

-- Location: FF_X35_Y16_N9
\RegFile|regs[21][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[16]~16_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[21][16]~q\);

-- Location: FF_X37_Y16_N15
\RegFile|regs[25][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[16]~16_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[25][16]~q\);

-- Location: LCCOMB_X31_Y16_N2
\RegFile|regs[17][16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[17][16]~feeder_combout\ = \MemtoRegMux|output[16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[16]~16_combout\,
	combout => \RegFile|regs[17][16]~feeder_combout\);

-- Location: FF_X31_Y16_N3
\RegFile|regs[17][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[17][16]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[17][16]~q\);

-- Location: LCCOMB_X37_Y16_N14
\RegFile|Mux15~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux15~2_combout\ = (\InstReg|out25_to_0\(24) & ((\InstReg|out25_to_0\(23)) # ((\RegFile|regs[25][16]~q\)))) # (!\InstReg|out25_to_0\(24) & (!\InstReg|out25_to_0\(23) & ((\RegFile|regs[17][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out25_to_0\(24),
	datab => \InstReg|out25_to_0\(23),
	datac => \RegFile|regs[25][16]~q\,
	datad => \RegFile|regs[17][16]~q\,
	combout => \RegFile|Mux15~2_combout\);

-- Location: LCCOMB_X35_Y16_N8
\RegFile|Mux15~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux15~3_combout\ = (\InstReg|out25_to_0\(23) & ((\RegFile|Mux15~2_combout\ & (\RegFile|regs[29][16]~q\)) # (!\RegFile|Mux15~2_combout\ & ((\RegFile|regs[21][16]~q\))))) # (!\InstReg|out25_to_0\(23) & (((\RegFile|Mux15~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[29][16]~q\,
	datab => \InstReg|out25_to_0\(23),
	datac => \RegFile|regs[21][16]~q\,
	datad => \RegFile|Mux15~2_combout\,
	combout => \RegFile|Mux15~3_combout\);

-- Location: LCCOMB_X35_Y21_N26
\RegFile|Mux15~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux15~11_combout\ = (\InstReg|out25_to_0\(21) & ((\RegFile|Mux15~8_combout\ & (\RegFile|Mux15~10_combout\)) # (!\RegFile|Mux15~8_combout\ & ((\RegFile|Mux15~3_combout\))))) # (!\InstReg|out25_to_0\(21) & (((\RegFile|Mux15~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux15~10_combout\,
	datab => \InstReg|out25_to_0\(21),
	datac => \RegFile|Mux15~8_combout\,
	datad => \RegFile|Mux15~3_combout\,
	combout => \RegFile|Mux15~11_combout\);

-- Location: FF_X32_Y17_N7
\RegFile|regs[15][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[16]~16_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[15][16]~q\);

-- Location: FF_X31_Y17_N31
\RegFile|regs[14][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[16]~16_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[14][16]~q\);

-- Location: FF_X32_Y20_N9
\RegFile|regs[13][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[16]~16_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[13][16]~q\);

-- Location: LCCOMB_X32_Y20_N22
\RegFile|Mux15~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux15~19_combout\ = (\InstReg|out25_to_0\(22) & (((\InstReg|out25_to_0\(21))))) # (!\InstReg|out25_to_0\(22) & ((\InstReg|out25_to_0\(21) & (\RegFile|regs[13][16]~q\)) # (!\InstReg|out25_to_0\(21) & ((\RegFile|regs[12][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out25_to_0\(22),
	datab => \RegFile|regs[13][16]~q\,
	datac => \RegFile|regs[12][16]~q\,
	datad => \InstReg|out25_to_0\(21),
	combout => \RegFile|Mux15~19_combout\);

-- Location: LCCOMB_X31_Y17_N30
\RegFile|Mux15~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux15~20_combout\ = (\InstReg|out25_to_0\(22) & ((\RegFile|Mux15~19_combout\ & (\RegFile|regs[15][16]~q\)) # (!\RegFile|Mux15~19_combout\ & ((\RegFile|regs[14][16]~q\))))) # (!\InstReg|out25_to_0\(22) & (((\RegFile|Mux15~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[15][16]~q\,
	datab => \InstReg|out25_to_0\(22),
	datac => \RegFile|regs[14][16]~q\,
	datad => \RegFile|Mux15~19_combout\,
	combout => \RegFile|Mux15~20_combout\);

-- Location: LCCOMB_X35_Y22_N10
\RegFile|Mux15~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux15~21_combout\ = (\RegFile|rd_data0[3]~4_combout\ & ((\RegFile|Mux15~18_combout\ & ((\RegFile|Mux15~20_combout\))) # (!\RegFile|Mux15~18_combout\ & (\RegFile|Mux15~11_combout\)))) # (!\RegFile|rd_data0[3]~4_combout\ & 
-- (\RegFile|Mux15~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data0[3]~4_combout\,
	datab => \RegFile|Mux15~18_combout\,
	datac => \RegFile|Mux15~11_combout\,
	datad => \RegFile|Mux15~20_combout\,
	combout => \RegFile|Mux15~21_combout\);

-- Location: LCCOMB_X35_Y22_N0
\RegFile|Mux15~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux15~22_combout\ = (\RegFile|Mux15~21_combout\ & ((\InstReg|out25_to_0\(23)) # ((\RegFile|rd_data0[3]~3_combout\) # (\InstReg|out25_to_0\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out25_to_0\(23),
	datab => \RegFile|rd_data0[3]~3_combout\,
	datac => \InstReg|out25_to_0\(21),
	datad => \RegFile|Mux15~21_combout\,
	combout => \RegFile|Mux15~22_combout\);

-- Location: FF_X35_Y22_N1
\RegFile|rd_data0[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|Mux15~22_combout\,
	ena => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|rd_data0\(16));

-- Location: LCCOMB_X27_Y15_N22
\RegA|output[16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegA|output[16]~feeder_combout\ = \RegFile|rd_data0\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegFile|rd_data0\(16),
	combout => \RegA|output[16]~feeder_combout\);

-- Location: FF_X27_Y15_N23
\RegA|output[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegA|output[16]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegA|output\(16));

-- Location: LCCOMB_X27_Y15_N28
\PCSourceMux|output[16]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PCSourceMux|output[16]~18_combout\ = (\PCSource[0]~input_o\ & (\ALUOut|output\(16))) # (!\PCSource[0]~input_o\ & ((\PCSource[1]~input_o\ & (\ALUOut|output\(16))) # (!\PCSource[1]~input_o\ & ((\RegAMux|output[16]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PCSource[0]~input_o\,
	datab => \ALUOut|output\(16),
	datac => \PCSource[1]~input_o\,
	datad => \RegAMux|output[16]~1_combout\,
	combout => \PCSourceMux|output[16]~18_combout\);

-- Location: LCCOMB_X32_Y14_N16
\PCReg|output[16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PCReg|output[16]~feeder_combout\ = \PCSourceMux|output[16]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PCSourceMux|output[16]~18_combout\,
	combout => \PCReg|output[16]~feeder_combout\);

-- Location: FF_X32_Y14_N17
\PCReg|output[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PCReg|output[16]~feeder_combout\,
	asdata => \InstReg|out15_to_0\(14),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => \PCSource[1]~input_o\,
	ena => \PCWrite~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCReg|output\(16));

-- Location: LCCOMB_X27_Y15_N10
\RegAMux|output[16]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegAMux|output[16]~1_combout\ = (\ALUSrcA~input_o\ & (\RegA|output\(16))) # (!\ALUSrcA~input_o\ & ((\PCReg|output\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUSrcA~input_o\,
	datac => \RegA|output\(16),
	datad => \PCReg|output\(16),
	combout => \RegAMux|output[16]~1_combout\);

-- Location: LCCOMB_X27_Y15_N30
\ALUOut|output[16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALUOut|output[16]~feeder_combout\ = \RegAMux|output[16]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegAMux|output[16]~1_combout\,
	combout => \ALUOut|output[16]~feeder_combout\);

-- Location: FF_X27_Y15_N31
\ALUOut|output[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ALUOut|output[16]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ALUOut|output\(16));

-- Location: LCCOMB_X32_Y17_N8
\MemtoRegMux|output[16]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MemtoRegMux|output[16]~16_combout\ = (\MemToReg~input_o\ & ((\ALUOut|output\(16)))) # (!\MemToReg~input_o\ & (\InstReg|out20_to_16\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemToReg~input_o\,
	datab => \InstReg|out20_to_16\(0),
	datad => \ALUOut|output\(16),
	combout => \MemtoRegMux|output[16]~16_combout\);

-- Location: FF_X32_Y20_N23
\RegFile|regs[12][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[16]~16_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[12][16]~q\);

-- Location: LCCOMB_X32_Y20_N8
\RegFile|Mux47~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux47~19_combout\ = (\InstReg|out20_to_16\(1) & (((\InstReg|out20_to_16\(0))))) # (!\InstReg|out20_to_16\(1) & ((\InstReg|out20_to_16\(0) & ((\RegFile|regs[13][16]~q\))) # (!\InstReg|out20_to_16\(0) & (\RegFile|regs[12][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[12][16]~q\,
	datab => \InstReg|out20_to_16\(1),
	datac => \RegFile|regs[13][16]~q\,
	datad => \InstReg|out20_to_16\(0),
	combout => \RegFile|Mux47~19_combout\);

-- Location: LCCOMB_X32_Y17_N6
\RegFile|Mux47~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux47~20_combout\ = (\RegFile|Mux47~19_combout\ & (((\RegFile|regs[15][16]~q\) # (!\InstReg|out20_to_16\(1))))) # (!\RegFile|Mux47~19_combout\ & (\RegFile|regs[14][16]~q\ & ((\InstReg|out20_to_16\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux47~19_combout\,
	datab => \RegFile|regs[14][16]~q\,
	datac => \RegFile|regs[15][16]~q\,
	datad => \InstReg|out20_to_16\(1),
	combout => \RegFile|Mux47~20_combout\);

-- Location: LCCOMB_X31_Y21_N26
\RegFile|Mux47~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux47~9_combout\ = (\InstReg|out20_to_16\(2) & (((\RegFile|regs[23][16]~q\) # (\InstReg|out20_to_16\(3))))) # (!\InstReg|out20_to_16\(2) & (\RegFile|regs[19][16]~q\ & ((!\InstReg|out20_to_16\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[19][16]~q\,
	datab => \InstReg|out20_to_16\(2),
	datac => \RegFile|regs[23][16]~q\,
	datad => \InstReg|out20_to_16\(3),
	combout => \RegFile|Mux47~9_combout\);

-- Location: LCCOMB_X34_Y21_N24
\RegFile|Mux47~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux47~10_combout\ = (\RegFile|Mux47~9_combout\ & (((\RegFile|regs[31][16]~q\) # (!\InstReg|out20_to_16\(3))))) # (!\RegFile|Mux47~9_combout\ & (\RegFile|regs[27][16]~q\ & (\InstReg|out20_to_16\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux47~9_combout\,
	datab => \RegFile|regs[27][16]~q\,
	datac => \InstReg|out20_to_16\(3),
	datad => \RegFile|regs[31][16]~q\,
	combout => \RegFile|Mux47~10_combout\);

-- Location: LCCOMB_X31_Y21_N24
\RegFile|Mux47~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux47~2_combout\ = (\InstReg|out20_to_16\(2) & (((\RegFile|regs[22][16]~q\) # (\InstReg|out20_to_16\(3))))) # (!\InstReg|out20_to_16\(2) & (\RegFile|regs[18][16]~q\ & ((!\InstReg|out20_to_16\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(2),
	datab => \RegFile|regs[18][16]~q\,
	datac => \RegFile|regs[22][16]~q\,
	datad => \InstReg|out20_to_16\(3),
	combout => \RegFile|Mux47~2_combout\);

-- Location: LCCOMB_X29_Y21_N12
\RegFile|Mux47~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux47~3_combout\ = (\InstReg|out20_to_16\(3) & ((\RegFile|Mux47~2_combout\ & ((\RegFile|regs[30][16]~q\))) # (!\RegFile|Mux47~2_combout\ & (\RegFile|regs[26][16]~q\)))) # (!\InstReg|out20_to_16\(3) & (((\RegFile|Mux47~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[26][16]~q\,
	datab => \RegFile|regs[30][16]~q\,
	datac => \InstReg|out20_to_16\(3),
	datad => \RegFile|Mux47~2_combout\,
	combout => \RegFile|Mux47~3_combout\);

-- Location: LCCOMB_X34_Y18_N2
\RegFile|Mux47~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux47~6_combout\ = (\InstReg|out20_to_16\(2) & (((\InstReg|out20_to_16\(3))))) # (!\InstReg|out20_to_16\(2) & ((\InstReg|out20_to_16\(3) & ((\RegFile|regs[24][16]~q\))) # (!\InstReg|out20_to_16\(3) & (\RegFile|regs[16][16]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(2),
	datab => \RegFile|regs[16][16]~q\,
	datac => \RegFile|regs[24][16]~q\,
	datad => \InstReg|out20_to_16\(3),
	combout => \RegFile|Mux47~6_combout\);

-- Location: LCCOMB_X35_Y18_N30
\RegFile|Mux47~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux47~7_combout\ = (\InstReg|out20_to_16\(2) & ((\RegFile|Mux47~6_combout\ & (\RegFile|regs[28][16]~q\)) # (!\RegFile|Mux47~6_combout\ & ((\RegFile|regs[20][16]~q\))))) # (!\InstReg|out20_to_16\(2) & (((\RegFile|Mux47~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(2),
	datab => \RegFile|regs[28][16]~q\,
	datac => \RegFile|regs[20][16]~q\,
	datad => \RegFile|Mux47~6_combout\,
	combout => \RegFile|Mux47~7_combout\);

-- Location: LCCOMB_X31_Y16_N16
\RegFile|Mux47~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux47~4_combout\ = (\InstReg|out20_to_16\(3) & (((\RegFile|regs[25][16]~q\) # (\InstReg|out20_to_16\(2))))) # (!\InstReg|out20_to_16\(3) & (\RegFile|regs[17][16]~q\ & ((!\InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(3),
	datab => \RegFile|regs[17][16]~q\,
	datac => \RegFile|regs[25][16]~q\,
	datad => \InstReg|out20_to_16\(2),
	combout => \RegFile|Mux47~4_combout\);

-- Location: LCCOMB_X35_Y16_N26
\RegFile|Mux47~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux47~5_combout\ = (\InstReg|out20_to_16\(2) & ((\RegFile|Mux47~4_combout\ & ((\RegFile|regs[29][16]~q\))) # (!\RegFile|Mux47~4_combout\ & (\RegFile|regs[21][16]~q\)))) # (!\InstReg|out20_to_16\(2) & (((\RegFile|Mux47~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(2),
	datab => \RegFile|regs[21][16]~q\,
	datac => \RegFile|regs[29][16]~q\,
	datad => \RegFile|Mux47~4_combout\,
	combout => \RegFile|Mux47~5_combout\);

-- Location: LCCOMB_X34_Y17_N18
\RegFile|Mux47~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux47~8_combout\ = (\InstReg|out20_to_16\(1) & (((\InstReg|out20_to_16\(0))))) # (!\InstReg|out20_to_16\(1) & ((\InstReg|out20_to_16\(0) & ((\RegFile|Mux47~5_combout\))) # (!\InstReg|out20_to_16\(0) & (\RegFile|Mux47~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(1),
	datab => \RegFile|Mux47~7_combout\,
	datac => \InstReg|out20_to_16\(0),
	datad => \RegFile|Mux47~5_combout\,
	combout => \RegFile|Mux47~8_combout\);

-- Location: LCCOMB_X34_Y17_N8
\RegFile|Mux47~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux47~11_combout\ = (\InstReg|out20_to_16\(1) & ((\RegFile|Mux47~8_combout\ & (\RegFile|Mux47~10_combout\)) # (!\RegFile|Mux47~8_combout\ & ((\RegFile|Mux47~3_combout\))))) # (!\InstReg|out20_to_16\(1) & (((\RegFile|Mux47~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(1),
	datab => \RegFile|Mux47~10_combout\,
	datac => \RegFile|Mux47~3_combout\,
	datad => \RegFile|Mux47~8_combout\,
	combout => \RegFile|Mux47~11_combout\);

-- Location: LCCOMB_X34_Y17_N14
\RegFile|Mux47~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux47~16_combout\ = (\RegFile|rd_data1[31]~5_combout\ & (((\RegFile|regs[2][16]~q\) # (\RegFile|rd_data1[31]~4_combout\)))) # (!\RegFile|rd_data1[31]~5_combout\ & (\RegFile|regs[1][16]~q\ & ((!\RegFile|rd_data1[31]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[1][16]~q\,
	datab => \RegFile|rd_data1[31]~5_combout\,
	datac => \RegFile|regs[2][16]~q\,
	datad => \RegFile|rd_data1[31]~4_combout\,
	combout => \RegFile|Mux47~16_combout\);

-- Location: LCCOMB_X35_Y21_N10
\RegFile|Mux47~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux47~14_combout\ = (\InstReg|out20_to_16\(1) & (\InstReg|out20_to_16\(0))) # (!\InstReg|out20_to_16\(1) & ((\InstReg|out20_to_16\(0) & (\RegFile|regs[5][16]~q\)) # (!\InstReg|out20_to_16\(0) & ((\RegFile|regs[4][16]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(1),
	datab => \InstReg|out20_to_16\(0),
	datac => \RegFile|regs[5][16]~q\,
	datad => \RegFile|regs[4][16]~q\,
	combout => \RegFile|Mux47~14_combout\);

-- Location: LCCOMB_X34_Y20_N22
\RegFile|Mux47~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux47~15_combout\ = (\InstReg|out20_to_16\(1) & ((\RegFile|Mux47~14_combout\ & (\RegFile|regs[7][16]~q\)) # (!\RegFile|Mux47~14_combout\ & ((\RegFile|regs[6][16]~q\))))) # (!\InstReg|out20_to_16\(1) & (((\RegFile|Mux47~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[7][16]~q\,
	datab => \RegFile|regs[6][16]~q\,
	datac => \InstReg|out20_to_16\(1),
	datad => \RegFile|Mux47~14_combout\,
	combout => \RegFile|Mux47~15_combout\);

-- Location: LCCOMB_X34_Y17_N4
\RegFile|Mux47~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux47~17_combout\ = (\RegFile|rd_data1[31]~4_combout\ & ((\RegFile|Mux47~16_combout\ & (\RegFile|regs[3][16]~q\)) # (!\RegFile|Mux47~16_combout\ & ((\RegFile|Mux47~15_combout\))))) # (!\RegFile|rd_data1[31]~4_combout\ & 
-- (((\RegFile|Mux47~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[3][16]~q\,
	datab => \RegFile|rd_data1[31]~4_combout\,
	datac => \RegFile|Mux47~16_combout\,
	datad => \RegFile|Mux47~15_combout\,
	combout => \RegFile|Mux47~17_combout\);

-- Location: LCCOMB_X36_Y22_N18
\RegFile|Mux47~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux47~12_combout\ = (\InstReg|out20_to_16\(1) & (((\RegFile|regs[10][16]~q\) # (\InstReg|out20_to_16\(0))))) # (!\InstReg|out20_to_16\(1) & (\RegFile|regs[8][16]~q\ & ((!\InstReg|out20_to_16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[8][16]~q\,
	datab => \RegFile|regs[10][16]~q\,
	datac => \InstReg|out20_to_16\(1),
	datad => \InstReg|out20_to_16\(0),
	combout => \RegFile|Mux47~12_combout\);

-- Location: LCCOMB_X36_Y23_N6
\RegFile|Mux47~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux47~13_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|Mux47~12_combout\ & (\RegFile|regs[11][16]~q\)) # (!\RegFile|Mux47~12_combout\ & ((\RegFile|regs[9][16]~q\))))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|Mux47~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \RegFile|regs[11][16]~q\,
	datac => \RegFile|regs[9][16]~q\,
	datad => \RegFile|Mux47~12_combout\,
	combout => \RegFile|Mux47~13_combout\);

-- Location: LCCOMB_X34_Y17_N2
\RegFile|Mux47~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux47~18_combout\ = (\RegFile|rd_data1[31]~2_combout\ & (\RegFile|rd_data1[31]~3_combout\)) # (!\RegFile|rd_data1[31]~2_combout\ & ((\RegFile|rd_data1[31]~3_combout\ & ((\RegFile|Mux47~13_combout\))) # (!\RegFile|rd_data1[31]~3_combout\ & 
-- (\RegFile|Mux47~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~2_combout\,
	datab => \RegFile|rd_data1[31]~3_combout\,
	datac => \RegFile|Mux47~17_combout\,
	datad => \RegFile|Mux47~13_combout\,
	combout => \RegFile|Mux47~18_combout\);

-- Location: LCCOMB_X34_Y17_N12
\RegFile|Mux47~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux47~21_combout\ = (\RegFile|rd_data1[31]~2_combout\ & ((\RegFile|Mux47~18_combout\ & (\RegFile|Mux47~20_combout\)) # (!\RegFile|Mux47~18_combout\ & ((\RegFile|Mux47~11_combout\))))) # (!\RegFile|rd_data1[31]~2_combout\ & 
-- (((\RegFile|Mux47~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~2_combout\,
	datab => \RegFile|Mux47~20_combout\,
	datac => \RegFile|Mux47~11_combout\,
	datad => \RegFile|Mux47~18_combout\,
	combout => \RegFile|Mux47~21_combout\);

-- Location: LCCOMB_X34_Y17_N30
\RegFile|Mux47~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux47~22_combout\ = (\RegFile|Mux47~21_combout\ & ((\RegFile|rd_data1[31]~6_combout\) # ((\InstReg|out20_to_16\(2)) # (\InstReg|out20_to_16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~6_combout\,
	datab => \InstReg|out20_to_16\(2),
	datac => \InstReg|out20_to_16\(0),
	datad => \RegFile|Mux47~21_combout\,
	combout => \RegFile|Mux47~22_combout\);

-- Location: FF_X34_Y17_N31
\RegFile|rd_data1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|Mux47~22_combout\,
	ena => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|rd_data1\(16));

-- Location: LCCOMB_X34_Y15_N18
\RegB|output[16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegB|output[16]~feeder_combout\ = \RegFile|rd_data1\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RegFile|rd_data1\(16),
	combout => \RegB|output[16]~feeder_combout\);

-- Location: FF_X34_Y15_N19
\RegB|output[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegB|output[16]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegB|output\(16));

-- Location: LCCOMB_X34_Y16_N26
\Mem|SIG_data_out[15]~70\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_data_out[15]~70_combout\ = (\Mem|Storage|altsyncram_component|auto_generated|q_a\(15) & (((!\Mem|Equal0~3_combout\) # (!\Mem|Equal0~6_combout\)) # (!\Mem|Equal0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem|Equal0~9_combout\,
	datab => \Mem|Equal0~6_combout\,
	datac => \Mem|Equal0~3_combout\,
	datad => \Mem|Storage|altsyncram_component|auto_generated|q_a\(15),
	combout => \Mem|SIG_data_out[15]~70_combout\);

-- Location: LCCOMB_X34_Y16_N16
\Mem|SIG_data_out[15]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_data_out\(15) = (!\rst~input_o\ & ((GLOBAL(\Mem|SIG_data_out[31]~46clkctrl_outclk\) & ((\Mem|SIG_data_out[15]~70_combout\))) # (!GLOBAL(\Mem|SIG_data_out[31]~46clkctrl_outclk\) & (\Mem|SIG_data_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \Mem|SIG_data_out\(15),
	datac => \Mem|SIG_data_out[31]~46clkctrl_outclk\,
	datad => \Mem|SIG_data_out[15]~70_combout\,
	combout => \Mem|SIG_data_out\(15));

-- Location: FF_X34_Y16_N17
\InstReg|out15_to_0[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mem|SIG_data_out\(15),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InstReg|out15_to_0\(15));

-- Location: LCCOMB_X30_Y19_N4
\RegDstMux|output[4]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegDstMux|output[4]~0_combout\ = (\RegDst~input_o\ & ((\InstReg|out15_to_0\(15)))) # (!\RegDst~input_o\ & (\InstReg|out20_to_16\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegDst~input_o\,
	datab => \InstReg|out20_to_16\(4),
	datad => \InstReg|out15_to_0\(15),
	combout => \RegDstMux|output[4]~0_combout\);

-- Location: LCCOMB_X29_Y19_N30
\RegFile|Decoder0~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Decoder0~37_combout\ = (!\RegDstMux|output[4]~0_combout\ & (\RegFile|Decoder0~24_combout\ & (!\RegDstMux|output[2]~3_combout\ & \RegFile|Decoder0~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegDstMux|output[4]~0_combout\,
	datab => \RegFile|Decoder0~24_combout\,
	datac => \RegDstMux|output[2]~3_combout\,
	datad => \RegFile|Decoder0~56_combout\,
	combout => \RegFile|Decoder0~37_combout\);

-- Location: FF_X36_Y21_N21
\RegFile|regs[9][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[9][13]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[9][13]~q\);

-- Location: FF_X37_Y21_N7
\RegFile|regs[8][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[13]~13_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[8][13]~q\);

-- Location: LCCOMB_X37_Y21_N6
\RegFile|Mux50~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux50~2_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|regs[9][13]~q\) # ((\InstReg|out20_to_16\(1))))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|regs[8][13]~q\ & !\InstReg|out20_to_16\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \RegFile|regs[9][13]~q\,
	datac => \RegFile|regs[8][13]~q\,
	datad => \InstReg|out20_to_16\(1),
	combout => \RegFile|Mux50~2_combout\);

-- Location: FF_X37_Y22_N17
\RegFile|regs[11][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[13]~13_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[11][13]~q\);

-- Location: LCCOMB_X36_Y22_N22
\RegFile|regs[10][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[10][13]~feeder_combout\ = \MemtoRegMux|output[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[13]~13_combout\,
	combout => \RegFile|regs[10][13]~feeder_combout\);

-- Location: FF_X36_Y22_N23
\RegFile|regs[10][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[10][13]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[10][13]~q\);

-- Location: LCCOMB_X37_Y22_N16
\RegFile|Mux50~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux50~3_combout\ = (\RegFile|Mux50~2_combout\ & (((\RegFile|regs[11][13]~q\)) # (!\InstReg|out20_to_16\(1)))) # (!\RegFile|Mux50~2_combout\ & (\InstReg|out20_to_16\(1) & ((\RegFile|regs[10][13]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux50~2_combout\,
	datab => \InstReg|out20_to_16\(1),
	datac => \RegFile|regs[11][13]~q\,
	datad => \RegFile|regs[10][13]~q\,
	combout => \RegFile|Mux50~3_combout\);

-- Location: LCCOMB_X41_Y19_N0
\RegFile|regs[2][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[2][13]~feeder_combout\ = \MemtoRegMux|output[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[13]~13_combout\,
	combout => \RegFile|regs[2][13]~feeder_combout\);

-- Location: FF_X41_Y19_N1
\RegFile|regs[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[2][13]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[2][13]~q\);

-- Location: FF_X37_Y19_N15
\RegFile|regs[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[13]~13_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[3][13]~q\);

-- Location: LCCOMB_X40_Y19_N30
\RegFile|regs[5][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[5][13]~feeder_combout\ = \MemtoRegMux|output[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[13]~13_combout\,
	combout => \RegFile|regs[5][13]~feeder_combout\);

-- Location: FF_X40_Y19_N31
\RegFile|regs[5][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[5][13]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[5][13]~q\);

-- Location: FF_X35_Y19_N21
\RegFile|regs[7][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[13]~13_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[7][13]~q\);

-- Location: FF_X34_Y19_N9
\RegFile|regs[6][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[13]~13_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[6][13]~q\);

-- Location: FF_X35_Y19_N7
\RegFile|regs[4][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[13]~13_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[4][13]~q\);

-- Location: LCCOMB_X35_Y19_N6
\RegFile|Mux50~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux50~14_combout\ = (\InstReg|out20_to_16\(0) & (((\InstReg|out20_to_16\(1))))) # (!\InstReg|out20_to_16\(0) & ((\InstReg|out20_to_16\(1) & (\RegFile|regs[6][13]~q\)) # (!\InstReg|out20_to_16\(1) & ((\RegFile|regs[4][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[6][13]~q\,
	datab => \InstReg|out20_to_16\(0),
	datac => \RegFile|regs[4][13]~q\,
	datad => \InstReg|out20_to_16\(1),
	combout => \RegFile|Mux50~14_combout\);

-- Location: LCCOMB_X35_Y19_N20
\RegFile|Mux50~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux50~15_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|Mux50~14_combout\ & ((\RegFile|regs[7][13]~q\))) # (!\RegFile|Mux50~14_combout\ & (\RegFile|regs[5][13]~q\)))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|Mux50~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[5][13]~q\,
	datab => \InstReg|out20_to_16\(0),
	datac => \RegFile|regs[7][13]~q\,
	datad => \RegFile|Mux50~14_combout\,
	combout => \RegFile|Mux50~15_combout\);

-- Location: FF_X37_Y19_N5
\RegFile|regs[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[13]~13_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[1][13]~q\);

-- Location: LCCOMB_X37_Y19_N4
\RegFile|Mux50~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux50~16_combout\ = (\RegFile|rd_data1[31]~5_combout\ & (((\RegFile|rd_data1[31]~4_combout\)))) # (!\RegFile|rd_data1[31]~5_combout\ & ((\RegFile|rd_data1[31]~4_combout\ & (\RegFile|Mux50~15_combout\)) # (!\RegFile|rd_data1[31]~4_combout\ & 
-- ((\RegFile|regs[1][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux50~15_combout\,
	datab => \RegFile|rd_data1[31]~5_combout\,
	datac => \RegFile|regs[1][13]~q\,
	datad => \RegFile|rd_data1[31]~4_combout\,
	combout => \RegFile|Mux50~16_combout\);

-- Location: LCCOMB_X37_Y19_N14
\RegFile|Mux50~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux50~17_combout\ = (\RegFile|rd_data1[31]~5_combout\ & ((\RegFile|Mux50~16_combout\ & ((\RegFile|regs[3][13]~q\))) # (!\RegFile|Mux50~16_combout\ & (\RegFile|regs[2][13]~q\)))) # (!\RegFile|rd_data1[31]~5_combout\ & 
-- (((\RegFile|Mux50~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[2][13]~q\,
	datab => \RegFile|rd_data1[31]~5_combout\,
	datac => \RegFile|regs[3][13]~q\,
	datad => \RegFile|Mux50~16_combout\,
	combout => \RegFile|Mux50~17_combout\);

-- Location: LCCOMB_X37_Y16_N2
\RegFile|regs[25][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[25][13]~feeder_combout\ = \MemtoRegMux|output[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[13]~13_combout\,
	combout => \RegFile|regs[25][13]~feeder_combout\);

-- Location: FF_X37_Y16_N3
\RegFile|regs[25][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[25][13]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[25][13]~q\);

-- Location: FF_X36_Y16_N13
\RegFile|regs[17][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[13]~13_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[17][13]~q\);

-- Location: LCCOMB_X36_Y16_N12
\RegFile|Mux50~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux50~4_combout\ = (\InstReg|out20_to_16\(3) & ((\RegFile|regs[25][13]~q\) # ((\InstReg|out20_to_16\(2))))) # (!\InstReg|out20_to_16\(3) & (((\RegFile|regs[17][13]~q\ & !\InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[25][13]~q\,
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[17][13]~q\,
	datad => \InstReg|out20_to_16\(2),
	combout => \RegFile|Mux50~4_combout\);

-- Location: LCCOMB_X37_Y16_N28
\RegFile|regs[21][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[21][13]~feeder_combout\ = \MemtoRegMux|output[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[13]~13_combout\,
	combout => \RegFile|regs[21][13]~feeder_combout\);

-- Location: FF_X37_Y16_N29
\RegFile|regs[21][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[21][13]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[21][13]~q\);

-- Location: FF_X36_Y16_N19
\RegFile|regs[29][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[13]~13_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[29][13]~q\);

-- Location: LCCOMB_X36_Y16_N18
\RegFile|Mux50~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux50~5_combout\ = (\RegFile|Mux50~4_combout\ & (((\RegFile|regs[29][13]~q\) # (!\InstReg|out20_to_16\(2))))) # (!\RegFile|Mux50~4_combout\ & (\RegFile|regs[21][13]~q\ & ((\InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux50~4_combout\,
	datab => \RegFile|regs[21][13]~q\,
	datac => \RegFile|regs[29][13]~q\,
	datad => \InstReg|out20_to_16\(2),
	combout => \RegFile|Mux50~5_combout\);

-- Location: LCCOMB_X37_Y18_N18
\RegFile|regs[20][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[20][13]~feeder_combout\ = \MemtoRegMux|output[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[13]~13_combout\,
	combout => \RegFile|regs[20][13]~feeder_combout\);

-- Location: FF_X37_Y18_N19
\RegFile|regs[20][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[20][13]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[20][13]~q\);

-- Location: FF_X38_Y18_N27
\RegFile|regs[28][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[13]~13_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[28][13]~q\);

-- Location: LCCOMB_X41_Y18_N14
\RegFile|regs[24][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[24][13]~feeder_combout\ = \MemtoRegMux|output[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[13]~13_combout\,
	combout => \RegFile|regs[24][13]~feeder_combout\);

-- Location: FF_X41_Y18_N15
\RegFile|regs[24][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[24][13]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[24][13]~q\);

-- Location: FF_X38_Y18_N1
\RegFile|regs[16][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[13]~13_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[16][13]~q\);

-- Location: LCCOMB_X38_Y18_N0
\RegFile|Mux50~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux50~8_combout\ = (\InstReg|out20_to_16\(2) & (((\InstReg|out20_to_16\(3))))) # (!\InstReg|out20_to_16\(2) & ((\InstReg|out20_to_16\(3) & (\RegFile|regs[24][13]~q\)) # (!\InstReg|out20_to_16\(3) & ((\RegFile|regs[16][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(2),
	datab => \RegFile|regs[24][13]~q\,
	datac => \RegFile|regs[16][13]~q\,
	datad => \InstReg|out20_to_16\(3),
	combout => \RegFile|Mux50~8_combout\);

-- Location: LCCOMB_X38_Y18_N26
\RegFile|Mux50~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux50~9_combout\ = (\InstReg|out20_to_16\(2) & ((\RegFile|Mux50~8_combout\ & ((\RegFile|regs[28][13]~q\))) # (!\RegFile|Mux50~8_combout\ & (\RegFile|regs[20][13]~q\)))) # (!\InstReg|out20_to_16\(2) & (((\RegFile|Mux50~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[20][13]~q\,
	datab => \InstReg|out20_to_16\(2),
	datac => \RegFile|regs[28][13]~q\,
	datad => \RegFile|Mux50~8_combout\,
	combout => \RegFile|Mux50~9_combout\);

-- Location: LCCOMB_X31_Y20_N14
\RegFile|regs[26][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[26][13]~feeder_combout\ = \MemtoRegMux|output[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[13]~13_combout\,
	combout => \RegFile|regs[26][13]~feeder_combout\);

-- Location: FF_X31_Y20_N15
\RegFile|regs[26][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[26][13]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[26][13]~q\);

-- Location: FF_X30_Y20_N31
\RegFile|regs[30][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[13]~13_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[30][13]~q\);

-- Location: LCCOMB_X29_Y21_N18
\RegFile|regs[22][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[22][13]~feeder_combout\ = \MemtoRegMux|output[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[13]~13_combout\,
	combout => \RegFile|regs[22][13]~feeder_combout\);

-- Location: FF_X29_Y21_N19
\RegFile|regs[22][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[22][13]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[22][13]~q\);

-- Location: FF_X30_Y20_N29
\RegFile|regs[18][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[13]~13_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[18][13]~q\);

-- Location: LCCOMB_X30_Y20_N28
\RegFile|Mux50~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux50~6_combout\ = (\InstReg|out20_to_16\(3) & (((\InstReg|out20_to_16\(2))))) # (!\InstReg|out20_to_16\(3) & ((\InstReg|out20_to_16\(2) & (\RegFile|regs[22][13]~q\)) # (!\InstReg|out20_to_16\(2) & ((\RegFile|regs[18][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[22][13]~q\,
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[18][13]~q\,
	datad => \InstReg|out20_to_16\(2),
	combout => \RegFile|Mux50~6_combout\);

-- Location: LCCOMB_X30_Y20_N30
\RegFile|Mux50~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux50~7_combout\ = (\InstReg|out20_to_16\(3) & ((\RegFile|Mux50~6_combout\ & ((\RegFile|regs[30][13]~q\))) # (!\RegFile|Mux50~6_combout\ & (\RegFile|regs[26][13]~q\)))) # (!\InstReg|out20_to_16\(3) & (((\RegFile|Mux50~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[26][13]~q\,
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[30][13]~q\,
	datad => \RegFile|Mux50~6_combout\,
	combout => \RegFile|Mux50~7_combout\);

-- Location: LCCOMB_X38_Y20_N4
\RegFile|Mux50~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux50~10_combout\ = (\InstReg|out20_to_16\(0) & (\InstReg|out20_to_16\(1))) # (!\InstReg|out20_to_16\(0) & ((\InstReg|out20_to_16\(1) & ((\RegFile|Mux50~7_combout\))) # (!\InstReg|out20_to_16\(1) & (\RegFile|Mux50~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \InstReg|out20_to_16\(1),
	datac => \RegFile|Mux50~9_combout\,
	datad => \RegFile|Mux50~7_combout\,
	combout => \RegFile|Mux50~10_combout\);

-- Location: LCCOMB_X24_Y18_N4
\RegFile|regs~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs~14_combout\ = (!\JumpAndLink~input_o\ & (!\MemToReg~input_o\ & \InstReg|out15_to_0\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \JumpAndLink~input_o\,
	datac => \MemToReg~input_o\,
	datad => \InstReg|out15_to_0\(13),
	combout => \RegFile|regs~14_combout\);

-- Location: FF_X24_Y18_N5
\RegFile|regs[31][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs~14_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|regs[31][13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[31][13]~q\);

-- Location: FF_X25_Y18_N17
\RegFile|regs[27][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[13]~13_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[27][13]~q\);

-- Location: LCCOMB_X25_Y20_N4
\RegFile|regs[23][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[23][13]~feeder_combout\ = \MemtoRegMux|output[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[13]~13_combout\,
	combout => \RegFile|regs[23][13]~feeder_combout\);

-- Location: FF_X25_Y20_N5
\RegFile|regs[23][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[23][13]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[23][13]~q\);

-- Location: FF_X25_Y18_N19
\RegFile|regs[19][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[13]~13_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[19][13]~q\);

-- Location: LCCOMB_X25_Y18_N18
\RegFile|Mux50~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux50~11_combout\ = (\InstReg|out20_to_16\(3) & (((\InstReg|out20_to_16\(2))))) # (!\InstReg|out20_to_16\(3) & ((\InstReg|out20_to_16\(2) & (\RegFile|regs[23][13]~q\)) # (!\InstReg|out20_to_16\(2) & ((\RegFile|regs[19][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(3),
	datab => \RegFile|regs[23][13]~q\,
	datac => \RegFile|regs[19][13]~q\,
	datad => \InstReg|out20_to_16\(2),
	combout => \RegFile|Mux50~11_combout\);

-- Location: LCCOMB_X25_Y18_N16
\RegFile|Mux50~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux50~12_combout\ = (\InstReg|out20_to_16\(3) & ((\RegFile|Mux50~11_combout\ & (\RegFile|regs[31][13]~q\)) # (!\RegFile|Mux50~11_combout\ & ((\RegFile|regs[27][13]~q\))))) # (!\InstReg|out20_to_16\(3) & (((\RegFile|Mux50~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(3),
	datab => \RegFile|regs[31][13]~q\,
	datac => \RegFile|regs[27][13]~q\,
	datad => \RegFile|Mux50~11_combout\,
	combout => \RegFile|Mux50~12_combout\);

-- Location: LCCOMB_X38_Y20_N6
\RegFile|Mux50~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux50~13_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|Mux50~10_combout\ & ((\RegFile|Mux50~12_combout\))) # (!\RegFile|Mux50~10_combout\ & (\RegFile|Mux50~5_combout\)))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|Mux50~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \RegFile|Mux50~5_combout\,
	datac => \RegFile|Mux50~10_combout\,
	datad => \RegFile|Mux50~12_combout\,
	combout => \RegFile|Mux50~13_combout\);

-- Location: LCCOMB_X38_Y20_N8
\RegFile|Mux50~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux50~18_combout\ = (\RegFile|rd_data1[31]~3_combout\ & (\RegFile|rd_data1[31]~2_combout\)) # (!\RegFile|rd_data1[31]~3_combout\ & ((\RegFile|rd_data1[31]~2_combout\ & ((\RegFile|Mux50~13_combout\))) # (!\RegFile|rd_data1[31]~2_combout\ & 
-- (\RegFile|Mux50~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~3_combout\,
	datab => \RegFile|rd_data1[31]~2_combout\,
	datac => \RegFile|Mux50~17_combout\,
	datad => \RegFile|Mux50~13_combout\,
	combout => \RegFile|Mux50~18_combout\);

-- Location: FF_X25_Y17_N21
\RegFile|regs[15][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemtoRegMux|output[13]~13_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[15][13]~q\);

-- Location: FF_X25_Y17_N31
\RegFile|regs[13][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[13]~13_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[13][13]~q\);

-- Location: LCCOMB_X31_Y17_N12
\RegFile|regs[14][13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[14][13]~feeder_combout\ = \MemtoRegMux|output[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[13]~13_combout\,
	combout => \RegFile|regs[14][13]~feeder_combout\);

-- Location: FF_X31_Y17_N13
\RegFile|regs[14][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[14][13]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[14][13]~q\);

-- Location: FF_X27_Y17_N9
\RegFile|regs[12][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[13]~13_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[12][13]~q\);

-- Location: LCCOMB_X27_Y17_N8
\RegFile|Mux50~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux50~19_combout\ = (\InstReg|out20_to_16\(0) & (((\InstReg|out20_to_16\(1))))) # (!\InstReg|out20_to_16\(0) & ((\InstReg|out20_to_16\(1) & (\RegFile|regs[14][13]~q\)) # (!\InstReg|out20_to_16\(1) & ((\RegFile|regs[12][13]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[14][13]~q\,
	datab => \InstReg|out20_to_16\(0),
	datac => \RegFile|regs[12][13]~q\,
	datad => \InstReg|out20_to_16\(1),
	combout => \RegFile|Mux50~19_combout\);

-- Location: LCCOMB_X25_Y17_N30
\RegFile|Mux50~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux50~20_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|Mux50~19_combout\ & (\RegFile|regs[15][13]~q\)) # (!\RegFile|Mux50~19_combout\ & ((\RegFile|regs[13][13]~q\))))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|Mux50~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \RegFile|regs[15][13]~q\,
	datac => \RegFile|regs[13][13]~q\,
	datad => \RegFile|Mux50~19_combout\,
	combout => \RegFile|Mux50~20_combout\);

-- Location: LCCOMB_X38_Y20_N2
\RegFile|Mux50~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux50~21_combout\ = (\RegFile|rd_data1[31]~3_combout\ & ((\RegFile|Mux50~18_combout\ & ((\RegFile|Mux50~20_combout\))) # (!\RegFile|Mux50~18_combout\ & (\RegFile|Mux50~3_combout\)))) # (!\RegFile|rd_data1[31]~3_combout\ & 
-- (((\RegFile|Mux50~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~3_combout\,
	datab => \RegFile|Mux50~3_combout\,
	datac => \RegFile|Mux50~18_combout\,
	datad => \RegFile|Mux50~20_combout\,
	combout => \RegFile|Mux50~21_combout\);

-- Location: LCCOMB_X38_Y20_N26
\RegFile|Mux50~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux50~22_combout\ = (\RegFile|Mux50~21_combout\ & ((\InstReg|out20_to_16\(0)) # ((\InstReg|out20_to_16\(2)) # (\RegFile|rd_data1[31]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \InstReg|out20_to_16\(2),
	datac => \RegFile|rd_data1[31]~6_combout\,
	datad => \RegFile|Mux50~21_combout\,
	combout => \RegFile|Mux50~22_combout\);

-- Location: FF_X38_Y20_N27
\RegFile|rd_data1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|Mux50~22_combout\,
	ena => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|rd_data1\(13));

-- Location: LCCOMB_X38_Y15_N28
\RegB|output[13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegB|output[13]~feeder_combout\ = \RegFile|rd_data1\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegFile|rd_data1\(13),
	combout => \RegB|output[13]~feeder_combout\);

-- Location: FF_X38_Y15_N29
\RegB|output[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegB|output[13]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegB|output\(13));

-- Location: LCCOMB_X29_Y15_N28
\Mem|SIG_data_out[12]~78\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_data_out[12]~78_combout\ = (\Mem|Storage|altsyncram_component|auto_generated|q_a\(12) & (((!\Mem|Equal0~9_combout\) # (!\Mem|Equal0~3_combout\)) # (!\Mem|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem|Equal0~6_combout\,
	datab => \Mem|Equal0~3_combout\,
	datac => \Mem|Equal0~9_combout\,
	datad => \Mem|Storage|altsyncram_component|auto_generated|q_a\(12),
	combout => \Mem|SIG_data_out[12]~78_combout\);

-- Location: LCCOMB_X29_Y15_N16
\Mem|SIG_data_out[12]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_data_out\(12) = (!\rst~input_o\ & ((GLOBAL(\Mem|SIG_data_out[31]~46clkctrl_outclk\) & (\Mem|SIG_data_out[12]~78_combout\)) # (!GLOBAL(\Mem|SIG_data_out[31]~46clkctrl_outclk\) & ((\Mem|SIG_data_out\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem|SIG_data_out[12]~78_combout\,
	datab => \Mem|SIG_data_out\(12),
	datac => \rst~input_o\,
	datad => \Mem|SIG_data_out[31]~46clkctrl_outclk\,
	combout => \Mem|SIG_data_out\(12));

-- Location: FF_X29_Y15_N17
\InstReg|out15_to_0[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mem|SIG_data_out\(12),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InstReg|out15_to_0\(12));

-- Location: LCCOMB_X31_Y17_N18
\MemtoRegMux|output[12]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MemtoRegMux|output[12]~12_combout\ = (!\MemToReg~input_o\ & \InstReg|out15_to_0\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MemToReg~input_o\,
	datad => \InstReg|out15_to_0\(12),
	combout => \MemtoRegMux|output[12]~12_combout\);

-- Location: LCCOMB_X27_Y17_N4
\RegFile|regs[13][12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[13][12]~feeder_combout\ = \MemtoRegMux|output[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[12]~12_combout\,
	combout => \RegFile|regs[13][12]~feeder_combout\);

-- Location: FF_X27_Y17_N5
\RegFile|regs[13][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[13][12]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[13][12]~q\);

-- Location: FF_X27_Y17_N15
\RegFile|regs[12][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[12]~12_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[12][12]~q\);

-- Location: LCCOMB_X27_Y17_N14
\RegFile|Mux51~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux51~19_combout\ = (\InstReg|out20_to_16\(1) & (((\InstReg|out20_to_16\(0))))) # (!\InstReg|out20_to_16\(1) & ((\InstReg|out20_to_16\(0) & (\RegFile|regs[13][12]~q\)) # (!\InstReg|out20_to_16\(0) & ((\RegFile|regs[12][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(1),
	datab => \RegFile|regs[13][12]~q\,
	datac => \RegFile|regs[12][12]~q\,
	datad => \InstReg|out20_to_16\(0),
	combout => \RegFile|Mux51~19_combout\);

-- Location: FF_X31_Y17_N5
\RegFile|regs[14][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[12]~12_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[14][12]~q\);

-- Location: FF_X31_Y17_N19
\RegFile|regs[15][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemtoRegMux|output[12]~12_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[15][12]~q\);

-- Location: LCCOMB_X31_Y17_N4
\RegFile|Mux51~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux51~20_combout\ = (\RegFile|Mux51~19_combout\ & (((\RegFile|regs[15][12]~q\)) # (!\InstReg|out20_to_16\(1)))) # (!\RegFile|Mux51~19_combout\ & (\InstReg|out20_to_16\(1) & (\RegFile|regs[14][12]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux51~19_combout\,
	datab => \InstReg|out20_to_16\(1),
	datac => \RegFile|regs[14][12]~q\,
	datad => \RegFile|regs[15][12]~q\,
	combout => \RegFile|Mux51~20_combout\);

-- Location: LCCOMB_X30_Y20_N22
\RegFile|regs[30][12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[30][12]~feeder_combout\ = \MemtoRegMux|output[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[12]~12_combout\,
	combout => \RegFile|regs[30][12]~feeder_combout\);

-- Location: FF_X30_Y20_N23
\RegFile|regs[30][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[30][12]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[30][12]~q\);

-- Location: FF_X31_Y20_N25
\RegFile|regs[26][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[12]~12_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[26][12]~q\);

-- Location: LCCOMB_X29_Y18_N16
\RegFile|regs[22][12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[22][12]~feeder_combout\ = \MemtoRegMux|output[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[12]~12_combout\,
	combout => \RegFile|regs[22][12]~feeder_combout\);

-- Location: FF_X29_Y18_N17
\RegFile|regs[22][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[22][12]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[22][12]~q\);

-- Location: FF_X30_Y20_N9
\RegFile|regs[18][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[12]~12_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[18][12]~q\);

-- Location: LCCOMB_X30_Y20_N8
\RegFile|Mux51~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux51~2_combout\ = (\InstReg|out20_to_16\(3) & (((\InstReg|out20_to_16\(2))))) # (!\InstReg|out20_to_16\(3) & ((\InstReg|out20_to_16\(2) & (\RegFile|regs[22][12]~q\)) # (!\InstReg|out20_to_16\(2) & ((\RegFile|regs[18][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[22][12]~q\,
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[18][12]~q\,
	datad => \InstReg|out20_to_16\(2),
	combout => \RegFile|Mux51~2_combout\);

-- Location: LCCOMB_X31_Y20_N24
\RegFile|Mux51~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux51~3_combout\ = (\InstReg|out20_to_16\(3) & ((\RegFile|Mux51~2_combout\ & (\RegFile|regs[30][12]~q\)) # (!\RegFile|Mux51~2_combout\ & ((\RegFile|regs[26][12]~q\))))) # (!\InstReg|out20_to_16\(3) & (((\RegFile|Mux51~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(3),
	datab => \RegFile|regs[30][12]~q\,
	datac => \RegFile|regs[26][12]~q\,
	datad => \RegFile|Mux51~2_combout\,
	combout => \RegFile|Mux51~3_combout\);

-- Location: LCCOMB_X26_Y21_N8
\RegFile|regs[23][12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[23][12]~feeder_combout\ = \MemtoRegMux|output[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[12]~12_combout\,
	combout => \RegFile|regs[23][12]~feeder_combout\);

-- Location: FF_X26_Y21_N9
\RegFile|regs[23][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[23][12]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[23][12]~q\);

-- Location: FF_X25_Y18_N15
\RegFile|regs[19][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[12]~12_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[19][12]~q\);

-- Location: LCCOMB_X25_Y18_N14
\RegFile|Mux51~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux51~9_combout\ = (\InstReg|out20_to_16\(3) & (((\InstReg|out20_to_16\(2))))) # (!\InstReg|out20_to_16\(3) & ((\InstReg|out20_to_16\(2) & (\RegFile|regs[23][12]~q\)) # (!\InstReg|out20_to_16\(2) & ((\RegFile|regs[19][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(3),
	datab => \RegFile|regs[23][12]~q\,
	datac => \RegFile|regs[19][12]~q\,
	datad => \InstReg|out20_to_16\(2),
	combout => \RegFile|Mux51~9_combout\);

-- Location: FF_X25_Y18_N1
\RegFile|regs[27][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[12]~12_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[27][12]~q\);

-- Location: LCCOMB_X26_Y18_N4
\RegFile|regs~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs~13_combout\ = (\InstReg|out15_to_0\(12) & (!\MemToReg~input_o\ & !\JumpAndLink~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out15_to_0\(12),
	datac => \MemToReg~input_o\,
	datad => \JumpAndLink~input_o\,
	combout => \RegFile|regs~13_combout\);

-- Location: FF_X26_Y18_N5
\RegFile|regs[31][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs~13_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|regs[31][13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[31][12]~q\);

-- Location: LCCOMB_X25_Y18_N0
\RegFile|Mux51~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux51~10_combout\ = (\InstReg|out20_to_16\(3) & ((\RegFile|Mux51~9_combout\ & ((\RegFile|regs[31][12]~q\))) # (!\RegFile|Mux51~9_combout\ & (\RegFile|regs[27][12]~q\)))) # (!\InstReg|out20_to_16\(3) & (\RegFile|Mux51~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(3),
	datab => \RegFile|Mux51~9_combout\,
	datac => \RegFile|regs[27][12]~q\,
	datad => \RegFile|regs[31][12]~q\,
	combout => \RegFile|Mux51~10_combout\);

-- Location: LCCOMB_X40_Y16_N12
\RegFile|regs[21][12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[21][12]~feeder_combout\ = \MemtoRegMux|output[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[12]~12_combout\,
	combout => \RegFile|regs[21][12]~feeder_combout\);

-- Location: FF_X40_Y16_N13
\RegFile|regs[21][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[21][12]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[21][12]~q\);

-- Location: FF_X36_Y16_N31
\RegFile|regs[29][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[12]~12_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[29][12]~q\);

-- Location: LCCOMB_X37_Y16_N6
\RegFile|regs[25][12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[25][12]~feeder_combout\ = \MemtoRegMux|output[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[12]~12_combout\,
	combout => \RegFile|regs[25][12]~feeder_combout\);

-- Location: FF_X37_Y16_N7
\RegFile|regs[25][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[25][12]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[25][12]~q\);

-- Location: FF_X36_Y16_N1
\RegFile|regs[17][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[12]~12_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[17][12]~q\);

-- Location: LCCOMB_X36_Y16_N0
\RegFile|Mux51~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux51~4_combout\ = (\InstReg|out20_to_16\(3) & ((\RegFile|regs[25][12]~q\) # ((\InstReg|out20_to_16\(2))))) # (!\InstReg|out20_to_16\(3) & (((\RegFile|regs[17][12]~q\ & !\InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[25][12]~q\,
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[17][12]~q\,
	datad => \InstReg|out20_to_16\(2),
	combout => \RegFile|Mux51~4_combout\);

-- Location: LCCOMB_X36_Y16_N30
\RegFile|Mux51~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux51~5_combout\ = (\InstReg|out20_to_16\(2) & ((\RegFile|Mux51~4_combout\ & ((\RegFile|regs[29][12]~q\))) # (!\RegFile|Mux51~4_combout\ & (\RegFile|regs[21][12]~q\)))) # (!\InstReg|out20_to_16\(2) & (((\RegFile|Mux51~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[21][12]~q\,
	datab => \InstReg|out20_to_16\(2),
	datac => \RegFile|regs[29][12]~q\,
	datad => \RegFile|Mux51~4_combout\,
	combout => \RegFile|Mux51~5_combout\);

-- Location: LCCOMB_X41_Y18_N4
\RegFile|regs[24][12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[24][12]~feeder_combout\ = \MemtoRegMux|output[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[12]~12_combout\,
	combout => \RegFile|regs[24][12]~feeder_combout\);

-- Location: FF_X41_Y18_N5
\RegFile|regs[24][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[24][12]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[24][12]~q\);

-- Location: FF_X38_Y18_N9
\RegFile|regs[16][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[12]~12_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[16][12]~q\);

-- Location: LCCOMB_X38_Y18_N8
\RegFile|Mux51~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux51~6_combout\ = (\InstReg|out20_to_16\(2) & (((\InstReg|out20_to_16\(3))))) # (!\InstReg|out20_to_16\(2) & ((\InstReg|out20_to_16\(3) & (\RegFile|regs[24][12]~q\)) # (!\InstReg|out20_to_16\(3) & ((\RegFile|regs[16][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[24][12]~q\,
	datab => \InstReg|out20_to_16\(2),
	datac => \RegFile|regs[16][12]~q\,
	datad => \InstReg|out20_to_16\(3),
	combout => \RegFile|Mux51~6_combout\);

-- Location: FF_X38_Y18_N3
\RegFile|regs[28][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[12]~12_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[28][12]~q\);

-- Location: LCCOMB_X39_Y18_N2
\RegFile|regs[20][12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[20][12]~feeder_combout\ = \MemtoRegMux|output[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[12]~12_combout\,
	combout => \RegFile|regs[20][12]~feeder_combout\);

-- Location: FF_X39_Y18_N3
\RegFile|regs[20][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[20][12]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[20][12]~q\);

-- Location: LCCOMB_X38_Y18_N2
\RegFile|Mux51~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux51~7_combout\ = (\InstReg|out20_to_16\(2) & ((\RegFile|Mux51~6_combout\ & (\RegFile|regs[28][12]~q\)) # (!\RegFile|Mux51~6_combout\ & ((\RegFile|regs[20][12]~q\))))) # (!\InstReg|out20_to_16\(2) & (\RegFile|Mux51~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(2),
	datab => \RegFile|Mux51~6_combout\,
	datac => \RegFile|regs[28][12]~q\,
	datad => \RegFile|regs[20][12]~q\,
	combout => \RegFile|Mux51~7_combout\);

-- Location: LCCOMB_X38_Y20_N18
\RegFile|Mux51~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux51~8_combout\ = (\InstReg|out20_to_16\(0) & ((\InstReg|out20_to_16\(1)) # ((\RegFile|Mux51~5_combout\)))) # (!\InstReg|out20_to_16\(0) & (!\InstReg|out20_to_16\(1) & ((\RegFile|Mux51~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \InstReg|out20_to_16\(1),
	datac => \RegFile|Mux51~5_combout\,
	datad => \RegFile|Mux51~7_combout\,
	combout => \RegFile|Mux51~8_combout\);

-- Location: LCCOMB_X38_Y20_N0
\RegFile|Mux51~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux51~11_combout\ = (\InstReg|out20_to_16\(1) & ((\RegFile|Mux51~8_combout\ & ((\RegFile|Mux51~10_combout\))) # (!\RegFile|Mux51~8_combout\ & (\RegFile|Mux51~3_combout\)))) # (!\InstReg|out20_to_16\(1) & (((\RegFile|Mux51~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux51~3_combout\,
	datab => \InstReg|out20_to_16\(1),
	datac => \RegFile|Mux51~10_combout\,
	datad => \RegFile|Mux51~8_combout\,
	combout => \RegFile|Mux51~11_combout\);

-- Location: LCCOMB_X38_Y21_N12
\RegFile|regs[9][12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[9][12]~feeder_combout\ = \MemtoRegMux|output[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[12]~12_combout\,
	combout => \RegFile|regs[9][12]~feeder_combout\);

-- Location: FF_X38_Y21_N13
\RegFile|regs[9][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[9][12]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[9][12]~q\);

-- Location: FF_X38_Y21_N3
\RegFile|regs[11][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[12]~12_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[11][12]~q\);

-- Location: LCCOMB_X37_Y21_N18
\RegFile|regs[10][12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[10][12]~feeder_combout\ = \MemtoRegMux|output[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[12]~12_combout\,
	combout => \RegFile|regs[10][12]~feeder_combout\);

-- Location: FF_X37_Y21_N19
\RegFile|regs[10][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[10][12]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[10][12]~q\);

-- Location: FF_X37_Y21_N9
\RegFile|regs[8][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[12]~12_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[8][12]~q\);

-- Location: LCCOMB_X37_Y21_N8
\RegFile|Mux51~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux51~12_combout\ = (\InstReg|out20_to_16\(0) & (((\InstReg|out20_to_16\(1))))) # (!\InstReg|out20_to_16\(0) & ((\InstReg|out20_to_16\(1) & (\RegFile|regs[10][12]~q\)) # (!\InstReg|out20_to_16\(1) & ((\RegFile|regs[8][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \RegFile|regs[10][12]~q\,
	datac => \RegFile|regs[8][12]~q\,
	datad => \InstReg|out20_to_16\(1),
	combout => \RegFile|Mux51~12_combout\);

-- Location: LCCOMB_X38_Y21_N2
\RegFile|Mux51~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux51~13_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|Mux51~12_combout\ & ((\RegFile|regs[11][12]~q\))) # (!\RegFile|Mux51~12_combout\ & (\RegFile|regs[9][12]~q\)))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|Mux51~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \RegFile|regs[9][12]~q\,
	datac => \RegFile|regs[11][12]~q\,
	datad => \RegFile|Mux51~12_combout\,
	combout => \RegFile|Mux51~13_combout\);

-- Location: LCCOMB_X39_Y19_N26
\RegFile|regs[5][12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[5][12]~feeder_combout\ = \MemtoRegMux|output[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[12]~12_combout\,
	combout => \RegFile|regs[5][12]~feeder_combout\);

-- Location: FF_X39_Y19_N27
\RegFile|regs[5][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[5][12]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[5][12]~q\);

-- Location: FF_X35_Y19_N27
\RegFile|regs[4][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[12]~12_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[4][12]~q\);

-- Location: LCCOMB_X35_Y19_N26
\RegFile|Mux51~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux51~14_combout\ = (\InstReg|out20_to_16\(1) & (((\InstReg|out20_to_16\(0))))) # (!\InstReg|out20_to_16\(1) & ((\InstReg|out20_to_16\(0) & (\RegFile|regs[5][12]~q\)) # (!\InstReg|out20_to_16\(0) & ((\RegFile|regs[4][12]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(1),
	datab => \RegFile|regs[5][12]~q\,
	datac => \RegFile|regs[4][12]~q\,
	datad => \InstReg|out20_to_16\(0),
	combout => \RegFile|Mux51~14_combout\);

-- Location: LCCOMB_X35_Y17_N16
\RegFile|regs[6][12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[6][12]~feeder_combout\ = \MemtoRegMux|output[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[12]~12_combout\,
	combout => \RegFile|regs[6][12]~feeder_combout\);

-- Location: FF_X35_Y17_N17
\RegFile|regs[6][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[6][12]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[6][12]~q\);

-- Location: FF_X35_Y19_N17
\RegFile|regs[7][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[12]~12_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[7][12]~q\);

-- Location: LCCOMB_X35_Y19_N16
\RegFile|Mux51~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux51~15_combout\ = (\RegFile|Mux51~14_combout\ & (((\RegFile|regs[7][12]~q\) # (!\InstReg|out20_to_16\(1))))) # (!\RegFile|Mux51~14_combout\ & (\RegFile|regs[6][12]~q\ & ((\InstReg|out20_to_16\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux51~14_combout\,
	datab => \RegFile|regs[6][12]~q\,
	datac => \RegFile|regs[7][12]~q\,
	datad => \InstReg|out20_to_16\(1),
	combout => \RegFile|Mux51~15_combout\);

-- Location: FF_X38_Y20_N15
\RegFile|regs[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[12]~12_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[3][12]~q\);

-- Location: LCCOMB_X39_Y19_N8
\RegFile|regs[2][12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[2][12]~feeder_combout\ = \MemtoRegMux|output[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[12]~12_combout\,
	combout => \RegFile|regs[2][12]~feeder_combout\);

-- Location: FF_X39_Y19_N9
\RegFile|regs[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[2][12]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[2][12]~q\);

-- Location: FF_X37_Y19_N27
\RegFile|regs[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[12]~12_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[1][12]~q\);

-- Location: LCCOMB_X37_Y19_N26
\RegFile|Mux51~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux51~16_combout\ = (\RegFile|rd_data1[31]~5_combout\ & ((\RegFile|regs[2][12]~q\) # ((\RegFile|rd_data1[31]~4_combout\)))) # (!\RegFile|rd_data1[31]~5_combout\ & (((\RegFile|regs[1][12]~q\ & !\RegFile|rd_data1[31]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[2][12]~q\,
	datab => \RegFile|rd_data1[31]~5_combout\,
	datac => \RegFile|regs[1][12]~q\,
	datad => \RegFile|rd_data1[31]~4_combout\,
	combout => \RegFile|Mux51~16_combout\);

-- Location: LCCOMB_X38_Y20_N14
\RegFile|Mux51~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux51~17_combout\ = (\RegFile|rd_data1[31]~4_combout\ & ((\RegFile|Mux51~16_combout\ & ((\RegFile|regs[3][12]~q\))) # (!\RegFile|Mux51~16_combout\ & (\RegFile|Mux51~15_combout\)))) # (!\RegFile|rd_data1[31]~4_combout\ & 
-- (((\RegFile|Mux51~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux51~15_combout\,
	datab => \RegFile|rd_data1[31]~4_combout\,
	datac => \RegFile|regs[3][12]~q\,
	datad => \RegFile|Mux51~16_combout\,
	combout => \RegFile|Mux51~17_combout\);

-- Location: LCCOMB_X39_Y20_N10
\RegFile|Mux51~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux51~18_combout\ = (\RegFile|rd_data1[31]~3_combout\ & ((\RegFile|Mux51~13_combout\) # ((\RegFile|rd_data1[31]~2_combout\)))) # (!\RegFile|rd_data1[31]~3_combout\ & (((!\RegFile|rd_data1[31]~2_combout\ & \RegFile|Mux51~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~3_combout\,
	datab => \RegFile|Mux51~13_combout\,
	datac => \RegFile|rd_data1[31]~2_combout\,
	datad => \RegFile|Mux51~17_combout\,
	combout => \RegFile|Mux51~18_combout\);

-- Location: LCCOMB_X39_Y20_N28
\RegFile|Mux51~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux51~21_combout\ = (\RegFile|rd_data1[31]~2_combout\ & ((\RegFile|Mux51~18_combout\ & (\RegFile|Mux51~20_combout\)) # (!\RegFile|Mux51~18_combout\ & ((\RegFile|Mux51~11_combout\))))) # (!\RegFile|rd_data1[31]~2_combout\ & 
-- (((\RegFile|Mux51~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~2_combout\,
	datab => \RegFile|Mux51~20_combout\,
	datac => \RegFile|Mux51~11_combout\,
	datad => \RegFile|Mux51~18_combout\,
	combout => \RegFile|Mux51~21_combout\);

-- Location: LCCOMB_X39_Y20_N18
\RegFile|Mux51~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux51~22_combout\ = (\RegFile|Mux51~21_combout\ & ((\InstReg|out20_to_16\(0)) # ((\RegFile|rd_data1[31]~6_combout\) # (\InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \RegFile|rd_data1[31]~6_combout\,
	datac => \InstReg|out20_to_16\(2),
	datad => \RegFile|Mux51~21_combout\,
	combout => \RegFile|Mux51~22_combout\);

-- Location: FF_X39_Y20_N19
\RegFile|rd_data1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|Mux51~22_combout\,
	ena => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|rd_data1\(12));

-- Location: LCCOMB_X39_Y15_N16
\RegB|output[12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegB|output[12]~feeder_combout\ = \RegFile|rd_data1\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegFile|rd_data1\(12),
	combout => \RegB|output[12]~feeder_combout\);

-- Location: FF_X39_Y15_N17
\RegB|output[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegB|output[12]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegB|output\(12));

-- Location: LCCOMB_X29_Y15_N6
\Mem|SIG_data_out[11]~77\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_data_out[11]~77_combout\ = (\Mem|Storage|altsyncram_component|auto_generated|q_a\(11) & (((!\Mem|Equal0~9_combout\) # (!\Mem|Equal0~3_combout\)) # (!\Mem|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem|Equal0~6_combout\,
	datab => \Mem|Equal0~3_combout\,
	datac => \Mem|Equal0~9_combout\,
	datad => \Mem|Storage|altsyncram_component|auto_generated|q_a\(11),
	combout => \Mem|SIG_data_out[11]~77_combout\);

-- Location: LCCOMB_X29_Y15_N26
\Mem|SIG_data_out[11]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_data_out\(11) = (!\rst~input_o\ & ((GLOBAL(\Mem|SIG_data_out[31]~46clkctrl_outclk\) & ((\Mem|SIG_data_out[11]~77_combout\))) # (!GLOBAL(\Mem|SIG_data_out[31]~46clkctrl_outclk\) & (\Mem|SIG_data_out\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem|SIG_data_out\(11),
	datab => \rst~input_o\,
	datac => \Mem|SIG_data_out[11]~77_combout\,
	datad => \Mem|SIG_data_out[31]~46clkctrl_outclk\,
	combout => \Mem|SIG_data_out\(11));

-- Location: FF_X29_Y15_N27
\InstReg|out15_to_0[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mem|SIG_data_out\(11),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InstReg|out15_to_0\(11));

-- Location: LCCOMB_X25_Y17_N8
\MemtoRegMux|output[11]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MemtoRegMux|output[11]~11_combout\ = (!\MemToReg~input_o\ & \InstReg|out15_to_0\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemToReg~input_o\,
	datad => \InstReg|out15_to_0\(11),
	combout => \MemtoRegMux|output[11]~11_combout\);

-- Location: LCCOMB_X39_Y21_N12
\RegFile|regs[10][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[10][11]~feeder_combout\ = \MemtoRegMux|output[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[11]~11_combout\,
	combout => \RegFile|regs[10][11]~feeder_combout\);

-- Location: FF_X39_Y21_N13
\RegFile|regs[10][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[10][11]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[10][11]~q\);

-- Location: FF_X36_Y21_N15
\RegFile|regs[11][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[11]~11_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[11][11]~q\);

-- Location: LCCOMB_X36_Y21_N4
\RegFile|regs[9][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[9][11]~feeder_combout\ = \MemtoRegMux|output[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[11]~11_combout\,
	combout => \RegFile|regs[9][11]~feeder_combout\);

-- Location: FF_X36_Y21_N5
\RegFile|regs[9][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[9][11]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[9][11]~q\);

-- Location: FF_X37_Y21_N17
\RegFile|regs[8][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[11]~11_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[8][11]~q\);

-- Location: LCCOMB_X37_Y21_N16
\RegFile|Mux52~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux52~2_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|regs[9][11]~q\) # ((\InstReg|out20_to_16\(1))))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|regs[8][11]~q\ & !\InstReg|out20_to_16\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \RegFile|regs[9][11]~q\,
	datac => \RegFile|regs[8][11]~q\,
	datad => \InstReg|out20_to_16\(1),
	combout => \RegFile|Mux52~2_combout\);

-- Location: LCCOMB_X36_Y21_N14
\RegFile|Mux52~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux52~3_combout\ = (\InstReg|out20_to_16\(1) & ((\RegFile|Mux52~2_combout\ & ((\RegFile|regs[11][11]~q\))) # (!\RegFile|Mux52~2_combout\ & (\RegFile|regs[10][11]~q\)))) # (!\InstReg|out20_to_16\(1) & (((\RegFile|Mux52~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(1),
	datab => \RegFile|regs[10][11]~q\,
	datac => \RegFile|regs[11][11]~q\,
	datad => \RegFile|Mux52~2_combout\,
	combout => \RegFile|Mux52~3_combout\);

-- Location: FF_X25_Y17_N9
\RegFile|regs[15][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemtoRegMux|output[11]~11_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[15][11]~q\);

-- Location: FF_X25_Y17_N23
\RegFile|regs[13][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[11]~11_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[13][11]~q\);

-- Location: LCCOMB_X24_Y17_N12
\RegFile|regs[14][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[14][11]~feeder_combout\ = \MemtoRegMux|output[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[11]~11_combout\,
	combout => \RegFile|regs[14][11]~feeder_combout\);

-- Location: FF_X24_Y17_N13
\RegFile|regs[14][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[14][11]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[14][11]~q\);

-- Location: FF_X24_Y17_N15
\RegFile|regs[12][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[11]~11_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[12][11]~q\);

-- Location: LCCOMB_X24_Y17_N14
\RegFile|Mux52~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux52~19_combout\ = (\InstReg|out20_to_16\(1) & ((\RegFile|regs[14][11]~q\) # ((\InstReg|out20_to_16\(0))))) # (!\InstReg|out20_to_16\(1) & (((\RegFile|regs[12][11]~q\ & !\InstReg|out20_to_16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[14][11]~q\,
	datab => \InstReg|out20_to_16\(1),
	datac => \RegFile|regs[12][11]~q\,
	datad => \InstReg|out20_to_16\(0),
	combout => \RegFile|Mux52~19_combout\);

-- Location: LCCOMB_X25_Y17_N22
\RegFile|Mux52~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux52~20_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|Mux52~19_combout\ & (\RegFile|regs[15][11]~q\)) # (!\RegFile|Mux52~19_combout\ & ((\RegFile|regs[13][11]~q\))))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|Mux52~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \RegFile|regs[15][11]~q\,
	datac => \RegFile|regs[13][11]~q\,
	datad => \RegFile|Mux52~19_combout\,
	combout => \RegFile|Mux52~20_combout\);

-- Location: LCCOMB_X37_Y16_N18
\RegFile|regs[21][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[21][11]~feeder_combout\ = \MemtoRegMux|output[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[11]~11_combout\,
	combout => \RegFile|regs[21][11]~feeder_combout\);

-- Location: FF_X37_Y16_N19
\RegFile|regs[21][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[21][11]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[21][11]~q\);

-- Location: FF_X36_Y16_N3
\RegFile|regs[29][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[11]~11_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[29][11]~q\);

-- Location: LCCOMB_X37_Y16_N0
\RegFile|regs[25][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[25][11]~feeder_combout\ = \MemtoRegMux|output[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[11]~11_combout\,
	combout => \RegFile|regs[25][11]~feeder_combout\);

-- Location: FF_X37_Y16_N1
\RegFile|regs[25][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[25][11]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[25][11]~q\);

-- Location: FF_X36_Y16_N29
\RegFile|regs[17][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[11]~11_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[17][11]~q\);

-- Location: LCCOMB_X36_Y16_N28
\RegFile|Mux52~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux52~4_combout\ = (\InstReg|out20_to_16\(3) & ((\RegFile|regs[25][11]~q\) # ((\InstReg|out20_to_16\(2))))) # (!\InstReg|out20_to_16\(3) & (((\RegFile|regs[17][11]~q\ & !\InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[25][11]~q\,
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[17][11]~q\,
	datad => \InstReg|out20_to_16\(2),
	combout => \RegFile|Mux52~4_combout\);

-- Location: LCCOMB_X36_Y16_N2
\RegFile|Mux52~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux52~5_combout\ = (\InstReg|out20_to_16\(2) & ((\RegFile|Mux52~4_combout\ & ((\RegFile|regs[29][11]~q\))) # (!\RegFile|Mux52~4_combout\ & (\RegFile|regs[21][11]~q\)))) # (!\InstReg|out20_to_16\(2) & (((\RegFile|Mux52~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(2),
	datab => \RegFile|regs[21][11]~q\,
	datac => \RegFile|regs[29][11]~q\,
	datad => \RegFile|Mux52~4_combout\,
	combout => \RegFile|Mux52~5_combout\);

-- Location: LCCOMB_X31_Y21_N10
\RegFile|regs[23][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[23][11]~feeder_combout\ = \MemtoRegMux|output[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[11]~11_combout\,
	combout => \RegFile|regs[23][11]~feeder_combout\);

-- Location: FF_X31_Y21_N11
\RegFile|regs[23][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[23][11]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[23][11]~q\);

-- Location: FF_X29_Y20_N23
\RegFile|regs[19][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[11]~11_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[19][11]~q\);

-- Location: LCCOMB_X29_Y20_N22
\RegFile|Mux52~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux52~11_combout\ = (\InstReg|out20_to_16\(3) & (((\InstReg|out20_to_16\(2))))) # (!\InstReg|out20_to_16\(3) & ((\InstReg|out20_to_16\(2) & (\RegFile|regs[23][11]~q\)) # (!\InstReg|out20_to_16\(2) & ((\RegFile|regs[19][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(3),
	datab => \RegFile|regs[23][11]~q\,
	datac => \RegFile|regs[19][11]~q\,
	datad => \InstReg|out20_to_16\(2),
	combout => \RegFile|Mux52~11_combout\);

-- Location: LCCOMB_X26_Y18_N18
\RegFile|regs~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs~12_combout\ = (!\MemToReg~input_o\ & (\InstReg|out15_to_0\(11) & !\JumpAndLink~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemToReg~input_o\,
	datac => \InstReg|out15_to_0\(11),
	datad => \JumpAndLink~input_o\,
	combout => \RegFile|regs~12_combout\);

-- Location: FF_X26_Y18_N19
\RegFile|regs[31][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs~12_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|regs[31][13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[31][11]~q\);

-- Location: FF_X29_Y20_N13
\RegFile|regs[27][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[11]~11_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[27][11]~q\);

-- Location: LCCOMB_X29_Y20_N12
\RegFile|Mux52~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux52~12_combout\ = (\RegFile|Mux52~11_combout\ & ((\RegFile|regs[31][11]~q\) # ((!\InstReg|out20_to_16\(3))))) # (!\RegFile|Mux52~11_combout\ & (((\RegFile|regs[27][11]~q\ & \InstReg|out20_to_16\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux52~11_combout\,
	datab => \RegFile|regs[31][11]~q\,
	datac => \RegFile|regs[27][11]~q\,
	datad => \InstReg|out20_to_16\(3),
	combout => \RegFile|Mux52~12_combout\);

-- Location: LCCOMB_X37_Y18_N24
\RegFile|regs[20][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[20][11]~feeder_combout\ = \MemtoRegMux|output[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[11]~11_combout\,
	combout => \RegFile|regs[20][11]~feeder_combout\);

-- Location: FF_X37_Y18_N25
\RegFile|regs[20][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[20][11]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[20][11]~q\);

-- Location: FF_X38_Y18_N7
\RegFile|regs[28][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[11]~11_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[28][11]~q\);

-- Location: LCCOMB_X41_Y18_N22
\RegFile|regs[24][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[24][11]~feeder_combout\ = \MemtoRegMux|output[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[11]~11_combout\,
	combout => \RegFile|regs[24][11]~feeder_combout\);

-- Location: FF_X41_Y18_N23
\RegFile|regs[24][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[24][11]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[24][11]~q\);

-- Location: FF_X38_Y18_N25
\RegFile|regs[16][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[11]~11_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[16][11]~q\);

-- Location: LCCOMB_X38_Y18_N24
\RegFile|Mux52~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux52~8_combout\ = (\InstReg|out20_to_16\(2) & (((\InstReg|out20_to_16\(3))))) # (!\InstReg|out20_to_16\(2) & ((\InstReg|out20_to_16\(3) & (\RegFile|regs[24][11]~q\)) # (!\InstReg|out20_to_16\(3) & ((\RegFile|regs[16][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[24][11]~q\,
	datab => \InstReg|out20_to_16\(2),
	datac => \RegFile|regs[16][11]~q\,
	datad => \InstReg|out20_to_16\(3),
	combout => \RegFile|Mux52~8_combout\);

-- Location: LCCOMB_X38_Y18_N6
\RegFile|Mux52~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux52~9_combout\ = (\InstReg|out20_to_16\(2) & ((\RegFile|Mux52~8_combout\ & ((\RegFile|regs[28][11]~q\))) # (!\RegFile|Mux52~8_combout\ & (\RegFile|regs[20][11]~q\)))) # (!\InstReg|out20_to_16\(2) & (((\RegFile|Mux52~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[20][11]~q\,
	datab => \InstReg|out20_to_16\(2),
	datac => \RegFile|regs[28][11]~q\,
	datad => \RegFile|Mux52~8_combout\,
	combout => \RegFile|Mux52~9_combout\);

-- Location: LCCOMB_X31_Y20_N6
\RegFile|regs[26][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[26][11]~feeder_combout\ = \MemtoRegMux|output[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[11]~11_combout\,
	combout => \RegFile|regs[26][11]~feeder_combout\);

-- Location: FF_X31_Y20_N7
\RegFile|regs[26][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[26][11]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[26][11]~q\);

-- Location: FF_X30_Y20_N19
\RegFile|regs[30][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[11]~11_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[30][11]~q\);

-- Location: LCCOMB_X29_Y21_N24
\RegFile|regs[22][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[22][11]~feeder_combout\ = \MemtoRegMux|output[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[11]~11_combout\,
	combout => \RegFile|regs[22][11]~feeder_combout\);

-- Location: FF_X29_Y21_N25
\RegFile|regs[22][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[22][11]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[22][11]~q\);

-- Location: FF_X30_Y20_N1
\RegFile|regs[18][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[11]~11_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[18][11]~q\);

-- Location: LCCOMB_X30_Y20_N0
\RegFile|Mux52~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux52~6_combout\ = (\InstReg|out20_to_16\(3) & (((\InstReg|out20_to_16\(2))))) # (!\InstReg|out20_to_16\(3) & ((\InstReg|out20_to_16\(2) & (\RegFile|regs[22][11]~q\)) # (!\InstReg|out20_to_16\(2) & ((\RegFile|regs[18][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[22][11]~q\,
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[18][11]~q\,
	datad => \InstReg|out20_to_16\(2),
	combout => \RegFile|Mux52~6_combout\);

-- Location: LCCOMB_X30_Y20_N18
\RegFile|Mux52~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux52~7_combout\ = (\InstReg|out20_to_16\(3) & ((\RegFile|Mux52~6_combout\ & ((\RegFile|regs[30][11]~q\))) # (!\RegFile|Mux52~6_combout\ & (\RegFile|regs[26][11]~q\)))) # (!\InstReg|out20_to_16\(3) & (((\RegFile|Mux52~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[26][11]~q\,
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[30][11]~q\,
	datad => \RegFile|Mux52~6_combout\,
	combout => \RegFile|Mux52~7_combout\);

-- Location: LCCOMB_X38_Y20_N22
\RegFile|Mux52~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux52~10_combout\ = (\InstReg|out20_to_16\(0) & (((\InstReg|out20_to_16\(1))))) # (!\InstReg|out20_to_16\(0) & ((\InstReg|out20_to_16\(1) & ((\RegFile|Mux52~7_combout\))) # (!\InstReg|out20_to_16\(1) & (\RegFile|Mux52~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \RegFile|Mux52~9_combout\,
	datac => \InstReg|out20_to_16\(1),
	datad => \RegFile|Mux52~7_combout\,
	combout => \RegFile|Mux52~10_combout\);

-- Location: LCCOMB_X37_Y20_N26
\RegFile|Mux52~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux52~13_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|Mux52~10_combout\ & ((\RegFile|Mux52~12_combout\))) # (!\RegFile|Mux52~10_combout\ & (\RegFile|Mux52~5_combout\)))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|Mux52~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux52~5_combout\,
	datab => \RegFile|Mux52~12_combout\,
	datac => \InstReg|out20_to_16\(0),
	datad => \RegFile|Mux52~10_combout\,
	combout => \RegFile|Mux52~13_combout\);

-- Location: LCCOMB_X39_Y20_N20
\RegFile|regs[2][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[2][11]~feeder_combout\ = \MemtoRegMux|output[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[11]~11_combout\,
	combout => \RegFile|regs[2][11]~feeder_combout\);

-- Location: FF_X39_Y20_N21
\RegFile|regs[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[2][11]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[2][11]~q\);

-- Location: FF_X38_Y20_N13
\RegFile|regs[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[11]~11_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[3][11]~q\);

-- Location: LCCOMB_X39_Y19_N16
\RegFile|regs[5][11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[5][11]~feeder_combout\ = \MemtoRegMux|output[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[11]~11_combout\,
	combout => \RegFile|regs[5][11]~feeder_combout\);

-- Location: FF_X39_Y19_N17
\RegFile|regs[5][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[5][11]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[5][11]~q\);

-- Location: FF_X35_Y19_N25
\RegFile|regs[7][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[11]~11_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[7][11]~q\);

-- Location: FF_X34_Y19_N7
\RegFile|regs[6][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[11]~11_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[6][11]~q\);

-- Location: FF_X35_Y19_N11
\RegFile|regs[4][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[11]~11_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[4][11]~q\);

-- Location: LCCOMB_X35_Y19_N10
\RegFile|Mux52~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux52~14_combout\ = (\InstReg|out20_to_16\(1) & ((\RegFile|regs[6][11]~q\) # ((\InstReg|out20_to_16\(0))))) # (!\InstReg|out20_to_16\(1) & (((\RegFile|regs[4][11]~q\ & !\InstReg|out20_to_16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(1),
	datab => \RegFile|regs[6][11]~q\,
	datac => \RegFile|regs[4][11]~q\,
	datad => \InstReg|out20_to_16\(0),
	combout => \RegFile|Mux52~14_combout\);

-- Location: LCCOMB_X35_Y19_N24
\RegFile|Mux52~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux52~15_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|Mux52~14_combout\ & ((\RegFile|regs[7][11]~q\))) # (!\RegFile|Mux52~14_combout\ & (\RegFile|regs[5][11]~q\)))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|Mux52~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[5][11]~q\,
	datab => \InstReg|out20_to_16\(0),
	datac => \RegFile|regs[7][11]~q\,
	datad => \RegFile|Mux52~14_combout\,
	combout => \RegFile|Mux52~15_combout\);

-- Location: FF_X37_Y19_N17
\RegFile|regs[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[11]~11_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[1][11]~q\);

-- Location: LCCOMB_X37_Y19_N16
\RegFile|Mux52~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux52~16_combout\ = (\RegFile|rd_data1[31]~5_combout\ & (((\RegFile|rd_data1[31]~4_combout\)))) # (!\RegFile|rd_data1[31]~5_combout\ & ((\RegFile|rd_data1[31]~4_combout\ & (\RegFile|Mux52~15_combout\)) # (!\RegFile|rd_data1[31]~4_combout\ & 
-- ((\RegFile|regs[1][11]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux52~15_combout\,
	datab => \RegFile|rd_data1[31]~5_combout\,
	datac => \RegFile|regs[1][11]~q\,
	datad => \RegFile|rd_data1[31]~4_combout\,
	combout => \RegFile|Mux52~16_combout\);

-- Location: LCCOMB_X38_Y20_N12
\RegFile|Mux52~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux52~17_combout\ = (\RegFile|rd_data1[31]~5_combout\ & ((\RegFile|Mux52~16_combout\ & ((\RegFile|regs[3][11]~q\))) # (!\RegFile|Mux52~16_combout\ & (\RegFile|regs[2][11]~q\)))) # (!\RegFile|rd_data1[31]~5_combout\ & 
-- (((\RegFile|Mux52~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[2][11]~q\,
	datab => \RegFile|rd_data1[31]~5_combout\,
	datac => \RegFile|regs[3][11]~q\,
	datad => \RegFile|Mux52~16_combout\,
	combout => \RegFile|Mux52~17_combout\);

-- Location: LCCOMB_X38_Y20_N10
\RegFile|Mux52~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux52~18_combout\ = (\RegFile|rd_data1[31]~3_combout\ & (\RegFile|rd_data1[31]~2_combout\)) # (!\RegFile|rd_data1[31]~3_combout\ & ((\RegFile|rd_data1[31]~2_combout\ & (\RegFile|Mux52~13_combout\)) # (!\RegFile|rd_data1[31]~2_combout\ & 
-- ((\RegFile|Mux52~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~3_combout\,
	datab => \RegFile|rd_data1[31]~2_combout\,
	datac => \RegFile|Mux52~13_combout\,
	datad => \RegFile|Mux52~17_combout\,
	combout => \RegFile|Mux52~18_combout\);

-- Location: LCCOMB_X38_Y20_N20
\RegFile|Mux52~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux52~21_combout\ = (\RegFile|rd_data1[31]~3_combout\ & ((\RegFile|Mux52~18_combout\ & ((\RegFile|Mux52~20_combout\))) # (!\RegFile|Mux52~18_combout\ & (\RegFile|Mux52~3_combout\)))) # (!\RegFile|rd_data1[31]~3_combout\ & 
-- (((\RegFile|Mux52~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~3_combout\,
	datab => \RegFile|Mux52~3_combout\,
	datac => \RegFile|Mux52~20_combout\,
	datad => \RegFile|Mux52~18_combout\,
	combout => \RegFile|Mux52~21_combout\);

-- Location: LCCOMB_X38_Y20_N24
\RegFile|Mux52~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux52~22_combout\ = (\RegFile|Mux52~21_combout\ & ((\InstReg|out20_to_16\(0)) # ((\InstReg|out20_to_16\(2)) # (\RegFile|rd_data1[31]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \InstReg|out20_to_16\(2),
	datac => \RegFile|rd_data1[31]~6_combout\,
	datad => \RegFile|Mux52~21_combout\,
	combout => \RegFile|Mux52~22_combout\);

-- Location: FF_X38_Y20_N25
\RegFile|rd_data1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|Mux52~22_combout\,
	ena => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|rd_data1\(11));

-- Location: LCCOMB_X37_Y15_N26
\RegB|output[11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegB|output[11]~feeder_combout\ = \RegFile|rd_data1\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegFile|rd_data1\(11),
	combout => \RegB|output[11]~feeder_combout\);

-- Location: FF_X37_Y15_N27
\RegB|output[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegB|output[11]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegB|output\(11));

-- Location: LCCOMB_X29_Y15_N24
\Mem|SIG_data_out[10]~80\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_data_out[10]~80_combout\ = (\Mem|Storage|altsyncram_component|auto_generated|q_a\(10) & (((!\Mem|Equal0~6_combout\) # (!\Mem|Equal0~3_combout\)) # (!\Mem|Equal0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem|Equal0~9_combout\,
	datab => \Mem|Equal0~3_combout\,
	datac => \Mem|Storage|altsyncram_component|auto_generated|q_a\(10),
	datad => \Mem|Equal0~6_combout\,
	combout => \Mem|SIG_data_out[10]~80_combout\);

-- Location: LCCOMB_X29_Y15_N4
\Mem|SIG_data_out[10]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_data_out\(10) = (!\rst~input_o\ & ((GLOBAL(\Mem|SIG_data_out[31]~46clkctrl_outclk\) & ((\Mem|SIG_data_out[10]~80_combout\))) # (!GLOBAL(\Mem|SIG_data_out[31]~46clkctrl_outclk\) & (\Mem|SIG_data_out\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \Mem|SIG_data_out\(10),
	datac => \Mem|SIG_data_out[10]~80_combout\,
	datad => \Mem|SIG_data_out[31]~46clkctrl_outclk\,
	combout => \Mem|SIG_data_out\(10));

-- Location: FF_X29_Y15_N5
\InstReg|out15_to_0[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mem|SIG_data_out\(10),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InstReg|out15_to_0\(10));

-- Location: LCCOMB_X25_Y17_N10
\MemtoRegMux|output[10]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MemtoRegMux|output[10]~10_combout\ = (\InstReg|out15_to_0\(10) & !\MemToReg~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out15_to_0\(10),
	datac => \MemToReg~input_o\,
	combout => \MemtoRegMux|output[10]~10_combout\);

-- Location: LCCOMB_X25_Y17_N6
\RegFile|regs[13][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[13][10]~feeder_combout\ = \MemtoRegMux|output[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[10]~10_combout\,
	combout => \RegFile|regs[13][10]~feeder_combout\);

-- Location: FF_X25_Y17_N7
\RegFile|regs[13][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[13][10]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[13][10]~q\);

-- Location: FF_X24_Y17_N27
\RegFile|regs[12][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[10]~10_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[12][10]~q\);

-- Location: LCCOMB_X24_Y17_N26
\RegFile|Mux53~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux53~19_combout\ = (\InstReg|out20_to_16\(1) & (((\InstReg|out20_to_16\(0))))) # (!\InstReg|out20_to_16\(1) & ((\InstReg|out20_to_16\(0) & (\RegFile|regs[13][10]~q\)) # (!\InstReg|out20_to_16\(0) & ((\RegFile|regs[12][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[13][10]~q\,
	datab => \InstReg|out20_to_16\(1),
	datac => \RegFile|regs[12][10]~q\,
	datad => \InstReg|out20_to_16\(0),
	combout => \RegFile|Mux53~19_combout\);

-- Location: LCCOMB_X25_Y17_N24
\RegFile|regs[15][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[15][10]~feeder_combout\ = \MemtoRegMux|output[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[10]~10_combout\,
	combout => \RegFile|regs[15][10]~feeder_combout\);

-- Location: FF_X25_Y17_N25
\RegFile|regs[15][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[15][10]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[15][10]~q\);

-- Location: FF_X24_Y17_N9
\RegFile|regs[14][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[10]~10_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[14][10]~q\);

-- Location: LCCOMB_X24_Y17_N8
\RegFile|Mux53~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux53~20_combout\ = (\RegFile|Mux53~19_combout\ & ((\RegFile|regs[15][10]~q\) # ((!\InstReg|out20_to_16\(1))))) # (!\RegFile|Mux53~19_combout\ & (((\RegFile|regs[14][10]~q\ & \InstReg|out20_to_16\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux53~19_combout\,
	datab => \RegFile|regs[15][10]~q\,
	datac => \RegFile|regs[14][10]~q\,
	datad => \InstReg|out20_to_16\(1),
	combout => \RegFile|Mux53~20_combout\);

-- Location: LCCOMB_X26_Y18_N12
\RegFile|regs~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs~11_combout\ = (!\JumpAndLink~input_o\ & (!\MemToReg~input_o\ & \InstReg|out15_to_0\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \JumpAndLink~input_o\,
	datac => \MemToReg~input_o\,
	datad => \InstReg|out15_to_0\(10),
	combout => \RegFile|regs~11_combout\);

-- Location: FF_X26_Y18_N13
\RegFile|regs[31][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs~11_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|regs[31][13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[31][10]~q\);

-- Location: FF_X29_Y20_N9
\RegFile|regs[27][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[10]~10_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[27][10]~q\);

-- Location: LCCOMB_X29_Y22_N22
\RegFile|regs[23][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[23][10]~feeder_combout\ = \MemtoRegMux|output[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[10]~10_combout\,
	combout => \RegFile|regs[23][10]~feeder_combout\);

-- Location: FF_X29_Y22_N23
\RegFile|regs[23][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[23][10]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[23][10]~q\);

-- Location: FF_X29_Y20_N19
\RegFile|regs[19][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[10]~10_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[19][10]~q\);

-- Location: LCCOMB_X29_Y20_N18
\RegFile|Mux53~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux53~9_combout\ = (\InstReg|out20_to_16\(3) & (((\InstReg|out20_to_16\(2))))) # (!\InstReg|out20_to_16\(3) & ((\InstReg|out20_to_16\(2) & (\RegFile|regs[23][10]~q\)) # (!\InstReg|out20_to_16\(2) & ((\RegFile|regs[19][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(3),
	datab => \RegFile|regs[23][10]~q\,
	datac => \RegFile|regs[19][10]~q\,
	datad => \InstReg|out20_to_16\(2),
	combout => \RegFile|Mux53~9_combout\);

-- Location: LCCOMB_X29_Y20_N8
\RegFile|Mux53~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux53~10_combout\ = (\InstReg|out20_to_16\(3) & ((\RegFile|Mux53~9_combout\ & (\RegFile|regs[31][10]~q\)) # (!\RegFile|Mux53~9_combout\ & ((\RegFile|regs[27][10]~q\))))) # (!\InstReg|out20_to_16\(3) & (((\RegFile|Mux53~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(3),
	datab => \RegFile|regs[31][10]~q\,
	datac => \RegFile|regs[27][10]~q\,
	datad => \RegFile|Mux53~9_combout\,
	combout => \RegFile|Mux53~10_combout\);

-- Location: LCCOMB_X30_Y20_N2
\RegFile|regs[30][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[30][10]~feeder_combout\ = \MemtoRegMux|output[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[10]~10_combout\,
	combout => \RegFile|regs[30][10]~feeder_combout\);

-- Location: FF_X30_Y20_N3
\RegFile|regs[30][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[30][10]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[30][10]~q\);

-- Location: LCCOMB_X29_Y22_N4
\RegFile|regs[22][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[22][10]~feeder_combout\ = \MemtoRegMux|output[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[10]~10_combout\,
	combout => \RegFile|regs[22][10]~feeder_combout\);

-- Location: FF_X29_Y22_N5
\RegFile|regs[22][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[22][10]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[22][10]~q\);

-- Location: FF_X30_Y20_N5
\RegFile|regs[18][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[10]~10_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[18][10]~q\);

-- Location: LCCOMB_X30_Y20_N4
\RegFile|Mux53~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux53~2_combout\ = (\InstReg|out20_to_16\(3) & (((\InstReg|out20_to_16\(2))))) # (!\InstReg|out20_to_16\(3) & ((\InstReg|out20_to_16\(2) & (\RegFile|regs[22][10]~q\)) # (!\InstReg|out20_to_16\(2) & ((\RegFile|regs[18][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[22][10]~q\,
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[18][10]~q\,
	datad => \InstReg|out20_to_16\(2),
	combout => \RegFile|Mux53~2_combout\);

-- Location: FF_X31_Y20_N13
\RegFile|regs[26][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[10]~10_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[26][10]~q\);

-- Location: LCCOMB_X31_Y20_N12
\RegFile|Mux53~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux53~3_combout\ = (\RegFile|Mux53~2_combout\ & ((\RegFile|regs[30][10]~q\) # ((!\InstReg|out20_to_16\(3))))) # (!\RegFile|Mux53~2_combout\ & (((\RegFile|regs[26][10]~q\ & \InstReg|out20_to_16\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[30][10]~q\,
	datab => \RegFile|Mux53~2_combout\,
	datac => \RegFile|regs[26][10]~q\,
	datad => \InstReg|out20_to_16\(3),
	combout => \RegFile|Mux53~3_combout\);

-- Location: LCCOMB_X37_Y18_N26
\RegFile|regs[20][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[20][10]~feeder_combout\ = \MemtoRegMux|output[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[10]~10_combout\,
	combout => \RegFile|regs[20][10]~feeder_combout\);

-- Location: FF_X37_Y18_N27
\RegFile|regs[20][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[20][10]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[20][10]~q\);

-- Location: FF_X38_Y18_N31
\RegFile|regs[28][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[10]~10_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[28][10]~q\);

-- Location: LCCOMB_X41_Y18_N12
\RegFile|regs[24][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[24][10]~feeder_combout\ = \MemtoRegMux|output[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[10]~10_combout\,
	combout => \RegFile|regs[24][10]~feeder_combout\);

-- Location: FF_X41_Y18_N13
\RegFile|regs[24][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[24][10]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[24][10]~q\);

-- Location: FF_X38_Y18_N17
\RegFile|regs[16][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[10]~10_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[16][10]~q\);

-- Location: LCCOMB_X38_Y18_N16
\RegFile|Mux53~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux53~6_combout\ = (\InstReg|out20_to_16\(2) & (((\InstReg|out20_to_16\(3))))) # (!\InstReg|out20_to_16\(2) & ((\InstReg|out20_to_16\(3) & (\RegFile|regs[24][10]~q\)) # (!\InstReg|out20_to_16\(3) & ((\RegFile|regs[16][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[24][10]~q\,
	datab => \InstReg|out20_to_16\(2),
	datac => \RegFile|regs[16][10]~q\,
	datad => \InstReg|out20_to_16\(3),
	combout => \RegFile|Mux53~6_combout\);

-- Location: LCCOMB_X38_Y18_N30
\RegFile|Mux53~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux53~7_combout\ = (\InstReg|out20_to_16\(2) & ((\RegFile|Mux53~6_combout\ & ((\RegFile|regs[28][10]~q\))) # (!\RegFile|Mux53~6_combout\ & (\RegFile|regs[20][10]~q\)))) # (!\InstReg|out20_to_16\(2) & (((\RegFile|Mux53~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[20][10]~q\,
	datab => \InstReg|out20_to_16\(2),
	datac => \RegFile|regs[28][10]~q\,
	datad => \RegFile|Mux53~6_combout\,
	combout => \RegFile|Mux53~7_combout\);

-- Location: LCCOMB_X29_Y19_N28
\RegFile|regs[21][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[21][10]~feeder_combout\ = \MemtoRegMux|output[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[10]~10_combout\,
	combout => \RegFile|regs[21][10]~feeder_combout\);

-- Location: FF_X29_Y19_N29
\RegFile|regs[21][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[21][10]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[21][10]~q\);

-- Location: FF_X29_Y19_N3
\RegFile|regs[29][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[10]~10_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[29][10]~q\);

-- Location: LCCOMB_X30_Y16_N6
\RegFile|regs[25][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[25][10]~feeder_combout\ = \MemtoRegMux|output[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[10]~10_combout\,
	combout => \RegFile|regs[25][10]~feeder_combout\);

-- Location: FF_X30_Y16_N7
\RegFile|regs[25][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[25][10]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[25][10]~q\);

-- Location: FF_X31_Y16_N1
\RegFile|regs[17][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[10]~10_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[17][10]~q\);

-- Location: LCCOMB_X31_Y16_N0
\RegFile|Mux53~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux53~4_combout\ = (\InstReg|out20_to_16\(3) & ((\RegFile|regs[25][10]~q\) # ((\InstReg|out20_to_16\(2))))) # (!\InstReg|out20_to_16\(3) & (((\RegFile|regs[17][10]~q\ & !\InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(3),
	datab => \RegFile|regs[25][10]~q\,
	datac => \RegFile|regs[17][10]~q\,
	datad => \InstReg|out20_to_16\(2),
	combout => \RegFile|Mux53~4_combout\);

-- Location: LCCOMB_X29_Y19_N2
\RegFile|Mux53~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux53~5_combout\ = (\InstReg|out20_to_16\(2) & ((\RegFile|Mux53~4_combout\ & ((\RegFile|regs[29][10]~q\))) # (!\RegFile|Mux53~4_combout\ & (\RegFile|regs[21][10]~q\)))) # (!\InstReg|out20_to_16\(2) & (((\RegFile|Mux53~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[21][10]~q\,
	datab => \InstReg|out20_to_16\(2),
	datac => \RegFile|regs[29][10]~q\,
	datad => \RegFile|Mux53~4_combout\,
	combout => \RegFile|Mux53~5_combout\);

-- Location: LCCOMB_X37_Y17_N0
\RegFile|Mux53~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux53~8_combout\ = (\InstReg|out20_to_16\(0) & (((\InstReg|out20_to_16\(1)) # (\RegFile|Mux53~5_combout\)))) # (!\InstReg|out20_to_16\(0) & (\RegFile|Mux53~7_combout\ & (!\InstReg|out20_to_16\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \RegFile|Mux53~7_combout\,
	datac => \InstReg|out20_to_16\(1),
	datad => \RegFile|Mux53~5_combout\,
	combout => \RegFile|Mux53~8_combout\);

-- Location: LCCOMB_X37_Y17_N14
\RegFile|Mux53~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux53~11_combout\ = (\InstReg|out20_to_16\(1) & ((\RegFile|Mux53~8_combout\ & (\RegFile|Mux53~10_combout\)) # (!\RegFile|Mux53~8_combout\ & ((\RegFile|Mux53~3_combout\))))) # (!\InstReg|out20_to_16\(1) & (((\RegFile|Mux53~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux53~10_combout\,
	datab => \InstReg|out20_to_16\(1),
	datac => \RegFile|Mux53~3_combout\,
	datad => \RegFile|Mux53~8_combout\,
	combout => \RegFile|Mux53~11_combout\);

-- Location: LCCOMB_X38_Y21_N20
\RegFile|regs[9][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[9][10]~feeder_combout\ = \MemtoRegMux|output[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[10]~10_combout\,
	combout => \RegFile|regs[9][10]~feeder_combout\);

-- Location: FF_X38_Y21_N21
\RegFile|regs[9][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[9][10]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[9][10]~q\);

-- Location: FF_X38_Y21_N11
\RegFile|regs[11][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[10]~10_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[11][10]~q\);

-- Location: LCCOMB_X37_Y21_N24
\RegFile|regs[10][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[10][10]~feeder_combout\ = \MemtoRegMux|output[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[10]~10_combout\,
	combout => \RegFile|regs[10][10]~feeder_combout\);

-- Location: FF_X37_Y21_N25
\RegFile|regs[10][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[10][10]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[10][10]~q\);

-- Location: FF_X37_Y21_N31
\RegFile|regs[8][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[10]~10_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[8][10]~q\);

-- Location: LCCOMB_X37_Y21_N30
\RegFile|Mux53~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux53~12_combout\ = (\InstReg|out20_to_16\(0) & (((\InstReg|out20_to_16\(1))))) # (!\InstReg|out20_to_16\(0) & ((\InstReg|out20_to_16\(1) & (\RegFile|regs[10][10]~q\)) # (!\InstReg|out20_to_16\(1) & ((\RegFile|regs[8][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \RegFile|regs[10][10]~q\,
	datac => \RegFile|regs[8][10]~q\,
	datad => \InstReg|out20_to_16\(1),
	combout => \RegFile|Mux53~12_combout\);

-- Location: LCCOMB_X38_Y21_N10
\RegFile|Mux53~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux53~13_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|Mux53~12_combout\ & ((\RegFile|regs[11][10]~q\))) # (!\RegFile|Mux53~12_combout\ & (\RegFile|regs[9][10]~q\)))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|Mux53~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \RegFile|regs[9][10]~q\,
	datac => \RegFile|regs[11][10]~q\,
	datad => \RegFile|Mux53~12_combout\,
	combout => \RegFile|Mux53~13_combout\);

-- Location: LCCOMB_X35_Y17_N14
\RegFile|regs[6][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[6][10]~feeder_combout\ = \MemtoRegMux|output[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[10]~10_combout\,
	combout => \RegFile|regs[6][10]~feeder_combout\);

-- Location: FF_X35_Y17_N15
\RegFile|regs[6][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[6][10]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[6][10]~q\);

-- Location: FF_X35_Y19_N5
\RegFile|regs[7][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[10]~10_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[7][10]~q\);

-- Location: LCCOMB_X40_Y19_N16
\RegFile|regs[5][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[5][10]~feeder_combout\ = \MemtoRegMux|output[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[10]~10_combout\,
	combout => \RegFile|regs[5][10]~feeder_combout\);

-- Location: FF_X40_Y19_N17
\RegFile|regs[5][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[5][10]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[5][10]~q\);

-- Location: FF_X35_Y19_N3
\RegFile|regs[4][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[10]~10_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[4][10]~q\);

-- Location: LCCOMB_X35_Y19_N2
\RegFile|Mux53~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux53~14_combout\ = (\InstReg|out20_to_16\(1) & (((\InstReg|out20_to_16\(0))))) # (!\InstReg|out20_to_16\(1) & ((\InstReg|out20_to_16\(0) & (\RegFile|regs[5][10]~q\)) # (!\InstReg|out20_to_16\(0) & ((\RegFile|regs[4][10]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(1),
	datab => \RegFile|regs[5][10]~q\,
	datac => \RegFile|regs[4][10]~q\,
	datad => \InstReg|out20_to_16\(0),
	combout => \RegFile|Mux53~14_combout\);

-- Location: LCCOMB_X35_Y19_N4
\RegFile|Mux53~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux53~15_combout\ = (\InstReg|out20_to_16\(1) & ((\RegFile|Mux53~14_combout\ & ((\RegFile|regs[7][10]~q\))) # (!\RegFile|Mux53~14_combout\ & (\RegFile|regs[6][10]~q\)))) # (!\InstReg|out20_to_16\(1) & (((\RegFile|Mux53~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(1),
	datab => \RegFile|regs[6][10]~q\,
	datac => \RegFile|regs[7][10]~q\,
	datad => \RegFile|Mux53~14_combout\,
	combout => \RegFile|Mux53~15_combout\);

-- Location: FF_X39_Y17_N17
\RegFile|regs[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[10]~10_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[3][10]~q\);

-- Location: LCCOMB_X40_Y17_N20
\RegFile|regs[2][10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[2][10]~feeder_combout\ = \MemtoRegMux|output[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[10]~10_combout\,
	combout => \RegFile|regs[2][10]~feeder_combout\);

-- Location: FF_X40_Y17_N21
\RegFile|regs[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[2][10]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[2][10]~q\);

-- Location: FF_X39_Y17_N3
\RegFile|regs[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[10]~10_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[1][10]~q\);

-- Location: LCCOMB_X39_Y17_N2
\RegFile|Mux53~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux53~16_combout\ = (\RegFile|rd_data1[31]~5_combout\ & ((\RegFile|regs[2][10]~q\) # ((\RegFile|rd_data1[31]~4_combout\)))) # (!\RegFile|rd_data1[31]~5_combout\ & (((\RegFile|regs[1][10]~q\ & !\RegFile|rd_data1[31]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[2][10]~q\,
	datab => \RegFile|rd_data1[31]~5_combout\,
	datac => \RegFile|regs[1][10]~q\,
	datad => \RegFile|rd_data1[31]~4_combout\,
	combout => \RegFile|Mux53~16_combout\);

-- Location: LCCOMB_X39_Y17_N16
\RegFile|Mux53~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux53~17_combout\ = (\RegFile|rd_data1[31]~4_combout\ & ((\RegFile|Mux53~16_combout\ & ((\RegFile|regs[3][10]~q\))) # (!\RegFile|Mux53~16_combout\ & (\RegFile|Mux53~15_combout\)))) # (!\RegFile|rd_data1[31]~4_combout\ & 
-- (((\RegFile|Mux53~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux53~15_combout\,
	datab => \RegFile|rd_data1[31]~4_combout\,
	datac => \RegFile|regs[3][10]~q\,
	datad => \RegFile|Mux53~16_combout\,
	combout => \RegFile|Mux53~17_combout\);

-- Location: LCCOMB_X38_Y17_N26
\RegFile|Mux53~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux53~18_combout\ = (\RegFile|rd_data1[31]~3_combout\ & ((\RegFile|rd_data1[31]~2_combout\) # ((\RegFile|Mux53~13_combout\)))) # (!\RegFile|rd_data1[31]~3_combout\ & (!\RegFile|rd_data1[31]~2_combout\ & ((\RegFile|Mux53~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~3_combout\,
	datab => \RegFile|rd_data1[31]~2_combout\,
	datac => \RegFile|Mux53~13_combout\,
	datad => \RegFile|Mux53~17_combout\,
	combout => \RegFile|Mux53~18_combout\);

-- Location: LCCOMB_X37_Y17_N24
\RegFile|Mux53~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux53~21_combout\ = (\RegFile|rd_data1[31]~2_combout\ & ((\RegFile|Mux53~18_combout\ & (\RegFile|Mux53~20_combout\)) # (!\RegFile|Mux53~18_combout\ & ((\RegFile|Mux53~11_combout\))))) # (!\RegFile|rd_data1[31]~2_combout\ & 
-- (((\RegFile|Mux53~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux53~20_combout\,
	datab => \RegFile|rd_data1[31]~2_combout\,
	datac => \RegFile|Mux53~11_combout\,
	datad => \RegFile|Mux53~18_combout\,
	combout => \RegFile|Mux53~21_combout\);

-- Location: LCCOMB_X37_Y17_N30
\RegFile|Mux53~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux53~22_combout\ = (\RegFile|Mux53~21_combout\ & ((\InstReg|out20_to_16\(0)) # ((\InstReg|out20_to_16\(2)) # (\RegFile|rd_data1[31]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \InstReg|out20_to_16\(2),
	datac => \RegFile|rd_data1[31]~6_combout\,
	datad => \RegFile|Mux53~21_combout\,
	combout => \RegFile|Mux53~22_combout\);

-- Location: FF_X37_Y17_N31
\RegFile|rd_data1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|Mux53~22_combout\,
	ena => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|rd_data1\(10));

-- Location: FF_X36_Y15_N7
\RegB|output[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \RegFile|rd_data1\(10),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegB|output\(10));

-- Location: LCCOMB_X32_Y15_N4
\Mem|SIG_data_out[9]~61\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_data_out[9]~61_combout\ = (\Mem|Equal1~0_combout\ & (\Mem|InputPort1|output\(9))) # (!\Mem|Equal1~0_combout\ & ((\Mem|Storage|altsyncram_component|auto_generated|q_a\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem|InputPort1|output\(9),
	datab => \Mem|Equal1~0_combout\,
	datad => \Mem|Storage|altsyncram_component|auto_generated|q_a\(9),
	combout => \Mem|SIG_data_out[9]~61_combout\);

-- Location: LCCOMB_X32_Y15_N24
\Mem|SIG_data_out[9]~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_data_out[9]~62_combout\ = (\Mem|Equal0~10_combout\ & (\Mem|InputPort0|output\(9))) # (!\Mem|Equal0~10_combout\ & ((\Mem|SIG_data_out[9]~61_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem|InputPort0|output\(9),
	datab => \Mem|SIG_data_out[9]~61_combout\,
	datad => \Mem|Equal0~10_combout\,
	combout => \Mem|SIG_data_out[9]~62_combout\);

-- Location: LCCOMB_X31_Y16_N22
\Mem|SIG_data_out[9]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_data_out\(9) = (!\rst~input_o\ & ((GLOBAL(\Mem|SIG_data_out[31]~46clkctrl_outclk\) & ((\Mem|SIG_data_out[9]~62_combout\))) # (!GLOBAL(\Mem|SIG_data_out[31]~46clkctrl_outclk\) & (\Mem|SIG_data_out\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem|SIG_data_out\(9),
	datab => \rst~input_o\,
	datac => \Mem|SIG_data_out[9]~62_combout\,
	datad => \Mem|SIG_data_out[31]~46clkctrl_outclk\,
	combout => \Mem|SIG_data_out\(9));

-- Location: FF_X31_Y16_N23
\InstReg|out15_to_0[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mem|SIG_data_out\(9),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InstReg|out15_to_0\(9));

-- Location: LCCOMB_X31_Y16_N8
\MemtoRegMux|output[9]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MemtoRegMux|output[9]~9_combout\ = (!\MemToReg~input_o\ & \InstReg|out15_to_0\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MemToReg~input_o\,
	datad => \InstReg|out15_to_0\(9),
	combout => \MemtoRegMux|output[9]~9_combout\);

-- Location: LCCOMB_X36_Y21_N24
\RegFile|regs[9][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[9][9]~feeder_combout\ = \MemtoRegMux|output[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[9]~9_combout\,
	combout => \RegFile|regs[9][9]~feeder_combout\);

-- Location: FF_X36_Y21_N25
\RegFile|regs[9][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[9][9]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[9][9]~q\);

-- Location: FF_X37_Y21_N11
\RegFile|regs[8][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[9]~9_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[8][9]~q\);

-- Location: LCCOMB_X37_Y21_N10
\RegFile|Mux54~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux54~2_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|regs[9][9]~q\) # ((\InstReg|out20_to_16\(1))))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|regs[8][9]~q\ & !\InstReg|out20_to_16\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \RegFile|regs[9][9]~q\,
	datac => \RegFile|regs[8][9]~q\,
	datad => \InstReg|out20_to_16\(1),
	combout => \RegFile|Mux54~2_combout\);

-- Location: FF_X36_Y21_N3
\RegFile|regs[11][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[9]~9_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[11][9]~q\);

-- Location: LCCOMB_X37_Y21_N28
\RegFile|regs[10][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[10][9]~feeder_combout\ = \MemtoRegMux|output[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[9]~9_combout\,
	combout => \RegFile|regs[10][9]~feeder_combout\);

-- Location: FF_X37_Y21_N29
\RegFile|regs[10][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[10][9]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[10][9]~q\);

-- Location: LCCOMB_X36_Y21_N2
\RegFile|Mux54~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux54~3_combout\ = (\InstReg|out20_to_16\(1) & ((\RegFile|Mux54~2_combout\ & (\RegFile|regs[11][9]~q\)) # (!\RegFile|Mux54~2_combout\ & ((\RegFile|regs[10][9]~q\))))) # (!\InstReg|out20_to_16\(1) & (\RegFile|Mux54~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(1),
	datab => \RegFile|Mux54~2_combout\,
	datac => \RegFile|regs[11][9]~q\,
	datad => \RegFile|regs[10][9]~q\,
	combout => \RegFile|Mux54~3_combout\);

-- Location: LCCOMB_X32_Y17_N14
\RegFile|regs[15][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[15][9]~feeder_combout\ = \MemtoRegMux|output[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[9]~9_combout\,
	combout => \RegFile|regs[15][9]~feeder_combout\);

-- Location: FF_X32_Y17_N15
\RegFile|regs[15][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[15][9]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[15][9]~q\);

-- Location: FF_X25_Y17_N1
\RegFile|regs[13][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[9]~9_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[13][9]~q\);

-- Location: LCCOMB_X24_Y17_N20
\RegFile|regs[14][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[14][9]~feeder_combout\ = \MemtoRegMux|output[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[9]~9_combout\,
	combout => \RegFile|regs[14][9]~feeder_combout\);

-- Location: FF_X24_Y17_N21
\RegFile|regs[14][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[14][9]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[14][9]~q\);

-- Location: FF_X24_Y17_N31
\RegFile|regs[12][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[9]~9_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[12][9]~q\);

-- Location: LCCOMB_X24_Y17_N30
\RegFile|Mux54~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux54~19_combout\ = (\InstReg|out20_to_16\(1) & ((\RegFile|regs[14][9]~q\) # ((\InstReg|out20_to_16\(0))))) # (!\InstReg|out20_to_16\(1) & (((\RegFile|regs[12][9]~q\ & !\InstReg|out20_to_16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[14][9]~q\,
	datab => \InstReg|out20_to_16\(1),
	datac => \RegFile|regs[12][9]~q\,
	datad => \InstReg|out20_to_16\(0),
	combout => \RegFile|Mux54~19_combout\);

-- Location: LCCOMB_X25_Y17_N0
\RegFile|Mux54~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux54~20_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|Mux54~19_combout\ & (\RegFile|regs[15][9]~q\)) # (!\RegFile|Mux54~19_combout\ & ((\RegFile|regs[13][9]~q\))))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|Mux54~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \RegFile|regs[15][9]~q\,
	datac => \RegFile|regs[13][9]~q\,
	datad => \RegFile|Mux54~19_combout\,
	combout => \RegFile|Mux54~20_combout\);

-- Location: LCCOMB_X26_Y20_N10
\RegFile|regs[23][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[23][9]~feeder_combout\ = \MemtoRegMux|output[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[9]~9_combout\,
	combout => \RegFile|regs[23][9]~feeder_combout\);

-- Location: FF_X26_Y20_N11
\RegFile|regs[23][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[23][9]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[23][9]~q\);

-- Location: FF_X29_Y20_N15
\RegFile|regs[19][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[9]~9_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[19][9]~q\);

-- Location: LCCOMB_X29_Y20_N14
\RegFile|Mux54~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux54~11_combout\ = (\InstReg|out20_to_16\(3) & (((\InstReg|out20_to_16\(2))))) # (!\InstReg|out20_to_16\(3) & ((\InstReg|out20_to_16\(2) & (\RegFile|regs[23][9]~q\)) # (!\InstReg|out20_to_16\(2) & ((\RegFile|regs[19][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(3),
	datab => \RegFile|regs[23][9]~q\,
	datac => \RegFile|regs[19][9]~q\,
	datad => \InstReg|out20_to_16\(2),
	combout => \RegFile|Mux54~11_combout\);

-- Location: FF_X29_Y20_N21
\RegFile|regs[27][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[9]~9_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[27][9]~q\);

-- Location: LCCOMB_X26_Y18_N26
\RegFile|regs~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs~10_combout\ = (!\MemToReg~input_o\ & (\InstReg|out15_to_0\(9) & !\JumpAndLink~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemToReg~input_o\,
	datac => \InstReg|out15_to_0\(9),
	datad => \JumpAndLink~input_o\,
	combout => \RegFile|regs~10_combout\);

-- Location: FF_X26_Y18_N27
\RegFile|regs[31][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs~10_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|regs[31][13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[31][9]~q\);

-- Location: LCCOMB_X29_Y20_N20
\RegFile|Mux54~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux54~12_combout\ = (\InstReg|out20_to_16\(3) & ((\RegFile|Mux54~11_combout\ & ((\RegFile|regs[31][9]~q\))) # (!\RegFile|Mux54~11_combout\ & (\RegFile|regs[27][9]~q\)))) # (!\InstReg|out20_to_16\(3) & (\RegFile|Mux54~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(3),
	datab => \RegFile|Mux54~11_combout\,
	datac => \RegFile|regs[27][9]~q\,
	datad => \RegFile|regs[31][9]~q\,
	combout => \RegFile|Mux54~12_combout\);

-- Location: LCCOMB_X29_Y16_N0
\RegFile|regs[21][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[21][9]~feeder_combout\ = \MemtoRegMux|output[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[9]~9_combout\,
	combout => \RegFile|regs[21][9]~feeder_combout\);

-- Location: FF_X29_Y16_N1
\RegFile|regs[21][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[21][9]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[21][9]~q\);

-- Location: FF_X29_Y16_N3
\RegFile|regs[29][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[9]~9_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[29][9]~q\);

-- Location: LCCOMB_X30_Y16_N16
\RegFile|regs[25][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[25][9]~feeder_combout\ = \MemtoRegMux|output[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[9]~9_combout\,
	combout => \RegFile|regs[25][9]~feeder_combout\);

-- Location: FF_X30_Y16_N17
\RegFile|regs[25][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[25][9]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[25][9]~q\);

-- Location: FF_X31_Y16_N27
\RegFile|regs[17][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[9]~9_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[17][9]~q\);

-- Location: LCCOMB_X31_Y16_N26
\RegFile|Mux54~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux54~4_combout\ = (\InstReg|out20_to_16\(2) & (((\InstReg|out20_to_16\(3))))) # (!\InstReg|out20_to_16\(2) & ((\InstReg|out20_to_16\(3) & (\RegFile|regs[25][9]~q\)) # (!\InstReg|out20_to_16\(3) & ((\RegFile|regs[17][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[25][9]~q\,
	datab => \InstReg|out20_to_16\(2),
	datac => \RegFile|regs[17][9]~q\,
	datad => \InstReg|out20_to_16\(3),
	combout => \RegFile|Mux54~4_combout\);

-- Location: LCCOMB_X29_Y16_N2
\RegFile|Mux54~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux54~5_combout\ = (\InstReg|out20_to_16\(2) & ((\RegFile|Mux54~4_combout\ & ((\RegFile|regs[29][9]~q\))) # (!\RegFile|Mux54~4_combout\ & (\RegFile|regs[21][9]~q\)))) # (!\InstReg|out20_to_16\(2) & (((\RegFile|Mux54~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(2),
	datab => \RegFile|regs[21][9]~q\,
	datac => \RegFile|regs[29][9]~q\,
	datad => \RegFile|Mux54~4_combout\,
	combout => \RegFile|Mux54~5_combout\);

-- Location: LCCOMB_X37_Y18_N16
\RegFile|regs[20][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[20][9]~feeder_combout\ = \MemtoRegMux|output[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[9]~9_combout\,
	combout => \RegFile|regs[20][9]~feeder_combout\);

-- Location: FF_X37_Y18_N17
\RegFile|regs[20][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[20][9]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[20][9]~q\);

-- Location: FF_X38_Y18_N11
\RegFile|regs[28][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[9]~9_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[28][9]~q\);

-- Location: LCCOMB_X41_Y18_N26
\RegFile|regs[24][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[24][9]~feeder_combout\ = \MemtoRegMux|output[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[9]~9_combout\,
	combout => \RegFile|regs[24][9]~feeder_combout\);

-- Location: FF_X41_Y18_N27
\RegFile|regs[24][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[24][9]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[24][9]~q\);

-- Location: FF_X38_Y18_N21
\RegFile|regs[16][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[9]~9_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[16][9]~q\);

-- Location: LCCOMB_X38_Y18_N20
\RegFile|Mux54~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux54~8_combout\ = (\InstReg|out20_to_16\(2) & (((\InstReg|out20_to_16\(3))))) # (!\InstReg|out20_to_16\(2) & ((\InstReg|out20_to_16\(3) & (\RegFile|regs[24][9]~q\)) # (!\InstReg|out20_to_16\(3) & ((\RegFile|regs[16][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[24][9]~q\,
	datab => \InstReg|out20_to_16\(2),
	datac => \RegFile|regs[16][9]~q\,
	datad => \InstReg|out20_to_16\(3),
	combout => \RegFile|Mux54~8_combout\);

-- Location: LCCOMB_X38_Y18_N10
\RegFile|Mux54~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux54~9_combout\ = (\InstReg|out20_to_16\(2) & ((\RegFile|Mux54~8_combout\ & ((\RegFile|regs[28][9]~q\))) # (!\RegFile|Mux54~8_combout\ & (\RegFile|regs[20][9]~q\)))) # (!\InstReg|out20_to_16\(2) & (((\RegFile|Mux54~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[20][9]~q\,
	datab => \InstReg|out20_to_16\(2),
	datac => \RegFile|regs[28][9]~q\,
	datad => \RegFile|Mux54~8_combout\,
	combout => \RegFile|Mux54~9_combout\);

-- Location: LCCOMB_X31_Y20_N22
\RegFile|regs[26][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[26][9]~feeder_combout\ = \MemtoRegMux|output[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[9]~9_combout\,
	combout => \RegFile|regs[26][9]~feeder_combout\);

-- Location: FF_X31_Y20_N23
\RegFile|regs[26][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[26][9]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[26][9]~q\);

-- Location: FF_X30_Y20_N11
\RegFile|regs[30][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[9]~9_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[30][9]~q\);

-- Location: LCCOMB_X29_Y21_N6
\RegFile|regs[22][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[22][9]~feeder_combout\ = \MemtoRegMux|output[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[9]~9_combout\,
	combout => \RegFile|regs[22][9]~feeder_combout\);

-- Location: FF_X29_Y21_N7
\RegFile|regs[22][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[22][9]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[22][9]~q\);

-- Location: FF_X30_Y20_N17
\RegFile|regs[18][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[9]~9_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[18][9]~q\);

-- Location: LCCOMB_X30_Y20_N16
\RegFile|Mux54~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux54~6_combout\ = (\InstReg|out20_to_16\(3) & (((\InstReg|out20_to_16\(2))))) # (!\InstReg|out20_to_16\(3) & ((\InstReg|out20_to_16\(2) & (\RegFile|regs[22][9]~q\)) # (!\InstReg|out20_to_16\(2) & ((\RegFile|regs[18][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[22][9]~q\,
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[18][9]~q\,
	datad => \InstReg|out20_to_16\(2),
	combout => \RegFile|Mux54~6_combout\);

-- Location: LCCOMB_X30_Y20_N10
\RegFile|Mux54~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux54~7_combout\ = (\InstReg|out20_to_16\(3) & ((\RegFile|Mux54~6_combout\ & ((\RegFile|regs[30][9]~q\))) # (!\RegFile|Mux54~6_combout\ & (\RegFile|regs[26][9]~q\)))) # (!\InstReg|out20_to_16\(3) & (((\RegFile|Mux54~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[26][9]~q\,
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[30][9]~q\,
	datad => \RegFile|Mux54~6_combout\,
	combout => \RegFile|Mux54~7_combout\);

-- Location: LCCOMB_X38_Y20_N28
\RegFile|Mux54~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux54~10_combout\ = (\InstReg|out20_to_16\(0) & (\InstReg|out20_to_16\(1))) # (!\InstReg|out20_to_16\(0) & ((\InstReg|out20_to_16\(1) & ((\RegFile|Mux54~7_combout\))) # (!\InstReg|out20_to_16\(1) & (\RegFile|Mux54~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \InstReg|out20_to_16\(1),
	datac => \RegFile|Mux54~9_combout\,
	datad => \RegFile|Mux54~7_combout\,
	combout => \RegFile|Mux54~10_combout\);

-- Location: LCCOMB_X37_Y20_N4
\RegFile|Mux54~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux54~13_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|Mux54~10_combout\ & (\RegFile|Mux54~12_combout\)) # (!\RegFile|Mux54~10_combout\ & ((\RegFile|Mux54~5_combout\))))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|Mux54~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux54~12_combout\,
	datab => \InstReg|out20_to_16\(0),
	datac => \RegFile|Mux54~5_combout\,
	datad => \RegFile|Mux54~10_combout\,
	combout => \RegFile|Mux54~13_combout\);

-- Location: LCCOMB_X41_Y19_N6
\RegFile|regs[2][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[2][9]~feeder_combout\ = \MemtoRegMux|output[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[9]~9_combout\,
	combout => \RegFile|regs[2][9]~feeder_combout\);

-- Location: FF_X41_Y19_N7
\RegFile|regs[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[2][9]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[2][9]~q\);

-- Location: FF_X37_Y19_N23
\RegFile|regs[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[9]~9_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[3][9]~q\);

-- Location: FF_X37_Y19_N21
\RegFile|regs[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[9]~9_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[1][9]~q\);

-- Location: LCCOMB_X40_Y20_N28
\RegFile|regs[5][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[5][9]~feeder_combout\ = \MemtoRegMux|output[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[9]~9_combout\,
	combout => \RegFile|regs[5][9]~feeder_combout\);

-- Location: FF_X40_Y20_N29
\RegFile|regs[5][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[5][9]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[5][9]~q\);

-- Location: FF_X36_Y20_N19
\RegFile|regs[7][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[9]~9_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[7][9]~q\);

-- Location: LCCOMB_X40_Y20_N22
\RegFile|regs[6][9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[6][9]~feeder_combout\ = \MemtoRegMux|output[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[9]~9_combout\,
	combout => \RegFile|regs[6][9]~feeder_combout\);

-- Location: FF_X40_Y20_N23
\RegFile|regs[6][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[6][9]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[6][9]~q\);

-- Location: FF_X36_Y20_N13
\RegFile|regs[4][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[9]~9_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[4][9]~q\);

-- Location: LCCOMB_X36_Y20_N12
\RegFile|Mux54~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux54~14_combout\ = (\InstReg|out20_to_16\(0) & (((\InstReg|out20_to_16\(1))))) # (!\InstReg|out20_to_16\(0) & ((\InstReg|out20_to_16\(1) & (\RegFile|regs[6][9]~q\)) # (!\InstReg|out20_to_16\(1) & ((\RegFile|regs[4][9]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \RegFile|regs[6][9]~q\,
	datac => \RegFile|regs[4][9]~q\,
	datad => \InstReg|out20_to_16\(1),
	combout => \RegFile|Mux54~14_combout\);

-- Location: LCCOMB_X36_Y20_N18
\RegFile|Mux54~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux54~15_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|Mux54~14_combout\ & ((\RegFile|regs[7][9]~q\))) # (!\RegFile|Mux54~14_combout\ & (\RegFile|regs[5][9]~q\)))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|Mux54~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \RegFile|regs[5][9]~q\,
	datac => \RegFile|regs[7][9]~q\,
	datad => \RegFile|Mux54~14_combout\,
	combout => \RegFile|Mux54~15_combout\);

-- Location: LCCOMB_X37_Y19_N20
\RegFile|Mux54~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux54~16_combout\ = (\RegFile|rd_data1[31]~4_combout\ & ((\RegFile|rd_data1[31]~5_combout\) # ((\RegFile|Mux54~15_combout\)))) # (!\RegFile|rd_data1[31]~4_combout\ & (!\RegFile|rd_data1[31]~5_combout\ & (\RegFile|regs[1][9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~4_combout\,
	datab => \RegFile|rd_data1[31]~5_combout\,
	datac => \RegFile|regs[1][9]~q\,
	datad => \RegFile|Mux54~15_combout\,
	combout => \RegFile|Mux54~16_combout\);

-- Location: LCCOMB_X37_Y19_N22
\RegFile|Mux54~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux54~17_combout\ = (\RegFile|rd_data1[31]~5_combout\ & ((\RegFile|Mux54~16_combout\ & ((\RegFile|regs[3][9]~q\))) # (!\RegFile|Mux54~16_combout\ & (\RegFile|regs[2][9]~q\)))) # (!\RegFile|rd_data1[31]~5_combout\ & 
-- (((\RegFile|Mux54~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[2][9]~q\,
	datab => \RegFile|rd_data1[31]~5_combout\,
	datac => \RegFile|regs[3][9]~q\,
	datad => \RegFile|Mux54~16_combout\,
	combout => \RegFile|Mux54~17_combout\);

-- Location: LCCOMB_X37_Y20_N2
\RegFile|Mux54~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux54~18_combout\ = (\RegFile|rd_data1[31]~3_combout\ & (\RegFile|rd_data1[31]~2_combout\)) # (!\RegFile|rd_data1[31]~3_combout\ & ((\RegFile|rd_data1[31]~2_combout\ & (\RegFile|Mux54~13_combout\)) # (!\RegFile|rd_data1[31]~2_combout\ & 
-- ((\RegFile|Mux54~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~3_combout\,
	datab => \RegFile|rd_data1[31]~2_combout\,
	datac => \RegFile|Mux54~13_combout\,
	datad => \RegFile|Mux54~17_combout\,
	combout => \RegFile|Mux54~18_combout\);

-- Location: LCCOMB_X37_Y20_N28
\RegFile|Mux54~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux54~21_combout\ = (\RegFile|rd_data1[31]~3_combout\ & ((\RegFile|Mux54~18_combout\ & ((\RegFile|Mux54~20_combout\))) # (!\RegFile|Mux54~18_combout\ & (\RegFile|Mux54~3_combout\)))) # (!\RegFile|rd_data1[31]~3_combout\ & 
-- (((\RegFile|Mux54~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~3_combout\,
	datab => \RegFile|Mux54~3_combout\,
	datac => \RegFile|Mux54~20_combout\,
	datad => \RegFile|Mux54~18_combout\,
	combout => \RegFile|Mux54~21_combout\);

-- Location: LCCOMB_X38_Y20_N30
\RegFile|Mux54~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux54~22_combout\ = (\RegFile|Mux54~21_combout\ & ((\InstReg|out20_to_16\(0)) # ((\InstReg|out20_to_16\(2)) # (\RegFile|rd_data1[31]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \InstReg|out20_to_16\(2),
	datac => \RegFile|rd_data1[31]~6_combout\,
	datad => \RegFile|Mux54~21_combout\,
	combout => \RegFile|Mux54~22_combout\);

-- Location: FF_X38_Y20_N31
\RegFile|rd_data1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|Mux54~22_combout\,
	ena => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|rd_data1\(9));

-- Location: LCCOMB_X39_Y15_N22
\RegB|output[9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegB|output[9]~feeder_combout\ = \RegFile|rd_data1\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegFile|rd_data1\(9),
	combout => \RegB|output[9]~feeder_combout\);

-- Location: FF_X39_Y15_N23
\RegB|output[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegB|output[9]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegB|output\(9));

-- Location: LCCOMB_X36_Y15_N28
\Mem|SIG_data_out[8]~59\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_data_out[8]~59_combout\ = (!\Mem|Equal0~10_combout\ & ((\Mem|Equal1~0_combout\ & (\Mem|InputPort1|output\(8))) # (!\Mem|Equal1~0_combout\ & ((\Mem|Storage|altsyncram_component|auto_generated|q_a\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem|InputPort1|output\(8),
	datab => \Mem|Equal0~10_combout\,
	datac => \Mem|Equal1~0_combout\,
	datad => \Mem|Storage|altsyncram_component|auto_generated|q_a\(8),
	combout => \Mem|SIG_data_out[8]~59_combout\);

-- Location: LCCOMB_X36_Y15_N8
\Mem|SIG_data_out[8]~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_data_out[8]~60_combout\ = (\Mem|SIG_data_out[8]~59_combout\) # ((\Mem|InputPort0|output\(8) & \Mem|Equal0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem|InputPort0|output\(8),
	datab => \Mem|Equal0~10_combout\,
	datad => \Mem|SIG_data_out[8]~59_combout\,
	combout => \Mem|SIG_data_out[8]~60_combout\);

-- Location: LCCOMB_X36_Y15_N22
\Mem|SIG_data_out[8]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_data_out\(8) = (!\rst~input_o\ & ((GLOBAL(\Mem|SIG_data_out[31]~46clkctrl_outclk\) & ((\Mem|SIG_data_out[8]~60_combout\))) # (!GLOBAL(\Mem|SIG_data_out[31]~46clkctrl_outclk\) & (\Mem|SIG_data_out\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem|SIG_data_out\(8),
	datab => \Mem|SIG_data_out[8]~60_combout\,
	datac => \rst~input_o\,
	datad => \Mem|SIG_data_out[31]~46clkctrl_outclk\,
	combout => \Mem|SIG_data_out\(8));

-- Location: FF_X36_Y15_N23
\InstReg|out15_to_0[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mem|SIG_data_out\(8),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InstReg|out15_to_0\(8));

-- Location: LCCOMB_X32_Y17_N20
\MemtoRegMux|output[8]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MemtoRegMux|output[8]~8_combout\ = (!\MemToReg~input_o\ & \InstReg|out15_to_0\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemToReg~input_o\,
	datad => \InstReg|out15_to_0\(8),
	combout => \MemtoRegMux|output[8]~8_combout\);

-- Location: LCCOMB_X25_Y17_N26
\RegFile|regs[13][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[13][8]~feeder_combout\ = \MemtoRegMux|output[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[8]~8_combout\,
	combout => \RegFile|regs[13][8]~feeder_combout\);

-- Location: FF_X25_Y17_N27
\RegFile|regs[13][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[13][8]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[13][8]~q\);

-- Location: FF_X24_Y17_N11
\RegFile|regs[12][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[8]~8_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[12][8]~q\);

-- Location: LCCOMB_X24_Y17_N10
\RegFile|Mux55~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux55~19_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|regs[13][8]~q\) # ((\InstReg|out20_to_16\(1))))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|regs[12][8]~q\ & !\InstReg|out20_to_16\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[13][8]~q\,
	datab => \InstReg|out20_to_16\(0),
	datac => \RegFile|regs[12][8]~q\,
	datad => \InstReg|out20_to_16\(1),
	combout => \RegFile|Mux55~19_combout\);

-- Location: FF_X32_Y17_N17
\RegFile|regs[15][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[8]~8_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[15][8]~q\);

-- Location: FF_X24_Y17_N5
\RegFile|regs[14][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[8]~8_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[14][8]~q\);

-- Location: LCCOMB_X24_Y17_N4
\RegFile|Mux55~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux55~20_combout\ = (\RegFile|Mux55~19_combout\ & ((\RegFile|regs[15][8]~q\) # ((!\InstReg|out20_to_16\(1))))) # (!\RegFile|Mux55~19_combout\ & (((\RegFile|regs[14][8]~q\ & \InstReg|out20_to_16\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux55~19_combout\,
	datab => \RegFile|regs[15][8]~q\,
	datac => \RegFile|regs[14][8]~q\,
	datad => \InstReg|out20_to_16\(1),
	combout => \RegFile|Mux55~20_combout\);

-- Location: LCCOMB_X26_Y18_N28
\RegFile|regs~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs~9_combout\ = (!\JumpAndLink~input_o\ & (!\MemToReg~input_o\ & \InstReg|out15_to_0\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \JumpAndLink~input_o\,
	datac => \MemToReg~input_o\,
	datad => \InstReg|out15_to_0\(8),
	combout => \RegFile|regs~9_combout\);

-- Location: FF_X26_Y18_N29
\RegFile|regs[31][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs~9_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|regs[31][13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[31][8]~q\);

-- Location: FF_X29_Y20_N1
\RegFile|regs[27][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[8]~8_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[27][8]~q\);

-- Location: LCCOMB_X29_Y22_N6
\RegFile|regs[23][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[23][8]~feeder_combout\ = \MemtoRegMux|output[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[8]~8_combout\,
	combout => \RegFile|regs[23][8]~feeder_combout\);

-- Location: FF_X29_Y22_N7
\RegFile|regs[23][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[23][8]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[23][8]~q\);

-- Location: FF_X29_Y20_N7
\RegFile|regs[19][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[8]~8_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[19][8]~q\);

-- Location: LCCOMB_X29_Y20_N6
\RegFile|Mux55~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux55~9_combout\ = (\InstReg|out20_to_16\(3) & (((\InstReg|out20_to_16\(2))))) # (!\InstReg|out20_to_16\(3) & ((\InstReg|out20_to_16\(2) & (\RegFile|regs[23][8]~q\)) # (!\InstReg|out20_to_16\(2) & ((\RegFile|regs[19][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(3),
	datab => \RegFile|regs[23][8]~q\,
	datac => \RegFile|regs[19][8]~q\,
	datad => \InstReg|out20_to_16\(2),
	combout => \RegFile|Mux55~9_combout\);

-- Location: LCCOMB_X29_Y20_N0
\RegFile|Mux55~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux55~10_combout\ = (\InstReg|out20_to_16\(3) & ((\RegFile|Mux55~9_combout\ & (\RegFile|regs[31][8]~q\)) # (!\RegFile|Mux55~9_combout\ & ((\RegFile|regs[27][8]~q\))))) # (!\InstReg|out20_to_16\(3) & (((\RegFile|Mux55~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(3),
	datab => \RegFile|regs[31][8]~q\,
	datac => \RegFile|regs[27][8]~q\,
	datad => \RegFile|Mux55~9_combout\,
	combout => \RegFile|Mux55~10_combout\);

-- Location: LCCOMB_X30_Y22_N26
\RegFile|regs[30][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[30][8]~feeder_combout\ = \MemtoRegMux|output[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[8]~8_combout\,
	combout => \RegFile|regs[30][8]~feeder_combout\);

-- Location: FF_X30_Y22_N27
\RegFile|regs[30][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[30][8]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[30][8]~q\);

-- Location: FF_X31_Y22_N7
\RegFile|regs[26][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[8]~8_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[26][8]~q\);

-- Location: LCCOMB_X29_Y22_N16
\RegFile|regs[22][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[22][8]~feeder_combout\ = \MemtoRegMux|output[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[8]~8_combout\,
	combout => \RegFile|regs[22][8]~feeder_combout\);

-- Location: FF_X29_Y22_N17
\RegFile|regs[22][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[22][8]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[22][8]~q\);

-- Location: FF_X30_Y22_N9
\RegFile|regs[18][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[8]~8_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[18][8]~q\);

-- Location: LCCOMB_X30_Y22_N8
\RegFile|Mux55~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux55~2_combout\ = (\InstReg|out20_to_16\(3) & (((\InstReg|out20_to_16\(2))))) # (!\InstReg|out20_to_16\(3) & ((\InstReg|out20_to_16\(2) & (\RegFile|regs[22][8]~q\)) # (!\InstReg|out20_to_16\(2) & ((\RegFile|regs[18][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[22][8]~q\,
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[18][8]~q\,
	datad => \InstReg|out20_to_16\(2),
	combout => \RegFile|Mux55~2_combout\);

-- Location: LCCOMB_X31_Y22_N6
\RegFile|Mux55~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux55~3_combout\ = (\InstReg|out20_to_16\(3) & ((\RegFile|Mux55~2_combout\ & (\RegFile|regs[30][8]~q\)) # (!\RegFile|Mux55~2_combout\ & ((\RegFile|regs[26][8]~q\))))) # (!\InstReg|out20_to_16\(3) & (((\RegFile|Mux55~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[30][8]~q\,
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[26][8]~q\,
	datad => \RegFile|Mux55~2_combout\,
	combout => \RegFile|Mux55~3_combout\);

-- Location: LCCOMB_X32_Y16_N0
\RegFile|regs[21][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[21][8]~feeder_combout\ = \MemtoRegMux|output[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[8]~8_combout\,
	combout => \RegFile|regs[21][8]~feeder_combout\);

-- Location: FF_X32_Y16_N1
\RegFile|regs[21][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[21][8]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[21][8]~q\);

-- Location: FF_X32_Y16_N19
\RegFile|regs[29][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[8]~8_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[29][8]~q\);

-- Location: LCCOMB_X30_Y16_N10
\RegFile|regs[25][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[25][8]~feeder_combout\ = \MemtoRegMux|output[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[8]~8_combout\,
	combout => \RegFile|regs[25][8]~feeder_combout\);

-- Location: FF_X30_Y16_N11
\RegFile|regs[25][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[25][8]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[25][8]~q\);

-- Location: FF_X31_Y16_N29
\RegFile|regs[17][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[8]~8_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[17][8]~q\);

-- Location: LCCOMB_X31_Y16_N28
\RegFile|Mux55~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux55~4_combout\ = (\InstReg|out20_to_16\(2) & (((\InstReg|out20_to_16\(3))))) # (!\InstReg|out20_to_16\(2) & ((\InstReg|out20_to_16\(3) & (\RegFile|regs[25][8]~q\)) # (!\InstReg|out20_to_16\(3) & ((\RegFile|regs[17][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[25][8]~q\,
	datab => \InstReg|out20_to_16\(2),
	datac => \RegFile|regs[17][8]~q\,
	datad => \InstReg|out20_to_16\(3),
	combout => \RegFile|Mux55~4_combout\);

-- Location: LCCOMB_X32_Y16_N18
\RegFile|Mux55~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux55~5_combout\ = (\InstReg|out20_to_16\(2) & ((\RegFile|Mux55~4_combout\ & ((\RegFile|regs[29][8]~q\))) # (!\RegFile|Mux55~4_combout\ & (\RegFile|regs[21][8]~q\)))) # (!\InstReg|out20_to_16\(2) & (((\RegFile|Mux55~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[21][8]~q\,
	datab => \InstReg|out20_to_16\(2),
	datac => \RegFile|regs[29][8]~q\,
	datad => \RegFile|Mux55~4_combout\,
	combout => \RegFile|Mux55~5_combout\);

-- Location: LCCOMB_X37_Y18_N10
\RegFile|regs[20][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[20][8]~feeder_combout\ = \MemtoRegMux|output[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[8]~8_combout\,
	combout => \RegFile|regs[20][8]~feeder_combout\);

-- Location: FF_X37_Y18_N11
\RegFile|regs[20][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[20][8]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[20][8]~q\);

-- Location: FF_X32_Y18_N17
\RegFile|regs[28][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[8]~8_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[28][8]~q\);

-- Location: FF_X32_Y18_N7
\RegFile|regs[16][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[8]~8_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[16][8]~q\);

-- Location: LCCOMB_X34_Y18_N16
\RegFile|regs[24][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[24][8]~feeder_combout\ = \MemtoRegMux|output[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[8]~8_combout\,
	combout => \RegFile|regs[24][8]~feeder_combout\);

-- Location: FF_X34_Y18_N17
\RegFile|regs[24][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[24][8]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[24][8]~q\);

-- Location: LCCOMB_X32_Y18_N6
\RegFile|Mux55~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux55~6_combout\ = (\InstReg|out20_to_16\(3) & ((\InstReg|out20_to_16\(2)) # ((\RegFile|regs[24][8]~q\)))) # (!\InstReg|out20_to_16\(3) & (!\InstReg|out20_to_16\(2) & (\RegFile|regs[16][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(3),
	datab => \InstReg|out20_to_16\(2),
	datac => \RegFile|regs[16][8]~q\,
	datad => \RegFile|regs[24][8]~q\,
	combout => \RegFile|Mux55~6_combout\);

-- Location: LCCOMB_X32_Y18_N16
\RegFile|Mux55~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux55~7_combout\ = (\InstReg|out20_to_16\(2) & ((\RegFile|Mux55~6_combout\ & ((\RegFile|regs[28][8]~q\))) # (!\RegFile|Mux55~6_combout\ & (\RegFile|regs[20][8]~q\)))) # (!\InstReg|out20_to_16\(2) & (((\RegFile|Mux55~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[20][8]~q\,
	datab => \InstReg|out20_to_16\(2),
	datac => \RegFile|regs[28][8]~q\,
	datad => \RegFile|Mux55~6_combout\,
	combout => \RegFile|Mux55~7_combout\);

-- Location: LCCOMB_X36_Y20_N4
\RegFile|Mux55~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux55~8_combout\ = (\InstReg|out20_to_16\(1) & (\InstReg|out20_to_16\(0))) # (!\InstReg|out20_to_16\(1) & ((\InstReg|out20_to_16\(0) & (\RegFile|Mux55~5_combout\)) # (!\InstReg|out20_to_16\(0) & ((\RegFile|Mux55~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(1),
	datab => \InstReg|out20_to_16\(0),
	datac => \RegFile|Mux55~5_combout\,
	datad => \RegFile|Mux55~7_combout\,
	combout => \RegFile|Mux55~8_combout\);

-- Location: LCCOMB_X36_Y20_N14
\RegFile|Mux55~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux55~11_combout\ = (\RegFile|Mux55~8_combout\ & ((\RegFile|Mux55~10_combout\) # ((!\InstReg|out20_to_16\(1))))) # (!\RegFile|Mux55~8_combout\ & (((\RegFile|Mux55~3_combout\ & \InstReg|out20_to_16\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux55~10_combout\,
	datab => \RegFile|Mux55~3_combout\,
	datac => \RegFile|Mux55~8_combout\,
	datad => \InstReg|out20_to_16\(1),
	combout => \RegFile|Mux55~11_combout\);

-- Location: LCCOMB_X38_Y21_N28
\RegFile|regs[9][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[9][8]~feeder_combout\ = \MemtoRegMux|output[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[8]~8_combout\,
	combout => \RegFile|regs[9][8]~feeder_combout\);

-- Location: FF_X38_Y21_N29
\RegFile|regs[9][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[9][8]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[9][8]~q\);

-- Location: FF_X38_Y21_N15
\RegFile|regs[11][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[8]~8_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[11][8]~q\);

-- Location: LCCOMB_X38_Y22_N12
\RegFile|regs[10][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[10][8]~feeder_combout\ = \MemtoRegMux|output[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[8]~8_combout\,
	combout => \RegFile|regs[10][8]~feeder_combout\);

-- Location: FF_X38_Y22_N13
\RegFile|regs[10][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[10][8]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[10][8]~q\);

-- Location: FF_X38_Y22_N11
\RegFile|regs[8][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[8]~8_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[8][8]~q\);

-- Location: LCCOMB_X38_Y22_N10
\RegFile|Mux55~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux55~12_combout\ = (\InstReg|out20_to_16\(0) & (((\InstReg|out20_to_16\(1))))) # (!\InstReg|out20_to_16\(0) & ((\InstReg|out20_to_16\(1) & (\RegFile|regs[10][8]~q\)) # (!\InstReg|out20_to_16\(1) & ((\RegFile|regs[8][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[10][8]~q\,
	datab => \InstReg|out20_to_16\(0),
	datac => \RegFile|regs[8][8]~q\,
	datad => \InstReg|out20_to_16\(1),
	combout => \RegFile|Mux55~12_combout\);

-- Location: LCCOMB_X38_Y21_N14
\RegFile|Mux55~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux55~13_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|Mux55~12_combout\ & ((\RegFile|regs[11][8]~q\))) # (!\RegFile|Mux55~12_combout\ & (\RegFile|regs[9][8]~q\)))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|Mux55~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \RegFile|regs[9][8]~q\,
	datac => \RegFile|regs[11][8]~q\,
	datad => \RegFile|Mux55~12_combout\,
	combout => \RegFile|Mux55~13_combout\);

-- Location: LCCOMB_X34_Y20_N6
\RegFile|regs[6][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[6][8]~feeder_combout\ = \MemtoRegMux|output[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[8]~8_combout\,
	combout => \RegFile|regs[6][8]~feeder_combout\);

-- Location: FF_X34_Y20_N7
\RegFile|regs[6][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[6][8]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[6][8]~q\);

-- Location: FF_X36_Y20_N3
\RegFile|regs[7][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[8]~8_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[7][8]~q\);

-- Location: LCCOMB_X40_Y20_N10
\RegFile|regs[5][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[5][8]~feeder_combout\ = \MemtoRegMux|output[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[8]~8_combout\,
	combout => \RegFile|regs[5][8]~feeder_combout\);

-- Location: FF_X40_Y20_N11
\RegFile|regs[5][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[5][8]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[5][8]~q\);

-- Location: FF_X36_Y20_N21
\RegFile|regs[4][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[8]~8_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[4][8]~q\);

-- Location: LCCOMB_X36_Y20_N20
\RegFile|Mux55~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux55~14_combout\ = (\InstReg|out20_to_16\(1) & (((\InstReg|out20_to_16\(0))))) # (!\InstReg|out20_to_16\(1) & ((\InstReg|out20_to_16\(0) & (\RegFile|regs[5][8]~q\)) # (!\InstReg|out20_to_16\(0) & ((\RegFile|regs[4][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(1),
	datab => \RegFile|regs[5][8]~q\,
	datac => \RegFile|regs[4][8]~q\,
	datad => \InstReg|out20_to_16\(0),
	combout => \RegFile|Mux55~14_combout\);

-- Location: LCCOMB_X36_Y20_N2
\RegFile|Mux55~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux55~15_combout\ = (\InstReg|out20_to_16\(1) & ((\RegFile|Mux55~14_combout\ & ((\RegFile|regs[7][8]~q\))) # (!\RegFile|Mux55~14_combout\ & (\RegFile|regs[6][8]~q\)))) # (!\InstReg|out20_to_16\(1) & (((\RegFile|Mux55~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(1),
	datab => \RegFile|regs[6][8]~q\,
	datac => \RegFile|regs[7][8]~q\,
	datad => \RegFile|Mux55~14_combout\,
	combout => \RegFile|Mux55~15_combout\);

-- Location: FF_X39_Y17_N21
\RegFile|regs[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[8]~8_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[3][8]~q\);

-- Location: LCCOMB_X40_Y17_N6
\RegFile|regs[2][8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[2][8]~feeder_combout\ = \MemtoRegMux|output[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[8]~8_combout\,
	combout => \RegFile|regs[2][8]~feeder_combout\);

-- Location: FF_X40_Y17_N7
\RegFile|regs[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[2][8]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[2][8]~q\);

-- Location: FF_X39_Y17_N19
\RegFile|regs[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[8]~8_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[1][8]~q\);

-- Location: LCCOMB_X39_Y17_N18
\RegFile|Mux55~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux55~16_combout\ = (\RegFile|rd_data1[31]~5_combout\ & ((\RegFile|regs[2][8]~q\) # ((\RegFile|rd_data1[31]~4_combout\)))) # (!\RegFile|rd_data1[31]~5_combout\ & (((\RegFile|regs[1][8]~q\ & !\RegFile|rd_data1[31]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[2][8]~q\,
	datab => \RegFile|rd_data1[31]~5_combout\,
	datac => \RegFile|regs[1][8]~q\,
	datad => \RegFile|rd_data1[31]~4_combout\,
	combout => \RegFile|Mux55~16_combout\);

-- Location: LCCOMB_X39_Y17_N20
\RegFile|Mux55~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux55~17_combout\ = (\RegFile|rd_data1[31]~4_combout\ & ((\RegFile|Mux55~16_combout\ & ((\RegFile|regs[3][8]~q\))) # (!\RegFile|Mux55~16_combout\ & (\RegFile|Mux55~15_combout\)))) # (!\RegFile|rd_data1[31]~4_combout\ & 
-- (((\RegFile|Mux55~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~4_combout\,
	datab => \RegFile|Mux55~15_combout\,
	datac => \RegFile|regs[3][8]~q\,
	datad => \RegFile|Mux55~16_combout\,
	combout => \RegFile|Mux55~17_combout\);

-- Location: LCCOMB_X37_Y17_N16
\RegFile|Mux55~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux55~18_combout\ = (\RegFile|rd_data1[31]~3_combout\ & ((\RegFile|rd_data1[31]~2_combout\) # ((\RegFile|Mux55~13_combout\)))) # (!\RegFile|rd_data1[31]~3_combout\ & (!\RegFile|rd_data1[31]~2_combout\ & ((\RegFile|Mux55~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~3_combout\,
	datab => \RegFile|rd_data1[31]~2_combout\,
	datac => \RegFile|Mux55~13_combout\,
	datad => \RegFile|Mux55~17_combout\,
	combout => \RegFile|Mux55~18_combout\);

-- Location: LCCOMB_X37_Y17_N18
\RegFile|Mux55~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux55~21_combout\ = (\RegFile|rd_data1[31]~2_combout\ & ((\RegFile|Mux55~18_combout\ & (\RegFile|Mux55~20_combout\)) # (!\RegFile|Mux55~18_combout\ & ((\RegFile|Mux55~11_combout\))))) # (!\RegFile|rd_data1[31]~2_combout\ & 
-- (((\RegFile|Mux55~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux55~20_combout\,
	datab => \RegFile|rd_data1[31]~2_combout\,
	datac => \RegFile|Mux55~11_combout\,
	datad => \RegFile|Mux55~18_combout\,
	combout => \RegFile|Mux55~21_combout\);

-- Location: LCCOMB_X37_Y17_N8
\RegFile|Mux55~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux55~22_combout\ = (\RegFile|Mux55~21_combout\ & ((\InstReg|out20_to_16\(0)) # ((\InstReg|out20_to_16\(2)) # (\RegFile|rd_data1[31]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \InstReg|out20_to_16\(2),
	datac => \RegFile|rd_data1[31]~6_combout\,
	datad => \RegFile|Mux55~21_combout\,
	combout => \RegFile|Mux55~22_combout\);

-- Location: FF_X37_Y17_N9
\RegFile|rd_data1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|Mux55~22_combout\,
	ena => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|rd_data1\(8));

-- Location: LCCOMB_X37_Y15_N0
\RegB|output[8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegB|output[8]~feeder_combout\ = \RegFile|rd_data1\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegFile|rd_data1\(8),
	combout => \RegB|output[8]~feeder_combout\);

-- Location: FF_X37_Y15_N1
\RegB|output[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegB|output[8]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegB|output\(8));

-- Location: LCCOMB_X29_Y15_N12
\Mem|SIG_data_out[14]~76\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_data_out[14]~76_combout\ = (\Mem|Storage|altsyncram_component|auto_generated|q_a\(14) & (((!\Mem|Equal0~6_combout\) # (!\Mem|Equal0~3_combout\)) # (!\Mem|Equal0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem|Equal0~9_combout\,
	datab => \Mem|Equal0~3_combout\,
	datac => \Mem|Equal0~6_combout\,
	datad => \Mem|Storage|altsyncram_component|auto_generated|q_a\(14),
	combout => \Mem|SIG_data_out[14]~76_combout\);

-- Location: LCCOMB_X29_Y15_N8
\Mem|SIG_data_out[14]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_data_out\(14) = (!\rst~input_o\ & ((GLOBAL(\Mem|SIG_data_out[31]~46clkctrl_outclk\) & (\Mem|SIG_data_out[14]~76_combout\)) # (!GLOBAL(\Mem|SIG_data_out[31]~46clkctrl_outclk\) & ((\Mem|SIG_data_out\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \Mem|SIG_data_out[14]~76_combout\,
	datac => \Mem|SIG_data_out\(14),
	datad => \Mem|SIG_data_out[31]~46clkctrl_outclk\,
	combout => \Mem|SIG_data_out\(14));

-- Location: FF_X29_Y15_N9
\InstReg|out15_to_0[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mem|SIG_data_out\(14),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InstReg|out15_to_0\(14));

-- Location: LCCOMB_X29_Y19_N4
\RegDstMux|output[3]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegDstMux|output[3]~2_combout\ = (\RegDst~input_o\ & (\InstReg|out15_to_0\(14))) # (!\RegDst~input_o\ & ((\InstReg|out20_to_16\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out15_to_0\(14),
	datab => \RegDst~input_o\,
	datac => \InstReg|out20_to_16\(3),
	combout => \RegDstMux|output[3]~2_combout\);

-- Location: LCCOMB_X30_Y19_N8
\RegFile|Decoder0~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Decoder0~38_combout\ = (\RegDstMux|output[3]~2_combout\ & (!\RegDstMux|output[2]~3_combout\ & (\RegFile|Decoder0~57_combout\ & \RegFile|Decoder0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegDstMux|output[3]~2_combout\,
	datab => \RegDstMux|output[2]~3_combout\,
	datac => \RegFile|Decoder0~57_combout\,
	datad => \RegFile|Decoder0~18_combout\,
	combout => \RegFile|Decoder0~38_combout\);

-- Location: FF_X38_Y22_N21
\RegFile|regs[10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[10][7]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[10][7]~q\);

-- Location: FF_X37_Y22_N23
\RegFile|regs[11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[7]~7_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[11][7]~q\);

-- Location: LCCOMB_X37_Y22_N12
\RegFile|regs[9][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[9][7]~feeder_combout\ = \MemtoRegMux|output[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[7]~7_combout\,
	combout => \RegFile|regs[9][7]~feeder_combout\);

-- Location: FF_X37_Y22_N13
\RegFile|regs[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[9][7]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[9][7]~q\);

-- Location: FF_X38_Y22_N27
\RegFile|regs[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[7]~7_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[8][7]~q\);

-- Location: LCCOMB_X38_Y22_N26
\RegFile|Mux56~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux56~2_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|regs[9][7]~q\) # ((\InstReg|out20_to_16\(1))))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|regs[8][7]~q\ & !\InstReg|out20_to_16\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[9][7]~q\,
	datab => \InstReg|out20_to_16\(0),
	datac => \RegFile|regs[8][7]~q\,
	datad => \InstReg|out20_to_16\(1),
	combout => \RegFile|Mux56~2_combout\);

-- Location: LCCOMB_X37_Y22_N22
\RegFile|Mux56~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux56~3_combout\ = (\InstReg|out20_to_16\(1) & ((\RegFile|Mux56~2_combout\ & ((\RegFile|regs[11][7]~q\))) # (!\RegFile|Mux56~2_combout\ & (\RegFile|regs[10][7]~q\)))) # (!\InstReg|out20_to_16\(1) & (((\RegFile|Mux56~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[10][7]~q\,
	datab => \InstReg|out20_to_16\(1),
	datac => \RegFile|regs[11][7]~q\,
	datad => \RegFile|Mux56~2_combout\,
	combout => \RegFile|Mux56~3_combout\);

-- Location: LCCOMB_X32_Y17_N2
\RegFile|regs[15][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[15][7]~feeder_combout\ = \MemtoRegMux|output[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[7]~7_combout\,
	combout => \RegFile|regs[15][7]~feeder_combout\);

-- Location: FF_X32_Y17_N3
\RegFile|regs[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[15][7]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[15][7]~q\);

-- Location: FF_X25_Y17_N29
\RegFile|regs[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[7]~7_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[13][7]~q\);

-- Location: LCCOMB_X24_Y17_N24
\RegFile|regs[14][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[14][7]~feeder_combout\ = \MemtoRegMux|output[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[7]~7_combout\,
	combout => \RegFile|regs[14][7]~feeder_combout\);

-- Location: FF_X24_Y17_N25
\RegFile|regs[14][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[14][7]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[14][7]~q\);

-- Location: FF_X24_Y17_N23
\RegFile|regs[12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[7]~7_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[12][7]~q\);

-- Location: LCCOMB_X24_Y17_N22
\RegFile|Mux56~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux56~19_combout\ = (\InstReg|out20_to_16\(0) & (((\InstReg|out20_to_16\(1))))) # (!\InstReg|out20_to_16\(0) & ((\InstReg|out20_to_16\(1) & (\RegFile|regs[14][7]~q\)) # (!\InstReg|out20_to_16\(1) & ((\RegFile|regs[12][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \RegFile|regs[14][7]~q\,
	datac => \RegFile|regs[12][7]~q\,
	datad => \InstReg|out20_to_16\(1),
	combout => \RegFile|Mux56~19_combout\);

-- Location: LCCOMB_X25_Y17_N28
\RegFile|Mux56~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux56~20_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|Mux56~19_combout\ & (\RegFile|regs[15][7]~q\)) # (!\RegFile|Mux56~19_combout\ & ((\RegFile|regs[13][7]~q\))))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|Mux56~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \RegFile|regs[15][7]~q\,
	datac => \RegFile|regs[13][7]~q\,
	datad => \RegFile|Mux56~19_combout\,
	combout => \RegFile|Mux56~20_combout\);

-- Location: LCCOMB_X29_Y22_N2
\RegFile|regs[23][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[23][7]~feeder_combout\ = \MemtoRegMux|output[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[7]~7_combout\,
	combout => \RegFile|regs[23][7]~feeder_combout\);

-- Location: FF_X29_Y22_N3
\RegFile|regs[23][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[23][7]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[23][7]~q\);

-- Location: FF_X29_Y20_N3
\RegFile|regs[19][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[7]~7_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[19][7]~q\);

-- Location: LCCOMB_X29_Y20_N2
\RegFile|Mux56~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux56~11_combout\ = (\InstReg|out20_to_16\(3) & (((\InstReg|out20_to_16\(2))))) # (!\InstReg|out20_to_16\(3) & ((\InstReg|out20_to_16\(2) & (\RegFile|regs[23][7]~q\)) # (!\InstReg|out20_to_16\(2) & ((\RegFile|regs[19][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(3),
	datab => \RegFile|regs[23][7]~q\,
	datac => \RegFile|regs[19][7]~q\,
	datad => \InstReg|out20_to_16\(2),
	combout => \RegFile|Mux56~11_combout\);

-- Location: FF_X29_Y20_N25
\RegFile|regs[27][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[7]~7_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[27][7]~q\);

-- Location: LCCOMB_X26_Y18_N10
\RegFile|regs~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs~8_combout\ = (!\JumpAndLink~input_o\ & (!\MemToReg~input_o\ & \InstReg|out15_to_0\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \JumpAndLink~input_o\,
	datac => \MemToReg~input_o\,
	datad => \InstReg|out15_to_0\(7),
	combout => \RegFile|regs~8_combout\);

-- Location: FF_X26_Y18_N11
\RegFile|regs[31][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs~8_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|regs[31][13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[31][7]~q\);

-- Location: LCCOMB_X29_Y20_N24
\RegFile|Mux56~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux56~12_combout\ = (\InstReg|out20_to_16\(3) & ((\RegFile|Mux56~11_combout\ & ((\RegFile|regs[31][7]~q\))) # (!\RegFile|Mux56~11_combout\ & (\RegFile|regs[27][7]~q\)))) # (!\InstReg|out20_to_16\(3) & (\RegFile|Mux56~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(3),
	datab => \RegFile|Mux56~11_combout\,
	datac => \RegFile|regs[27][7]~q\,
	datad => \RegFile|regs[31][7]~q\,
	combout => \RegFile|Mux56~12_combout\);

-- Location: LCCOMB_X32_Y16_N12
\RegFile|regs[21][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[21][7]~feeder_combout\ = \MemtoRegMux|output[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[7]~7_combout\,
	combout => \RegFile|regs[21][7]~feeder_combout\);

-- Location: FF_X32_Y16_N13
\RegFile|regs[21][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[21][7]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[21][7]~q\);

-- Location: FF_X32_Y16_N15
\RegFile|regs[29][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[7]~7_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[29][7]~q\);

-- Location: LCCOMB_X30_Y16_N12
\RegFile|regs[25][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[25][7]~feeder_combout\ = \MemtoRegMux|output[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[7]~7_combout\,
	combout => \RegFile|regs[25][7]~feeder_combout\);

-- Location: FF_X30_Y16_N13
\RegFile|regs[25][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[25][7]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[25][7]~q\);

-- Location: FF_X31_Y16_N31
\RegFile|regs[17][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[7]~7_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[17][7]~q\);

-- Location: LCCOMB_X31_Y16_N30
\RegFile|Mux56~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux56~4_combout\ = (\InstReg|out20_to_16\(2) & (((\InstReg|out20_to_16\(3))))) # (!\InstReg|out20_to_16\(2) & ((\InstReg|out20_to_16\(3) & (\RegFile|regs[25][7]~q\)) # (!\InstReg|out20_to_16\(3) & ((\RegFile|regs[17][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[25][7]~q\,
	datab => \InstReg|out20_to_16\(2),
	datac => \RegFile|regs[17][7]~q\,
	datad => \InstReg|out20_to_16\(3),
	combout => \RegFile|Mux56~4_combout\);

-- Location: LCCOMB_X32_Y16_N14
\RegFile|Mux56~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux56~5_combout\ = (\InstReg|out20_to_16\(2) & ((\RegFile|Mux56~4_combout\ & ((\RegFile|regs[29][7]~q\))) # (!\RegFile|Mux56~4_combout\ & (\RegFile|regs[21][7]~q\)))) # (!\InstReg|out20_to_16\(2) & (((\RegFile|Mux56~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[21][7]~q\,
	datab => \InstReg|out20_to_16\(2),
	datac => \RegFile|regs[29][7]~q\,
	datad => \RegFile|Mux56~4_combout\,
	combout => \RegFile|Mux56~5_combout\);

-- Location: LCCOMB_X31_Y22_N8
\RegFile|regs[26][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[26][7]~feeder_combout\ = \MemtoRegMux|output[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[7]~7_combout\,
	combout => \RegFile|regs[26][7]~feeder_combout\);

-- Location: FF_X31_Y22_N9
\RegFile|regs[26][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[26][7]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[26][7]~q\);

-- Location: FF_X30_Y22_N11
\RegFile|regs[30][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[7]~7_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[30][7]~q\);

-- Location: FF_X30_Y22_N1
\RegFile|regs[18][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[7]~7_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[18][7]~q\);

-- Location: LCCOMB_X29_Y22_N8
\RegFile|regs[22][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[22][7]~feeder_combout\ = \MemtoRegMux|output[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[7]~7_combout\,
	combout => \RegFile|regs[22][7]~feeder_combout\);

-- Location: FF_X29_Y22_N9
\RegFile|regs[22][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[22][7]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[22][7]~q\);

-- Location: LCCOMB_X30_Y22_N0
\RegFile|Mux56~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux56~6_combout\ = (\InstReg|out20_to_16\(2) & ((\InstReg|out20_to_16\(3)) # ((\RegFile|regs[22][7]~q\)))) # (!\InstReg|out20_to_16\(2) & (!\InstReg|out20_to_16\(3) & (\RegFile|regs[18][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(2),
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[18][7]~q\,
	datad => \RegFile|regs[22][7]~q\,
	combout => \RegFile|Mux56~6_combout\);

-- Location: LCCOMB_X30_Y22_N10
\RegFile|Mux56~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux56~7_combout\ = (\InstReg|out20_to_16\(3) & ((\RegFile|Mux56~6_combout\ & ((\RegFile|regs[30][7]~q\))) # (!\RegFile|Mux56~6_combout\ & (\RegFile|regs[26][7]~q\)))) # (!\InstReg|out20_to_16\(3) & (((\RegFile|Mux56~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[26][7]~q\,
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[30][7]~q\,
	datad => \RegFile|Mux56~6_combout\,
	combout => \RegFile|Mux56~7_combout\);

-- Location: LCCOMB_X37_Y18_N28
\RegFile|regs[20][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[20][7]~feeder_combout\ = \MemtoRegMux|output[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[7]~7_combout\,
	combout => \RegFile|regs[20][7]~feeder_combout\);

-- Location: FF_X37_Y18_N29
\RegFile|regs[20][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[20][7]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[20][7]~q\);

-- Location: FF_X37_Y20_N7
\RegFile|regs[28][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[7]~7_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[28][7]~q\);

-- Location: LCCOMB_X41_Y17_N28
\RegFile|regs[24][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[24][7]~feeder_combout\ = \MemtoRegMux|output[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[7]~7_combout\,
	combout => \RegFile|regs[24][7]~feeder_combout\);

-- Location: FF_X41_Y17_N29
\RegFile|regs[24][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[24][7]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[24][7]~q\);

-- Location: FF_X37_Y20_N21
\RegFile|regs[16][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[7]~7_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[16][7]~q\);

-- Location: LCCOMB_X37_Y20_N20
\RegFile|Mux56~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux56~8_combout\ = (\InstReg|out20_to_16\(2) & (((\InstReg|out20_to_16\(3))))) # (!\InstReg|out20_to_16\(2) & ((\InstReg|out20_to_16\(3) & (\RegFile|regs[24][7]~q\)) # (!\InstReg|out20_to_16\(3) & ((\RegFile|regs[16][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[24][7]~q\,
	datab => \InstReg|out20_to_16\(2),
	datac => \RegFile|regs[16][7]~q\,
	datad => \InstReg|out20_to_16\(3),
	combout => \RegFile|Mux56~8_combout\);

-- Location: LCCOMB_X37_Y20_N6
\RegFile|Mux56~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux56~9_combout\ = (\InstReg|out20_to_16\(2) & ((\RegFile|Mux56~8_combout\ & ((\RegFile|regs[28][7]~q\))) # (!\RegFile|Mux56~8_combout\ & (\RegFile|regs[20][7]~q\)))) # (!\InstReg|out20_to_16\(2) & (((\RegFile|Mux56~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[20][7]~q\,
	datab => \InstReg|out20_to_16\(2),
	datac => \RegFile|regs[28][7]~q\,
	datad => \RegFile|Mux56~8_combout\,
	combout => \RegFile|Mux56~9_combout\);

-- Location: LCCOMB_X37_Y20_N0
\RegFile|Mux56~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux56~10_combout\ = (\InstReg|out20_to_16\(0) & (\InstReg|out20_to_16\(1))) # (!\InstReg|out20_to_16\(0) & ((\InstReg|out20_to_16\(1) & (\RegFile|Mux56~7_combout\)) # (!\InstReg|out20_to_16\(1) & ((\RegFile|Mux56~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \InstReg|out20_to_16\(1),
	datac => \RegFile|Mux56~7_combout\,
	datad => \RegFile|Mux56~9_combout\,
	combout => \RegFile|Mux56~10_combout\);

-- Location: LCCOMB_X37_Y20_N30
\RegFile|Mux56~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux56~13_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|Mux56~10_combout\ & (\RegFile|Mux56~12_combout\)) # (!\RegFile|Mux56~10_combout\ & ((\RegFile|Mux56~5_combout\))))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|Mux56~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \RegFile|Mux56~12_combout\,
	datac => \RegFile|Mux56~5_combout\,
	datad => \RegFile|Mux56~10_combout\,
	combout => \RegFile|Mux56~13_combout\);

-- Location: LCCOMB_X41_Y19_N24
\RegFile|regs[2][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[2][7]~feeder_combout\ = \MemtoRegMux|output[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[7]~7_combout\,
	combout => \RegFile|regs[2][7]~feeder_combout\);

-- Location: FF_X41_Y19_N25
\RegFile|regs[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[2][7]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[2][7]~q\);

-- Location: FF_X37_Y19_N7
\RegFile|regs[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[7]~7_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[3][7]~q\);

-- Location: FF_X37_Y19_N13
\RegFile|regs[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[7]~7_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[1][7]~q\);

-- Location: LCCOMB_X40_Y20_N18
\RegFile|regs[5][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[5][7]~feeder_combout\ = \MemtoRegMux|output[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[7]~7_combout\,
	combout => \RegFile|regs[5][7]~feeder_combout\);

-- Location: FF_X40_Y20_N19
\RegFile|regs[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[5][7]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[5][7]~q\);

-- Location: FF_X36_Y20_N31
\RegFile|regs[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[7]~7_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[7][7]~q\);

-- Location: LCCOMB_X40_Y20_N20
\RegFile|regs[6][7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[6][7]~feeder_combout\ = \MemtoRegMux|output[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[7]~7_combout\,
	combout => \RegFile|regs[6][7]~feeder_combout\);

-- Location: FF_X40_Y20_N21
\RegFile|regs[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[6][7]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[6][7]~q\);

-- Location: FF_X36_Y20_N29
\RegFile|regs[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[7]~7_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[4][7]~q\);

-- Location: LCCOMB_X36_Y20_N28
\RegFile|Mux56~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux56~14_combout\ = (\InstReg|out20_to_16\(0) & (((\InstReg|out20_to_16\(1))))) # (!\InstReg|out20_to_16\(0) & ((\InstReg|out20_to_16\(1) & (\RegFile|regs[6][7]~q\)) # (!\InstReg|out20_to_16\(1) & ((\RegFile|regs[4][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \RegFile|regs[6][7]~q\,
	datac => \RegFile|regs[4][7]~q\,
	datad => \InstReg|out20_to_16\(1),
	combout => \RegFile|Mux56~14_combout\);

-- Location: LCCOMB_X36_Y20_N30
\RegFile|Mux56~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux56~15_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|Mux56~14_combout\ & ((\RegFile|regs[7][7]~q\))) # (!\RegFile|Mux56~14_combout\ & (\RegFile|regs[5][7]~q\)))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|Mux56~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \RegFile|regs[5][7]~q\,
	datac => \RegFile|regs[7][7]~q\,
	datad => \RegFile|Mux56~14_combout\,
	combout => \RegFile|Mux56~15_combout\);

-- Location: LCCOMB_X37_Y19_N12
\RegFile|Mux56~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux56~16_combout\ = (\RegFile|rd_data1[31]~4_combout\ & ((\RegFile|rd_data1[31]~5_combout\) # ((\RegFile|Mux56~15_combout\)))) # (!\RegFile|rd_data1[31]~4_combout\ & (!\RegFile|rd_data1[31]~5_combout\ & (\RegFile|regs[1][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~4_combout\,
	datab => \RegFile|rd_data1[31]~5_combout\,
	datac => \RegFile|regs[1][7]~q\,
	datad => \RegFile|Mux56~15_combout\,
	combout => \RegFile|Mux56~16_combout\);

-- Location: LCCOMB_X37_Y19_N6
\RegFile|Mux56~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux56~17_combout\ = (\RegFile|rd_data1[31]~5_combout\ & ((\RegFile|Mux56~16_combout\ & ((\RegFile|regs[3][7]~q\))) # (!\RegFile|Mux56~16_combout\ & (\RegFile|regs[2][7]~q\)))) # (!\RegFile|rd_data1[31]~5_combout\ & 
-- (((\RegFile|Mux56~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[2][7]~q\,
	datab => \RegFile|rd_data1[31]~5_combout\,
	datac => \RegFile|regs[3][7]~q\,
	datad => \RegFile|Mux56~16_combout\,
	combout => \RegFile|Mux56~17_combout\);

-- Location: LCCOMB_X37_Y20_N12
\RegFile|Mux56~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux56~18_combout\ = (\RegFile|rd_data1[31]~3_combout\ & (\RegFile|rd_data1[31]~2_combout\)) # (!\RegFile|rd_data1[31]~3_combout\ & ((\RegFile|rd_data1[31]~2_combout\ & (\RegFile|Mux56~13_combout\)) # (!\RegFile|rd_data1[31]~2_combout\ & 
-- ((\RegFile|Mux56~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~3_combout\,
	datab => \RegFile|rd_data1[31]~2_combout\,
	datac => \RegFile|Mux56~13_combout\,
	datad => \RegFile|Mux56~17_combout\,
	combout => \RegFile|Mux56~18_combout\);

-- Location: LCCOMB_X37_Y20_N18
\RegFile|Mux56~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux56~21_combout\ = (\RegFile|rd_data1[31]~3_combout\ & ((\RegFile|Mux56~18_combout\ & ((\RegFile|Mux56~20_combout\))) # (!\RegFile|Mux56~18_combout\ & (\RegFile|Mux56~3_combout\)))) # (!\RegFile|rd_data1[31]~3_combout\ & 
-- (((\RegFile|Mux56~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~3_combout\,
	datab => \RegFile|Mux56~3_combout\,
	datac => \RegFile|Mux56~20_combout\,
	datad => \RegFile|Mux56~18_combout\,
	combout => \RegFile|Mux56~21_combout\);

-- Location: LCCOMB_X39_Y20_N8
\RegFile|Mux56~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux56~22_combout\ = (\RegFile|Mux56~21_combout\ & ((\InstReg|out20_to_16\(0)) # ((\RegFile|rd_data1[31]~6_combout\) # (\InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \RegFile|rd_data1[31]~6_combout\,
	datac => \InstReg|out20_to_16\(2),
	datad => \RegFile|Mux56~21_combout\,
	combout => \RegFile|Mux56~22_combout\);

-- Location: FF_X39_Y20_N9
\RegFile|rd_data1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|Mux56~22_combout\,
	ena => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|rd_data1\(7));

-- Location: LCCOMB_X39_Y15_N28
\RegB|output[7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegB|output[7]~feeder_combout\ = \RegFile|rd_data1\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegFile|rd_data1\(7),
	combout => \RegB|output[7]~feeder_combout\);

-- Location: FF_X39_Y15_N29
\RegB|output[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegB|output[7]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegB|output\(7));

-- Location: LCCOMB_X34_Y16_N28
\Mem|SIG_data_out[22]~71\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_data_out[22]~71_combout\ = (\Mem|Storage|altsyncram_component|auto_generated|q_a\(22) & (((!\Mem|Equal0~3_combout\) # (!\Mem|Equal0~9_combout\)) # (!\Mem|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem|Equal0~6_combout\,
	datab => \Mem|Equal0~9_combout\,
	datac => \Mem|Equal0~3_combout\,
	datad => \Mem|Storage|altsyncram_component|auto_generated|q_a\(22),
	combout => \Mem|SIG_data_out[22]~71_combout\);

-- Location: LCCOMB_X34_Y16_N10
\Mem|SIG_data_out[22]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_data_out\(22) = (!\rst~input_o\ & ((GLOBAL(\Mem|SIG_data_out[31]~46clkctrl_outclk\) & ((\Mem|SIG_data_out[22]~71_combout\))) # (!GLOBAL(\Mem|SIG_data_out[31]~46clkctrl_outclk\) & (\Mem|SIG_data_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem|SIG_data_out\(22),
	datab => \rst~input_o\,
	datac => \Mem|SIG_data_out[22]~71_combout\,
	datad => \Mem|SIG_data_out[31]~46clkctrl_outclk\,
	combout => \Mem|SIG_data_out\(22));

-- Location: FF_X34_Y16_N11
\InstReg|out25_to_0[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mem|SIG_data_out\(22),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InstReg|out25_to_0\(22));

-- Location: LCCOMB_X34_Y22_N24
\RegFile|rd_data0[3]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|rd_data0[3]~3_combout\ = (\InstReg|out25_to_0\(25)) # ((\InstReg|out25_to_0\(24)) # ((\InstReg|out25_to_0\(22) & !\InstReg|out25_to_0\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out25_to_0\(22),
	datab => \InstReg|out25_to_0\(25),
	datac => \InstReg|out25_to_0\(24),
	datad => \InstReg|out25_to_0\(23),
	combout => \RegFile|rd_data0[3]~3_combout\);

-- Location: LCCOMB_X27_Y21_N4
\RegFile|regs[15][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[15][1]~feeder_combout\ = \MemtoRegMux|output[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[1]~1_combout\,
	combout => \RegFile|regs[15][1]~feeder_combout\);

-- Location: FF_X27_Y21_N5
\RegFile|regs[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[15][1]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[15][1]~q\);

-- Location: FF_X32_Y20_N21
\RegFile|regs[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[1]~1_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[13][1]~q\);

-- Location: FF_X31_Y17_N17
\RegFile|regs[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[1]~1_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[14][1]~q\);

-- Location: LCCOMB_X32_Y20_N6
\RegFile|Mux30~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux30~19_combout\ = (\InstReg|out25_to_0\(22) & ((\InstReg|out25_to_0\(21)) # ((\RegFile|regs[14][1]~q\)))) # (!\InstReg|out25_to_0\(22) & (!\InstReg|out25_to_0\(21) & (\RegFile|regs[12][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out25_to_0\(22),
	datab => \InstReg|out25_to_0\(21),
	datac => \RegFile|regs[12][1]~q\,
	datad => \RegFile|regs[14][1]~q\,
	combout => \RegFile|Mux30~19_combout\);

-- Location: LCCOMB_X32_Y20_N20
\RegFile|Mux30~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux30~20_combout\ = (\InstReg|out25_to_0\(21) & ((\RegFile|Mux30~19_combout\ & (\RegFile|regs[15][1]~q\)) # (!\RegFile|Mux30~19_combout\ & ((\RegFile|regs[13][1]~q\))))) # (!\InstReg|out25_to_0\(21) & (((\RegFile|Mux30~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[15][1]~q\,
	datab => \InstReg|out25_to_0\(21),
	datac => \RegFile|regs[13][1]~q\,
	datad => \RegFile|Mux30~19_combout\,
	combout => \RegFile|Mux30~20_combout\);

-- Location: FF_X36_Y22_N29
\RegFile|regs[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[1]~1_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[10][1]~q\);

-- Location: FF_X37_Y22_N9
\RegFile|regs[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[1]~1_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[11][1]~q\);

-- Location: LCCOMB_X32_Y22_N10
\RegFile|regs[8][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[8][1]~feeder_combout\ = \MemtoRegMux|output[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[1]~1_combout\,
	combout => \RegFile|regs[8][1]~feeder_combout\);

-- Location: FF_X32_Y22_N11
\RegFile|regs[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[8][1]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[8][1]~q\);

-- Location: LCCOMB_X31_Y22_N28
\RegFile|regs[9][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[9][1]~feeder_combout\ = \MemtoRegMux|output[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[1]~1_combout\,
	combout => \RegFile|regs[9][1]~feeder_combout\);

-- Location: FF_X31_Y22_N29
\RegFile|regs[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[9][1]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[9][1]~q\);

-- Location: LCCOMB_X32_Y22_N16
\RegFile|Mux30~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux30~2_combout\ = (\InstReg|out25_to_0\(21) & (((\RegFile|regs[9][1]~q\) # (\InstReg|out25_to_0\(22))))) # (!\InstReg|out25_to_0\(21) & (\RegFile|regs[8][1]~q\ & ((!\InstReg|out25_to_0\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[8][1]~q\,
	datab => \RegFile|regs[9][1]~q\,
	datac => \InstReg|out25_to_0\(21),
	datad => \InstReg|out25_to_0\(22),
	combout => \RegFile|Mux30~2_combout\);

-- Location: LCCOMB_X37_Y22_N8
\RegFile|Mux30~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux30~3_combout\ = (\InstReg|out25_to_0\(22) & ((\RegFile|Mux30~2_combout\ & ((\RegFile|regs[11][1]~q\))) # (!\RegFile|Mux30~2_combout\ & (\RegFile|regs[10][1]~q\)))) # (!\InstReg|out25_to_0\(22) & (((\RegFile|Mux30~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out25_to_0\(22),
	datab => \RegFile|regs[10][1]~q\,
	datac => \RegFile|regs[11][1]~q\,
	datad => \RegFile|Mux30~2_combout\,
	combout => \RegFile|Mux30~3_combout\);

-- Location: FF_X31_Y18_N17
\RegFile|regs[24][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[1]~1_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[24][1]~q\);

-- Location: FF_X34_Y22_N17
\RegFile|regs[16][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[1]~1_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[16][1]~q\);

-- Location: LCCOMB_X34_Y22_N22
\RegFile|Mux30~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux30~8_combout\ = (\InstReg|out25_to_0\(24) & ((\RegFile|regs[24][1]~q\) # ((\InstReg|out25_to_0\(23))))) # (!\InstReg|out25_to_0\(24) & (((\RegFile|regs[16][1]~q\ & !\InstReg|out25_to_0\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[24][1]~q\,
	datab => \RegFile|regs[16][1]~q\,
	datac => \InstReg|out25_to_0\(24),
	datad => \InstReg|out25_to_0\(23),
	combout => \RegFile|Mux30~8_combout\);

-- Location: FF_X35_Y18_N17
\RegFile|regs[20][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[1]~1_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[20][1]~q\);

-- Location: FF_X34_Y22_N7
\RegFile|regs[28][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[1]~1_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[28][1]~q\);

-- Location: LCCOMB_X34_Y22_N6
\RegFile|Mux30~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux30~9_combout\ = (\RegFile|Mux30~8_combout\ & (((\RegFile|regs[28][1]~q\) # (!\InstReg|out25_to_0\(23))))) # (!\RegFile|Mux30~8_combout\ & (\RegFile|regs[20][1]~q\ & ((\InstReg|out25_to_0\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux30~8_combout\,
	datab => \RegFile|regs[20][1]~q\,
	datac => \RegFile|regs[28][1]~q\,
	datad => \InstReg|out25_to_0\(23),
	combout => \RegFile|Mux30~9_combout\);

-- Location: FF_X35_Y16_N25
\RegFile|regs[21][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[1]~1_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[21][1]~q\);

-- Location: FF_X35_Y16_N23
\RegFile|regs[29][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[1]~1_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[29][1]~q\);

-- Location: FF_X34_Y16_N21
\RegFile|regs[17][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[1]~1_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[17][1]~q\);

-- Location: FF_X30_Y16_N21
\RegFile|regs[25][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[1]~1_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[25][1]~q\);

-- Location: LCCOMB_X34_Y16_N20
\RegFile|Mux30~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux30~6_combout\ = (\InstReg|out25_to_0\(24) & ((\InstReg|out25_to_0\(23)) # ((\RegFile|regs[25][1]~q\)))) # (!\InstReg|out25_to_0\(24) & (!\InstReg|out25_to_0\(23) & (\RegFile|regs[17][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out25_to_0\(24),
	datab => \InstReg|out25_to_0\(23),
	datac => \RegFile|regs[17][1]~q\,
	datad => \RegFile|regs[25][1]~q\,
	combout => \RegFile|Mux30~6_combout\);

-- Location: LCCOMB_X35_Y16_N22
\RegFile|Mux30~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux30~7_combout\ = (\InstReg|out25_to_0\(23) & ((\RegFile|Mux30~6_combout\ & ((\RegFile|regs[29][1]~q\))) # (!\RegFile|Mux30~6_combout\ & (\RegFile|regs[21][1]~q\)))) # (!\InstReg|out25_to_0\(23) & (((\RegFile|Mux30~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out25_to_0\(23),
	datab => \RegFile|regs[21][1]~q\,
	datac => \RegFile|regs[29][1]~q\,
	datad => \RegFile|Mux30~6_combout\,
	combout => \RegFile|Mux30~7_combout\);

-- Location: LCCOMB_X34_Y22_N4
\RegFile|Mux30~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux30~10_combout\ = (\InstReg|out25_to_0\(21) & (((\InstReg|out25_to_0\(22)) # (\RegFile|Mux30~7_combout\)))) # (!\InstReg|out25_to_0\(21) & (\RegFile|Mux30~9_combout\ & (!\InstReg|out25_to_0\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux30~9_combout\,
	datab => \InstReg|out25_to_0\(21),
	datac => \InstReg|out25_to_0\(22),
	datad => \RegFile|Mux30~7_combout\,
	combout => \RegFile|Mux30~10_combout\);

-- Location: FF_X30_Y22_N15
\RegFile|regs[30][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[1]~1_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[30][1]~q\);

-- Location: LCCOMB_X31_Y22_N2
\RegFile|regs[26][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[26][1]~feeder_combout\ = \MemtoRegMux|output[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[1]~1_combout\,
	combout => \RegFile|regs[26][1]~feeder_combout\);

-- Location: FF_X31_Y22_N3
\RegFile|regs[26][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[26][1]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[26][1]~q\);

-- Location: FF_X30_Y22_N21
\RegFile|regs[18][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[1]~1_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[18][1]~q\);

-- Location: FF_X31_Y21_N19
\RegFile|regs[22][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[1]~1_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[22][1]~q\);

-- Location: LCCOMB_X31_Y21_N0
\RegFile|Mux30~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux30~4_combout\ = (\InstReg|out25_to_0\(24) & (((\InstReg|out25_to_0\(23))))) # (!\InstReg|out25_to_0\(24) & ((\InstReg|out25_to_0\(23) & ((\RegFile|regs[22][1]~q\))) # (!\InstReg|out25_to_0\(23) & (\RegFile|regs[18][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[18][1]~q\,
	datab => \RegFile|regs[22][1]~q\,
	datac => \InstReg|out25_to_0\(24),
	datad => \InstReg|out25_to_0\(23),
	combout => \RegFile|Mux30~4_combout\);

-- Location: LCCOMB_X31_Y22_N14
\RegFile|Mux30~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux30~5_combout\ = (\InstReg|out25_to_0\(24) & ((\RegFile|Mux30~4_combout\ & (\RegFile|regs[30][1]~q\)) # (!\RegFile|Mux30~4_combout\ & ((\RegFile|regs[26][1]~q\))))) # (!\InstReg|out25_to_0\(24) & (((\RegFile|Mux30~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[30][1]~q\,
	datab => \InstReg|out25_to_0\(24),
	datac => \RegFile|regs[26][1]~q\,
	datad => \RegFile|Mux30~4_combout\,
	combout => \RegFile|Mux30~5_combout\);

-- Location: LCCOMB_X24_Y18_N8
\RegFile|regs~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs~2_combout\ = (\MemToReg~input_o\ & (((\ALUOut|output\(1))))) # (!\MemToReg~input_o\ & ((\JumpAndLink~input_o\ & ((\ALUOut|output\(1)))) # (!\JumpAndLink~input_o\ & (\InstReg|out15_to_0\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemToReg~input_o\,
	datab => \InstReg|out15_to_0\(1),
	datac => \ALUOut|output\(1),
	datad => \JumpAndLink~input_o\,
	combout => \RegFile|regs~2_combout\);

-- Location: FF_X24_Y18_N9
\RegFile|regs[31][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs~2_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|regs[31][13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[31][1]~q\);

-- Location: FF_X32_Y21_N17
\RegFile|regs[27][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[1]~1_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[27][1]~q\);

-- Location: FF_X31_Y21_N5
\RegFile|regs[23][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[1]~1_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[23][1]~q\);

-- Location: FF_X32_Y21_N11
\RegFile|regs[19][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[1]~1_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[19][1]~q\);

-- Location: LCCOMB_X32_Y21_N10
\RegFile|Mux30~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux30~11_combout\ = (\InstReg|out25_to_0\(24) & (((\InstReg|out25_to_0\(23))))) # (!\InstReg|out25_to_0\(24) & ((\InstReg|out25_to_0\(23) & (\RegFile|regs[23][1]~q\)) # (!\InstReg|out25_to_0\(23) & ((\RegFile|regs[19][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out25_to_0\(24),
	datab => \RegFile|regs[23][1]~q\,
	datac => \RegFile|regs[19][1]~q\,
	datad => \InstReg|out25_to_0\(23),
	combout => \RegFile|Mux30~11_combout\);

-- Location: LCCOMB_X32_Y21_N16
\RegFile|Mux30~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux30~12_combout\ = (\InstReg|out25_to_0\(24) & ((\RegFile|Mux30~11_combout\ & (\RegFile|regs[31][1]~q\)) # (!\RegFile|Mux30~11_combout\ & ((\RegFile|regs[27][1]~q\))))) # (!\InstReg|out25_to_0\(24) & (((\RegFile|Mux30~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out25_to_0\(24),
	datab => \RegFile|regs[31][1]~q\,
	datac => \RegFile|regs[27][1]~q\,
	datad => \RegFile|Mux30~11_combout\,
	combout => \RegFile|Mux30~12_combout\);

-- Location: LCCOMB_X34_Y22_N30
\RegFile|Mux30~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux30~13_combout\ = (\InstReg|out25_to_0\(22) & ((\RegFile|Mux30~10_combout\ & ((\RegFile|Mux30~12_combout\))) # (!\RegFile|Mux30~10_combout\ & (\RegFile|Mux30~5_combout\)))) # (!\InstReg|out25_to_0\(22) & (\RegFile|Mux30~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out25_to_0\(22),
	datab => \RegFile|Mux30~10_combout\,
	datac => \RegFile|Mux30~5_combout\,
	datad => \RegFile|Mux30~12_combout\,
	combout => \RegFile|Mux30~13_combout\);

-- Location: LCCOMB_X35_Y20_N10
\RegFile|regs[3][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[3][1]~feeder_combout\ = \MemtoRegMux|output[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[1]~1_combout\,
	combout => \RegFile|regs[3][1]~feeder_combout\);

-- Location: FF_X35_Y20_N11
\RegFile|regs[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[3][1]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[3][1]~q\);

-- Location: LCCOMB_X35_Y20_N28
\RegFile|regs[2][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[2][1]~feeder_combout\ = \MemtoRegMux|output[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[1]~1_combout\,
	combout => \RegFile|regs[2][1]~feeder_combout\);

-- Location: FF_X35_Y20_N29
\RegFile|regs[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[2][1]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[2][1]~q\);

-- Location: FF_X35_Y21_N25
\RegFile|regs[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[1]~1_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[1][1]~q\);

-- Location: LCCOMB_X35_Y21_N20
\RegFile|regs[5][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[5][1]~feeder_combout\ = \MemtoRegMux|output[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[1]~1_combout\,
	combout => \RegFile|regs[5][1]~feeder_combout\);

-- Location: FF_X35_Y21_N21
\RegFile|regs[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[5][1]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[5][1]~q\);

-- Location: FF_X34_Y21_N23
\RegFile|regs[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[1]~1_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[7][1]~q\);

-- Location: LCCOMB_X34_Y21_N28
\RegFile|regs[4][1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[4][1]~feeder_combout\ = \MemtoRegMux|output[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[1]~1_combout\,
	combout => \RegFile|regs[4][1]~feeder_combout\);

-- Location: FF_X34_Y21_N29
\RegFile|regs[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[4][1]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[4][1]~q\);

-- Location: FF_X34_Y19_N17
\RegFile|regs[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[1]~1_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[6][1]~q\);

-- Location: LCCOMB_X34_Y21_N18
\RegFile|Mux30~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux30~14_combout\ = (\InstReg|out25_to_0\(21) & (((\InstReg|out25_to_0\(22))))) # (!\InstReg|out25_to_0\(21) & ((\InstReg|out25_to_0\(22) & ((\RegFile|regs[6][1]~q\))) # (!\InstReg|out25_to_0\(22) & (\RegFile|regs[4][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out25_to_0\(21),
	datab => \RegFile|regs[4][1]~q\,
	datac => \RegFile|regs[6][1]~q\,
	datad => \InstReg|out25_to_0\(22),
	combout => \RegFile|Mux30~14_combout\);

-- Location: LCCOMB_X34_Y21_N22
\RegFile|Mux30~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux30~15_combout\ = (\InstReg|out25_to_0\(21) & ((\RegFile|Mux30~14_combout\ & ((\RegFile|regs[7][1]~q\))) # (!\RegFile|Mux30~14_combout\ & (\RegFile|regs[5][1]~q\)))) # (!\InstReg|out25_to_0\(21) & (((\RegFile|Mux30~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out25_to_0\(21),
	datab => \RegFile|regs[5][1]~q\,
	datac => \RegFile|regs[7][1]~q\,
	datad => \RegFile|Mux30~14_combout\,
	combout => \RegFile|Mux30~15_combout\);

-- Location: LCCOMB_X35_Y21_N24
\RegFile|Mux30~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux30~16_combout\ = (\RegFile|rd_data0[3]~2_combout\ & ((\RegFile|rd_data0[3]~6_combout\) # ((\RegFile|Mux30~15_combout\)))) # (!\RegFile|rd_data0[3]~2_combout\ & (!\RegFile|rd_data0[3]~6_combout\ & (\RegFile|regs[1][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data0[3]~2_combout\,
	datab => \RegFile|rd_data0[3]~6_combout\,
	datac => \RegFile|regs[1][1]~q\,
	datad => \RegFile|Mux30~15_combout\,
	combout => \RegFile|Mux30~16_combout\);

-- Location: LCCOMB_X34_Y22_N8
\RegFile|Mux30~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux30~17_combout\ = (\RegFile|rd_data0[3]~6_combout\ & ((\RegFile|Mux30~16_combout\ & (\RegFile|regs[3][1]~q\)) # (!\RegFile|Mux30~16_combout\ & ((\RegFile|regs[2][1]~q\))))) # (!\RegFile|rd_data0[3]~6_combout\ & (((\RegFile|Mux30~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[3][1]~q\,
	datab => \RegFile|regs[2][1]~q\,
	datac => \RegFile|rd_data0[3]~6_combout\,
	datad => \RegFile|Mux30~16_combout\,
	combout => \RegFile|Mux30~17_combout\);

-- Location: LCCOMB_X34_Y22_N10
\RegFile|Mux30~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux30~18_combout\ = (\RegFile|rd_data0[3]~5_combout\ & (\RegFile|rd_data0[3]~4_combout\)) # (!\RegFile|rd_data0[3]~5_combout\ & ((\RegFile|rd_data0[3]~4_combout\ & (\RegFile|Mux30~13_combout\)) # (!\RegFile|rd_data0[3]~4_combout\ & 
-- ((\RegFile|Mux30~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data0[3]~5_combout\,
	datab => \RegFile|rd_data0[3]~4_combout\,
	datac => \RegFile|Mux30~13_combout\,
	datad => \RegFile|Mux30~17_combout\,
	combout => \RegFile|Mux30~18_combout\);

-- Location: LCCOMB_X34_Y22_N28
\RegFile|Mux30~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux30~21_combout\ = (\RegFile|rd_data0[3]~5_combout\ & ((\RegFile|Mux30~18_combout\ & (\RegFile|Mux30~20_combout\)) # (!\RegFile|Mux30~18_combout\ & ((\RegFile|Mux30~3_combout\))))) # (!\RegFile|rd_data0[3]~5_combout\ & 
-- (((\RegFile|Mux30~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data0[3]~5_combout\,
	datab => \RegFile|Mux30~20_combout\,
	datac => \RegFile|Mux30~3_combout\,
	datad => \RegFile|Mux30~18_combout\,
	combout => \RegFile|Mux30~21_combout\);

-- Location: LCCOMB_X35_Y22_N26
\RegFile|Mux30~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux30~22_combout\ = (\RegFile|Mux30~21_combout\ & ((\InstReg|out25_to_0\(23)) # ((\RegFile|rd_data0[3]~3_combout\) # (\InstReg|out25_to_0\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out25_to_0\(23),
	datab => \RegFile|rd_data0[3]~3_combout\,
	datac => \InstReg|out25_to_0\(21),
	datad => \RegFile|Mux30~21_combout\,
	combout => \RegFile|Mux30~22_combout\);

-- Location: FF_X35_Y22_N27
\RegFile|rd_data0[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|Mux30~22_combout\,
	ena => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|rd_data0\(1));

-- Location: LCCOMB_X35_Y14_N28
\RegA|output[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegA|output[1]~feeder_combout\ = \RegFile|rd_data0\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RegFile|rd_data0\(1),
	combout => \RegA|output[1]~feeder_combout\);

-- Location: FF_X35_Y14_N29
\RegA|output[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegA|output[1]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegA|output\(1));

-- Location: LCCOMB_X32_Y14_N30
\RegAMux|output[1]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegAMux|output[1]~2_combout\ = (\ALUSrcA~input_o\ & ((\RegA|output\(1)))) # (!\ALUSrcA~input_o\ & (\PCReg|output\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PCReg|output\(1),
	datac => \ALUSrcA~input_o\,
	datad => \RegA|output\(1),
	combout => \RegAMux|output[1]~2_combout\);

-- Location: LCCOMB_X32_Y14_N18
\ALUOut|output[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \ALUOut|output[1]~feeder_combout\ = \RegAMux|output[1]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RegAMux|output[1]~2_combout\,
	combout => \ALUOut|output[1]~feeder_combout\);

-- Location: FF_X32_Y14_N19
\ALUOut|output[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ALUOut|output[1]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ALUOut|output\(1));

-- Location: LCCOMB_X32_Y17_N30
\MemtoRegMux|output[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MemtoRegMux|output[1]~1_combout\ = (\MemToReg~input_o\ & ((\ALUOut|output\(1)))) # (!\MemToReg~input_o\ & (\InstReg|out15_to_0\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemToReg~input_o\,
	datab => \InstReg|out15_to_0\(1),
	datad => \ALUOut|output\(1),
	combout => \MemtoRegMux|output[1]~1_combout\);

-- Location: FF_X32_Y20_N7
\RegFile|regs[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[1]~1_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[12][1]~q\);

-- Location: LCCOMB_X31_Y17_N16
\RegFile|Mux62~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux62~19_combout\ = (\InstReg|out20_to_16\(1) & (((\RegFile|regs[14][1]~q\) # (\InstReg|out20_to_16\(0))))) # (!\InstReg|out20_to_16\(1) & (\RegFile|regs[12][1]~q\ & ((!\InstReg|out20_to_16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(1),
	datab => \RegFile|regs[12][1]~q\,
	datac => \RegFile|regs[14][1]~q\,
	datad => \InstReg|out20_to_16\(0),
	combout => \RegFile|Mux62~19_combout\);

-- Location: LCCOMB_X34_Y17_N26
\RegFile|Mux62~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux62~20_combout\ = (\RegFile|Mux62~19_combout\ & ((\RegFile|regs[15][1]~q\) # ((!\InstReg|out20_to_16\(0))))) # (!\RegFile|Mux62~19_combout\ & (((\InstReg|out20_to_16\(0) & \RegFile|regs[13][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux62~19_combout\,
	datab => \RegFile|regs[15][1]~q\,
	datac => \InstReg|out20_to_16\(0),
	datad => \RegFile|regs[13][1]~q\,
	combout => \RegFile|Mux62~20_combout\);

-- Location: LCCOMB_X32_Y22_N8
\RegFile|Mux62~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux62~2_combout\ = (\InstReg|out20_to_16\(1) & (((\InstReg|out20_to_16\(0))))) # (!\InstReg|out20_to_16\(1) & ((\InstReg|out20_to_16\(0) & ((\RegFile|regs[9][1]~q\))) # (!\InstReg|out20_to_16\(0) & (\RegFile|regs[8][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[8][1]~q\,
	datab => \RegFile|regs[9][1]~q\,
	datac => \InstReg|out20_to_16\(1),
	datad => \InstReg|out20_to_16\(0),
	combout => \RegFile|Mux62~2_combout\);

-- Location: LCCOMB_X36_Y22_N28
\RegFile|Mux62~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux62~3_combout\ = (\InstReg|out20_to_16\(1) & ((\RegFile|Mux62~2_combout\ & (\RegFile|regs[11][1]~q\)) # (!\RegFile|Mux62~2_combout\ & ((\RegFile|regs[10][1]~q\))))) # (!\InstReg|out20_to_16\(1) & (((\RegFile|Mux62~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(1),
	datab => \RegFile|regs[11][1]~q\,
	datac => \RegFile|regs[10][1]~q\,
	datad => \RegFile|Mux62~2_combout\,
	combout => \RegFile|Mux62~3_combout\);

-- Location: LCCOMB_X31_Y21_N4
\RegFile|Mux62~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux62~11_combout\ = (\InstReg|out20_to_16\(2) & (((\RegFile|regs[23][1]~q\) # (\InstReg|out20_to_16\(3))))) # (!\InstReg|out20_to_16\(2) & (\RegFile|regs[19][1]~q\ & ((!\InstReg|out20_to_16\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(2),
	datab => \RegFile|regs[19][1]~q\,
	datac => \RegFile|regs[23][1]~q\,
	datad => \InstReg|out20_to_16\(3),
	combout => \RegFile|Mux62~11_combout\);

-- Location: LCCOMB_X36_Y17_N26
\RegFile|Mux62~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux62~12_combout\ = (\InstReg|out20_to_16\(3) & ((\RegFile|Mux62~11_combout\ & ((\RegFile|regs[31][1]~q\))) # (!\RegFile|Mux62~11_combout\ & (\RegFile|regs[27][1]~q\)))) # (!\InstReg|out20_to_16\(3) & (\RegFile|Mux62~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(3),
	datab => \RegFile|Mux62~11_combout\,
	datac => \RegFile|regs[27][1]~q\,
	datad => \RegFile|regs[31][1]~q\,
	combout => \RegFile|Mux62~12_combout\);

-- Location: LCCOMB_X30_Y16_N20
\RegFile|Mux62~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux62~4_combout\ = (\InstReg|out20_to_16\(2) & (((\InstReg|out20_to_16\(3))))) # (!\InstReg|out20_to_16\(2) & ((\InstReg|out20_to_16\(3) & ((\RegFile|regs[25][1]~q\))) # (!\InstReg|out20_to_16\(3) & (\RegFile|regs[17][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(2),
	datab => \RegFile|regs[17][1]~q\,
	datac => \RegFile|regs[25][1]~q\,
	datad => \InstReg|out20_to_16\(3),
	combout => \RegFile|Mux62~4_combout\);

-- Location: LCCOMB_X35_Y16_N24
\RegFile|Mux62~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux62~5_combout\ = (\InstReg|out20_to_16\(2) & ((\RegFile|Mux62~4_combout\ & (\RegFile|regs[29][1]~q\)) # (!\RegFile|Mux62~4_combout\ & ((\RegFile|regs[21][1]~q\))))) # (!\InstReg|out20_to_16\(2) & (((\RegFile|Mux62~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[29][1]~q\,
	datab => \InstReg|out20_to_16\(2),
	datac => \RegFile|regs[21][1]~q\,
	datad => \RegFile|Mux62~4_combout\,
	combout => \RegFile|Mux62~5_combout\);

-- Location: LCCOMB_X31_Y18_N16
\RegFile|Mux62~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux62~8_combout\ = (\InstReg|out20_to_16\(2) & (\InstReg|out20_to_16\(3))) # (!\InstReg|out20_to_16\(2) & ((\InstReg|out20_to_16\(3) & (\RegFile|regs[24][1]~q\)) # (!\InstReg|out20_to_16\(3) & ((\RegFile|regs[16][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(2),
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[24][1]~q\,
	datad => \RegFile|regs[16][1]~q\,
	combout => \RegFile|Mux62~8_combout\);

-- Location: LCCOMB_X35_Y18_N16
\RegFile|Mux62~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux62~9_combout\ = (\InstReg|out20_to_16\(2) & ((\RegFile|Mux62~8_combout\ & (\RegFile|regs[28][1]~q\)) # (!\RegFile|Mux62~8_combout\ & ((\RegFile|regs[20][1]~q\))))) # (!\InstReg|out20_to_16\(2) & (((\RegFile|Mux62~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(2),
	datab => \RegFile|regs[28][1]~q\,
	datac => \RegFile|regs[20][1]~q\,
	datad => \RegFile|Mux62~8_combout\,
	combout => \RegFile|Mux62~9_combout\);

-- Location: LCCOMB_X30_Y22_N20
\RegFile|Mux62~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux62~6_combout\ = (\InstReg|out20_to_16\(2) & ((\InstReg|out20_to_16\(3)) # ((\RegFile|regs[22][1]~q\)))) # (!\InstReg|out20_to_16\(2) & (!\InstReg|out20_to_16\(3) & (\RegFile|regs[18][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(2),
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[18][1]~q\,
	datad => \RegFile|regs[22][1]~q\,
	combout => \RegFile|Mux62~6_combout\);

-- Location: LCCOMB_X30_Y22_N14
\RegFile|Mux62~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux62~7_combout\ = (\InstReg|out20_to_16\(3) & ((\RegFile|Mux62~6_combout\ & ((\RegFile|regs[30][1]~q\))) # (!\RegFile|Mux62~6_combout\ & (\RegFile|regs[26][1]~q\)))) # (!\InstReg|out20_to_16\(3) & (((\RegFile|Mux62~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[26][1]~q\,
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[30][1]~q\,
	datad => \RegFile|Mux62~6_combout\,
	combout => \RegFile|Mux62~7_combout\);

-- Location: LCCOMB_X36_Y17_N20
\RegFile|Mux62~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux62~10_combout\ = (\InstReg|out20_to_16\(1) & ((\InstReg|out20_to_16\(0)) # ((\RegFile|Mux62~7_combout\)))) # (!\InstReg|out20_to_16\(1) & (!\InstReg|out20_to_16\(0) & (\RegFile|Mux62~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(1),
	datab => \InstReg|out20_to_16\(0),
	datac => \RegFile|Mux62~9_combout\,
	datad => \RegFile|Mux62~7_combout\,
	combout => \RegFile|Mux62~10_combout\);

-- Location: LCCOMB_X36_Y17_N4
\RegFile|Mux62~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux62~13_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|Mux62~10_combout\ & (\RegFile|Mux62~12_combout\)) # (!\RegFile|Mux62~10_combout\ & ((\RegFile|Mux62~5_combout\))))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|Mux62~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux62~12_combout\,
	datab => \InstReg|out20_to_16\(0),
	datac => \RegFile|Mux62~5_combout\,
	datad => \RegFile|Mux62~10_combout\,
	combout => \RegFile|Mux62~13_combout\);

-- Location: LCCOMB_X34_Y19_N16
\RegFile|Mux62~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux62~14_combout\ = (\InstReg|out20_to_16\(0) & (\InstReg|out20_to_16\(1))) # (!\InstReg|out20_to_16\(0) & ((\InstReg|out20_to_16\(1) & (\RegFile|regs[6][1]~q\)) # (!\InstReg|out20_to_16\(1) & ((\RegFile|regs[4][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \InstReg|out20_to_16\(1),
	datac => \RegFile|regs[6][1]~q\,
	datad => \RegFile|regs[4][1]~q\,
	combout => \RegFile|Mux62~14_combout\);

-- Location: LCCOMB_X35_Y21_N14
\RegFile|Mux62~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux62~15_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|Mux62~14_combout\ & (\RegFile|regs[7][1]~q\)) # (!\RegFile|Mux62~14_combout\ & ((\RegFile|regs[5][1]~q\))))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|Mux62~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[7][1]~q\,
	datab => \RegFile|regs[5][1]~q\,
	datac => \InstReg|out20_to_16\(0),
	datad => \RegFile|Mux62~14_combout\,
	combout => \RegFile|Mux62~15_combout\);

-- Location: LCCOMB_X36_Y19_N20
\RegFile|Mux62~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux62~16_combout\ = (\RegFile|rd_data1[31]~5_combout\ & (\RegFile|rd_data1[31]~4_combout\)) # (!\RegFile|rd_data1[31]~5_combout\ & ((\RegFile|rd_data1[31]~4_combout\ & ((\RegFile|Mux62~15_combout\))) # (!\RegFile|rd_data1[31]~4_combout\ & 
-- (\RegFile|regs[1][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~5_combout\,
	datab => \RegFile|rd_data1[31]~4_combout\,
	datac => \RegFile|regs[1][1]~q\,
	datad => \RegFile|Mux62~15_combout\,
	combout => \RegFile|Mux62~16_combout\);

-- Location: LCCOMB_X35_Y17_N8
\RegFile|Mux62~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux62~17_combout\ = (\RegFile|rd_data1[31]~5_combout\ & ((\RegFile|Mux62~16_combout\ & ((\RegFile|regs[3][1]~q\))) # (!\RegFile|Mux62~16_combout\ & (\RegFile|regs[2][1]~q\)))) # (!\RegFile|rd_data1[31]~5_combout\ & 
-- (((\RegFile|Mux62~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[2][1]~q\,
	datab => \RegFile|regs[3][1]~q\,
	datac => \RegFile|rd_data1[31]~5_combout\,
	datad => \RegFile|Mux62~16_combout\,
	combout => \RegFile|Mux62~17_combout\);

-- Location: LCCOMB_X36_Y17_N18
\RegFile|Mux62~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux62~18_combout\ = (\RegFile|rd_data1[31]~2_combout\ & ((\RegFile|rd_data1[31]~3_combout\) # ((\RegFile|Mux62~13_combout\)))) # (!\RegFile|rd_data1[31]~2_combout\ & (!\RegFile|rd_data1[31]~3_combout\ & ((\RegFile|Mux62~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~2_combout\,
	datab => \RegFile|rd_data1[31]~3_combout\,
	datac => \RegFile|Mux62~13_combout\,
	datad => \RegFile|Mux62~17_combout\,
	combout => \RegFile|Mux62~18_combout\);

-- Location: LCCOMB_X36_Y17_N28
\RegFile|Mux62~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux62~21_combout\ = (\RegFile|rd_data1[31]~3_combout\ & ((\RegFile|Mux62~18_combout\ & (\RegFile|Mux62~20_combout\)) # (!\RegFile|Mux62~18_combout\ & ((\RegFile|Mux62~3_combout\))))) # (!\RegFile|rd_data1[31]~3_combout\ & 
-- (((\RegFile|Mux62~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~3_combout\,
	datab => \RegFile|Mux62~20_combout\,
	datac => \RegFile|Mux62~3_combout\,
	datad => \RegFile|Mux62~18_combout\,
	combout => \RegFile|Mux62~21_combout\);

-- Location: LCCOMB_X37_Y17_N22
\RegFile|Mux62~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux62~22_combout\ = (\RegFile|Mux62~21_combout\ & ((\InstReg|out20_to_16\(0)) # ((\InstReg|out20_to_16\(2)) # (\RegFile|rd_data1[31]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \InstReg|out20_to_16\(2),
	datac => \RegFile|rd_data1[31]~6_combout\,
	datad => \RegFile|Mux62~21_combout\,
	combout => \RegFile|Mux62~22_combout\);

-- Location: FF_X37_Y17_N23
\RegFile|rd_data1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|Mux62~22_combout\,
	ena => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|rd_data1\(1));

-- Location: LCCOMB_X34_Y15_N2
\RegB|output[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegB|output[1]~feeder_combout\ = \RegFile|rd_data1\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegFile|rd_data1\(1),
	combout => \RegB|output[1]~feeder_combout\);

-- Location: FF_X34_Y15_N3
\RegB|output[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegB|output[1]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegB|output\(1));

-- Location: LCCOMB_X29_Y15_N2
\Mem|SIG_data_out[13]~79\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_data_out[13]~79_combout\ = (\Mem|Storage|altsyncram_component|auto_generated|q_a\(13) & (((!\Mem|Equal0~6_combout\) # (!\Mem|Equal0~9_combout\)) # (!\Mem|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem|Storage|altsyncram_component|auto_generated|q_a\(13),
	datab => \Mem|Equal0~3_combout\,
	datac => \Mem|Equal0~9_combout\,
	datad => \Mem|Equal0~6_combout\,
	combout => \Mem|SIG_data_out[13]~79_combout\);

-- Location: LCCOMB_X29_Y15_N18
\Mem|SIG_data_out[13]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_data_out\(13) = (!\rst~input_o\ & ((GLOBAL(\Mem|SIG_data_out[31]~46clkctrl_outclk\) & ((\Mem|SIG_data_out[13]~79_combout\))) # (!GLOBAL(\Mem|SIG_data_out[31]~46clkctrl_outclk\) & (\Mem|SIG_data_out\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem|SIG_data_out\(13),
	datab => \Mem|SIG_data_out[13]~79_combout\,
	datac => \rst~input_o\,
	datad => \Mem|SIG_data_out[31]~46clkctrl_outclk\,
	combout => \Mem|SIG_data_out\(13));

-- Location: FF_X29_Y15_N19
\InstReg|out15_to_0[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mem|SIG_data_out\(13),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InstReg|out15_to_0\(13));

-- Location: LCCOMB_X30_Y17_N12
\RegDstMux|output[2]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegDstMux|output[2]~3_combout\ = (\RegDst~input_o\ & (\InstReg|out15_to_0\(13))) # (!\RegDst~input_o\ & ((\InstReg|out20_to_16\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RegDst~input_o\,
	datac => \InstReg|out15_to_0\(13),
	datad => \InstReg|out20_to_16\(2),
	combout => \RegDstMux|output[2]~3_combout\);

-- Location: LCCOMB_X30_Y19_N22
\RegFile|Decoder0~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Decoder0~35_combout\ = (\RegDstMux|output[2]~3_combout\ & (\RegFile|Decoder0~55_combout\ & \RegFile|Decoder0~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RegDstMux|output[2]~3_combout\,
	datac => \RegFile|Decoder0~55_combout\,
	datad => \RegFile|Decoder0~53_combout\,
	combout => \RegFile|Decoder0~35_combout\);

-- Location: FF_X29_Y22_N11
\RegFile|regs[23][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[23][6]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[23][6]~q\);

-- Location: FF_X29_Y20_N27
\RegFile|regs[19][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[6]~6_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[19][6]~q\);

-- Location: LCCOMB_X29_Y20_N26
\RegFile|Mux57~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux57~9_combout\ = (\InstReg|out20_to_16\(3) & (((\InstReg|out20_to_16\(2))))) # (!\InstReg|out20_to_16\(3) & ((\InstReg|out20_to_16\(2) & (\RegFile|regs[23][6]~q\)) # (!\InstReg|out20_to_16\(2) & ((\RegFile|regs[19][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(3),
	datab => \RegFile|regs[23][6]~q\,
	datac => \RegFile|regs[19][6]~q\,
	datad => \InstReg|out20_to_16\(2),
	combout => \RegFile|Mux57~9_combout\);

-- Location: LCCOMB_X26_Y18_N8
\RegFile|regs~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs~7_combout\ = (!\MemToReg~input_o\ & (\InstReg|out15_to_0\(6) & !\JumpAndLink~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemToReg~input_o\,
	datac => \InstReg|out15_to_0\(6),
	datad => \JumpAndLink~input_o\,
	combout => \RegFile|regs~7_combout\);

-- Location: FF_X26_Y18_N9
\RegFile|regs[31][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs~7_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|regs[31][13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[31][6]~q\);

-- Location: FF_X29_Y20_N5
\RegFile|regs[27][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[6]~6_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[27][6]~q\);

-- Location: LCCOMB_X29_Y20_N4
\RegFile|Mux57~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux57~10_combout\ = (\RegFile|Mux57~9_combout\ & ((\RegFile|regs[31][6]~q\) # ((!\InstReg|out20_to_16\(3))))) # (!\RegFile|Mux57~9_combout\ & (((\RegFile|regs[27][6]~q\ & \InstReg|out20_to_16\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux57~9_combout\,
	datab => \RegFile|regs[31][6]~q\,
	datac => \RegFile|regs[27][6]~q\,
	datad => \InstReg|out20_to_16\(3),
	combout => \RegFile|Mux57~10_combout\);

-- Location: LCCOMB_X30_Y22_N6
\RegFile|regs[30][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[30][6]~feeder_combout\ = \MemtoRegMux|output[6]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[6]~6_combout\,
	combout => \RegFile|regs[30][6]~feeder_combout\);

-- Location: FF_X30_Y22_N7
\RegFile|regs[30][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[30][6]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[30][6]~q\);

-- Location: FF_X31_Y22_N27
\RegFile|regs[26][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[6]~6_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[26][6]~q\);

-- Location: LCCOMB_X29_Y22_N20
\RegFile|regs[22][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[22][6]~feeder_combout\ = \MemtoRegMux|output[6]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[6]~6_combout\,
	combout => \RegFile|regs[22][6]~feeder_combout\);

-- Location: FF_X29_Y22_N21
\RegFile|regs[22][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[22][6]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[22][6]~q\);

-- Location: FF_X30_Y22_N13
\RegFile|regs[18][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[6]~6_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[18][6]~q\);

-- Location: LCCOMB_X30_Y22_N12
\RegFile|Mux57~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux57~2_combout\ = (\InstReg|out20_to_16\(3) & (((\InstReg|out20_to_16\(2))))) # (!\InstReg|out20_to_16\(3) & ((\InstReg|out20_to_16\(2) & (\RegFile|regs[22][6]~q\)) # (!\InstReg|out20_to_16\(2) & ((\RegFile|regs[18][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[22][6]~q\,
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[18][6]~q\,
	datad => \InstReg|out20_to_16\(2),
	combout => \RegFile|Mux57~2_combout\);

-- Location: LCCOMB_X31_Y22_N26
\RegFile|Mux57~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux57~3_combout\ = (\InstReg|out20_to_16\(3) & ((\RegFile|Mux57~2_combout\ & (\RegFile|regs[30][6]~q\)) # (!\RegFile|Mux57~2_combout\ & ((\RegFile|regs[26][6]~q\))))) # (!\InstReg|out20_to_16\(3) & (((\RegFile|Mux57~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[30][6]~q\,
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[26][6]~q\,
	datad => \RegFile|Mux57~2_combout\,
	combout => \RegFile|Mux57~3_combout\);

-- Location: LCCOMB_X32_Y16_N8
\RegFile|regs[21][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[21][6]~feeder_combout\ = \MemtoRegMux|output[6]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[6]~6_combout\,
	combout => \RegFile|regs[21][6]~feeder_combout\);

-- Location: FF_X32_Y16_N9
\RegFile|regs[21][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[21][6]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[21][6]~q\);

-- Location: FF_X32_Y16_N7
\RegFile|regs[29][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[6]~6_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[29][6]~q\);

-- Location: LCCOMB_X30_Y16_N2
\RegFile|regs[25][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[25][6]~feeder_combout\ = \MemtoRegMux|output[6]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[6]~6_combout\,
	combout => \RegFile|regs[25][6]~feeder_combout\);

-- Location: FF_X30_Y16_N3
\RegFile|regs[25][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[25][6]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[25][6]~q\);

-- Location: FF_X31_Y16_N13
\RegFile|regs[17][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[6]~6_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[17][6]~q\);

-- Location: LCCOMB_X31_Y16_N12
\RegFile|Mux57~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux57~4_combout\ = (\InstReg|out20_to_16\(2) & (((\InstReg|out20_to_16\(3))))) # (!\InstReg|out20_to_16\(2) & ((\InstReg|out20_to_16\(3) & (\RegFile|regs[25][6]~q\)) # (!\InstReg|out20_to_16\(3) & ((\RegFile|regs[17][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[25][6]~q\,
	datab => \InstReg|out20_to_16\(2),
	datac => \RegFile|regs[17][6]~q\,
	datad => \InstReg|out20_to_16\(3),
	combout => \RegFile|Mux57~4_combout\);

-- Location: LCCOMB_X32_Y16_N6
\RegFile|Mux57~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux57~5_combout\ = (\InstReg|out20_to_16\(2) & ((\RegFile|Mux57~4_combout\ & ((\RegFile|regs[29][6]~q\))) # (!\RegFile|Mux57~4_combout\ & (\RegFile|regs[21][6]~q\)))) # (!\InstReg|out20_to_16\(2) & (((\RegFile|Mux57~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[21][6]~q\,
	datab => \InstReg|out20_to_16\(2),
	datac => \RegFile|regs[29][6]~q\,
	datad => \RegFile|Mux57~4_combout\,
	combout => \RegFile|Mux57~5_combout\);

-- Location: LCCOMB_X35_Y18_N2
\RegFile|regs[20][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[20][6]~feeder_combout\ = \MemtoRegMux|output[6]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[6]~6_combout\,
	combout => \RegFile|regs[20][6]~feeder_combout\);

-- Location: FF_X35_Y18_N3
\RegFile|regs[20][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[20][6]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[20][6]~q\);

-- Location: FF_X35_Y18_N1
\RegFile|regs[28][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[6]~6_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[28][6]~q\);

-- Location: LCCOMB_X29_Y18_N14
\RegFile|regs[24][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[24][6]~feeder_combout\ = \MemtoRegMux|output[6]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[6]~6_combout\,
	combout => \RegFile|regs[24][6]~feeder_combout\);

-- Location: FF_X29_Y18_N15
\RegFile|regs[24][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[24][6]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[24][6]~q\);

-- Location: FF_X30_Y18_N3
\RegFile|regs[16][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[6]~6_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[16][6]~q\);

-- Location: LCCOMB_X30_Y18_N2
\RegFile|Mux57~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux57~6_combout\ = (\InstReg|out20_to_16\(3) & ((\RegFile|regs[24][6]~q\) # ((\InstReg|out20_to_16\(2))))) # (!\InstReg|out20_to_16\(3) & (((\RegFile|regs[16][6]~q\ & !\InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[24][6]~q\,
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[16][6]~q\,
	datad => \InstReg|out20_to_16\(2),
	combout => \RegFile|Mux57~6_combout\);

-- Location: LCCOMB_X35_Y18_N0
\RegFile|Mux57~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux57~7_combout\ = (\InstReg|out20_to_16\(2) & ((\RegFile|Mux57~6_combout\ & ((\RegFile|regs[28][6]~q\))) # (!\RegFile|Mux57~6_combout\ & (\RegFile|regs[20][6]~q\)))) # (!\InstReg|out20_to_16\(2) & (((\RegFile|Mux57~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(2),
	datab => \RegFile|regs[20][6]~q\,
	datac => \RegFile|regs[28][6]~q\,
	datad => \RegFile|Mux57~6_combout\,
	combout => \RegFile|Mux57~7_combout\);

-- Location: LCCOMB_X36_Y19_N6
\RegFile|Mux57~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux57~8_combout\ = (\InstReg|out20_to_16\(1) & (\InstReg|out20_to_16\(0))) # (!\InstReg|out20_to_16\(1) & ((\InstReg|out20_to_16\(0) & (\RegFile|Mux57~5_combout\)) # (!\InstReg|out20_to_16\(0) & ((\RegFile|Mux57~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(1),
	datab => \InstReg|out20_to_16\(0),
	datac => \RegFile|Mux57~5_combout\,
	datad => \RegFile|Mux57~7_combout\,
	combout => \RegFile|Mux57~8_combout\);

-- Location: LCCOMB_X36_Y19_N12
\RegFile|Mux57~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux57~11_combout\ = (\InstReg|out20_to_16\(1) & ((\RegFile|Mux57~8_combout\ & (\RegFile|Mux57~10_combout\)) # (!\RegFile|Mux57~8_combout\ & ((\RegFile|Mux57~3_combout\))))) # (!\InstReg|out20_to_16\(1) & (((\RegFile|Mux57~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux57~10_combout\,
	datab => \InstReg|out20_to_16\(1),
	datac => \RegFile|Mux57~3_combout\,
	datad => \RegFile|Mux57~8_combout\,
	combout => \RegFile|Mux57~11_combout\);

-- Location: LCCOMB_X36_Y23_N8
\RegFile|regs[11][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[11][6]~feeder_combout\ = \MemtoRegMux|output[6]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[6]~6_combout\,
	combout => \RegFile|regs[11][6]~feeder_combout\);

-- Location: FF_X36_Y23_N9
\RegFile|regs[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[11][6]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[11][6]~q\);

-- Location: LCCOMB_X36_Y23_N26
\RegFile|regs[9][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[9][6]~feeder_combout\ = \MemtoRegMux|output[6]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[6]~6_combout\,
	combout => \RegFile|regs[9][6]~feeder_combout\);

-- Location: FF_X36_Y23_N27
\RegFile|regs[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[9][6]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[9][6]~q\);

-- Location: LCCOMB_X37_Y23_N24
\RegFile|regs[10][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[10][6]~feeder_combout\ = \MemtoRegMux|output[6]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[6]~6_combout\,
	combout => \RegFile|regs[10][6]~feeder_combout\);

-- Location: FF_X37_Y23_N25
\RegFile|regs[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[10][6]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[10][6]~q\);

-- Location: FF_X37_Y23_N19
\RegFile|regs[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[6]~6_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[8][6]~q\);

-- Location: LCCOMB_X37_Y23_N18
\RegFile|Mux57~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux57~12_combout\ = (\InstReg|out20_to_16\(1) & ((\RegFile|regs[10][6]~q\) # ((\InstReg|out20_to_16\(0))))) # (!\InstReg|out20_to_16\(1) & (((\RegFile|regs[8][6]~q\ & !\InstReg|out20_to_16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(1),
	datab => \RegFile|regs[10][6]~q\,
	datac => \RegFile|regs[8][6]~q\,
	datad => \InstReg|out20_to_16\(0),
	combout => \RegFile|Mux57~12_combout\);

-- Location: LCCOMB_X37_Y23_N12
\RegFile|Mux57~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux57~13_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|Mux57~12_combout\ & (\RegFile|regs[11][6]~q\)) # (!\RegFile|Mux57~12_combout\ & ((\RegFile|regs[9][6]~q\))))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|Mux57~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[11][6]~q\,
	datab => \InstReg|out20_to_16\(0),
	datac => \RegFile|regs[9][6]~q\,
	datad => \RegFile|Mux57~12_combout\,
	combout => \RegFile|Mux57~13_combout\);

-- Location: LCCOMB_X35_Y20_N30
\RegFile|regs[2][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[2][6]~feeder_combout\ = \MemtoRegMux|output[6]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[6]~6_combout\,
	combout => \RegFile|regs[2][6]~feeder_combout\);

-- Location: FF_X35_Y20_N31
\RegFile|regs[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[2][6]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[2][6]~q\);

-- Location: FF_X36_Y19_N27
\RegFile|regs[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[6]~6_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[1][6]~q\);

-- Location: LCCOMB_X36_Y19_N26
\RegFile|Mux57~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux57~16_combout\ = (\RegFile|rd_data1[31]~4_combout\ & (((\RegFile|rd_data1[31]~5_combout\)))) # (!\RegFile|rd_data1[31]~4_combout\ & ((\RegFile|rd_data1[31]~5_combout\ & (\RegFile|regs[2][6]~q\)) # (!\RegFile|rd_data1[31]~5_combout\ & 
-- ((\RegFile|regs[1][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[2][6]~q\,
	datab => \RegFile|rd_data1[31]~4_combout\,
	datac => \RegFile|regs[1][6]~q\,
	datad => \RegFile|rd_data1[31]~5_combout\,
	combout => \RegFile|Mux57~16_combout\);

-- Location: FF_X36_Y19_N29
\RegFile|regs[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[6]~6_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[3][6]~q\);

-- Location: LCCOMB_X35_Y17_N24
\RegFile|regs[6][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[6][6]~feeder_combout\ = \MemtoRegMux|output[6]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[6]~6_combout\,
	combout => \RegFile|regs[6][6]~feeder_combout\);

-- Location: FF_X35_Y17_N25
\RegFile|regs[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[6][6]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[6][6]~q\);

-- Location: FF_X36_Y20_N7
\RegFile|regs[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[6]~6_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[7][6]~q\);

-- Location: LCCOMB_X36_Y22_N8
\RegFile|regs[5][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[5][6]~feeder_combout\ = \MemtoRegMux|output[6]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[6]~6_combout\,
	combout => \RegFile|regs[5][6]~feeder_combout\);

-- Location: FF_X36_Y22_N9
\RegFile|regs[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[5][6]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[5][6]~q\);

-- Location: FF_X36_Y20_N17
\RegFile|regs[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[6]~6_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[4][6]~q\);

-- Location: LCCOMB_X36_Y20_N16
\RegFile|Mux57~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux57~14_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|regs[5][6]~q\) # ((\InstReg|out20_to_16\(1))))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|regs[4][6]~q\ & !\InstReg|out20_to_16\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \RegFile|regs[5][6]~q\,
	datac => \RegFile|regs[4][6]~q\,
	datad => \InstReg|out20_to_16\(1),
	combout => \RegFile|Mux57~14_combout\);

-- Location: LCCOMB_X36_Y20_N6
\RegFile|Mux57~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux57~15_combout\ = (\InstReg|out20_to_16\(1) & ((\RegFile|Mux57~14_combout\ & ((\RegFile|regs[7][6]~q\))) # (!\RegFile|Mux57~14_combout\ & (\RegFile|regs[6][6]~q\)))) # (!\InstReg|out20_to_16\(1) & (((\RegFile|Mux57~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(1),
	datab => \RegFile|regs[6][6]~q\,
	datac => \RegFile|regs[7][6]~q\,
	datad => \RegFile|Mux57~14_combout\,
	combout => \RegFile|Mux57~15_combout\);

-- Location: LCCOMB_X36_Y19_N28
\RegFile|Mux57~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux57~17_combout\ = (\RegFile|Mux57~16_combout\ & (((\RegFile|regs[3][6]~q\)) # (!\RegFile|rd_data1[31]~4_combout\))) # (!\RegFile|Mux57~16_combout\ & (\RegFile|rd_data1[31]~4_combout\ & ((\RegFile|Mux57~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux57~16_combout\,
	datab => \RegFile|rd_data1[31]~4_combout\,
	datac => \RegFile|regs[3][6]~q\,
	datad => \RegFile|Mux57~15_combout\,
	combout => \RegFile|Mux57~17_combout\);

-- Location: LCCOMB_X36_Y19_N30
\RegFile|Mux57~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux57~18_combout\ = (\RegFile|rd_data1[31]~3_combout\ & ((\RegFile|rd_data1[31]~2_combout\) # ((\RegFile|Mux57~13_combout\)))) # (!\RegFile|rd_data1[31]~3_combout\ & (!\RegFile|rd_data1[31]~2_combout\ & ((\RegFile|Mux57~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~3_combout\,
	datab => \RegFile|rd_data1[31]~2_combout\,
	datac => \RegFile|Mux57~13_combout\,
	datad => \RegFile|Mux57~17_combout\,
	combout => \RegFile|Mux57~18_combout\);

-- Location: LCCOMB_X32_Y17_N28
\RegFile|regs[15][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[15][6]~feeder_combout\ = \MemtoRegMux|output[6]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[6]~6_combout\,
	combout => \RegFile|regs[15][6]~feeder_combout\);

-- Location: FF_X32_Y17_N29
\RegFile|regs[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[15][6]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[15][6]~q\);

-- Location: FF_X24_Y17_N29
\RegFile|regs[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[6]~6_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[14][6]~q\);

-- Location: LCCOMB_X25_Y17_N2
\RegFile|regs[13][6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[13][6]~feeder_combout\ = \MemtoRegMux|output[6]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[6]~6_combout\,
	combout => \RegFile|regs[13][6]~feeder_combout\);

-- Location: FF_X25_Y17_N3
\RegFile|regs[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[13][6]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[13][6]~q\);

-- Location: FF_X24_Y17_N7
\RegFile|regs[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[6]~6_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[12][6]~q\);

-- Location: LCCOMB_X24_Y17_N6
\RegFile|Mux57~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux57~19_combout\ = (\InstReg|out20_to_16\(1) & (((\InstReg|out20_to_16\(0))))) # (!\InstReg|out20_to_16\(1) & ((\InstReg|out20_to_16\(0) & (\RegFile|regs[13][6]~q\)) # (!\InstReg|out20_to_16\(0) & ((\RegFile|regs[12][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[13][6]~q\,
	datab => \InstReg|out20_to_16\(1),
	datac => \RegFile|regs[12][6]~q\,
	datad => \InstReg|out20_to_16\(0),
	combout => \RegFile|Mux57~19_combout\);

-- Location: LCCOMB_X24_Y17_N28
\RegFile|Mux57~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux57~20_combout\ = (\InstReg|out20_to_16\(1) & ((\RegFile|Mux57~19_combout\ & (\RegFile|regs[15][6]~q\)) # (!\RegFile|Mux57~19_combout\ & ((\RegFile|regs[14][6]~q\))))) # (!\InstReg|out20_to_16\(1) & (((\RegFile|Mux57~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[15][6]~q\,
	datab => \InstReg|out20_to_16\(1),
	datac => \RegFile|regs[14][6]~q\,
	datad => \RegFile|Mux57~19_combout\,
	combout => \RegFile|Mux57~20_combout\);

-- Location: LCCOMB_X36_Y19_N16
\RegFile|Mux57~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux57~21_combout\ = (\RegFile|rd_data1[31]~2_combout\ & ((\RegFile|Mux57~18_combout\ & ((\RegFile|Mux57~20_combout\))) # (!\RegFile|Mux57~18_combout\ & (\RegFile|Mux57~11_combout\)))) # (!\RegFile|rd_data1[31]~2_combout\ & 
-- (((\RegFile|Mux57~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux57~11_combout\,
	datab => \RegFile|rd_data1[31]~2_combout\,
	datac => \RegFile|Mux57~18_combout\,
	datad => \RegFile|Mux57~20_combout\,
	combout => \RegFile|Mux57~21_combout\);

-- Location: LCCOMB_X40_Y19_N10
\RegFile|Mux57~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux57~22_combout\ = (\RegFile|Mux57~21_combout\ & ((\InstReg|out20_to_16\(0)) # ((\RegFile|rd_data1[31]~6_combout\) # (\InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \RegFile|rd_data1[31]~6_combout\,
	datac => \InstReg|out20_to_16\(2),
	datad => \RegFile|Mux57~21_combout\,
	combout => \RegFile|Mux57~22_combout\);

-- Location: FF_X40_Y19_N11
\RegFile|rd_data1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|Mux57~22_combout\,
	ena => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|rd_data1\(6));

-- Location: LCCOMB_X40_Y15_N24
\RegB|output[6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegB|output[6]~feeder_combout\ = \RegFile|rd_data1\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RegFile|rd_data1\(6),
	combout => \RegB|output[6]~feeder_combout\);

-- Location: FF_X40_Y15_N25
\RegB|output[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegB|output[6]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegB|output\(6));

-- Location: LCCOMB_X31_Y18_N26
\Mem|SIG_data_out[19]~68\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_data_out[19]~68_combout\ = (\Mem|Storage|altsyncram_component|auto_generated|q_a\(19) & (((!\Mem|Equal0~3_combout\) # (!\Mem|Equal0~6_combout\)) # (!\Mem|Equal0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem|Equal0~9_combout\,
	datab => \Mem|Equal0~6_combout\,
	datac => \Mem|Equal0~3_combout\,
	datad => \Mem|Storage|altsyncram_component|auto_generated|q_a\(19),
	combout => \Mem|SIG_data_out[19]~68_combout\);

-- Location: LCCOMB_X31_Y18_N8
\Mem|SIG_data_out[19]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_data_out\(19) = (!\rst~input_o\ & ((GLOBAL(\Mem|SIG_data_out[31]~46clkctrl_outclk\) & (\Mem|SIG_data_out[19]~68_combout\)) # (!GLOBAL(\Mem|SIG_data_out[31]~46clkctrl_outclk\) & ((\Mem|SIG_data_out\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem|SIG_data_out[19]~68_combout\,
	datab => \rst~input_o\,
	datac => \Mem|SIG_data_out\(19),
	datad => \Mem|SIG_data_out[31]~46clkctrl_outclk\,
	combout => \Mem|SIG_data_out\(19));

-- Location: FF_X31_Y18_N9
\InstReg|out20_to_16[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mem|SIG_data_out\(19),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InstReg|out20_to_16\(3));

-- Location: LCCOMB_X35_Y19_N0
\RegFile|rd_data1[31]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|rd_data1[31]~3_combout\ = (\InstReg|out20_to_16\(3) & !\InstReg|out20_to_16\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InstReg|out20_to_16\(3),
	datad => \InstReg|out20_to_16\(4),
	combout => \RegFile|rd_data1[31]~3_combout\);

-- Location: LCCOMB_X32_Y17_N26
\MemtoRegMux|output[5]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MemtoRegMux|output[5]~5_combout\ = (!\MemToReg~input_o\ & \InstReg|out15_to_0\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemToReg~input_o\,
	datad => \InstReg|out15_to_0\(5),
	combout => \MemtoRegMux|output[5]~5_combout\);

-- Location: LCCOMB_X36_Y22_N14
\RegFile|regs[10][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[10][5]~feeder_combout\ = \MemtoRegMux|output[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[5]~5_combout\,
	combout => \RegFile|regs[10][5]~feeder_combout\);

-- Location: FF_X36_Y22_N15
\RegFile|regs[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[10][5]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[10][5]~q\);

-- Location: FF_X37_Y22_N27
\RegFile|regs[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[5]~5_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[11][5]~q\);

-- Location: LCCOMB_X37_Y22_N4
\RegFile|regs[9][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[9][5]~feeder_combout\ = \MemtoRegMux|output[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[5]~5_combout\,
	combout => \RegFile|regs[9][5]~feeder_combout\);

-- Location: FF_X37_Y22_N5
\RegFile|regs[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[9][5]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[9][5]~q\);

-- Location: FF_X38_Y22_N19
\RegFile|regs[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[5]~5_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[8][5]~q\);

-- Location: LCCOMB_X38_Y22_N18
\RegFile|Mux58~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux58~2_combout\ = (\InstReg|out20_to_16\(1) & (((\InstReg|out20_to_16\(0))))) # (!\InstReg|out20_to_16\(1) & ((\InstReg|out20_to_16\(0) & (\RegFile|regs[9][5]~q\)) # (!\InstReg|out20_to_16\(0) & ((\RegFile|regs[8][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(1),
	datab => \RegFile|regs[9][5]~q\,
	datac => \RegFile|regs[8][5]~q\,
	datad => \InstReg|out20_to_16\(0),
	combout => \RegFile|Mux58~2_combout\);

-- Location: LCCOMB_X37_Y22_N26
\RegFile|Mux58~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux58~3_combout\ = (\InstReg|out20_to_16\(1) & ((\RegFile|Mux58~2_combout\ & ((\RegFile|regs[11][5]~q\))) # (!\RegFile|Mux58~2_combout\ & (\RegFile|regs[10][5]~q\)))) # (!\InstReg|out20_to_16\(1) & (((\RegFile|Mux58~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[10][5]~q\,
	datab => \InstReg|out20_to_16\(1),
	datac => \RegFile|regs[11][5]~q\,
	datad => \RegFile|Mux58~2_combout\,
	combout => \RegFile|Mux58~3_combout\);

-- Location: LCCOMB_X39_Y18_N12
\RegFile|regs[2][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[2][5]~feeder_combout\ = \MemtoRegMux|output[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[5]~5_combout\,
	combout => \RegFile|regs[2][5]~feeder_combout\);

-- Location: FF_X39_Y18_N13
\RegFile|regs[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[2][5]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[2][5]~q\);

-- Location: FF_X36_Y18_N1
\RegFile|regs[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[5]~5_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[3][5]~q\);

-- Location: FF_X36_Y18_N7
\RegFile|regs[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[5]~5_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[1][5]~q\);

-- Location: LCCOMB_X40_Y20_N8
\RegFile|regs[5][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[5][5]~feeder_combout\ = \MemtoRegMux|output[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[5]~5_combout\,
	combout => \RegFile|regs[5][5]~feeder_combout\);

-- Location: FF_X40_Y20_N9
\RegFile|regs[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[5][5]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[5][5]~q\);

-- Location: FF_X36_Y20_N11
\RegFile|regs[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[5]~5_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[7][5]~q\);

-- Location: LCCOMB_X34_Y20_N28
\RegFile|regs[6][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[6][5]~feeder_combout\ = \MemtoRegMux|output[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[5]~5_combout\,
	combout => \RegFile|regs[6][5]~feeder_combout\);

-- Location: FF_X34_Y20_N29
\RegFile|regs[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[6][5]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[6][5]~q\);

-- Location: FF_X36_Y20_N25
\RegFile|regs[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[5]~5_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[4][5]~q\);

-- Location: LCCOMB_X36_Y20_N24
\RegFile|Mux58~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux58~14_combout\ = (\InstReg|out20_to_16\(0) & (((\InstReg|out20_to_16\(1))))) # (!\InstReg|out20_to_16\(0) & ((\InstReg|out20_to_16\(1) & (\RegFile|regs[6][5]~q\)) # (!\InstReg|out20_to_16\(1) & ((\RegFile|regs[4][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \RegFile|regs[6][5]~q\,
	datac => \RegFile|regs[4][5]~q\,
	datad => \InstReg|out20_to_16\(1),
	combout => \RegFile|Mux58~14_combout\);

-- Location: LCCOMB_X36_Y20_N10
\RegFile|Mux58~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux58~15_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|Mux58~14_combout\ & ((\RegFile|regs[7][5]~q\))) # (!\RegFile|Mux58~14_combout\ & (\RegFile|regs[5][5]~q\)))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|Mux58~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \RegFile|regs[5][5]~q\,
	datac => \RegFile|regs[7][5]~q\,
	datad => \RegFile|Mux58~14_combout\,
	combout => \RegFile|Mux58~15_combout\);

-- Location: LCCOMB_X36_Y18_N6
\RegFile|Mux58~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux58~16_combout\ = (\RegFile|rd_data1[31]~5_combout\ & (\RegFile|rd_data1[31]~4_combout\)) # (!\RegFile|rd_data1[31]~5_combout\ & ((\RegFile|rd_data1[31]~4_combout\ & ((\RegFile|Mux58~15_combout\))) # (!\RegFile|rd_data1[31]~4_combout\ & 
-- (\RegFile|regs[1][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~5_combout\,
	datab => \RegFile|rd_data1[31]~4_combout\,
	datac => \RegFile|regs[1][5]~q\,
	datad => \RegFile|Mux58~15_combout\,
	combout => \RegFile|Mux58~16_combout\);

-- Location: LCCOMB_X36_Y18_N0
\RegFile|Mux58~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux58~17_combout\ = (\RegFile|rd_data1[31]~5_combout\ & ((\RegFile|Mux58~16_combout\ & ((\RegFile|regs[3][5]~q\))) # (!\RegFile|Mux58~16_combout\ & (\RegFile|regs[2][5]~q\)))) # (!\RegFile|rd_data1[31]~5_combout\ & 
-- (((\RegFile|Mux58~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~5_combout\,
	datab => \RegFile|regs[2][5]~q\,
	datac => \RegFile|regs[3][5]~q\,
	datad => \RegFile|Mux58~16_combout\,
	combout => \RegFile|Mux58~17_combout\);

-- Location: LCCOMB_X30_Y16_N0
\RegFile|regs[25][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[25][5]~feeder_combout\ = \MemtoRegMux|output[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[5]~5_combout\,
	combout => \RegFile|regs[25][5]~feeder_combout\);

-- Location: FF_X30_Y16_N1
\RegFile|regs[25][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[25][5]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[25][5]~q\);

-- Location: FF_X31_Y16_N15
\RegFile|regs[17][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[5]~5_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[17][5]~q\);

-- Location: LCCOMB_X31_Y16_N14
\RegFile|Mux58~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux58~4_combout\ = (\InstReg|out20_to_16\(3) & ((\RegFile|regs[25][5]~q\) # ((\InstReg|out20_to_16\(2))))) # (!\InstReg|out20_to_16\(3) & (((\RegFile|regs[17][5]~q\ & !\InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[25][5]~q\,
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[17][5]~q\,
	datad => \InstReg|out20_to_16\(2),
	combout => \RegFile|Mux58~4_combout\);

-- Location: FF_X32_Y16_N11
\RegFile|regs[29][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[5]~5_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[29][5]~q\);

-- Location: LCCOMB_X32_Y16_N20
\RegFile|regs[21][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[21][5]~feeder_combout\ = \MemtoRegMux|output[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[5]~5_combout\,
	combout => \RegFile|regs[21][5]~feeder_combout\);

-- Location: FF_X32_Y16_N21
\RegFile|regs[21][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[21][5]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[21][5]~q\);

-- Location: LCCOMB_X32_Y16_N10
\RegFile|Mux58~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux58~5_combout\ = (\RegFile|Mux58~4_combout\ & (((\RegFile|regs[29][5]~q\)) # (!\InstReg|out20_to_16\(2)))) # (!\RegFile|Mux58~4_combout\ & (\InstReg|out20_to_16\(2) & ((\RegFile|regs[21][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux58~4_combout\,
	datab => \InstReg|out20_to_16\(2),
	datac => \RegFile|regs[29][5]~q\,
	datad => \RegFile|regs[21][5]~q\,
	combout => \RegFile|Mux58~5_combout\);

-- Location: LCCOMB_X26_Y20_N4
\RegFile|regs[23][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[23][5]~feeder_combout\ = \MemtoRegMux|output[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[5]~5_combout\,
	combout => \RegFile|regs[23][5]~feeder_combout\);

-- Location: FF_X26_Y20_N5
\RegFile|regs[23][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[23][5]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[23][5]~q\);

-- Location: FF_X29_Y20_N31
\RegFile|regs[19][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[5]~5_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[19][5]~q\);

-- Location: LCCOMB_X29_Y20_N30
\RegFile|Mux58~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux58~11_combout\ = (\InstReg|out20_to_16\(3) & (((\InstReg|out20_to_16\(2))))) # (!\InstReg|out20_to_16\(3) & ((\InstReg|out20_to_16\(2) & (\RegFile|regs[23][5]~q\)) # (!\InstReg|out20_to_16\(2) & ((\RegFile|regs[19][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(3),
	datab => \RegFile|regs[23][5]~q\,
	datac => \RegFile|regs[19][5]~q\,
	datad => \InstReg|out20_to_16\(2),
	combout => \RegFile|Mux58~11_combout\);

-- Location: LCCOMB_X26_Y18_N22
\RegFile|regs~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs~6_combout\ = (!\MemToReg~input_o\ & (\InstReg|out15_to_0\(5) & !\JumpAndLink~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemToReg~input_o\,
	datac => \InstReg|out15_to_0\(5),
	datad => \JumpAndLink~input_o\,
	combout => \RegFile|regs~6_combout\);

-- Location: FF_X26_Y18_N23
\RegFile|regs[31][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs~6_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|regs[31][13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[31][5]~q\);

-- Location: FF_X29_Y20_N29
\RegFile|regs[27][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[5]~5_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[27][5]~q\);

-- Location: LCCOMB_X29_Y20_N28
\RegFile|Mux58~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux58~12_combout\ = (\RegFile|Mux58~11_combout\ & ((\RegFile|regs[31][5]~q\) # ((!\InstReg|out20_to_16\(3))))) # (!\RegFile|Mux58~11_combout\ & (((\RegFile|regs[27][5]~q\ & \InstReg|out20_to_16\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux58~11_combout\,
	datab => \RegFile|regs[31][5]~q\,
	datac => \RegFile|regs[27][5]~q\,
	datad => \InstReg|out20_to_16\(3),
	combout => \RegFile|Mux58~12_combout\);

-- Location: LCCOMB_X37_Y18_N22
\RegFile|regs[20][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[20][5]~feeder_combout\ = \MemtoRegMux|output[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[5]~5_combout\,
	combout => \RegFile|regs[20][5]~feeder_combout\);

-- Location: FF_X37_Y18_N23
\RegFile|regs[20][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[20][5]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[20][5]~q\);

-- Location: FF_X37_Y20_N23
\RegFile|regs[28][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[5]~5_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[28][5]~q\);

-- Location: LCCOMB_X41_Y18_N0
\RegFile|regs[24][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[24][5]~feeder_combout\ = \MemtoRegMux|output[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[5]~5_combout\,
	combout => \RegFile|regs[24][5]~feeder_combout\);

-- Location: FF_X41_Y18_N1
\RegFile|regs[24][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[24][5]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[24][5]~q\);

-- Location: FF_X37_Y20_N17
\RegFile|regs[16][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[5]~5_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[16][5]~q\);

-- Location: LCCOMB_X37_Y20_N16
\RegFile|Mux58~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux58~8_combout\ = (\InstReg|out20_to_16\(2) & (((\InstReg|out20_to_16\(3))))) # (!\InstReg|out20_to_16\(2) & ((\InstReg|out20_to_16\(3) & (\RegFile|regs[24][5]~q\)) # (!\InstReg|out20_to_16\(3) & ((\RegFile|regs[16][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[24][5]~q\,
	datab => \InstReg|out20_to_16\(2),
	datac => \RegFile|regs[16][5]~q\,
	datad => \InstReg|out20_to_16\(3),
	combout => \RegFile|Mux58~8_combout\);

-- Location: LCCOMB_X37_Y20_N22
\RegFile|Mux58~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux58~9_combout\ = (\InstReg|out20_to_16\(2) & ((\RegFile|Mux58~8_combout\ & ((\RegFile|regs[28][5]~q\))) # (!\RegFile|Mux58~8_combout\ & (\RegFile|regs[20][5]~q\)))) # (!\InstReg|out20_to_16\(2) & (((\RegFile|Mux58~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[20][5]~q\,
	datab => \InstReg|out20_to_16\(2),
	datac => \RegFile|regs[28][5]~q\,
	datad => \RegFile|Mux58~8_combout\,
	combout => \RegFile|Mux58~9_combout\);

-- Location: LCCOMB_X31_Y22_N16
\RegFile|regs[26][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[26][5]~feeder_combout\ = \MemtoRegMux|output[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[5]~5_combout\,
	combout => \RegFile|regs[26][5]~feeder_combout\);

-- Location: FF_X31_Y22_N17
\RegFile|regs[26][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[26][5]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[26][5]~q\);

-- Location: FF_X30_Y22_N19
\RegFile|regs[30][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[5]~5_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[30][5]~q\);

-- Location: FF_X30_Y22_N17
\RegFile|regs[18][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[5]~5_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[18][5]~q\);

-- Location: LCCOMB_X29_Y22_N14
\RegFile|regs[22][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[22][5]~feeder_combout\ = \MemtoRegMux|output[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[5]~5_combout\,
	combout => \RegFile|regs[22][5]~feeder_combout\);

-- Location: FF_X29_Y22_N15
\RegFile|regs[22][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[22][5]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[22][5]~q\);

-- Location: LCCOMB_X30_Y22_N16
\RegFile|Mux58~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux58~6_combout\ = (\InstReg|out20_to_16\(2) & ((\InstReg|out20_to_16\(3)) # ((\RegFile|regs[22][5]~q\)))) # (!\InstReg|out20_to_16\(2) & (!\InstReg|out20_to_16\(3) & (\RegFile|regs[18][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(2),
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[18][5]~q\,
	datad => \RegFile|regs[22][5]~q\,
	combout => \RegFile|Mux58~6_combout\);

-- Location: LCCOMB_X30_Y22_N18
\RegFile|Mux58~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux58~7_combout\ = (\InstReg|out20_to_16\(3) & ((\RegFile|Mux58~6_combout\ & ((\RegFile|regs[30][5]~q\))) # (!\RegFile|Mux58~6_combout\ & (\RegFile|regs[26][5]~q\)))) # (!\InstReg|out20_to_16\(3) & (((\RegFile|Mux58~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[26][5]~q\,
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[30][5]~q\,
	datad => \RegFile|Mux58~6_combout\,
	combout => \RegFile|Mux58~7_combout\);

-- Location: LCCOMB_X37_Y20_N24
\RegFile|Mux58~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux58~10_combout\ = (\InstReg|out20_to_16\(1) & ((\InstReg|out20_to_16\(0)) # ((\RegFile|Mux58~7_combout\)))) # (!\InstReg|out20_to_16\(1) & (!\InstReg|out20_to_16\(0) & (\RegFile|Mux58~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(1),
	datab => \InstReg|out20_to_16\(0),
	datac => \RegFile|Mux58~9_combout\,
	datad => \RegFile|Mux58~7_combout\,
	combout => \RegFile|Mux58~10_combout\);

-- Location: LCCOMB_X37_Y20_N10
\RegFile|Mux58~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux58~13_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|Mux58~10_combout\ & ((\RegFile|Mux58~12_combout\))) # (!\RegFile|Mux58~10_combout\ & (\RegFile|Mux58~5_combout\)))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|Mux58~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux58~5_combout\,
	datab => \RegFile|Mux58~12_combout\,
	datac => \InstReg|out20_to_16\(0),
	datad => \RegFile|Mux58~10_combout\,
	combout => \RegFile|Mux58~13_combout\);

-- Location: LCCOMB_X37_Y20_N8
\RegFile|Mux58~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux58~18_combout\ = (\RegFile|rd_data1[31]~3_combout\ & (\RegFile|rd_data1[31]~2_combout\)) # (!\RegFile|rd_data1[31]~3_combout\ & ((\RegFile|rd_data1[31]~2_combout\ & ((\RegFile|Mux58~13_combout\))) # (!\RegFile|rd_data1[31]~2_combout\ & 
-- (\RegFile|Mux58~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~3_combout\,
	datab => \RegFile|rd_data1[31]~2_combout\,
	datac => \RegFile|Mux58~17_combout\,
	datad => \RegFile|Mux58~13_combout\,
	combout => \RegFile|Mux58~18_combout\);

-- Location: LCCOMB_X32_Y17_N22
\RegFile|regs[15][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[15][5]~feeder_combout\ = \MemtoRegMux|output[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[5]~5_combout\,
	combout => \RegFile|regs[15][5]~feeder_combout\);

-- Location: FF_X32_Y17_N23
\RegFile|regs[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[15][5]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[15][5]~q\);

-- Location: FF_X25_Y17_N13
\RegFile|regs[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[5]~5_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[13][5]~q\);

-- Location: LCCOMB_X24_Y17_N0
\RegFile|regs[14][5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[14][5]~feeder_combout\ = \MemtoRegMux|output[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[5]~5_combout\,
	combout => \RegFile|regs[14][5]~feeder_combout\);

-- Location: FF_X24_Y17_N1
\RegFile|regs[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[14][5]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[14][5]~q\);

-- Location: FF_X24_Y17_N3
\RegFile|regs[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[5]~5_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[12][5]~q\);

-- Location: LCCOMB_X24_Y17_N2
\RegFile|Mux58~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux58~19_combout\ = (\InstReg|out20_to_16\(1) & ((\RegFile|regs[14][5]~q\) # ((\InstReg|out20_to_16\(0))))) # (!\InstReg|out20_to_16\(1) & (((\RegFile|regs[12][5]~q\ & !\InstReg|out20_to_16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[14][5]~q\,
	datab => \InstReg|out20_to_16\(1),
	datac => \RegFile|regs[12][5]~q\,
	datad => \InstReg|out20_to_16\(0),
	combout => \RegFile|Mux58~19_combout\);

-- Location: LCCOMB_X25_Y17_N12
\RegFile|Mux58~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux58~20_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|Mux58~19_combout\ & (\RegFile|regs[15][5]~q\)) # (!\RegFile|Mux58~19_combout\ & ((\RegFile|regs[13][5]~q\))))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|Mux58~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \RegFile|regs[15][5]~q\,
	datac => \RegFile|regs[13][5]~q\,
	datad => \RegFile|Mux58~19_combout\,
	combout => \RegFile|Mux58~20_combout\);

-- Location: LCCOMB_X37_Y20_N14
\RegFile|Mux58~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux58~21_combout\ = (\RegFile|rd_data1[31]~3_combout\ & ((\RegFile|Mux58~18_combout\ & ((\RegFile|Mux58~20_combout\))) # (!\RegFile|Mux58~18_combout\ & (\RegFile|Mux58~3_combout\)))) # (!\RegFile|rd_data1[31]~3_combout\ & 
-- (((\RegFile|Mux58~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~3_combout\,
	datab => \RegFile|Mux58~3_combout\,
	datac => \RegFile|Mux58~18_combout\,
	datad => \RegFile|Mux58~20_combout\,
	combout => \RegFile|Mux58~21_combout\);

-- Location: LCCOMB_X38_Y20_N16
\RegFile|Mux58~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux58~22_combout\ = (\RegFile|Mux58~21_combout\ & ((\InstReg|out20_to_16\(0)) # ((\InstReg|out20_to_16\(2)) # (\RegFile|rd_data1[31]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \InstReg|out20_to_16\(2),
	datac => \RegFile|rd_data1[31]~6_combout\,
	datad => \RegFile|Mux58~21_combout\,
	combout => \RegFile|Mux58~22_combout\);

-- Location: FF_X38_Y20_N17
\RegFile|rd_data1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|Mux58~22_combout\,
	ena => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|rd_data1\(5));

-- Location: LCCOMB_X37_Y15_N22
\RegB|output[5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegB|output[5]~feeder_combout\ = \RegFile|rd_data1\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RegFile|rd_data1\(5),
	combout => \RegB|output[5]~feeder_combout\);

-- Location: FF_X37_Y15_N23
\RegB|output[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegB|output[5]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegB|output\(5));

-- Location: LCCOMB_X34_Y19_N0
\Mem|SIG_data_out[20]~65\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_data_out[20]~65_combout\ = (\Mem|Storage|altsyncram_component|auto_generated|q_a\(20) & (((!\Mem|Equal0~3_combout\) # (!\Mem|Equal0~6_combout\)) # (!\Mem|Equal0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem|Equal0~9_combout\,
	datab => \Mem|Equal0~6_combout\,
	datac => \Mem|Storage|altsyncram_component|auto_generated|q_a\(20),
	datad => \Mem|Equal0~3_combout\,
	combout => \Mem|SIG_data_out[20]~65_combout\);

-- Location: LCCOMB_X34_Y19_N12
\Mem|SIG_data_out[20]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_data_out\(20) = (!\rst~input_o\ & ((GLOBAL(\Mem|SIG_data_out[31]~46clkctrl_outclk\) & ((\Mem|SIG_data_out[20]~65_combout\))) # (!GLOBAL(\Mem|SIG_data_out[31]~46clkctrl_outclk\) & (\Mem|SIG_data_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem|SIG_data_out\(20),
	datab => \rst~input_o\,
	datac => \Mem|SIG_data_out[20]~65_combout\,
	datad => \Mem|SIG_data_out[31]~46clkctrl_outclk\,
	combout => \Mem|SIG_data_out\(20));

-- Location: FF_X34_Y19_N13
\InstReg|out20_to_16[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mem|SIG_data_out\(20),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InstReg|out20_to_16\(4));

-- Location: LCCOMB_X38_Y17_N20
\RegFile|rd_data1[31]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|rd_data1[31]~2_combout\ = (\InstReg|out20_to_16\(4)) # ((\InstReg|out20_to_16\(2) & \InstReg|out20_to_16\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InstReg|out20_to_16\(2),
	datac => \InstReg|out20_to_16\(4),
	datad => \InstReg|out20_to_16\(3),
	combout => \RegFile|rd_data1[31]~2_combout\);

-- Location: LCCOMB_X31_Y17_N10
\MemtoRegMux|output[4]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MemtoRegMux|output[4]~4_combout\ = (!\MemToReg~input_o\ & \InstReg|out15_to_0\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MemToReg~input_o\,
	datad => \InstReg|out15_to_0\(4),
	combout => \MemtoRegMux|output[4]~4_combout\);

-- Location: FF_X31_Y17_N11
\RegFile|regs[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemtoRegMux|output[4]~4_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[15][4]~q\);

-- Location: FF_X31_Y17_N21
\RegFile|regs[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[4]~4_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[14][4]~q\);

-- Location: FF_X32_Y20_N27
\RegFile|regs[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[4]~4_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[12][4]~q\);

-- Location: LCCOMB_X32_Y20_N28
\RegFile|regs[13][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[13][4]~feeder_combout\ = \MemtoRegMux|output[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[4]~4_combout\,
	combout => \RegFile|regs[13][4]~feeder_combout\);

-- Location: FF_X32_Y20_N29
\RegFile|regs[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[13][4]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[13][4]~q\);

-- Location: LCCOMB_X32_Y20_N26
\RegFile|Mux59~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux59~19_combout\ = (\InstReg|out20_to_16\(0) & ((\InstReg|out20_to_16\(1)) # ((\RegFile|regs[13][4]~q\)))) # (!\InstReg|out20_to_16\(0) & (!\InstReg|out20_to_16\(1) & (\RegFile|regs[12][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \InstReg|out20_to_16\(1),
	datac => \RegFile|regs[12][4]~q\,
	datad => \RegFile|regs[13][4]~q\,
	combout => \RegFile|Mux59~19_combout\);

-- Location: LCCOMB_X31_Y17_N20
\RegFile|Mux59~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux59~20_combout\ = (\InstReg|out20_to_16\(1) & ((\RegFile|Mux59~19_combout\ & (\RegFile|regs[15][4]~q\)) # (!\RegFile|Mux59~19_combout\ & ((\RegFile|regs[14][4]~q\))))) # (!\InstReg|out20_to_16\(1) & (((\RegFile|Mux59~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[15][4]~q\,
	datab => \InstReg|out20_to_16\(1),
	datac => \RegFile|regs[14][4]~q\,
	datad => \RegFile|Mux59~19_combout\,
	combout => \RegFile|Mux59~20_combout\);

-- Location: FF_X32_Y21_N15
\RegFile|regs[19][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[4]~4_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[19][4]~q\);

-- Location: LCCOMB_X27_Y20_N0
\RegFile|regs[23][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[23][4]~feeder_combout\ = \MemtoRegMux|output[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[4]~4_combout\,
	combout => \RegFile|regs[23][4]~feeder_combout\);

-- Location: FF_X27_Y20_N1
\RegFile|regs[23][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[23][4]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[23][4]~q\);

-- Location: LCCOMB_X32_Y21_N14
\RegFile|Mux59~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux59~9_combout\ = (\InstReg|out20_to_16\(2) & ((\InstReg|out20_to_16\(3)) # ((\RegFile|regs[23][4]~q\)))) # (!\InstReg|out20_to_16\(2) & (!\InstReg|out20_to_16\(3) & (\RegFile|regs[19][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(2),
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[19][4]~q\,
	datad => \RegFile|regs[23][4]~q\,
	combout => \RegFile|Mux59~9_combout\);

-- Location: FF_X32_Y21_N25
\RegFile|regs[27][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[4]~4_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[27][4]~q\);

-- Location: LCCOMB_X24_Y18_N14
\RegFile|regs~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs~5_combout\ = (\InstReg|out15_to_0\(4) & (!\MemToReg~input_o\ & !\JumpAndLink~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out15_to_0\(4),
	datab => \MemToReg~input_o\,
	datad => \JumpAndLink~input_o\,
	combout => \RegFile|regs~5_combout\);

-- Location: FF_X24_Y18_N15
\RegFile|regs[31][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs~5_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|regs[31][13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[31][4]~q\);

-- Location: LCCOMB_X32_Y21_N24
\RegFile|Mux59~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux59~10_combout\ = (\InstReg|out20_to_16\(3) & ((\RegFile|Mux59~9_combout\ & ((\RegFile|regs[31][4]~q\))) # (!\RegFile|Mux59~9_combout\ & (\RegFile|regs[27][4]~q\)))) # (!\InstReg|out20_to_16\(3) & (\RegFile|Mux59~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(3),
	datab => \RegFile|Mux59~9_combout\,
	datac => \RegFile|regs[27][4]~q\,
	datad => \RegFile|regs[31][4]~q\,
	combout => \RegFile|Mux59~10_combout\);

-- Location: LCCOMB_X30_Y22_N22
\RegFile|regs[30][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[30][4]~feeder_combout\ = \MemtoRegMux|output[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[4]~4_combout\,
	combout => \RegFile|regs[30][4]~feeder_combout\);

-- Location: FF_X30_Y22_N23
\RegFile|regs[30][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[30][4]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[30][4]~q\);

-- Location: FF_X31_Y22_N31
\RegFile|regs[26][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[4]~4_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[26][4]~q\);

-- Location: FF_X30_Y22_N25
\RegFile|regs[18][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[4]~4_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[18][4]~q\);

-- Location: LCCOMB_X29_Y22_N12
\RegFile|regs[22][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[22][4]~feeder_combout\ = \MemtoRegMux|output[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[4]~4_combout\,
	combout => \RegFile|regs[22][4]~feeder_combout\);

-- Location: FF_X29_Y22_N13
\RegFile|regs[22][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[22][4]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[22][4]~q\);

-- Location: LCCOMB_X30_Y22_N24
\RegFile|Mux59~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux59~2_combout\ = (\InstReg|out20_to_16\(2) & ((\InstReg|out20_to_16\(3)) # ((\RegFile|regs[22][4]~q\)))) # (!\InstReg|out20_to_16\(2) & (!\InstReg|out20_to_16\(3) & (\RegFile|regs[18][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(2),
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[18][4]~q\,
	datad => \RegFile|regs[22][4]~q\,
	combout => \RegFile|Mux59~2_combout\);

-- Location: LCCOMB_X31_Y22_N30
\RegFile|Mux59~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux59~3_combout\ = (\InstReg|out20_to_16\(3) & ((\RegFile|Mux59~2_combout\ & (\RegFile|regs[30][4]~q\)) # (!\RegFile|Mux59~2_combout\ & ((\RegFile|regs[26][4]~q\))))) # (!\InstReg|out20_to_16\(3) & (((\RegFile|Mux59~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[30][4]~q\,
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[26][4]~q\,
	datad => \RegFile|Mux59~2_combout\,
	combout => \RegFile|Mux59~3_combout\);

-- Location: LCCOMB_X35_Y16_N12
\RegFile|regs[21][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[21][4]~feeder_combout\ = \MemtoRegMux|output[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[4]~4_combout\,
	combout => \RegFile|regs[21][4]~feeder_combout\);

-- Location: FF_X35_Y16_N13
\RegFile|regs[21][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[21][4]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[21][4]~q\);

-- Location: FF_X35_Y16_N31
\RegFile|regs[29][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[4]~4_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[29][4]~q\);

-- Location: LCCOMB_X30_Y16_N14
\RegFile|regs[25][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[25][4]~feeder_combout\ = \MemtoRegMux|output[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[4]~4_combout\,
	combout => \RegFile|regs[25][4]~feeder_combout\);

-- Location: FF_X30_Y16_N15
\RegFile|regs[25][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[25][4]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[25][4]~q\);

-- Location: FF_X31_Y16_N5
\RegFile|regs[17][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[4]~4_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[17][4]~q\);

-- Location: LCCOMB_X31_Y16_N4
\RegFile|Mux59~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux59~4_combout\ = (\InstReg|out20_to_16\(2) & (((\InstReg|out20_to_16\(3))))) # (!\InstReg|out20_to_16\(2) & ((\InstReg|out20_to_16\(3) & (\RegFile|regs[25][4]~q\)) # (!\InstReg|out20_to_16\(3) & ((\RegFile|regs[17][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[25][4]~q\,
	datab => \InstReg|out20_to_16\(2),
	datac => \RegFile|regs[17][4]~q\,
	datad => \InstReg|out20_to_16\(3),
	combout => \RegFile|Mux59~4_combout\);

-- Location: LCCOMB_X35_Y16_N30
\RegFile|Mux59~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux59~5_combout\ = (\InstReg|out20_to_16\(2) & ((\RegFile|Mux59~4_combout\ & ((\RegFile|regs[29][4]~q\))) # (!\RegFile|Mux59~4_combout\ & (\RegFile|regs[21][4]~q\)))) # (!\InstReg|out20_to_16\(2) & (((\RegFile|Mux59~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[21][4]~q\,
	datab => \InstReg|out20_to_16\(2),
	datac => \RegFile|regs[29][4]~q\,
	datad => \RegFile|Mux59~4_combout\,
	combout => \RegFile|Mux59~5_combout\);

-- Location: LCCOMB_X37_Y18_N0
\RegFile|regs[20][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[20][4]~feeder_combout\ = \MemtoRegMux|output[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[4]~4_combout\,
	combout => \RegFile|regs[20][4]~feeder_combout\);

-- Location: FF_X37_Y18_N1
\RegFile|regs[20][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[20][4]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[20][4]~q\);

-- Location: FF_X30_Y18_N29
\RegFile|regs[28][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[4]~4_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[28][4]~q\);

-- Location: LCCOMB_X29_Y18_N8
\RegFile|regs[24][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[24][4]~feeder_combout\ = \MemtoRegMux|output[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[4]~4_combout\,
	combout => \RegFile|regs[24][4]~feeder_combout\);

-- Location: FF_X29_Y18_N9
\RegFile|regs[24][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[24][4]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[24][4]~q\);

-- Location: FF_X30_Y18_N11
\RegFile|regs[16][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[4]~4_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[16][4]~q\);

-- Location: LCCOMB_X30_Y18_N10
\RegFile|Mux59~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux59~6_combout\ = (\InstReg|out20_to_16\(3) & ((\RegFile|regs[24][4]~q\) # ((\InstReg|out20_to_16\(2))))) # (!\InstReg|out20_to_16\(3) & (((\RegFile|regs[16][4]~q\ & !\InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[24][4]~q\,
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[16][4]~q\,
	datad => \InstReg|out20_to_16\(2),
	combout => \RegFile|Mux59~6_combout\);

-- Location: LCCOMB_X30_Y18_N28
\RegFile|Mux59~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux59~7_combout\ = (\InstReg|out20_to_16\(2) & ((\RegFile|Mux59~6_combout\ & ((\RegFile|regs[28][4]~q\))) # (!\RegFile|Mux59~6_combout\ & (\RegFile|regs[20][4]~q\)))) # (!\InstReg|out20_to_16\(2) & (((\RegFile|Mux59~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(2),
	datab => \RegFile|regs[20][4]~q\,
	datac => \RegFile|regs[28][4]~q\,
	datad => \RegFile|Mux59~6_combout\,
	combout => \RegFile|Mux59~7_combout\);

-- Location: LCCOMB_X36_Y17_N6
\RegFile|Mux59~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux59~8_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|Mux59~5_combout\) # ((\InstReg|out20_to_16\(1))))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|Mux59~7_combout\ & !\InstReg|out20_to_16\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \RegFile|Mux59~5_combout\,
	datac => \RegFile|Mux59~7_combout\,
	datad => \InstReg|out20_to_16\(1),
	combout => \RegFile|Mux59~8_combout\);

-- Location: LCCOMB_X36_Y17_N8
\RegFile|Mux59~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux59~11_combout\ = (\InstReg|out20_to_16\(1) & ((\RegFile|Mux59~8_combout\ & (\RegFile|Mux59~10_combout\)) # (!\RegFile|Mux59~8_combout\ & ((\RegFile|Mux59~3_combout\))))) # (!\InstReg|out20_to_16\(1) & (((\RegFile|Mux59~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(1),
	datab => \RegFile|Mux59~10_combout\,
	datac => \RegFile|Mux59~3_combout\,
	datad => \RegFile|Mux59~8_combout\,
	combout => \RegFile|Mux59~11_combout\);

-- Location: LCCOMB_X38_Y21_N18
\RegFile|regs[11][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[11][4]~feeder_combout\ = \MemtoRegMux|output[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[4]~4_combout\,
	combout => \RegFile|regs[11][4]~feeder_combout\);

-- Location: FF_X38_Y21_N19
\RegFile|regs[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[11][4]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[11][4]~q\);

-- Location: FF_X38_Y21_N17
\RegFile|regs[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[4]~4_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[9][4]~q\);

-- Location: LCCOMB_X38_Y22_N14
\RegFile|regs[10][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[10][4]~feeder_combout\ = \MemtoRegMux|output[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[4]~4_combout\,
	combout => \RegFile|regs[10][4]~feeder_combout\);

-- Location: FF_X38_Y22_N15
\RegFile|regs[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[10][4]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[10][4]~q\);

-- Location: FF_X38_Y22_N1
\RegFile|regs[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[4]~4_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[8][4]~q\);

-- Location: LCCOMB_X38_Y22_N0
\RegFile|Mux59~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux59~12_combout\ = (\InstReg|out20_to_16\(0) & (((\InstReg|out20_to_16\(1))))) # (!\InstReg|out20_to_16\(0) & ((\InstReg|out20_to_16\(1) & (\RegFile|regs[10][4]~q\)) # (!\InstReg|out20_to_16\(1) & ((\RegFile|regs[8][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \RegFile|regs[10][4]~q\,
	datac => \RegFile|regs[8][4]~q\,
	datad => \InstReg|out20_to_16\(1),
	combout => \RegFile|Mux59~12_combout\);

-- Location: LCCOMB_X38_Y21_N16
\RegFile|Mux59~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux59~13_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|Mux59~12_combout\ & (\RegFile|regs[11][4]~q\)) # (!\RegFile|Mux59~12_combout\ & ((\RegFile|regs[9][4]~q\))))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|Mux59~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \RegFile|regs[11][4]~q\,
	datac => \RegFile|regs[9][4]~q\,
	datad => \RegFile|Mux59~12_combout\,
	combout => \RegFile|Mux59~13_combout\);

-- Location: LCCOMB_X40_Y20_N12
\RegFile|regs[6][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[6][4]~feeder_combout\ = \MemtoRegMux|output[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[4]~4_combout\,
	combout => \RegFile|regs[6][4]~feeder_combout\);

-- Location: FF_X40_Y20_N13
\RegFile|regs[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[6][4]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[6][4]~q\);

-- Location: FF_X36_Y20_N27
\RegFile|regs[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[4]~4_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[7][4]~q\);

-- Location: LCCOMB_X40_Y20_N2
\RegFile|regs[5][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[5][4]~feeder_combout\ = \MemtoRegMux|output[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[4]~4_combout\,
	combout => \RegFile|regs[5][4]~feeder_combout\);

-- Location: FF_X40_Y20_N3
\RegFile|regs[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[5][4]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[5][4]~q\);

-- Location: FF_X36_Y20_N1
\RegFile|regs[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[4]~4_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[4][4]~q\);

-- Location: LCCOMB_X36_Y20_N0
\RegFile|Mux59~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux59~14_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|regs[5][4]~q\) # ((\InstReg|out20_to_16\(1))))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|regs[4][4]~q\ & !\InstReg|out20_to_16\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \RegFile|regs[5][4]~q\,
	datac => \RegFile|regs[4][4]~q\,
	datad => \InstReg|out20_to_16\(1),
	combout => \RegFile|Mux59~14_combout\);

-- Location: LCCOMB_X36_Y20_N26
\RegFile|Mux59~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux59~15_combout\ = (\InstReg|out20_to_16\(1) & ((\RegFile|Mux59~14_combout\ & ((\RegFile|regs[7][4]~q\))) # (!\RegFile|Mux59~14_combout\ & (\RegFile|regs[6][4]~q\)))) # (!\InstReg|out20_to_16\(1) & (((\RegFile|Mux59~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(1),
	datab => \RegFile|regs[6][4]~q\,
	datac => \RegFile|regs[7][4]~q\,
	datad => \RegFile|Mux59~14_combout\,
	combout => \RegFile|Mux59~15_combout\);

-- Location: FF_X39_Y17_N15
\RegFile|regs[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[4]~4_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[3][4]~q\);

-- Location: LCCOMB_X40_Y17_N0
\RegFile|regs[2][4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[2][4]~feeder_combout\ = \MemtoRegMux|output[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[4]~4_combout\,
	combout => \RegFile|regs[2][4]~feeder_combout\);

-- Location: FF_X40_Y17_N1
\RegFile|regs[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[2][4]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[2][4]~q\);

-- Location: FF_X39_Y17_N25
\RegFile|regs[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[4]~4_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[1][4]~q\);

-- Location: LCCOMB_X39_Y17_N24
\RegFile|Mux59~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux59~16_combout\ = (\RegFile|rd_data1[31]~5_combout\ & ((\RegFile|regs[2][4]~q\) # ((\RegFile|rd_data1[31]~4_combout\)))) # (!\RegFile|rd_data1[31]~5_combout\ & (((\RegFile|regs[1][4]~q\ & !\RegFile|rd_data1[31]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[2][4]~q\,
	datab => \RegFile|rd_data1[31]~5_combout\,
	datac => \RegFile|regs[1][4]~q\,
	datad => \RegFile|rd_data1[31]~4_combout\,
	combout => \RegFile|Mux59~16_combout\);

-- Location: LCCOMB_X39_Y17_N14
\RegFile|Mux59~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux59~17_combout\ = (\RegFile|rd_data1[31]~4_combout\ & ((\RegFile|Mux59~16_combout\ & ((\RegFile|regs[3][4]~q\))) # (!\RegFile|Mux59~16_combout\ & (\RegFile|Mux59~15_combout\)))) # (!\RegFile|rd_data1[31]~4_combout\ & 
-- (((\RegFile|Mux59~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~4_combout\,
	datab => \RegFile|Mux59~15_combout\,
	datac => \RegFile|regs[3][4]~q\,
	datad => \RegFile|Mux59~16_combout\,
	combout => \RegFile|Mux59~17_combout\);

-- Location: LCCOMB_X39_Y17_N8
\RegFile|Mux59~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux59~18_combout\ = (\RegFile|rd_data1[31]~2_combout\ & (((\RegFile|rd_data1[31]~3_combout\)))) # (!\RegFile|rd_data1[31]~2_combout\ & ((\RegFile|rd_data1[31]~3_combout\ & (\RegFile|Mux59~13_combout\)) # (!\RegFile|rd_data1[31]~3_combout\ & 
-- ((\RegFile|Mux59~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux59~13_combout\,
	datab => \RegFile|rd_data1[31]~2_combout\,
	datac => \RegFile|Mux59~17_combout\,
	datad => \RegFile|rd_data1[31]~3_combout\,
	combout => \RegFile|Mux59~18_combout\);

-- Location: LCCOMB_X36_Y17_N14
\RegFile|Mux59~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux59~21_combout\ = (\RegFile|rd_data1[31]~2_combout\ & ((\RegFile|Mux59~18_combout\ & (\RegFile|Mux59~20_combout\)) # (!\RegFile|Mux59~18_combout\ & ((\RegFile|Mux59~11_combout\))))) # (!\RegFile|rd_data1[31]~2_combout\ & 
-- (((\RegFile|Mux59~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~2_combout\,
	datab => \RegFile|Mux59~20_combout\,
	datac => \RegFile|Mux59~11_combout\,
	datad => \RegFile|Mux59~18_combout\,
	combout => \RegFile|Mux59~21_combout\);

-- Location: LCCOMB_X37_Y17_N10
\RegFile|Mux59~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux59~22_combout\ = (\RegFile|Mux59~21_combout\ & ((\InstReg|out20_to_16\(0)) # ((\InstReg|out20_to_16\(2)) # (\RegFile|rd_data1[31]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \InstReg|out20_to_16\(2),
	datac => \RegFile|rd_data1[31]~6_combout\,
	datad => \RegFile|Mux59~21_combout\,
	combout => \RegFile|Mux59~22_combout\);

-- Location: FF_X37_Y17_N11
\RegFile|rd_data1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|Mux59~22_combout\,
	ena => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|rd_data1\(4));

-- Location: LCCOMB_X37_Y15_N28
\RegB|output[4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegB|output[4]~feeder_combout\ = \RegFile|rd_data1\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegFile|rd_data1\(4),
	combout => \RegB|output[4]~feeder_combout\);

-- Location: FF_X37_Y15_N29
\RegB|output[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegB|output[4]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegB|output\(4));

-- Location: LCCOMB_X34_Y19_N26
\Mem|SIG_data_out[17]~66\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_data_out[17]~66_combout\ = (\Mem|Storage|altsyncram_component|auto_generated|q_a\(17) & (((!\Mem|Equal0~9_combout\) # (!\Mem|Equal0~6_combout\)) # (!\Mem|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem|Equal0~3_combout\,
	datab => \Mem|Equal0~6_combout\,
	datac => \Mem|Equal0~9_combout\,
	datad => \Mem|Storage|altsyncram_component|auto_generated|q_a\(17),
	combout => \Mem|SIG_data_out[17]~66_combout\);

-- Location: LCCOMB_X34_Y19_N10
\Mem|SIG_data_out[17]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_data_out\(17) = (!\rst~input_o\ & ((GLOBAL(\Mem|SIG_data_out[31]~46clkctrl_outclk\) & ((\Mem|SIG_data_out[17]~66_combout\))) # (!GLOBAL(\Mem|SIG_data_out[31]~46clkctrl_outclk\) & (\Mem|SIG_data_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem|SIG_data_out\(17),
	datab => \rst~input_o\,
	datac => \Mem|SIG_data_out[17]~66_combout\,
	datad => \Mem|SIG_data_out[31]~46clkctrl_outclk\,
	combout => \Mem|SIG_data_out\(17));

-- Location: FF_X34_Y19_N11
\InstReg|out20_to_16[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mem|SIG_data_out\(17),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InstReg|out20_to_16\(1));

-- Location: LCCOMB_X36_Y19_N22
\RegFile|rd_data1[31]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|rd_data1[31]~6_combout\ = (\InstReg|out20_to_16\(3)) # ((\InstReg|out20_to_16\(4)) # ((\InstReg|out20_to_16\(1) & !\InstReg|out20_to_16\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(1),
	datab => \InstReg|out20_to_16\(2),
	datac => \InstReg|out20_to_16\(3),
	datad => \InstReg|out20_to_16\(4),
	combout => \RegFile|rd_data1[31]~6_combout\);

-- Location: LCCOMB_X31_Y18_N24
\MemtoRegMux|output[3]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MemtoRegMux|output[3]~3_combout\ = (!\MemToReg~input_o\ & \InstReg|out15_to_0\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MemToReg~input_o\,
	datac => \InstReg|out15_to_0\(3),
	combout => \MemtoRegMux|output[3]~3_combout\);

-- Location: LCCOMB_X38_Y22_N4
\RegFile|regs[10][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[10][3]~feeder_combout\ = \MemtoRegMux|output[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[3]~3_combout\,
	combout => \RegFile|regs[10][3]~feeder_combout\);

-- Location: FF_X38_Y22_N5
\RegFile|regs[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[10][3]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[10][3]~q\);

-- Location: FF_X37_Y22_N15
\RegFile|regs[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[3]~3_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[11][3]~q\);

-- Location: LCCOMB_X31_Y22_N22
\RegFile|regs[9][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[9][3]~feeder_combout\ = \MemtoRegMux|output[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[3]~3_combout\,
	combout => \RegFile|regs[9][3]~feeder_combout\);

-- Location: FF_X31_Y22_N23
\RegFile|regs[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[9][3]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[9][3]~q\);

-- Location: FF_X32_Y22_N15
\RegFile|regs[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[3]~3_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[8][3]~q\);

-- Location: LCCOMB_X32_Y22_N14
\RegFile|Mux60~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux60~2_combout\ = (\InstReg|out20_to_16\(1) & (((\InstReg|out20_to_16\(0))))) # (!\InstReg|out20_to_16\(1) & ((\InstReg|out20_to_16\(0) & (\RegFile|regs[9][3]~q\)) # (!\InstReg|out20_to_16\(0) & ((\RegFile|regs[8][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(1),
	datab => \RegFile|regs[9][3]~q\,
	datac => \RegFile|regs[8][3]~q\,
	datad => \InstReg|out20_to_16\(0),
	combout => \RegFile|Mux60~2_combout\);

-- Location: LCCOMB_X37_Y22_N14
\RegFile|Mux60~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux60~3_combout\ = (\InstReg|out20_to_16\(1) & ((\RegFile|Mux60~2_combout\ & ((\RegFile|regs[11][3]~q\))) # (!\RegFile|Mux60~2_combout\ & (\RegFile|regs[10][3]~q\)))) # (!\InstReg|out20_to_16\(1) & (((\RegFile|Mux60~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[10][3]~q\,
	datab => \InstReg|out20_to_16\(1),
	datac => \RegFile|regs[11][3]~q\,
	datad => \RegFile|Mux60~2_combout\,
	combout => \RegFile|Mux60~3_combout\);

-- Location: FF_X32_Y17_N13
\RegFile|regs[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[3]~3_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[15][3]~q\);

-- Location: FF_X32_Y20_N17
\RegFile|regs[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[3]~3_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[13][3]~q\);

-- Location: FF_X32_Y20_N19
\RegFile|regs[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[3]~3_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[12][3]~q\);

-- Location: FF_X32_Y17_N31
\RegFile|regs[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[3]~3_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[14][3]~q\);

-- Location: LCCOMB_X32_Y20_N18
\RegFile|Mux60~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux60~19_combout\ = (\InstReg|out20_to_16\(0) & (\InstReg|out20_to_16\(1))) # (!\InstReg|out20_to_16\(0) & ((\InstReg|out20_to_16\(1) & ((\RegFile|regs[14][3]~q\))) # (!\InstReg|out20_to_16\(1) & (\RegFile|regs[12][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \InstReg|out20_to_16\(1),
	datac => \RegFile|regs[12][3]~q\,
	datad => \RegFile|regs[14][3]~q\,
	combout => \RegFile|Mux60~19_combout\);

-- Location: LCCOMB_X32_Y20_N16
\RegFile|Mux60~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux60~20_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|Mux60~19_combout\ & (\RegFile|regs[15][3]~q\)) # (!\RegFile|Mux60~19_combout\ & ((\RegFile|regs[13][3]~q\))))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|Mux60~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \RegFile|regs[15][3]~q\,
	datac => \RegFile|regs[13][3]~q\,
	datad => \RegFile|Mux60~19_combout\,
	combout => \RegFile|Mux60~20_combout\);

-- Location: LCCOMB_X35_Y20_N8
\RegFile|regs[2][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[2][3]~feeder_combout\ = \MemtoRegMux|output[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[3]~3_combout\,
	combout => \RegFile|regs[2][3]~feeder_combout\);

-- Location: FF_X35_Y20_N9
\RegFile|regs[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[2][3]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[2][3]~q\);

-- Location: FF_X36_Y19_N5
\RegFile|regs[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[3]~3_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[3][3]~q\);

-- Location: FF_X36_Y19_N19
\RegFile|regs[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[3]~3_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[1][3]~q\);

-- Location: LCCOMB_X41_Y17_N10
\RegFile|regs[5][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[5][3]~feeder_combout\ = \MemtoRegMux|output[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[3]~3_combout\,
	combout => \RegFile|regs[5][3]~feeder_combout\);

-- Location: FF_X41_Y17_N11
\RegFile|regs[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[5][3]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[5][3]~q\);

-- Location: FF_X36_Y17_N1
\RegFile|regs[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[3]~3_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[7][3]~q\);

-- Location: LCCOMB_X40_Y17_N2
\RegFile|regs[6][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[6][3]~feeder_combout\ = \MemtoRegMux|output[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[3]~3_combout\,
	combout => \RegFile|regs[6][3]~feeder_combout\);

-- Location: FF_X40_Y17_N3
\RegFile|regs[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[6][3]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[6][3]~q\);

-- Location: FF_X36_Y17_N3
\RegFile|regs[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[3]~3_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[4][3]~q\);

-- Location: LCCOMB_X36_Y17_N2
\RegFile|Mux60~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux60~14_combout\ = (\InstReg|out20_to_16\(0) & (((\InstReg|out20_to_16\(1))))) # (!\InstReg|out20_to_16\(0) & ((\InstReg|out20_to_16\(1) & (\RegFile|regs[6][3]~q\)) # (!\InstReg|out20_to_16\(1) & ((\RegFile|regs[4][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \RegFile|regs[6][3]~q\,
	datac => \RegFile|regs[4][3]~q\,
	datad => \InstReg|out20_to_16\(1),
	combout => \RegFile|Mux60~14_combout\);

-- Location: LCCOMB_X36_Y17_N0
\RegFile|Mux60~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux60~15_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|Mux60~14_combout\ & ((\RegFile|regs[7][3]~q\))) # (!\RegFile|Mux60~14_combout\ & (\RegFile|regs[5][3]~q\)))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|Mux60~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \RegFile|regs[5][3]~q\,
	datac => \RegFile|regs[7][3]~q\,
	datad => \RegFile|Mux60~14_combout\,
	combout => \RegFile|Mux60~15_combout\);

-- Location: LCCOMB_X36_Y19_N18
\RegFile|Mux60~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux60~16_combout\ = (\RegFile|rd_data1[31]~5_combout\ & (\RegFile|rd_data1[31]~4_combout\)) # (!\RegFile|rd_data1[31]~5_combout\ & ((\RegFile|rd_data1[31]~4_combout\ & ((\RegFile|Mux60~15_combout\))) # (!\RegFile|rd_data1[31]~4_combout\ & 
-- (\RegFile|regs[1][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~5_combout\,
	datab => \RegFile|rd_data1[31]~4_combout\,
	datac => \RegFile|regs[1][3]~q\,
	datad => \RegFile|Mux60~15_combout\,
	combout => \RegFile|Mux60~16_combout\);

-- Location: LCCOMB_X36_Y19_N4
\RegFile|Mux60~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux60~17_combout\ = (\RegFile|rd_data1[31]~5_combout\ & ((\RegFile|Mux60~16_combout\ & ((\RegFile|regs[3][3]~q\))) # (!\RegFile|Mux60~16_combout\ & (\RegFile|regs[2][3]~q\)))) # (!\RegFile|rd_data1[31]~5_combout\ & 
-- (((\RegFile|Mux60~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~5_combout\,
	datab => \RegFile|regs[2][3]~q\,
	datac => \RegFile|regs[3][3]~q\,
	datad => \RegFile|Mux60~16_combout\,
	combout => \RegFile|Mux60~17_combout\);

-- Location: FF_X32_Y21_N23
\RegFile|regs[19][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[3]~3_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[19][3]~q\);

-- Location: LCCOMB_X31_Y21_N28
\RegFile|regs[23][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[23][3]~feeder_combout\ = \MemtoRegMux|output[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[3]~3_combout\,
	combout => \RegFile|regs[23][3]~feeder_combout\);

-- Location: FF_X31_Y21_N29
\RegFile|regs[23][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[23][3]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[23][3]~q\);

-- Location: LCCOMB_X32_Y21_N22
\RegFile|Mux60~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux60~11_combout\ = (\InstReg|out20_to_16\(2) & ((\InstReg|out20_to_16\(3)) # ((\RegFile|regs[23][3]~q\)))) # (!\InstReg|out20_to_16\(2) & (!\InstReg|out20_to_16\(3) & (\RegFile|regs[19][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(2),
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[19][3]~q\,
	datad => \RegFile|regs[23][3]~q\,
	combout => \RegFile|Mux60~11_combout\);

-- Location: FF_X32_Y21_N13
\RegFile|regs[27][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[3]~3_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[27][3]~q\);

-- Location: LCCOMB_X24_Y18_N16
\RegFile|regs~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs~4_combout\ = (!\MemToReg~input_o\ & (\InstReg|out15_to_0\(3) & !\JumpAndLink~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MemToReg~input_o\,
	datac => \InstReg|out15_to_0\(3),
	datad => \JumpAndLink~input_o\,
	combout => \RegFile|regs~4_combout\);

-- Location: FF_X24_Y18_N17
\RegFile|regs[31][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs~4_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|regs[31][13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[31][3]~q\);

-- Location: LCCOMB_X32_Y21_N12
\RegFile|Mux60~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux60~12_combout\ = (\RegFile|Mux60~11_combout\ & (((\RegFile|regs[31][3]~q\)) # (!\InstReg|out20_to_16\(3)))) # (!\RegFile|Mux60~11_combout\ & (\InstReg|out20_to_16\(3) & (\RegFile|regs[27][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux60~11_combout\,
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[27][3]~q\,
	datad => \RegFile|regs[31][3]~q\,
	combout => \RegFile|Mux60~12_combout\);

-- Location: LCCOMB_X32_Y16_N28
\RegFile|regs[21][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[21][3]~feeder_combout\ = \MemtoRegMux|output[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[3]~3_combout\,
	combout => \RegFile|regs[21][3]~feeder_combout\);

-- Location: FF_X32_Y16_N29
\RegFile|regs[21][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[21][3]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[21][3]~q\);

-- Location: FF_X32_Y16_N31
\RegFile|regs[29][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[3]~3_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[29][3]~q\);

-- Location: FF_X31_Y16_N19
\RegFile|regs[17][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[3]~3_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[17][3]~q\);

-- Location: LCCOMB_X37_Y16_N16
\RegFile|regs[25][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[25][3]~feeder_combout\ = \MemtoRegMux|output[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[3]~3_combout\,
	combout => \RegFile|regs[25][3]~feeder_combout\);

-- Location: FF_X37_Y16_N17
\RegFile|regs[25][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[25][3]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[25][3]~q\);

-- Location: LCCOMB_X31_Y16_N18
\RegFile|Mux60~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux60~4_combout\ = (\InstReg|out20_to_16\(3) & ((\InstReg|out20_to_16\(2)) # ((\RegFile|regs[25][3]~q\)))) # (!\InstReg|out20_to_16\(3) & (!\InstReg|out20_to_16\(2) & (\RegFile|regs[17][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(3),
	datab => \InstReg|out20_to_16\(2),
	datac => \RegFile|regs[17][3]~q\,
	datad => \RegFile|regs[25][3]~q\,
	combout => \RegFile|Mux60~4_combout\);

-- Location: LCCOMB_X32_Y16_N30
\RegFile|Mux60~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux60~5_combout\ = (\InstReg|out20_to_16\(2) & ((\RegFile|Mux60~4_combout\ & ((\RegFile|regs[29][3]~q\))) # (!\RegFile|Mux60~4_combout\ & (\RegFile|regs[21][3]~q\)))) # (!\InstReg|out20_to_16\(2) & (((\RegFile|Mux60~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[21][3]~q\,
	datab => \InstReg|out20_to_16\(2),
	datac => \RegFile|regs[29][3]~q\,
	datad => \RegFile|Mux60~4_combout\,
	combout => \RegFile|Mux60~5_combout\);

-- Location: LCCOMB_X35_Y18_N26
\RegFile|regs[20][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[20][3]~feeder_combout\ = \MemtoRegMux|output[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[3]~3_combout\,
	combout => \RegFile|regs[20][3]~feeder_combout\);

-- Location: FF_X35_Y18_N27
\RegFile|regs[20][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[20][3]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[20][3]~q\);

-- Location: FF_X35_Y18_N25
\RegFile|regs[28][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[3]~3_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[28][3]~q\);

-- Location: FF_X30_Y18_N21
\RegFile|regs[16][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[3]~3_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[16][3]~q\);

-- Location: FF_X31_Y18_N25
\RegFile|regs[24][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \MemtoRegMux|output[3]~3_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[24][3]~q\);

-- Location: LCCOMB_X30_Y18_N20
\RegFile|Mux60~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux60~8_combout\ = (\InstReg|out20_to_16\(3) & ((\InstReg|out20_to_16\(2)) # ((\RegFile|regs[24][3]~q\)))) # (!\InstReg|out20_to_16\(3) & (!\InstReg|out20_to_16\(2) & (\RegFile|regs[16][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(3),
	datab => \InstReg|out20_to_16\(2),
	datac => \RegFile|regs[16][3]~q\,
	datad => \RegFile|regs[24][3]~q\,
	combout => \RegFile|Mux60~8_combout\);

-- Location: LCCOMB_X35_Y18_N24
\RegFile|Mux60~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux60~9_combout\ = (\InstReg|out20_to_16\(2) & ((\RegFile|Mux60~8_combout\ & ((\RegFile|regs[28][3]~q\))) # (!\RegFile|Mux60~8_combout\ & (\RegFile|regs[20][3]~q\)))) # (!\InstReg|out20_to_16\(2) & (((\RegFile|Mux60~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[20][3]~q\,
	datab => \InstReg|out20_to_16\(2),
	datac => \RegFile|regs[28][3]~q\,
	datad => \RegFile|Mux60~8_combout\,
	combout => \RegFile|Mux60~9_combout\);

-- Location: LCCOMB_X31_Y22_N24
\RegFile|regs[26][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[26][3]~feeder_combout\ = \MemtoRegMux|output[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[3]~3_combout\,
	combout => \RegFile|regs[26][3]~feeder_combout\);

-- Location: FF_X31_Y22_N25
\RegFile|regs[26][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[26][3]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[26][3]~q\);

-- Location: FF_X30_Y22_N31
\RegFile|regs[30][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[3]~3_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[30][3]~q\);

-- Location: LCCOMB_X29_Y22_N26
\RegFile|regs[22][3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[22][3]~feeder_combout\ = \MemtoRegMux|output[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[3]~3_combout\,
	combout => \RegFile|regs[22][3]~feeder_combout\);

-- Location: FF_X29_Y22_N27
\RegFile|regs[22][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[22][3]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[22][3]~q\);

-- Location: FF_X30_Y22_N29
\RegFile|regs[18][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[3]~3_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[18][3]~q\);

-- Location: LCCOMB_X30_Y22_N28
\RegFile|Mux60~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux60~6_combout\ = (\InstReg|out20_to_16\(3) & (((\InstReg|out20_to_16\(2))))) # (!\InstReg|out20_to_16\(3) & ((\InstReg|out20_to_16\(2) & (\RegFile|regs[22][3]~q\)) # (!\InstReg|out20_to_16\(2) & ((\RegFile|regs[18][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[22][3]~q\,
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[18][3]~q\,
	datad => \InstReg|out20_to_16\(2),
	combout => \RegFile|Mux60~6_combout\);

-- Location: LCCOMB_X30_Y22_N30
\RegFile|Mux60~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux60~7_combout\ = (\InstReg|out20_to_16\(3) & ((\RegFile|Mux60~6_combout\ & ((\RegFile|regs[30][3]~q\))) # (!\RegFile|Mux60~6_combout\ & (\RegFile|regs[26][3]~q\)))) # (!\InstReg|out20_to_16\(3) & (((\RegFile|Mux60~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[26][3]~q\,
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[30][3]~q\,
	datad => \RegFile|Mux60~6_combout\,
	combout => \RegFile|Mux60~7_combout\);

-- Location: LCCOMB_X36_Y19_N2
\RegFile|Mux60~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux60~10_combout\ = (\InstReg|out20_to_16\(1) & ((\InstReg|out20_to_16\(0)) # ((\RegFile|Mux60~7_combout\)))) # (!\InstReg|out20_to_16\(1) & (!\InstReg|out20_to_16\(0) & (\RegFile|Mux60~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(1),
	datab => \InstReg|out20_to_16\(0),
	datac => \RegFile|Mux60~9_combout\,
	datad => \RegFile|Mux60~7_combout\,
	combout => \RegFile|Mux60~10_combout\);

-- Location: LCCOMB_X36_Y19_N0
\RegFile|Mux60~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux60~13_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|Mux60~10_combout\ & (\RegFile|Mux60~12_combout\)) # (!\RegFile|Mux60~10_combout\ & ((\RegFile|Mux60~5_combout\))))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|Mux60~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux60~12_combout\,
	datab => \InstReg|out20_to_16\(0),
	datac => \RegFile|Mux60~5_combout\,
	datad => \RegFile|Mux60~10_combout\,
	combout => \RegFile|Mux60~13_combout\);

-- Location: LCCOMB_X36_Y19_N10
\RegFile|Mux60~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux60~18_combout\ = (\RegFile|rd_data1[31]~3_combout\ & (\RegFile|rd_data1[31]~2_combout\)) # (!\RegFile|rd_data1[31]~3_combout\ & ((\RegFile|rd_data1[31]~2_combout\ & ((\RegFile|Mux60~13_combout\))) # (!\RegFile|rd_data1[31]~2_combout\ & 
-- (\RegFile|Mux60~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~3_combout\,
	datab => \RegFile|rd_data1[31]~2_combout\,
	datac => \RegFile|Mux60~17_combout\,
	datad => \RegFile|Mux60~13_combout\,
	combout => \RegFile|Mux60~18_combout\);

-- Location: LCCOMB_X36_Y19_N24
\RegFile|Mux60~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux60~21_combout\ = (\RegFile|rd_data1[31]~3_combout\ & ((\RegFile|Mux60~18_combout\ & ((\RegFile|Mux60~20_combout\))) # (!\RegFile|Mux60~18_combout\ & (\RegFile|Mux60~3_combout\)))) # (!\RegFile|rd_data1[31]~3_combout\ & 
-- (((\RegFile|Mux60~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~3_combout\,
	datab => \RegFile|Mux60~3_combout\,
	datac => \RegFile|Mux60~20_combout\,
	datad => \RegFile|Mux60~18_combout\,
	combout => \RegFile|Mux60~21_combout\);

-- Location: LCCOMB_X40_Y19_N24
\RegFile|Mux60~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux60~22_combout\ = (\RegFile|Mux60~21_combout\ & ((\InstReg|out20_to_16\(0)) # ((\RegFile|rd_data1[31]~6_combout\) # (\InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \RegFile|rd_data1[31]~6_combout\,
	datac => \InstReg|out20_to_16\(2),
	datad => \RegFile|Mux60~21_combout\,
	combout => \RegFile|Mux60~22_combout\);

-- Location: FF_X40_Y19_N25
\RegFile|rd_data1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|Mux60~22_combout\,
	ena => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|rd_data1\(3));

-- Location: LCCOMB_X37_Y15_N18
\RegB|output[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegB|output[3]~feeder_combout\ = \RegFile|rd_data1\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegFile|rd_data1\(3),
	combout => \RegB|output[3]~feeder_combout\);

-- Location: FF_X37_Y15_N19
\RegB|output[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegB|output[3]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegB|output\(3));

-- Location: LCCOMB_X36_Y15_N30
\Mem|SIG_data_out[7]~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_data_out[7]~47_combout\ = (!\Mem|Equal0~10_combout\ & ((\Mem|Equal1~0_combout\ & (\Mem|InputPort1|output\(7))) # (!\Mem|Equal1~0_combout\ & ((\Mem|Storage|altsyncram_component|auto_generated|q_a\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem|InputPort1|output\(7),
	datab => \Mem|Equal0~10_combout\,
	datac => \Mem|Equal1~0_combout\,
	datad => \Mem|Storage|altsyncram_component|auto_generated|q_a\(7),
	combout => \Mem|SIG_data_out[7]~47_combout\);

-- Location: LCCOMB_X36_Y15_N6
\Mem|SIG_data_out[7]~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_data_out[7]~48_combout\ = (\Mem|SIG_data_out[7]~47_combout\) # ((\Mem|InputPort0|output\(7) & \Mem|Equal0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem|InputPort0|output\(7),
	datab => \Mem|SIG_data_out[7]~47_combout\,
	datad => \Mem|Equal0~10_combout\,
	combout => \Mem|SIG_data_out[7]~48_combout\);

-- Location: LCCOMB_X36_Y15_N18
\Mem|SIG_data_out[7]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_data_out\(7) = (!\rst~input_o\ & ((GLOBAL(\Mem|SIG_data_out[31]~46clkctrl_outclk\) & ((\Mem|SIG_data_out[7]~48_combout\))) # (!GLOBAL(\Mem|SIG_data_out[31]~46clkctrl_outclk\) & (\Mem|SIG_data_out\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \Mem|SIG_data_out\(7),
	datac => \Mem|SIG_data_out[7]~48_combout\,
	datad => \Mem|SIG_data_out[31]~46clkctrl_outclk\,
	combout => \Mem|SIG_data_out\(7));

-- Location: FF_X36_Y15_N19
\InstReg|out15_to_0[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mem|SIG_data_out\(7),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InstReg|out15_to_0\(7));

-- Location: LCCOMB_X32_Y14_N8
\PCSourceMux|output[9]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PCSourceMux|output[9]~4_combout\ = (\PCSource[1]~input_o\ & \InstReg|out15_to_0\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PCSource[1]~input_o\,
	datad => \InstReg|out15_to_0\(7),
	combout => \PCSourceMux|output[9]~4_combout\);

-- Location: FF_X32_Y14_N9
\PCReg|output[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PCSourceMux|output[9]~4_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \PCWrite~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCReg|output\(9));

-- Location: LCCOMB_X32_Y14_N24
\CodeMux|output[9]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \CodeMux|output[9]~7_combout\ = (\PCReg|output\(9) & !\IorD~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PCReg|output\(9),
	datad => \IorD~input_o\,
	combout => \CodeMux|output[9]~7_combout\);

-- Location: LCCOMB_X32_Y13_N14
\Mem|SIG_data_out[6]~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_data_out[6]~49_combout\ = (\Mem|Equal1~0_combout\ & (\Mem|InputPort1|output\(6))) # (!\Mem|Equal1~0_combout\ & ((\Mem|Storage|altsyncram_component|auto_generated|q_a\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mem|Equal1~0_combout\,
	datac => \Mem|InputPort1|output\(6),
	datad => \Mem|Storage|altsyncram_component|auto_generated|q_a\(6),
	combout => \Mem|SIG_data_out[6]~49_combout\);

-- Location: LCCOMB_X32_Y13_N28
\Mem|SIG_data_out[6]~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_data_out[6]~50_combout\ = (\Mem|Equal0~10_combout\ & (\Mem|InputPort0|output\(6))) # (!\Mem|Equal0~10_combout\ & ((\Mem|SIG_data_out[6]~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem|InputPort0|output\(6),
	datab => \Mem|SIG_data_out[6]~49_combout\,
	datad => \Mem|Equal0~10_combout\,
	combout => \Mem|SIG_data_out[6]~50_combout\);

-- Location: LCCOMB_X32_Y13_N16
\Mem|SIG_data_out[6]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_data_out\(6) = (!\rst~input_o\ & ((GLOBAL(\Mem|SIG_data_out[31]~46clkctrl_outclk\) & (\Mem|SIG_data_out[6]~50_combout\)) # (!GLOBAL(\Mem|SIG_data_out[31]~46clkctrl_outclk\) & ((\Mem|SIG_data_out\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \Mem|SIG_data_out[6]~50_combout\,
	datac => \Mem|SIG_data_out[31]~46clkctrl_outclk\,
	datad => \Mem|SIG_data_out\(6),
	combout => \Mem|SIG_data_out\(6));

-- Location: FF_X32_Y13_N17
\InstReg|out15_to_0[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mem|SIG_data_out\(6),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InstReg|out15_to_0\(6));

-- Location: LCCOMB_X32_Y14_N10
\PCSourceMux|output[8]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PCSourceMux|output[8]~5_combout\ = (\PCSource[1]~input_o\ & \InstReg|out15_to_0\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PCSource[1]~input_o\,
	datad => \InstReg|out15_to_0\(6),
	combout => \PCSourceMux|output[8]~5_combout\);

-- Location: FF_X32_Y14_N11
\PCReg|output[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PCSourceMux|output[8]~5_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \PCWrite~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCReg|output\(8));

-- Location: LCCOMB_X32_Y15_N10
\CodeMux|output[8]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \CodeMux|output[8]~6_combout\ = (!\IorD~input_o\ & \PCReg|output\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IorD~input_o\,
	datad => \PCReg|output\(8),
	combout => \CodeMux|output[8]~6_combout\);

-- Location: LCCOMB_X32_Y15_N6
\Mem|SIG_data_out[5]~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_data_out[5]~51_combout\ = (\Mem|Equal1~0_combout\ & (\Mem|InputPort1|output\(5))) # (!\Mem|Equal1~0_combout\ & ((\Mem|Storage|altsyncram_component|auto_generated|q_a\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem|InputPort1|output\(5),
	datab => \Mem|Storage|altsyncram_component|auto_generated|q_a\(5),
	datad => \Mem|Equal1~0_combout\,
	combout => \Mem|SIG_data_out[5]~51_combout\);

-- Location: LCCOMB_X32_Y15_N18
\Mem|SIG_data_out[5]~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_data_out[5]~52_combout\ = (\Mem|Equal0~10_combout\ & (\Mem|InputPort0|output\(5))) # (!\Mem|Equal0~10_combout\ & ((\Mem|SIG_data_out[5]~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem|Equal0~10_combout\,
	datab => \Mem|InputPort0|output\(5),
	datad => \Mem|SIG_data_out[5]~51_combout\,
	combout => \Mem|SIG_data_out[5]~52_combout\);

-- Location: LCCOMB_X31_Y15_N16
\Mem|SIG_data_out[5]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_data_out\(5) = (!\rst~input_o\ & ((GLOBAL(\Mem|SIG_data_out[31]~46clkctrl_outclk\) & ((\Mem|SIG_data_out[5]~52_combout\))) # (!GLOBAL(\Mem|SIG_data_out[31]~46clkctrl_outclk\) & (\Mem|SIG_data_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \Mem|SIG_data_out\(5),
	datac => \Mem|SIG_data_out[5]~52_combout\,
	datad => \Mem|SIG_data_out[31]~46clkctrl_outclk\,
	combout => \Mem|SIG_data_out\(5));

-- Location: FF_X31_Y15_N17
\InstReg|out15_to_0[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mem|SIG_data_out\(5),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InstReg|out15_to_0\(5));

-- Location: LCCOMB_X32_Y14_N20
\PCSourceMux|output[7]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PCSourceMux|output[7]~6_combout\ = (\PCSource[1]~input_o\ & \InstReg|out15_to_0\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PCSource[1]~input_o\,
	datad => \InstReg|out15_to_0\(5),
	combout => \PCSourceMux|output[7]~6_combout\);

-- Location: FF_X32_Y14_N21
\PCReg|output[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PCSourceMux|output[7]~6_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \PCWrite~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCReg|output\(7));

-- Location: LCCOMB_X32_Y14_N12
\CodeMux|output[7]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \CodeMux|output[7]~5_combout\ = (\PCReg|output\(7) & !\IorD~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PCReg|output\(7),
	datad => \IorD~input_o\,
	combout => \CodeMux|output[7]~5_combout\);

-- Location: LCCOMB_X36_Y15_N26
\Mem|SIG_data_out[4]~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_data_out[4]~53_combout\ = (!\Mem|Equal0~10_combout\ & ((\Mem|Equal1~0_combout\ & (\Mem|InputPort1|output\(4))) # (!\Mem|Equal1~0_combout\ & ((\Mem|Storage|altsyncram_component|auto_generated|q_a\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem|InputPort1|output\(4),
	datab => \Mem|Equal0~10_combout\,
	datac => \Mem|Equal1~0_combout\,
	datad => \Mem|Storage|altsyncram_component|auto_generated|q_a\(4),
	combout => \Mem|SIG_data_out[4]~53_combout\);

-- Location: LCCOMB_X36_Y15_N14
\Mem|SIG_data_out[4]~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_data_out[4]~54_combout\ = (\Mem|SIG_data_out[4]~53_combout\) # ((\Mem|InputPort0|output\(4) & \Mem|Equal0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mem|InputPort0|output\(4),
	datac => \Mem|Equal0~10_combout\,
	datad => \Mem|SIG_data_out[4]~53_combout\,
	combout => \Mem|SIG_data_out[4]~54_combout\);

-- Location: LCCOMB_X36_Y15_N20
\Mem|SIG_data_out[4]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_data_out\(4) = (!\rst~input_o\ & ((GLOBAL(\Mem|SIG_data_out[31]~46clkctrl_outclk\) & ((\Mem|SIG_data_out[4]~54_combout\))) # (!GLOBAL(\Mem|SIG_data_out[31]~46clkctrl_outclk\) & (\Mem|SIG_data_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \Mem|SIG_data_out\(4),
	datac => \Mem|SIG_data_out[4]~54_combout\,
	datad => \Mem|SIG_data_out[31]~46clkctrl_outclk\,
	combout => \Mem|SIG_data_out\(4));

-- Location: FF_X36_Y15_N21
\InstReg|out15_to_0[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mem|SIG_data_out\(4),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InstReg|out15_to_0\(4));

-- Location: LCCOMB_X32_Y14_N14
\PCSourceMux|output[6]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PCSourceMux|output[6]~7_combout\ = (\PCSource[1]~input_o\ & \InstReg|out15_to_0\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PCSource[1]~input_o\,
	datad => \InstReg|out15_to_0\(4),
	combout => \PCSourceMux|output[6]~7_combout\);

-- Location: FF_X32_Y14_N15
\PCReg|output[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PCSourceMux|output[6]~7_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \PCWrite~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCReg|output\(6));

-- Location: LCCOMB_X32_Y15_N22
\CodeMux|output[6]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \CodeMux|output[6]~4_combout\ = (\PCReg|output\(6) & !\IorD~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PCReg|output\(6),
	datad => \IorD~input_o\,
	combout => \CodeMux|output[6]~4_combout\);

-- Location: LCCOMB_X31_Y18_N4
\Mem|SIG_data_out[18]~69\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_data_out[18]~69_combout\ = (\Mem|Storage|altsyncram_component|auto_generated|q_a\(18) & (((!\Mem|Equal0~3_combout\) # (!\Mem|Equal0~9_combout\)) # (!\Mem|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem|Equal0~6_combout\,
	datab => \Mem|Equal0~9_combout\,
	datac => \Mem|Equal0~3_combout\,
	datad => \Mem|Storage|altsyncram_component|auto_generated|q_a\(18),
	combout => \Mem|SIG_data_out[18]~69_combout\);

-- Location: LCCOMB_X31_Y18_N18
\Mem|SIG_data_out[18]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_data_out\(18) = (!\rst~input_o\ & ((GLOBAL(\Mem|SIG_data_out[31]~46clkctrl_outclk\) & (\Mem|SIG_data_out[18]~69_combout\)) # (!GLOBAL(\Mem|SIG_data_out[31]~46clkctrl_outclk\) & ((\Mem|SIG_data_out\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem|SIG_data_out[18]~69_combout\,
	datab => \Mem|SIG_data_out\(18),
	datac => \rst~input_o\,
	datad => \Mem|SIG_data_out[31]~46clkctrl_outclk\,
	combout => \Mem|SIG_data_out\(18));

-- Location: FF_X31_Y18_N19
\InstReg|out20_to_16[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mem|SIG_data_out\(18),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InstReg|out20_to_16\(2));

-- Location: LCCOMB_X31_Y17_N24
\MemtoRegMux|output[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MemtoRegMux|output[2]~2_combout\ = (!\MemToReg~input_o\ & \InstReg|out15_to_0\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MemToReg~input_o\,
	datad => \InstReg|out15_to_0\(2),
	combout => \MemtoRegMux|output[2]~2_combout\);

-- Location: FF_X31_Y17_N27
\RegFile|regs[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[2]~2_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[15][2]~q\);

-- Location: FF_X32_Y17_N1
\RegFile|regs[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[2]~2_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[14][2]~q\);

-- Location: LCCOMB_X32_Y20_N12
\RegFile|regs[13][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[13][2]~feeder_combout\ = \MemtoRegMux|output[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[2]~2_combout\,
	combout => \RegFile|regs[13][2]~feeder_combout\);

-- Location: FF_X32_Y20_N13
\RegFile|regs[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[13][2]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[13][2]~q\);

-- Location: FF_X32_Y20_N15
\RegFile|regs[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[2]~2_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[12][2]~q\);

-- Location: LCCOMB_X32_Y20_N14
\RegFile|Mux61~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux61~19_combout\ = (\InstReg|out20_to_16\(1) & (((\InstReg|out20_to_16\(0))))) # (!\InstReg|out20_to_16\(1) & ((\InstReg|out20_to_16\(0) & (\RegFile|regs[13][2]~q\)) # (!\InstReg|out20_to_16\(0) & ((\RegFile|regs[12][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[13][2]~q\,
	datab => \InstReg|out20_to_16\(1),
	datac => \RegFile|regs[12][2]~q\,
	datad => \InstReg|out20_to_16\(0),
	combout => \RegFile|Mux61~19_combout\);

-- Location: LCCOMB_X32_Y17_N0
\RegFile|Mux61~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux61~20_combout\ = (\InstReg|out20_to_16\(1) & ((\RegFile|Mux61~19_combout\ & (\RegFile|regs[15][2]~q\)) # (!\RegFile|Mux61~19_combout\ & ((\RegFile|regs[14][2]~q\))))) # (!\InstReg|out20_to_16\(1) & (((\RegFile|Mux61~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[15][2]~q\,
	datab => \InstReg|out20_to_16\(1),
	datac => \RegFile|regs[14][2]~q\,
	datad => \RegFile|Mux61~19_combout\,
	combout => \RegFile|Mux61~20_combout\);

-- Location: LCCOMB_X30_Y22_N2
\RegFile|regs[30][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[30][2]~feeder_combout\ = \MemtoRegMux|output[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[2]~2_combout\,
	combout => \RegFile|regs[30][2]~feeder_combout\);

-- Location: FF_X30_Y22_N3
\RegFile|regs[30][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[30][2]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[30][2]~q\);

-- Location: FF_X31_Y22_N21
\RegFile|regs[26][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[2]~2_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[26][2]~q\);

-- Location: LCCOMB_X29_Y22_N0
\RegFile|regs[22][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[22][2]~feeder_combout\ = \MemtoRegMux|output[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[2]~2_combout\,
	combout => \RegFile|regs[22][2]~feeder_combout\);

-- Location: FF_X29_Y22_N1
\RegFile|regs[22][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[22][2]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[22][2]~q\);

-- Location: FF_X30_Y22_N5
\RegFile|regs[18][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[2]~2_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[18][2]~q\);

-- Location: LCCOMB_X30_Y22_N4
\RegFile|Mux61~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux61~2_combout\ = (\InstReg|out20_to_16\(3) & (((\InstReg|out20_to_16\(2))))) # (!\InstReg|out20_to_16\(3) & ((\InstReg|out20_to_16\(2) & (\RegFile|regs[22][2]~q\)) # (!\InstReg|out20_to_16\(2) & ((\RegFile|regs[18][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[22][2]~q\,
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[18][2]~q\,
	datad => \InstReg|out20_to_16\(2),
	combout => \RegFile|Mux61~2_combout\);

-- Location: LCCOMB_X31_Y22_N20
\RegFile|Mux61~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux61~3_combout\ = (\InstReg|out20_to_16\(3) & ((\RegFile|Mux61~2_combout\ & (\RegFile|regs[30][2]~q\)) # (!\RegFile|Mux61~2_combout\ & ((\RegFile|regs[26][2]~q\))))) # (!\InstReg|out20_to_16\(3) & (((\RegFile|Mux61~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[30][2]~q\,
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[26][2]~q\,
	datad => \RegFile|Mux61~2_combout\,
	combout => \RegFile|Mux61~3_combout\);

-- Location: FF_X32_Y21_N31
\RegFile|regs[19][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[2]~2_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[19][2]~q\);

-- Location: LCCOMB_X31_Y21_N30
\RegFile|regs[23][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[23][2]~feeder_combout\ = \MemtoRegMux|output[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[2]~2_combout\,
	combout => \RegFile|regs[23][2]~feeder_combout\);

-- Location: FF_X31_Y21_N31
\RegFile|regs[23][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[23][2]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[23][2]~q\);

-- Location: LCCOMB_X32_Y21_N30
\RegFile|Mux61~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux61~9_combout\ = (\InstReg|out20_to_16\(2) & ((\InstReg|out20_to_16\(3)) # ((\RegFile|regs[23][2]~q\)))) # (!\InstReg|out20_to_16\(2) & (!\InstReg|out20_to_16\(3) & (\RegFile|regs[19][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(2),
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[19][2]~q\,
	datad => \RegFile|regs[23][2]~q\,
	combout => \RegFile|Mux61~9_combout\);

-- Location: FF_X32_Y21_N9
\RegFile|regs[27][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[2]~2_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[27][2]~q\);

-- Location: LCCOMB_X24_Y18_N10
\RegFile|regs~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs~3_combout\ = (\InstReg|out15_to_0\(2) & (!\MemToReg~input_o\ & !\JumpAndLink~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out15_to_0\(2),
	datab => \MemToReg~input_o\,
	datad => \JumpAndLink~input_o\,
	combout => \RegFile|regs~3_combout\);

-- Location: FF_X24_Y18_N11
\RegFile|regs[31][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs~3_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|regs[31][13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[31][2]~q\);

-- Location: LCCOMB_X32_Y21_N8
\RegFile|Mux61~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux61~10_combout\ = (\RegFile|Mux61~9_combout\ & (((\RegFile|regs[31][2]~q\)) # (!\InstReg|out20_to_16\(3)))) # (!\RegFile|Mux61~9_combout\ & (\InstReg|out20_to_16\(3) & (\RegFile|regs[27][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux61~9_combout\,
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[27][2]~q\,
	datad => \RegFile|regs[31][2]~q\,
	combout => \RegFile|Mux61~10_combout\);

-- Location: LCCOMB_X32_Y16_N24
\RegFile|regs[21][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[21][2]~feeder_combout\ = \MemtoRegMux|output[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[2]~2_combout\,
	combout => \RegFile|regs[21][2]~feeder_combout\);

-- Location: FF_X32_Y16_N25
\RegFile|regs[21][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[21][2]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[21][2]~q\);

-- Location: FF_X32_Y16_N23
\RegFile|regs[29][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[2]~2_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[29][2]~q\);

-- Location: LCCOMB_X31_Y20_N8
\RegFile|regs[25][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[25][2]~feeder_combout\ = \MemtoRegMux|output[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[2]~2_combout\,
	combout => \RegFile|regs[25][2]~feeder_combout\);

-- Location: FF_X31_Y20_N9
\RegFile|regs[25][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[25][2]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[25][2]~q\);

-- Location: FF_X31_Y16_N25
\RegFile|regs[17][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[2]~2_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[17][2]~q\);

-- Location: LCCOMB_X31_Y16_N24
\RegFile|Mux61~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux61~4_combout\ = (\InstReg|out20_to_16\(2) & (((\InstReg|out20_to_16\(3))))) # (!\InstReg|out20_to_16\(2) & ((\InstReg|out20_to_16\(3) & (\RegFile|regs[25][2]~q\)) # (!\InstReg|out20_to_16\(3) & ((\RegFile|regs[17][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[25][2]~q\,
	datab => \InstReg|out20_to_16\(2),
	datac => \RegFile|regs[17][2]~q\,
	datad => \InstReg|out20_to_16\(3),
	combout => \RegFile|Mux61~4_combout\);

-- Location: LCCOMB_X32_Y16_N22
\RegFile|Mux61~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux61~5_combout\ = (\InstReg|out20_to_16\(2) & ((\RegFile|Mux61~4_combout\ & ((\RegFile|regs[29][2]~q\))) # (!\RegFile|Mux61~4_combout\ & (\RegFile|regs[21][2]~q\)))) # (!\InstReg|out20_to_16\(2) & (((\RegFile|Mux61~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[21][2]~q\,
	datab => \InstReg|out20_to_16\(2),
	datac => \RegFile|regs[29][2]~q\,
	datad => \RegFile|Mux61~4_combout\,
	combout => \RegFile|Mux61~5_combout\);

-- Location: FF_X35_Y18_N11
\RegFile|regs[20][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[2]~2_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[20][2]~q\);

-- Location: LCCOMB_X31_Y18_N22
\RegFile|regs[24][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[24][2]~feeder_combout\ = \MemtoRegMux|output[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[2]~2_combout\,
	combout => \RegFile|regs[24][2]~feeder_combout\);

-- Location: FF_X31_Y18_N23
\RegFile|regs[24][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[24][2]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[24][2]~q\);

-- Location: FF_X32_Y18_N13
\RegFile|regs[16][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[2]~2_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[16][2]~q\);

-- Location: LCCOMB_X32_Y18_N12
\RegFile|Mux61~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux61~6_combout\ = (\InstReg|out20_to_16\(3) & ((\RegFile|regs[24][2]~q\) # ((\InstReg|out20_to_16\(2))))) # (!\InstReg|out20_to_16\(3) & (((\RegFile|regs[16][2]~q\ & !\InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(3),
	datab => \RegFile|regs[24][2]~q\,
	datac => \RegFile|regs[16][2]~q\,
	datad => \InstReg|out20_to_16\(2),
	combout => \RegFile|Mux61~6_combout\);

-- Location: FF_X35_Y18_N21
\RegFile|regs[28][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[2]~2_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[28][2]~q\);

-- Location: LCCOMB_X35_Y18_N20
\RegFile|Mux61~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux61~7_combout\ = (\RegFile|Mux61~6_combout\ & (((\RegFile|regs[28][2]~q\) # (!\InstReg|out20_to_16\(2))))) # (!\RegFile|Mux61~6_combout\ & (\RegFile|regs[20][2]~q\ & ((\InstReg|out20_to_16\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[20][2]~q\,
	datab => \RegFile|Mux61~6_combout\,
	datac => \RegFile|regs[28][2]~q\,
	datad => \InstReg|out20_to_16\(2),
	combout => \RegFile|Mux61~7_combout\);

-- Location: LCCOMB_X36_Y17_N30
\RegFile|Mux61~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux61~8_combout\ = (\InstReg|out20_to_16\(1) & (\InstReg|out20_to_16\(0))) # (!\InstReg|out20_to_16\(1) & ((\InstReg|out20_to_16\(0) & (\RegFile|Mux61~5_combout\)) # (!\InstReg|out20_to_16\(0) & ((\RegFile|Mux61~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(1),
	datab => \InstReg|out20_to_16\(0),
	datac => \RegFile|Mux61~5_combout\,
	datad => \RegFile|Mux61~7_combout\,
	combout => \RegFile|Mux61~8_combout\);

-- Location: LCCOMB_X36_Y17_N16
\RegFile|Mux61~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux61~11_combout\ = (\RegFile|Mux61~8_combout\ & (((\RegFile|Mux61~10_combout\) # (!\InstReg|out20_to_16\(1))))) # (!\RegFile|Mux61~8_combout\ & (\RegFile|Mux61~3_combout\ & ((\InstReg|out20_to_16\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux61~3_combout\,
	datab => \RegFile|Mux61~10_combout\,
	datac => \RegFile|Mux61~8_combout\,
	datad => \InstReg|out20_to_16\(1),
	combout => \RegFile|Mux61~11_combout\);

-- Location: LCCOMB_X38_Y21_N8
\RegFile|regs[9][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[9][2]~feeder_combout\ = \MemtoRegMux|output[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[2]~2_combout\,
	combout => \RegFile|regs[9][2]~feeder_combout\);

-- Location: FF_X38_Y21_N9
\RegFile|regs[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[9][2]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[9][2]~q\);

-- Location: FF_X38_Y21_N27
\RegFile|regs[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[2]~2_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[11][2]~q\);

-- Location: LCCOMB_X38_Y22_N28
\RegFile|regs[10][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[10][2]~feeder_combout\ = \MemtoRegMux|output[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[2]~2_combout\,
	combout => \RegFile|regs[10][2]~feeder_combout\);

-- Location: FF_X38_Y22_N29
\RegFile|regs[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[10][2]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[10][2]~q\);

-- Location: FF_X38_Y22_N7
\RegFile|regs[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[2]~2_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[8][2]~q\);

-- Location: LCCOMB_X38_Y22_N6
\RegFile|Mux61~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux61~12_combout\ = (\InstReg|out20_to_16\(1) & ((\RegFile|regs[10][2]~q\) # ((\InstReg|out20_to_16\(0))))) # (!\InstReg|out20_to_16\(1) & (((\RegFile|regs[8][2]~q\ & !\InstReg|out20_to_16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(1),
	datab => \RegFile|regs[10][2]~q\,
	datac => \RegFile|regs[8][2]~q\,
	datad => \InstReg|out20_to_16\(0),
	combout => \RegFile|Mux61~12_combout\);

-- Location: LCCOMB_X38_Y21_N26
\RegFile|Mux61~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux61~13_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|Mux61~12_combout\ & ((\RegFile|regs[11][2]~q\))) # (!\RegFile|Mux61~12_combout\ & (\RegFile|regs[9][2]~q\)))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|Mux61~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \RegFile|regs[9][2]~q\,
	datac => \RegFile|regs[11][2]~q\,
	datad => \RegFile|Mux61~12_combout\,
	combout => \RegFile|Mux61~13_combout\);

-- Location: LCCOMB_X35_Y17_N10
\RegFile|regs[6][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[6][2]~feeder_combout\ = \MemtoRegMux|output[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[2]~2_combout\,
	combout => \RegFile|regs[6][2]~feeder_combout\);

-- Location: FF_X35_Y17_N11
\RegFile|regs[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[6][2]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[6][2]~q\);

-- Location: FF_X36_Y17_N25
\RegFile|regs[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[2]~2_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[7][2]~q\);

-- Location: LCCOMB_X41_Y17_N12
\RegFile|regs[5][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[5][2]~feeder_combout\ = \MemtoRegMux|output[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[2]~2_combout\,
	combout => \RegFile|regs[5][2]~feeder_combout\);

-- Location: FF_X41_Y17_N13
\RegFile|regs[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[5][2]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[5][2]~q\);

-- Location: FF_X36_Y17_N11
\RegFile|regs[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[2]~2_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[4][2]~q\);

-- Location: LCCOMB_X36_Y17_N10
\RegFile|Mux61~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux61~14_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|regs[5][2]~q\) # ((\InstReg|out20_to_16\(1))))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|regs[4][2]~q\ & !\InstReg|out20_to_16\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \RegFile|regs[5][2]~q\,
	datac => \RegFile|regs[4][2]~q\,
	datad => \InstReg|out20_to_16\(1),
	combout => \RegFile|Mux61~14_combout\);

-- Location: LCCOMB_X36_Y17_N24
\RegFile|Mux61~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux61~15_combout\ = (\InstReg|out20_to_16\(1) & ((\RegFile|Mux61~14_combout\ & ((\RegFile|regs[7][2]~q\))) # (!\RegFile|Mux61~14_combout\ & (\RegFile|regs[6][2]~q\)))) # (!\InstReg|out20_to_16\(1) & (((\RegFile|Mux61~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(1),
	datab => \RegFile|regs[6][2]~q\,
	datac => \RegFile|regs[7][2]~q\,
	datad => \RegFile|Mux61~14_combout\,
	combout => \RegFile|Mux61~15_combout\);

-- Location: FF_X39_Y17_N27
\RegFile|regs[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[2]~2_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[3][2]~q\);

-- Location: LCCOMB_X40_Y17_N8
\RegFile|regs[2][2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[2][2]~feeder_combout\ = \MemtoRegMux|output[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[2]~2_combout\,
	combout => \RegFile|regs[2][2]~feeder_combout\);

-- Location: FF_X40_Y17_N9
\RegFile|regs[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[2][2]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[2][2]~q\);

-- Location: FF_X39_Y17_N29
\RegFile|regs[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[2]~2_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[1][2]~q\);

-- Location: LCCOMB_X39_Y17_N28
\RegFile|Mux61~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux61~16_combout\ = (\RegFile|rd_data1[31]~5_combout\ & ((\RegFile|regs[2][2]~q\) # ((\RegFile|rd_data1[31]~4_combout\)))) # (!\RegFile|rd_data1[31]~5_combout\ & (((\RegFile|regs[1][2]~q\ & !\RegFile|rd_data1[31]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[2][2]~q\,
	datab => \RegFile|rd_data1[31]~5_combout\,
	datac => \RegFile|regs[1][2]~q\,
	datad => \RegFile|rd_data1[31]~4_combout\,
	combout => \RegFile|Mux61~16_combout\);

-- Location: LCCOMB_X39_Y17_N26
\RegFile|Mux61~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux61~17_combout\ = (\RegFile|rd_data1[31]~4_combout\ & ((\RegFile|Mux61~16_combout\ & ((\RegFile|regs[3][2]~q\))) # (!\RegFile|Mux61~16_combout\ & (\RegFile|Mux61~15_combout\)))) # (!\RegFile|rd_data1[31]~4_combout\ & 
-- (((\RegFile|Mux61~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux61~15_combout\,
	datab => \RegFile|rd_data1[31]~4_combout\,
	datac => \RegFile|regs[3][2]~q\,
	datad => \RegFile|Mux61~16_combout\,
	combout => \RegFile|Mux61~17_combout\);

-- Location: LCCOMB_X38_Y17_N28
\RegFile|Mux61~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux61~18_combout\ = (\RegFile|rd_data1[31]~3_combout\ & ((\RegFile|rd_data1[31]~2_combout\) # ((\RegFile|Mux61~13_combout\)))) # (!\RegFile|rd_data1[31]~3_combout\ & (!\RegFile|rd_data1[31]~2_combout\ & ((\RegFile|Mux61~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~3_combout\,
	datab => \RegFile|rd_data1[31]~2_combout\,
	datac => \RegFile|Mux61~13_combout\,
	datad => \RegFile|Mux61~17_combout\,
	combout => \RegFile|Mux61~18_combout\);

-- Location: LCCOMB_X37_Y17_N2
\RegFile|Mux61~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux61~21_combout\ = (\RegFile|rd_data1[31]~2_combout\ & ((\RegFile|Mux61~18_combout\ & (\RegFile|Mux61~20_combout\)) # (!\RegFile|Mux61~18_combout\ & ((\RegFile|Mux61~11_combout\))))) # (!\RegFile|rd_data1[31]~2_combout\ & 
-- (((\RegFile|Mux61~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~2_combout\,
	datab => \RegFile|Mux61~20_combout\,
	datac => \RegFile|Mux61~11_combout\,
	datad => \RegFile|Mux61~18_combout\,
	combout => \RegFile|Mux61~21_combout\);

-- Location: LCCOMB_X37_Y17_N4
\RegFile|Mux61~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux61~22_combout\ = (\RegFile|Mux61~21_combout\ & ((\InstReg|out20_to_16\(0)) # ((\InstReg|out20_to_16\(2)) # (\RegFile|rd_data1[31]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \InstReg|out20_to_16\(2),
	datac => \RegFile|rd_data1[31]~6_combout\,
	datad => \RegFile|Mux61~21_combout\,
	combout => \RegFile|Mux61~22_combout\);

-- Location: FF_X37_Y17_N5
\RegFile|rd_data1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|Mux61~22_combout\,
	ena => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|rd_data1\(2));

-- Location: FF_X36_Y15_N9
\RegB|output[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \RegFile|rd_data1\(2),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegB|output\(2));

-- Location: LCCOMB_X32_Y13_N4
\Mem|SIG_data_out[2]~55\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_data_out[2]~55_combout\ = (\Mem|Equal1~0_combout\ & (\Mem|InputPort1|output\(2))) # (!\Mem|Equal1~0_combout\ & ((\Mem|Storage|altsyncram_component|auto_generated|q_a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mem|Equal1~0_combout\,
	datac => \Mem|InputPort1|output\(2),
	datad => \Mem|Storage|altsyncram_component|auto_generated|q_a\(2),
	combout => \Mem|SIG_data_out[2]~55_combout\);

-- Location: FF_X32_Y13_N31
\Mem|InputPort0|output[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \switches[2]~input_o\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \ALT_INV_button0~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem|InputPort0|output\(2));

-- Location: LCCOMB_X32_Y13_N6
\Mem|SIG_data_out[2]~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_data_out[2]~56_combout\ = (\Mem|Equal0~10_combout\ & ((\Mem|InputPort0|output\(2)))) # (!\Mem|Equal0~10_combout\ & (\Mem|SIG_data_out[2]~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem|SIG_data_out[2]~55_combout\,
	datac => \Mem|InputPort0|output\(2),
	datad => \Mem|Equal0~10_combout\,
	combout => \Mem|SIG_data_out[2]~56_combout\);

-- Location: LCCOMB_X32_Y13_N18
\Mem|SIG_data_out[2]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_data_out\(2) = (!\rst~input_o\ & ((GLOBAL(\Mem|SIG_data_out[31]~46clkctrl_outclk\) & ((\Mem|SIG_data_out[2]~56_combout\))) # (!GLOBAL(\Mem|SIG_data_out[31]~46clkctrl_outclk\) & (\Mem|SIG_data_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \Mem|SIG_data_out\(2),
	datac => \Mem|SIG_data_out[31]~46clkctrl_outclk\,
	datad => \Mem|SIG_data_out[2]~56_combout\,
	combout => \Mem|SIG_data_out\(2));

-- Location: FF_X32_Y13_N19
\InstReg|out15_to_0[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mem|SIG_data_out\(2),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InstReg|out15_to_0\(2));

-- Location: LCCOMB_X25_Y15_N24
\PCSourceMux|output[4]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PCSourceMux|output[4]~8_combout\ = (\PCSource[1]~input_o\ & \InstReg|out15_to_0\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PCSource[1]~input_o\,
	datad => \InstReg|out15_to_0\(2),
	combout => \PCSourceMux|output[4]~8_combout\);

-- Location: LCCOMB_X23_Y15_N0
\PCReg|output[4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PCReg|output[4]~feeder_combout\ = \PCSourceMux|output[4]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PCSourceMux|output[4]~8_combout\,
	combout => \PCReg|output[4]~feeder_combout\);

-- Location: FF_X23_Y15_N1
\PCReg|output[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PCReg|output[4]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \PCWrite~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCReg|output\(4));

-- Location: LCCOMB_X31_Y15_N6
\CodeMux|output[4]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \CodeMux|output[4]~2_combout\ = (\PCReg|output\(4) & !\IorD~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PCReg|output\(4),
	datad => \IorD~input_o\,
	combout => \CodeMux|output[4]~2_combout\);

-- Location: LCCOMB_X32_Y13_N2
\Mem|SIG_data_out[1]~57\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_data_out[1]~57_combout\ = (\Mem|Equal1~0_combout\ & (\Mem|InputPort1|output\(1))) # (!\Mem|Equal1~0_combout\ & ((\Mem|Storage|altsyncram_component|auto_generated|q_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem|Equal1~0_combout\,
	datac => \Mem|InputPort1|output\(1),
	datad => \Mem|Storage|altsyncram_component|auto_generated|q_a\(1),
	combout => \Mem|SIG_data_out[1]~57_combout\);

-- Location: LCCOMB_X32_Y13_N12
\Mem|SIG_data_out[1]~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_data_out[1]~58_combout\ = (\Mem|Equal0~10_combout\ & (\Mem|InputPort0|output\(1))) # (!\Mem|Equal0~10_combout\ & ((\Mem|SIG_data_out[1]~57_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mem|InputPort0|output\(1),
	datac => \Mem|SIG_data_out[1]~57_combout\,
	datad => \Mem|Equal0~10_combout\,
	combout => \Mem|SIG_data_out[1]~58_combout\);

-- Location: LCCOMB_X32_Y13_N20
\Mem|SIG_data_out[1]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_data_out\(1) = (!\rst~input_o\ & ((GLOBAL(\Mem|SIG_data_out[31]~46clkctrl_outclk\) & ((\Mem|SIG_data_out[1]~58_combout\))) # (!GLOBAL(\Mem|SIG_data_out[31]~46clkctrl_outclk\) & (\Mem|SIG_data_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \Mem|SIG_data_out\(1),
	datac => \Mem|SIG_data_out[1]~58_combout\,
	datad => \Mem|SIG_data_out[31]~46clkctrl_outclk\,
	combout => \Mem|SIG_data_out\(1));

-- Location: FF_X32_Y13_N21
\InstReg|out15_to_0[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mem|SIG_data_out\(1),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InstReg|out15_to_0\(1));

-- Location: LCCOMB_X32_Y14_N28
\PCSourceMux|output[3]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PCSourceMux|output[3]~20_combout\ = (\PCSource[1]~input_o\ & \InstReg|out15_to_0\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PCSource[1]~input_o\,
	datad => \InstReg|out15_to_0\(1),
	combout => \PCSourceMux|output[3]~20_combout\);

-- Location: FF_X32_Y14_N29
\PCReg|output[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PCSourceMux|output[3]~20_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \PCWrite~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCReg|output\(3));

-- Location: LCCOMB_X32_Y15_N2
\CodeMux|output[3]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \CodeMux|output[3]~1_combout\ = (!\IorD~input_o\ & \PCReg|output\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IorD~input_o\,
	datad => \PCReg|output\(3),
	combout => \CodeMux|output[3]~1_combout\);

-- Location: IOIBUF_X40_Y0_N15
\switches[0]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_switches(0),
	o => \switches[0]~input_o\);

-- Location: FF_X35_Y15_N31
\Mem|InputPort1|output[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \switches[0]~input_o\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \ALT_INV_button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem|InputPort1|output\(0));

-- Location: LCCOMB_X32_Y13_N8
\Mem|SIG_data_out[0]~63\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_data_out[0]~63_combout\ = (\Mem|Equal1~0_combout\ & ((\Mem|InputPort1|output\(0)))) # (!\Mem|Equal1~0_combout\ & (\Mem|Storage|altsyncram_component|auto_generated|q_a\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem|Storage|altsyncram_component|auto_generated|q_a\(0),
	datab => \Mem|Equal1~0_combout\,
	datad => \Mem|InputPort1|output\(0),
	combout => \Mem|SIG_data_out[0]~63_combout\);

-- Location: FF_X32_Y13_N11
\Mem|InputPort0|output[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \switches[0]~input_o\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \ALT_INV_button0~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem|InputPort0|output\(0));

-- Location: LCCOMB_X32_Y13_N26
\Mem|SIG_data_out[0]~64\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_data_out[0]~64_combout\ = (\Mem|Equal0~10_combout\ & ((\Mem|InputPort0|output\(0)))) # (!\Mem|Equal0~10_combout\ & (\Mem|SIG_data_out[0]~63_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mem|SIG_data_out[0]~63_combout\,
	datac => \Mem|InputPort0|output\(0),
	datad => \Mem|Equal0~10_combout\,
	combout => \Mem|SIG_data_out[0]~64_combout\);

-- Location: LCCOMB_X32_Y13_N22
\Mem|SIG_data_out[0]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_data_out\(0) = (!\rst~input_o\ & ((GLOBAL(\Mem|SIG_data_out[31]~46clkctrl_outclk\) & ((\Mem|SIG_data_out[0]~64_combout\))) # (!GLOBAL(\Mem|SIG_data_out[31]~46clkctrl_outclk\) & (\Mem|SIG_data_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem|SIG_data_out\(0),
	datab => \rst~input_o\,
	datac => \Mem|SIG_data_out[0]~64_combout\,
	datad => \Mem|SIG_data_out[31]~46clkctrl_outclk\,
	combout => \Mem|SIG_data_out\(0));

-- Location: FF_X32_Y13_N23
\InstReg|out15_to_0[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mem|SIG_data_out\(0),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InstReg|out15_to_0\(0));

-- Location: LCCOMB_X30_Y15_N20
\PCSourceMux|output[2]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PCSourceMux|output[2]~29_combout\ = (\PCSource[1]~input_o\ & \InstReg|out15_to_0\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PCSource[1]~input_o\,
	datad => \InstReg|out15_to_0\(0),
	combout => \PCSourceMux|output[2]~29_combout\);

-- Location: FF_X30_Y15_N21
\PCReg|output[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PCSourceMux|output[2]~29_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \PCWrite~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCReg|output\(2));

-- Location: LCCOMB_X32_Y15_N16
\CodeMux|output[2]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \CodeMux|output[2]~0_combout\ = (!\IorD~input_o\ & \PCReg|output\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IorD~input_o\,
	datad => \PCReg|output\(2),
	combout => \CodeMux|output[2]~0_combout\);

-- Location: LCCOMB_X34_Y16_N30
\Mem|SIG_data_out[24]~74\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_data_out[24]~74_combout\ = (\Mem|Storage|altsyncram_component|auto_generated|q_a\(24) & (((!\Mem|Equal0~9_combout\) # (!\Mem|Equal0~3_combout\)) # (!\Mem|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem|Storage|altsyncram_component|auto_generated|q_a\(24),
	datab => \Mem|Equal0~6_combout\,
	datac => \Mem|Equal0~3_combout\,
	datad => \Mem|Equal0~9_combout\,
	combout => \Mem|SIG_data_out[24]~74_combout\);

-- Location: LCCOMB_X34_Y16_N8
\Mem|SIG_data_out[24]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_data_out\(24) = (!\rst~input_o\ & ((GLOBAL(\Mem|SIG_data_out[31]~46clkctrl_outclk\) & ((\Mem|SIG_data_out[24]~74_combout\))) # (!GLOBAL(\Mem|SIG_data_out[31]~46clkctrl_outclk\) & (\Mem|SIG_data_out\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \Mem|SIG_data_out\(24),
	datac => \Mem|SIG_data_out[31]~46clkctrl_outclk\,
	datad => \Mem|SIG_data_out[24]~74_combout\,
	combout => \Mem|SIG_data_out\(24));

-- Location: FF_X34_Y16_N9
\InstReg|out25_to_0[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mem|SIG_data_out\(24),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InstReg|out25_to_0\(24));

-- Location: LCCOMB_X30_Y15_N18
\PCSourceMux|output[26]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PCSourceMux|output[26]~16_combout\ = (\InstReg|out25_to_0\(24) & \PCSource[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out25_to_0\(24),
	datac => \PCSource[1]~input_o\,
	combout => \PCSourceMux|output[26]~16_combout\);

-- Location: FF_X30_Y15_N19
\PCReg|output[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PCSourceMux|output[26]~16_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \PCWrite~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCReg|output\(26));

-- Location: LCCOMB_X27_Y16_N24
\MemtoRegMux|output[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \MemtoRegMux|output[0]~0_combout\ = (\MemToReg~input_o\ & (\ALUOut|output\(0))) # (!\MemToReg~input_o\ & ((\InstReg|out15_to_0\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemToReg~input_o\,
	datab => \ALUOut|output\(0),
	datad => \InstReg|out15_to_0\(0),
	combout => \MemtoRegMux|output[0]~0_combout\);

-- Location: FF_X31_Y17_N15
\RegFile|regs[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[0]~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[15][0]~q\);

-- Location: FF_X31_Y17_N1
\RegFile|regs[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[0]~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[14][0]~q\);

-- Location: FF_X32_Y20_N5
\RegFile|regs[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[0]~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[13][0]~q\);

-- Location: FF_X32_Y20_N3
\RegFile|regs[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[0]~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[12][0]~q\);

-- Location: LCCOMB_X32_Y20_N2
\RegFile|Mux31~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux31~19_combout\ = (\InstReg|out25_to_0\(22) & (((\InstReg|out25_to_0\(21))))) # (!\InstReg|out25_to_0\(22) & ((\InstReg|out25_to_0\(21) & (\RegFile|regs[13][0]~q\)) # (!\InstReg|out25_to_0\(21) & ((\RegFile|regs[12][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out25_to_0\(22),
	datab => \RegFile|regs[13][0]~q\,
	datac => \RegFile|regs[12][0]~q\,
	datad => \InstReg|out25_to_0\(21),
	combout => \RegFile|Mux31~19_combout\);

-- Location: LCCOMB_X31_Y17_N0
\RegFile|Mux31~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux31~20_combout\ = (\InstReg|out25_to_0\(22) & ((\RegFile|Mux31~19_combout\ & (\RegFile|regs[15][0]~q\)) # (!\RegFile|Mux31~19_combout\ & ((\RegFile|regs[14][0]~q\))))) # (!\InstReg|out25_to_0\(22) & (((\RegFile|Mux31~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[15][0]~q\,
	datab => \InstReg|out25_to_0\(22),
	datac => \RegFile|regs[14][0]~q\,
	datad => \RegFile|Mux31~19_combout\,
	combout => \RegFile|Mux31~20_combout\);

-- Location: LCCOMB_X35_Y21_N30
\RegFile|regs[1][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[1][0]~feeder_combout\ = \MemtoRegMux|output[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[0]~0_combout\,
	combout => \RegFile|regs[1][0]~feeder_combout\);

-- Location: FF_X35_Y21_N31
\RegFile|regs[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[1][0]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[1][0]~q\);

-- Location: LCCOMB_X35_Y20_N0
\RegFile|regs[2][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[2][0]~feeder_combout\ = \MemtoRegMux|output[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[0]~0_combout\,
	combout => \RegFile|regs[2][0]~feeder_combout\);

-- Location: FF_X35_Y20_N1
\RegFile|regs[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[2][0]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[2][0]~q\);

-- Location: LCCOMB_X35_Y21_N22
\RegFile|Mux31~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux31~16_combout\ = (\RegFile|rd_data0[3]~6_combout\ & (((\RegFile|regs[2][0]~q\) # (\RegFile|rd_data0[3]~2_combout\)))) # (!\RegFile|rd_data0[3]~6_combout\ & (\RegFile|regs[1][0]~q\ & ((!\RegFile|rd_data0[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[1][0]~q\,
	datab => \RegFile|regs[2][0]~q\,
	datac => \RegFile|rd_data0[3]~6_combout\,
	datad => \RegFile|rd_data0[3]~2_combout\,
	combout => \RegFile|Mux31~16_combout\);

-- Location: FF_X35_Y22_N25
\RegFile|regs[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[0]~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[3][0]~q\);

-- Location: FF_X34_Y19_N23
\RegFile|regs[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[0]~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[6][0]~q\);

-- Location: LCCOMB_X35_Y21_N28
\RegFile|regs[5][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[5][0]~feeder_combout\ = \MemtoRegMux|output[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[0]~0_combout\,
	combout => \RegFile|regs[5][0]~feeder_combout\);

-- Location: FF_X35_Y21_N29
\RegFile|regs[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[5][0]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[5][0]~q\);

-- Location: FF_X34_Y21_N11
\RegFile|regs[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[0]~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[4][0]~q\);

-- Location: LCCOMB_X34_Y21_N10
\RegFile|Mux31~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux31~14_combout\ = (\InstReg|out25_to_0\(21) & ((\RegFile|regs[5][0]~q\) # ((\InstReg|out25_to_0\(22))))) # (!\InstReg|out25_to_0\(21) & (((\RegFile|regs[4][0]~q\ & !\InstReg|out25_to_0\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out25_to_0\(21),
	datab => \RegFile|regs[5][0]~q\,
	datac => \RegFile|regs[4][0]~q\,
	datad => \InstReg|out25_to_0\(22),
	combout => \RegFile|Mux31~14_combout\);

-- Location: FF_X34_Y21_N31
\RegFile|regs[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[0]~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[7][0]~q\);

-- Location: LCCOMB_X34_Y21_N30
\RegFile|Mux31~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux31~15_combout\ = (\RegFile|Mux31~14_combout\ & (((\RegFile|regs[7][0]~q\) # (!\InstReg|out25_to_0\(22))))) # (!\RegFile|Mux31~14_combout\ & (\RegFile|regs[6][0]~q\ & ((\InstReg|out25_to_0\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[6][0]~q\,
	datab => \RegFile|Mux31~14_combout\,
	datac => \RegFile|regs[7][0]~q\,
	datad => \InstReg|out25_to_0\(22),
	combout => \RegFile|Mux31~15_combout\);

-- Location: LCCOMB_X35_Y22_N24
\RegFile|Mux31~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux31~17_combout\ = (\RegFile|rd_data0[3]~2_combout\ & ((\RegFile|Mux31~16_combout\ & (\RegFile|regs[3][0]~q\)) # (!\RegFile|Mux31~16_combout\ & ((\RegFile|Mux31~15_combout\))))) # (!\RegFile|rd_data0[3]~2_combout\ & (\RegFile|Mux31~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data0[3]~2_combout\,
	datab => \RegFile|Mux31~16_combout\,
	datac => \RegFile|regs[3][0]~q\,
	datad => \RegFile|Mux31~15_combout\,
	combout => \RegFile|Mux31~17_combout\);

-- Location: LCCOMB_X36_Y23_N10
\RegFile|regs[11][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[11][0]~feeder_combout\ = \MemtoRegMux|output[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[0]~0_combout\,
	combout => \RegFile|regs[11][0]~feeder_combout\);

-- Location: FF_X36_Y23_N11
\RegFile|regs[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[11][0]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[11][0]~q\);

-- Location: LCCOMB_X36_Y23_N20
\RegFile|regs[9][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[9][0]~feeder_combout\ = \MemtoRegMux|output[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[0]~0_combout\,
	combout => \RegFile|regs[9][0]~feeder_combout\);

-- Location: FF_X36_Y23_N21
\RegFile|regs[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[9][0]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[9][0]~q\);

-- Location: LCCOMB_X36_Y22_N12
\RegFile|regs[10][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[10][0]~feeder_combout\ = \MemtoRegMux|output[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[0]~0_combout\,
	combout => \RegFile|regs[10][0]~feeder_combout\);

-- Location: FF_X36_Y22_N13
\RegFile|regs[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[10][0]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[10][0]~q\);

-- Location: LCCOMB_X32_Y22_N28
\RegFile|regs[8][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[8][0]~feeder_combout\ = \MemtoRegMux|output[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MemtoRegMux|output[0]~0_combout\,
	combout => \RegFile|regs[8][0]~feeder_combout\);

-- Location: FF_X32_Y22_N29
\RegFile|regs[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[8][0]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[8][0]~q\);

-- Location: LCCOMB_X32_Y22_N0
\RegFile|Mux31~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux31~12_combout\ = (\InstReg|out25_to_0\(21) & (((\InstReg|out25_to_0\(22))))) # (!\InstReg|out25_to_0\(21) & ((\InstReg|out25_to_0\(22) & (\RegFile|regs[10][0]~q\)) # (!\InstReg|out25_to_0\(22) & ((\RegFile|regs[8][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[10][0]~q\,
	datab => \RegFile|regs[8][0]~q\,
	datac => \InstReg|out25_to_0\(21),
	datad => \InstReg|out25_to_0\(22),
	combout => \RegFile|Mux31~12_combout\);

-- Location: LCCOMB_X36_Y23_N30
\RegFile|Mux31~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux31~13_combout\ = (\RegFile|Mux31~12_combout\ & ((\RegFile|regs[11][0]~q\) # ((!\InstReg|out25_to_0\(21))))) # (!\RegFile|Mux31~12_combout\ & (((\RegFile|regs[9][0]~q\ & \InstReg|out25_to_0\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[11][0]~q\,
	datab => \RegFile|regs[9][0]~q\,
	datac => \RegFile|Mux31~12_combout\,
	datad => \InstReg|out25_to_0\(21),
	combout => \RegFile|Mux31~13_combout\);

-- Location: LCCOMB_X35_Y22_N4
\RegFile|Mux31~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux31~18_combout\ = (\RegFile|rd_data0[3]~5_combout\ & (((\RegFile|Mux31~13_combout\) # (\RegFile|rd_data0[3]~4_combout\)))) # (!\RegFile|rd_data0[3]~5_combout\ & (\RegFile|Mux31~17_combout\ & ((!\RegFile|rd_data0[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data0[3]~5_combout\,
	datab => \RegFile|Mux31~17_combout\,
	datac => \RegFile|Mux31~13_combout\,
	datad => \RegFile|rd_data0[3]~4_combout\,
	combout => \RegFile|Mux31~18_combout\);

-- Location: LCCOMB_X26_Y18_N16
\RegFile|regs~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs~0_combout\ = (\JumpAndLink~input_o\ & (((\ALUOut|output\(0))))) # (!\JumpAndLink~input_o\ & ((\MemToReg~input_o\ & ((\ALUOut|output\(0)))) # (!\MemToReg~input_o\ & (\InstReg|out15_to_0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out15_to_0\(0),
	datab => \JumpAndLink~input_o\,
	datac => \MemToReg~input_o\,
	datad => \ALUOut|output\(0),
	combout => \RegFile|regs~0_combout\);

-- Location: FF_X26_Y18_N17
\RegFile|regs[31][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|regs[31][13]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[31][0]~q\);

-- Location: FF_X32_Y21_N5
\RegFile|regs[27][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[0]~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[27][0]~q\);

-- Location: FF_X31_Y21_N13
\RegFile|regs[23][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[0]~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[23][0]~q\);

-- Location: FF_X32_Y21_N19
\RegFile|regs[19][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[0]~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[19][0]~q\);

-- Location: LCCOMB_X32_Y21_N18
\RegFile|Mux31~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux31~9_combout\ = (\InstReg|out25_to_0\(24) & (((\InstReg|out25_to_0\(23))))) # (!\InstReg|out25_to_0\(24) & ((\InstReg|out25_to_0\(23) & (\RegFile|regs[23][0]~q\)) # (!\InstReg|out25_to_0\(23) & ((\RegFile|regs[19][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[23][0]~q\,
	datab => \InstReg|out25_to_0\(24),
	datac => \RegFile|regs[19][0]~q\,
	datad => \InstReg|out25_to_0\(23),
	combout => \RegFile|Mux31~9_combout\);

-- Location: LCCOMB_X32_Y21_N4
\RegFile|Mux31~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux31~10_combout\ = (\InstReg|out25_to_0\(24) & ((\RegFile|Mux31~9_combout\ & (\RegFile|regs[31][0]~q\)) # (!\RegFile|Mux31~9_combout\ & ((\RegFile|regs[27][0]~q\))))) # (!\InstReg|out25_to_0\(24) & (((\RegFile|Mux31~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out25_to_0\(24),
	datab => \RegFile|regs[31][0]~q\,
	datac => \RegFile|regs[27][0]~q\,
	datad => \RegFile|Mux31~9_combout\,
	combout => \RegFile|Mux31~10_combout\);

-- Location: FF_X34_Y18_N13
\RegFile|regs[24][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[0]~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[24][0]~q\);

-- Location: FF_X34_Y18_N27
\RegFile|regs[16][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[0]~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[16][0]~q\);

-- Location: LCCOMB_X34_Y18_N26
\RegFile|Mux31~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux31~6_combout\ = (\InstReg|out25_to_0\(24) & ((\RegFile|regs[24][0]~q\) # ((\InstReg|out25_to_0\(23))))) # (!\InstReg|out25_to_0\(24) & (((\RegFile|regs[16][0]~q\ & !\InstReg|out25_to_0\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[24][0]~q\,
	datab => \InstReg|out25_to_0\(24),
	datac => \RegFile|regs[16][0]~q\,
	datad => \InstReg|out25_to_0\(23),
	combout => \RegFile|Mux31~6_combout\);

-- Location: FF_X35_Y18_N29
\RegFile|regs[20][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[0]~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[20][0]~q\);

-- Location: FF_X35_Y18_N23
\RegFile|regs[28][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[0]~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[28][0]~q\);

-- Location: LCCOMB_X35_Y18_N22
\RegFile|Mux31~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux31~7_combout\ = (\RegFile|Mux31~6_combout\ & (((\RegFile|regs[28][0]~q\) # (!\InstReg|out25_to_0\(23))))) # (!\RegFile|Mux31~6_combout\ & (\RegFile|regs[20][0]~q\ & ((\InstReg|out25_to_0\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux31~6_combout\,
	datab => \RegFile|regs[20][0]~q\,
	datac => \RegFile|regs[28][0]~q\,
	datad => \InstReg|out25_to_0\(23),
	combout => \RegFile|Mux31~7_combout\);

-- Location: FF_X29_Y21_N5
\RegFile|regs[26][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[0]~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[26][0]~q\);

-- Location: FF_X30_Y21_N15
\RegFile|regs[30][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[0]~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[30][0]~q\);

-- Location: LCCOMB_X29_Y21_N22
\RegFile|regs[22][0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|regs[22][0]~feeder_combout\ = \MemtoRegMux|output[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MemtoRegMux|output[0]~0_combout\,
	combout => \RegFile|regs[22][0]~feeder_combout\);

-- Location: FF_X29_Y21_N23
\RegFile|regs[22][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|regs[22][0]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \RegFile|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[22][0]~q\);

-- Location: FF_X30_Y21_N29
\RegFile|regs[18][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[0]~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[18][0]~q\);

-- Location: LCCOMB_X30_Y21_N28
\RegFile|Mux31~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux31~4_combout\ = (\InstReg|out25_to_0\(24) & (((\InstReg|out25_to_0\(23))))) # (!\InstReg|out25_to_0\(24) & ((\InstReg|out25_to_0\(23) & (\RegFile|regs[22][0]~q\)) # (!\InstReg|out25_to_0\(23) & ((\RegFile|regs[18][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out25_to_0\(24),
	datab => \RegFile|regs[22][0]~q\,
	datac => \RegFile|regs[18][0]~q\,
	datad => \InstReg|out25_to_0\(23),
	combout => \RegFile|Mux31~4_combout\);

-- Location: LCCOMB_X30_Y21_N14
\RegFile|Mux31~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux31~5_combout\ = (\InstReg|out25_to_0\(24) & ((\RegFile|Mux31~4_combout\ & ((\RegFile|regs[30][0]~q\))) # (!\RegFile|Mux31~4_combout\ & (\RegFile|regs[26][0]~q\)))) # (!\InstReg|out25_to_0\(24) & (((\RegFile|Mux31~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out25_to_0\(24),
	datab => \RegFile|regs[26][0]~q\,
	datac => \RegFile|regs[30][0]~q\,
	datad => \RegFile|Mux31~4_combout\,
	combout => \RegFile|Mux31~5_combout\);

-- Location: LCCOMB_X34_Y21_N26
\RegFile|Mux31~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux31~8_combout\ = (\InstReg|out25_to_0\(21) & (((\InstReg|out25_to_0\(22))))) # (!\InstReg|out25_to_0\(21) & ((\InstReg|out25_to_0\(22) & ((\RegFile|Mux31~5_combout\))) # (!\InstReg|out25_to_0\(22) & (\RegFile|Mux31~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out25_to_0\(21),
	datab => \RegFile|Mux31~7_combout\,
	datac => \InstReg|out25_to_0\(22),
	datad => \RegFile|Mux31~5_combout\,
	combout => \RegFile|Mux31~8_combout\);

-- Location: FF_X35_Y16_N7
\RegFile|regs[29][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[0]~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[29][0]~q\);

-- Location: FF_X35_Y16_N1
\RegFile|regs[21][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[0]~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[21][0]~q\);

-- Location: FF_X27_Y16_N7
\RegFile|regs[17][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[0]~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[17][0]~q\);

-- Location: FF_X27_Y16_N21
\RegFile|regs[25][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \MemtoRegMux|output[0]~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \RegFile|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|regs[25][0]~q\);

-- Location: LCCOMB_X27_Y16_N20
\RegFile|Mux31~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux31~2_combout\ = (\InstReg|out25_to_0\(23) & (((\InstReg|out25_to_0\(24))))) # (!\InstReg|out25_to_0\(23) & ((\InstReg|out25_to_0\(24) & ((\RegFile|regs[25][0]~q\))) # (!\InstReg|out25_to_0\(24) & (\RegFile|regs[17][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out25_to_0\(23),
	datab => \RegFile|regs[17][0]~q\,
	datac => \RegFile|regs[25][0]~q\,
	datad => \InstReg|out25_to_0\(24),
	combout => \RegFile|Mux31~2_combout\);

-- Location: LCCOMB_X35_Y16_N0
\RegFile|Mux31~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux31~3_combout\ = (\InstReg|out25_to_0\(23) & ((\RegFile|Mux31~2_combout\ & (\RegFile|regs[29][0]~q\)) # (!\RegFile|Mux31~2_combout\ & ((\RegFile|regs[21][0]~q\))))) # (!\InstReg|out25_to_0\(23) & (((\RegFile|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[29][0]~q\,
	datab => \InstReg|out25_to_0\(23),
	datac => \RegFile|regs[21][0]~q\,
	datad => \RegFile|Mux31~2_combout\,
	combout => \RegFile|Mux31~3_combout\);

-- Location: LCCOMB_X34_Y21_N12
\RegFile|Mux31~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux31~11_combout\ = (\InstReg|out25_to_0\(21) & ((\RegFile|Mux31~8_combout\ & (\RegFile|Mux31~10_combout\)) # (!\RegFile|Mux31~8_combout\ & ((\RegFile|Mux31~3_combout\))))) # (!\InstReg|out25_to_0\(21) & (((\RegFile|Mux31~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out25_to_0\(21),
	datab => \RegFile|Mux31~10_combout\,
	datac => \RegFile|Mux31~8_combout\,
	datad => \RegFile|Mux31~3_combout\,
	combout => \RegFile|Mux31~11_combout\);

-- Location: LCCOMB_X35_Y22_N2
\RegFile|Mux31~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux31~21_combout\ = (\RegFile|rd_data0[3]~4_combout\ & ((\RegFile|Mux31~18_combout\ & (\RegFile|Mux31~20_combout\)) # (!\RegFile|Mux31~18_combout\ & ((\RegFile|Mux31~11_combout\))))) # (!\RegFile|rd_data0[3]~4_combout\ & 
-- (((\RegFile|Mux31~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux31~20_combout\,
	datab => \RegFile|rd_data0[3]~4_combout\,
	datac => \RegFile|Mux31~18_combout\,
	datad => \RegFile|Mux31~11_combout\,
	combout => \RegFile|Mux31~21_combout\);

-- Location: LCCOMB_X35_Y22_N22
\RegFile|Mux31~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux31~22_combout\ = (\RegFile|Mux31~21_combout\ & ((\InstReg|out25_to_0\(23)) # ((\RegFile|rd_data0[3]~3_combout\) # (\InstReg|out25_to_0\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out25_to_0\(23),
	datab => \RegFile|rd_data0[3]~3_combout\,
	datac => \InstReg|out25_to_0\(21),
	datad => \RegFile|Mux31~21_combout\,
	combout => \RegFile|Mux31~22_combout\);

-- Location: FF_X35_Y22_N23
\RegFile|rd_data0[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|Mux31~22_combout\,
	ena => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|rd_data0\(0));

-- Location: LCCOMB_X27_Y15_N12
\RegA|output[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegA|output[0]~feeder_combout\ = \RegFile|rd_data0\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegFile|rd_data0\(0),
	combout => \RegA|output[0]~feeder_combout\);

-- Location: FF_X27_Y15_N13
\RegA|output[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegA|output[0]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegA|output\(0));

-- Location: LCCOMB_X27_Y15_N14
\RegAMux|output[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegAMux|output[0]~0_combout\ = (\ALUSrcA~input_o\ & ((\RegA|output\(0)))) # (!\ALUSrcA~input_o\ & (\PCReg|output\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PCReg|output\(0),
	datac => \ALUSrcA~input_o\,
	datad => \RegA|output\(0),
	combout => \RegAMux|output[0]~0_combout\);

-- Location: FF_X26_Y15_N27
\ALUOut|output[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \RegAMux|output[0]~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ALUOut|output\(0));

-- Location: LCCOMB_X26_Y15_N24
\PCSourceMux|output[0]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PCSourceMux|output[0]~14_combout\ = (!\PCSource[1]~input_o\ & ((\PCSource[0]~input_o\ & (\ALUOut|output\(0))) # (!\PCSource[0]~input_o\ & ((\RegAMux|output[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUOut|output\(0),
	datab => \PCSource[0]~input_o\,
	datac => \PCSource[1]~input_o\,
	datad => \RegAMux|output[0]~0_combout\,
	combout => \PCSourceMux|output[0]~14_combout\);

-- Location: FF_X26_Y15_N25
\PCReg|output[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PCSourceMux|output[0]~14_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \PCWrite~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCReg|output\(0));

-- Location: LCCOMB_X26_Y15_N4
\PCSourceMux|output[23]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PCSourceMux|output[23]~13_combout\ = (\PCSource[1]~input_o\ & \InstReg|out25_to_0\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PCSource[1]~input_o\,
	datac => \InstReg|out25_to_0\(21),
	combout => \PCSourceMux|output[23]~13_combout\);

-- Location: FF_X26_Y15_N19
\PCReg|output[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \PCSourceMux|output[23]~13_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \PCWrite~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCReg|output\(23));

-- Location: LCCOMB_X26_Y15_N16
\PCSourceMux|output[27]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PCSourceMux|output[27]~15_combout\ = (\PCSource[1]~input_o\ & \InstReg|out25_to_0\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PCSource[1]~input_o\,
	datad => \InstReg|out25_to_0\(25),
	combout => \PCSourceMux|output[27]~15_combout\);

-- Location: FF_X26_Y15_N17
\PCReg|output[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PCSourceMux|output[27]~15_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \PCWrite~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCReg|output\(27));

-- Location: LCCOMB_X26_Y15_N18
\Mem|Equal0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|Equal0~4_combout\ = (!\PCReg|output\(26) & (!\PCReg|output\(0) & (!\PCReg|output\(23) & !\PCReg|output\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PCReg|output\(26),
	datab => \PCReg|output\(0),
	datac => \PCReg|output\(23),
	datad => \PCReg|output\(27),
	combout => \Mem|Equal0~4_combout\);

-- Location: LCCOMB_X30_Y15_N8
\PCSourceMux|output[24]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PCSourceMux|output[24]~12_combout\ = (\PCSource[1]~input_o\ & \InstReg|out25_to_0\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PCSource[1]~input_o\,
	datad => \InstReg|out25_to_0\(22),
	combout => \PCSourceMux|output[24]~12_combout\);

-- Location: FF_X30_Y15_N9
\PCReg|output[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PCSourceMux|output[24]~12_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \PCWrite~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCReg|output\(24));

-- Location: LCCOMB_X32_Y14_N26
\PCSourceMux|output[25]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PCSourceMux|output[25]~17_combout\ = (\PCSource[1]~input_o\ & \InstReg|out25_to_0\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PCSource[1]~input_o\,
	datad => \InstReg|out25_to_0\(23),
	combout => \PCSourceMux|output[25]~17_combout\);

-- Location: FF_X32_Y14_N27
\PCReg|output[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PCSourceMux|output[25]~17_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \PCWrite~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCReg|output\(25));

-- Location: LCCOMB_X32_Y14_N2
\Mem|Equal0~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|Equal0~5_combout\ = (!\PCReg|output\(1) & (!\PCReg|output\(16) & (!\PCReg|output\(25) & \PCReg|output\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PCReg|output\(1),
	datab => \PCReg|output\(16),
	datac => \PCReg|output\(25),
	datad => \PCReg|output\(3),
	combout => \Mem|Equal0~5_combout\);

-- Location: LCCOMB_X32_Y15_N12
\Mem|Equal0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|Equal0~6_combout\ = (\Mem|Equal0~4_combout\ & (!\IorD~input_o\ & (!\PCReg|output\(24) & \Mem|Equal0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem|Equal0~4_combout\,
	datab => \IorD~input_o\,
	datac => \PCReg|output\(24),
	datad => \Mem|Equal0~5_combout\,
	combout => \Mem|Equal0~6_combout\);

-- Location: LCCOMB_X32_Y15_N30
\Mem|Equal0~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|Equal0~10_combout\ = (\Mem|Equal0~9_combout\ & (\Mem|Equal0~6_combout\ & (\Mem|Equal0~3_combout\ & !\CodeMux|output[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem|Equal0~9_combout\,
	datab => \Mem|Equal0~6_combout\,
	datac => \Mem|Equal0~3_combout\,
	datad => \CodeMux|output[2]~0_combout\,
	combout => \Mem|Equal0~10_combout\);

-- Location: FF_X35_Y15_N13
\Mem|InputPort1|output[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \switches[3]~input_o\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \ALT_INV_button1~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem|InputPort1|output\(3));

-- Location: LCCOMB_X36_Y15_N4
\Mem|SIG_data_out[3]~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_data_out[3]~44_combout\ = (!\Mem|Equal0~10_combout\ & ((\Mem|Equal1~0_combout\ & (\Mem|InputPort1|output\(3))) # (!\Mem|Equal1~0_combout\ & ((\Mem|Storage|altsyncram_component|auto_generated|q_a\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem|InputPort1|output\(3),
	datab => \Mem|Storage|altsyncram_component|auto_generated|q_a\(3),
	datac => \Mem|Equal1~0_combout\,
	datad => \Mem|Equal0~10_combout\,
	combout => \Mem|SIG_data_out[3]~44_combout\);

-- Location: LCCOMB_X36_Y15_N0
\Mem|SIG_data_out[3]~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_data_out[3]~45_combout\ = (\Mem|SIG_data_out[3]~44_combout\) # ((\Mem|InputPort0|output\(3) & \Mem|Equal0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mem|InputPort0|output\(3),
	datac => \Mem|Equal0~10_combout\,
	datad => \Mem|SIG_data_out[3]~44_combout\,
	combout => \Mem|SIG_data_out[3]~45_combout\);

-- Location: LCCOMB_X36_Y15_N16
\Mem|SIG_data_out[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_data_out\(3) = (!\rst~input_o\ & ((GLOBAL(\Mem|SIG_data_out[31]~46clkctrl_outclk\) & ((\Mem|SIG_data_out[3]~45_combout\))) # (!GLOBAL(\Mem|SIG_data_out[31]~46clkctrl_outclk\) & (\Mem|SIG_data_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \Mem|SIG_data_out\(3),
	datac => \Mem|SIG_data_out[3]~45_combout\,
	datad => \Mem|SIG_data_out[31]~46clkctrl_outclk\,
	combout => \Mem|SIG_data_out\(3));

-- Location: FF_X36_Y15_N17
\InstReg|out15_to_0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mem|SIG_data_out\(3),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InstReg|out15_to_0\(3));

-- Location: LCCOMB_X30_Y15_N30
\PCSourceMux|output[5]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PCSourceMux|output[5]~0_combout\ = (\PCSource[1]~input_o\ & \InstReg|out15_to_0\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PCSource[1]~input_o\,
	datad => \InstReg|out15_to_0\(3),
	combout => \PCSourceMux|output[5]~0_combout\);

-- Location: FF_X30_Y15_N31
\PCReg|output[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PCSourceMux|output[5]~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \PCWrite~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCReg|output\(5));

-- Location: LCCOMB_X30_Y15_N28
\PCSourceMux|output[19]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PCSourceMux|output[19]~2_combout\ = (\PCSource[1]~input_o\ & \InstReg|out20_to_16\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PCSource[1]~input_o\,
	datad => \InstReg|out20_to_16\(1),
	combout => \PCSourceMux|output[19]~2_combout\);

-- Location: FF_X30_Y15_N29
\PCReg|output[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PCSourceMux|output[19]~2_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \PCWrite~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCReg|output\(19));

-- Location: LCCOMB_X30_Y15_N26
\PCSourceMux|output[18]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PCSourceMux|output[18]~3_combout\ = (\InstReg|out20_to_16\(0) & \PCSource[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datac => \PCSource[1]~input_o\,
	combout => \PCSourceMux|output[18]~3_combout\);

-- Location: FF_X30_Y15_N27
\PCReg|output[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PCSourceMux|output[18]~3_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \PCWrite~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCReg|output\(18));

-- Location: LCCOMB_X30_Y15_N24
\PCSourceMux|output[22]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PCSourceMux|output[22]~1_combout\ = (\InstReg|out20_to_16\(4) & \PCSource[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InstReg|out20_to_16\(4),
	datac => \PCSource[1]~input_o\,
	combout => \PCSourceMux|output[22]~1_combout\);

-- Location: FF_X30_Y15_N25
\PCReg|output[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PCSourceMux|output[22]~1_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \PCWrite~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCReg|output\(22));

-- Location: LCCOMB_X30_Y15_N22
\Mem|Equal0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|Equal0~0_combout\ = (\PCReg|output\(5) & (!\PCReg|output\(19) & (!\PCReg|output\(18) & !\PCReg|output\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PCReg|output\(5),
	datab => \PCReg|output\(19),
	datac => \PCReg|output\(18),
	datad => \PCReg|output\(22),
	combout => \Mem|Equal0~0_combout\);

-- Location: LCCOMB_X26_Y15_N30
\PCSourceMux|output[17]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PCSourceMux|output[17]~11_combout\ = (\PCSource[1]~input_o\ & \InstReg|out15_to_0\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PCSource[1]~input_o\,
	datad => \InstReg|out15_to_0\(15),
	combout => \PCSourceMux|output[17]~11_combout\);

-- Location: LCCOMB_X23_Y15_N12
\PCReg|output[17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PCReg|output[17]~feeder_combout\ = \PCSourceMux|output[17]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \PCSourceMux|output[17]~11_combout\,
	combout => \PCReg|output[17]~feeder_combout\);

-- Location: FF_X23_Y15_N13
\PCReg|output[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PCReg|output[17]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \PCWrite~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCReg|output\(17));

-- Location: LCCOMB_X23_Y15_N16
\PCSourceMux|output[21]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PCSourceMux|output[21]~9_combout\ = (\InstReg|out20_to_16\(3) & \PCSource[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InstReg|out20_to_16\(3),
	datad => \PCSource[1]~input_o\,
	combout => \PCSourceMux|output[21]~9_combout\);

-- Location: FF_X23_Y15_N17
\PCReg|output[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PCSourceMux|output[21]~9_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \PCWrite~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCReg|output\(21));

-- Location: LCCOMB_X25_Y15_N6
\PCSourceMux|output[20]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PCSourceMux|output[20]~10_combout\ = (\PCSource[1]~input_o\ & \InstReg|out20_to_16\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PCSource[1]~input_o\,
	datad => \InstReg|out20_to_16\(2),
	combout => \PCSourceMux|output[20]~10_combout\);

-- Location: FF_X23_Y15_N11
\PCReg|output[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \PCSourceMux|output[20]~10_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \PCWrite~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCReg|output\(20));

-- Location: LCCOMB_X23_Y15_N10
\Mem|Equal0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|Equal0~2_combout\ = (!\PCReg|output\(17) & (!\PCReg|output\(21) & (!\PCReg|output\(20) & \PCReg|output\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PCReg|output\(17),
	datab => \PCReg|output\(21),
	datac => \PCReg|output\(20),
	datad => \PCReg|output\(4),
	combout => \Mem|Equal0~2_combout\);

-- Location: LCCOMB_X32_Y14_N0
\Mem|Equal0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|Equal0~1_combout\ = (\PCReg|output\(8) & (\PCReg|output\(6) & (\PCReg|output\(9) & \PCReg|output\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PCReg|output\(8),
	datab => \PCReg|output\(6),
	datac => \PCReg|output\(9),
	datad => \PCReg|output\(7),
	combout => \Mem|Equal0~1_combout\);

-- Location: LCCOMB_X32_Y15_N14
\Mem|Equal0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|Equal0~3_combout\ = (\Mem|Equal0~0_combout\ & (!\IorD~input_o\ & (\Mem|Equal0~2_combout\ & \Mem|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem|Equal0~0_combout\,
	datab => \IorD~input_o\,
	datac => \Mem|Equal0~2_combout\,
	datad => \Mem|Equal0~1_combout\,
	combout => \Mem|Equal0~3_combout\);

-- Location: LCCOMB_X34_Y16_N4
\Mem|SIG_data_out[23]~75\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_data_out[23]~75_combout\ = (\Mem|Storage|altsyncram_component|auto_generated|q_a\(23) & (((!\Mem|Equal0~9_combout\) # (!\Mem|Equal0~6_combout\)) # (!\Mem|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem|Equal0~3_combout\,
	datab => \Mem|Equal0~6_combout\,
	datac => \Mem|Equal0~9_combout\,
	datad => \Mem|Storage|altsyncram_component|auto_generated|q_a\(23),
	combout => \Mem|SIG_data_out[23]~75_combout\);

-- Location: LCCOMB_X34_Y16_N6
\Mem|SIG_data_out[23]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_data_out\(23) = (!\rst~input_o\ & ((GLOBAL(\Mem|SIG_data_out[31]~46clkctrl_outclk\) & ((\Mem|SIG_data_out[23]~75_combout\))) # (!GLOBAL(\Mem|SIG_data_out[31]~46clkctrl_outclk\) & (\Mem|SIG_data_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem|SIG_data_out\(23),
	datab => \rst~input_o\,
	datac => \Mem|SIG_data_out[31]~46clkctrl_outclk\,
	datad => \Mem|SIG_data_out[23]~75_combout\,
	combout => \Mem|SIG_data_out\(23));

-- Location: FF_X34_Y16_N7
\InstReg|out25_to_0[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mem|SIG_data_out\(23),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InstReg|out25_to_0\(23));

-- Location: LCCOMB_X32_Y20_N30
\RegFile|Mux1~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux1~19_combout\ = (\InstReg|out25_to_0\(22) & (((\InstReg|out25_to_0\(21))))) # (!\InstReg|out25_to_0\(22) & ((\InstReg|out25_to_0\(21) & (\RegFile|regs[13][30]~q\)) # (!\InstReg|out25_to_0\(21) & ((\RegFile|regs[12][30]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out25_to_0\(22),
	datab => \RegFile|regs[13][30]~q\,
	datac => \RegFile|regs[12][30]~q\,
	datad => \InstReg|out25_to_0\(21),
	combout => \RegFile|Mux1~19_combout\);

-- Location: LCCOMB_X32_Y22_N20
\RegFile|Mux1~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux1~20_combout\ = (\RegFile|Mux1~19_combout\ & ((\RegFile|regs[15][30]~q\) # ((!\InstReg|out25_to_0\(22))))) # (!\RegFile|Mux1~19_combout\ & (((\RegFile|regs[14][30]~q\ & \InstReg|out25_to_0\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[15][30]~q\,
	datab => \RegFile|Mux1~19_combout\,
	datac => \RegFile|regs[14][30]~q\,
	datad => \InstReg|out25_to_0\(22),
	combout => \RegFile|Mux1~20_combout\);

-- Location: LCCOMB_X34_Y18_N22
\RegFile|Mux1~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux1~6_combout\ = (\InstReg|out25_to_0\(24) & ((\RegFile|regs[24][30]~q\) # ((\InstReg|out25_to_0\(23))))) # (!\InstReg|out25_to_0\(24) & (((\RegFile|regs[16][30]~q\ & !\InstReg|out25_to_0\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[24][30]~q\,
	datab => \InstReg|out25_to_0\(24),
	datac => \RegFile|regs[16][30]~q\,
	datad => \InstReg|out25_to_0\(23),
	combout => \RegFile|Mux1~6_combout\);

-- Location: LCCOMB_X35_Y18_N8
\RegFile|Mux1~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux1~7_combout\ = (\InstReg|out25_to_0\(23) & ((\RegFile|Mux1~6_combout\ & ((\RegFile|regs[28][30]~q\))) # (!\RegFile|Mux1~6_combout\ & (\RegFile|regs[20][30]~q\)))) # (!\InstReg|out25_to_0\(23) & (((\RegFile|Mux1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out25_to_0\(23),
	datab => \RegFile|regs[20][30]~q\,
	datac => \RegFile|regs[28][30]~q\,
	datad => \RegFile|Mux1~6_combout\,
	combout => \RegFile|Mux1~7_combout\);

-- Location: LCCOMB_X31_Y21_N6
\RegFile|Mux1~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux1~4_combout\ = (\InstReg|out25_to_0\(24) & (((\InstReg|out25_to_0\(23))))) # (!\InstReg|out25_to_0\(24) & ((\InstReg|out25_to_0\(23) & ((\RegFile|regs[22][30]~q\))) # (!\InstReg|out25_to_0\(23) & (\RegFile|regs[18][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[18][30]~q\,
	datab => \RegFile|regs[22][30]~q\,
	datac => \InstReg|out25_to_0\(24),
	datad => \InstReg|out25_to_0\(23),
	combout => \RegFile|Mux1~4_combout\);

-- Location: LCCOMB_X31_Y21_N20
\RegFile|Mux1~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux1~5_combout\ = (\InstReg|out25_to_0\(24) & ((\RegFile|Mux1~4_combout\ & (\RegFile|regs[30][30]~q\)) # (!\RegFile|Mux1~4_combout\ & ((\RegFile|regs[26][30]~q\))))) # (!\InstReg|out25_to_0\(24) & (((\RegFile|Mux1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[30][30]~q\,
	datab => \InstReg|out25_to_0\(24),
	datac => \RegFile|regs[26][30]~q\,
	datad => \RegFile|Mux1~4_combout\,
	combout => \RegFile|Mux1~5_combout\);

-- Location: LCCOMB_X34_Y22_N18
\RegFile|Mux1~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux1~8_combout\ = (\InstReg|out25_to_0\(22) & ((\InstReg|out25_to_0\(21)) # ((\RegFile|Mux1~5_combout\)))) # (!\InstReg|out25_to_0\(22) & (!\InstReg|out25_to_0\(21) & (\RegFile|Mux1~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out25_to_0\(22),
	datab => \InstReg|out25_to_0\(21),
	datac => \RegFile|Mux1~7_combout\,
	datad => \RegFile|Mux1~5_combout\,
	combout => \RegFile|Mux1~8_combout\);

-- Location: LCCOMB_X32_Y21_N26
\RegFile|Mux1~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux1~9_combout\ = (\InstReg|out25_to_0\(24) & (((\InstReg|out25_to_0\(23))))) # (!\InstReg|out25_to_0\(24) & ((\InstReg|out25_to_0\(23) & (\RegFile|regs[23][30]~q\)) # (!\InstReg|out25_to_0\(23) & ((\RegFile|regs[19][30]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[23][30]~q\,
	datab => \InstReg|out25_to_0\(24),
	datac => \RegFile|regs[19][30]~q\,
	datad => \InstReg|out25_to_0\(23),
	combout => \RegFile|Mux1~9_combout\);

-- Location: LCCOMB_X32_Y21_N28
\RegFile|Mux1~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux1~10_combout\ = (\RegFile|Mux1~9_combout\ & ((\RegFile|regs[31][30]~q\) # ((!\InstReg|out25_to_0\(24))))) # (!\RegFile|Mux1~9_combout\ & (((\RegFile|regs[27][30]~q\ & \InstReg|out25_to_0\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux1~9_combout\,
	datab => \RegFile|regs[31][30]~q\,
	datac => \RegFile|regs[27][30]~q\,
	datad => \InstReg|out25_to_0\(24),
	combout => \RegFile|Mux1~10_combout\);

-- Location: LCCOMB_X37_Y16_N26
\RegFile|Mux1~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux1~2_combout\ = (\InstReg|out25_to_0\(24) & ((\InstReg|out25_to_0\(23)) # ((\RegFile|regs[25][30]~q\)))) # (!\InstReg|out25_to_0\(24) & (!\InstReg|out25_to_0\(23) & ((\RegFile|regs[17][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out25_to_0\(24),
	datab => \InstReg|out25_to_0\(23),
	datac => \RegFile|regs[25][30]~q\,
	datad => \RegFile|regs[17][30]~q\,
	combout => \RegFile|Mux1~2_combout\);

-- Location: LCCOMB_X35_Y16_N2
\RegFile|Mux1~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux1~3_combout\ = (\RegFile|Mux1~2_combout\ & (((\RegFile|regs[29][30]~q\)) # (!\InstReg|out25_to_0\(23)))) # (!\RegFile|Mux1~2_combout\ & (\InstReg|out25_to_0\(23) & (\RegFile|regs[21][30]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux1~2_combout\,
	datab => \InstReg|out25_to_0\(23),
	datac => \RegFile|regs[21][30]~q\,
	datad => \RegFile|regs[29][30]~q\,
	combout => \RegFile|Mux1~3_combout\);

-- Location: LCCOMB_X34_Y22_N0
\RegFile|Mux1~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux1~11_combout\ = (\InstReg|out25_to_0\(21) & ((\RegFile|Mux1~8_combout\ & (\RegFile|Mux1~10_combout\)) # (!\RegFile|Mux1~8_combout\ & ((\RegFile|Mux1~3_combout\))))) # (!\InstReg|out25_to_0\(21) & (\RegFile|Mux1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out25_to_0\(21),
	datab => \RegFile|Mux1~8_combout\,
	datac => \RegFile|Mux1~10_combout\,
	datad => \RegFile|Mux1~3_combout\,
	combout => \RegFile|Mux1~11_combout\);

-- Location: LCCOMB_X34_Y21_N6
\RegFile|Mux1~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux1~14_combout\ = (\InstReg|out25_to_0\(22) & (((\InstReg|out25_to_0\(21))))) # (!\InstReg|out25_to_0\(22) & ((\InstReg|out25_to_0\(21) & (\RegFile|regs[5][30]~q\)) # (!\InstReg|out25_to_0\(21) & ((\RegFile|regs[4][30]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out25_to_0\(22),
	datab => \RegFile|regs[5][30]~q\,
	datac => \RegFile|regs[4][30]~q\,
	datad => \InstReg|out25_to_0\(21),
	combout => \RegFile|Mux1~14_combout\);

-- Location: LCCOMB_X34_Y21_N16
\RegFile|Mux1~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux1~15_combout\ = (\InstReg|out25_to_0\(22) & ((\RegFile|Mux1~14_combout\ & ((\RegFile|regs[7][30]~q\))) # (!\RegFile|Mux1~14_combout\ & (\RegFile|regs[6][30]~q\)))) # (!\InstReg|out25_to_0\(22) & (((\RegFile|Mux1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out25_to_0\(22),
	datab => \RegFile|regs[6][30]~q\,
	datac => \RegFile|regs[7][30]~q\,
	datad => \RegFile|Mux1~14_combout\,
	combout => \RegFile|Mux1~15_combout\);

-- Location: LCCOMB_X35_Y21_N4
\RegFile|Mux1~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux1~16_combout\ = (\RegFile|rd_data0[3]~6_combout\ & ((\RegFile|regs[2][30]~q\) # ((\RegFile|rd_data0[3]~2_combout\)))) # (!\RegFile|rd_data0[3]~6_combout\ & (((\RegFile|regs[1][30]~q\ & !\RegFile|rd_data0[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[2][30]~q\,
	datab => \RegFile|rd_data0[3]~6_combout\,
	datac => \RegFile|regs[1][30]~q\,
	datad => \RegFile|rd_data0[3]~2_combout\,
	combout => \RegFile|Mux1~16_combout\);

-- Location: LCCOMB_X35_Y22_N30
\RegFile|Mux1~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux1~17_combout\ = (\RegFile|rd_data0[3]~2_combout\ & ((\RegFile|Mux1~16_combout\ & ((\RegFile|regs[3][30]~q\))) # (!\RegFile|Mux1~16_combout\ & (\RegFile|Mux1~15_combout\)))) # (!\RegFile|rd_data0[3]~2_combout\ & (((\RegFile|Mux1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data0[3]~2_combout\,
	datab => \RegFile|Mux1~15_combout\,
	datac => \RegFile|regs[3][30]~q\,
	datad => \RegFile|Mux1~16_combout\,
	combout => \RegFile|Mux1~17_combout\);

-- Location: LCCOMB_X32_Y22_N22
\RegFile|Mux1~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux1~12_combout\ = (\InstReg|out25_to_0\(21) & (((\InstReg|out25_to_0\(22))))) # (!\InstReg|out25_to_0\(21) & ((\InstReg|out25_to_0\(22) & ((\RegFile|regs[10][30]~q\))) # (!\InstReg|out25_to_0\(22) & (\RegFile|regs[8][30]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[8][30]~q\,
	datab => \RegFile|regs[10][30]~q\,
	datac => \InstReg|out25_to_0\(21),
	datad => \InstReg|out25_to_0\(22),
	combout => \RegFile|Mux1~12_combout\);

-- Location: LCCOMB_X36_Y22_N2
\RegFile|Mux1~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux1~13_combout\ = (\InstReg|out25_to_0\(21) & ((\RegFile|Mux1~12_combout\ & (\RegFile|regs[11][30]~q\)) # (!\RegFile|Mux1~12_combout\ & ((\RegFile|regs[9][30]~q\))))) # (!\InstReg|out25_to_0\(21) & (((\RegFile|Mux1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out25_to_0\(21),
	datab => \RegFile|regs[11][30]~q\,
	datac => \RegFile|regs[9][30]~q\,
	datad => \RegFile|Mux1~12_combout\,
	combout => \RegFile|Mux1~13_combout\);

-- Location: LCCOMB_X35_Y22_N16
\RegFile|Mux1~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux1~18_combout\ = (\RegFile|rd_data0[3]~5_combout\ & ((\RegFile|rd_data0[3]~4_combout\) # ((\RegFile|Mux1~13_combout\)))) # (!\RegFile|rd_data0[3]~5_combout\ & (!\RegFile|rd_data0[3]~4_combout\ & (\RegFile|Mux1~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data0[3]~5_combout\,
	datab => \RegFile|rd_data0[3]~4_combout\,
	datac => \RegFile|Mux1~17_combout\,
	datad => \RegFile|Mux1~13_combout\,
	combout => \RegFile|Mux1~18_combout\);

-- Location: LCCOMB_X35_Y22_N18
\RegFile|Mux1~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux1~21_combout\ = (\RegFile|rd_data0[3]~4_combout\ & ((\RegFile|Mux1~18_combout\ & (\RegFile|Mux1~20_combout\)) # (!\RegFile|Mux1~18_combout\ & ((\RegFile|Mux1~11_combout\))))) # (!\RegFile|rd_data0[3]~4_combout\ & 
-- (((\RegFile|Mux1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux1~20_combout\,
	datab => \RegFile|rd_data0[3]~4_combout\,
	datac => \RegFile|Mux1~11_combout\,
	datad => \RegFile|Mux1~18_combout\,
	combout => \RegFile|Mux1~21_combout\);

-- Location: LCCOMB_X35_Y22_N28
\RegFile|Mux1~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux1~22_combout\ = (\RegFile|Mux1~21_combout\ & ((\InstReg|out25_to_0\(23)) # ((\RegFile|rd_data0[3]~3_combout\) # (\InstReg|out25_to_0\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out25_to_0\(23),
	datab => \RegFile|rd_data0[3]~3_combout\,
	datac => \InstReg|out25_to_0\(21),
	datad => \RegFile|Mux1~21_combout\,
	combout => \RegFile|Mux1~22_combout\);

-- Location: FF_X35_Y22_N29
\RegFile|rd_data0[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|Mux1~22_combout\,
	ena => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|rd_data0\(30));

-- Location: LCCOMB_X27_Y15_N2
\RegA|output[30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegA|output[30]~feeder_combout\ = \RegFile|rd_data0\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegFile|rd_data0\(30),
	combout => \RegA|output[30]~feeder_combout\);

-- Location: FF_X27_Y15_N3
\RegA|output[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegA|output[30]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegA|output\(30));

-- Location: LCCOMB_X27_Y15_N26
\RegAMux|output[30]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegAMux|output[30]~3_combout\ = (\ALUSrcA~input_o\ & ((\RegA|output\(30)))) # (!\ALUSrcA~input_o\ & (\PCReg|output\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PCReg|output\(30),
	datac => \ALUSrcA~input_o\,
	datad => \RegA|output\(30),
	combout => \RegAMux|output[30]~3_combout\);

-- Location: LCCOMB_X27_Y15_N6
\PCSourceMux|output[30]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PCSourceMux|output[30]~21_combout\ = (\PCSource[0]~input_o\ & (((\ALUOut|output\(30))))) # (!\PCSource[0]~input_o\ & ((\PCSource[1]~input_o\ & ((\ALUOut|output\(30)))) # (!\PCSource[1]~input_o\ & (\RegAMux|output[30]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PCSource[0]~input_o\,
	datab => \RegAMux|output[30]~3_combout\,
	datac => \PCSource[1]~input_o\,
	datad => \ALUOut|output\(30),
	combout => \PCSourceMux|output[30]~21_combout\);

-- Location: FF_X27_Y15_N7
\PCReg|output[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PCSourceMux|output[30]~21_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \PCReg|output[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCReg|output\(30));

-- Location: LCCOMB_X26_Y15_N20
\PCSourceMux|output[11]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PCSourceMux|output[11]~27_combout\ = (\InstReg|out15_to_0\(9) & \PCSource[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out15_to_0\(9),
	datac => \PCSource[1]~input_o\,
	combout => \PCSourceMux|output[11]~27_combout\);

-- Location: FF_X26_Y15_N21
\PCReg|output[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PCSourceMux|output[11]~27_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \PCWrite~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCReg|output\(11));

-- Location: LCCOMB_X26_Y15_N14
\PCSourceMux|output[15]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PCSourceMux|output[15]~26_combout\ = (\InstReg|out15_to_0\(13) & \PCSource[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out15_to_0\(13),
	datac => \PCSource[1]~input_o\,
	combout => \PCSourceMux|output[15]~26_combout\);

-- Location: FF_X26_Y15_N29
\PCReg|output[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	asdata => \PCSourceMux|output[15]~26_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \PCWrite~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCReg|output\(15));

-- Location: LCCOMB_X26_Y15_N6
\PCSourceMux|output[12]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PCSourceMux|output[12]~28_combout\ = (\PCSource[1]~input_o\ & \InstReg|out15_to_0\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PCSource[1]~input_o\,
	datad => \InstReg|out15_to_0\(10),
	combout => \PCSourceMux|output[12]~28_combout\);

-- Location: FF_X26_Y15_N7
\PCReg|output[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PCSourceMux|output[12]~28_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \PCWrite~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCReg|output\(12));

-- Location: LCCOMB_X26_Y15_N28
\Mem|Equal0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|Equal0~8_combout\ = (\PCReg|output\(11) & (\PCReg|output\(15) & \PCReg|output\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PCReg|output\(11),
	datac => \PCReg|output\(15),
	datad => \PCReg|output\(12),
	combout => \Mem|Equal0~8_combout\);

-- Location: LCCOMB_X26_Y15_N22
\PCSourceMux|output[13]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PCSourceMux|output[13]~24_combout\ = (\InstReg|out15_to_0\(11) & \PCSource[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out15_to_0\(11),
	datac => \PCSource[1]~input_o\,
	combout => \PCSourceMux|output[13]~24_combout\);

-- Location: FF_X26_Y15_N23
\PCReg|output[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PCSourceMux|output[13]~24_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \PCWrite~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCReg|output\(13));

-- Location: LCCOMB_X26_Y15_N2
\PCSourceMux|output[14]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PCSourceMux|output[14]~25_combout\ = (\PCSource[1]~input_o\ & \InstReg|out15_to_0\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PCSource[1]~input_o\,
	datad => \InstReg|out15_to_0\(12),
	combout => \PCSourceMux|output[14]~25_combout\);

-- Location: FF_X26_Y15_N3
\PCReg|output[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PCSourceMux|output[14]~25_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \PCWrite~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCReg|output\(14));

-- Location: LCCOMB_X26_Y15_N8
\PCSourceMux|output[10]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \PCSourceMux|output[10]~23_combout\ = (\PCSource[1]~input_o\ & \InstReg|out15_to_0\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \PCSource[1]~input_o\,
	datad => \InstReg|out15_to_0\(8),
	combout => \PCSourceMux|output[10]~23_combout\);

-- Location: FF_X26_Y15_N9
\PCReg|output[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \PCSourceMux|output[10]~23_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \PCWrite~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PCReg|output\(10));

-- Location: LCCOMB_X26_Y15_N12
\Mem|Equal0~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|Equal0~7_combout\ = (\PCReg|output\(13) & (\PCReg|output\(14) & (\PCReg|output\(10) & !\PCReg|output\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PCReg|output\(13),
	datab => \PCReg|output\(14),
	datac => \PCReg|output\(10),
	datad => \PCReg|output\(31),
	combout => \Mem|Equal0~7_combout\);

-- Location: LCCOMB_X32_Y15_N26
\Mem|Equal0~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|Equal0~9_combout\ = (!\PCReg|output\(30) & (!\IorD~input_o\ & (\Mem|Equal0~8_combout\ & \Mem|Equal0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PCReg|output\(30),
	datab => \IorD~input_o\,
	datac => \Mem|Equal0~8_combout\,
	datad => \Mem|Equal0~7_combout\,
	combout => \Mem|Equal0~9_combout\);

-- Location: LCCOMB_X32_Y15_N28
\Mem|Equal1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|Equal1~0_combout\ = (\Mem|Equal0~9_combout\ & (\CodeMux|output[2]~0_combout\ & (\Mem|Equal0~3_combout\ & \Mem|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem|Equal0~9_combout\,
	datab => \CodeMux|output[2]~0_combout\,
	datac => \Mem|Equal0~3_combout\,
	datad => \Mem|Equal0~6_combout\,
	combout => \Mem|Equal1~0_combout\);

-- Location: LCCOMB_X31_Y15_N12
\Mem|SIG_data_out[31]~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_data_out[31]~46_combout\ = ((\MemRead~input_o\ & !\MemWrite~input_o\)) # (!\Mem|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemRead~input_o\,
	datab => \MemWrite~input_o\,
	datad => \Mem|Equal1~0_combout\,
	combout => \Mem|SIG_data_out[31]~46_combout\);

-- Location: CLKCTRL_G18
\Mem|SIG_data_out[31]~46clkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \Mem|SIG_data_out[31]~46clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \Mem|SIG_data_out[31]~46clkctrl_outclk\);

-- Location: LCCOMB_X34_Y19_N4
\Mem|SIG_data_out[16]~67\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_data_out[16]~67_combout\ = (\Mem|Storage|altsyncram_component|auto_generated|q_a\(16) & (((!\Mem|Equal0~6_combout\) # (!\Mem|Equal0~3_combout\)) # (!\Mem|Equal0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem|Storage|altsyncram_component|auto_generated|q_a\(16),
	datab => \Mem|Equal0~9_combout\,
	datac => \Mem|Equal0~3_combout\,
	datad => \Mem|Equal0~6_combout\,
	combout => \Mem|SIG_data_out[16]~67_combout\);

-- Location: LCCOMB_X34_Y19_N28
\Mem|SIG_data_out[16]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_data_out\(16) = (!\rst~input_o\ & ((GLOBAL(\Mem|SIG_data_out[31]~46clkctrl_outclk\) & ((\Mem|SIG_data_out[16]~67_combout\))) # (!GLOBAL(\Mem|SIG_data_out[31]~46clkctrl_outclk\) & (\Mem|SIG_data_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \Mem|SIG_data_out\(16),
	datac => \Mem|SIG_data_out[31]~46clkctrl_outclk\,
	datad => \Mem|SIG_data_out[16]~67_combout\,
	combout => \Mem|SIG_data_out\(16));

-- Location: FF_X34_Y19_N29
\InstReg|out20_to_16[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mem|SIG_data_out\(16),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InstReg|out20_to_16\(0));

-- Location: LCCOMB_X32_Y20_N4
\RegFile|Mux63~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux63~19_combout\ = (\InstReg|out20_to_16\(0) & ((\InstReg|out20_to_16\(1)) # ((\RegFile|regs[13][0]~q\)))) # (!\InstReg|out20_to_16\(0) & (!\InstReg|out20_to_16\(1) & ((\RegFile|regs[12][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \InstReg|out20_to_16\(1),
	datac => \RegFile|regs[13][0]~q\,
	datad => \RegFile|regs[12][0]~q\,
	combout => \RegFile|Mux63~19_combout\);

-- Location: LCCOMB_X31_Y17_N14
\RegFile|Mux63~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux63~20_combout\ = (\InstReg|out20_to_16\(1) & ((\RegFile|Mux63~19_combout\ & ((\RegFile|regs[15][0]~q\))) # (!\RegFile|Mux63~19_combout\ & (\RegFile|regs[14][0]~q\)))) # (!\InstReg|out20_to_16\(1) & (((\RegFile|Mux63~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(1),
	datab => \RegFile|regs[14][0]~q\,
	datac => \RegFile|regs[15][0]~q\,
	datad => \RegFile|Mux63~19_combout\,
	combout => \RegFile|Mux63~20_combout\);

-- Location: LCCOMB_X36_Y22_N30
\RegFile|Mux63~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux63~12_combout\ = (\InstReg|out20_to_16\(1) & (((\RegFile|regs[10][0]~q\) # (\InstReg|out20_to_16\(0))))) # (!\InstReg|out20_to_16\(1) & (\RegFile|regs[8][0]~q\ & ((!\InstReg|out20_to_16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[8][0]~q\,
	datab => \RegFile|regs[10][0]~q\,
	datac => \InstReg|out20_to_16\(1),
	datad => \InstReg|out20_to_16\(0),
	combout => \RegFile|Mux63~12_combout\);

-- Location: LCCOMB_X36_Y23_N16
\RegFile|Mux63~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux63~13_combout\ = (\InstReg|out20_to_16\(0) & ((\RegFile|Mux63~12_combout\ & (\RegFile|regs[11][0]~q\)) # (!\RegFile|Mux63~12_combout\ & ((\RegFile|regs[9][0]~q\))))) # (!\InstReg|out20_to_16\(0) & (((\RegFile|Mux63~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[11][0]~q\,
	datab => \RegFile|regs[9][0]~q\,
	datac => \InstReg|out20_to_16\(0),
	datad => \RegFile|Mux63~12_combout\,
	combout => \RegFile|Mux63~13_combout\);

-- Location: LCCOMB_X34_Y21_N0
\RegFile|Mux63~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux63~14_combout\ = (\InstReg|out20_to_16\(1) & (((\InstReg|out20_to_16\(0))))) # (!\InstReg|out20_to_16\(1) & ((\InstReg|out20_to_16\(0) & ((\RegFile|regs[5][0]~q\))) # (!\InstReg|out20_to_16\(0) & (\RegFile|regs[4][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[4][0]~q\,
	datab => \RegFile|regs[5][0]~q\,
	datac => \InstReg|out20_to_16\(1),
	datad => \InstReg|out20_to_16\(0),
	combout => \RegFile|Mux63~14_combout\);

-- Location: LCCOMB_X34_Y19_N22
\RegFile|Mux63~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux63~15_combout\ = (\InstReg|out20_to_16\(1) & ((\RegFile|Mux63~14_combout\ & (\RegFile|regs[7][0]~q\)) # (!\RegFile|Mux63~14_combout\ & ((\RegFile|regs[6][0]~q\))))) # (!\InstReg|out20_to_16\(1) & (((\RegFile|Mux63~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[7][0]~q\,
	datab => \InstReg|out20_to_16\(1),
	datac => \RegFile|regs[6][0]~q\,
	datad => \RegFile|Mux63~14_combout\,
	combout => \RegFile|Mux63~15_combout\);

-- Location: LCCOMB_X35_Y20_N6
\RegFile|Mux63~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux63~16_combout\ = (\RegFile|rd_data1[31]~5_combout\ & (((\RegFile|regs[2][0]~q\) # (\RegFile|rd_data1[31]~4_combout\)))) # (!\RegFile|rd_data1[31]~5_combout\ & (\RegFile|regs[1][0]~q\ & ((!\RegFile|rd_data1[31]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[1][0]~q\,
	datab => \RegFile|regs[2][0]~q\,
	datac => \RegFile|rd_data1[31]~5_combout\,
	datad => \RegFile|rd_data1[31]~4_combout\,
	combout => \RegFile|Mux63~16_combout\);

-- Location: LCCOMB_X38_Y17_N10
\RegFile|Mux63~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux63~17_combout\ = (\RegFile|rd_data1[31]~4_combout\ & ((\RegFile|Mux63~16_combout\ & (\RegFile|regs[3][0]~q\)) # (!\RegFile|Mux63~16_combout\ & ((\RegFile|Mux63~15_combout\))))) # (!\RegFile|rd_data1[31]~4_combout\ & 
-- (((\RegFile|Mux63~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[3][0]~q\,
	datab => \RegFile|rd_data1[31]~4_combout\,
	datac => \RegFile|Mux63~15_combout\,
	datad => \RegFile|Mux63~16_combout\,
	combout => \RegFile|Mux63~17_combout\);

-- Location: LCCOMB_X38_Y17_N8
\RegFile|Mux63~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux63~18_combout\ = (\RegFile|rd_data1[31]~3_combout\ & ((\RegFile|rd_data1[31]~2_combout\) # ((\RegFile|Mux63~13_combout\)))) # (!\RegFile|rd_data1[31]~3_combout\ & (!\RegFile|rd_data1[31]~2_combout\ & ((\RegFile|Mux63~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|rd_data1[31]~3_combout\,
	datab => \RegFile|rd_data1[31]~2_combout\,
	datac => \RegFile|Mux63~13_combout\,
	datad => \RegFile|Mux63~17_combout\,
	combout => \RegFile|Mux63~18_combout\);

-- Location: LCCOMB_X29_Y21_N16
\RegFile|Mux63~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux63~2_combout\ = (\InstReg|out20_to_16\(3) & (((\InstReg|out20_to_16\(2))))) # (!\InstReg|out20_to_16\(3) & ((\InstReg|out20_to_16\(2) & (\RegFile|regs[22][0]~q\)) # (!\InstReg|out20_to_16\(2) & ((\RegFile|regs[18][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[22][0]~q\,
	datab => \RegFile|regs[18][0]~q\,
	datac => \InstReg|out20_to_16\(3),
	datad => \InstReg|out20_to_16\(2),
	combout => \RegFile|Mux63~2_combout\);

-- Location: LCCOMB_X29_Y21_N4
\RegFile|Mux63~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux63~3_combout\ = (\InstReg|out20_to_16\(3) & ((\RegFile|Mux63~2_combout\ & (\RegFile|regs[30][0]~q\)) # (!\RegFile|Mux63~2_combout\ & ((\RegFile|regs[26][0]~q\))))) # (!\InstReg|out20_to_16\(3) & (((\RegFile|Mux63~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[30][0]~q\,
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[26][0]~q\,
	datad => \RegFile|Mux63~2_combout\,
	combout => \RegFile|Mux63~3_combout\);

-- Location: LCCOMB_X31_Y21_N12
\RegFile|Mux63~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux63~9_combout\ = (\InstReg|out20_to_16\(2) & (((\RegFile|regs[23][0]~q\) # (\InstReg|out20_to_16\(3))))) # (!\InstReg|out20_to_16\(2) & (\RegFile|regs[19][0]~q\ & ((!\InstReg|out20_to_16\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(2),
	datab => \RegFile|regs[19][0]~q\,
	datac => \RegFile|regs[23][0]~q\,
	datad => \InstReg|out20_to_16\(3),
	combout => \RegFile|Mux63~9_combout\);

-- Location: LCCOMB_X34_Y21_N20
\RegFile|Mux63~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux63~10_combout\ = (\InstReg|out20_to_16\(3) & ((\RegFile|Mux63~9_combout\ & ((\RegFile|regs[31][0]~q\))) # (!\RegFile|Mux63~9_combout\ & (\RegFile|regs[27][0]~q\)))) # (!\InstReg|out20_to_16\(3) & (((\RegFile|Mux63~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[27][0]~q\,
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[31][0]~q\,
	datad => \RegFile|Mux63~9_combout\,
	combout => \RegFile|Mux63~10_combout\);

-- Location: LCCOMB_X35_Y18_N28
\RegFile|Mux63~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux63~6_combout\ = (\InstReg|out20_to_16\(3) & (((\InstReg|out20_to_16\(2))))) # (!\InstReg|out20_to_16\(3) & ((\InstReg|out20_to_16\(2) & ((\RegFile|regs[20][0]~q\))) # (!\InstReg|out20_to_16\(2) & (\RegFile|regs[16][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|regs[16][0]~q\,
	datab => \InstReg|out20_to_16\(3),
	datac => \RegFile|regs[20][0]~q\,
	datad => \InstReg|out20_to_16\(2),
	combout => \RegFile|Mux63~6_combout\);

-- Location: LCCOMB_X34_Y18_N12
\RegFile|Mux63~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux63~7_combout\ = (\InstReg|out20_to_16\(3) & ((\RegFile|Mux63~6_combout\ & (\RegFile|regs[28][0]~q\)) # (!\RegFile|Mux63~6_combout\ & ((\RegFile|regs[24][0]~q\))))) # (!\InstReg|out20_to_16\(3) & (((\RegFile|Mux63~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(3),
	datab => \RegFile|regs[28][0]~q\,
	datac => \RegFile|regs[24][0]~q\,
	datad => \RegFile|Mux63~6_combout\,
	combout => \RegFile|Mux63~7_combout\);

-- Location: LCCOMB_X27_Y16_N6
\RegFile|Mux63~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux63~4_combout\ = (\InstReg|out20_to_16\(2) & (((\InstReg|out20_to_16\(3))))) # (!\InstReg|out20_to_16\(2) & ((\InstReg|out20_to_16\(3) & (\RegFile|regs[25][0]~q\)) # (!\InstReg|out20_to_16\(3) & ((\RegFile|regs[17][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(2),
	datab => \RegFile|regs[25][0]~q\,
	datac => \RegFile|regs[17][0]~q\,
	datad => \InstReg|out20_to_16\(3),
	combout => \RegFile|Mux63~4_combout\);

-- Location: LCCOMB_X35_Y16_N6
\RegFile|Mux63~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux63~5_combout\ = (\InstReg|out20_to_16\(2) & ((\RegFile|Mux63~4_combout\ & ((\RegFile|regs[29][0]~q\))) # (!\RegFile|Mux63~4_combout\ & (\RegFile|regs[21][0]~q\)))) # (!\InstReg|out20_to_16\(2) & (((\RegFile|Mux63~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(2),
	datab => \RegFile|regs[21][0]~q\,
	datac => \RegFile|regs[29][0]~q\,
	datad => \RegFile|Mux63~4_combout\,
	combout => \RegFile|Mux63~5_combout\);

-- Location: LCCOMB_X38_Y17_N12
\RegFile|Mux63~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux63~8_combout\ = (\InstReg|out20_to_16\(1) & (((\InstReg|out20_to_16\(0))))) # (!\InstReg|out20_to_16\(1) & ((\InstReg|out20_to_16\(0) & ((\RegFile|Mux63~5_combout\))) # (!\InstReg|out20_to_16\(0) & (\RegFile|Mux63~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux63~7_combout\,
	datab => \InstReg|out20_to_16\(1),
	datac => \InstReg|out20_to_16\(0),
	datad => \RegFile|Mux63~5_combout\,
	combout => \RegFile|Mux63~8_combout\);

-- Location: LCCOMB_X38_Y17_N2
\RegFile|Mux63~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux63~11_combout\ = (\InstReg|out20_to_16\(1) & ((\RegFile|Mux63~8_combout\ & ((\RegFile|Mux63~10_combout\))) # (!\RegFile|Mux63~8_combout\ & (\RegFile|Mux63~3_combout\)))) # (!\InstReg|out20_to_16\(1) & (((\RegFile|Mux63~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux63~3_combout\,
	datab => \InstReg|out20_to_16\(1),
	datac => \RegFile|Mux63~10_combout\,
	datad => \RegFile|Mux63~8_combout\,
	combout => \RegFile|Mux63~11_combout\);

-- Location: LCCOMB_X38_Y17_N18
\RegFile|Mux63~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux63~21_combout\ = (\RegFile|rd_data1[31]~2_combout\ & ((\RegFile|Mux63~18_combout\ & (\RegFile|Mux63~20_combout\)) # (!\RegFile|Mux63~18_combout\ & ((\RegFile|Mux63~11_combout\))))) # (!\RegFile|rd_data1[31]~2_combout\ & 
-- (((\RegFile|Mux63~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegFile|Mux63~20_combout\,
	datab => \RegFile|rd_data1[31]~2_combout\,
	datac => \RegFile|Mux63~18_combout\,
	datad => \RegFile|Mux63~11_combout\,
	combout => \RegFile|Mux63~21_combout\);

-- Location: LCCOMB_X37_Y17_N20
\RegFile|Mux63~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegFile|Mux63~22_combout\ = (\RegFile|Mux63~21_combout\ & ((\InstReg|out20_to_16\(0)) # ((\InstReg|out20_to_16\(2)) # (\RegFile|rd_data1[31]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstReg|out20_to_16\(0),
	datab => \InstReg|out20_to_16\(2),
	datac => \RegFile|rd_data1[31]~6_combout\,
	datad => \RegFile|Mux63~21_combout\,
	combout => \RegFile|Mux63~22_combout\);

-- Location: FF_X37_Y17_N21
\RegFile|rd_data1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegFile|Mux63~22_combout\,
	ena => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegFile|rd_data1\(0));

-- Location: LCCOMB_X37_Y15_N16
\RegB|output[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \RegB|output[0]~feeder_combout\ = \RegFile|rd_data1\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RegFile|rd_data1\(0),
	combout => \RegB|output[0]~feeder_combout\);

-- Location: FF_X37_Y15_N17
\RegB|output[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \RegB|output[0]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RegB|output\(0));

-- Location: LCCOMB_X34_Y15_N24
\Mem|OutputPort|output[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|OutputPort|output[0]~feeder_combout\ = \RegB|output\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RegB|output\(0),
	combout => \Mem|OutputPort|output[0]~feeder_combout\);

-- Location: LCCOMB_X32_Y15_N8
\Mem|SIG_outPort_en~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_outPort_en~3_combout\ = (!\rst~input_o\ & (!\IorD~input_o\ & (\MemWrite~input_o\ & \PCReg|output\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \IorD~input_o\,
	datac => \MemWrite~input_o\,
	datad => \PCReg|output\(2),
	combout => \Mem|SIG_outPort_en~3_combout\);

-- Location: LCCOMB_X32_Y15_N0
\Mem|SIG_outPort_en~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|SIG_outPort_en~2_combout\ = (\Mem|Equal0~3_combout\ & (\Mem|SIG_outPort_en~3_combout\ & (\Mem|Equal0~6_combout\ & \Mem|Equal0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem|Equal0~3_combout\,
	datab => \Mem|SIG_outPort_en~3_combout\,
	datac => \Mem|Equal0~6_combout\,
	datad => \Mem|Equal0~9_combout\,
	combout => \Mem|SIG_outPort_en~2_combout\);

-- Location: FF_X34_Y15_N25
\Mem|OutputPort|output[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mem|OutputPort|output[0]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \Mem|SIG_outPort_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem|OutputPort|output\(0));

-- Location: LCCOMB_X34_Y15_N22
\Mem|OutputPort|output[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|OutputPort|output[1]~feeder_combout\ = \RegB|output\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegB|output\(1),
	combout => \Mem|OutputPort|output[1]~feeder_combout\);

-- Location: FF_X34_Y15_N23
\Mem|OutputPort|output[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mem|OutputPort|output[1]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \Mem|SIG_outPort_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem|OutputPort|output\(1));

-- Location: FF_X32_Y15_N23
\Mem|OutputPort|output[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \RegB|output\(2),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Mem|SIG_outPort_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem|OutputPort|output\(2));

-- Location: LCCOMB_X37_Y15_N12
\Mem|OutputPort|output[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|OutputPort|output[3]~feeder_combout\ = \RegB|output\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegB|output\(3),
	combout => \Mem|OutputPort|output[3]~feeder_combout\);

-- Location: FF_X37_Y15_N13
\Mem|OutputPort|output[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mem|OutputPort|output[3]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \Mem|SIG_outPort_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem|OutputPort|output\(3));

-- Location: LCCOMB_X34_Y15_N0
\Mem|OutputPort|output[4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|OutputPort|output[4]~feeder_combout\ = \RegB|output\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RegB|output\(4),
	combout => \Mem|OutputPort|output[4]~feeder_combout\);

-- Location: FF_X34_Y15_N1
\Mem|OutputPort|output[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mem|OutputPort|output[4]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \Mem|SIG_outPort_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem|OutputPort|output\(4));

-- Location: LCCOMB_X34_Y15_N30
\Mem|OutputPort|output[5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|OutputPort|output[5]~feeder_combout\ = \RegB|output\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RegB|output\(5),
	combout => \Mem|OutputPort|output[5]~feeder_combout\);

-- Location: FF_X34_Y15_N31
\Mem|OutputPort|output[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mem|OutputPort|output[5]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \Mem|SIG_outPort_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem|OutputPort|output\(5));

-- Location: FF_X32_Y15_N17
\Mem|OutputPort|output[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \RegB|output\(6),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Mem|SIG_outPort_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem|OutputPort|output\(6));

-- Location: FF_X31_Y15_N13
\Mem|OutputPort|output[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \RegB|output\(7),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Mem|SIG_outPort_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem|OutputPort|output\(7));

-- Location: FF_X32_Y15_N5
\Mem|OutputPort|output[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \RegB|output\(8),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Mem|SIG_outPort_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem|OutputPort|output\(8));

-- Location: LCCOMB_X34_Y15_N28
\Mem|OutputPort|output[9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|OutputPort|output[9]~feeder_combout\ = \RegB|output\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegB|output\(9),
	combout => \Mem|OutputPort|output[9]~feeder_combout\);

-- Location: FF_X34_Y15_N29
\Mem|OutputPort|output[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mem|OutputPort|output[9]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \Mem|SIG_outPort_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem|OutputPort|output\(9));

-- Location: FF_X32_Y15_N19
\Mem|OutputPort|output[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \RegB|output\(10),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Mem|SIG_outPort_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem|OutputPort|output\(10));

-- Location: LCCOMB_X37_Y15_N2
\Mem|OutputPort|output[11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|OutputPort|output[11]~feeder_combout\ = \RegB|output\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RegB|output\(11),
	combout => \Mem|OutputPort|output[11]~feeder_combout\);

-- Location: FF_X37_Y15_N3
\Mem|OutputPort|output[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mem|OutputPort|output[11]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \Mem|SIG_outPort_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem|OutputPort|output\(11));

-- Location: LCCOMB_X31_Y15_N10
\Mem|OutputPort|output[12]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|OutputPort|output[12]~feeder_combout\ = \RegB|output\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegB|output\(12),
	combout => \Mem|OutputPort|output[12]~feeder_combout\);

-- Location: FF_X31_Y15_N11
\Mem|OutputPort|output[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mem|OutputPort|output[12]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \Mem|SIG_outPort_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem|OutputPort|output\(12));

-- Location: FF_X32_Y15_N7
\Mem|OutputPort|output[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \RegB|output\(13),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Mem|SIG_outPort_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem|OutputPort|output\(13));

-- Location: FF_X31_Y15_N7
\Mem|OutputPort|output[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \RegB|output\(14),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Mem|SIG_outPort_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem|OutputPort|output\(14));

-- Location: LCCOMB_X37_Y15_N4
\Mem|OutputPort|output[15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|OutputPort|output[15]~feeder_combout\ = \RegB|output\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegB|output\(15),
	combout => \Mem|OutputPort|output[15]~feeder_combout\);

-- Location: FF_X37_Y15_N5
\Mem|OutputPort|output[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mem|OutputPort|output[15]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \Mem|SIG_outPort_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem|OutputPort|output\(15));

-- Location: LCCOMB_X34_Y15_N26
\Mem|OutputPort|output[16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|OutputPort|output[16]~feeder_combout\ = \RegB|output\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegB|output\(16),
	combout => \Mem|OutputPort|output[16]~feeder_combout\);

-- Location: FF_X34_Y15_N27
\Mem|OutputPort|output[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mem|OutputPort|output[16]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \Mem|SIG_outPort_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem|OutputPort|output\(16));

-- Location: LCCOMB_X34_Y15_N12
\Mem|OutputPort|output[17]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|OutputPort|output[17]~feeder_combout\ = \RegB|output\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RegB|output\(17),
	combout => \Mem|OutputPort|output[17]~feeder_combout\);

-- Location: FF_X34_Y15_N13
\Mem|OutputPort|output[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mem|OutputPort|output[17]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \Mem|SIG_outPort_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem|OutputPort|output\(17));

-- Location: LCCOMB_X37_Y15_N30
\Mem|OutputPort|output[18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|OutputPort|output[18]~feeder_combout\ = \RegB|output\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegB|output\(18),
	combout => \Mem|OutputPort|output[18]~feeder_combout\);

-- Location: FF_X37_Y15_N31
\Mem|OutputPort|output[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mem|OutputPort|output[18]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \Mem|SIG_outPort_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem|OutputPort|output\(18));

-- Location: LCCOMB_X37_Y15_N8
\Mem|OutputPort|output[19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|OutputPort|output[19]~feeder_combout\ = \RegB|output\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegB|output\(19),
	combout => \Mem|OutputPort|output[19]~feeder_combout\);

-- Location: FF_X37_Y15_N9
\Mem|OutputPort|output[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mem|OutputPort|output[19]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \Mem|SIG_outPort_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem|OutputPort|output\(19));

-- Location: LCCOMB_X37_Y15_N14
\Mem|OutputPort|output[20]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|OutputPort|output[20]~feeder_combout\ = \RegB|output\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegB|output\(20),
	combout => \Mem|OutputPort|output[20]~feeder_combout\);

-- Location: FF_X37_Y15_N15
\Mem|OutputPort|output[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mem|OutputPort|output[20]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \Mem|SIG_outPort_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem|OutputPort|output\(20));

-- Location: LCCOMB_X31_Y15_N24
\Mem|OutputPort|output[21]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|OutputPort|output[21]~feeder_combout\ = \RegB|output\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegB|output\(21),
	combout => \Mem|OutputPort|output[21]~feeder_combout\);

-- Location: FF_X31_Y15_N25
\Mem|OutputPort|output[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mem|OutputPort|output[21]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \Mem|SIG_outPort_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem|OutputPort|output\(21));

-- Location: LCCOMB_X31_Y15_N4
\Mem|OutputPort|output[22]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|OutputPort|output[22]~feeder_combout\ = \RegB|output\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RegB|output\(22),
	combout => \Mem|OutputPort|output[22]~feeder_combout\);

-- Location: FF_X31_Y15_N5
\Mem|OutputPort|output[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mem|OutputPort|output[22]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \Mem|SIG_outPort_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem|OutputPort|output\(22));

-- Location: LCCOMB_X31_Y15_N28
\Mem|OutputPort|output[23]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|OutputPort|output[23]~feeder_combout\ = \RegB|output\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegB|output\(23),
	combout => \Mem|OutputPort|output[23]~feeder_combout\);

-- Location: FF_X31_Y15_N29
\Mem|OutputPort|output[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mem|OutputPort|output[23]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \Mem|SIG_outPort_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem|OutputPort|output\(23));

-- Location: FF_X31_Y15_N27
\Mem|OutputPort|output[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \RegB|output\(24),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Mem|SIG_outPort_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem|OutputPort|output\(24));

-- Location: LCCOMB_X31_Y15_N0
\Mem|OutputPort|output[25]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|OutputPort|output[25]~feeder_combout\ = \RegB|output\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RegB|output\(25),
	combout => \Mem|OutputPort|output[25]~feeder_combout\);

-- Location: FF_X31_Y15_N1
\Mem|OutputPort|output[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mem|OutputPort|output[25]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \Mem|SIG_outPort_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem|OutputPort|output\(25));

-- Location: LCCOMB_X31_Y15_N20
\Mem|OutputPort|output[26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|OutputPort|output[26]~feeder_combout\ = \RegB|output\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RegB|output\(26),
	combout => \Mem|OutputPort|output[26]~feeder_combout\);

-- Location: FF_X31_Y15_N21
\Mem|OutputPort|output[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mem|OutputPort|output[26]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \Mem|SIG_outPort_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem|OutputPort|output\(26));

-- Location: LCCOMB_X31_Y15_N8
\Mem|OutputPort|output[27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|OutputPort|output[27]~feeder_combout\ = \RegB|output\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RegB|output\(27),
	combout => \Mem|OutputPort|output[27]~feeder_combout\);

-- Location: FF_X31_Y15_N9
\Mem|OutputPort|output[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mem|OutputPort|output[27]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \Mem|SIG_outPort_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem|OutputPort|output\(27));

-- Location: LCCOMB_X31_Y15_N22
\Mem|OutputPort|output[28]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|OutputPort|output[28]~feeder_combout\ = \RegB|output\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegB|output\(28),
	combout => \Mem|OutputPort|output[28]~feeder_combout\);

-- Location: FF_X31_Y15_N23
\Mem|OutputPort|output[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mem|OutputPort|output[28]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \Mem|SIG_outPort_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem|OutputPort|output\(28));

-- Location: LCCOMB_X34_Y15_N14
\Mem|OutputPort|output[29]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|OutputPort|output[29]~feeder_combout\ = \RegB|output\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegB|output\(29),
	combout => \Mem|OutputPort|output[29]~feeder_combout\);

-- Location: FF_X34_Y15_N15
\Mem|OutputPort|output[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mem|OutputPort|output[29]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \Mem|SIG_outPort_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem|OutputPort|output\(29));

-- Location: FF_X32_Y15_N25
\Mem|OutputPort|output[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \RegB|output\(30),
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Mem|SIG_outPort_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem|OutputPort|output\(30));

-- Location: LCCOMB_X34_Y15_N16
\Mem|OutputPort|output[31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Mem|OutputPort|output[31]~feeder_combout\ = \RegB|output\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RegB|output\(31),
	combout => \Mem|OutputPort|output[31]~feeder_combout\);

-- Location: FF_X34_Y15_N17
\Mem|OutputPort|output[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Mem|OutputPort|output[31]~feeder_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	ena => \Mem|SIG_outPort_en~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem|OutputPort|output\(31));

-- Location: IOIBUF_X78_Y25_N22
\IRWrite~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IRWrite,
	o => \IRWrite~input_o\);

-- Location: IOIBUF_X0_Y36_N15
\IsSigned~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IsSigned,
	o => \IsSigned~input_o\);

-- Location: IOIBUF_X69_Y0_N1
\ALUOp[0]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ALUOp(0),
	o => \ALUOp[0]~input_o\);

-- Location: IOIBUF_X78_Y33_N22
\ALUOp[1]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ALUOp(1),
	o => \ALUOp[1]~input_o\);

-- Location: IOIBUF_X78_Y34_N1
\ALUSrcB[0]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ALUSrcB(0),
	o => \ALUSrcB[0]~input_o\);

-- Location: IOIBUF_X18_Y0_N22
\ALUSrcB[1]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ALUSrcB(1),
	o => \ALUSrcB[1]~input_o\);

-- Location: IOIBUF_X60_Y54_N22
\PCWriteCond~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PCWriteCond,
	o => \PCWriteCond~input_o\);

-- Location: UNVM_X0_Y40_N40
\~QUARTUS_CREATED_UNVM~\ : fiftyfivenm_unvm
-- pragma translate_off
GENERIC MAP (
	addr_range1_end_addr => -1,
	addr_range1_offset => -1,
	addr_range2_end_addr => -1,
	addr_range2_offset => -1,
	addr_range3_offset => -1,
	is_compressed_image => "false",
	is_dual_boot => "false",
	is_eram_skip => "false",
	max_ufm_valid_addr => -1,
	max_valid_addr => -1,
	min_ufm_valid_addr => -1,
	min_valid_addr => -1,
	part_name => "quartus_created_unvm",
	reserve_block => "true")
-- pragma translate_on
PORT MAP (
	nosc_ena => \~QUARTUS_CREATED_GND~I_combout\,
	xe_ye => \~QUARTUS_CREATED_GND~I_combout\,
	se => \~QUARTUS_CREATED_GND~I_combout\,
	busy => \~QUARTUS_CREATED_UNVM~~busy\);

-- Location: ADCBLOCK_X43_Y52_N0
\~QUARTUS_CREATED_ADC1~\ : fiftyfivenm_adcblock
-- pragma translate_off
GENERIC MAP (
	analog_input_pin_mask => 0,
	clkdiv => 1,
	device_partname_fivechar_prefix => "none",
	is_this_first_or_second_adc => 1,
	prescalar => 0,
	pwd => 1,
	refsel => 0,
	reserve_block => "true",
	testbits => 66,
	tsclkdiv => 1,
	tsclksel => 0)
-- pragma translate_on
PORT MAP (
	soc => \~QUARTUS_CREATED_GND~I_combout\,
	usr_pwd => VCC,
	tsen => \~QUARTUS_CREATED_GND~I_combout\,
	chsel => \~QUARTUS_CREATED_ADC1~_CHSEL_bus\,
	eoc => \~QUARTUS_CREATED_ADC1~~eoc\);

-- Location: ADCBLOCK_X43_Y51_N0
\~QUARTUS_CREATED_ADC2~\ : fiftyfivenm_adcblock
-- pragma translate_off
GENERIC MAP (
	analog_input_pin_mask => 0,
	clkdiv => 1,
	device_partname_fivechar_prefix => "none",
	is_this_first_or_second_adc => 2,
	prescalar => 0,
	pwd => 1,
	refsel => 0,
	reserve_block => "true",
	testbits => 66,
	tsclkdiv => 1,
	tsclksel => 0)
-- pragma translate_on
PORT MAP (
	soc => \~QUARTUS_CREATED_GND~I_combout\,
	usr_pwd => VCC,
	tsen => \~QUARTUS_CREATED_GND~I_combout\,
	chsel => \~QUARTUS_CREATED_ADC2~_CHSEL_bus\,
	eoc => \~QUARTUS_CREATED_ADC2~~eoc\);

ww_LEDs(0) <= \LEDs[0]~output_o\;

ww_LEDs(1) <= \LEDs[1]~output_o\;

ww_LEDs(2) <= \LEDs[2]~output_o\;

ww_LEDs(3) <= \LEDs[3]~output_o\;

ww_LEDs(4) <= \LEDs[4]~output_o\;

ww_LEDs(5) <= \LEDs[5]~output_o\;

ww_LEDs(6) <= \LEDs[6]~output_o\;

ww_LEDs(7) <= \LEDs[7]~output_o\;

ww_LEDs(8) <= \LEDs[8]~output_o\;

ww_LEDs(9) <= \LEDs[9]~output_o\;

ww_LEDs(10) <= \LEDs[10]~output_o\;

ww_LEDs(11) <= \LEDs[11]~output_o\;

ww_LEDs(12) <= \LEDs[12]~output_o\;

ww_LEDs(13) <= \LEDs[13]~output_o\;

ww_LEDs(14) <= \LEDs[14]~output_o\;

ww_LEDs(15) <= \LEDs[15]~output_o\;

ww_LEDs(16) <= \LEDs[16]~output_o\;

ww_LEDs(17) <= \LEDs[17]~output_o\;

ww_LEDs(18) <= \LEDs[18]~output_o\;

ww_LEDs(19) <= \LEDs[19]~output_o\;

ww_LEDs(20) <= \LEDs[20]~output_o\;

ww_LEDs(21) <= \LEDs[21]~output_o\;

ww_LEDs(22) <= \LEDs[22]~output_o\;

ww_LEDs(23) <= \LEDs[23]~output_o\;

ww_LEDs(24) <= \LEDs[24]~output_o\;

ww_LEDs(25) <= \LEDs[25]~output_o\;

ww_LEDs(26) <= \LEDs[26]~output_o\;

ww_LEDs(27) <= \LEDs[27]~output_o\;

ww_LEDs(28) <= \LEDs[28]~output_o\;

ww_LEDs(29) <= \LEDs[29]~output_o\;

ww_LEDs(30) <= \LEDs[30]~output_o\;

ww_LEDs(31) <= \LEDs[31]~output_o\;

ww_ControllerOpCode(0) <= \ControllerOpCode[0]~output_o\;

ww_ControllerOpCode(1) <= \ControllerOpCode[1]~output_o\;

ww_ControllerOpCode(2) <= \ControllerOpCode[2]~output_o\;

ww_ControllerOpCode(3) <= \ControllerOpCode[3]~output_o\;

ww_ControllerOpCode(4) <= \ControllerOpCode[4]~output_o\;

ww_ControllerOpCode(5) <= \ControllerOpCode[5]~output_o\;

ww_BranchTaken <= \BranchTaken~output_o\;
END structure;


