0.7
2020.2
Oct 19 2021
02:56:52
/home/trevormaxjs/Documents/Engineering/Digital_Design/lab2/lab2.sim/sim_1/behav/xsim/glbl.v,1644369344,verilog,,,,glbl,,uvm,,,,,,
/home/trevormaxjs/Documents/Engineering/Digital_Design/lab2/lab2.srcs/sim_1/new/eightbit_palu_tb.v,1644590023,verilog,,,,eightbit_palu_tb,,uvm,,,,,,
/home/trevormaxjs/Documents/Engineering/Digital_Design/lab2/lab2.srcs/sources_1/new/eightbit_palu.v,1644590641,systemVerilog,,,,eightbit_palu,,uvm,,,,,,
